// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="depthwise_depthwise,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.098500,HLS_SYN_LAT=10900,HLS_SYN_TPT=none,HLS_SYN_MEM=68,HLS_SYN_DSP=0,HLS_SYN_FF=1513,HLS_SYN_LUT=2613,HLS_VERSION=2020_2}" *)

module depthwise (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        strm_in_TDATA,
        strm_in_TVALID,
        strm_in_TREADY,
        strm_in_TKEEP,
        strm_in_TSTRB,
        strm_in_TLAST,
        strm_out_TDATA,
        strm_out_TVALID,
        strm_out_TREADY,
        strm_out_TKEEP,
        strm_out_TSTRB,
        strm_out_TLAST,
        kernelN,
        kernelSize,
        mapSizeX,
        mapSizeY,
        relu
);

parameter    ap_ST_fsm_state1 = 19'd1;
parameter    ap_ST_fsm_pp0_stage0 = 19'd2;
parameter    ap_ST_fsm_state5 = 19'd4;
parameter    ap_ST_fsm_state6 = 19'd8;
parameter    ap_ST_fsm_state7 = 19'd16;
parameter    ap_ST_fsm_pp1_stage0 = 19'd32;
parameter    ap_ST_fsm_state13 = 19'd64;
parameter    ap_ST_fsm_state14 = 19'd128;
parameter    ap_ST_fsm_state15 = 19'd256;
parameter    ap_ST_fsm_pp2_stage0 = 19'd512;
parameter    ap_ST_fsm_pp2_stage1 = 19'd1024;
parameter    ap_ST_fsm_pp2_stage2 = 19'd2048;
parameter    ap_ST_fsm_pp2_stage3 = 19'd4096;
parameter    ap_ST_fsm_pp2_stage4 = 19'd8192;
parameter    ap_ST_fsm_pp2_stage5 = 19'd16384;
parameter    ap_ST_fsm_pp2_stage6 = 19'd32768;
parameter    ap_ST_fsm_pp2_stage7 = 19'd65536;
parameter    ap_ST_fsm_pp2_stage8 = 19'd131072;
parameter    ap_ST_fsm_state33 = 19'd262144;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] strm_in_TDATA;
input   strm_in_TVALID;
output   strm_in_TREADY;
input  [3:0] strm_in_TKEEP;
input  [3:0] strm_in_TSTRB;
input  [0:0] strm_in_TLAST;
output  [31:0] strm_out_TDATA;
output   strm_out_TVALID;
input   strm_out_TREADY;
output  [3:0] strm_out_TKEEP;
output  [3:0] strm_out_TSTRB;
output  [0:0] strm_out_TLAST;
input  [31:0] kernelN;
input  [31:0] kernelSize;
input  [31:0] mapSizeX;
input  [31:0] mapSizeY;
input   relu;

reg ap_done;
reg ap_idle;
reg ap_ready;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [18:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    strm_in_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] or_ln52_reg_2211;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage0;
wire   [0:0] icmp_ln64_fu_968_p2;
wire   [0:0] icmp_ln67_fu_985_p2;
wire    ap_CS_fsm_pp2_stage7;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_pp2_stage7;
reg   [0:0] icmp_ln86_reg_2340;
reg   [0:0] icmp_ln99_8_reg_2613;
reg   [0:0] icmp_ln105_reg_2632;
reg   [0:0] cmp103_reg_2313;
reg    strm_out_TDATA_blk_n;
wire    ap_CS_fsm_pp2_stage6;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage6;
reg   [0:0] icmp_ln99_8_reg_2613_pp2_iter1_reg;
reg   [0:0] icmp_ln105_reg_2632_pp2_iter1_reg;
reg   [0:0] icmp_ln100_reg_2439;
reg   [0:0] icmp_ln100_reg_2439_pp2_iter1_reg;
reg   [35:0] indvar_flatten17_reg_406;
reg   [31:0] n_reg_417;
reg   [3:0] indvar_flatten_reg_428;
reg   [1:0] y_1_reg_439;
reg   [1:0] x_1_reg_450;
reg   [31:0] n_1_reg_485;
reg   [31:0] x_4_reg_496;
reg   [31:0] x_7_reg_507;
reg   [31:0] kn_reg_543;
reg   [31:0] x_5_reg_554;
reg   [31:0] x_9_reg_565;
reg   [31:0] kn_9_reg_577;
wire   [3:0] filter_V_q0;
reg  signed [3:0] reg_598;
wire    ap_CS_fsm_pp2_stage1;
wire    ap_block_state17_pp2_stage1_iter0;
wire    ap_block_state26_pp2_stage1_iter1;
wire    ap_block_pp2_stage1_11001;
wire    ap_CS_fsm_pp2_stage4;
wire    ap_block_state20_pp2_stage4_iter0;
wire    ap_block_state29_pp2_stage4_iter1;
wire    ap_block_pp2_stage4_11001;
reg   [0:0] icmp_ln99_3_reg_2408;
reg    ap_predicate_op458_read_state23;
reg    ap_block_state23_pp2_stage7_iter0;
reg    ap_predicate_op548_write_state32;
reg    ap_block_state32_pp2_stage7_iter1;
reg    ap_block_state32_io;
reg    ap_block_pp2_stage7_11001;
reg   [0:0] icmp_ln99_6_reg_2540;
reg  signed [3:0] reg_602;
wire    ap_CS_fsm_pp2_stage2;
wire    ap_block_state18_pp2_stage2_iter0;
wire    ap_block_state27_pp2_stage2_iter1;
wire    ap_block_pp2_stage2_11001;
reg   [0:0] icmp_ln99_1_reg_2365;
wire    ap_CS_fsm_pp2_stage5;
wire    ap_block_state21_pp2_stage5_iter0;
wire    ap_block_state30_pp2_stage5_iter1;
wire    ap_block_pp2_stage5_11001;
reg   [0:0] icmp_ln99_4_reg_2470;
wire    ap_CS_fsm_pp2_stage8;
wire    ap_block_state24_pp2_stage8_iter0;
wire    ap_block_pp2_stage8_11001;
reg   [0:0] icmp_ln99_7_reg_2561;
reg  signed [3:0] reg_606;
wire    ap_CS_fsm_pp2_stage3;
wire    ap_block_state19_pp2_stage3_iter0;
wire    ap_block_state28_pp2_stage3_iter1;
wire    ap_block_pp2_stage3_11001;
reg   [0:0] icmp_ln99_2_reg_2387;
wire    ap_block_state22_pp2_stage6_iter0;
reg    ap_predicate_op546_write_state31;
reg    ap_block_state31_pp2_stage6_iter1;
reg    ap_block_state31_io;
reg    ap_block_pp2_stage6_11001;
reg   [0:0] icmp_ln99_5_reg_2491;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state16_pp2_stage0_iter0;
wire    ap_block_state25_pp2_stage0_iter1;
wire    ap_block_pp2_stage0_11001;
wire   [3:0] featureMap_V_q0;
reg  signed [3:0] reg_610;
wire  signed [3:0] featureMap_V_q1;
reg  signed [3:0] reg_615;
wire   [15:0] empty_fu_620_p1;
reg   [15:0] empty_reg_2112;
wire   [15:0] empty_14_fu_624_p1;
reg   [15:0] empty_14_reg_2117;
wire   [15:0] empty_15_fu_628_p1;
reg   [15:0] empty_15_reg_2123;
wire   [3:0] bias_V_fu_632_p1;
reg   [3:0] bias_V_reg_2128;
wire   [35:0] bound4_fu_652_p2;
reg   [35:0] bound4_reg_2133;
wire   [0:0] cmp34_not_mid113_fu_658_p2;
reg   [0:0] cmp34_not_mid113_reg_2138;
wire   [35:0] add_ln47_1_fu_664_p2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] rev139_fu_679_p2;
reg   [0:0] rev139_reg_2148;
wire   [0:0] icmp_ln47_fu_685_p2;
reg   [0:0] icmp_ln47_reg_2153;
wire   [0:0] icmp_ln49_fu_696_p2;
reg   [0:0] icmp_ln49_reg_2157;
wire   [31:0] select_ln47_1_fu_710_p3;
reg   [31:0] select_ln47_1_reg_2162;
wire   [0:0] and_ln47_fu_730_p2;
reg   [0:0] and_ln47_reg_2169;
wire   [1:0] add_ln49_fu_736_p2;
reg   [1:0] add_ln49_reg_2174;
wire   [1:0] select_ln49_fu_748_p3;
reg   [1:0] select_ln49_reg_2179;
reg   [1:0] select_ln49_reg_2179_pp0_iter1_reg;
wire   [1:0] select_ln49_1_fu_756_p3;
reg   [1:0] select_ln49_1_reg_2185;
wire   [1:0] add_ln50_fu_764_p2;
wire   [3:0] select_ln49_3_fu_776_p3;
wire   [13:0] trunc_ln54_fu_822_p1;
reg   [13:0] trunc_ln54_reg_2201;
wire   [11:0] trunc_ln54_1_fu_826_p1;
reg   [11:0] trunc_ln54_1_reg_2206;
wire   [0:0] or_ln52_fu_865_p2;
wire   [31:0] sub_fu_902_p2;
reg   [31:0] sub_reg_2215;
wire    ap_CS_fsm_state5;
wire   [1:0] add_ln61_fu_907_p2;
reg   [1:0] add_ln61_reg_2220;
wire    ap_CS_fsm_state6;
wire  signed [15:0] outMapYSize_fu_923_p2;
reg  signed [15:0] outMapYSize_reg_2236;
wire   [0:0] icmp_ln61_fu_913_p2;
wire  signed [31:0] conv81_fu_943_p1;
reg  signed [31:0] conv81_reg_2241;
wire  signed [7:0] conv_i45_fu_947_p1;
reg  signed [7:0] conv_i45_reg_2246;
wire   [16:0] sub102_fu_950_p2;
reg   [16:0] sub102_reg_2251;
wire   [0:0] icmp_ln62_fu_956_p2;
wire    ap_CS_fsm_state7;
wire   [31:0] add_ln64_fu_962_p2;
reg    ap_predicate_op171_read_state8;
reg    ap_block_state8_pp1_stage0_iter0;
wire    ap_block_state9_pp1_stage0_iter1;
wire    ap_block_state10_pp1_stage0_iter2;
wire    ap_block_state11_pp1_stage0_iter3;
wire    ap_block_state12_pp1_stage0_iter4;
reg    ap_block_pp1_stage0_11001;
reg   [0:0] icmp_ln64_reg_2265;
reg   [0:0] icmp_ln64_reg_2265_pp1_iter1_reg;
reg   [0:0] icmp_ln64_reg_2265_pp1_iter2_reg;
reg   [0:0] icmp_ln64_reg_2265_pp1_iter3_reg;
reg   [0:0] icmp_ln67_reg_2274;
reg   [0:0] icmp_ln67_reg_2274_pp1_iter1_reg;
reg   [0:0] icmp_ln67_reg_2274_pp1_iter2_reg;
reg   [0:0] icmp_ln67_reg_2274_pp1_iter3_reg;
wire   [3:0] trunc_ln69_1_fu_990_p1;
reg   [3:0] trunc_ln69_1_reg_2278;
reg   [3:0] trunc_ln69_1_reg_2278_pp1_iter1_reg;
reg   [3:0] trunc_ln69_1_reg_2278_pp1_iter2_reg;
reg   [3:0] trunc_ln69_1_reg_2278_pp1_iter3_reg;
wire   [17:0] trunc_ln70_1_fu_994_p1;
reg   [17:0] trunc_ln70_1_reg_2283;
reg   [17:0] trunc_ln70_1_reg_2283_pp1_iter2_reg;
(* use_dsp48 = "no" *) wire   [17:0] add_ln70_fu_998_p2;
reg   [17:0] add_ln70_reg_2288;
wire   [31:0] x_3_fu_1006_p2;
wire    ap_CS_fsm_state13;
wire   [14:0] y_3_fu_1012_p2;
reg   [14:0] y_3_reg_2298;
wire    ap_CS_fsm_state14;
wire    regslice_both_strm_out_V_data_V_U_apdone_blk;
wire   [1:0] trunc_ln80_fu_1027_p1;
reg   [1:0] trunc_ln80_reg_2306;
wire   [0:0] icmp_ln80_fu_1022_p2;
wire   [0:0] cmp103_fu_1035_p2;
wire   [1:0] add109_fu_1040_p2;
reg   [1:0] add109_reg_2317;
wire   [1:0] y_3_cast_fu_1046_p2;
reg   [1:0] y_3_cast_reg_2322;
wire   [1:0] add86_2_fu_1052_p2;
reg   [1:0] add86_2_reg_2329;
wire   [0:0] icmp_ln83_fu_1058_p2;
wire    ap_CS_fsm_state15;
wire   [0:0] icmp_ln86_fu_1064_p2;
reg   [0:0] icmp_ln86_reg_2340_pp2_iter1_reg;
wire   [0:0] icmp_ln99_fu_1070_p2;
reg   [0:0] icmp_ln99_reg_2344;
wire   [31:0] kn_1_fu_1113_p3;
reg   [31:0] kn_1_reg_2360;
wire   [0:0] icmp_ln99_1_fu_1121_p2;
wire   [13:0] add_ln215_3_fu_1148_p2;
reg   [13:0] add_ln215_3_reg_2372;
wire   [0:0] icmp_ln99_2_fu_1175_p2;
wire   [13:0] add_ln215_6_fu_1202_p2;
reg   [13:0] add_ln215_6_reg_2393;
wire   [31:0] kn_3_fu_1219_p3;
reg   [31:0] kn_3_reg_2403;
wire   [0:0] icmp_ln99_3_fu_1227_p2;
wire   [13:0] trunc_ln215_9_fu_1232_p1;
reg   [13:0] trunc_ln215_9_reg_2415;
wire   [10:0] trunc_ln215_10_fu_1236_p1;
reg   [10:0] trunc_ln215_10_reg_2420;
wire   [17:0] trunc_ln36_fu_1251_p1;
reg   [17:0] trunc_ln36_reg_2430;
wire   [0:0] icmp_ln100_fu_1255_p2;
(* use_dsp48 = "no" *) wire   [17:0] add_ln102_fu_1260_p2;
reg   [17:0] add_ln102_reg_2453;
wire   [13:0] add_ln215_9_fu_1282_p2;
reg   [13:0] add_ln215_9_reg_2465;
wire   [0:0] icmp_ln99_4_fu_1294_p2;
wire   [13:0] add_ln215_12_fu_1321_p2;
reg   [13:0] add_ln215_12_reg_2476;
wire   [31:0] kn_5_fu_1338_p3;
reg   [31:0] kn_5_reg_2486;
wire   [0:0] icmp_ln99_5_fu_1346_p2;
reg   [0:0] icmp_ln99_5_reg_2491_pp2_iter1_reg;
wire   [13:0] trunc_ln215_15_fu_1351_p1;
reg   [13:0] trunc_ln215_15_reg_2498;
wire   [10:0] trunc_ln215_16_fu_1355_p1;
reg   [10:0] trunc_ln215_16_reg_2503;
(* use_dsp48 = "no" *) wire   [17:0] add_ln102_1_fu_1378_p2;
reg   [17:0] add_ln102_1_reg_2523;
wire   [13:0] add_ln215_15_fu_1399_p2;
reg   [13:0] add_ln215_15_reg_2535;
wire   [0:0] icmp_ln99_6_fu_1411_p2;
reg   [0:0] icmp_ln99_6_reg_2540_pp2_iter1_reg;
wire   [13:0] add_ln215_18_fu_1438_p2;
reg   [13:0] add_ln215_18_reg_2546;
wire   [31:0] kn_7_fu_1455_p3;
reg   [31:0] kn_7_reg_2556;
wire   [0:0] icmp_ln99_7_fu_1463_p2;
reg   [0:0] icmp_ln99_7_reg_2561_pp2_iter1_reg;
wire   [13:0] trunc_ln215_21_fu_1468_p1;
reg   [13:0] trunc_ln215_21_reg_2568;
wire   [10:0] trunc_ln215_22_fu_1472_p1;
reg   [10:0] trunc_ln215_22_reg_2573;
wire   [13:0] add_ln215_21_fu_1519_p2;
reg   [13:0] add_ln215_21_reg_2608;
wire   [0:0] icmp_ln99_8_fu_1531_p2;
wire   [13:0] add_ln215_24_fu_1558_p2;
reg   [13:0] add_ln215_24_reg_2617;
wire   [0:0] icmp_ln105_fu_1586_p2;
wire   [31:0] x_8_fu_1602_p3;
wire   [31:0] add_ln126_fu_1610_p2;
reg   [7:0] accum_V_load_reg_2671;
reg  signed [3:0] lhs_5_reg_2692;
wire   [7:0] accum_V_4_fu_1675_p3;
reg   [7:0] accum_V_4_reg_2712;
reg  signed [3:0] lhs_7_reg_2734;
wire   [7:0] accum_V_7_fu_1716_p3;
reg   [7:0] accum_V_7_reg_2744;
wire   [7:0] accum_V_10_fu_1744_p3;
reg   [7:0] accum_V_10_reg_2766;
wire   [7:0] accum_V_13_fu_1767_p3;
reg   [7:0] accum_V_13_reg_2783;
wire   [7:0] accum_V_16_fu_1791_p3;
reg   [7:0] accum_V_16_reg_2800;
wire   [7:0] accum_V_19_fu_1814_p3;
reg   [7:0] accum_V_19_reg_2817;
wire   [7:0] accum_V_22_fu_1838_p3;
reg   [7:0] accum_V_22_reg_2834;
wire   [7:0] accum_V_25_fu_1854_p3;
reg   [7:0] accum_V_25_reg_2841;
wire   [31:0] x_6_fu_1902_p2;
wire    ap_CS_fsm_state33;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state8;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
wire    ap_block_pp2_stage2_subdone;
reg    ap_condition_pp2_exit_iter0_state18;
wire    ap_block_pp2_stage8_subdone;
reg    ap_block_pp2_stage7_subdone;
reg   [13:0] filter_V_address0;
reg    filter_V_ce0;
reg    filter_V_we0;
wire   [3:0] filter_V_d0;
reg   [17:0] featureMap_V_address0;
reg    featureMap_V_ce0;
reg    featureMap_V_we0;
reg   [3:0] featureMap_V_d0;
reg   [17:0] featureMap_V_address1;
reg    featureMap_V_ce1;
reg   [31:0] ap_phi_mux_n_phi_fu_421_p4;
reg   [1:0] ap_phi_mux_y_1_phi_fu_443_p4;
reg   [1:0] y_reg_461;
reg   [31:0] x_reg_473;
reg   [31:0] ap_phi_mux_x_4_phi_fu_499_p4;
wire   [31:0] ap_phi_reg_pp1_iter0_x_7_reg_507;
reg   [14:0] y_2_reg_520;
reg   [31:0] x_2_reg_531;
reg   [31:0] ap_phi_mux_kn_phi_fu_547_p4;
wire    ap_block_pp2_stage0;
reg   [31:0] ap_phi_mux_x_5_phi_fu_557_p4;
wire    ap_block_pp2_stage2;
reg   [31:0] ap_phi_reg_pp2_iter0_x_9_reg_565;
reg   [31:0] ap_phi_reg_pp2_iter0_kn_9_reg_577;
wire   [63:0] zext_ln54_4_fu_892_p1;
wire   [63:0] zext_ln70_fu_1002_p1;
wire   [63:0] zext_ln215_fu_1097_p1;
wire   [63:0] zext_ln215_2_fu_1165_p1;
wire    ap_block_pp2_stage1;
wire   [63:0] zext_ln215_4_fu_1266_p1;
wire   [63:0] zext_ln215_1_fu_1370_p1;
wire    ap_block_pp2_stage3;
wire   [63:0] zext_ln215_3_fu_1374_p1;
wire   [63:0] zext_ln215_6_fu_1383_p1;
wire   [63:0] zext_ln215_5_fu_1495_p1;
wire    ap_block_pp2_stage4;
wire   [63:0] zext_ln215_7_fu_1499_p1;
wire   [63:0] zext_ln215_8_fu_1503_p1;
wire   [63:0] zext_ln215_9_fu_1624_p1;
wire    ap_block_pp2_stage5;
wire   [63:0] zext_ln215_10_fu_1628_p1;
wire   [63:0] zext_ln215_11_fu_1632_p1;
wire   [63:0] zext_ln215_12_fu_1653_p1;
wire   [63:0] zext_ln215_13_fu_1657_p1;
wire   [63:0] zext_ln215_15_fu_1661_p1;
wire   [63:0] zext_ln215_14_fu_1689_p1;
wire   [63:0] zext_ln215_17_fu_1693_p1;
wire   [63:0] zext_ln109_fu_1697_p1;
wire   [63:0] zext_ln215_16_fu_1730_p1;
wire    ap_block_pp2_stage8;
reg   [7:0] accum_V_fu_180;
wire   [7:0] accum_V_27_fu_1865_p3;
reg   [7:0] ap_sig_allocacmp_accum_V_load;
wire  signed [7:0] accum_V_29_fu_1884_p3;
reg    ap_block_pp2_stage6_01001;
wire   [3:0] trunc_ln69_2_fu_1701_p1;
wire   [34:0] tmp_fu_640_p3;
wire   [35:0] p_shl_fu_648_p1;
wire   [35:0] cast2_fu_636_p1;
wire   [31:0] zext_ln49_fu_670_p1;
wire   [0:0] slt_fu_674_p2;
wire   [31:0] add_ln47_fu_690_p2;
wire   [0:0] icmp_ln50_fu_724_p2;
wire   [0:0] xor_ln47_fu_718_p2;
wire   [1:0] select_ln47_fu_702_p3;
wire   [0:0] or_ln49_fu_742_p2;
wire   [3:0] add_ln49_1_fu_770_p2;
wire   [33:0] tmp_1_fu_787_p3;
wire   [34:0] zext_ln54_1_fu_794_p1;
wire   [34:0] zext_ln54_fu_784_p1;
wire   [34:0] sub_ln54_fu_798_p2;
wire  signed [35:0] sext_ln47_fu_804_p1;
wire   [35:0] zext_ln54_2_fu_813_p1;
wire   [35:0] add_ln54_fu_816_p2;
wire   [31:0] zext_ln49_1_fu_830_p1;
wire   [0:0] slt140_fu_833_p2;
wire   [0:0] rev141_fu_838_p2;
wire   [0:0] select_ln47_2_fu_808_p3;
wire   [31:0] zext_ln50_fu_851_p1;
wire   [0:0] icmp_ln52_fu_854_p2;
wire   [0:0] xor_ln52_fu_859_p2;
wire   [0:0] select_ln49_2_fu_844_p3;
wire   [13:0] p_shl1_cast_fu_871_p3;
wire   [13:0] sub_ln54_1_fu_878_p2;
wire   [13:0] zext_ln54_3_fu_883_p1;
wire   [13:0] add_ln54_1_fu_886_p2;
wire   [15:0] sub_ln77_fu_919_p2;
wire   [15:0] sub_ln78_fu_929_p2;
wire   [15:0] outMapXSize_fu_933_p2;
wire  signed [16:0] outMapYSize_cast_fu_939_p1;
wire   [15:0] trunc_ln70_fu_973_p1;
wire  signed [17:0] grp_fu_1908_p2;
wire   [15:0] zext_ln80_1_fu_1018_p1;
wire   [16:0] zext_ln80_fu_1031_p1;
wire   [10:0] trunc_ln215_1_fu_1079_p1;
wire   [13:0] tmp_4_cast_fu_1083_p3;
wire   [13:0] trunc_ln215_fu_1075_p1;
wire   [13:0] add_ln215_fu_1091_p2;
wire   [15:0] trunc_ln215_2_fu_1102_p1;
wire   [10:0] trunc_ln215_4_fu_1130_p1;
wire   [13:0] tmp_6_cast_fu_1134_p3;
wire   [13:0] trunc_ln215_3_fu_1126_p1;
wire   [13:0] add_ln215_2_fu_1142_p2;
wire   [15:0] trunc_ln215_5_fu_1154_p1;
wire   [31:0] kn_2_fu_1169_p3;
wire   [10:0] trunc_ln215_7_fu_1184_p1;
wire   [13:0] tmp_8_cast_fu_1188_p3;
wire   [13:0] trunc_ln215_6_fu_1180_p1;
wire   [13:0] add_ln215_5_fu_1196_p2;
wire   [15:0] trunc_ln215_8_fu_1208_p1;
wire   [15:0] trunc_ln215_11_fu_1240_p1;
wire   [13:0] tmp_10_cast_fu_1270_p3;
wire   [13:0] add_ln215_8_fu_1277_p2;
wire   [31:0] kn_4_fu_1288_p3;
wire   [10:0] trunc_ln215_13_fu_1303_p1;
wire   [13:0] tmp_12_cast_fu_1307_p3;
wire   [13:0] trunc_ln215_12_fu_1299_p1;
wire   [13:0] add_ln215_11_fu_1315_p2;
wire   [15:0] trunc_ln215_14_fu_1327_p1;
wire   [15:0] trunc_ln215_17_fu_1359_p1;
wire  signed [17:0] grp_fu_1915_p3;
wire  signed [17:0] grp_fu_1924_p3;
wire   [13:0] tmp_14_cast_fu_1387_p3;
wire   [13:0] add_ln215_14_fu_1394_p2;
wire   [31:0] kn_6_fu_1405_p3;
wire   [10:0] trunc_ln215_19_fu_1420_p1;
wire   [13:0] tmp_16_cast_fu_1424_p3;
wire   [13:0] trunc_ln215_18_fu_1416_p1;
wire   [13:0] add_ln215_17_fu_1432_p2;
wire   [15:0] trunc_ln215_20_fu_1444_p1;
wire   [15:0] trunc_ln215_23_fu_1476_p1;
wire  signed [17:0] grp_fu_1933_p3;
wire  signed [17:0] grp_fu_1942_p3;
wire   [13:0] tmp_18_cast_fu_1507_p3;
wire   [13:0] add_ln215_20_fu_1514_p2;
wire   [31:0] kn_8_fu_1525_p3;
wire   [10:0] trunc_ln215_25_fu_1540_p1;
wire   [13:0] tmp_20_cast_fu_1544_p3;
wire   [13:0] trunc_ln215_24_fu_1536_p1;
wire   [13:0] add_ln215_23_fu_1552_p2;
wire   [15:0] trunc_ln215_26_fu_1564_p1;
wire   [15:0] trunc_ln109_fu_1575_p1;
wire   [0:0] icmp_ln122_fu_1591_p2;
wire   [0:0] xor_ln122_fu_1596_p2;
wire  signed [17:0] grp_fu_1950_p3;
wire  signed [17:0] grp_fu_1958_p3;
wire  signed [17:0] grp_fu_1966_p3;
wire  signed [17:0] grp_fu_1974_p3;
wire   [0:0] and_ln100_fu_1665_p2;
wire  signed [7:0] grp_fu_1982_p3;
wire   [7:0] accum_V_3_fu_1669_p3;
wire  signed [17:0] grp_fu_1991_p3;
wire  signed [17:0] grp_fu_1999_p3;
wire   [0:0] and_ln101_fu_1706_p2;
wire  signed [7:0] grp_fu_2007_p3;
wire   [7:0] accum_V_6_fu_1710_p3;
wire   [0:0] and_ln101_1_fu_1734_p2;
wire  signed [7:0] grp_fu_2016_p3;
wire   [7:0] accum_V_9_fu_1738_p3;
wire   [0:0] and_ln101_2_fu_1757_p2;
wire  signed [7:0] grp_fu_2025_p3;
wire   [7:0] accum_V_12_fu_1761_p3;
wire   [0:0] and_ln101_3_fu_1781_p2;
wire  signed [7:0] grp_fu_2034_p3;
wire   [7:0] accum_V_15_fu_1785_p3;
wire   [0:0] and_ln101_4_fu_1804_p2;
wire  signed [7:0] grp_fu_2043_p3;
wire   [7:0] accum_V_18_fu_1808_p3;
wire   [0:0] and_ln101_5_fu_1828_p2;
wire  signed [7:0] grp_fu_2052_p3;
wire   [7:0] accum_V_21_fu_1832_p3;
wire   [0:0] and_ln101_6_fu_1844_p2;
wire  signed [7:0] grp_fu_2061_p3;
wire   [7:0] accum_V_24_fu_1848_p3;
wire  signed [7:0] grp_fu_2070_p3;
wire   [0:0] tmp_2_fu_1871_p3;
wire   [0:0] and_ln113_fu_1879_p1;
wire   [0:0] and_ln113_fu_1879_p2;
wire  signed [17:0] grp_fu_1908_p0;
wire   [5:0] grp_fu_1908_p1;
wire  signed [17:0] grp_fu_1915_p0;
wire   [5:0] grp_fu_1915_p1;
wire  signed [17:0] grp_fu_1924_p0;
wire   [5:0] grp_fu_1924_p1;
wire   [17:0] grp_fu_1924_p2;
wire  signed [17:0] grp_fu_1933_p0;
wire   [5:0] grp_fu_1933_p1;
wire   [17:0] grp_fu_1933_p2;
wire  signed [17:0] grp_fu_1942_p0;
wire   [5:0] grp_fu_1942_p1;
wire  signed [17:0] grp_fu_1950_p0;
wire   [5:0] grp_fu_1950_p1;
wire  signed [17:0] grp_fu_1958_p0;
wire   [5:0] grp_fu_1958_p1;
wire  signed [17:0] grp_fu_1966_p0;
wire   [5:0] grp_fu_1966_p1;
wire  signed [17:0] grp_fu_1974_p0;
wire   [5:0] grp_fu_1974_p1;
wire   [7:0] grp_fu_1982_p2;
wire  signed [17:0] grp_fu_1991_p0;
wire   [5:0] grp_fu_1991_p1;
wire  signed [17:0] grp_fu_1999_p0;
wire   [5:0] grp_fu_1999_p1;
wire   [7:0] grp_fu_2007_p2;
wire   [7:0] grp_fu_2016_p2;
wire   [7:0] grp_fu_2025_p2;
wire   [7:0] grp_fu_2034_p2;
wire   [7:0] grp_fu_2043_p2;
wire   [7:0] grp_fu_2052_p2;
wire   [7:0] grp_fu_2061_p2;
wire   [7:0] grp_fu_2070_p2;
reg    grp_fu_1908_ce;
reg    grp_fu_1915_ce;
reg    grp_fu_1924_ce;
reg    grp_fu_1933_ce;
reg    grp_fu_1942_ce;
reg    grp_fu_1950_ce;
reg    grp_fu_1958_ce;
reg    grp_fu_1966_ce;
reg    grp_fu_1974_ce;
reg    grp_fu_1982_ce;
reg    grp_fu_1991_ce;
reg    grp_fu_1999_ce;
reg    grp_fu_2007_ce;
reg    grp_fu_2016_ce;
reg    grp_fu_2025_ce;
reg    grp_fu_2034_ce;
reg    grp_fu_2043_ce;
reg    grp_fu_2052_ce;
reg    grp_fu_2061_ce;
reg    grp_fu_2070_ce;
reg   [18:0] ap_NS_fsm;
wire    ap_block_pp2_stage0_subdone;
wire    ap_block_pp2_stage1_subdone;
wire    ap_block_pp2_stage3_subdone;
wire    ap_block_pp2_stage4_subdone;
wire    ap_block_pp2_stage5_subdone;
reg    ap_block_pp2_stage6_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
wire    regslice_both_strm_in_V_data_V_U_apdone_blk;
wire   [31:0] strm_in_TDATA_int_regslice;
wire    strm_in_TVALID_int_regslice;
reg    strm_in_TREADY_int_regslice;
wire    regslice_both_strm_in_V_data_V_U_ack_in;
wire    regslice_both_strm_in_V_keep_V_U_apdone_blk;
wire   [3:0] strm_in_TKEEP_int_regslice;
wire    regslice_both_strm_in_V_keep_V_U_vld_out;
wire    regslice_both_strm_in_V_keep_V_U_ack_in;
wire    regslice_both_strm_in_V_strb_V_U_apdone_blk;
wire   [3:0] strm_in_TSTRB_int_regslice;
wire    regslice_both_strm_in_V_strb_V_U_vld_out;
wire    regslice_both_strm_in_V_strb_V_U_ack_in;
wire    regslice_both_strm_in_V_last_V_U_apdone_blk;
wire   [0:0] strm_in_TLAST_int_regslice;
wire    regslice_both_strm_in_V_last_V_U_vld_out;
wire    regslice_both_strm_in_V_last_V_U_ack_in;
wire   [31:0] strm_out_TDATA_int_regslice;
reg    strm_out_TVALID_int_regslice;
wire    strm_out_TREADY_int_regslice;
wire    regslice_both_strm_out_V_data_V_U_vld_out;
wire    regslice_both_strm_out_V_keep_V_U_apdone_blk;
wire    regslice_both_strm_out_V_keep_V_U_ack_in_dummy;
wire    regslice_both_strm_out_V_keep_V_U_vld_out;
wire    regslice_both_strm_out_V_strb_V_U_apdone_blk;
wire    regslice_both_strm_out_V_strb_V_U_ack_in_dummy;
wire    regslice_both_strm_out_V_strb_V_U_vld_out;
wire    regslice_both_strm_out_V_last_V_U_apdone_blk;
wire    regslice_both_strm_out_V_last_V_U_ack_in_dummy;
wire    regslice_both_strm_out_V_last_V_U_vld_out;
reg    ap_condition_1948;
reg    ap_condition_2480;
reg    ap_condition_2484;
reg    ap_condition_460;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 19'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
end

depthwise_filter_V #(
    .DataWidth( 4 ),
    .AddressRange( 13824 ),
    .AddressWidth( 14 ))
filter_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(filter_V_address0),
    .ce0(filter_V_ce0),
    .we0(filter_V_we0),
    .d0(filter_V_d0),
    .q0(filter_V_q0)
);

depthwise_featureMap_V #(
    .DataWidth( 4 ),
    .AddressRange( 135168 ),
    .AddressWidth( 18 ))
featureMap_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(featureMap_V_address0),
    .ce0(featureMap_V_ce0),
    .we0(featureMap_V_we0),
    .d0(featureMap_V_d0),
    .q0(featureMap_V_q0),
    .address1(featureMap_V_address1),
    .ce1(featureMap_V_ce1),
    .q1(featureMap_V_q1)
);

depthwise_mul_mul_18s_6ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 18 ))
mul_mul_18s_6ns_18_4_1_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1908_p0),
    .din1(grp_fu_1908_p1),
    .ce(grp_fu_1908_ce),
    .dout(grp_fu_1908_p2)
);

depthwise_mac_muladd_18s_6ns_18ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
mac_muladd_18s_6ns_18ns_18_4_1_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1915_p0),
    .din1(grp_fu_1915_p1),
    .din2(trunc_ln36_fu_1251_p1),
    .ce(grp_fu_1915_ce),
    .dout(grp_fu_1915_p3)
);

depthwise_mac_muladd_18s_6ns_18ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
mac_muladd_18s_6ns_18ns_18_4_1_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1924_p0),
    .din1(grp_fu_1924_p1),
    .din2(grp_fu_1924_p2),
    .ce(grp_fu_1924_ce),
    .dout(grp_fu_1924_p3)
);

depthwise_mac_muladd_18s_6ns_18ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
mac_muladd_18s_6ns_18ns_18_4_1_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1933_p0),
    .din1(grp_fu_1933_p1),
    .din2(grp_fu_1933_p2),
    .ce(grp_fu_1933_ce),
    .dout(grp_fu_1933_p3)
);

depthwise_mac_muladd_18s_6ns_18ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
mac_muladd_18s_6ns_18ns_18_4_1_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1942_p0),
    .din1(grp_fu_1942_p1),
    .din2(trunc_ln36_reg_2430),
    .ce(grp_fu_1942_ce),
    .dout(grp_fu_1942_p3)
);

depthwise_mac_muladd_18s_6ns_18ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
mac_muladd_18s_6ns_18ns_18_4_1_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1950_p0),
    .din1(grp_fu_1950_p1),
    .din2(add_ln102_reg_2453),
    .ce(grp_fu_1950_ce),
    .dout(grp_fu_1950_p3)
);

depthwise_mac_muladd_18s_6ns_18ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
mac_muladd_18s_6ns_18ns_18_4_1_U7(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1958_p0),
    .din1(grp_fu_1958_p1),
    .din2(add_ln102_1_reg_2523),
    .ce(grp_fu_1958_ce),
    .dout(grp_fu_1958_p3)
);

depthwise_mac_muladd_18s_6ns_18ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
mac_muladd_18s_6ns_18ns_18_4_1_U8(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1966_p0),
    .din1(grp_fu_1966_p1),
    .din2(trunc_ln36_reg_2430),
    .ce(grp_fu_1966_ce),
    .dout(grp_fu_1966_p3)
);

depthwise_mac_muladd_18s_6ns_18ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
mac_muladd_18s_6ns_18ns_18_4_1_U9(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1974_p0),
    .din1(grp_fu_1974_p1),
    .din2(add_ln102_reg_2453),
    .ce(grp_fu_1974_ce),
    .dout(grp_fu_1974_p3)
);

depthwise_mac_muladd_4s_4s_8ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mac_muladd_4s_4s_8ns_8_4_1_U10(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_598),
    .din1(featureMap_V_q1),
    .din2(grp_fu_1982_p2),
    .ce(grp_fu_1982_ce),
    .dout(grp_fu_1982_p3)
);

depthwise_mac_muladd_18s_6ns_18ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
mac_muladd_18s_6ns_18ns_18_4_1_U11(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1991_p0),
    .din1(grp_fu_1991_p1),
    .din2(add_ln102_1_reg_2523),
    .ce(grp_fu_1991_ce),
    .dout(grp_fu_1991_p3)
);

depthwise_mac_muladd_18s_6ns_18ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
mac_muladd_18s_6ns_18ns_18_4_1_U12(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1999_p0),
    .din1(grp_fu_1999_p1),
    .din2(trunc_ln36_reg_2430),
    .ce(grp_fu_1999_ce),
    .dout(grp_fu_1999_p3)
);

depthwise_mac_muladd_4s_4s_8ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mac_muladd_4s_4s_8ns_8_4_1_U13(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_602),
    .din1(reg_610),
    .din2(grp_fu_2007_p2),
    .ce(grp_fu_2007_ce),
    .dout(grp_fu_2007_p3)
);

depthwise_mac_muladd_4s_4s_8ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mac_muladd_4s_4s_8ns_8_4_1_U14(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_606),
    .din1(reg_610),
    .din2(grp_fu_2016_p2),
    .ce(grp_fu_2016_ce),
    .dout(grp_fu_2016_p3)
);

depthwise_mac_muladd_4s_4s_8ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mac_muladd_4s_4s_8ns_8_4_1_U15(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_598),
    .din1(reg_615),
    .din2(grp_fu_2025_p2),
    .ce(grp_fu_2025_ce),
    .dout(grp_fu_2025_p3)
);

depthwise_mac_muladd_4s_4s_8ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mac_muladd_4s_4s_8ns_8_4_1_U16(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_602),
    .din1(reg_610),
    .din2(grp_fu_2034_p2),
    .ce(grp_fu_2034_ce),
    .dout(grp_fu_2034_p3)
);

depthwise_mac_muladd_4s_4s_8ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mac_muladd_4s_4s_8ns_8_4_1_U17(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_606),
    .din1(lhs_5_reg_2692),
    .din2(grp_fu_2043_p2),
    .ce(grp_fu_2043_ce),
    .dout(grp_fu_2043_p3)
);

depthwise_mac_muladd_4s_4s_8ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mac_muladd_4s_4s_8ns_8_4_1_U18(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_598),
    .din1(reg_615),
    .din2(grp_fu_2052_p2),
    .ce(grp_fu_2052_ce),
    .dout(grp_fu_2052_p3)
);

depthwise_mac_muladd_4s_4s_8ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mac_muladd_4s_4s_8ns_8_4_1_U19(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_602),
    .din1(lhs_7_reg_2734),
    .din2(grp_fu_2061_p2),
    .ce(grp_fu_2061_ce),
    .dout(grp_fu_2061_p3)
);

depthwise_mac_muladd_4s_4s_8ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mac_muladd_4s_4s_8ns_8_4_1_U20(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_606),
    .din1(reg_610),
    .din2(grp_fu_2070_p2),
    .ce(grp_fu_2070_ce),
    .dout(grp_fu_2070_p3)
);

depthwise_regslice_both #(
    .DataWidth( 32 ))
regslice_both_strm_in_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(strm_in_TDATA),
    .vld_in(strm_in_TVALID),
    .ack_in(regslice_both_strm_in_V_data_V_U_ack_in),
    .data_out(strm_in_TDATA_int_regslice),
    .vld_out(strm_in_TVALID_int_regslice),
    .ack_out(strm_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_strm_in_V_data_V_U_apdone_blk)
);

depthwise_regslice_both #(
    .DataWidth( 4 ))
regslice_both_strm_in_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(strm_in_TKEEP),
    .vld_in(strm_in_TVALID),
    .ack_in(regslice_both_strm_in_V_keep_V_U_ack_in),
    .data_out(strm_in_TKEEP_int_regslice),
    .vld_out(regslice_both_strm_in_V_keep_V_U_vld_out),
    .ack_out(strm_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_strm_in_V_keep_V_U_apdone_blk)
);

depthwise_regslice_both #(
    .DataWidth( 4 ))
regslice_both_strm_in_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(strm_in_TSTRB),
    .vld_in(strm_in_TVALID),
    .ack_in(regslice_both_strm_in_V_strb_V_U_ack_in),
    .data_out(strm_in_TSTRB_int_regslice),
    .vld_out(regslice_both_strm_in_V_strb_V_U_vld_out),
    .ack_out(strm_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_strm_in_V_strb_V_U_apdone_blk)
);

depthwise_regslice_both #(
    .DataWidth( 1 ))
regslice_both_strm_in_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(strm_in_TLAST),
    .vld_in(strm_in_TVALID),
    .ack_in(regslice_both_strm_in_V_last_V_U_ack_in),
    .data_out(strm_in_TLAST_int_regslice),
    .vld_out(regslice_both_strm_in_V_last_V_U_vld_out),
    .ack_out(strm_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_strm_in_V_last_V_U_apdone_blk)
);

depthwise_regslice_both #(
    .DataWidth( 32 ))
regslice_both_strm_out_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(strm_out_TDATA_int_regslice),
    .vld_in(strm_out_TVALID_int_regslice),
    .ack_in(strm_out_TREADY_int_regslice),
    .data_out(strm_out_TDATA),
    .vld_out(regslice_both_strm_out_V_data_V_U_vld_out),
    .ack_out(strm_out_TREADY),
    .apdone_blk(regslice_both_strm_out_V_data_V_U_apdone_blk)
);

depthwise_regslice_both #(
    .DataWidth( 4 ))
regslice_both_strm_out_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd15),
    .vld_in(strm_out_TVALID_int_regslice),
    .ack_in(regslice_both_strm_out_V_keep_V_U_ack_in_dummy),
    .data_out(strm_out_TKEEP),
    .vld_out(regslice_both_strm_out_V_keep_V_U_vld_out),
    .ack_out(strm_out_TREADY),
    .apdone_blk(regslice_both_strm_out_V_keep_V_U_apdone_blk)
);

depthwise_regslice_both #(
    .DataWidth( 4 ))
regslice_both_strm_out_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd15),
    .vld_in(strm_out_TVALID_int_regslice),
    .ack_in(regslice_both_strm_out_V_strb_V_U_ack_in_dummy),
    .data_out(strm_out_TSTRB),
    .vld_out(regslice_both_strm_out_V_strb_V_U_vld_out),
    .ack_out(strm_out_TREADY),
    .apdone_blk(regslice_both_strm_out_V_strb_V_U_apdone_blk)
);

depthwise_regslice_both #(
    .DataWidth( 1 ))
regslice_both_strm_out_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(1'd0),
    .vld_in(strm_out_TVALID_int_regslice),
    .ack_in(regslice_both_strm_out_V_last_V_U_ack_in_dummy),
    .data_out(strm_out_TLAST),
    .vld_out(regslice_both_strm_out_V_last_V_U_vld_out),
    .ack_out(strm_out_TREADY),
    .apdone_blk(regslice_both_strm_out_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (strm_in_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~((ap_start == 1'b0) | (strm_in_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state8) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((icmp_ln62_fu_956_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state8)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state8);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end else if (((icmp_ln62_fu_956_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
            ap_enable_reg_pp1_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage2_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state18) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((icmp_ln83_fu_1058_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp2_iter0 == 1'b0) & (1'b0 == ap_block_pp2_stage7_subdone) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((1'b0 == ap_block_pp2_stage8_subdone) & (1'b1 == ap_CS_fsm_pp2_stage8)))) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if (((icmp_ln83_fu_1058_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage5_11001) & (icmp_ln86_reg_2340_pp2_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (icmp_ln99_8_reg_2613_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        accum_V_fu_180 <= accum_V_25_fu_1854_p3;
    end else if (((1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6) & (icmp_ln100_reg_2439_pp2_iter1_reg == 1'd1) & (icmp_ln105_reg_2632_pp2_iter1_reg == 1'd1) & (icmp_ln99_8_reg_2613_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        accum_V_fu_180 <= accum_V_29_fu_1884_p3;
    end else if ((((1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6) & (icmp_ln100_reg_2439_pp2_iter1_reg == 1'd0) & (icmp_ln105_reg_2632_pp2_iter1_reg == 1'd1) & (icmp_ln99_8_reg_2613_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6) & (icmp_ln105_reg_2632_pp2_iter1_reg == 1'd0) & (icmp_ln99_8_reg_2613_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1)))) begin
        accum_V_fu_180 <= accum_V_27_fu_1865_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1948)) begin
        if ((icmp_ln99_8_fu_1531_p2 == 1'd0)) begin
            ap_phi_reg_pp2_iter0_kn_9_reg_577 <= 32'd1537;
        end else if ((icmp_ln99_8_fu_1531_p2 == 1'd1)) begin
            ap_phi_reg_pp2_iter0_kn_9_reg_577 <= add_ln126_fu_1610_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1948)) begin
        if ((icmp_ln99_8_fu_1531_p2 == 1'd0)) begin
            ap_phi_reg_pp2_iter0_x_9_reg_565 <= x_5_reg_554;
        end else if ((icmp_ln99_8_fu_1531_p2 == 1'd1)) begin
            ap_phi_reg_pp2_iter0_x_9_reg_565 <= x_8_fu_1602_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln47_fu_685_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten17_reg_406 <= add_ln47_1_fu_664_p2;
    end else if ((~((ap_start == 1'b0) | (strm_in_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten17_reg_406 <= 36'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln47_fu_685_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_428 <= select_ln49_3_fu_776_p3;
    end else if ((~((ap_start == 1'b0) | (strm_in_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_428 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln86_reg_2340 == 1'd1))) begin
        kn_reg_543 <= kn_9_reg_577;
    end else if (((icmp_ln83_fu_1058_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        kn_reg_543 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_fu_968_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        n_1_reg_485 <= add_ln64_fu_962_p2;
    end else if (((icmp_ln62_fu_956_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        n_1_reg_485 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln47_reg_2153 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        n_reg_417 <= select_ln47_1_reg_2162;
    end else if ((~((ap_start == 1'b0) | (strm_in_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        n_reg_417 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001) & (icmp_ln99_4_reg_2470 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (icmp_ln86_reg_2340 == 1'd1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8) & (icmp_ln100_reg_2439 == 1'd1) & (icmp_ln99_8_reg_2613 == 1'd1) & (icmp_ln86_reg_2340 == 1'd1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001) & (icmp_ln99_2_reg_2387 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (icmp_ln86_reg_2340 == 1'd1)))) begin
        reg_610 <= featureMap_V_q1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001) & (icmp_ln99_1_reg_2365 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (icmp_ln86_reg_2340 == 1'd1))) begin
        reg_610 <= featureMap_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln86_reg_2340 == 1'd1))) begin
        if ((1'b1 == ap_condition_2484)) begin
            reg_615 <= featureMap_V_q1;
        end else if ((1'b1 == ap_condition_2480)) begin
            reg_615 <= featureMap_V_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln47_fu_685_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_reg_450 <= add_ln50_fu_764_p2;
    end else if ((~((ap_start == 1'b0) | (strm_in_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        x_1_reg_450 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        x_2_reg_531 <= x_6_fu_1902_p2;
    end else if (((icmp_ln80_fu_1022_p2 == 1'd1) & (regslice_both_strm_out_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state14))) begin
        x_2_reg_531 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln64_reg_2265 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        x_4_reg_496 <= x_7_reg_507;
    end else if (((icmp_ln62_fu_956_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        x_4_reg_496 <= x_reg_473;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (icmp_ln86_reg_2340_pp2_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        x_5_reg_554 <= x_9_reg_565;
    end else if (((icmp_ln83_fu_1058_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        x_5_reg_554 <= x_2_reg_531;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_460)) begin
        if (((icmp_ln67_fu_985_p2 == 1'd1) & (icmp_ln64_fu_968_p2 == 1'd0))) begin
            x_7_reg_507 <= 32'd22;
        end else if (((icmp_ln67_fu_985_p2 == 1'd0) & (icmp_ln64_fu_968_p2 == 1'd0))) begin
            x_7_reg_507 <= ap_phi_mux_x_4_phi_fu_499_p4;
        end else if ((1'b1 == 1'b1)) begin
            x_7_reg_507 <= ap_phi_reg_pp1_iter0_x_7_reg_507;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        x_reg_473 <= x_3_fu_1006_p2;
    end else if (((icmp_ln61_fu_913_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        x_reg_473 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln47_reg_2153 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_1_reg_439 <= select_ln49_1_reg_2185;
    end else if ((~((ap_start == 1'b0) | (strm_in_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        y_1_reg_439 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln83_fu_1058_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        y_2_reg_520 <= y_3_reg_2298;
    end else if (((icmp_ln61_fu_913_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        y_2_reg_520 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        y_reg_461 <= 2'd0;
    end else if (((icmp_ln62_fu_956_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        y_reg_461 <= add_ln61_reg_2220;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln86_reg_2340 == 1'd1))) begin
        accum_V_10_reg_2766 <= accum_V_10_fu_1744_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (icmp_ln86_reg_2340_pp2_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        accum_V_13_reg_2783 <= accum_V_13_fu_1767_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (icmp_ln86_reg_2340_pp2_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        accum_V_16_reg_2800 <= accum_V_16_fu_1791_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage3_11001) & (icmp_ln86_reg_2340_pp2_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        accum_V_19_reg_2817 <= accum_V_19_fu_1814_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage4_11001) & (icmp_ln86_reg_2340_pp2_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        accum_V_22_reg_2834 <= accum_V_22_fu_1838_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage5_11001) & (icmp_ln86_reg_2340_pp2_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage5))) begin
        accum_V_25_reg_2841 <= accum_V_25_fu_1854_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7) & (icmp_ln86_reg_2340 == 1'd1))) begin
        accum_V_4_reg_2712 <= accum_V_4_fu_1675_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8) & (icmp_ln86_reg_2340 == 1'd1))) begin
        accum_V_7_reg_2744 <= accum_V_7_fu_1716_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6) & (icmp_ln86_reg_2340 == 1'd1))) begin
        accum_V_load_reg_2671 <= ap_sig_allocacmp_accum_V_load;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_fu_1022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        add109_reg_2317 <= add109_fu_1040_p2;
        add86_2_reg_2329 <= add86_2_fu_1052_p2;
        cmp103_reg_2313 <= cmp103_fu_1035_p2;
        trunc_ln80_reg_2306 <= trunc_ln80_fu_1027_p1;
        y_3_cast_reg_2322 <= y_3_cast_fu_1046_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3) & (icmp_ln86_reg_2340 == 1'd1))) begin
        add_ln102_1_reg_2523 <= add_ln102_1_fu_1378_p2;
        add_ln215_18_reg_2546 <= add_ln215_18_fu_1438_p2;
        icmp_ln99_6_reg_2540 <= icmp_ln99_6_fu_1411_p2;
        icmp_ln99_7_reg_2561 <= icmp_ln99_7_fu_1463_p2;
        kn_7_reg_2556 <= kn_7_fu_1455_p3;
        trunc_ln215_21_reg_2568 <= trunc_ln215_21_fu_1468_p1;
        trunc_ln215_22_reg_2573 <= trunc_ln215_22_fu_1472_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2) & (icmp_ln86_reg_2340 == 1'd1))) begin
        add_ln102_reg_2453 <= add_ln102_fu_1260_p2;
        add_ln215_12_reg_2476 <= add_ln215_12_fu_1321_p2;
        icmp_ln100_reg_2439 <= icmp_ln100_fu_1255_p2;
        icmp_ln99_4_reg_2470 <= icmp_ln99_4_fu_1294_p2;
        icmp_ln99_5_reg_2491 <= icmp_ln99_5_fu_1346_p2;
        kn_5_reg_2486 <= kn_5_fu_1338_p3;
        trunc_ln215_15_reg_2498 <= trunc_ln215_15_fu_1351_p1;
        trunc_ln215_16_reg_2503 <= trunc_ln215_16_fu_1355_p1;
        trunc_ln36_reg_2430 <= trunc_ln36_fu_1251_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage3_11001) & (icmp_ln99_5_reg_2491 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (icmp_ln86_reg_2340 == 1'd1))) begin
        add_ln215_15_reg_2535 <= add_ln215_15_fu_1399_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage4_11001) & (icmp_ln99_7_reg_2561 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (icmp_ln86_reg_2340 == 1'd1))) begin
        add_ln215_21_reg_2608 <= add_ln215_21_fu_1519_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage4_11001) & (icmp_ln99_8_fu_1531_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (icmp_ln100_reg_2439 == 1'd1) & (icmp_ln86_reg_2340 == 1'd1))) begin
        add_ln215_24_reg_2617 <= add_ln215_24_fu_1558_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln86_fu_1064_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        add_ln215_3_reg_2372 <= add_ln215_3_fu_1148_p2;
        icmp_ln99_1_reg_2365 <= icmp_ln99_1_fu_1121_p2;
        icmp_ln99_reg_2344 <= icmp_ln99_fu_1070_p2;
        kn_1_reg_2360 <= kn_1_fu_1113_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln86_reg_2340 == 1'd1))) begin
        add_ln215_6_reg_2393 <= add_ln215_6_fu_1202_p2;
        icmp_ln99_2_reg_2387 <= icmp_ln99_2_fu_1175_p2;
        icmp_ln99_3_reg_2408 <= icmp_ln99_3_fu_1227_p2;
        kn_3_reg_2403 <= kn_3_fu_1219_p3;
        trunc_ln215_10_reg_2420 <= trunc_ln215_10_fu_1236_p1;
        trunc_ln215_9_reg_2415 <= trunc_ln215_9_fu_1232_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2) & (icmp_ln99_3_reg_2408 == 1'd1) & (icmp_ln86_reg_2340 == 1'd1))) begin
        add_ln215_9_reg_2465 <= add_ln215_9_fu_1282_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln47_fu_685_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln49_reg_2174 <= add_ln49_fu_736_p2;
        and_ln47_reg_2169 <= and_ln47_fu_730_p2;
        icmp_ln49_reg_2157 <= icmp_ln49_fu_696_p2;
        select_ln49_reg_2179 <= select_ln49_fu_748_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln61_reg_2220 <= add_ln61_fu_907_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln67_reg_2274_pp1_iter2_reg == 1'd0) & (icmp_ln64_reg_2265_pp1_iter2_reg == 1'd0))) begin
        add_ln70_reg_2288 <= add_ln70_fu_998_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        bias_V_reg_2128 <= bias_V_fu_632_p1;
        bound4_reg_2133 <= bound4_fu_652_p2;
        cmp34_not_mid113_reg_2138 <= cmp34_not_mid113_fu_658_p2;
        empty_14_reg_2117 <= empty_14_fu_624_p1;
        empty_15_reg_2123 <= empty_15_fu_628_p1;
        empty_reg_2112 <= empty_fu_620_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln61_fu_913_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv81_reg_2241 <= conv81_fu_943_p1;
        conv_i45_reg_2246 <= conv_i45_fu_947_p1;
        outMapYSize_reg_2236 <= outMapYSize_fu_923_p2;
        sub102_reg_2251 <= sub102_fu_950_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        icmp_ln100_reg_2439_pp2_iter1_reg <= icmp_ln100_reg_2439;
        icmp_ln99_5_reg_2491_pp2_iter1_reg <= icmp_ln99_5_reg_2491;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage4_11001) & (icmp_ln99_8_fu_1531_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (icmp_ln86_reg_2340 == 1'd1))) begin
        icmp_ln105_reg_2632 <= icmp_ln105_fu_1586_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        icmp_ln105_reg_2632_pp2_iter1_reg <= icmp_ln105_reg_2632;
        icmp_ln99_8_reg_2613_pp2_iter1_reg <= icmp_ln99_8_reg_2613;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln47_reg_2153 <= icmp_ln47_fu_685_p2;
        rev139_reg_2148 <= rev139_fu_679_p2;
        select_ln49_reg_2179_pp0_iter1_reg <= select_ln49_reg_2179;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln64_reg_2265 <= icmp_ln64_fu_968_p2;
        icmp_ln64_reg_2265_pp1_iter1_reg <= icmp_ln64_reg_2265;
        icmp_ln67_reg_2274_pp1_iter1_reg <= icmp_ln67_reg_2274;
        trunc_ln69_1_reg_2278_pp1_iter1_reg <= trunc_ln69_1_reg_2278;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        icmp_ln64_reg_2265_pp1_iter2_reg <= icmp_ln64_reg_2265_pp1_iter1_reg;
        icmp_ln64_reg_2265_pp1_iter3_reg <= icmp_ln64_reg_2265_pp1_iter2_reg;
        icmp_ln67_reg_2274_pp1_iter2_reg <= icmp_ln67_reg_2274_pp1_iter1_reg;
        icmp_ln67_reg_2274_pp1_iter3_reg <= icmp_ln67_reg_2274_pp1_iter2_reg;
        trunc_ln69_1_reg_2278_pp1_iter2_reg <= trunc_ln69_1_reg_2278_pp1_iter1_reg;
        trunc_ln69_1_reg_2278_pp1_iter3_reg <= trunc_ln69_1_reg_2278_pp1_iter2_reg;
        trunc_ln70_1_reg_2283_pp1_iter2_reg <= trunc_ln70_1_reg_2283;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_fu_968_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln67_reg_2274 <= icmp_ln67_fu_985_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln86_reg_2340 <= icmp_ln86_fu_1064_p2;
        icmp_ln86_reg_2340_pp2_iter1_reg <= icmp_ln86_reg_2340;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        icmp_ln99_6_reg_2540_pp2_iter1_reg <= icmp_ln99_6_reg_2540;
        icmp_ln99_7_reg_2561_pp2_iter1_reg <= icmp_ln99_7_reg_2561;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4) & (icmp_ln86_reg_2340 == 1'd1))) begin
        icmp_ln99_8_reg_2613 <= icmp_ln99_8_fu_1531_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5))) begin
        kn_9_reg_577 <= ap_phi_reg_pp2_iter0_kn_9_reg_577;
        x_9_reg_565 <= ap_phi_reg_pp2_iter0_x_9_reg_565;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001) & (icmp_ln99_5_reg_2491 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (icmp_ln86_reg_2340 == 1'd1))) begin
        lhs_5_reg_2692 <= featureMap_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001) & (icmp_ln99_7_reg_2561 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (icmp_ln86_reg_2340 == 1'd1))) begin
        lhs_7_reg_2734 <= featureMap_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln47_reg_2153 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        or_ln52_reg_2211 <= or_ln52_fu_865_p2;
        trunc_ln54_1_reg_2206 <= trunc_ln54_1_fu_826_p1;
        trunc_ln54_reg_2201 <= trunc_ln54_fu_822_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001) & (icmp_ln99_6_reg_2540 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (icmp_ln86_reg_2340 == 1'd1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4) & (icmp_ln99_3_reg_2408 == 1'd1) & (icmp_ln86_reg_2340 == 1'd1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln86_reg_2340 == 1'd1)))) begin
        reg_598 <= filter_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8_11001) & (icmp_ln99_7_reg_2561 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage8) & (icmp_ln86_reg_2340 == 1'd1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001) & (icmp_ln99_4_reg_2470 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (icmp_ln86_reg_2340 == 1'd1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (icmp_ln99_1_reg_2365 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (icmp_ln86_reg_2340 == 1'd1)))) begin
        reg_602 <= filter_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001) & (icmp_ln99_5_reg_2491 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (icmp_ln86_reg_2340 == 1'd1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001) & (icmp_ln99_2_reg_2387 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (icmp_ln86_reg_2340 == 1'd1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln100_reg_2439 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln99_8_reg_2613 == 1'd1)))) begin
        reg_606 <= filter_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln47_fu_685_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln47_1_reg_2162 <= select_ln47_1_fu_710_p3;
        select_ln49_1_reg_2185 <= select_ln49_1_fu_756_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sub_reg_2215 <= sub_fu_902_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln67_fu_985_p2 == 1'd0) & (icmp_ln64_fu_968_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        trunc_ln69_1_reg_2278 <= trunc_ln69_1_fu_990_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln67_reg_2274 == 1'd0) & (icmp_ln64_reg_2265 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        trunc_ln70_1_reg_2283 <= trunc_ln70_1_fu_994_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((regslice_both_strm_out_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state14))) begin
        y_3_reg_2298 <= y_3_fu_1012_p2;
    end
end

always @ (*) begin
    if ((icmp_ln47_fu_685_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln64_fu_968_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state8 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state8 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln86_reg_2340 == 1'd0)) begin
        ap_condition_pp2_exit_iter0_state18 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state18 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln80_fu_1022_p2 == 1'd0) & (regslice_both_strm_out_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state14))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln86_reg_2340 == 1'd1))) begin
        ap_phi_mux_kn_phi_fu_547_p4 = kn_9_reg_577;
    end else begin
        ap_phi_mux_kn_phi_fu_547_p4 = kn_reg_543;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln47_reg_2153 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_n_phi_fu_421_p4 = select_ln47_1_reg_2162;
    end else begin
        ap_phi_mux_n_phi_fu_421_p4 = n_reg_417;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln64_reg_2265 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_x_4_phi_fu_499_p4 = x_7_reg_507;
    end else begin
        ap_phi_mux_x_4_phi_fu_499_p4 = x_4_reg_496;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (icmp_ln86_reg_2340_pp2_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        ap_phi_mux_x_5_phi_fu_557_p4 = x_9_reg_565;
    end else begin
        ap_phi_mux_x_5_phi_fu_557_p4 = x_5_reg_554;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln47_reg_2153 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_y_1_phi_fu_443_p4 = select_ln49_1_reg_2185;
    end else begin
        ap_phi_mux_y_1_phi_fu_443_p4 = y_1_reg_439;
    end
end

always @ (*) begin
    if (((icmp_ln80_fu_1022_p2 == 1'd0) & (regslice_both_strm_out_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state14))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6) & (icmp_ln100_reg_2439_pp2_iter1_reg == 1'd1) & (icmp_ln105_reg_2632_pp2_iter1_reg == 1'd1) & (icmp_ln99_8_reg_2613_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        ap_sig_allocacmp_accum_V_load = accum_V_29_fu_1884_p3;
    end else if ((((1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6) & (icmp_ln100_reg_2439_pp2_iter1_reg == 1'd0) & (icmp_ln105_reg_2632_pp2_iter1_reg == 1'd1) & (icmp_ln99_8_reg_2613_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6) & (icmp_ln105_reg_2632_pp2_iter1_reg == 1'd0) & (icmp_ln99_8_reg_2613_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1)))) begin
        ap_sig_allocacmp_accum_V_load = accum_V_27_fu_1865_p3;
    end else begin
        ap_sig_allocacmp_accum_V_load = accum_V_fu_180;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        featureMap_V_address0 = zext_ln109_fu_1697_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
        featureMap_V_address0 = zext_ln215_15_fu_1661_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5))) begin
        featureMap_V_address0 = zext_ln215_11_fu_1632_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        featureMap_V_address0 = zext_ln215_7_fu_1499_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        featureMap_V_address0 = zext_ln215_3_fu_1374_p1;
    end else if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        featureMap_V_address0 = zext_ln70_fu_1002_p1;
    end else begin
        featureMap_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
            featureMap_V_address1 = zext_ln215_17_fu_1693_p1;
        end else if (((1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
            featureMap_V_address1 = zext_ln215_13_fu_1657_p1;
        end else if (((1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5))) begin
            featureMap_V_address1 = zext_ln215_9_fu_1624_p1;
        end else if (((1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
            featureMap_V_address1 = zext_ln215_5_fu_1495_p1;
        end else if (((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
            featureMap_V_address1 = zext_ln215_1_fu_1370_p1;
        end else begin
            featureMap_V_address1 = 'bx;
        end
    end else begin
        featureMap_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        featureMap_V_ce0 = 1'b1;
    end else begin
        featureMap_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)))) begin
        featureMap_V_ce1 = 1'b1;
    end else begin
        featureMap_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        featureMap_V_d0 = trunc_ln69_2_fu_1701_p1;
    end else if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        featureMap_V_d0 = trunc_ln69_1_reg_2278_pp1_iter3_reg;
    end else begin
        featureMap_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7) & (cmp103_reg_2313 == 1'd1) & (icmp_ln105_reg_2632 == 1'd1) & (icmp_ln99_8_reg_2613 == 1'd1) & (icmp_ln86_reg_2340 == 1'd1)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln67_reg_2274_pp1_iter3_reg == 1'd0) & (icmp_ln64_reg_2265_pp1_iter3_reg == 1'd0)))) begin
        featureMap_V_we0 = 1'b1;
    end else begin
        featureMap_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8) & (1'b1 == ap_CS_fsm_pp2_stage8))) begin
        filter_V_address0 = zext_ln215_16_fu_1730_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        filter_V_address0 = zext_ln215_14_fu_1689_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
        filter_V_address0 = zext_ln215_12_fu_1653_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5))) begin
        filter_V_address0 = zext_ln215_10_fu_1628_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        filter_V_address0 = zext_ln215_8_fu_1503_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        filter_V_address0 = zext_ln215_6_fu_1383_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        filter_V_address0 = zext_ln215_4_fu_1266_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        filter_V_address0 = zext_ln215_2_fu_1165_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        filter_V_address0 = zext_ln215_fu_1097_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filter_V_address0 = zext_ln54_4_fu_892_p1;
    end else begin
        filter_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        filter_V_ce0 = 1'b1;
    end else begin
        filter_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln52_reg_2211 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filter_V_we0 = 1'b1;
    end else begin
        filter_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1908_ce = 1'b1;
    end else begin
        grp_fu_1908_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)) | ((1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        grp_fu_1915_ce = 1'b1;
    end else begin
        grp_fu_1915_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)) | ((1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        grp_fu_1924_ce = 1'b1;
    end else begin
        grp_fu_1924_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)) | ((1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        grp_fu_1933_ce = 1'b1;
    end else begin
        grp_fu_1933_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)) | ((1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        grp_fu_1942_ce = 1'b1;
    end else begin
        grp_fu_1942_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)) | ((1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)))) begin
        grp_fu_1950_ce = 1'b1;
    end else begin
        grp_fu_1950_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)) | ((1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)))) begin
        grp_fu_1958_ce = 1'b1;
    end else begin
        grp_fu_1958_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)) | ((1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)))) begin
        grp_fu_1966_ce = 1'b1;
    end else begin
        grp_fu_1966_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)) | ((1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)))) begin
        grp_fu_1974_ce = 1'b1;
    end else begin
        grp_fu_1974_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)))) begin
        grp_fu_1982_ce = 1'b1;
    end else begin
        grp_fu_1982_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)))) begin
        grp_fu_1991_ce = 1'b1;
    end else begin
        grp_fu_1991_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)))) begin
        grp_fu_1999_ce = 1'b1;
    end else begin
        grp_fu_1999_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8)) | ((1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)))) begin
        grp_fu_2007_ce = 1'b1;
    end else begin
        grp_fu_2007_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8)) | ((1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)))) begin
        grp_fu_2016_ce = 1'b1;
    end else begin
        grp_fu_2016_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8)) | ((1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        grp_fu_2025_ce = 1'b1;
    end else begin
        grp_fu_2025_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8)) | ((1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        grp_fu_2034_ce = 1'b1;
    end else begin
        grp_fu_2034_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)) | ((1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        grp_fu_2043_ce = 1'b1;
    end else begin
        grp_fu_2043_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)) | ((1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        grp_fu_2052_ce = 1'b1;
    end else begin
        grp_fu_2052_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)) | ((1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)))) begin
        grp_fu_2061_ce = 1'b1;
    end else begin
        grp_fu_2061_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)) | ((1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)))) begin
        grp_fu_2070_ce = 1'b1;
    end else begin
        grp_fu_2070_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7) & (cmp103_reg_2313 == 1'd1) & (icmp_ln105_reg_2632 == 1'd1) & (icmp_ln99_8_reg_2613 == 1'd1) & (icmp_ln86_reg_2340 == 1'd1)) | ((icmp_ln67_fu_985_p2 == 1'd0) & (icmp_ln64_fu_968_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((or_ln52_reg_2211 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        strm_in_TDATA_blk_n = strm_in_TVALID_int_regslice;
    end else begin
        strm_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001) & (ap_predicate_op458_read_state23 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op171_read_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((or_ln52_reg_2211 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~((ap_start == 1'b0) | (strm_in_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        strm_in_TREADY_int_regslice = 1'b1;
    end else begin
        strm_in_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6) & (icmp_ln100_reg_2439_pp2_iter1_reg == 1'd1) & (icmp_ln105_reg_2632_pp2_iter1_reg == 1'd1) & (icmp_ln99_8_reg_2613_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7) & (icmp_ln100_reg_2439_pp2_iter1_reg == 1'd1) & (icmp_ln105_reg_2632_pp2_iter1_reg == 1'd1) & (icmp_ln99_8_reg_2613_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1)))) begin
        strm_out_TDATA_blk_n = strm_out_TREADY_int_regslice;
    end else begin
        strm_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage6_11001) & (ap_predicate_op546_write_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        strm_out_TVALID_int_regslice = 1'b1;
    end else begin
        strm_out_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (strm_in_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln47_fu_685_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln47_fu_685_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln61_fu_913_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln62_fu_956_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((icmp_ln64_fu_968_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) & ~((ap_enable_reg_pp1_iter4 == 1'b1) & (ap_enable_reg_pp1_iter3 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter4 == 1'b1) & (ap_enable_reg_pp1_iter3 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((icmp_ln64_fu_968_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state14 : begin
            if (((icmp_ln80_fu_1022_p2 == 1'd0) & (regslice_both_strm_out_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((icmp_ln80_fu_1022_p2 == 1'd1) & (regslice_both_strm_out_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln83_fu_1058_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((1'b0 == ap_block_pp2_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_pp2_stage2 : begin
            if ((~((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (icmp_ln86_reg_2340 == 1'd0)) & (1'b0 == ap_block_pp2_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (icmp_ln86_reg_2340 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end
        end
        ap_ST_fsm_pp2_stage3 : begin
            if ((1'b0 == ap_block_pp2_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end
        end
        ap_ST_fsm_pp2_stage4 : begin
            if ((1'b0 == ap_block_pp2_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end
        end
        ap_ST_fsm_pp2_stage5 : begin
            if ((1'b0 == ap_block_pp2_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage5;
            end
        end
        ap_ST_fsm_pp2_stage6 : begin
            if ((1'b0 == ap_block_pp2_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage6;
            end
        end
        ap_ST_fsm_pp2_stage7 : begin
            if ((~((ap_enable_reg_pp2_iter0 == 1'b0) & (1'b0 == ap_block_pp2_stage7_subdone) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter1 == 1'b1)) & (1'b0 == ap_block_pp2_stage7_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage8;
            end else if (((ap_enable_reg_pp2_iter0 == 1'b0) & (1'b0 == ap_block_pp2_stage7_subdone) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage7;
            end
        end
        ap_ST_fsm_pp2_stage8 : begin
            if ((1'b0 == ap_block_pp2_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage8;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accum_V_10_fu_1744_p3 = ((icmp_ln99_2_reg_2387[0:0] == 1'b1) ? accum_V_9_fu_1738_p3 : accum_V_7_reg_2744);

assign accum_V_12_fu_1761_p3 = ((and_ln101_2_fu_1757_p2[0:0] == 1'b1) ? grp_fu_2025_p3 : accum_V_10_reg_2766);

assign accum_V_13_fu_1767_p3 = ((icmp_ln99_3_reg_2408[0:0] == 1'b1) ? accum_V_12_fu_1761_p3 : accum_V_10_reg_2766);

assign accum_V_15_fu_1785_p3 = ((and_ln101_3_fu_1781_p2[0:0] == 1'b1) ? grp_fu_2034_p3 : accum_V_13_reg_2783);

assign accum_V_16_fu_1791_p3 = ((icmp_ln99_4_reg_2470[0:0] == 1'b1) ? accum_V_15_fu_1785_p3 : accum_V_13_reg_2783);

assign accum_V_18_fu_1808_p3 = ((and_ln101_4_fu_1804_p2[0:0] == 1'b1) ? grp_fu_2043_p3 : accum_V_16_reg_2800);

assign accum_V_19_fu_1814_p3 = ((icmp_ln99_5_reg_2491_pp2_iter1_reg[0:0] == 1'b1) ? accum_V_18_fu_1808_p3 : accum_V_16_reg_2800);

assign accum_V_21_fu_1832_p3 = ((and_ln101_5_fu_1828_p2[0:0] == 1'b1) ? grp_fu_2052_p3 : accum_V_19_reg_2817);

assign accum_V_22_fu_1838_p3 = ((icmp_ln99_6_reg_2540_pp2_iter1_reg[0:0] == 1'b1) ? accum_V_21_fu_1832_p3 : accum_V_19_reg_2817);

assign accum_V_24_fu_1848_p3 = ((and_ln101_6_fu_1844_p2[0:0] == 1'b1) ? grp_fu_2061_p3 : accum_V_22_reg_2834);

assign accum_V_25_fu_1854_p3 = ((icmp_ln99_7_reg_2561_pp2_iter1_reg[0:0] == 1'b1) ? accum_V_24_fu_1848_p3 : accum_V_22_reg_2834);

assign accum_V_27_fu_1865_p3 = ((icmp_ln100_reg_2439_pp2_iter1_reg[0:0] == 1'b1) ? grp_fu_2070_p3 : accum_V_25_reg_2841);

assign accum_V_29_fu_1884_p3 = ((and_ln113_fu_1879_p2[0:0] == 1'b1) ? 8'd0 : accum_V_27_fu_1865_p3);

assign accum_V_3_fu_1669_p3 = ((and_ln100_fu_1665_p2[0:0] == 1'b1) ? grp_fu_1982_p3 : accum_V_load_reg_2671);

assign accum_V_4_fu_1675_p3 = ((icmp_ln99_reg_2344[0:0] == 1'b1) ? accum_V_3_fu_1669_p3 : accum_V_load_reg_2671);

assign accum_V_6_fu_1710_p3 = ((and_ln101_fu_1706_p2[0:0] == 1'b1) ? grp_fu_2007_p3 : accum_V_4_reg_2712);

assign accum_V_7_fu_1716_p3 = ((icmp_ln99_1_reg_2365[0:0] == 1'b1) ? accum_V_6_fu_1710_p3 : accum_V_4_reg_2712);

assign accum_V_9_fu_1738_p3 = ((and_ln101_1_fu_1734_p2[0:0] == 1'b1) ? grp_fu_2016_p3 : accum_V_7_reg_2744);

assign add109_fu_1040_p2 = ($signed(trunc_ln80_fu_1027_p1) + $signed(2'd3));

assign add86_2_fu_1052_p2 = (trunc_ln80_fu_1027_p1 ^ 2'd2);

assign add_ln102_1_fu_1378_p2 = (trunc_ln36_reg_2430 + 18'd2);

assign add_ln102_fu_1260_p2 = (trunc_ln36_fu_1251_p1 + 18'd1);

assign add_ln126_fu_1610_p2 = (kn_8_fu_1525_p3 + 32'd1);

assign add_ln215_11_fu_1315_p2 = (tmp_12_cast_fu_1307_p3 + trunc_ln215_12_fu_1299_p1);

assign add_ln215_12_fu_1321_p2 = (add_ln215_11_fu_1315_p2 + 14'd4);

assign add_ln215_14_fu_1394_p2 = (tmp_14_cast_fu_1387_p3 + trunc_ln215_15_reg_2498);

assign add_ln215_15_fu_1399_p2 = (add_ln215_14_fu_1394_p2 + 14'd5);

assign add_ln215_17_fu_1432_p2 = (tmp_16_cast_fu_1424_p3 + trunc_ln215_18_fu_1416_p1);

assign add_ln215_18_fu_1438_p2 = (add_ln215_17_fu_1432_p2 + 14'd6);

assign add_ln215_20_fu_1514_p2 = (tmp_18_cast_fu_1507_p3 + trunc_ln215_21_reg_2568);

assign add_ln215_21_fu_1519_p2 = (add_ln215_20_fu_1514_p2 + 14'd7);

assign add_ln215_23_fu_1552_p2 = (tmp_20_cast_fu_1544_p3 + trunc_ln215_24_fu_1536_p1);

assign add_ln215_24_fu_1558_p2 = (add_ln215_23_fu_1552_p2 + 14'd8);

assign add_ln215_2_fu_1142_p2 = (tmp_6_cast_fu_1134_p3 + trunc_ln215_3_fu_1126_p1);

assign add_ln215_3_fu_1148_p2 = (add_ln215_2_fu_1142_p2 + 14'd1);

assign add_ln215_5_fu_1196_p2 = (tmp_8_cast_fu_1188_p3 + trunc_ln215_6_fu_1180_p1);

assign add_ln215_6_fu_1202_p2 = (add_ln215_5_fu_1196_p2 + 14'd2);

assign add_ln215_8_fu_1277_p2 = (tmp_10_cast_fu_1270_p3 + trunc_ln215_9_reg_2415);

assign add_ln215_9_fu_1282_p2 = (add_ln215_8_fu_1277_p2 + 14'd3);

assign add_ln215_fu_1091_p2 = (tmp_4_cast_fu_1083_p3 + trunc_ln215_fu_1075_p1);

assign add_ln47_1_fu_664_p2 = (indvar_flatten17_reg_406 + 36'd1);

assign add_ln47_fu_690_p2 = (ap_phi_mux_n_phi_fu_421_p4 + 32'd1);

assign add_ln49_1_fu_770_p2 = (indvar_flatten_reg_428 + 4'd1);

assign add_ln49_fu_736_p2 = (select_ln47_fu_702_p3 + 2'd1);

assign add_ln50_fu_764_p2 = (select_ln49_fu_748_p3 + 2'd1);

assign add_ln54_1_fu_886_p2 = (sub_ln54_1_fu_878_p2 + zext_ln54_3_fu_883_p1);

assign add_ln54_fu_816_p2 = ($signed(sext_ln47_fu_804_p1) + $signed(zext_ln54_2_fu_813_p1));

assign add_ln61_fu_907_p2 = (y_reg_461 + 2'd1);

assign add_ln64_fu_962_p2 = (n_1_reg_485 + 32'd1);

assign add_ln70_fu_998_p2 = ($signed(grp_fu_1908_p2) + $signed(trunc_ln70_1_reg_2283_pp1_iter2_reg));

assign and_ln100_fu_1665_p2 = (icmp_ln99_reg_2344 & icmp_ln100_reg_2439);

assign and_ln101_1_fu_1734_p2 = (icmp_ln99_2_reg_2387 & icmp_ln100_reg_2439);

assign and_ln101_2_fu_1757_p2 = (icmp_ln99_3_reg_2408 & icmp_ln100_reg_2439);

assign and_ln101_3_fu_1781_p2 = (icmp_ln99_4_reg_2470 & icmp_ln100_reg_2439);

assign and_ln101_4_fu_1804_p2 = (icmp_ln99_5_reg_2491_pp2_iter1_reg & icmp_ln100_reg_2439_pp2_iter1_reg);

assign and_ln101_5_fu_1828_p2 = (icmp_ln99_6_reg_2540_pp2_iter1_reg & icmp_ln100_reg_2439_pp2_iter1_reg);

assign and_ln101_6_fu_1844_p2 = (icmp_ln99_7_reg_2561_pp2_iter1_reg & icmp_ln100_reg_2439_pp2_iter1_reg);

assign and_ln101_fu_1706_p2 = (icmp_ln99_1_reg_2365 & icmp_ln100_reg_2439);

assign and_ln113_fu_1879_p1 = relu;

assign and_ln113_fu_1879_p2 = (tmp_2_fu_1871_p3 & and_ln113_fu_1879_p1);

assign and_ln47_fu_730_p2 = (xor_ln47_fu_718_p2 & icmp_ln50_fu_724_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp2_stage2 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp2_stage3 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp2_stage4 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp2_stage5 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp2_stage6 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp2_stage7 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp2_stage8 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((or_ln52_reg_2211 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (strm_in_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((or_ln52_reg_2211 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (strm_in_TVALID_int_regslice == 1'b0));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (ap_predicate_op171_read_state8 == 1'b1) & (strm_in_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((ap_enable_reg_pp1_iter0 == 1'b1) & (ap_predicate_op171_read_state8 == 1'b1) & (strm_in_TVALID_int_regslice == 1'b0));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage6_01001 = ((ap_predicate_op546_write_state31 == 1'b1) & (strm_out_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage6_11001 = ((ap_enable_reg_pp2_iter1 == 1'b1) & ((1'b1 == ap_block_state31_io) | ((ap_predicate_op546_write_state31 == 1'b1) & (strm_out_TREADY_int_regslice == 1'b0))));
end

always @ (*) begin
    ap_block_pp2_stage6_subdone = ((ap_enable_reg_pp2_iter1 == 1'b1) & ((1'b1 == ap_block_state31_io) | ((ap_predicate_op546_write_state31 == 1'b1) & (strm_out_TREADY_int_regslice == 1'b0))));
end

assign ap_block_pp2_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage7_11001 = (((ap_enable_reg_pp2_iter0 == 1'b1) & (strm_in_TVALID_int_regslice == 1'b0) & (ap_predicate_op458_read_state23 == 1'b1)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & ((1'b1 == ap_block_state32_io) | ((strm_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op548_write_state32 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp2_stage7_subdone = (((ap_enable_reg_pp2_iter0 == 1'b1) & (strm_in_TVALID_int_regslice == 1'b0) & (ap_predicate_op458_read_state23 == 1'b1)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & ((1'b1 == ap_block_state32_io) | ((strm_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op548_write_state32 == 1'b1)))));
end

assign ap_block_pp2_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage8_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (strm_in_TVALID_int_regslice == 1'b0));
end

assign ap_block_state10_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp2_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp2_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp2_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp2_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp2_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp2_stage6_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state23_pp2_stage7_iter0 = ((strm_in_TVALID_int_regslice == 1'b0) & (ap_predicate_op458_read_state23 == 1'b1));
end

assign ap_block_state24_pp2_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp2_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp2_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp2_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp2_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp2_stage5_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state31_io = ((ap_predicate_op546_write_state31 == 1'b1) & (strm_out_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state31_pp2_stage6_iter1 = ((ap_predicate_op546_write_state31 == 1'b1) & (strm_out_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state32_io = ((strm_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op548_write_state32 == 1'b1));
end

always @ (*) begin
    ap_block_state32_pp2_stage7_iter1 = ((strm_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op548_write_state32 == 1'b1));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = ((or_ln52_reg_2211 == 1'd0) & (strm_in_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state8_pp1_stage0_iter0 = ((ap_predicate_op171_read_state8 == 1'b1) & (strm_in_TVALID_int_regslice == 1'b0));
end

assign ap_block_state9_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1948 = ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4) & (icmp_ln86_reg_2340 == 1'd1));
end

always @ (*) begin
    ap_condition_2480 = ((1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5) & (icmp_ln99_3_reg_2408 == 1'd1));
end

always @ (*) begin
    ap_condition_2484 = ((1'b0 == ap_block_pp2_stage7_11001) & (icmp_ln99_6_reg_2540 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage7));
end

always @ (*) begin
    ap_condition_460 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_phi_reg_pp1_iter0_x_7_reg_507 = 'bx;

always @ (*) begin
    ap_predicate_op171_read_state8 = ((icmp_ln67_fu_985_p2 == 1'd0) & (icmp_ln64_fu_968_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op458_read_state23 = ((cmp103_reg_2313 == 1'd1) & (icmp_ln105_reg_2632 == 1'd1) & (icmp_ln99_8_reg_2613 == 1'd1) & (icmp_ln86_reg_2340 == 1'd1));
end

always @ (*) begin
    ap_predicate_op546_write_state31 = ((icmp_ln100_reg_2439_pp2_iter1_reg == 1'd1) & (icmp_ln105_reg_2632_pp2_iter1_reg == 1'd1) & (icmp_ln99_8_reg_2613_pp2_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op548_write_state32 = ((icmp_ln100_reg_2439_pp2_iter1_reg == 1'd1) & (icmp_ln105_reg_2632_pp2_iter1_reg == 1'd1) & (icmp_ln99_8_reg_2613_pp2_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bias_V_fu_632_p1 = strm_in_TDATA_int_regslice[3:0];

assign bound4_fu_652_p2 = (p_shl_fu_648_p1 + cast2_fu_636_p1);

assign cast2_fu_636_p1 = kernelN;

assign cmp103_fu_1035_p2 = (($signed(zext_ln80_fu_1031_p1) < $signed(sub102_reg_2251)) ? 1'b1 : 1'b0);

assign cmp34_not_mid113_fu_658_p2 = (($signed(kernelSize) < $signed(32'd1)) ? 1'b1 : 1'b0);

assign conv81_fu_943_p1 = $signed(outMapXSize_fu_933_p2);

assign conv_i45_fu_947_p1 = $signed(bias_V_reg_2128);

assign empty_14_fu_624_p1 = kernelSize[15:0];

assign empty_15_fu_628_p1 = mapSizeY[15:0];

assign empty_fu_620_p1 = mapSizeX[15:0];

assign filter_V_d0 = strm_in_TDATA_int_regslice[3:0];

assign grp_fu_1908_p0 = {{trunc_ln70_fu_973_p1}, {y_reg_461}};

assign grp_fu_1908_p1 = 18'd22;

assign grp_fu_1915_p0 = {{trunc_ln215_2_fu_1102_p1}, {trunc_ln80_reg_2306}};

assign grp_fu_1915_p1 = 18'd22;

assign grp_fu_1924_p0 = {{trunc_ln215_5_fu_1154_p1}, {trunc_ln80_reg_2306}};

assign grp_fu_1924_p1 = 18'd22;

assign grp_fu_1924_p2 = (trunc_ln36_fu_1251_p1 + 18'd1);

assign grp_fu_1933_p0 = {{trunc_ln215_8_fu_1208_p1}, {trunc_ln80_reg_2306}};

assign grp_fu_1933_p1 = 18'd22;

assign grp_fu_1933_p2 = (trunc_ln36_reg_2430 + 18'd2);

assign grp_fu_1942_p0 = {{trunc_ln215_11_fu_1240_p1}, {y_3_cast_reg_2322}};

assign grp_fu_1942_p1 = 18'd22;

assign grp_fu_1950_p0 = {{trunc_ln215_14_fu_1327_p1}, {y_3_cast_reg_2322}};

assign grp_fu_1950_p1 = 18'd22;

assign grp_fu_1958_p0 = {{trunc_ln215_17_fu_1359_p1}, {y_3_cast_reg_2322}};

assign grp_fu_1958_p1 = 18'd22;

assign grp_fu_1966_p0 = {{trunc_ln215_20_fu_1444_p1}, {add86_2_reg_2329}};

assign grp_fu_1966_p1 = 18'd22;

assign grp_fu_1974_p0 = {{trunc_ln215_23_fu_1476_p1}, {add86_2_reg_2329}};

assign grp_fu_1974_p1 = 18'd22;

assign grp_fu_1982_p2 = ((icmp_ln100_reg_2439[0:0] == 1'b1) ? conv_i45_reg_2246 : ap_sig_allocacmp_accum_V_load);

assign grp_fu_1991_p0 = {{trunc_ln215_26_fu_1564_p1}, {add86_2_reg_2329}};

assign grp_fu_1991_p1 = 18'd22;

assign grp_fu_1999_p0 = {{trunc_ln109_fu_1575_p1}, {add109_reg_2317}};

assign grp_fu_1999_p1 = 18'd22;

assign grp_fu_2007_p2 = ((icmp_ln99_reg_2344[0:0] == 1'b1) ? accum_V_3_fu_1669_p3 : accum_V_load_reg_2671);

assign grp_fu_2016_p2 = ((icmp_ln99_1_reg_2365[0:0] == 1'b1) ? accum_V_6_fu_1710_p3 : accum_V_4_reg_2712);

assign grp_fu_2025_p2 = ((icmp_ln99_2_reg_2387[0:0] == 1'b1) ? accum_V_9_fu_1738_p3 : accum_V_7_reg_2744);

assign grp_fu_2034_p2 = ((icmp_ln99_3_reg_2408[0:0] == 1'b1) ? accum_V_12_fu_1761_p3 : accum_V_10_reg_2766);

assign grp_fu_2043_p2 = ((icmp_ln99_4_reg_2470[0:0] == 1'b1) ? accum_V_15_fu_1785_p3 : accum_V_13_reg_2783);

assign grp_fu_2052_p2 = ((icmp_ln99_5_reg_2491_pp2_iter1_reg[0:0] == 1'b1) ? accum_V_18_fu_1808_p3 : accum_V_16_reg_2800);

assign grp_fu_2061_p2 = ((icmp_ln99_6_reg_2540_pp2_iter1_reg[0:0] == 1'b1) ? accum_V_21_fu_1832_p3 : accum_V_19_reg_2817);

assign grp_fu_2070_p2 = ((icmp_ln99_7_reg_2561_pp2_iter1_reg[0:0] == 1'b1) ? accum_V_24_fu_1848_p3 : accum_V_22_reg_2834);

assign icmp_ln100_fu_1255_p2 = (($signed(ap_phi_mux_x_5_phi_fu_557_p4) < $signed(conv81_reg_2241)) ? 1'b1 : 1'b0);

assign icmp_ln105_fu_1586_p2 = (($signed(x_5_reg_554) < $signed(mapSizeX)) ? 1'b1 : 1'b0);

assign icmp_ln122_fu_1591_p2 = (($signed(x_5_reg_554) < $signed(mapSizeX)) ? 1'b1 : 1'b0);

assign icmp_ln47_fu_685_p2 = ((indvar_flatten17_reg_406 == bound4_reg_2133) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_696_p2 = ((indvar_flatten_reg_428 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_724_p2 = ((x_1_reg_450 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln52_fu_854_p2 = (($signed(zext_ln50_fu_851_p1) < $signed(kernelSize)) ? 1'b1 : 1'b0);

assign icmp_ln61_fu_913_p2 = ((y_reg_461 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln62_fu_956_p2 = (($signed(x_reg_473) < $signed(32'd22)) ? 1'b1 : 1'b0);

assign icmp_ln64_fu_968_p2 = ((n_1_reg_485 == kernelN) ? 1'b1 : 1'b0);

assign icmp_ln67_fu_985_p2 = (($signed(ap_phi_mux_x_4_phi_fu_499_p4) > $signed(sub_reg_2215)) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_1022_p2 = (($signed(zext_ln80_1_fu_1018_p1) < $signed(outMapYSize_reg_2236)) ? 1'b1 : 1'b0);

assign icmp_ln83_fu_1058_p2 = (($signed(x_2_reg_531) < $signed(32'd22)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_1064_p2 = (($signed(ap_phi_mux_kn_phi_fu_547_p4) < $signed(32'd1536)) ? 1'b1 : 1'b0);

assign icmp_ln99_1_fu_1121_p2 = (($signed(kn_1_fu_1113_p3) < $signed(kernelN)) ? 1'b1 : 1'b0);

assign icmp_ln99_2_fu_1175_p2 = (($signed(kn_2_fu_1169_p3) < $signed(kernelN)) ? 1'b1 : 1'b0);

assign icmp_ln99_3_fu_1227_p2 = (($signed(kn_3_fu_1219_p3) < $signed(kernelN)) ? 1'b1 : 1'b0);

assign icmp_ln99_4_fu_1294_p2 = (($signed(kn_4_fu_1288_p3) < $signed(kernelN)) ? 1'b1 : 1'b0);

assign icmp_ln99_5_fu_1346_p2 = (($signed(kn_5_fu_1338_p3) < $signed(kernelN)) ? 1'b1 : 1'b0);

assign icmp_ln99_6_fu_1411_p2 = (($signed(kn_6_fu_1405_p3) < $signed(kernelN)) ? 1'b1 : 1'b0);

assign icmp_ln99_7_fu_1463_p2 = (($signed(kn_7_fu_1455_p3) < $signed(kernelN)) ? 1'b1 : 1'b0);

assign icmp_ln99_8_fu_1531_p2 = (($signed(kn_8_fu_1525_p3) < $signed(kernelN)) ? 1'b1 : 1'b0);

assign icmp_ln99_fu_1070_p2 = (($signed(ap_phi_mux_kn_phi_fu_547_p4) < $signed(kernelN)) ? 1'b1 : 1'b0);

assign kn_1_fu_1113_p3 = ((icmp_ln99_fu_1070_p2[0:0] == 1'b1) ? ap_phi_mux_kn_phi_fu_547_p4 : 32'd1536);

assign kn_2_fu_1169_p3 = ((icmp_ln99_1_reg_2365[0:0] == 1'b1) ? kn_1_reg_2360 : 32'd1536);

assign kn_3_fu_1219_p3 = ((icmp_ln99_2_fu_1175_p2[0:0] == 1'b1) ? kn_2_fu_1169_p3 : 32'd1536);

assign kn_4_fu_1288_p3 = ((icmp_ln99_3_reg_2408[0:0] == 1'b1) ? kn_3_reg_2403 : 32'd1536);

assign kn_5_fu_1338_p3 = ((icmp_ln99_4_fu_1294_p2[0:0] == 1'b1) ? kn_4_fu_1288_p3 : 32'd1536);

assign kn_6_fu_1405_p3 = ((icmp_ln99_5_reg_2491[0:0] == 1'b1) ? kn_5_reg_2486 : 32'd1536);

assign kn_7_fu_1455_p3 = ((icmp_ln99_6_fu_1411_p2[0:0] == 1'b1) ? kn_6_fu_1405_p3 : 32'd1536);

assign kn_8_fu_1525_p3 = ((icmp_ln99_7_reg_2561[0:0] == 1'b1) ? kn_7_reg_2556 : 32'd1536);

assign or_ln49_fu_742_p2 = (icmp_ln49_fu_696_p2 | and_ln47_fu_730_p2);

assign or_ln52_fu_865_p2 = (xor_ln52_fu_859_p2 | select_ln49_2_fu_844_p3);

assign outMapXSize_fu_933_p2 = (sub_ln78_fu_929_p2 + 16'd1);

assign outMapYSize_cast_fu_939_p1 = outMapYSize_fu_923_p2;

assign outMapYSize_fu_923_p2 = (sub_ln77_fu_919_p2 + 16'd1);

assign p_shl1_cast_fu_871_p3 = {{trunc_ln54_1_reg_2206}, {2'd0}};

assign p_shl_fu_648_p1 = tmp_fu_640_p3;

assign rev139_fu_679_p2 = (slt_fu_674_p2 ^ 1'd1);

assign rev141_fu_838_p2 = (slt140_fu_833_p2 ^ 1'd1);

assign select_ln47_1_fu_710_p3 = ((icmp_ln49_fu_696_p2[0:0] == 1'b1) ? add_ln47_fu_690_p2 : ap_phi_mux_n_phi_fu_421_p4);

assign select_ln47_2_fu_808_p3 = ((icmp_ln49_reg_2157[0:0] == 1'b1) ? cmp34_not_mid113_reg_2138 : rev139_reg_2148);

assign select_ln47_fu_702_p3 = ((icmp_ln49_fu_696_p2[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_y_1_phi_fu_443_p4);

assign select_ln49_1_fu_756_p3 = ((and_ln47_fu_730_p2[0:0] == 1'b1) ? add_ln49_fu_736_p2 : select_ln47_fu_702_p3);

assign select_ln49_2_fu_844_p3 = ((and_ln47_reg_2169[0:0] == 1'b1) ? rev141_fu_838_p2 : select_ln47_2_fu_808_p3);

assign select_ln49_3_fu_776_p3 = ((icmp_ln49_fu_696_p2[0:0] == 1'b1) ? 4'd1 : add_ln49_1_fu_770_p2);

assign select_ln49_fu_748_p3 = ((or_ln49_fu_742_p2[0:0] == 1'b1) ? 2'd0 : x_1_reg_450);

assign sext_ln47_fu_804_p1 = $signed(sub_ln54_fu_798_p2);

assign slt140_fu_833_p2 = (($signed(zext_ln49_1_fu_830_p1) < $signed(kernelSize)) ? 1'b1 : 1'b0);

assign slt_fu_674_p2 = (($signed(zext_ln49_fu_670_p1) < $signed(kernelSize)) ? 1'b1 : 1'b0);

assign strm_in_TREADY = regslice_both_strm_in_V_data_V_U_ack_in;

assign strm_out_TDATA_int_regslice = $signed(accum_V_29_fu_1884_p3);

assign strm_out_TVALID = regslice_both_strm_out_V_data_V_U_vld_out;

assign sub102_fu_950_p2 = ($signed(outMapYSize_cast_fu_939_p1) + $signed(17'd131071));

assign sub_fu_902_p2 = ($signed(mapSizeX) + $signed(32'd4294967295));

assign sub_ln54_1_fu_878_p2 = (p_shl1_cast_fu_871_p3 - trunc_ln54_reg_2201);

assign sub_ln54_fu_798_p2 = (zext_ln54_1_fu_794_p1 - zext_ln54_fu_784_p1);

assign sub_ln77_fu_919_p2 = (empty_15_reg_2123 - empty_14_reg_2117);

assign sub_ln78_fu_929_p2 = (empty_reg_2112 - empty_14_reg_2117);

assign tmp_10_cast_fu_1270_p3 = {{trunc_ln215_10_reg_2420}, {3'd0}};

assign tmp_12_cast_fu_1307_p3 = {{trunc_ln215_13_fu_1303_p1}, {3'd0}};

assign tmp_14_cast_fu_1387_p3 = {{trunc_ln215_16_reg_2503}, {3'd0}};

assign tmp_16_cast_fu_1424_p3 = {{trunc_ln215_19_fu_1420_p1}, {3'd0}};

assign tmp_18_cast_fu_1507_p3 = {{trunc_ln215_22_reg_2573}, {3'd0}};

assign tmp_1_fu_787_p3 = {{select_ln47_1_reg_2162}, {2'd0}};

assign tmp_20_cast_fu_1544_p3 = {{trunc_ln215_25_fu_1540_p1}, {3'd0}};

assign tmp_2_fu_1871_p3 = accum_V_27_fu_1865_p3[32'd7];

assign tmp_4_cast_fu_1083_p3 = {{trunc_ln215_1_fu_1079_p1}, {3'd0}};

assign tmp_6_cast_fu_1134_p3 = {{trunc_ln215_4_fu_1130_p1}, {3'd0}};

assign tmp_8_cast_fu_1188_p3 = {{trunc_ln215_7_fu_1184_p1}, {3'd0}};

assign tmp_fu_640_p3 = {{kernelN}, {3'd0}};

assign trunc_ln109_fu_1575_p1 = kn_8_fu_1525_p3[15:0];

assign trunc_ln215_10_fu_1236_p1 = kn_3_fu_1219_p3[10:0];

assign trunc_ln215_11_fu_1240_p1 = kn_3_fu_1219_p3[15:0];

assign trunc_ln215_12_fu_1299_p1 = kn_4_fu_1288_p3[13:0];

assign trunc_ln215_13_fu_1303_p1 = kn_4_fu_1288_p3[10:0];

assign trunc_ln215_14_fu_1327_p1 = kn_4_fu_1288_p3[15:0];

assign trunc_ln215_15_fu_1351_p1 = kn_5_fu_1338_p3[13:0];

assign trunc_ln215_16_fu_1355_p1 = kn_5_fu_1338_p3[10:0];

assign trunc_ln215_17_fu_1359_p1 = kn_5_fu_1338_p3[15:0];

assign trunc_ln215_18_fu_1416_p1 = kn_6_fu_1405_p3[13:0];

assign trunc_ln215_19_fu_1420_p1 = kn_6_fu_1405_p3[10:0];

assign trunc_ln215_1_fu_1079_p1 = ap_phi_mux_kn_phi_fu_547_p4[10:0];

assign trunc_ln215_20_fu_1444_p1 = kn_6_fu_1405_p3[15:0];

assign trunc_ln215_21_fu_1468_p1 = kn_7_fu_1455_p3[13:0];

assign trunc_ln215_22_fu_1472_p1 = kn_7_fu_1455_p3[10:0];

assign trunc_ln215_23_fu_1476_p1 = kn_7_fu_1455_p3[15:0];

assign trunc_ln215_24_fu_1536_p1 = kn_8_fu_1525_p3[13:0];

assign trunc_ln215_25_fu_1540_p1 = kn_8_fu_1525_p3[10:0];

assign trunc_ln215_26_fu_1564_p1 = kn_8_fu_1525_p3[15:0];

assign trunc_ln215_2_fu_1102_p1 = ap_phi_mux_kn_phi_fu_547_p4[15:0];

assign trunc_ln215_3_fu_1126_p1 = kn_1_fu_1113_p3[13:0];

assign trunc_ln215_4_fu_1130_p1 = kn_1_fu_1113_p3[10:0];

assign trunc_ln215_5_fu_1154_p1 = kn_1_fu_1113_p3[15:0];

assign trunc_ln215_6_fu_1180_p1 = kn_2_fu_1169_p3[13:0];

assign trunc_ln215_7_fu_1184_p1 = kn_2_fu_1169_p3[10:0];

assign trunc_ln215_8_fu_1208_p1 = kn_2_fu_1169_p3[15:0];

assign trunc_ln215_9_fu_1232_p1 = kn_3_fu_1219_p3[13:0];

assign trunc_ln215_fu_1075_p1 = ap_phi_mux_kn_phi_fu_547_p4[13:0];

assign trunc_ln36_fu_1251_p1 = ap_phi_mux_x_5_phi_fu_557_p4[17:0];

assign trunc_ln54_1_fu_826_p1 = add_ln54_fu_816_p2[11:0];

assign trunc_ln54_fu_822_p1 = add_ln54_fu_816_p2[13:0];

assign trunc_ln69_1_fu_990_p1 = strm_in_TDATA_int_regslice[3:0];

assign trunc_ln69_2_fu_1701_p1 = strm_in_TDATA_int_regslice[3:0];

assign trunc_ln70_1_fu_994_p1 = x_4_reg_496[17:0];

assign trunc_ln70_fu_973_p1 = n_1_reg_485[15:0];

assign trunc_ln80_fu_1027_p1 = y_2_reg_520[1:0];

assign x_3_fu_1006_p2 = (x_4_reg_496 + 32'd1);

assign x_6_fu_1902_p2 = (x_5_reg_554 + 32'd1);

assign x_8_fu_1602_p3 = ((xor_ln122_fu_1596_p2[0:0] == 1'b1) ? 32'd22 : x_5_reg_554);

assign xor_ln122_fu_1596_p2 = (icmp_ln122_fu_1591_p2 ^ 1'd1);

assign xor_ln47_fu_718_p2 = (icmp_ln49_fu_696_p2 ^ 1'd1);

assign xor_ln52_fu_859_p2 = (icmp_ln52_fu_854_p2 ^ 1'd1);

assign y_3_cast_fu_1046_p2 = (trunc_ln80_fu_1027_p1 + 2'd1);

assign y_3_fu_1012_p2 = (y_2_reg_520 + 15'd1);

assign zext_ln109_fu_1697_p1 = $unsigned(grp_fu_1999_p3);

assign zext_ln215_10_fu_1628_p1 = add_ln215_15_reg_2535;

assign zext_ln215_11_fu_1632_p1 = $unsigned(grp_fu_1958_p3);

assign zext_ln215_12_fu_1653_p1 = add_ln215_18_reg_2546;

assign zext_ln215_13_fu_1657_p1 = $unsigned(grp_fu_1966_p3);

assign zext_ln215_14_fu_1689_p1 = add_ln215_21_reg_2608;

assign zext_ln215_15_fu_1661_p1 = $unsigned(grp_fu_1974_p3);

assign zext_ln215_16_fu_1730_p1 = add_ln215_24_reg_2617;

assign zext_ln215_17_fu_1693_p1 = $unsigned(grp_fu_1991_p3);

assign zext_ln215_1_fu_1370_p1 = $unsigned(grp_fu_1915_p3);

assign zext_ln215_2_fu_1165_p1 = add_ln215_3_reg_2372;

assign zext_ln215_3_fu_1374_p1 = $unsigned(grp_fu_1924_p3);

assign zext_ln215_4_fu_1266_p1 = add_ln215_6_reg_2393;

assign zext_ln215_5_fu_1495_p1 = $unsigned(grp_fu_1933_p3);

assign zext_ln215_6_fu_1383_p1 = add_ln215_9_reg_2465;

assign zext_ln215_7_fu_1499_p1 = $unsigned(grp_fu_1942_p3);

assign zext_ln215_8_fu_1503_p1 = add_ln215_12_reg_2476;

assign zext_ln215_9_fu_1624_p1 = $unsigned(grp_fu_1950_p3);

assign zext_ln215_fu_1097_p1 = add_ln215_fu_1091_p2;

assign zext_ln49_1_fu_830_p1 = add_ln49_reg_2174;

assign zext_ln49_fu_670_p1 = ap_phi_mux_y_1_phi_fu_443_p4;

assign zext_ln50_fu_851_p1 = select_ln49_reg_2179;

assign zext_ln54_1_fu_794_p1 = tmp_1_fu_787_p3;

assign zext_ln54_2_fu_813_p1 = select_ln49_1_reg_2185;

assign zext_ln54_3_fu_883_p1 = select_ln49_reg_2179_pp0_iter1_reg;

assign zext_ln54_4_fu_892_p1 = add_ln54_1_fu_886_p2;

assign zext_ln54_fu_784_p1 = select_ln47_1_reg_2162;

assign zext_ln70_fu_1002_p1 = add_ln70_reg_2288;

assign zext_ln80_1_fu_1018_p1 = y_2_reg_520;

assign zext_ln80_fu_1031_p1 = y_2_reg_520;

endmodule //depthwise
