<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>vispBCM</title></head>
<body>
<h1><a name="vispBCM">"vispBCM"</a>
        </h1>
<p><a HREF="#oneReg">INTERFACE: oneReg</a></p>
<p><a HREF="#BCM_REG">INTERFACE: BCM_REG</a></p>
<p><a HREF="#OCCURENCE">INTERFACE: OCCURENCE</a></p>
<p><a HREF="#VISPBCM">INTERFACE: VISPBCM</a></p>
<p><a HREF="#VISP_BCMQMap">INTERFACE: VISP_BCMQMap</a></p>
<p><a NAME="oneReg"> 
<a HREF="#vispBCM">oneReg</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>oneReg</p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="oneReg_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p>0x00000000</p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>One 32 bit entry for the BCM queue</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<p><a NAME="BCM_REG"> 
<a HREF="#vispBCM">BCM_REG</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BCM_REG</p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BCM_REG_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#oneReg">$oneReg</a></p>
</td>
<td><p><a NAME="BCM_REG_dummy">dummy</a></p>
</td>
<td><p>REG</p>
</td>
<td><p>[64]</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<p><a NAME="OCCURENCE"> 
<a HREF="#vispBCM">OCCURENCE</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>OCCURENCE</p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="OCCURENCE_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(WOC-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [7:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="OCCURENCE_AUTO_PUSH_CNT">AUTO_PUSH_CNT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>One 8 bit counter value for the BCM queue</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:8]</p>
</td>
<td><p>%%</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="OCCURENCE_RSVDx0_b8"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<p><a NAME="VISPBCM"> 
<a HREF="#vispBCM">VISPBCM</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>VISPBCM</p>
</td>
<td><p>biu</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="VISPBCM_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#BCM_REG">$BCM_REG</a></p>
</td>
<td><p><a NAME="VISPBCM_cfgReg">cfgReg</a></p>
</td>
<td><p>MEM</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00100</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q0">BCM_Q0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q0_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>This mux defines the mapping between the interrupt and the BCM queue #0.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:6]</p>
</td>
<td><p>%%</p>
</td>
<td><p>26</p>
</td>
<td><p><a NAME="VISPBCM_RSVDx100_b6"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00104</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q1">BCM_Q1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q1_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>This mux defines the mapping between the interrupt and the BCM queue #1.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:6]</p>
</td>
<td><p>%%</p>
</td>
<td><p>26</p>
</td>
<td><p><a NAME="VISPBCM_RSVDx104_b6"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00108</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q2">BCM_Q2</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q2_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>This mux defines the mapping between the interrupt and the BCM queue #2.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:6]</p>
</td>
<td><p>%%</p>
</td>
<td><p>26</p>
</td>
<td><p><a NAME="VISPBCM_RSVDx108_b6"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0010C</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q3">BCM_Q3</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q3_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>This mux defines the mapping between the interrupt and the BCM queue #3.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:6]</p>
</td>
<td><p>%%</p>
</td>
<td><p>26</p>
</td>
<td><p><a NAME="VISPBCM_RSVDx10C_b6"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00110</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q4">BCM_Q4</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q4_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>This mux defines the mapping between the interrupt and the BCM queue #4.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:6]</p>
</td>
<td><p>%%</p>
</td>
<td><p>26</p>
</td>
<td><p><a NAME="VISPBCM_RSVDx110_b6"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00114</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q5">BCM_Q5</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q5_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>This mux defines the mapping between the interrupt and the BCM queue #5.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:6]</p>
</td>
<td><p>%%</p>
</td>
<td><p>26</p>
</td>
<td><p><a NAME="VISPBCM_RSVDx114_b6"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00118</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q6">BCM_Q6</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q6_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>This mux defines the mapping between the interrupt and the BCM queue #6.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:6]</p>
</td>
<td><p>%%</p>
</td>
<td><p>26</p>
</td>
<td><p><a NAME="VISPBCM_RSVDx118_b6"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0011C</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q7">BCM_Q7</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q7_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>This mux defines the mapping between the interrupt and the BCM queue #7.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:6]</p>
</td>
<td><p>%%</p>
</td>
<td><p>26</p>
</td>
<td><p><a NAME="VISPBCM_RSVDx11C_b6"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00120</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q8">BCM_Q8</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q8_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>This mux defines the mapping between the interrupt and the BCM queue #8.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:6]</p>
</td>
<td><p>%%</p>
</td>
<td><p>26</p>
</td>
<td><p><a NAME="VISPBCM_RSVDx120_b6"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00124</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q9">BCM_Q9</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q9_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>This mux defines the mapping between the interrupt and the BCM queue #9.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:6]</p>
</td>
<td><p>%%</p>
</td>
<td><p>26</p>
</td>
<td><p><a NAME="VISPBCM_RSVDx124_b6"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00128</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q10">BCM_Q10</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q10_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>This mux defines the mapping between the interrupt and the BCM queue #10.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:6]</p>
</td>
<td><p>%%</p>
</td>
<td><p>26</p>
</td>
<td><p><a NAME="VISPBCM_RSVDx128_b6"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0012C</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q11">BCM_Q11</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q11_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>This mux defines the mapping between the interrupt and the BCM queue #11.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:6]</p>
</td>
<td><p>%%</p>
</td>
<td><p>26</p>
</td>
<td><p><a NAME="VISPBCM_RSVDx12C_b6"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00130</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q14">BCM_Q14</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q14_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>This mux defines the mapping between the interrupt and the BCM queue #14.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:6]</p>
</td>
<td><p>%%</p>
</td>
<td><p>26</p>
</td>
<td><p><a NAME="VISPBCM_RSVDx130_b6"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00134</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q15">BCM_Q15</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q15_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>This mux defines the mapping between the interrupt and the BCM queue #15.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:6]</p>
</td>
<td><p>%%</p>
</td>
<td><p>26</p>
</td>
<td><p><a NAME="VISPBCM_RSVDx134_b6"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00138</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q16">BCM_Q16</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q16_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>This mux defines the mapping between the interrupt and the BCM queue #16.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:6]</p>
</td>
<td><p>%%</p>
</td>
<td><p>26</p>
</td>
<td><p><a NAME="VISPBCM_RSVDx138_b6"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0013C</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q17">BCM_Q17</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q17_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>This mux defines the mapping between the interrupt and the BCM queue #17.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:6]</p>
</td>
<td><p>%%</p>
</td>
<td><p>26</p>
</td>
<td><p><a NAME="VISPBCM_RSVDx13C_b6"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00140</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q18">BCM_Q18</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="VISPBCM_BCM_Q18_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>This mux defines the mapping between the interrupt and the BCM queue #18.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:6]</p>
</td>
<td><p>%%</p>
</td>
<td><p>26</p>
</td>
<td><p><a NAME="VISPBCM_RSVDx140_b6"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00144</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS">BCM_FULL_STS</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_Q0">Q0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_Q1">Q1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_Q2">Q2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_Q3">Q3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_Q4">Q4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_Q5">Q5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [6:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_Q6">Q6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [7:7]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_Q7">Q7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [8:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_Q8">Q8</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [9:9]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_Q9">Q9</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [10:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_Q10">Q10</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_Q11">Q11</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [12:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_Q12">Q12</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [13:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_Q13">Q13</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [14:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_Q14">Q14</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_Q15">Q15</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [16:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_Q16">Q16</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:17]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_Q17">Q17</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [18:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_Q18">Q18</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [19:19]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_Q31">Q31</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>This bit indicates the full status of each queue. One bit is assigned per queue. SW should poll this queue before programming the queue. If the queue is full and SW programs the queue, data will be lost.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:20]</p>
</td>
<td><p>%%</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="VISPBCM_RSVDx144_b20"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00148</p>
</td>
<td><p><a NAME="VISPBCM_BCM_EMP_STS">BCM_EMP_STS</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_EMP_STS_Q0">Q0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_EMP_STS_Q1">Q1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_EMP_STS_Q2">Q2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_EMP_STS_Q3">Q3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_EMP_STS_Q4">Q4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_EMP_STS_Q5">Q5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [6:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_EMP_STS_Q6">Q6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [7:7]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_EMP_STS_Q7">Q7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [8:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_EMP_STS_Q8">Q8</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [9:9]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_EMP_STS_Q9">Q9</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [10:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_EMP_STS_Q10">Q10</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_EMP_STS_Q11">Q11</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [12:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_EMP_STS_Q12">Q12</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [13:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_EMP_STS_Q13">Q13</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [14:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_EMP_STS_Q14">Q14</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_EMP_STS_Q15">Q15</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [16:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_EMP_STS_Q16">Q16</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:17]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_EMP_STS_Q17">Q17</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [18:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_EMP_STS_Q18">Q18</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [19:19]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_EMP_STS_Q31">Q31</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>This bit indicates the empty status of each queue.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:20]</p>
</td>
<td><p>%%</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="VISPBCM_RSVDx148_b20"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0014C</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FLUSH">BCM_FLUSH</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FLUSH_Q0">Q0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FLUSH_Q1">Q1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FLUSH_Q2">Q2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FLUSH_Q3">Q3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FLUSH_Q4">Q4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FLUSH_Q5">Q5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [6:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FLUSH_Q6">Q6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [7:7]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FLUSH_Q7">Q7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [8:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FLUSH_Q8">Q8</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [9:9]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FLUSH_Q9">Q9</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [10:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FLUSH_Q10">Q10</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FLUSH_Q11">Q11</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [12:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FLUSH_Q12">Q12</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [13:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FLUSH_Q13">Q13</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [14:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FLUSH_Q14">Q14</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FLUSH_Q15">Q15</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [16:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FLUSH_Q16">Q16</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:17]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FLUSH_Q17">Q17</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [18:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FLUSH_Q18">Q18</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [19:19]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FLUSH_Q31">Q31</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>This bit is used to clear each queue. 
1: queue is cleared 
0: queue is not cleared, normal operation.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:20]</p>
</td>
<td><p>%%</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="VISPBCM_RSVDx14C_b20"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00150</p>
</td>
<td><p><a NAME="VISPBCM_BCM_AUTOPUSH_CNT">BCM_AUTOPUSH_CNT</a></p>
</td>
<td COLSPAN="5"><p>(WOC-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="VISPBCM_BCM_AUTOPUSH_CNT_OCCURENCE">OCCURENCE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00154</p>
</td>
<td><p><a NAME="VISPBCM_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#OCCURENCE">$OCCURENCE</a></p>
</td>
<td><p><a NAME="VISPBCM_Q0">Q0</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00158</p>
</td>
<td><p><a NAME="VISPBCM_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#OCCURENCE">$OCCURENCE</a></p>
</td>
<td><p><a NAME="VISPBCM_Q1">Q1</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0015C</p>
</td>
<td><p><a NAME="VISPBCM_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#OCCURENCE">$OCCURENCE</a></p>
</td>
<td><p><a NAME="VISPBCM_Q2">Q2</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00160</p>
</td>
<td><p><a NAME="VISPBCM_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#OCCURENCE">$OCCURENCE</a></p>
</td>
<td><p><a NAME="VISPBCM_Q3">Q3</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00164</p>
</td>
<td><p><a NAME="VISPBCM_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#OCCURENCE">$OCCURENCE</a></p>
</td>
<td><p><a NAME="VISPBCM_Q4">Q4</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00168</p>
</td>
<td><p><a NAME="VISPBCM_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#OCCURENCE">$OCCURENCE</a></p>
</td>
<td><p><a NAME="VISPBCM_Q5">Q5</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0016C</p>
</td>
<td><p><a NAME="VISPBCM_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#OCCURENCE">$OCCURENCE</a></p>
</td>
<td><p><a NAME="VISPBCM_Q6">Q6</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00170</p>
</td>
<td><p><a NAME="VISPBCM_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#OCCURENCE">$OCCURENCE</a></p>
</td>
<td><p><a NAME="VISPBCM_Q7">Q7</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00174</p>
</td>
<td><p><a NAME="VISPBCM_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#OCCURENCE">$OCCURENCE</a></p>
</td>
<td><p><a NAME="VISPBCM_Q8">Q8</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00178</p>
</td>
<td><p><a NAME="VISPBCM_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#OCCURENCE">$OCCURENCE</a></p>
</td>
<td><p><a NAME="VISPBCM_Q9">Q9</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0017C</p>
</td>
<td><p><a NAME="VISPBCM_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#OCCURENCE">$OCCURENCE</a></p>
</td>
<td><p><a NAME="VISPBCM_Q10">Q10</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00180</p>
</td>
<td><p><a NAME="VISPBCM_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#OCCURENCE">$OCCURENCE</a></p>
</td>
<td><p><a NAME="VISPBCM_Q11">Q11</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00184</p>
</td>
<td><p><a NAME="VISPBCM_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#OCCURENCE">$OCCURENCE</a></p>
</td>
<td><p><a NAME="VISPBCM_Q14">Q14</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00188</p>
</td>
<td><p><a NAME="VISPBCM_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#OCCURENCE">$OCCURENCE</a></p>
</td>
<td><p><a NAME="VISPBCM_Q15">Q15</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0018C</p>
</td>
<td><p><a NAME="VISPBCM_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#OCCURENCE">$OCCURENCE</a></p>
</td>
<td><p><a NAME="VISPBCM_Q16">Q16</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00190</p>
</td>
<td><p><a NAME="VISPBCM_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#OCCURENCE">$OCCURENCE</a></p>
</td>
<td><p><a NAME="VISPBCM_Q17">Q17</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00194</p>
</td>
<td><p><a NAME="VISPBCM_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#OCCURENCE">$OCCURENCE</a></p>
</td>
<td><p><a NAME="VISPBCM_Q18">Q18</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>This register records number of occurences of BCM AUTOPUSH event</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00198</p>
</td>
<td><p><a NAME="VISPBCM_BCM_AUTOPUSH">BCM_AUTOPUSH</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_AUTOPUSH_Q0">Q0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_AUTOPUSH_Q1">Q1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_AUTOPUSH_Q2">Q2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_AUTOPUSH_Q3">Q3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_AUTOPUSH_Q4">Q4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_AUTOPUSH_Q5">Q5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [6:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_AUTOPUSH_Q6">Q6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [7:7]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_AUTOPUSH_Q7">Q7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [8:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_AUTOPUSH_Q8">Q8</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [9:9]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_AUTOPUSH_Q9">Q9</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [10:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_AUTOPUSH_Q10">Q10</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_AUTOPUSH_Q11">Q11</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [12:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_AUTOPUSH_Q12">Q12</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [13:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_AUTOPUSH_Q13">Q13</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [14:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_AUTOPUSH_Q14">Q14</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_AUTOPUSH_Q15">Q15</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [16:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_AUTOPUSH_Q16">Q16</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:17]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_AUTOPUSH_Q17">Q17</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [18:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_AUTOPUSH_Q18">Q18</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>When this bit is set to 1 for a Q and corresponding Q is empty when interrupt event for the Q occurs, BCM automatically pushes last command in that particular Q</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:19]</p>
</td>
<td><p>%%</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="VISPBCM_RSVDx198_b19"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0019C</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_STICKY">BCM_FULL_STS_STICKY</a></p>
</td>
<td COLSPAN="5"><p>(WOC-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_STICKY_Q0">Q0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_STICKY_Q1">Q1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_STICKY_Q2">Q2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_STICKY_Q3">Q3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_STICKY_Q4">Q4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_STICKY_Q5">Q5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [6:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_STICKY_Q6">Q6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [7:7]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_STICKY_Q7">Q7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [8:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_STICKY_Q8">Q8</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [9:9]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_STICKY_Q9">Q9</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [10:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_STICKY_Q10">Q10</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_STICKY_Q11">Q11</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [12:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_STICKY_Q12">Q12</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [13:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_STICKY_Q13">Q13</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [14:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_STICKY_Q14">Q14</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_STICKY_Q15">Q15</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [16:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_STICKY_Q16">Q16</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:17]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_STICKY_Q17">Q17</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [18:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_FULL_STS_STICKY_Q18">Q18</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: indicates full happened since last clear 
0: full didn't happen since last clear 
Software shall write 1 to clear a particular bit.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:19]</p>
</td>
<td><p>%%</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="VISPBCM_RSVDx19C_b19"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x001A0</p>
</td>
<td><p><a NAME="VISPBCM_BCM_ERROR">BCM_ERROR</a></p>
</td>
<td COLSPAN="5"><p>(WOC-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VISPBCM_BCM_ERROR_err">err</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Indicates that BCM Engine received a {address, data} pair over data channel interface of dHub's BCM channel, where address points to a register that is inaccessible by BCM Engine. 
This is a sticky status, and SW need to write 0x1 to clear this bit.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:1]</p>
</td>
<td><p>%%</p>
</td>
<td><p>31</p>
</td>
<td><p><a NAME="VISPBCM_RSVDx1A0_b1"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x001A4</p>
</td>
<td><p><a NAME="VISPBCM_BCM_LOG_ADDR">BCM_LOG_ADDR</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="VISPBCM_BCM_LOG_ADDR_addr">addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>The value of address which is inaccessible by BCM engine. It logs the address value for the most recent error transaction.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x001A8</p>
</td>
<td><p><a NAME="VISPBCM_BCM_ERROR_DATA">BCM_ERROR_DATA</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="VISPBCM_BCM_ERROR_DATA_data">data</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>The value of data in {address, data} pair where address is inaccessible by BCM engine. It logs the data value for the most recent error transaction.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [671:0]</p>
</td>
<td><p>%%</p>
</td>
<td><p>672</p>
</td>
<td><p><a NAME="VISPBCM_RSVDx1AC"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<p><a NAME="VISP_BCMQMap"> 
<a HREF="#vispBCM">VISP_BCMQMap</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>VISP_BCMQMap</p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="VISP_BCMQMap_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="VISP_BCMQMap_VISP">VISP</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>VISP BCMQ Event List</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event0</p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CSI-RX1 IPI0 Write (2ND) channel DHUB completion interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event1</p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CSI-RX1 IPI1 Write (2ND) channel DHUB completion interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event2</p>
</td>
<td><p>0x2</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CSI-RX1 IPI2 Write (2ND) channel DHUB completion interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event3</p>
</td>
<td><p>0x3</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CSI-RX1 IPI3 Write (2ND) channel DHUB completion interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event4</p>
</td>
<td><p>0x4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CSI-RX2 Y Write (4ND) channel DHUB completion interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event5</p>
</td>
<td><p>0x5</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CSI-RX2_C Write (4ND) channel DHUB completion interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event6</p>
</td>
<td><p>0x6</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CSI-RX1 Selection of (IPI0,IPI1,IPI2,IPI3) Embedded Data Write (1ND) channel DHUB completion interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event7</p>
</td>
<td><p>0x7</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CSI-RX2 IPI Embedded Data Write (1ND) channel DHUB completion interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event8</p>
</td>
<td><p>0x8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>BCM read (1D) channel DHUB completion interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event9</p>
</td>
<td><p>0x9</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>csirx1_irq:CSI2-RX1 Interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event10</p>
</td>
<td><p>0xA</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>isplite_mi_irq:ISPPICO Memory interface interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event11</p>
</td>
<td><p>0xB</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>isplite_irq:ISPPICO Interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event12</p>
</td>
<td><p>0xC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>eof_pl_to_cpu_captch0:1Shot/1inNthShot RX1-IPI0 video capture Interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event13</p>
</td>
<td><p>0xD</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>eof_pl_to_cpu_captch1:1Shot/1inNthShot RX1-IPI1 video capture Interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event14</p>
</td>
<td><p>0xE</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>eof_pl_to_cpu_captch2:1Shot/1inNthShot RX1-IPI2 video capture Interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event15</p>
</td>
<td><p>0xF</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>eof_pl_to_cpu_captch3:1Shot/1inNthShot RX1-IPI3 video capture Interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event16</p>
</td>
<td><p>0x10</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>video_mute_intr_sync:CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event17</p>
</td>
<td><p>0x11</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>visp_bcmInvalidReq:BCM Invalid request Interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event18</p>
</td>
<td><p>0x12</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>csiRx1_ipi0_end_frame: CSIRX1 IPI0 End of Frame Indication Flag</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event19</p>
</td>
<td><p>0x13</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>csiRx1_ipi1_end_frame: CSIRX1 IPI1 End of Frame Indication Flag</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event20</p>
</td>
<td><p>0x14</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>csiRx1_ipi2_end_frame: CSIRX1 IPI2 End of Frame Indication Flag</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event21</p>
</td>
<td><p>0x15</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>csiRx1_ipi3_end_frame: CSIRX1 IPI3 End of Frame Indication Flag</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event22</p>
</td>
<td><p>0x16</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>eof_pl_to_bcmq_captch0: 1Shot/1inNthShot RX1-IPI0 video capture Interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event23</p>
</td>
<td><p>0x17</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>eof_pl_to_bcmq_captch1: 1Shot/1inNthShot RX1-IPI1 video capture Interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event24</p>
</td>
<td><p>0x18</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>eof_pl_to_bcmq_captch2: 1Shot/1inNthShot RX1-IPI2 video capture Interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event25</p>
</td>
<td><p>0x19</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>eof_pl_to_bcmq_captch3: 1Shot/1inNthShot RX1-IPI3 video capture Interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event26</p>
</td>
<td><p>0x1A</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>eof_pl_ISPLITE_to_cpu: ISP Lite End of Operation Flag interrupt.</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event27</p>
</td>
<td><p>0x1B</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>eof_pl_ISPL_StreamOut: ISPLITE Streaming output End of Frame Pulse</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event28</p>
</td>
<td><p>0x1C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>csirx2_irq : CSIRX2 Interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event29</p>
</td>
<td><p>0x1D</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>ispfull_mi_irq: ISP8000UL memory interface block interrupt signal.</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event30</p>
</td>
<td><p>0x1E</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>ispfull_fe_irq: ISP8000UL fast register access Interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event31</p>
</td>
<td><p>0x1F</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>ispfull_irq : ISP8000UL module interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event32</p>
</td>
<td><p>0x20</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>dwp_dwe_int:DW100 Interrupt for the dewarp engine</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event33</p>
</td>
<td><p>0x21</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>dwp_fe_int:DW100 Interrupt for fast register configuration</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event34</p>
</td>
<td><p>0x22</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>venc_irq_out:Interrupt from Video Encoder</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event35</p>
</td>
<td><p>0x23</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>video_mute_intr:CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event36</p>
</td>
<td><p>0x24</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>eof_pl_to_cpu_captch:1Shot/1inNthShot IPI0 video Shot capture interrupt to CPU</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event37</p>
</td>
<td><p>0x25</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>eof_pl_to_bcmq_captch:1Shot/1inNthShot IPI0 video Shot capture interrupt to bcmQ</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event38</p>
</td>
<td><p>0x26</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>eof_pl_ISPF_StreamOut: ISPFULL Streaming output End of Frame Pulse</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>event39</p>
</td>
<td><p>0x27</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>csiRx2_ipi_end_frame: CSIRX2 IPI End of Frame Indication flag.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:6]</p>
</td>
<td><p>%%</p>
</td>
<td><p>26</p>
</td>
<td><p><a NAME="VISP_BCMQMap_RSVDx0_b6"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
</body></html>