#FORMAT=WebAnno TSV 3.2
#T_SP=webanno.custom.Diy_coref|
#T_RL=webanno.custom.Diy_coref_re|BT_webanno.custom.Diy_coref


#Text=[0059] As seen in FIG. 6, this adjustment (displacement of the bias level 91, 95, 96) causes a shift in the load line 88, 92, 93 (which tends to become parallel to the abscissa) when the number of activated amplifiers is decreased.
1-1	0-1	[	_	_	
1-2	1-5	0059	_	_	
1-3	5-6	]	_	_	
1-4	7-9	As	_	_	
1-5	10-14	seen	_	_	
1-6	15-17	in	_	_	
1-7	18-21	FIG	_	_	
1-8	21-22	.	_	_	
1-9	23-24	6	_	_	
1-10	24-25	,	_	_	
1-11	26-30	this	_	_	
1-12	31-41	adjustment	_	_	
1-13	42-43	(	_	_	
1-14	43-55	displacement	_	_	
1-15	56-58	of	_	_	
1-16	59-62	the	_	_	
1-17	63-67	bias	_	_	
1-18	68-73	level	_	_	
1-19	74-76	91	_	_	
1-20	76-77	,	_	_	
1-21	78-80	95	_	_	
1-22	80-81	,	_	_	
1-23	82-84	96	_	_	
1-24	84-85	)	_	_	
1-25	86-92	causes	_	_	
1-26	93-94	a	_	_	
1-27	95-100	shift	_	_	
1-28	101-103	in	_	_	
1-29	104-107	the	_	_	
1-30	108-112	load	_	_	
1-31	113-117	line	_	_	
1-32	118-120	88	_	_	
1-33	120-121	,	_	_	
1-34	122-124	92	_	_	
1-35	124-125	,	_	_	
1-36	126-128	93	_	_	
1-37	129-130	(	_	_	
1-38	130-135	which	_	_	
1-39	136-141	tends	_	_	
1-40	142-144	to	_	_	
1-41	145-151	become	_	_	
1-42	152-160	parallel	_	_	
1-43	161-163	to	_	_	
1-44	164-167	the	_	_	
1-45	168-176	abscissa	_	_	
1-46	176-177	)	_	_	
1-47	178-182	when	_	_	
1-48	183-186	the	_	_	
1-49	187-193	number	_	_	
1-50	194-196	of	_	_	
1-51	197-206	activated	_	_	
1-52	207-217	amplifiers	_	_	
1-53	218-220	is	_	_	
1-54	221-230	decreased	_	_	
1-55	230-231	.	_	_	

#Text=This action leads to an increase in the load impedance.
#Text=[0060] The adjustment of the bias level may be carried out simply by controlling the gate bias voltage of transistors 22a so as to reduce the drain bias current when the number of activated amplifiers is reduced, the drain bias voltage being constant and equal to the rated drain voltage Vd.
#Text=[0061] However, with this solution, the increase in gain and therefore, the decrease in power handling capability, cannot be compensated for.
#Text=[0062] Preferably, both solutions are combined, for example by means of two drain current levels, whereby the complexity of control circuit 52 and the impedance of the load line are reduced (by half).
#Text=[0063] The curves shown in FIGS. 7 and 8 illustrate the operation of the device according to the present invention and enable its performance to be appreciated as a function of input power P.sub.E.
2-1	232-236	This	_	_	
2-2	237-243	action	_	_	
2-3	244-249	leads	_	_	
2-4	250-252	to	_	_	
2-5	253-255	an	_	_	
2-6	256-264	increase	_	_	
2-7	265-267	in	_	_	
2-8	268-271	the	_	_	
2-9	272-276	load	_	_	
2-10	277-286	impedance	_	_	
2-11	286-287	.	_	_	
2-12	288-289	[	*[1]	2-73[2_1]	
2-13	289-293	0060	*[1]	_	
2-14	293-294	]	*[1]	_	
2-15	295-298	The	*[1]	_	
2-16	299-309	adjustment	*[1]	_	
2-17	310-312	of	*[1]	_	
2-18	313-316	the	*[1]	_	
2-19	317-321	bias	*[1]	_	
2-20	322-327	level	*[1]	_	
2-21	328-331	may	*[1]	_	
2-22	332-334	be	*[1]	_	
2-23	335-342	carried	*[1]	_	
2-24	343-346	out	*[1]	_	
2-25	347-353	simply	*[1]	_	
2-26	354-356	by	*[1]	_	
2-27	357-368	controlling	*[1]	_	
2-28	369-372	the	*[1]	_	
2-29	373-377	gate	*[1]	_	
2-30	378-382	bias	*[1]	_	
2-31	383-390	voltage	*[1]	_	
2-32	391-393	of	*[1]	_	
2-33	394-405	transistors	*[1]	_	
2-34	406-409	22a	*[1]	_	
2-35	410-412	so	*[1]	_	
2-36	413-415	as	*[1]	_	
2-37	416-418	to	*[1]	_	
2-38	419-425	reduce	*[1]	_	
2-39	426-429	the	*[1]	_	
2-40	430-435	drain	*[1]	_	
2-41	436-440	bias	*[1]	_	
2-42	441-448	current	*[1]	_	
2-43	449-453	when	*[1]	_	
2-44	454-457	the	*[1]	_	
2-45	458-464	number	*[1]	_	
2-46	465-467	of	*[1]	_	
2-47	468-477	activated	*[1]	_	
2-48	478-488	amplifiers	*[1]	_	
2-49	489-491	is	*[1]	_	
2-50	492-499	reduced	*[1]	_	
2-51	499-500	,	*[1]	_	
2-52	501-504	the	*[1]	_	
2-53	505-510	drain	*[1]	_	
2-54	511-515	bias	*[1]	_	
2-55	516-523	voltage	*[1]	_	
2-56	524-529	being	*[1]	_	
2-57	530-538	constant	*[1]	_	
2-58	539-542	and	*[1]	_	
2-59	543-548	equal	*[1]	_	
2-60	549-551	to	*[1]	_	
2-61	552-555	the	*[1]	_	
2-62	556-561	rated	*[1]	_	
2-63	562-567	drain	*[1]	_	
2-64	568-575	voltage	*[1]	_	
2-65	576-578	Vd	*[1]	_	
2-66	578-579	.	*[1]	_	
2-67	580-581	[	_	_	
2-68	581-585	0061	_	_	
2-69	585-586	]	_	_	
2-70	587-594	However	_	_	
2-71	594-595	,	_	_	
2-72	596-600	with	_	_	
2-73	601-605	this	*[2]	_	
2-74	606-614	solution	*[2]	_	
2-75	614-615	,	_	_	
2-76	616-619	the	_	_	
2-77	620-628	increase	_	_	
2-78	629-631	in	_	_	
2-79	632-636	gain	_	_	
2-80	637-640	and	_	_	
2-81	641-650	therefore	_	_	
2-82	650-651	,	_	_	
2-83	652-655	the	_	_	
2-84	656-664	decrease	_	_	
2-85	665-667	in	_	_	
2-86	668-673	power	_	_	
2-87	674-682	handling	_	_	
2-88	683-693	capability	_	_	
2-89	693-694	,	_	_	
2-90	695-701	cannot	_	_	
2-91	702-704	be	_	_	
2-92	705-716	compensated	_	_	
2-93	717-720	for	_	_	
2-94	720-721	.	_	_	
2-95	722-723	[	_	_	
2-96	723-727	0062	_	_	
2-97	727-728	]	_	_	
2-98	729-739	Preferably	_	_	
2-99	739-740	,	_	_	
2-100	741-745	both	_	_	
2-101	746-755	solutions	_	_	
2-102	756-759	are	_	_	
2-103	760-768	combined	_	_	
2-104	768-769	,	_	_	
2-105	770-773	for	_	_	
2-106	774-781	example	_	_	
2-107	782-784	by	_	_	
2-108	785-790	means	_	_	
2-109	791-793	of	_	_	
2-110	794-797	two	_	_	
2-111	798-803	drain	_	_	
2-112	804-811	current	_	_	
2-113	812-818	levels	_	_	
2-114	818-819	,	_	_	
2-115	820-827	whereby	_	_	
2-116	828-831	the	_	_	
2-117	832-842	complexity	_	_	
2-118	843-845	of	_	_	
2-119	846-853	control	_	_	
2-120	854-861	circuit	_	_	
2-121	862-864	52	_	_	
2-122	865-868	and	_	_	
2-123	869-872	the	_	_	
2-124	873-882	impedance	_	_	
2-125	883-885	of	_	_	
2-126	886-889	the	_	_	
2-127	890-894	load	_	_	
2-128	895-899	line	_	_	
2-129	900-903	are	_	_	
2-130	904-911	reduced	_	_	
2-131	912-913	(	_	_	
2-132	913-915	by	_	_	
2-133	916-920	half	_	_	
2-134	920-921	)	_	_	
2-135	921-922	.	_	_	
2-136	923-924	[	_	_	
2-137	924-928	0063	_	_	
2-138	928-929	]	_	_	
2-139	930-933	The	_	_	
2-140	934-940	curves	_	_	
2-141	941-946	shown	_	_	
2-142	947-949	in	_	_	
2-143	950-954	FIGS	_	_	
2-144	954-955	.	_	_	
2-145	956-957	7	_	_	
2-146	958-961	and	_	_	
2-147	962-963	8	_	_	
2-148	964-974	illustrate	_	_	
2-149	975-978	the	_	_	
2-150	979-988	operation	_	_	
2-151	989-991	of	_	_	
2-152	992-995	the	_	_	
2-153	996-1002	device	_	_	
2-154	1003-1012	according	_	_	
2-155	1013-1015	to	_	_	
2-156	1016-1019	the	_	_	
2-157	1020-1027	present	_	_	
2-158	1028-1037	invention	_	_	
2-159	1038-1041	and	_	_	
2-160	1042-1048	enable	_	_	
2-161	1049-1052	its	_	_	
2-162	1053-1064	performance	_	_	
2-163	1065-1067	to	_	_	
2-164	1068-1070	be	_	_	
2-165	1071-1082	appreciated	_	_	
2-166	1083-1085	as	_	_	
2-167	1086-1087	a	_	_	
2-168	1088-1096	function	_	_	
2-169	1097-1099	of	_	_	
2-170	1100-1105	input	_	_	
2-171	1106-1111	power	_	_	
2-172	1112-1119	P.sub.E	_	_	
2-173	1119-1120	.	_	_	
