
ROM file format:  
	ines Header
	"FAMICALC" 
	Mapper # (only first 256 supported) 
	PRG ROM pages (8kb) 
	CHR ROM pages (8kb) (0=CHR RAM) 
	PRG RAM pages (8kb) 
	Mirroring 
	
	
	PRG ROM -> RNAMEPxx 
	CHR ROM -> RNAMECxx 
	max 48kb per appvar 
	
Block (hashed based on low 8 bits of address and bank (80,A0,C0,or E0)) 
	Phys Address(top 16)	2 byte (FFxx = invalid) 
	always 0 				1 byte
	next ptr				3 bytes	
	cache offset			3 bytes
	
Tile Cache Entry (hashed based on bottom 8 bits of tile# and palette(0-3)  
	tile# (top 8 bits) 		1 (bit 7 set => invalid)
	next					3
	
cache offset can be found from location in entry table
	
indirect writes always trigger end-of-block 
absolute writes can trigger EOB if they write to mapper region($4020+) 
Write Instructions: 
	STA/STX/STY 
	ASL/LSR 
	ROL/ROR 
	INC/DEC 
	

Heap=~81kb 
4kb 		block hashtable
16kb 		block list
16kb 		SRAM 
32kb		chr cache

VRAM=150kb 
$D40000 : CHR RAM (8kb) 
$D42000 : 56kb screen buffer (256x224)
$D50000 : IWRAM 
$D50800 : Top of scanline event stack 
$D51000 : 60kb JIT cache 
$D60000 : 22kb  Nametables, OAM, Palettes,mapper data
			

User RAM=
Program 
Tile Cache (1kb per bank) 


Memory regions: 
	RAM    0000-07FF(800-1FFF) 
	PPU    2000-2007(2008-3FFF)
	IO     4000-401F 
	Mapper 4800-FFFF 
	

LUT for attributes

Branch from ROM -> RAM = flush ram code 
Branch from RAM -> RAM = don't flush