Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Feb 21 10:42:45 2026
| Host         : LENOVO8302 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file decoBDC_7seg_timing_summary_routed.rpt -pb decoBDC_7seg_timing_summary_routed.pb -rpx decoBDC_7seg_timing_summary_routed.rpx -warn_on_violation
| Design       : decoBDC_7seg
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bcd[3]
                            (input port)
  Destination:            seg7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.829ns  (logic 5.336ns (49.270%)  route 5.494ns (50.730%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  bcd[3] (IN)
                         net (fo=0)                   0.000     0.000    bcd[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  bcd_IBUF[3]_inst/O
                         net (fo=7, routed)           3.475     4.923    bcd_IBUF[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.150     5.073 r  seg7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.019     7.092    seg7_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.737    10.829 r  seg7_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.829    seg7[5]
    W6                                                                r  seg7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd[3]
                            (input port)
  Destination:            seg7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.788ns  (logic 5.083ns (47.120%)  route 5.705ns (52.880%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  bcd[3] (IN)
                         net (fo=0)                   0.000     0.000    bcd[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  bcd_IBUF[3]_inst/O
                         net (fo=7, routed)           3.700     5.148    bcd_IBUF[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.272 r  seg7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.005     7.277    seg7_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.788 r  seg7_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.788    seg7[6]
    W7                                                                r  seg7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd[3]
                            (input port)
  Destination:            seg7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.538ns  (logic 5.334ns (50.617%)  route 5.204ns (49.383%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  bcd[3] (IN)
                         net (fo=0)                   0.000     0.000    bcd[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  bcd_IBUF[3]_inst/O
                         net (fo=7, routed)           3.392     4.840    bcd_IBUF[3]
    SLICE_X63Y13         LUT4 (Prop_lut4_I0_O)        0.152     4.992 r  seg7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.812     6.804    seg7_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733    10.538 r  seg7_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.538    seg7[0]
    U7                                                                r  seg7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd[3]
                            (input port)
  Destination:            seg7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.530ns  (logic 5.336ns (50.675%)  route 5.194ns (49.325%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  bcd[3] (IN)
                         net (fo=0)                   0.000     0.000    bcd[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  bcd_IBUF[3]_inst/O
                         net (fo=7, routed)           3.477     4.925    bcd_IBUF[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.150     5.075 r  seg7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.717     6.792    seg7_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    10.530 r  seg7_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.530    seg7[3]
    V8                                                                r  seg7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd[3]
                            (input port)
  Destination:            seg7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.376ns  (logic 5.092ns (49.079%)  route 5.284ns (50.921%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  bcd[3] (IN)
                         net (fo=0)                   0.000     0.000    bcd[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  bcd_IBUF[3]_inst/O
                         net (fo=7, routed)           3.477     4.925    bcd_IBUF[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.049 r  seg7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.807     6.856    seg7_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.376 r  seg7_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.376    seg7[2]
    U5                                                                r  seg7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd[3]
                            (input port)
  Destination:            seg7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.304ns  (logic 5.108ns (49.571%)  route 5.196ns (50.429%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  bcd[3] (IN)
                         net (fo=0)                   0.000     0.000    bcd[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  bcd_IBUF[3]_inst/O
                         net (fo=7, routed)           3.475     4.923    bcd_IBUF[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.047 r  seg7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.721     6.768    seg7_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.304 r  seg7_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.304    seg7[4]
    U8                                                                r  seg7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd[3]
                            (input port)
  Destination:            seg7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.194ns  (logic 5.077ns (49.802%)  route 5.117ns (50.198%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  bcd[3] (IN)
                         net (fo=0)                   0.000     0.000    bcd[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  bcd_IBUF[3]_inst/O
                         net (fo=7, routed)           3.392     4.840    bcd_IBUF[3]
    SLICE_X63Y13         LUT4 (Prop_lut4_I0_O)        0.124     4.964 r  seg7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.726     6.690    seg7_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.194 r  seg7_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.194    seg7[1]
    V5                                                                r  seg7[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bcd[1]
                            (input port)
  Destination:            seg7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.157ns  (logic 1.480ns (46.880%)  route 1.677ns (53.120%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bcd[1] (IN)
                         net (fo=0)                   0.000     0.000    bcd[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bcd_IBUF[1]_inst/O
                         net (fo=7, routed)           1.310     1.540    bcd_IBUF[1]
    SLICE_X63Y13         LUT4 (Prop_lut4_I3_O)        0.045     1.585 r  seg7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.367     1.951    seg7_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.157 r  seg7_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.157    seg7[1]
    V5                                                                r  seg7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd[1]
                            (input port)
  Destination:            seg7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.261ns  (logic 1.572ns (48.195%)  route 1.689ns (51.805%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bcd[1] (IN)
                         net (fo=0)                   0.000     0.000    bcd[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bcd_IBUF[1]_inst/O
                         net (fo=7, routed)           1.310     1.540    bcd_IBUF[1]
    SLICE_X63Y13         LUT4 (Prop_lut4_I3_O)        0.048     1.588 r  seg7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.379     1.967    seg7_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.294     3.261 r  seg7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.261    seg7[0]
    U7                                                                r  seg7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd[2]
                            (input port)
  Destination:            seg7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.266ns  (logic 1.513ns (46.317%)  route 1.753ns (53.683%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  bcd[2] (IN)
                         net (fo=0)                   0.000     0.000    bcd[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  bcd_IBUF[2]_inst/O
                         net (fo=7, routed)           1.390     1.622    bcd_IBUF[2]
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.667 r  seg7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.363     2.030    seg7_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.266 r  seg7_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.266    seg7[4]
    U8                                                                r  seg7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd[1]
                            (input port)
  Destination:            seg7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.319ns  (logic 1.495ns (45.054%)  route 1.824ns (54.946%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  bcd[1] (IN)
                         net (fo=0)                   0.000     0.000    bcd[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  bcd_IBUF[1]_inst/O
                         net (fo=7, routed)           1.432     1.661    bcd_IBUF[1]
    SLICE_X65Y16         LUT4 (Prop_lut4_I1_O)        0.045     1.706 r  seg7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.098    seg7_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.319 r  seg7_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.319    seg7[2]
    U5                                                                r  seg7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd[1]
                            (input port)
  Destination:            seg7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.370ns  (logic 1.576ns (46.764%)  route 1.794ns (53.236%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bcd[1] (IN)
                         net (fo=0)                   0.000     0.000    bcd[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bcd_IBUF[1]_inst/O
                         net (fo=7, routed)           1.432     1.661    bcd_IBUF[1]
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.048     1.709 r  seg7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.362     2.071    seg7_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.298     3.370 r  seg7_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.370    seg7[3]
    V8                                                                r  seg7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd[2]
                            (input port)
  Destination:            seg7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.433ns  (logic 1.578ns (45.961%)  route 1.855ns (54.039%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  bcd[2] (IN)
                         net (fo=0)                   0.000     0.000    bcd[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  bcd_IBUF[2]_inst/O
                         net (fo=7, routed)           1.390     1.622    bcd_IBUF[2]
    SLICE_X65Y16         LUT4 (Prop_lut4_I1_O)        0.049     1.671 r  seg7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.465     2.136    seg7_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.297     3.433 r  seg7_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.433    seg7[5]
    W6                                                                r  seg7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd[0]
                            (input port)
  Destination:            seg7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.434ns  (logic 1.478ns (43.035%)  route 1.956ns (56.965%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bcd[0] (IN)
                         net (fo=0)                   0.000     0.000    bcd[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  bcd_IBUF[0]_inst/O
                         net (fo=7, routed)           1.479     1.700    bcd_IBUF[0]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.045     1.745 r  seg7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.477     2.222    seg7_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.434 r  seg7_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.434    seg7[6]
    W7                                                                r  seg7[6] (OUT)
  -------------------------------------------------------------------    -------------------





