{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 13 01:05:43 2021 " "Info: Processing started: Sat Nov 13 01:05:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off LR_3 -c LR_3 " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off LR_3 -c LR_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "D:/Programs/Quartus/LR3/Result.vwf " "Info: Using vector source file \"D:/Programs/Quartus/LR3/Result.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISDB_OVERWRITE_WAVEFORM_INPUTS_WITH_SIMULATION_OUTPUTS" "" "Info: Overwriting simulation input file with simulation results" { { "Info" "ISDB_SOURCE_VECTOR_FILE_BACKUP" "Result.vwf LR_3.sim_ori.vwf " "Info: A backup of Result.vwf called LR_3.sim_ori.vwf has been created in the db folder" {  } {  } 0 0 "A backup of %1!s! called %2!s! has been created in the db folder" 0 0 "" 0 -1}  } {  } 0 0 "Overwriting simulation input file with simulation results" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Rom_Ram\|buffer:inst\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\] 450.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 450.0 ns on register \"\|Rom_Ram\|buffer:inst\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Rom_Ram\|buffer:inst\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[6\] 450.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 450.0 ns on register \"\|Rom_Ram\|buffer:inst\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[6\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Rom_Ram\|buffer:inst\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\] 450.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 450.0 ns on register \"\|Rom_Ram\|buffer:inst\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Rom_Ram\|buffer:inst\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\] 450.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 450.0 ns on register \"\|Rom_Ram\|buffer:inst\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Rom_Ram\|buffer:inst\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\] 450.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 450.0 ns on register \"\|Rom_Ram\|buffer:inst\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Rom_Ram\|buffer:inst\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] 450.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 450.0 ns on register \"\|Rom_Ram\|buffer:inst\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Rom_Ram\|buffer:inst\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\] 450.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 450.0 ns on register \"\|Rom_Ram\|buffer:inst\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Rom_Ram\|buffer:inst\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] 450.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 450.0 ns on register \"\|Rom_Ram\|buffer:inst\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     45.24 % " "Info: Simulation coverage is      45.24 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "31644 " "Info: Number of transitions in simulation is 31644" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "Result.vwf " "Info: Vector file Result.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 8 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "152 " "Info: Peak virtual memory: 152 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 13 01:05:44 2021 " "Info: Processing ended: Sat Nov 13 01:05:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
