
*** Running vivado
    with args -log audio_axi_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source audio_axi_v1_0.tcl


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source audio_axi_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ece532'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/ECE532/ip_repo/audio_axi_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top audio_axi_v1_0 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1740 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 469.574 ; gain = 99.539
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'audio_axi_v1_0' [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'audio_axi_v1_0_S00_AXI' [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'audio_toplevel' [C:/ECE532/audio_project/audio_project.srcs/sources_1/new/audio_toplevel.v:23]
INFO: [Synth 8-6157] synthesizing module 'PDM_interface' [C:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/PDM_interface.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'enable_controller' [C:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/enable_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'enable_controller' (2#1) [C:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/enable_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PDM_interface' (4#1) [C:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/PDM_interface.v:23]
INFO: [Synth 8-6157] synthesizing module 'fft_interface' [C:/ECE532/audio_project/audio_project.srcs/sources_1/new/fft_interface.v:23]
INFO: [Synth 8-6157] synthesizing module 'twos_complement_to_magnitude' [C:/ECE532/audio_project/audio_project.srcs/sources_1/new/twos_complement_to_magnitude.v:23]
INFO: [Synth 8-6155] done synthesizing module 'twos_complement_to_magnitude' (5#1) [C:/ECE532/audio_project/audio_project.srcs/sources_1/new/twos_complement_to_magnitude.v:23]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/ECE532/audio_project/audio_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/ECE532/audio_project/audio_project.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_xfft_0_0' [C:/ECE532/audio_project/audio_project.runs/synth_1/.Xil/Vivado-12916-BA3135WS35/realtime/design_1_xfft_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xfft_0_0' (6#1) [C:/ECE532/audio_project/audio_project.runs/synth_1/.Xil/Vivado-12916-BA3135WS35/realtime/design_1_xfft_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (7#1) [C:/ECE532/audio_project/audio_project.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (8#1) [C:/ECE532/audio_project/audio_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'fft_interface' (9#1) [C:/ECE532/audio_project/audio_project.srcs/sources_1/new/fft_interface.v:23]
INFO: [Synth 8-6157] synthesizing module 'shiftReg' [C:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/shift_reg.v:1]
	Parameter SIZE bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftReg' (10#1) [C:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/shift_reg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'audio_toplevel' (11#1) [C:/ECE532/audio_project/audio_project.srcs/sources_1/new/audio_toplevel.v:23]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:321]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:322]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:323]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:324]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:325]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:326]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:327]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:328]
WARNING: [Synth 8-6014] Unused sequential element slv_reg8_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:329]
WARNING: [Synth 8-6014] Unused sequential element slv_reg9_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:330]
WARNING: [Synth 8-6014] Unused sequential element slv_reg10_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:331]
WARNING: [Synth 8-6014] Unused sequential element slv_reg11_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:332]
WARNING: [Synth 8-6014] Unused sequential element slv_reg12_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:333]
WARNING: [Synth 8-6014] Unused sequential element slv_reg13_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:334]
WARNING: [Synth 8-6014] Unused sequential element slv_reg14_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:335]
WARNING: [Synth 8-6014] Unused sequential element slv_reg15_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:336]
WARNING: [Synth 8-6014] Unused sequential element slv_reg16_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:337]
WARNING: [Synth 8-6014] Unused sequential element slv_reg17_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:338]
WARNING: [Synth 8-6014] Unused sequential element slv_reg18_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:339]
WARNING: [Synth 8-6014] Unused sequential element slv_reg19_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:340]
WARNING: [Synth 8-6014] Unused sequential element slv_reg20_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:341]
WARNING: [Synth 8-6014] Unused sequential element slv_reg21_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:342]
WARNING: [Synth 8-6014] Unused sequential element slv_reg22_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:343]
WARNING: [Synth 8-6014] Unused sequential element slv_reg23_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:344]
WARNING: [Synth 8-6014] Unused sequential element slv_reg24_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:345]
WARNING: [Synth 8-6014] Unused sequential element slv_reg25_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:346]
WARNING: [Synth 8-6014] Unused sequential element slv_reg26_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:347]
WARNING: [Synth 8-6014] Unused sequential element slv_reg27_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:348]
WARNING: [Synth 8-6014] Unused sequential element slv_reg28_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:349]
WARNING: [Synth 8-6014] Unused sequential element slv_reg29_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:350]
WARNING: [Synth 8-6014] Unused sequential element slv_reg30_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:351]
WARNING: [Synth 8-6014] Unused sequential element slv_reg31_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:352]
WARNING: [Synth 8-6014] Unused sequential element slv_reg32_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:353]
WARNING: [Synth 8-6014] Unused sequential element slv_reg33_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:354]
WARNING: [Synth 8-6014] Unused sequential element slv_reg34_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:355]
WARNING: [Synth 8-6014] Unused sequential element slv_reg35_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:356]
WARNING: [Synth 8-6014] Unused sequential element slv_reg36_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:357]
WARNING: [Synth 8-6014] Unused sequential element slv_reg37_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:358]
WARNING: [Synth 8-6014] Unused sequential element slv_reg38_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:359]
WARNING: [Synth 8-6014] Unused sequential element slv_reg39_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:360]
WARNING: [Synth 8-6014] Unused sequential element slv_reg40_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:361]
WARNING: [Synth 8-6014] Unused sequential element slv_reg41_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:362]
WARNING: [Synth 8-6014] Unused sequential element slv_reg42_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:363]
WARNING: [Synth 8-6014] Unused sequential element slv_reg43_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:364]
WARNING: [Synth 8-6014] Unused sequential element slv_reg44_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:365]
WARNING: [Synth 8-6014] Unused sequential element slv_reg45_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:366]
WARNING: [Synth 8-6014] Unused sequential element slv_reg46_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:367]
WARNING: [Synth 8-6014] Unused sequential element slv_reg47_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:368]
WARNING: [Synth 8-6014] Unused sequential element slv_reg48_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:369]
WARNING: [Synth 8-6014] Unused sequential element slv_reg49_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:370]
WARNING: [Synth 8-6014] Unused sequential element slv_reg50_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:371]
WARNING: [Synth 8-6014] Unused sequential element slv_reg51_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:372]
WARNING: [Synth 8-6014] Unused sequential element slv_reg52_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:373]
WARNING: [Synth 8-6014] Unused sequential element slv_reg53_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:374]
WARNING: [Synth 8-6014] Unused sequential element slv_reg54_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:375]
WARNING: [Synth 8-6014] Unused sequential element slv_reg55_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:376]
WARNING: [Synth 8-6014] Unused sequential element slv_reg56_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:377]
WARNING: [Synth 8-6014] Unused sequential element slv_reg57_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:378]
WARNING: [Synth 8-6014] Unused sequential element slv_reg58_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:379]
WARNING: [Synth 8-6014] Unused sequential element slv_reg59_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:380]
WARNING: [Synth 8-6014] Unused sequential element slv_reg60_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:381]
WARNING: [Synth 8-6014] Unused sequential element slv_reg61_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:382]
WARNING: [Synth 8-6014] Unused sequential element slv_reg62_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:383]
WARNING: [Synth 8-6014] Unused sequential element slv_reg63_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:384]
WARNING: [Synth 8-6014] Unused sequential element slv_reg64_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:385]
WARNING: [Synth 8-6014] Unused sequential element slv_reg79_reg was removed.  [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:400]
INFO: [Synth 8-6155] done synthesizing module 'audio_axi_v1_0_S00_AXI' (12#1) [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'audio_axi_v1_0' (13#1) [C:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0.v:4]
WARNING: [Synth 8-3331] design audio_axi_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design audio_axi_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design audio_axi_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design audio_axi_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design audio_axi_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design audio_axi_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 531.332 ; gain = 161.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 531.332 ; gain = 161.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 531.332 ; gain = 161.297
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/ECE532/audio_project/audio_project.srcs/sources_1/bd/design_1/ip/design_1_xfft_0_0/design_1_xfft_0_0/design_1_xfft_0_0_in_context.xdc] for cell 'audio_axi_v1_0_S00_AXI_inst/tl1/fft1/fft1/design_1_i/xfft_0'
Finished Parsing XDC File [c:/ECE532/audio_project/audio_project.srcs/sources_1/bd/design_1/ip/design_1_xfft_0_0/design_1_xfft_0_0/design_1_xfft_0_0_in_context.xdc] for cell 'audio_axi_v1_0_S00_AXI_inst/tl1/fft1/fft1/design_1_i/xfft_0'
Parsing XDC File [C:/ECE532/audio_project/audio_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/ECE532/audio_project/audio_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 867.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 867.633 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 867.633 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 867.633 ; gain = 497.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 867.633 ; gain = 497.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for audio_axi_v1_0_S00_AXI_inst/tl1/fft1/fft1/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for audio_axi_v1_0_S00_AXI_inst/tl1/fft1/fft1/design_1_i/xfft_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 867.633 ; gain = 497.598
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clkout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enable2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enable3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enable4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "value_counter" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 867.633 ; gain = 497.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 10    
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 15    
	               16 Bit    Registers := 129   
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 15    
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 26    
+---Muxes : 
	  81 Input     32 Bit        Muxes := 14    
	   2 Input     32 Bit        Muxes := 14    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module enable_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module PDM_interface 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module twos_complement_to_magnitude 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fft_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 128   
	                1 Bit    Registers := 1     
Module audio_axi_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 15    
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	  81 Input     32 Bit        Muxes := 14    
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "if1/cd1/clkout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "if1/r1/enable2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "if1/r1/enable3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "if1/r1/enable4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "if1/c1/value_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "if1/c2/value_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "if1/c3/value_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "if1/c4/value_counter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design audio_axi_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design audio_axi_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design audio_axi_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design audio_axi_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design audio_axi_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design audio_axi_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\audio_axi_v1_0_S00_AXI_inst/tl1/fft1/ready_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\audio_axi_v1_0_S00_AXI_inst/tl1/if1/LR_sel_reg )
INFO: [Synth 8-3886] merging instance 'audio_axi_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'audio_axi_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\audio_axi_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'audio_axi_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'audio_axi_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\audio_axi_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 867.633 ; gain = 497.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 871.879 ; gain = 501.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 873.914 ; gain = 503.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 897.488 ; gain = 527.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 897.488 ; gain = 527.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 897.488 ; gain = 527.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 897.488 ; gain = 527.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 897.488 ; gain = 527.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 897.488 ; gain = 527.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 897.488 ; gain = 527.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |design_1_xfft_0_0 |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |design_1_xfft_0_0 |     1|
|2     |BUFG              |     2|
|3     |CARRY4            |     4|
|4     |LUT1              |     8|
|5     |LUT2              |    32|
|6     |LUT3              |    23|
|7     |LUT4              |    50|
|8     |LUT5              |   146|
|9     |LUT6              |   410|
|10    |MUXF7             |   192|
|11    |MUXF8             |    16|
|12    |FDRE              |  2714|
|13    |FDSE              |     1|
|14    |IBUF              |    58|
|15    |OBUF              |    52|
+------+------------------+------+

Report Instance Areas: 
+------+------------------------------+-----------------------------+------+
|      |Instance                      |Module                       |Cells |
+------+------------------------------+-----------------------------+------+
|1     |top                           |                             |  3750|
|2     |  audio_axi_v1_0_S00_AXI_inst |audio_axi_v1_0_S00_AXI       |  3638|
|3     |    tl1                       |audio_toplevel               |  2410|
|4     |      fft1                    |fft_interface                |   103|
|5     |        fft1                  |design_1_wrapper             |    50|
|6     |          design_1_i          |design_1                     |    42|
|7     |        tctm1                 |twos_complement_to_magnitude |    30|
|8     |      if1                     |PDM_interface                |   257|
|9     |        c1                    |counter                      |    45|
|10    |        c2                    |counter_0                    |    45|
|11    |        c3                    |counter_1                    |    53|
|12    |        c4                    |counter_2                    |    55|
|13    |        cd1                   |clock_divider                |    21|
|14    |        r1                    |enable_controller            |    26|
|15    |      sr1                     |shiftReg                     |  2050|
+------+------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 897.488 ; gain = 527.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 897.488 ; gain = 191.152
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 897.488 ; gain = 527.453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 212 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 897.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 897.488 ; gain = 538.934
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 897.488 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/ECE532/audio_project/audio_project.runs/synth_1/audio_axi_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file audio_axi_v1_0_utilization_synth.rpt -pb audio_axi_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 29 11:15:52 2024...
