--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

H:\xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml ALU.twx ALU.ncd -o ALU.twr ALU.pcf

Design file:              ALU.ncd
Physical constraint file: ALU.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
pb_A        |    0.567(R)|    0.953(R)|clk_BUFGP         |   0.000|
pb_B        |    0.569(R)|    0.949(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
A<0>        |    8.205(R)|clk_BUFGP         |   0.000|
A<1>        |    8.412(R)|clk_BUFGP         |   0.000|
A<2>        |    8.046(R)|clk_BUFGP         |   0.000|
B<1>        |    7.823(R)|clk_BUFGP         |   0.000|
B<2>        |    7.821(R)|clk_BUFGP         |   0.000|
out_put<0>  |   12.253(R)|clk_BUFGP         |   0.000|
out_put<1>  |   12.283(R)|clk_BUFGP         |   0.000|
out_put<2>  |   12.851(R)|clk_BUFGP         |   0.000|
out_put<3>  |   13.393(R)|clk_BUFGP         |   0.000|
out_put<4>  |   11.204(R)|clk_BUFGP         |   0.000|
out_put<5>  |   11.435(R)|clk_BUFGP         |   0.000|
out_put<6>  |   11.755(R)|clk_BUFGP         |   0.000|
out_put<7>  |   12.101(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.707|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
select<0>      |out_put<0>     |    8.520|
select<0>      |out_put<1>     |    9.694|
select<0>      |out_put<2>     |    9.950|
select<0>      |out_put<3>     |   10.703|
select<0>      |out_put<4>     |    9.705|
select<0>      |out_put<5>     |    9.705|
select<0>      |out_put<6>     |   10.189|
select<0>      |out_put<7>     |   10.254|
select<1>      |out_put<0>     |    7.937|
select<1>      |out_put<1>     |    9.450|
select<1>      |out_put<2>     |    9.706|
select<1>      |out_put<3>     |   10.459|
select<1>      |out_put<4>     |    9.461|
select<1>      |out_put<5>     |    9.461|
select<1>      |out_put<6>     |    9.945|
select<1>      |out_put<7>     |   10.010|
select<2>      |out_put<0>     |    7.784|
select<2>      |out_put<1>     |    9.377|
select<2>      |out_put<2>     |    9.633|
select<2>      |out_put<3>     |   10.386|
select<2>      |out_put<4>     |    9.388|
select<2>      |out_put<5>     |    9.388|
select<2>      |out_put<6>     |    9.872|
select<2>      |out_put<7>     |    9.937|
select<3>      |out_put<0>     |    6.642|
select<3>      |out_put<1>     |    9.474|
select<3>      |out_put<2>     |    9.730|
select<3>      |out_put<3>     |   10.483|
select<3>      |out_put<4>     |    9.485|
select<3>      |out_put<5>     |    9.485|
select<3>      |out_put<6>     |    9.969|
select<3>      |out_put<7>     |   10.034|
---------------+---------------+---------+


Analysis completed Fri May 20 14:18:07 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4501 MB



