// Seed: 3030965518
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  tri id_4;
  assign id_4 = 1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  always @(posedge "" && 1'b0 or posedge 1'b0 == id_1) id_5 = id_3;
  logic [7:0] id_6;
  assign id_6[""] = 1;
  assign id_2[1]  = id_3;
  reg id_7;
  always_comb force id_7.id_1 = id_7;
  module_0(
      id_4, id_5, id_5
  );
endmodule
