
****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/maoji/Work/FPGA_Projects/Basys_ACL/Pmod_Verilog/PmodACL_Verilog/PmodACL_Verilog.hw/webtalk/labtool_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 82.906 ; gain = 1.063
INFO: [Common 17-206] Exiting Webtalk at Sun Sep  1 07:46:36 2019...
