<html>
<head>
<TITLE>HTML file for equations </TITLE>
</head>
<body>
<p>
-- Copyright (C) 2018  Intel Corporation. All rights reserved.<br>
-- Your use of Intel Corporation's design tools, logic functions <br>
-- and other software and tools, and its AMPP partner logic <br>
-- functions, and any output files from any of the foregoing <br>
-- (including device programming or simulation files), and any <br>
-- associated documentation or information are expressly subject <br>
-- to the terms and conditions of the Intel Program License <br>
-- Subscription Agreement, the Intel Quartus Prime License Agreement,<br>
-- the Intel FPGA IP License Agreement, or other applicable license<br>
-- agreement, including, without limitation, that your use is for<br>
-- the sole purpose of programming logic devices manufactured by<br>
-- Intel and sold by Intel or its authorized distributors.  Please<br>
-- refer to the applicable agreement for further details.<br>
<P> --X1_m_addr[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0] at DDIOOUTCELL_X30_Y0_N61
<P> --register power-up is low

<P><A NAME="X1_m_addr[0]">X1_m_addr[0]</A> = DFFEAS(<A HREF="#X1L146">X1L146</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#X1L281">X1L281</A>, VCC,  ,  , <A HREF="#X1_m_state.001000000">X1_m_state.001000000</A>);


<P> --X1_m_addr[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1] at DDIOOUTCELL_X36_Y0_N10
<P> --register power-up is low

<P><A NAME="X1_m_addr[1]">X1_m_addr[1]</A> = DFFEAS(<A HREF="#X1L145">X1L145</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#X1L281">X1L281</A>, VCC,  ,  , <A HREF="#X1_m_state.001000000">X1_m_state.001000000</A>);


<P> --X1_m_addr[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2] at DDIOOUTCELL_X40_Y0_N27
<P> --register power-up is low

<P><A NAME="X1_m_addr[2]">X1_m_addr[2]</A> = DFFEAS(<A HREF="#X1L144">X1L144</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#X1L281">X1L281</A>, VCC,  ,  , <A HREF="#X1_m_state.001000000">X1_m_state.001000000</A>);


<P> --X1_m_addr[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3] at DDIOOUTCELL_X28_Y0_N44
<P> --register power-up is low

<P><A NAME="X1_m_addr[3]">X1_m_addr[3]</A> = DFFEAS(<A HREF="#X1L143">X1L143</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#X1L281">X1L281</A>, VCC,  ,  , <A HREF="#X1_m_state.001000000">X1_m_state.001000000</A>);


<P> --X1_m_addr[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6] at DDIOOUTCELL_X32_Y0_N27
<P> --register power-up is low

<P><A NAME="X1_m_addr[6]">X1_m_addr[6]</A> = DFFEAS(<A HREF="#X1L139">X1L139</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#X1L281">X1L281</A>, VCC,  ,  , <A HREF="#X1_m_state.001000000">X1_m_state.001000000</A>);


<P> --X1_m_addr[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7] at DDIOOUTCELL_X32_Y0_N61
<P> --register power-up is low

<P><A NAME="X1_m_addr[7]">X1_m_addr[7]</A> = DFFEAS(<A HREF="#X1L138">X1L138</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#X1L281">X1L281</A>, VCC,  ,  , <A HREF="#X1_m_state.001000000">X1_m_state.001000000</A>);


<P> --X1_m_addr[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8] at DDIOOUTCELL_X32_Y0_N44
<P> --register power-up is low

<P><A NAME="X1_m_addr[8]">X1_m_addr[8]</A> = DFFEAS(<A HREF="#X1L137">X1L137</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#X1L281">X1L281</A>, VCC,  ,  , <A HREF="#X1_m_state.001000000">X1_m_state.001000000</A>);


<P> --X1_m_addr[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9] at DDIOOUTCELL_X30_Y0_N27
<P> --register power-up is low

<P><A NAME="X1_m_addr[9]">X1_m_addr[9]</A> = DFFEAS(<A HREF="#X1L136">X1L136</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#X1L281">X1L281</A>, VCC,  ,  , <A HREF="#X1_m_state.001000000">X1_m_state.001000000</A>);


<P> --JB1_serial_audio_out_data is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|serial_audio_out_data at FF_X23_Y5_N40
<P> --register power-up is low

<P><A NAME="JB1_serial_audio_out_data">JB1_serial_audio_out_data</A> = DFFEAS(<A HREF="#JB1L136">JB1L136</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --AC1_new_clk is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|new_clk at FF_X16_Y4_N41
<P> --register power-up is low

<P><A NAME="AC1_new_clk">AC1_new_clk</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#AC1_clk_counter[11]">AC1_clk_counter[11]</A>,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>, VCC);


<P> --JB1_data_out_shift_reg[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[15] at FF_X13_Y9_N4
<P> --register power-up is low

<P><A NAME="JB1_data_out_shift_reg[15]">JB1_data_out_shift_reg[15]</A> = DFFEAS(<A HREF="#JB1L93">JB1L93</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#JB1L85">JB1L85</A>,  ,  , <A HREF="#JB1L83">JB1L83</A>,  );


<P> --AC1_clk_counter[11] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[11] at FF_X16_Y4_N32
<P> --register power-up is low

<P><A NAME="AC1_clk_counter[11]">AC1_clk_counter[11]</A> = DFFEAS(<A HREF="#AC1L2">AC1L2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --ZD1_W_alu_result[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4] at FF_X30_Y15_N25
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> = DFFEAS(<A HREF="#ZD1L356">ZD1L356</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_alu_result[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6] at FF_X28_Y15_N50
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[6]">ZD1_W_alu_result[6]</A> = DFFEAS(<A HREF="#ZD1L358">ZD1L358</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_alu_result[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5] at FF_X30_Y15_N28
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[5]">ZD1_W_alu_result[5]</A> = DFFEAS(<A HREF="#ZD1L357">ZD1L357</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_alu_result[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20] at FF_X30_Y15_N22
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[20]">ZD1_W_alu_result[20]</A> = DFFEAS(<A HREF="#ZD1L372">ZD1L372</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_alu_result[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25] at FF_X30_Y14_N1
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[25]">ZD1_W_alu_result[25]</A> = DFFEAS(<A HREF="#ZD1L377">ZD1L377</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_alu_result[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21] at FF_X33_Y14_N1
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[21]">ZD1_W_alu_result[21]</A> = DFFEAS(<A HREF="#ZD1L373">ZD1L373</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_alu_result[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18] at FF_X33_Y14_N5
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[18]">ZD1_W_alu_result[18]</A> = DFFEAS(<A HREF="#ZD1L370">ZD1L370</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_alu_result[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19] at FF_X33_Y13_N4
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[19]">ZD1_W_alu_result[19]</A> = DFFEAS(<A HREF="#ZD1L371">ZD1L371</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_alu_result[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22] at FF_X33_Y13_N59
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[22]">ZD1_W_alu_result[22]</A> = DFFEAS(<A HREF="#ZD1L374">ZD1L374</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_alu_result[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23] at FF_X30_Y14_N23
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[23]">ZD1_W_alu_result[23]</A> = DFFEAS(<A HREF="#ZD1L375">ZD1L375</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_alu_result[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26] at FF_X30_Y14_N53
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[26]">ZD1_W_alu_result[26]</A> = DFFEAS(<A HREF="#ZD1L378">ZD1L378</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_alu_result[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24] at FF_X33_Y13_N13
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[24]">ZD1_W_alu_result[24]</A> = DFFEAS(<A HREF="#ZD1L376">ZD1L376</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_alu_result[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13] at FF_X33_Y13_N8
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[13]">ZD1_W_alu_result[13]</A> = DFFEAS(<A HREF="#ZD1L365">ZD1L365</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_alu_result[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14] at FF_X33_Y13_N25
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[14]">ZD1_W_alu_result[14]</A> = DFFEAS(<A HREF="#ZD1L366">ZD1L366</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_alu_result[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15] at FF_X33_Y13_N34
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[15]">ZD1_W_alu_result[15]</A> = DFFEAS(<A HREF="#ZD1L367">ZD1L367</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_alu_result[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17] at FF_X33_Y13_N1
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[17]">ZD1_W_alu_result[17]</A> = DFFEAS(<A HREF="#ZD1L369">ZD1L369</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_alu_result[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16] at FF_X33_Y13_N49
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[16]">ZD1_W_alu_result[16]</A> = DFFEAS(<A HREF="#ZD1L368">ZD1L368</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_alu_result[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7] at FF_X30_Y15_N5
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[7]">ZD1_W_alu_result[7]</A> = DFFEAS(<A HREF="#ZD1L359">ZD1L359</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_alu_result[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8] at FF_X30_Y15_N2
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[8]">ZD1_W_alu_result[8]</A> = DFFEAS(<A HREF="#ZD1L360">ZD1L360</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_alu_result[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9] at FF_X30_Y15_N44
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[9]">ZD1_W_alu_result[9]</A> = DFFEAS(<A HREF="#ZD1L361">ZD1L361</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_alu_result[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10] at FF_X30_Y15_N37
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[10]">ZD1_W_alu_result[10]</A> = DFFEAS(<A HREF="#ZD1L362">ZD1L362</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_alu_result[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11] at FF_X30_Y15_N59
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[11]">ZD1_W_alu_result[11]</A> = DFFEAS(<A HREF="#ZD1L363">ZD1L363</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_alu_result[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12] at FF_X30_Y15_N56
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[12]">ZD1_W_alu_result[12]</A> = DFFEAS(<A HREF="#ZD1L364">ZD1L364</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_alu_result[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2] at FF_X33_Y13_N22
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> = DFFEAS(<A HREF="#ZD1L354">ZD1L354</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_alu_result[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3] at FF_X33_Y14_N8
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> = DFFEAS(<A HREF="#ZD1L355">ZD1L355</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --AC1_middle_of_high_level is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level at FF_X16_Y4_N46
<P> --register power-up is low

<P><A NAME="AC1_middle_of_high_level">AC1_middle_of_high_level</A> = DFFEAS(<A HREF="#AC1L61">AC1L61</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_s_serial_protocol.STATE_5_STOP_BIT is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT at FF_X16_Y5_N1
<P> --register power-up is low

<P><A NAME="XB1_s_serial_protocol.STATE_5_STOP_BIT">XB1_s_serial_protocol.STATE_5_STOP_BIT</A> = DFFEAS(<A HREF="#XB1L6">XB1L6</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_transfer_complete is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|transfer_complete at FF_X16_Y8_N41
<P> --register power-up is low

<P><A NAME="XB1_transfer_complete">XB1_transfer_complete</A> = DFFEAS(<A HREF="#XB1L158">XB1L158</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --VB1_auto_init_complete is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_complete at FF_X21_Y6_N52
<P> --register power-up is low

<P><A NAME="VB1_auto_init_complete">VB1_auto_init_complete</A> = DFFEAS(<A HREF="#VB1L10">VB1L10</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --VB1_transfer_data is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|transfer_data at FF_X16_Y8_N32
<P> --register power-up is low

<P><A NAME="VB1_transfer_data">VB1_transfer_data</A> = DFFEAS(<A HREF="#VB1L6">VB1L6</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --BC1_td_shift[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0] at FF_X3_Y4_N41
<P> --register power-up is low

<P><A NAME="BC1_td_shift[0]">BC1_td_shift[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L77">BC1L77</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, GND, <A HREF="#BC1L65">BC1L65</A>);


<P> --VE1_sr[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1] at FF_X2_Y6_N2
<P> --register power-up is low

<P><A NAME="VE1_sr[1]">VE1_sr[1]</A> = DFFEAS(<A HREF="#VE1L60">VE1L60</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L27">VE1L27</A>,  ,  , <A HREF="#VE1L26">VE1L26</A>,  );


<P> --YC2_byteen_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[0] at FF_X28_Y8_N14
<P> --register power-up is low

<P><A NAME="YC2_byteen_reg[0]">YC2_byteen_reg[0]</A> = DFFEAS(<A HREF="#YC2L43">YC2L43</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>,  ,  , <A HREF="#YC2_use_reg">YC2_use_reg</A>,  );


<P> --YC2_byteen_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[1] at FF_X28_Y8_N43
<P> --register power-up is low

<P><A NAME="YC2_byteen_reg[1]">YC2_byteen_reg[1]</A> = DFFEAS(<A HREF="#YC2L46">YC2L46</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>,  ,  , <A HREF="#YC2_use_reg">YC2_use_reg</A>,  );


<P> --YC2_address_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[1] at FF_X30_Y7_N38
<P> --register power-up is low

<P><A NAME="YC2_address_reg[1]">YC2_address_reg[1]</A> = DFFEAS(<A HREF="#YC2L40">YC2L40</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , VCC,  ,  , !<A HREF="#YC2_use_reg">YC2_use_reg</A>);


<P> --S1_done_dac_channel_sync is nios_system:NiosII|nios_system_audio_0:audio_0|done_dac_channel_sync at FF_X17_Y10_N41
<P> --register power-up is low

<P><A NAME="S1_done_dac_channel_sync">S1_done_dac_channel_sync</A> = DFFEAS(<A HREF="#S1L16">S1L16</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  );


<P> --JB1_data_out_shift_reg[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[14] at FF_X13_Y9_N32
<P> --register power-up is low

<P><A NAME="JB1_data_out_shift_reg[14]">JB1_data_out_shift_reg[14]</A> = DFFEAS(<A HREF="#JB1L94">JB1L94</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#JB1L85">JB1L85</A>,  ,  , <A HREF="#JB1L83">JB1L83</A>,  );


<P> --AC1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~1 at LABCELL_X16_Y4_N30
<P><A NAME="AC1L2_adder_eqn">AC1L2_adder_eqn</A> = ( <A HREF="#AC1_clk_counter[11]">AC1_clk_counter[11]</A> ) + ( GND ) + ( <A HREF="#AC1L7">AC1L7</A> );
<P><A NAME="AC1L2">AC1L2</A> = SUM(<A HREF="#AC1L2_adder_eqn">AC1L2_adder_eqn</A>);


<P> --ZD1_E_shift_rot_result[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4] at FF_X31_Y15_N50
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[4]">ZD1_E_shift_rot_result[4]</A> = DFFEAS(<A HREF="#ZD1L492">ZD1L492</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[4]">ZD1_E_src1[4]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1L102 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1 at LABCELL_X35_Y15_N15
<P><A NAME="ZD1L102_adder_eqn">ZD1L102_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[4]">ZD1_E_src2[4]</A>) ) + ( <A HREF="#ZD1_E_src1[4]">ZD1_E_src1[4]</A> ) + ( <A HREF="#ZD1L207">ZD1L207</A> );
<P><A NAME="ZD1L102">ZD1L102</A> = SUM(<A HREF="#ZD1L102_adder_eqn">ZD1L102_adder_eqn</A>);

<P> --ZD1L103 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2 at LABCELL_X35_Y15_N15
<P><A NAME="ZD1L103_adder_eqn">ZD1L103_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[4]">ZD1_E_src2[4]</A>) ) + ( <A HREF="#ZD1_E_src1[4]">ZD1_E_src1[4]</A> ) + ( <A HREF="#ZD1L207">ZD1L207</A> );
<P><A NAME="ZD1L103">ZD1L103</A> = CARRY(<A HREF="#ZD1L103_adder_eqn">ZD1L103_adder_eqn</A>);


<P> --ZD1_E_shift_rot_result[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6] at FF_X31_Y15_N7
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[6]">ZD1_E_shift_rot_result[6]</A> = DFFEAS(<A HREF="#ZD1L494">ZD1L494</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[6]">ZD1_E_src1[6]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1_E_src2[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6] at FF_X36_Y13_N1
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[6]">ZD1_E_src2[6]</A> = DFFEAS(<A HREF="#ZD1L563">ZD1L563</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[6]">EE2_q_b[6]</A>,  , <A HREF="#ZD1L577">ZD1L577</A>, !<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A>);


<P> --ZD1L106 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5 at LABCELL_X35_Y15_N21
<P><A NAME="ZD1L106_adder_eqn">ZD1L106_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[6]">ZD1_E_src2[6]</A>) ) + ( <A HREF="#ZD1_E_src1[6]">ZD1_E_src1[6]</A> ) + ( <A HREF="#ZD1L111">ZD1L111</A> );
<P><A NAME="ZD1L106">ZD1L106</A> = SUM(<A HREF="#ZD1L106_adder_eqn">ZD1L106_adder_eqn</A>);

<P> --ZD1L107 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6 at LABCELL_X35_Y15_N21
<P><A NAME="ZD1L107_adder_eqn">ZD1L107_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[6]">ZD1_E_src2[6]</A>) ) + ( <A HREF="#ZD1_E_src1[6]">ZD1_E_src1[6]</A> ) + ( <A HREF="#ZD1L111">ZD1L111</A> );
<P><A NAME="ZD1L107">ZD1L107</A> = CARRY(<A HREF="#ZD1L107_adder_eqn">ZD1L107_adder_eqn</A>);


<P> --ZD1_E_shift_rot_result[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5] at FF_X31_Y15_N41
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[5]">ZD1_E_shift_rot_result[5]</A> = DFFEAS(<A HREF="#ZD1L493">ZD1L493</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[5]">ZD1_E_src1[5]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1_E_src2[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5] at FF_X36_Y13_N10
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[5]">ZD1_E_src2[5]</A> = DFFEAS(<A HREF="#ZD1L561">ZD1L561</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[5]">EE2_q_b[5]</A>,  , <A HREF="#ZD1L577">ZD1L577</A>, !<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A>);


<P> --ZD1L110 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9 at LABCELL_X35_Y15_N18
<P><A NAME="ZD1L110_adder_eqn">ZD1L110_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[5]">ZD1_E_src1[5]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[5]">ZD1_E_src2[5]</A>) ) + ( <A HREF="#ZD1L103">ZD1L103</A> );
<P><A NAME="ZD1L110">ZD1L110</A> = SUM(<A HREF="#ZD1L110_adder_eqn">ZD1L110_adder_eqn</A>);

<P> --ZD1L111 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10 at LABCELL_X35_Y15_N18
<P><A NAME="ZD1L111_adder_eqn">ZD1L111_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[5]">ZD1_E_src1[5]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[5]">ZD1_E_src2[5]</A>) ) + ( <A HREF="#ZD1L103">ZD1L103</A> );
<P><A NAME="ZD1L111">ZD1L111</A> = CARRY(<A HREF="#ZD1L111_adder_eqn">ZD1L111_adder_eqn</A>);


<P> --ZD1_E_shift_rot_result[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20] at FF_X34_Y14_N14
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[20]">ZD1_E_shift_rot_result[20]</A> = DFFEAS(<A HREF="#ZD1L508">ZD1L508</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[20]">ZD1_E_src1[20]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1_E_src2[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20] at FF_X35_Y13_N26
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[20]">ZD1_E_src2[20]</A> = DFFEAS(<A HREF="#ZD1L831">ZD1L831</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L843">ZD1L843</A>,  );


<P> --ZD1L114 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13 at LABCELL_X35_Y14_N3
<P><A NAME="ZD1L114_adder_eqn">ZD1L114_adder_eqn</A> = ( !<A HREF="#ZD1_E_src2[20]">ZD1_E_src2[20]</A> $ (!<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A>) ) + ( <A HREF="#ZD1_E_src1[20]">ZD1_E_src1[20]</A> ) + ( <A HREF="#ZD1L131">ZD1L131</A> );
<P><A NAME="ZD1L114">ZD1L114</A> = SUM(<A HREF="#ZD1L114_adder_eqn">ZD1L114_adder_eqn</A>);

<P> --ZD1L115 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14 at LABCELL_X35_Y14_N3
<P><A NAME="ZD1L115_adder_eqn">ZD1L115_adder_eqn</A> = ( !<A HREF="#ZD1_E_src2[20]">ZD1_E_src2[20]</A> $ (!<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A>) ) + ( <A HREF="#ZD1_E_src1[20]">ZD1_E_src1[20]</A> ) + ( <A HREF="#ZD1L131">ZD1L131</A> );
<P><A NAME="ZD1L115">ZD1L115</A> = CARRY(<A HREF="#ZD1L115_adder_eqn">ZD1L115_adder_eqn</A>);


<P> --ZD1_E_shift_rot_result[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25] at FF_X34_Y14_N8
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[25]">ZD1_E_shift_rot_result[25]</A> = DFFEAS(<A HREF="#ZD1L513">ZD1L513</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[25]">ZD1_E_src1[25]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1_E_src2[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25] at FF_X35_Y13_N34
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[25]">ZD1_E_src2[25]</A> = DFFEAS(<A HREF="#ZD1L836">ZD1L836</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L843">ZD1L843</A>,  );


<P> --ZD1L118 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17 at LABCELL_X35_Y14_N18
<P><A NAME="ZD1L118_adder_eqn">ZD1L118_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[25]">ZD1_E_src1[25]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[25]">ZD1_E_src2[25]</A>) ) + ( <A HREF="#ZD1L147">ZD1L147</A> );
<P><A NAME="ZD1L118">ZD1L118</A> = SUM(<A HREF="#ZD1L118_adder_eqn">ZD1L118_adder_eqn</A>);

<P> --ZD1L119 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18 at LABCELL_X35_Y14_N18
<P><A NAME="ZD1L119_adder_eqn">ZD1L119_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[25]">ZD1_E_src1[25]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[25]">ZD1_E_src2[25]</A>) ) + ( <A HREF="#ZD1L147">ZD1L147</A> );
<P><A NAME="ZD1L119">ZD1L119</A> = CARRY(<A HREF="#ZD1L119_adder_eqn">ZD1L119_adder_eqn</A>);


<P> --ZD1_E_shift_rot_result[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21] at FF_X34_Y14_N53
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[21]">ZD1_E_shift_rot_result[21]</A> = DFFEAS(<A HREF="#ZD1L509">ZD1L509</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[21]">ZD1_E_src1[21]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1_E_src2[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21] at FF_X35_Y13_N37
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[21]">ZD1_E_src2[21]</A> = DFFEAS(<A HREF="#ZD1L832">ZD1L832</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L843">ZD1L843</A>,  );


<P> --ZD1L122 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21 at LABCELL_X35_Y14_N6
<P><A NAME="ZD1L122_adder_eqn">ZD1L122_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[21]">ZD1_E_src1[21]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[21]">ZD1_E_src2[21]</A>) ) + ( <A HREF="#ZD1L115">ZD1L115</A> );
<P><A NAME="ZD1L122">ZD1L122</A> = SUM(<A HREF="#ZD1L122_adder_eqn">ZD1L122_adder_eqn</A>);

<P> --ZD1L123 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22 at LABCELL_X35_Y14_N6
<P><A NAME="ZD1L123_adder_eqn">ZD1L123_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[21]">ZD1_E_src1[21]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[21]">ZD1_E_src2[21]</A>) ) + ( <A HREF="#ZD1L115">ZD1L115</A> );
<P><A NAME="ZD1L123">ZD1L123</A> = CARRY(<A HREF="#ZD1L123_adder_eqn">ZD1L123_adder_eqn</A>);


<P> --ZD1_E_shift_rot_result[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18] at FF_X36_Y15_N17
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[18]">ZD1_E_shift_rot_result[18]</A> = DFFEAS(<A HREF="#ZD1L506">ZD1L506</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[18]">ZD1_E_src1[18]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1_E_src2[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18] at FF_X35_Y13_N20
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[18]">ZD1_E_src2[18]</A> = DFFEAS(<A HREF="#ZD1L829">ZD1L829</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L843">ZD1L843</A>,  );


<P> --ZD1L126 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25 at LABCELL_X35_Y15_N57
<P><A NAME="ZD1L126_adder_eqn">ZD1L126_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[18]">ZD1_E_src2[18]</A>) ) + ( <A HREF="#ZD1_E_src1[18]">ZD1_E_src1[18]</A> ) + ( <A HREF="#ZD1L163">ZD1L163</A> );
<P><A NAME="ZD1L126">ZD1L126</A> = SUM(<A HREF="#ZD1L126_adder_eqn">ZD1L126_adder_eqn</A>);

<P> --ZD1L127 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26 at LABCELL_X35_Y15_N57
<P><A NAME="ZD1L127_adder_eqn">ZD1L127_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[18]">ZD1_E_src2[18]</A>) ) + ( <A HREF="#ZD1_E_src1[18]">ZD1_E_src1[18]</A> ) + ( <A HREF="#ZD1L163">ZD1L163</A> );
<P><A NAME="ZD1L127">ZD1L127</A> = CARRY(<A HREF="#ZD1L127_adder_eqn">ZD1L127_adder_eqn</A>);


<P> --ZD1_E_shift_rot_result[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19] at FF_X36_Y15_N8
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[19]">ZD1_E_shift_rot_result[19]</A> = DFFEAS(<A HREF="#ZD1L507">ZD1L507</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[19]">ZD1_E_src1[19]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1_E_src2[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19] at FF_X35_Y13_N22
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[19]">ZD1_E_src2[19]</A> = DFFEAS(<A HREF="#ZD1L830">ZD1L830</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L843">ZD1L843</A>,  );


<P> --ZD1L130 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29 at LABCELL_X35_Y14_N0
<P><A NAME="ZD1L130_adder_eqn">ZD1L130_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[19]">ZD1_E_src1[19]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[19]">ZD1_E_src2[19]</A>) ) + ( <A HREF="#ZD1L127">ZD1L127</A> );
<P><A NAME="ZD1L130">ZD1L130</A> = SUM(<A HREF="#ZD1L130_adder_eqn">ZD1L130_adder_eqn</A>);

<P> --ZD1L131 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30 at LABCELL_X35_Y14_N0
<P><A NAME="ZD1L131_adder_eqn">ZD1L131_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[19]">ZD1_E_src1[19]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[19]">ZD1_E_src2[19]</A>) ) + ( <A HREF="#ZD1L127">ZD1L127</A> );
<P><A NAME="ZD1L131">ZD1L131</A> = CARRY(<A HREF="#ZD1L131_adder_eqn">ZD1L131_adder_eqn</A>);


<P> --ZD1_E_shift_rot_result[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22] at FF_X34_Y14_N47
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[22]">ZD1_E_shift_rot_result[22]</A> = DFFEAS(<A HREF="#ZD1L510">ZD1L510</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[22]">ZD1_E_src1[22]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1_E_src2[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22] at FF_X35_Y13_N14
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[22]">ZD1_E_src2[22]</A> = DFFEAS(<A HREF="#ZD1L833">ZD1L833</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L843">ZD1L843</A>,  );


<P> --ZD1L134 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33 at LABCELL_X35_Y14_N9
<P><A NAME="ZD1L134_adder_eqn">ZD1L134_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[22]">ZD1_E_src2[22]</A>) ) + ( <A HREF="#ZD1_E_src1[22]">ZD1_E_src1[22]</A> ) + ( <A HREF="#ZD1L123">ZD1L123</A> );
<P><A NAME="ZD1L134">ZD1L134</A> = SUM(<A HREF="#ZD1L134_adder_eqn">ZD1L134_adder_eqn</A>);

<P> --ZD1L135 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34 at LABCELL_X35_Y14_N9
<P><A NAME="ZD1L135_adder_eqn">ZD1L135_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[22]">ZD1_E_src2[22]</A>) ) + ( <A HREF="#ZD1_E_src1[22]">ZD1_E_src1[22]</A> ) + ( <A HREF="#ZD1L123">ZD1L123</A> );
<P><A NAME="ZD1L135">ZD1L135</A> = CARRY(<A HREF="#ZD1L135_adder_eqn">ZD1L135_adder_eqn</A>);


<P> --ZD1_E_shift_rot_result[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23] at FF_X34_Y14_N41
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[23]">ZD1_E_shift_rot_result[23]</A> = DFFEAS(<A HREF="#ZD1L511">ZD1L511</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[23]">ZD1_E_src1[23]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1_E_src2[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23] at FF_X35_Y13_N16
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[23]">ZD1_E_src2[23]</A> = DFFEAS(<A HREF="#ZD1L834">ZD1L834</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L843">ZD1L843</A>,  );


<P> --ZD1L138 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37 at LABCELL_X35_Y14_N12
<P><A NAME="ZD1L138_adder_eqn">ZD1L138_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[23]">ZD1_E_src1[23]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[23]">ZD1_E_src2[23]</A>) ) + ( <A HREF="#ZD1L135">ZD1L135</A> );
<P><A NAME="ZD1L138">ZD1L138</A> = SUM(<A HREF="#ZD1L138_adder_eqn">ZD1L138_adder_eqn</A>);

<P> --ZD1L139 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38 at LABCELL_X35_Y14_N12
<P><A NAME="ZD1L139_adder_eqn">ZD1L139_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[23]">ZD1_E_src1[23]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[23]">ZD1_E_src2[23]</A>) ) + ( <A HREF="#ZD1L135">ZD1L135</A> );
<P><A NAME="ZD1L139">ZD1L139</A> = CARRY(<A HREF="#ZD1L139_adder_eqn">ZD1L139_adder_eqn</A>);


<P> --ZD1_E_shift_rot_result[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26] at FF_X34_Y14_N31
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[26]">ZD1_E_shift_rot_result[26]</A> = DFFEAS(<A HREF="#ZD1L514">ZD1L514</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[26]">ZD1_E_src1[26]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1_E_src2[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26] at FF_X35_Y13_N43
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[26]">ZD1_E_src2[26]</A> = DFFEAS(<A HREF="#ZD1L837">ZD1L837</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L843">ZD1L843</A>,  );


<P> --ZD1L142 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41 at LABCELL_X35_Y14_N21
<P><A NAME="ZD1L142_adder_eqn">ZD1L142_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[26]">ZD1_E_src1[26]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[26]">ZD1_E_src2[26]</A>) ) + ( <A HREF="#ZD1L119">ZD1L119</A> );
<P><A NAME="ZD1L142">ZD1L142</A> = SUM(<A HREF="#ZD1L142_adder_eqn">ZD1L142_adder_eqn</A>);

<P> --ZD1L143 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42 at LABCELL_X35_Y14_N21
<P><A NAME="ZD1L143_adder_eqn">ZD1L143_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[26]">ZD1_E_src1[26]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[26]">ZD1_E_src2[26]</A>) ) + ( <A HREF="#ZD1L119">ZD1L119</A> );
<P><A NAME="ZD1L143">ZD1L143</A> = CARRY(<A HREF="#ZD1L143_adder_eqn">ZD1L143_adder_eqn</A>);


<P> --ZD1_E_shift_rot_result[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24] at FF_X34_Y14_N35
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[24]">ZD1_E_shift_rot_result[24]</A> = DFFEAS(<A HREF="#ZD1L512">ZD1L512</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[24]">ZD1_E_src1[24]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1_E_src2[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24] at FF_X35_Y13_N46
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[24]">ZD1_E_src2[24]</A> = DFFEAS(<A HREF="#ZD1L835">ZD1L835</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L843">ZD1L843</A>,  );


<P> --ZD1L146 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45 at LABCELL_X35_Y14_N15
<P><A NAME="ZD1L146_adder_eqn">ZD1L146_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[24]">ZD1_E_src2[24]</A>) ) + ( <A HREF="#ZD1_E_src1[24]">ZD1_E_src1[24]</A> ) + ( <A HREF="#ZD1L139">ZD1L139</A> );
<P><A NAME="ZD1L146">ZD1L146</A> = SUM(<A HREF="#ZD1L146_adder_eqn">ZD1L146_adder_eqn</A>);

<P> --ZD1L147 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46 at LABCELL_X35_Y14_N15
<P><A NAME="ZD1L147_adder_eqn">ZD1L147_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[24]">ZD1_E_src2[24]</A>) ) + ( <A HREF="#ZD1_E_src1[24]">ZD1_E_src1[24]</A> ) + ( <A HREF="#ZD1L139">ZD1L139</A> );
<P><A NAME="ZD1L147">ZD1L147</A> = CARRY(<A HREF="#ZD1L147_adder_eqn">ZD1L147_adder_eqn</A>);


<P> --ZD1_E_shift_rot_result[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13] at FF_X36_Y15_N5
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[13]">ZD1_E_shift_rot_result[13]</A> = DFFEAS(<A HREF="#ZD1L501">ZD1L501</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[13]">ZD1_E_src1[13]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1_E_src2[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13] at FF_X36_Y13_N37
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[13]">ZD1_E_src2[13]</A> = DFFEAS(<A HREF="#ZD1L578">ZD1L578</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[13]">EE2_q_b[13]</A>,  , <A HREF="#ZD1L577">ZD1L577</A>, !<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A>);


<P> --ZD1L150 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49 at LABCELL_X35_Y15_N42
<P><A NAME="ZD1L150_adder_eqn">ZD1L150_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[13]">ZD1_E_src2[13]</A>) ) + ( <A HREF="#ZD1_E_src1[13]">ZD1_E_src1[13]</A> ) + ( <A HREF="#ZD1L191">ZD1L191</A> );
<P><A NAME="ZD1L150">ZD1L150</A> = SUM(<A HREF="#ZD1L150_adder_eqn">ZD1L150_adder_eqn</A>);

<P> --ZD1L151 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50 at LABCELL_X35_Y15_N42
<P><A NAME="ZD1L151_adder_eqn">ZD1L151_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[13]">ZD1_E_src2[13]</A>) ) + ( <A HREF="#ZD1_E_src1[13]">ZD1_E_src1[13]</A> ) + ( <A HREF="#ZD1L191">ZD1L191</A> );
<P><A NAME="ZD1L151">ZD1L151</A> = CARRY(<A HREF="#ZD1L151_adder_eqn">ZD1L151_adder_eqn</A>);


<P> --ZD1_E_shift_rot_result[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14] at FF_X36_Y15_N55
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[14]">ZD1_E_shift_rot_result[14]</A> = DFFEAS(<A HREF="#ZD1L502">ZD1L502</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[14]">ZD1_E_src1[14]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1_E_src2[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14] at FF_X36_Y13_N58
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[14]">ZD1_E_src2[14]</A> = DFFEAS(<A HREF="#ZD1L580">ZD1L580</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[14]">EE2_q_b[14]</A>,  , <A HREF="#ZD1L577">ZD1L577</A>, !<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A>);


<P> --ZD1L154 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53 at LABCELL_X35_Y15_N45
<P><A NAME="ZD1L154_adder_eqn">ZD1L154_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[14]">ZD1_E_src1[14]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[14]">ZD1_E_src2[14]</A>) ) + ( <A HREF="#ZD1L151">ZD1L151</A> );
<P><A NAME="ZD1L154">ZD1L154</A> = SUM(<A HREF="#ZD1L154_adder_eqn">ZD1L154_adder_eqn</A>);

<P> --ZD1L155 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54 at LABCELL_X35_Y15_N45
<P><A NAME="ZD1L155_adder_eqn">ZD1L155_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[14]">ZD1_E_src1[14]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[14]">ZD1_E_src2[14]</A>) ) + ( <A HREF="#ZD1L151">ZD1L151</A> );
<P><A NAME="ZD1L155">ZD1L155</A> = CARRY(<A HREF="#ZD1L155_adder_eqn">ZD1L155_adder_eqn</A>);


<P> --ZD1_E_shift_rot_result[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15] at FF_X36_Y15_N38
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[15]">ZD1_E_shift_rot_result[15]</A> = DFFEAS(<A HREF="#ZD1L503">ZD1L503</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[15]">ZD1_E_src1[15]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1_E_src2[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15] at FF_X36_Y13_N25
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[15]">ZD1_E_src2[15]</A> = DFFEAS(<A HREF="#ZD1L582">ZD1L582</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[15]">EE2_q_b[15]</A>,  , <A HREF="#ZD1L577">ZD1L577</A>, !<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A>);


<P> --ZD1L158 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57 at LABCELL_X35_Y15_N48
<P><A NAME="ZD1L158_adder_eqn">ZD1L158_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[15]">ZD1_E_src2[15]</A>) ) + ( <A HREF="#ZD1_E_src1[15]">ZD1_E_src1[15]</A> ) + ( <A HREF="#ZD1L155">ZD1L155</A> );
<P><A NAME="ZD1L158">ZD1L158</A> = SUM(<A HREF="#ZD1L158_adder_eqn">ZD1L158_adder_eqn</A>);

<P> --ZD1L159 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58 at LABCELL_X35_Y15_N48
<P><A NAME="ZD1L159_adder_eqn">ZD1L159_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[15]">ZD1_E_src2[15]</A>) ) + ( <A HREF="#ZD1_E_src1[15]">ZD1_E_src1[15]</A> ) + ( <A HREF="#ZD1L155">ZD1L155</A> );
<P><A NAME="ZD1L159">ZD1L159</A> = CARRY(<A HREF="#ZD1L159_adder_eqn">ZD1L159_adder_eqn</A>);


<P> --ZD1_E_shift_rot_result[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17] at FF_X36_Y15_N14
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[17]">ZD1_E_shift_rot_result[17]</A> = DFFEAS(<A HREF="#ZD1L505">ZD1L505</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[17]">ZD1_E_src1[17]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1_E_src2[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17] at FF_X35_Y13_N1
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[17]">ZD1_E_src2[17]</A> = DFFEAS(<A HREF="#ZD1L828">ZD1L828</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L843">ZD1L843</A>,  );


<P> --ZD1L162 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61 at LABCELL_X35_Y15_N54
<P><A NAME="ZD1L162_adder_eqn">ZD1L162_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[17]">ZD1_E_src2[17]</A>) ) + ( <A HREF="#ZD1_E_src1[17]">ZD1_E_src1[17]</A> ) + ( <A HREF="#ZD1L167">ZD1L167</A> );
<P><A NAME="ZD1L162">ZD1L162</A> = SUM(<A HREF="#ZD1L162_adder_eqn">ZD1L162_adder_eqn</A>);

<P> --ZD1L163 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~62 at LABCELL_X35_Y15_N54
<P><A NAME="ZD1L163_adder_eqn">ZD1L163_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[17]">ZD1_E_src2[17]</A>) ) + ( <A HREF="#ZD1_E_src1[17]">ZD1_E_src1[17]</A> ) + ( <A HREF="#ZD1L167">ZD1L167</A> );
<P><A NAME="ZD1L163">ZD1L163</A> = CARRY(<A HREF="#ZD1L163_adder_eqn">ZD1L163_adder_eqn</A>);


<P> --ZD1_E_shift_rot_result[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16] at FF_X36_Y15_N46
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[16]">ZD1_E_shift_rot_result[16]</A> = DFFEAS(<A HREF="#ZD1L504">ZD1L504</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[16]">ZD1_E_src1[16]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1_E_src2[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16] at FF_X35_Y13_N5
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[16]">ZD1_E_src2[16]</A> = DFFEAS(<A HREF="#ZD1L827">ZD1L827</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L843">ZD1L843</A>,  );


<P> --ZD1L166 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65 at LABCELL_X35_Y15_N51
<P><A NAME="ZD1L166_adder_eqn">ZD1L166_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[16]">ZD1_E_src2[16]</A>) ) + ( <A HREF="#ZD1_E_src1[16]">ZD1_E_src1[16]</A> ) + ( <A HREF="#ZD1L159">ZD1L159</A> );
<P><A NAME="ZD1L166">ZD1L166</A> = SUM(<A HREF="#ZD1L166_adder_eqn">ZD1L166_adder_eqn</A>);

<P> --ZD1L167 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~66 at LABCELL_X35_Y15_N51
<P><A NAME="ZD1L167_adder_eqn">ZD1L167_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[16]">ZD1_E_src2[16]</A>) ) + ( <A HREF="#ZD1_E_src1[16]">ZD1_E_src1[16]</A> ) + ( <A HREF="#ZD1L159">ZD1L159</A> );
<P><A NAME="ZD1L167">ZD1L167</A> = CARRY(<A HREF="#ZD1L167_adder_eqn">ZD1L167_adder_eqn</A>);


<P> --ZD1_E_shift_rot_result[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7] at FF_X31_Y15_N10
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[7]">ZD1_E_shift_rot_result[7]</A> = DFFEAS(<A HREF="#ZD1L495">ZD1L495</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[7]">ZD1_E_src1[7]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1_E_src2[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7] at FF_X36_Y13_N19
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[7]">ZD1_E_src2[7]</A> = DFFEAS(<A HREF="#ZD1L565">ZD1L565</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[7]">EE2_q_b[7]</A>,  , <A HREF="#ZD1L577">ZD1L577</A>, !<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A>);


<P> --ZD1L170 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69 at LABCELL_X35_Y15_N24
<P><A NAME="ZD1L170_adder_eqn">ZD1L170_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[7]">ZD1_E_src1[7]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[7]">ZD1_E_src2[7]</A>) ) + ( <A HREF="#ZD1L107">ZD1L107</A> );
<P><A NAME="ZD1L170">ZD1L170</A> = SUM(<A HREF="#ZD1L170_adder_eqn">ZD1L170_adder_eqn</A>);

<P> --ZD1L171 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70 at LABCELL_X35_Y15_N24
<P><A NAME="ZD1L171_adder_eqn">ZD1L171_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[7]">ZD1_E_src1[7]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[7]">ZD1_E_src2[7]</A>) ) + ( <A HREF="#ZD1L107">ZD1L107</A> );
<P><A NAME="ZD1L171">ZD1L171</A> = CARRY(<A HREF="#ZD1L171_adder_eqn">ZD1L171_adder_eqn</A>);


<P> --ZD1_E_shift_rot_result[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8] at FF_X31_Y15_N20
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[8]">ZD1_E_shift_rot_result[8]</A> = DFFEAS(<A HREF="#ZD1L496">ZD1L496</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[8]">ZD1_E_src1[8]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1_E_src2[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8] at FF_X36_Y13_N49
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[8]">ZD1_E_src2[8]</A> = DFFEAS(<A HREF="#ZD1L567">ZD1L567</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[8]">EE2_q_b[8]</A>,  , <A HREF="#ZD1L577">ZD1L577</A>, !<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A>);


<P> --ZD1L174 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~73 at LABCELL_X35_Y15_N27
<P><A NAME="ZD1L174_adder_eqn">ZD1L174_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[8]">ZD1_E_src2[8]</A>) ) + ( <A HREF="#ZD1_E_src1[8]">ZD1_E_src1[8]</A> ) + ( <A HREF="#ZD1L171">ZD1L171</A> );
<P><A NAME="ZD1L174">ZD1L174</A> = SUM(<A HREF="#ZD1L174_adder_eqn">ZD1L174_adder_eqn</A>);

<P> --ZD1L175 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74 at LABCELL_X35_Y15_N27
<P><A NAME="ZD1L175_adder_eqn">ZD1L175_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[8]">ZD1_E_src2[8]</A>) ) + ( <A HREF="#ZD1_E_src1[8]">ZD1_E_src1[8]</A> ) + ( <A HREF="#ZD1L171">ZD1L171</A> );
<P><A NAME="ZD1L175">ZD1L175</A> = CARRY(<A HREF="#ZD1L175_adder_eqn">ZD1L175_adder_eqn</A>);


<P> --ZD1_E_shift_rot_result[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9] at FF_X31_Y15_N22
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[9]">ZD1_E_shift_rot_result[9]</A> = DFFEAS(<A HREF="#ZD1L497">ZD1L497</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[9]">ZD1_E_src1[9]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1_E_src2[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9] at FF_X36_Y13_N34
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[9]">ZD1_E_src2[9]</A> = DFFEAS(<A HREF="#ZD1L569">ZD1L569</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[9]">EE2_q_b[9]</A>,  , <A HREF="#ZD1L577">ZD1L577</A>, !<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A>);


<P> --ZD1L178 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~77 at LABCELL_X35_Y15_N30
<P><A NAME="ZD1L178_adder_eqn">ZD1L178_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[9]">ZD1_E_src2[9]</A>) ) + ( <A HREF="#ZD1_E_src1[9]">ZD1_E_src1[9]</A> ) + ( <A HREF="#ZD1L175">ZD1L175</A> );
<P><A NAME="ZD1L178">ZD1L178</A> = SUM(<A HREF="#ZD1L178_adder_eqn">ZD1L178_adder_eqn</A>);

<P> --ZD1L179 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78 at LABCELL_X35_Y15_N30
<P><A NAME="ZD1L179_adder_eqn">ZD1L179_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[9]">ZD1_E_src2[9]</A>) ) + ( <A HREF="#ZD1_E_src1[9]">ZD1_E_src1[9]</A> ) + ( <A HREF="#ZD1L175">ZD1L175</A> );
<P><A NAME="ZD1L179">ZD1L179</A> = CARRY(<A HREF="#ZD1L179_adder_eqn">ZD1L179_adder_eqn</A>);


<P> --ZD1_E_shift_rot_result[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10] at FF_X31_Y15_N14
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[10]">ZD1_E_shift_rot_result[10]</A> = DFFEAS(<A HREF="#ZD1L498">ZD1L498</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[10]">ZD1_E_src1[10]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1_E_src2[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10] at FF_X36_Y13_N13
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[10]">ZD1_E_src2[10]</A> = DFFEAS(<A HREF="#ZD1L571">ZD1L571</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[10]">EE2_q_b[10]</A>,  , <A HREF="#ZD1L577">ZD1L577</A>, !<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A>);


<P> --ZD1L182 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81 at LABCELL_X35_Y15_N33
<P><A NAME="ZD1L182_adder_eqn">ZD1L182_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[10]">ZD1_E_src1[10]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[10]">ZD1_E_src2[10]</A>) ) + ( <A HREF="#ZD1L179">ZD1L179</A> );
<P><A NAME="ZD1L182">ZD1L182</A> = SUM(<A HREF="#ZD1L182_adder_eqn">ZD1L182_adder_eqn</A>);

<P> --ZD1L183 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82 at LABCELL_X35_Y15_N33
<P><A NAME="ZD1L183_adder_eqn">ZD1L183_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[10]">ZD1_E_src1[10]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[10]">ZD1_E_src2[10]</A>) ) + ( <A HREF="#ZD1L179">ZD1L179</A> );
<P><A NAME="ZD1L183">ZD1L183</A> = CARRY(<A HREF="#ZD1L183_adder_eqn">ZD1L183_adder_eqn</A>);


<P> --ZD1_E_shift_rot_result[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11] at FF_X36_Y15_N53
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[11]">ZD1_E_shift_rot_result[11]</A> = DFFEAS(<A HREF="#ZD1L499">ZD1L499</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[11]">ZD1_E_src1[11]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1_E_src2[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11] at FF_X36_Y13_N17
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[11]">ZD1_E_src2[11]</A> = DFFEAS(<A HREF="#ZD1L573">ZD1L573</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[11]">EE2_q_b[11]</A>,  , <A HREF="#ZD1L577">ZD1L577</A>, !<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A>);


<P> --ZD1L186 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85 at LABCELL_X35_Y15_N36
<P><A NAME="ZD1L186_adder_eqn">ZD1L186_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[11]">ZD1_E_src1[11]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[11]">ZD1_E_src2[11]</A>) ) + ( <A HREF="#ZD1L183">ZD1L183</A> );
<P><A NAME="ZD1L186">ZD1L186</A> = SUM(<A HREF="#ZD1L186_adder_eqn">ZD1L186_adder_eqn</A>);

<P> --ZD1L187 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86 at LABCELL_X35_Y15_N36
<P><A NAME="ZD1L187_adder_eqn">ZD1L187_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[11]">ZD1_E_src1[11]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[11]">ZD1_E_src2[11]</A>) ) + ( <A HREF="#ZD1L183">ZD1L183</A> );
<P><A NAME="ZD1L187">ZD1L187</A> = CARRY(<A HREF="#ZD1L187_adder_eqn">ZD1L187_adder_eqn</A>);


<P> --ZD1_E_shift_rot_result[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12] at FF_X36_Y15_N2
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[12]">ZD1_E_shift_rot_result[12]</A> = DFFEAS(<A HREF="#ZD1L500">ZD1L500</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[12]">ZD1_E_src1[12]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1_E_src2[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12] at FF_X36_Y13_N22
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[12]">ZD1_E_src2[12]</A> = DFFEAS(<A HREF="#ZD1L575">ZD1L575</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[12]">EE2_q_b[12]</A>,  , <A HREF="#ZD1L577">ZD1L577</A>, !<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A>);


<P> --ZD1L190 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89 at LABCELL_X35_Y15_N39
<P><A NAME="ZD1L190_adder_eqn">ZD1L190_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[12]">ZD1_E_src1[12]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[12]">ZD1_E_src2[12]</A>) ) + ( <A HREF="#ZD1L187">ZD1L187</A> );
<P><A NAME="ZD1L190">ZD1L190</A> = SUM(<A HREF="#ZD1L190_adder_eqn">ZD1L190_adder_eqn</A>);

<P> --ZD1L191 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90 at LABCELL_X35_Y15_N39
<P><A NAME="ZD1L191_adder_eqn">ZD1L191_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[12]">ZD1_E_src1[12]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[12]">ZD1_E_src2[12]</A>) ) + ( <A HREF="#ZD1L187">ZD1L187</A> );
<P><A NAME="ZD1L191">ZD1L191</A> = CARRY(<A HREF="#ZD1L191_adder_eqn">ZD1L191_adder_eqn</A>);


<P> --ZD1_R_ctrl_st is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st at FF_X31_Y9_N4
<P> --register power-up is low

<P><A NAME="ZD1_R_ctrl_st">ZD1_R_ctrl_st</A> = DFFEAS(<A HREF="#ZD1L294">ZD1L294</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , !<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A>,  );


<P> --T1_s_serial_transfer.STATE_6_POST_READ is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_6_POST_READ at FF_X16_Y8_N13
<P> --register power-up is low

<P><A NAME="T1_s_serial_transfer.STATE_6_POST_READ">T1_s_serial_transfer.STATE_6_POST_READ</A> = DFFEAS(<A HREF="#T1L9">T1L9</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --ZD1_F_pc[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10] at FF_X34_Y15_N13
<P> --register power-up is low

<P><A NAME="ZD1_F_pc[10]">ZD1_F_pc[10]</A> = DFFEAS(<A HREF="#ZD1L734">ZD1L734</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>,  ,  , <A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A>,  );


<P> --ZD1_F_pc[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9] at FF_X34_Y15_N47
<P> --register power-up is low

<P><A NAME="ZD1_F_pc[9]">ZD1_F_pc[9]</A> = DFFEAS(<A HREF="#ZD1L733">ZD1L733</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>,  ,  , <A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A>,  );


<P> --ZD1_F_pc[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12] at FF_X34_Y15_N44
<P> --register power-up is low

<P><A NAME="ZD1_F_pc[12]">ZD1_F_pc[12]</A> = DFFEAS(<A HREF="#ZD1L736">ZD1L736</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>,  ,  , <A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A>,  );


<P> --ZD1_F_pc[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[23] at FF_X34_Y15_N17
<P> --register power-up is low

<P><A NAME="ZD1_F_pc[23]">ZD1_F_pc[23]</A> = DFFEAS(<A HREF="#ZD1L747">ZD1L747</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>,  ,  , <A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A>,  );


<P> --ZD1_F_pc[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[22] at FF_X34_Y15_N29
<P> --register power-up is low

<P><A NAME="ZD1_F_pc[22]">ZD1_F_pc[22]</A> = DFFEAS(<A HREF="#ZD1L746">ZD1L746</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>,  ,  , <A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A>,  );


<P> --ZD1_F_pc[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[21] at FF_X34_Y15_N26
<P> --register power-up is low

<P><A NAME="ZD1_F_pc[21]">ZD1_F_pc[21]</A> = DFFEAS(<A HREF="#ZD1L745">ZD1L745</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>,  ,  , <A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A>,  );


<P> --ZD1_F_pc[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[20] at FF_X34_Y15_N56
<P> --register power-up is low

<P><A NAME="ZD1_F_pc[20]">ZD1_F_pc[20]</A> = DFFEAS(<A HREF="#ZD1L744">ZD1L744</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>,  ,  , <A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A>,  );


<P> --ZD1_F_pc[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[19] at FF_X34_Y15_N59
<P> --register power-up is low

<P><A NAME="ZD1_F_pc[19]">ZD1_F_pc[19]</A> = DFFEAS(<A HREF="#ZD1L743">ZD1L743</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>,  ,  , <A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A>,  );


<P> --ZD1_F_pc[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[18] at FF_X34_Y15_N41
<P> --register power-up is low

<P><A NAME="ZD1_F_pc[18]">ZD1_F_pc[18]</A> = DFFEAS(<A HREF="#ZD1L742">ZD1L742</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>,  ,  , <A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A>,  );


<P> --ZD1_F_pc[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[17] at FF_X33_Y12_N14
<P> --register power-up is low

<P><A NAME="ZD1_F_pc[17]">ZD1_F_pc[17]</A> = DFFEAS(<A HREF="#ZD1L741">ZD1L741</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>,  ,  , <A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A>,  );


<P> --ZD1_F_pc[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[16] at FF_X34_Y15_N35
<P> --register power-up is low

<P><A NAME="ZD1_F_pc[16]">ZD1_F_pc[16]</A> = DFFEAS(<A HREF="#ZD1L740">ZD1L740</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>,  ,  , <A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A>,  );


<P> --ZD1_F_pc[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[15] at FF_X34_Y15_N49
<P> --register power-up is low

<P><A NAME="ZD1_F_pc[15]">ZD1_F_pc[15]</A> = DFFEAS(<A HREF="#ZD1L739">ZD1L739</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>,  ,  , <A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A>,  );


<P> --ZD1_F_pc[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13] at FF_X34_Y15_N19
<P> --register power-up is low

<P><A NAME="ZD1_F_pc[13]">ZD1_F_pc[13]</A> = DFFEAS(<A HREF="#ZD1L737">ZD1L737</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>,  ,  , <A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A>,  );


<P> --ZD1_F_pc[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11] at FF_X34_Y15_N52
<P> --register power-up is low

<P><A NAME="ZD1_F_pc[11]">ZD1_F_pc[11]</A> = DFFEAS(<A HREF="#ZD1L735">ZD1L735</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>,  ,  , <A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A>,  );


<P> --PC8_mem[0][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][87] at FF_X22_Y6_N1
<P> --register power-up is low

<P><A NAME="PC8_mem[0][87]">PC8_mem[0][87]</A> = DFFEAS(<A HREF="#PC8L14">PC8L14</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L1">PC8L1</A>, <A HREF="#PC8_mem[1][87]">PC8_mem[1][87]</A>,  ,  , <A HREF="#PC8_mem_used[1]">PC8_mem_used[1]</A>);


<P> --PC8_mem[0][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][19] at FF_X22_Y6_N10
<P> --register power-up is low

<P><A NAME="PC8_mem[0][19]">PC8_mem[0][19]</A> = DFFEAS(<A HREF="#PC8L10">PC8L10</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L1">PC8L1</A>, <A HREF="#PC8_mem[1][19]">PC8_mem[1][19]</A>,  ,  , <A HREF="#PC8_mem_used[1]">PC8_mem_used[1]</A>);


<P> --KD8_burst_uncompress_address_base[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] at FF_X23_Y8_N38
<P> --register power-up is low

<P><A NAME="KD8_burst_uncompress_address_base[1]">KD8_burst_uncompress_address_base[1]</A> = DFFEAS(<A HREF="#KD8L11">KD8L11</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#NC8L2">NC8L2</A>, <A HREF="#PC8_mem[0][19]">PC8_mem[0][19]</A>,  ,  , !<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A>);


<P> --KD8_burst_uncompress_address_offset[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] at FF_X23_Y8_N34
<P> --register power-up is low

<P><A NAME="KD8_burst_uncompress_address_offset[1]">KD8_burst_uncompress_address_offset[1]</A> = DFFEAS(<A HREF="#KD8L2">KD8L2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#NC8L2">NC8L2</A>, <A HREF="#A1L360">A1L360</A>,  ,  , !<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A>);


<P> --PC8_mem[0][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][88] at FF_X22_Y6_N16
<P> --register power-up is low

<P><A NAME="PC8_mem[0][88]">PC8_mem[0][88]</A> = DFFEAS(<A HREF="#PC8L16">PC8L16</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L1">PC8L1</A>, <A HREF="#PC8_mem[1][88]">PC8_mem[1][88]</A>,  ,  , <A HREF="#PC8_mem_used[1]">PC8_mem_used[1]</A>);


<P> --EE2_q_b[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X38_Y13_N0
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[0]">EE2_q_b[0]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[0];

<P> --EE2_q_b[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[31]">EE2_q_b[31]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[31];

<P> --EE2_q_b[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[30]">EE2_q_b[30]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[30];

<P> --EE2_q_b[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[29]">EE2_q_b[29]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[29];

<P> --EE2_q_b[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[28]">EE2_q_b[28]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[28];

<P> --EE2_q_b[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[27]">EE2_q_b[27]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[27];

<P> --EE2_q_b[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[26]">EE2_q_b[26]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[26];

<P> --EE2_q_b[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[25]">EE2_q_b[25]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[25];

<P> --EE2_q_b[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[24]">EE2_q_b[24]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[24];

<P> --EE2_q_b[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[23]">EE2_q_b[23]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[23];

<P> --EE2_q_b[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[22]">EE2_q_b[22]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[22];

<P> --EE2_q_b[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[21]">EE2_q_b[21]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[21];

<P> --EE2_q_b[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[20]">EE2_q_b[20]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[20];

<P> --EE2_q_b[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[19]">EE2_q_b[19]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[19];

<P> --EE2_q_b[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[18]">EE2_q_b[18]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[18];

<P> --EE2_q_b[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[17]">EE2_q_b[17]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[17];

<P> --EE2_q_b[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[16]">EE2_q_b[16]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[16];

<P> --EE2_q_b[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[15]">EE2_q_b[15]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[15];

<P> --EE2_q_b[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[14]">EE2_q_b[14]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[14];

<P> --EE2_q_b[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[13]">EE2_q_b[13]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[13];

<P> --EE2_q_b[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[12]">EE2_q_b[12]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[12];

<P> --EE2_q_b[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[11]">EE2_q_b[11]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[11];

<P> --EE2_q_b[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[10]">EE2_q_b[10]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[10];

<P> --EE2_q_b[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[9]">EE2_q_b[9]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[9];

<P> --EE2_q_b[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[8]">EE2_q_b[8]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[8];

<P> --EE2_q_b[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[7]">EE2_q_b[7]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[7];

<P> --EE2_q_b[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[6]">EE2_q_b[6]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[6];

<P> --EE2_q_b[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[5]">EE2_q_b[5]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[5];

<P> --EE2_q_b[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[4]">EE2_q_b[4]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[4];

<P> --EE2_q_b[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[3]">EE2_q_b[3]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[3];

<P> --EE2_q_b[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[2]">EE2_q_b[2]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[2];

<P> --EE2_q_b[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X38_Y13_N0
<P><A NAME="EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_data_in">EE2_q_b[0]_PORT_A_data_in</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_address">EE2_q_b[0]_PORT_A_address</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>, <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>, <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A>, <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>, <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>);
<P><A NAME="EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_address">EE2_q_b[0]_PORT_B_address</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_A_write_enable">EE2_q_b[0]_PORT_A_write_enable</A>, EE2_q_b[0]_clock_0, , , );
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE2_q_b[0]_PORT_B_read_enable">EE2_q_b[0]_PORT_B_read_enable</A>, EE2_q_b[0]_clock_1, , , );
<P><A NAME="EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE2_q_b[0]_PORT_A_data_in_reg">EE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE2_q_b[0]_PORT_A_address_reg">EE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_B_address_reg">EE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE2_q_b[0]_PORT_A_write_enable_reg">EE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_PORT_B_read_enable_reg">EE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE2_q_b[0]_clock_0">EE2_q_b[0]_clock_0</A>, <A HREF="#EE2_q_b[0]_clock_1">EE2_q_b[0]_clock_1</A>, <A HREF="#EE2_q_b[0]_clock_enable_0">EE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE2_q_b[1]">EE2_q_b[1]</A> = <A HREF="#EE2_q_b[0]_PORT_B_data_out">EE2_q_b[0]_PORT_B_data_out</A>[1];


<P> --ZD1L194 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93 at LABCELL_X35_Y15_N3
<P><A NAME="ZD1L194_adder_eqn">ZD1L194_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[0]">ZD1_E_src2[0]</A>) ) + ( <A HREF="#ZD1L522Q">ZD1L522Q</A> ) + ( <A HREF="#ZD1L211">ZD1L211</A> );
<P><A NAME="ZD1L194">ZD1L194</A> = SUM(<A HREF="#ZD1L194_adder_eqn">ZD1L194_adder_eqn</A>);

<P> --ZD1L195 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94 at LABCELL_X35_Y15_N3
<P><A NAME="ZD1L195_adder_eqn">ZD1L195_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[0]">ZD1_E_src2[0]</A>) ) + ( <A HREF="#ZD1L522Q">ZD1L522Q</A> ) + ( <A HREF="#ZD1L211">ZD1L211</A> );
<P><A NAME="ZD1L195">ZD1L195</A> = CARRY(<A HREF="#ZD1L195_adder_eqn">ZD1L195_adder_eqn</A>);


<P> --ZD1_D_iw[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0] at FF_X24_Y10_N37
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[0]">ZD1_D_iw[0]</A> = DFFEAS(<A HREF="#ZD1L657">ZD1L657</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  , <A HREF="#ZD1L1163">ZD1L1163</A>,  );


<P> --ZD1_D_iw[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2] at FF_X30_Y10_N2
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[2]">ZD1_D_iw[2]</A> = DFFEAS(<A HREF="#ZD1L659">ZD1L659</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  , <A HREF="#ZD1L1163">ZD1L1163</A>,  );


<P> --ZD1L198 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97 at LABCELL_X35_Y15_N6
<P><A NAME="ZD1L198_adder_eqn">ZD1L198_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[1]">ZD1_E_src1[1]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[1]">ZD1_E_src2[1]</A>) ) + ( <A HREF="#ZD1L195">ZD1L195</A> );
<P><A NAME="ZD1L198">ZD1L198</A> = SUM(<A HREF="#ZD1L198_adder_eqn">ZD1L198_adder_eqn</A>);

<P> --ZD1L199 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98 at LABCELL_X35_Y15_N6
<P><A NAME="ZD1L199_adder_eqn">ZD1L199_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[1]">ZD1_E_src1[1]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[1]">ZD1_E_src2[1]</A>) ) + ( <A HREF="#ZD1L195">ZD1L195</A> );
<P><A NAME="ZD1L199">ZD1L199</A> = CARRY(<A HREF="#ZD1L199_adder_eqn">ZD1L199_adder_eqn</A>);


<P> --ZD1_E_shift_rot_result[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2] at FF_X31_Y15_N46
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[2]">ZD1_E_shift_rot_result[2]</A> = DFFEAS(<A HREF="#ZD1L490">ZD1L490</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[2]">ZD1_E_src1[2]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1L202 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101 at LABCELL_X35_Y15_N9
<P><A NAME="ZD1L202_adder_eqn">ZD1L202_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[2]">ZD1_E_src1[2]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[2]">ZD1_E_src2[2]</A>) ) + ( <A HREF="#ZD1L199">ZD1L199</A> );
<P><A NAME="ZD1L202">ZD1L202</A> = SUM(<A HREF="#ZD1L202_adder_eqn">ZD1L202_adder_eqn</A>);

<P> --ZD1L203 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102 at LABCELL_X35_Y15_N9
<P><A NAME="ZD1L203_adder_eqn">ZD1L203_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[2]">ZD1_E_src1[2]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[2]">ZD1_E_src2[2]</A>) ) + ( <A HREF="#ZD1L199">ZD1L199</A> );
<P><A NAME="ZD1L203">ZD1L203</A> = CARRY(<A HREF="#ZD1L203_adder_eqn">ZD1L203_adder_eqn</A>);


<P> --ZD1_E_shift_rot_result[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3] at FF_X31_Y15_N37
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[3]">ZD1_E_shift_rot_result[3]</A> = DFFEAS(<A HREF="#ZD1L491">ZD1L491</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[3]">ZD1_E_src1[3]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1L206 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105 at LABCELL_X35_Y15_N12
<P><A NAME="ZD1L206_adder_eqn">ZD1L206_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[3]">ZD1_E_src1[3]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[3]">ZD1_E_src2[3]</A>) ) + ( <A HREF="#ZD1L203">ZD1L203</A> );
<P><A NAME="ZD1L206">ZD1L206</A> = SUM(<A HREF="#ZD1L206_adder_eqn">ZD1L206_adder_eqn</A>);

<P> --ZD1L207 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106 at LABCELL_X35_Y15_N12
<P><A NAME="ZD1L207_adder_eqn">ZD1L207_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[3]">ZD1_E_src1[3]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[3]">ZD1_E_src2[3]</A>) ) + ( <A HREF="#ZD1L203">ZD1L203</A> );
<P><A NAME="ZD1L207">ZD1L207</A> = CARRY(<A HREF="#ZD1L207_adder_eqn">ZD1L207_adder_eqn</A>);


<P> --AC1_clk_counter[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[5] at FF_X16_Y4_N14
<P> --register power-up is low

<P><A NAME="AC1_clk_counter[5]">AC1_clk_counter[5]</A> = DFFEAS(<A HREF="#AC1L10">AC1L10</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --AC1_clk_counter[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[1] at FF_X16_Y4_N2
<P> --register power-up is low

<P><A NAME="AC1_clk_counter[1]">AC1_clk_counter[1]</A> = DFFEAS(<A HREF="#AC1L14">AC1L14</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --AC1_clk_counter[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[6] at FF_X16_Y4_N17
<P> --register power-up is low

<P><A NAME="AC1_clk_counter[6]">AC1_clk_counter[6]</A> = DFFEAS(<A HREF="#AC1L18">AC1L18</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --AC1_clk_counter[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[4] at FF_X16_Y4_N11
<P> --register power-up is low

<P><A NAME="AC1_clk_counter[4]">AC1_clk_counter[4]</A> = DFFEAS(<A HREF="#AC1L22">AC1L22</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --AC1_clk_counter[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[3] at FF_X16_Y4_N8
<P> --register power-up is low

<P><A NAME="AC1_clk_counter[3]">AC1_clk_counter[3]</A> = DFFEAS(<A HREF="#AC1L26">AC1L26</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --AC1_clk_counter[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[2] at FF_X16_Y4_N4
<P> --register power-up is low

<P><A NAME="AC1_clk_counter[2]">AC1_clk_counter[2]</A> = DFFEAS(<A HREF="#AC1L30">AC1L30</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --AC1_clk_counter[10] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[10] at FF_X16_Y4_N28
<P> --register power-up is low

<P><A NAME="AC1_clk_counter[10]">AC1_clk_counter[10]</A> = DFFEAS(<A HREF="#AC1L6">AC1L6</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --AC1_clk_counter[9] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[9] at FF_X16_Y4_N26
<P> --register power-up is low

<P><A NAME="AC1_clk_counter[9]">AC1_clk_counter[9]</A> = DFFEAS(<A HREF="#AC1L34">AC1L34</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --AC1_clk_counter[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[8] at FF_X16_Y4_N23
<P> --register power-up is low

<P><A NAME="AC1_clk_counter[8]">AC1_clk_counter[8]</A> = DFFEAS(<A HREF="#AC1L38">AC1L38</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --AC1_clk_counter[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[7] at FF_X16_Y4_N20
<P> --register power-up is low

<P><A NAME="AC1_clk_counter[7]">AC1_clk_counter[7]</A> = DFFEAS(<A HREF="#AC1L42">AC1L42</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_s_serial_protocol.STATE_4_TRANSFER is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER at FF_X16_Y5_N58
<P> --register power-up is low

<P><A NAME="XB1_s_serial_protocol.STATE_4_TRANSFER">XB1_s_serial_protocol.STATE_4_TRANSFER</A> = DFFEAS(<A HREF="#XB1L5">XB1L5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --AC1_middle_of_low_level is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_low_level at FF_X16_Y4_N37
<P> --register power-up is low

<P><A NAME="AC1_middle_of_low_level">AC1_middle_of_low_level</A> = DFFEAS(<A HREF="#AC1L63">AC1L63</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_counter[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[4] at FF_X16_Y5_N53
<P> --register power-up is low

<P><A NAME="XB1_counter[4]">XB1_counter[4]</A> = DFFEAS(<A HREF="#XB1L17">XB1L17</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_counter[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[3] at FF_X16_Y5_N44
<P> --register power-up is low

<P><A NAME="XB1_counter[3]">XB1_counter[3]</A> = DFFEAS(<A HREF="#XB1L18">XB1L18</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_counter[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[2] at FF_X16_Y5_N26
<P> --register power-up is low

<P><A NAME="XB1_counter[2]">XB1_counter[2]</A> = DFFEAS(<A HREF="#XB1L19">XB1L19</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_counter[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[0] at FF_X16_Y5_N8
<P> --register power-up is low

<P><A NAME="XB1_counter[0]">XB1_counter[0]</A> = DFFEAS(<A HREF="#XB1L20">XB1L20</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_counter[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[1] at FF_X16_Y5_N29
<P> --register power-up is low

<P><A NAME="XB1_counter[1]">XB1_counter[1]</A> = DFFEAS(<A HREF="#XB1L21">XB1L21</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --VB1_rom_address[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[3] at FF_X21_Y6_N34
<P> --register power-up is low

<P><A NAME="VB1_rom_address[3]">VB1_rom_address[3]</A> = DFFEAS(<A HREF="#VB1L1">VB1L1</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#VB1L38">VB1L38</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --VB1_rom_address[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[1] at FF_X21_Y6_N16
<P> --register power-up is low

<P><A NAME="VB1_rom_address[1]">VB1_rom_address[1]</A> = DFFEAS(<A HREF="#VB1L2">VB1L2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#VB1L38">VB1L38</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --VB1_rom_address[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[2] at FF_X21_Y6_N19
<P> --register power-up is low

<P><A NAME="VB1_rom_address[2]">VB1_rom_address[2]</A> = DFFEAS(<A HREF="#VB1L3">VB1L3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#VB1L38">VB1L38</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --VB1_rom_address[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[4] at FF_X19_Y6_N1
<P> --register power-up is low

<P><A NAME="VB1_rom_address[4]">VB1_rom_address[4]</A> = DFFEAS(<A HREF="#VB1L4">VB1L4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#VB1L38">VB1L38</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --VB1_rom_address[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[5] at FF_X19_Y6_N8
<P> --register power-up is low

<P><A NAME="VB1_rom_address[5]">VB1_rom_address[5]</A> = DFFEAS(<A HREF="#VB1L5">VB1L5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#VB1L38">VB1L38</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --BC1_count[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1] at FF_X2_Y4_N53
<P> --register power-up is low

<P><A NAME="BC1_count[1]">BC1_count[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1_count[0]">BC1_count[0]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, GND, <A HREF="#BC1L65">BC1L65</A>);


<P> --BC1_td_shift[9] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9] at FF_X4_Y4_N29
<P> --register power-up is low

<P><A NAME="BC1_td_shift[9]">BC1_td_shift[9]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L78">BC1L78</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, <A HREF="#BC1L65">BC1L65</A>);


<P> --VE1_sr[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2] at FF_X2_Y6_N5
<P> --register power-up is low

<P><A NAME="VE1_sr[2]">VE1_sr[2]</A> = DFFEAS(<A HREF="#VE1L61">VE1L61</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L27">VE1L27</A>,  ,  , <A HREF="#VE1L26">VE1L26</A>,  );


<P> --HE1_break_readreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] at FF_X6_Y6_N49
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[0]">HE1_break_readreg[0]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>, <A HREF="#UE1_jdo[0]">UE1_jdo[0]</A>,  , <A HREF="#HE1L25">HE1L25</A>, VCC);


<P> --X1L368Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 at DDIOOECELL_X20_Y0_N39
<P> --register power-up is high

<P><A NAME="X1L368Q">X1L368Q</A> = DFFEAS(!<A HREF="#X1L228">X1L228</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , VCC, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , !<A HREF="#X1L347Q">X1L347Q</A>);


<P> --XB1_shiftreg_data[26] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[26] at FF_X15_Y7_N28
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_data[26]">XB1_shiftreg_data[26]</A> = DFFEAS(<A HREF="#XB1L70">XB1L70</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_s_serial_protocol.STATE_2_RESTART_BIT is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT at FF_X16_Y5_N13
<P> --register power-up is low

<P><A NAME="XB1_s_serial_protocol.STATE_2_RESTART_BIT">XB1_s_serial_protocol.STATE_2_RESTART_BIT</A> = DFFEAS(<A HREF="#XB1L3">XB1L3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_shiftreg_mask[26] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[26] at FF_X16_Y5_N50
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_mask[26]">XB1_shiftreg_mask[26]</A> = DFFEAS(<A HREF="#XB1L130">XB1L130</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --X1L2 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~1 at MLABCELL_X28_Y6_N21
<P><A NAME="X1L2_adder_eqn">X1L2_adder_eqn</A> = ( !<A HREF="#X1_refresh_counter[7]">X1_refresh_counter[7]</A> ) + ( VCC ) + ( <A HREF="#X1L35">X1L35</A> );
<P><A NAME="X1L2">X1L2</A> = SUM(<A HREF="#X1L2_adder_eqn">X1L2_adder_eqn</A>);

<P> --X1L3 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~2 at MLABCELL_X28_Y6_N21
<P><A NAME="X1L3_adder_eqn">X1L3_adder_eqn</A> = ( !<A HREF="#X1_refresh_counter[7]">X1_refresh_counter[7]</A> ) + ( VCC ) + ( <A HREF="#X1L35">X1L35</A> );
<P><A NAME="X1L3">X1L3</A> = CARRY(<A HREF="#X1L3_adder_eqn">X1L3_adder_eqn</A>);


<P> --X1L6 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~5 at MLABCELL_X28_Y6_N3
<P><A NAME="X1L6_adder_eqn">X1L6_adder_eqn</A> = ( <A HREF="#X1_refresh_counter[1]">X1_refresh_counter[1]</A> ) + ( VCC ) + ( <A HREF="#X1L11">X1L11</A> );
<P><A NAME="X1L6">X1L6</A> = SUM(<A HREF="#X1L6_adder_eqn">X1L6_adder_eqn</A>);

<P> --X1L7 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~6 at MLABCELL_X28_Y6_N3
<P><A NAME="X1L7_adder_eqn">X1L7_adder_eqn</A> = ( <A HREF="#X1_refresh_counter[1]">X1_refresh_counter[1]</A> ) + ( VCC ) + ( <A HREF="#X1L11">X1L11</A> );
<P><A NAME="X1L7">X1L7</A> = CARRY(<A HREF="#X1L7_adder_eqn">X1L7_adder_eqn</A>);


<P> --X1L10 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~9 at MLABCELL_X28_Y6_N0
<P><A NAME="X1L10_adder_eqn">X1L10_adder_eqn</A> = ( <A HREF="#X1_refresh_counter[0]">X1_refresh_counter[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="X1L10">X1L10</A> = SUM(<A HREF="#X1L10_adder_eqn">X1L10_adder_eqn</A>);

<P> --X1L11 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~10 at MLABCELL_X28_Y6_N0
<P><A NAME="X1L11_adder_eqn">X1L11_adder_eqn</A> = ( <A HREF="#X1_refresh_counter[0]">X1_refresh_counter[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="X1L11">X1L11</A> = CARRY(<A HREF="#X1L11_adder_eqn">X1L11_adder_eqn</A>);


<P> --X1L14 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~13 at MLABCELL_X28_Y6_N36
<P><A NAME="X1L14_adder_eqn">X1L14_adder_eqn</A> = ( !<A HREF="#X1_refresh_counter[12]">X1_refresh_counter[12]</A> ) + ( VCC ) + ( <A HREF="#X1L19">X1L19</A> );
<P><A NAME="X1L14">X1L14</A> = SUM(<A HREF="#X1L14_adder_eqn">X1L14_adder_eqn</A>);


<P> --X1L18 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~17 at MLABCELL_X28_Y6_N33
<P><A NAME="X1L18_adder_eqn">X1L18_adder_eqn</A> = ( <A HREF="#X1_refresh_counter[11]">X1_refresh_counter[11]</A> ) + ( VCC ) + ( <A HREF="#X1L23">X1L23</A> );
<P><A NAME="X1L18">X1L18</A> = SUM(<A HREF="#X1L18_adder_eqn">X1L18_adder_eqn</A>);

<P> --X1L19 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~18 at MLABCELL_X28_Y6_N33
<P><A NAME="X1L19_adder_eqn">X1L19_adder_eqn</A> = ( <A HREF="#X1_refresh_counter[11]">X1_refresh_counter[11]</A> ) + ( VCC ) + ( <A HREF="#X1L23">X1L23</A> );
<P><A NAME="X1L19">X1L19</A> = CARRY(<A HREF="#X1L19_adder_eqn">X1L19_adder_eqn</A>);


<P> --X1L22 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~21 at MLABCELL_X28_Y6_N30
<P><A NAME="X1L22_adder_eqn">X1L22_adder_eqn</A> = ( <A HREF="#X1_refresh_counter[10]">X1_refresh_counter[10]</A> ) + ( VCC ) + ( <A HREF="#X1L27">X1L27</A> );
<P><A NAME="X1L22">X1L22</A> = SUM(<A HREF="#X1L22_adder_eqn">X1L22_adder_eqn</A>);

<P> --X1L23 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~22 at MLABCELL_X28_Y6_N30
<P><A NAME="X1L23_adder_eqn">X1L23_adder_eqn</A> = ( <A HREF="#X1_refresh_counter[10]">X1_refresh_counter[10]</A> ) + ( VCC ) + ( <A HREF="#X1L27">X1L27</A> );
<P><A NAME="X1L23">X1L23</A> = CARRY(<A HREF="#X1L23_adder_eqn">X1L23_adder_eqn</A>);


<P> --X1L26 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~25 at MLABCELL_X28_Y6_N27
<P><A NAME="X1L26_adder_eqn">X1L26_adder_eqn</A> = ( !<A HREF="#X1L402Q">X1L402Q</A> ) + ( VCC ) + ( <A HREF="#X1L31">X1L31</A> );
<P><A NAME="X1L26">X1L26</A> = SUM(<A HREF="#X1L26_adder_eqn">X1L26_adder_eqn</A>);

<P> --X1L27 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~26 at MLABCELL_X28_Y6_N27
<P><A NAME="X1L27_adder_eqn">X1L27_adder_eqn</A> = ( !<A HREF="#X1L402Q">X1L402Q</A> ) + ( VCC ) + ( <A HREF="#X1L31">X1L31</A> );
<P><A NAME="X1L27">X1L27</A> = CARRY(<A HREF="#X1L27_adder_eqn">X1L27_adder_eqn</A>);


<P> --X1L30 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~29 at MLABCELL_X28_Y6_N24
<P><A NAME="X1L30_adder_eqn">X1L30_adder_eqn</A> = ( !<A HREF="#X1L400Q">X1L400Q</A> ) + ( VCC ) + ( <A HREF="#X1L3">X1L3</A> );
<P><A NAME="X1L30">X1L30</A> = SUM(<A HREF="#X1L30_adder_eqn">X1L30_adder_eqn</A>);

<P> --X1L31 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~30 at MLABCELL_X28_Y6_N24
<P><A NAME="X1L31_adder_eqn">X1L31_adder_eqn</A> = ( !<A HREF="#X1L400Q">X1L400Q</A> ) + ( VCC ) + ( <A HREF="#X1L3">X1L3</A> );
<P><A NAME="X1L31">X1L31</A> = CARRY(<A HREF="#X1L31_adder_eqn">X1L31_adder_eqn</A>);


<P> --X1L34 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~33 at MLABCELL_X28_Y6_N18
<P><A NAME="X1L34_adder_eqn">X1L34_adder_eqn</A> = ( <A HREF="#X1_refresh_counter[6]">X1_refresh_counter[6]</A> ) + ( VCC ) + ( <A HREF="#X1L39">X1L39</A> );
<P><A NAME="X1L34">X1L34</A> = SUM(<A HREF="#X1L34_adder_eqn">X1L34_adder_eqn</A>);

<P> --X1L35 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~34 at MLABCELL_X28_Y6_N18
<P><A NAME="X1L35_adder_eqn">X1L35_adder_eqn</A> = ( <A HREF="#X1_refresh_counter[6]">X1_refresh_counter[6]</A> ) + ( VCC ) + ( <A HREF="#X1L39">X1L39</A> );
<P><A NAME="X1L35">X1L35</A> = CARRY(<A HREF="#X1L35_adder_eqn">X1L35_adder_eqn</A>);


<P> --X1L38 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~37 at MLABCELL_X28_Y6_N15
<P><A NAME="X1L38_adder_eqn">X1L38_adder_eqn</A> = ( <A HREF="#X1_refresh_counter[5]">X1_refresh_counter[5]</A> ) + ( VCC ) + ( <A HREF="#X1L43">X1L43</A> );
<P><A NAME="X1L38">X1L38</A> = SUM(<A HREF="#X1L38_adder_eqn">X1L38_adder_eqn</A>);

<P> --X1L39 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~38 at MLABCELL_X28_Y6_N15
<P><A NAME="X1L39_adder_eqn">X1L39_adder_eqn</A> = ( <A HREF="#X1_refresh_counter[5]">X1_refresh_counter[5]</A> ) + ( VCC ) + ( <A HREF="#X1L43">X1L43</A> );
<P><A NAME="X1L39">X1L39</A> = CARRY(<A HREF="#X1L39_adder_eqn">X1L39_adder_eqn</A>);


<P> --X1L42 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~41 at MLABCELL_X28_Y6_N12
<P><A NAME="X1L42_adder_eqn">X1L42_adder_eqn</A> = ( <A HREF="#X1_refresh_counter[4]">X1_refresh_counter[4]</A> ) + ( VCC ) + ( <A HREF="#X1L47">X1L47</A> );
<P><A NAME="X1L42">X1L42</A> = SUM(<A HREF="#X1L42_adder_eqn">X1L42_adder_eqn</A>);

<P> --X1L43 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~42 at MLABCELL_X28_Y6_N12
<P><A NAME="X1L43_adder_eqn">X1L43_adder_eqn</A> = ( <A HREF="#X1_refresh_counter[4]">X1_refresh_counter[4]</A> ) + ( VCC ) + ( <A HREF="#X1L47">X1L47</A> );
<P><A NAME="X1L43">X1L43</A> = CARRY(<A HREF="#X1L43_adder_eqn">X1L43_adder_eqn</A>);


<P> --X1L46 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~45 at MLABCELL_X28_Y6_N9
<P><A NAME="X1L46_adder_eqn">X1L46_adder_eqn</A> = ( !<A HREF="#X1_refresh_counter[3]">X1_refresh_counter[3]</A> ) + ( VCC ) + ( <A HREF="#X1L51">X1L51</A> );
<P><A NAME="X1L46">X1L46</A> = SUM(<A HREF="#X1L46_adder_eqn">X1L46_adder_eqn</A>);

<P> --X1L47 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~46 at MLABCELL_X28_Y6_N9
<P><A NAME="X1L47_adder_eqn">X1L47_adder_eqn</A> = ( !<A HREF="#X1_refresh_counter[3]">X1_refresh_counter[3]</A> ) + ( VCC ) + ( <A HREF="#X1L51">X1L51</A> );
<P><A NAME="X1L47">X1L47</A> = CARRY(<A HREF="#X1L47_adder_eqn">X1L47_adder_eqn</A>);


<P> --X1L50 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~49 at MLABCELL_X28_Y6_N6
<P><A NAME="X1L50_adder_eqn">X1L50_adder_eqn</A> = ( <A HREF="#X1_refresh_counter[2]">X1_refresh_counter[2]</A> ) + ( VCC ) + ( <A HREF="#X1L7">X1L7</A> );
<P><A NAME="X1L50">X1L50</A> = SUM(<A HREF="#X1L50_adder_eqn">X1L50_adder_eqn</A>);

<P> --X1L51 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~50 at MLABCELL_X28_Y6_N6
<P><A NAME="X1L51_adder_eqn">X1L51_adder_eqn</A> = ( <A HREF="#X1_refresh_counter[2]">X1_refresh_counter[2]</A> ) + ( VCC ) + ( <A HREF="#X1L7">X1L7</A> );
<P><A NAME="X1L51">X1L51</A> = CARRY(<A HREF="#X1L51_adder_eqn">X1L51_adder_eqn</A>);


<P> --ZD1_d_writedata[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15] at FF_X40_Y13_N52
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[15]">ZD1_d_writedata[15]</A> = DFFEAS(<A HREF="#ZD1L1133">ZD1L1133</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[15]">EE2_q_b[15]</A>,  ,  , <A HREF="#ZD1L278">ZD1L278</A>);


<P> --UB3_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0] at FF_X13_Y10_N2
<P> --register power-up is low

<P><A NAME="UB3_counter_reg_bit[0]">UB3_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#UB3_counter_comb_bita0">UB3_counter_comb_bita0</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB3L1">UB3L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --UB3_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1] at FF_X13_Y10_N4
<P> --register power-up is low

<P><A NAME="UB3_counter_reg_bit[1]">UB3_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#UB3_counter_comb_bita1">UB3_counter_comb_bita1</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB3L1">UB3L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --UB3_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2] at FF_X13_Y10_N7
<P> --register power-up is low

<P><A NAME="UB3_counter_reg_bit[2]">UB3_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#UB3_counter_comb_bita2">UB3_counter_comb_bita2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB3L1">UB3L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --UB3_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3] at FF_X13_Y10_N10
<P> --register power-up is low

<P><A NAME="UB3_counter_reg_bit[3]">UB3_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#UB3_counter_comb_bita3">UB3_counter_comb_bita3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB3L1">UB3L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --UB3_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4] at FF_X13_Y10_N13
<P> --register power-up is low

<P><A NAME="UB3_counter_reg_bit[4]">UB3_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#UB3_counter_comb_bita4">UB3_counter_comb_bita4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB3L1">UB3L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --UB3_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5] at FF_X13_Y10_N17
<P> --register power-up is low

<P><A NAME="UB3_counter_reg_bit[5]">UB3_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#UB3_counter_comb_bita5">UB3_counter_comb_bita5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB3L1">UB3L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --UB3_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6] at FF_X13_Y10_N19
<P> --register power-up is low

<P><A NAME="UB3_counter_reg_bit[6]">UB3_counter_reg_bit[6]</A> = DFFEAS(<A HREF="#UB3_counter_comb_bita6">UB3_counter_comb_bita6</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB3L1">UB3L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --SB3_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0] at FF_X15_Y9_N32
<P> --register power-up is low

<P><A NAME="SB3_counter_reg_bit[0]">SB3_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#SB3_counter_comb_bita0">SB3_counter_comb_bita0</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SB3L1">SB3L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --SB3_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1] at FF_X15_Y9_N35
<P> --register power-up is low

<P><A NAME="SB3_counter_reg_bit[1]">SB3_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#SB3_counter_comb_bita1">SB3_counter_comb_bita1</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SB3L1">SB3L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --SB3_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2] at FF_X15_Y9_N37
<P> --register power-up is low

<P><A NAME="SB3_counter_reg_bit[2]">SB3_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#SB3_counter_comb_bita2">SB3_counter_comb_bita2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SB3L1">SB3L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --SB3_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3] at FF_X15_Y9_N40
<P> --register power-up is low

<P><A NAME="SB3_counter_reg_bit[3]">SB3_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#SB3_counter_comb_bita3">SB3_counter_comb_bita3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SB3L1">SB3L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --SB3_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4] at FF_X15_Y9_N44
<P> --register power-up is low

<P><A NAME="SB3_counter_reg_bit[4]">SB3_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#SB3_counter_comb_bita4">SB3_counter_comb_bita4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SB3L1">SB3L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --SB3_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5] at FF_X15_Y9_N47
<P> --register power-up is low

<P><A NAME="SB3_counter_reg_bit[5]">SB3_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#SB3_counter_comb_bita5">SB3_counter_comb_bita5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SB3L1">SB3L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --UB4_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0] at FF_X13_Y10_N31
<P> --register power-up is low

<P><A NAME="UB4_counter_reg_bit[0]">UB4_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#UB4_counter_comb_bita0">UB4_counter_comb_bita0</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB4L1">UB4L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --UB4_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1] at FF_X13_Y10_N34
<P> --register power-up is low

<P><A NAME="UB4_counter_reg_bit[1]">UB4_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#UB4_counter_comb_bita1">UB4_counter_comb_bita1</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB4L1">UB4L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --UB4_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2] at FF_X13_Y10_N37
<P> --register power-up is low

<P><A NAME="UB4_counter_reg_bit[2]">UB4_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#UB4_counter_comb_bita2">UB4_counter_comb_bita2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB4L1">UB4L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --UB4_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3] at FF_X13_Y10_N40
<P> --register power-up is low

<P><A NAME="UB4_counter_reg_bit[3]">UB4_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#UB4_counter_comb_bita3">UB4_counter_comb_bita3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB4L1">UB4L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --UB4_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4] at FF_X13_Y10_N43
<P> --register power-up is low

<P><A NAME="UB4_counter_reg_bit[4]">UB4_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#UB4_counter_comb_bita4">UB4_counter_comb_bita4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB4L1">UB4L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --UB4_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5] at FF_X13_Y10_N46
<P> --register power-up is low

<P><A NAME="UB4_counter_reg_bit[5]">UB4_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#UB4_counter_comb_bita5">UB4_counter_comb_bita5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB4L1">UB4L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --UB4_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6] at FF_X13_Y10_N49
<P> --register power-up is low

<P><A NAME="UB4_counter_reg_bit[6]">UB4_counter_reg_bit[6]</A> = DFFEAS(<A HREF="#UB4_counter_comb_bita6">UB4_counter_comb_bita6</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB4L1">UB4L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --SB4_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0] at FF_X13_Y8_N32
<P> --register power-up is low

<P><A NAME="SB4_counter_reg_bit[0]">SB4_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#SB4_counter_comb_bita0">SB4_counter_comb_bita0</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SB4L1">SB4L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --SB4_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1] at FF_X13_Y8_N35
<P> --register power-up is low

<P><A NAME="SB4_counter_reg_bit[1]">SB4_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#SB4_counter_comb_bita1">SB4_counter_comb_bita1</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SB4L1">SB4L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --SB4_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2] at FF_X13_Y8_N38
<P> --register power-up is low

<P><A NAME="SB4_counter_reg_bit[2]">SB4_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#SB4_counter_comb_bita2">SB4_counter_comb_bita2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SB4L1">SB4L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --SB4_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3] at FF_X13_Y8_N40
<P> --register power-up is low

<P><A NAME="SB4_counter_reg_bit[3]">SB4_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#SB4_counter_comb_bita3">SB4_counter_comb_bita3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SB4L1">SB4L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --SB4_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4] at FF_X13_Y8_N43
<P> --register power-up is low

<P><A NAME="SB4_counter_reg_bit[4]">SB4_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#SB4_counter_comb_bita4">SB4_counter_comb_bita4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SB4L1">SB4L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --SB4_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5] at FF_X13_Y8_N47
<P> --register power-up is low

<P><A NAME="SB4_counter_reg_bit[5]">SB4_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#SB4_counter_comb_bita5">SB4_counter_comb_bita5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SB4L1">SB4L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --JB1_data_out_shift_reg[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[13] at FF_X13_Y9_N35
<P> --register power-up is low

<P><A NAME="JB1_data_out_shift_reg[13]">JB1_data_out_shift_reg[13]</A> = DFFEAS(<A HREF="#JB1L95">JB1L95</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#JB1L85">JB1L85</A>,  ,  , <A HREF="#JB1L83">JB1L83</A>,  );


<P> --AC1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~5 at LABCELL_X16_Y4_N27
<P><A NAME="AC1L6_adder_eqn">AC1L6_adder_eqn</A> = ( <A HREF="#AC1_clk_counter[10]">AC1_clk_counter[10]</A> ) + ( GND ) + ( <A HREF="#AC1L35">AC1L35</A> );
<P><A NAME="AC1L6">AC1L6</A> = SUM(<A HREF="#AC1L6_adder_eqn">AC1L6_adder_eqn</A>);

<P> --AC1L7 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~6 at LABCELL_X16_Y4_N27
<P><A NAME="AC1L7_adder_eqn">AC1L7_adder_eqn</A> = ( <A HREF="#AC1_clk_counter[10]">AC1_clk_counter[10]</A> ) + ( GND ) + ( <A HREF="#AC1L35">AC1L35</A> );
<P><A NAME="AC1L7">AC1L7</A> = CARRY(<A HREF="#AC1L7_adder_eqn">AC1L7_adder_eqn</A>);


<P> --ZD1_D_iw[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12] at FF_X29_Y10_N49
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[12]">ZD1_D_iw[12]</A> = DFFEAS(<A HREF="#ZD1L669">ZD1L669</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  , <A HREF="#ZD1L1163">ZD1L1163</A>,  );


<P> --ZD1_D_iw[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14] at FF_X30_Y10_N34
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[14]">ZD1_D_iw[14]</A> = DFFEAS(<A HREF="#ZD1L672">ZD1L672</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  , <A HREF="#ZD1L1163">ZD1L1163</A>,  );


<P> --ZD1_D_iw[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8] at FF_X30_Y10_N40
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[8]">ZD1_D_iw[8]</A> = DFFEAS(<A HREF="#ZD1L665">ZD1L665</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  , <A HREF="#ZD1L1163">ZD1L1163</A>,  );


<P> --ZD1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1 at LABCELL_X33_Y16_N36
<P><A NAME="ZD1L2_adder_eqn">ZD1L2_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[2]">ZD1_F_pc[2]</A> ) + ( GND ) + ( <A HREF="#ZD1L99">ZD1L99</A> );
<P><A NAME="ZD1L2">ZD1L2</A> = SUM(<A HREF="#ZD1L2_adder_eqn">ZD1L2_adder_eqn</A>);

<P> --ZD1L3 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2 at LABCELL_X33_Y16_N36
<P><A NAME="ZD1L3_adder_eqn">ZD1L3_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[2]">ZD1_F_pc[2]</A> ) + ( GND ) + ( <A HREF="#ZD1L99">ZD1L99</A> );
<P><A NAME="ZD1L3">ZD1L3</A> = CARRY(<A HREF="#ZD1L3_adder_eqn">ZD1L3_adder_eqn</A>);


<P> --ZD1_D_iw[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10] at FF_X24_Y10_N40
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[10]">ZD1_D_iw[10]</A> = DFFEAS(<A HREF="#ZD1L667">ZD1L667</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  , <A HREF="#ZD1L1163">ZD1L1163</A>,  );


<P> --ZD1L6 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5 at LABCELL_X33_Y16_N42
<P><A NAME="ZD1L6_adder_eqn">ZD1L6_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[4]">ZD1_F_pc[4]</A> ) + ( GND ) + ( <A HREF="#ZD1L11">ZD1L11</A> );
<P><A NAME="ZD1L6">ZD1L6</A> = SUM(<A HREF="#ZD1L6_adder_eqn">ZD1L6_adder_eqn</A>);

<P> --ZD1L7 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6 at LABCELL_X33_Y16_N42
<P><A NAME="ZD1L7_adder_eqn">ZD1L7_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[4]">ZD1_F_pc[4]</A> ) + ( GND ) + ( <A HREF="#ZD1L11">ZD1L11</A> );
<P><A NAME="ZD1L7">ZD1L7</A> = CARRY(<A HREF="#ZD1L7_adder_eqn">ZD1L7_adder_eqn</A>);


<P> --ZD1_D_iw[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9] at FF_X30_Y10_N58
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[9]">ZD1_D_iw[9]</A> = DFFEAS(<A HREF="#ZD1L666">ZD1L666</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  , <A HREF="#ZD1L1163">ZD1L1163</A>,  );


<P> --ZD1L10 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9 at LABCELL_X33_Y16_N39
<P><A NAME="ZD1L10_adder_eqn">ZD1L10_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[3]">ZD1_F_pc[3]</A> ) + ( GND ) + ( <A HREF="#ZD1L3">ZD1L3</A> );
<P><A NAME="ZD1L10">ZD1L10</A> = SUM(<A HREF="#ZD1L10_adder_eqn">ZD1L10_adder_eqn</A>);

<P> --ZD1L11 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10 at LABCELL_X33_Y16_N39
<P><A NAME="ZD1L11_adder_eqn">ZD1L11_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[3]">ZD1_F_pc[3]</A> ) + ( GND ) + ( <A HREF="#ZD1L3">ZD1L3</A> );
<P><A NAME="ZD1L11">ZD1L11</A> = CARRY(<A HREF="#ZD1L11_adder_eqn">ZD1L11_adder_eqn</A>);


<P> --ZD1_D_iw[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24] at FF_X30_Y10_N25
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[24]">ZD1_D_iw[24]</A> = DFFEAS(<A HREF="#ZD1L688">ZD1L688</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  , <A HREF="#ZD1L1163">ZD1L1163</A>,  );


<P> --ZD1L14 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13 at LABCELL_X33_Y15_N24
<P><A NAME="ZD1L14_adder_eqn">ZD1L14_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[18]">ZD1_F_pc[18]</A> ) + ( GND ) + ( <A HREF="#ZD1L31">ZD1L31</A> );
<P><A NAME="ZD1L14">ZD1L14</A> = SUM(<A HREF="#ZD1L14_adder_eqn">ZD1L14_adder_eqn</A>);

<P> --ZD1L15 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14 at LABCELL_X33_Y15_N24
<P><A NAME="ZD1L15_adder_eqn">ZD1L15_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[18]">ZD1_F_pc[18]</A> ) + ( GND ) + ( <A HREF="#ZD1L31">ZD1L31</A> );
<P><A NAME="ZD1L15">ZD1L15</A> = CARRY(<A HREF="#ZD1L15_adder_eqn">ZD1L15_adder_eqn</A>);


<P> --ZD1L18 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17 at LABCELL_X33_Y15_N39
<P><A NAME="ZD1L18_adder_eqn">ZD1L18_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[23]">ZD1_F_pc[23]</A> ) + ( GND ) + ( <A HREF="#ZD1L47">ZD1L47</A> );
<P><A NAME="ZD1L18">ZD1L18</A> = SUM(<A HREF="#ZD1L18_adder_eqn">ZD1L18_adder_eqn</A>);

<P> --ZD1L19 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18 at LABCELL_X33_Y15_N39
<P><A NAME="ZD1L19_adder_eqn">ZD1L19_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[23]">ZD1_F_pc[23]</A> ) + ( GND ) + ( <A HREF="#ZD1L47">ZD1L47</A> );
<P><A NAME="ZD1L19">ZD1L19</A> = CARRY(<A HREF="#ZD1L19_adder_eqn">ZD1L19_adder_eqn</A>);


<P> --ZD1_D_iw[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29] at FF_X29_Y10_N7
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[29]">ZD1_D_iw[29]</A> = DFFEAS(<A HREF="#ZD1L693">ZD1L693</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  , <A HREF="#ZD1L1163">ZD1L1163</A>,  );


<P> --ZD1_D_iw[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25] at FF_X30_Y10_N37
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[25]">ZD1_D_iw[25]</A> = DFFEAS(<A HREF="#ZD1L689">ZD1L689</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  , <A HREF="#ZD1L1163">ZD1L1163</A>,  );


<P> --ZD1L22 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21 at LABCELL_X33_Y15_N27
<P><A NAME="ZD1L22_adder_eqn">ZD1L22_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[19]">ZD1_F_pc[19]</A> ) + ( GND ) + ( <A HREF="#ZD1L15">ZD1L15</A> );
<P><A NAME="ZD1L22">ZD1L22</A> = SUM(<A HREF="#ZD1L22_adder_eqn">ZD1L22_adder_eqn</A>);

<P> --ZD1L23 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22 at LABCELL_X33_Y15_N27
<P><A NAME="ZD1L23_adder_eqn">ZD1L23_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[19]">ZD1_F_pc[19]</A> ) + ( GND ) + ( <A HREF="#ZD1L15">ZD1L15</A> );
<P><A NAME="ZD1L23">ZD1L23</A> = CARRY(<A HREF="#ZD1L23_adder_eqn">ZD1L23_adder_eqn</A>);


<P> --ZD1_D_iw[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22] at FF_X30_Y10_N10
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[22]">ZD1_D_iw[22]</A> = DFFEAS(<A HREF="#ZD1L686">ZD1L686</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  , <A HREF="#ZD1L1163">ZD1L1163</A>,  );


<P> --ZD1L26 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25 at LABCELL_X33_Y15_N18
<P><A NAME="ZD1L26_adder_eqn">ZD1L26_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[16]">ZD1_F_pc[16]</A> ) + ( GND ) + ( <A HREF="#ZD1L63">ZD1L63</A> );
<P><A NAME="ZD1L26">ZD1L26</A> = SUM(<A HREF="#ZD1L26_adder_eqn">ZD1L26_adder_eqn</A>);

<P> --ZD1L27 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26 at LABCELL_X33_Y15_N18
<P><A NAME="ZD1L27_adder_eqn">ZD1L27_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[16]">ZD1_F_pc[16]</A> ) + ( GND ) + ( <A HREF="#ZD1L63">ZD1L63</A> );
<P><A NAME="ZD1L27">ZD1L27</A> = CARRY(<A HREF="#ZD1L27_adder_eqn">ZD1L27_adder_eqn</A>);


<P> --ZD1_D_iw[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23] at FF_X30_Y10_N7
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[23]">ZD1_D_iw[23]</A> = DFFEAS(<A HREF="#ZD1L687">ZD1L687</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  , <A HREF="#ZD1L1163">ZD1L1163</A>,  );


<P> --ZD1L30 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29 at LABCELL_X33_Y15_N21
<P><A NAME="ZD1L30_adder_eqn">ZD1L30_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[17]">ZD1_F_pc[17]</A> ) + ( GND ) + ( <A HREF="#ZD1L27">ZD1L27</A> );
<P><A NAME="ZD1L30">ZD1L30</A> = SUM(<A HREF="#ZD1L30_adder_eqn">ZD1L30_adder_eqn</A>);

<P> --ZD1L31 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30 at LABCELL_X33_Y15_N21
<P><A NAME="ZD1L31_adder_eqn">ZD1L31_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[17]">ZD1_F_pc[17]</A> ) + ( GND ) + ( <A HREF="#ZD1L27">ZD1L27</A> );
<P><A NAME="ZD1L31">ZD1L31</A> = CARRY(<A HREF="#ZD1L31_adder_eqn">ZD1L31_adder_eqn</A>);


<P> --ZD1_D_iw[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26] at FF_X30_Y10_N16
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[26]">ZD1_D_iw[26]</A> = DFFEAS(<A HREF="#ZD1L690">ZD1L690</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  , <A HREF="#ZD1L1163">ZD1L1163</A>,  );


<P> --ZD1L34 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33 at LABCELL_X33_Y15_N30
<P><A NAME="ZD1L34_adder_eqn">ZD1L34_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[20]">ZD1_F_pc[20]</A> ) + ( GND ) + ( <A HREF="#ZD1L23">ZD1L23</A> );
<P><A NAME="ZD1L34">ZD1L34</A> = SUM(<A HREF="#ZD1L34_adder_eqn">ZD1L34_adder_eqn</A>);

<P> --ZD1L35 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34 at LABCELL_X33_Y15_N30
<P><A NAME="ZD1L35_adder_eqn">ZD1L35_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[20]">ZD1_F_pc[20]</A> ) + ( GND ) + ( <A HREF="#ZD1L23">ZD1L23</A> );
<P><A NAME="ZD1L35">ZD1L35</A> = CARRY(<A HREF="#ZD1L35_adder_eqn">ZD1L35_adder_eqn</A>);


<P> --ZD1L38 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37 at LABCELL_X33_Y15_N33
<P><A NAME="ZD1L38_adder_eqn">ZD1L38_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[21]">ZD1_F_pc[21]</A> ) + ( GND ) + ( <A HREF="#ZD1L35">ZD1L35</A> );
<P><A NAME="ZD1L38">ZD1L38</A> = SUM(<A HREF="#ZD1L38_adder_eqn">ZD1L38_adder_eqn</A>);

<P> --ZD1L39 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38 at LABCELL_X33_Y15_N33
<P><A NAME="ZD1L39_adder_eqn">ZD1L39_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[21]">ZD1_F_pc[21]</A> ) + ( GND ) + ( <A HREF="#ZD1L35">ZD1L35</A> );
<P><A NAME="ZD1L39">ZD1L39</A> = CARRY(<A HREF="#ZD1L39_adder_eqn">ZD1L39_adder_eqn</A>);


<P> --ZD1_D_iw[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27] at FF_X30_Y10_N46
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[27]">ZD1_D_iw[27]</A> = DFFEAS(<A HREF="#ZD1L691">ZD1L691</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  , <A HREF="#ZD1L1163">ZD1L1163</A>,  );


<P> --ZD1_E_shift_rot_result[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27] at FF_X34_Y14_N11
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[27]">ZD1_E_shift_rot_result[27]</A> = DFFEAS(<A HREF="#ZD1L515">ZD1L515</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[27]">ZD1_E_src1[27]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1L42 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41 at LABCELL_X33_Y15_N42
<P><A NAME="ZD1L42_adder_eqn">ZD1L42_adder_eqn</A> = ( !<A HREF="#ZD1_F_pc[24]">ZD1_F_pc[24]</A> ) + ( GND ) + ( <A HREF="#ZD1L19">ZD1L19</A> );
<P><A NAME="ZD1L42">ZD1L42</A> = SUM(<A HREF="#ZD1L42_adder_eqn">ZD1L42_adder_eqn</A>);


<P> --ZD1_D_iw[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30] at FF_X30_Y10_N49
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[30]">ZD1_D_iw[30]</A> = DFFEAS(<A HREF="#ZD1L694">ZD1L694</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  , <A HREF="#ZD1L1163">ZD1L1163</A>,  );


<P> --ZD1L46 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45 at LABCELL_X33_Y15_N36
<P><A NAME="ZD1L46_adder_eqn">ZD1L46_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[22]">ZD1_F_pc[22]</A> ) + ( GND ) + ( <A HREF="#ZD1L39">ZD1L39</A> );
<P><A NAME="ZD1L46">ZD1L46</A> = SUM(<A HREF="#ZD1L46_adder_eqn">ZD1L46_adder_eqn</A>);

<P> --ZD1L47 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46 at LABCELL_X33_Y15_N36
<P><A NAME="ZD1L47_adder_eqn">ZD1L47_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[22]">ZD1_F_pc[22]</A> ) + ( GND ) + ( <A HREF="#ZD1L39">ZD1L39</A> );
<P><A NAME="ZD1L47">ZD1L47</A> = CARRY(<A HREF="#ZD1L47_adder_eqn">ZD1L47_adder_eqn</A>);


<P> --ZD1_D_iw[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28] at FF_X30_Y10_N28
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[28]">ZD1_D_iw[28]</A> = DFFEAS(<A HREF="#ZD1L692">ZD1L692</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  , <A HREF="#ZD1L1163">ZD1L1163</A>,  );


<P> --ZD1_D_iw[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17] at FF_X24_Y9_N13
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[17]">ZD1_D_iw[17]</A> = DFFEAS(<A HREF="#ZD1L677">ZD1L677</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  , <A HREF="#ZD1L1163">ZD1L1163</A>,  );


<P> --ZD1L50 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49 at LABCELL_X33_Y15_N3
<P><A NAME="ZD1L50_adder_eqn">ZD1L50_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[11]">ZD1_F_pc[11]</A> ) + ( GND ) + ( <A HREF="#ZD1L91">ZD1L91</A> );
<P><A NAME="ZD1L50">ZD1L50</A> = SUM(<A HREF="#ZD1L50_adder_eqn">ZD1L50_adder_eqn</A>);

<P> --ZD1L51 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~50 at LABCELL_X33_Y15_N3
<P><A NAME="ZD1L51_adder_eqn">ZD1L51_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[11]">ZD1_F_pc[11]</A> ) + ( GND ) + ( <A HREF="#ZD1L91">ZD1L91</A> );
<P><A NAME="ZD1L51">ZD1L51</A> = CARRY(<A HREF="#ZD1L51_adder_eqn">ZD1L51_adder_eqn</A>);


<P> --ZD1L54 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53 at LABCELL_X33_Y15_N6
<P><A NAME="ZD1L54_adder_eqn">ZD1L54_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[12]">ZD1_F_pc[12]</A> ) + ( GND ) + ( <A HREF="#ZD1L51">ZD1L51</A> );
<P><A NAME="ZD1L54">ZD1L54</A> = SUM(<A HREF="#ZD1L54_adder_eqn">ZD1L54_adder_eqn</A>);

<P> --ZD1L55 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54 at LABCELL_X33_Y15_N6
<P><A NAME="ZD1L55_adder_eqn">ZD1L55_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[12]">ZD1_F_pc[12]</A> ) + ( GND ) + ( <A HREF="#ZD1L51">ZD1L51</A> );
<P><A NAME="ZD1L55">ZD1L55</A> = CARRY(<A HREF="#ZD1L55_adder_eqn">ZD1L55_adder_eqn</A>);


<P> --ZD1L58 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~57 at LABCELL_X33_Y15_N9
<P><A NAME="ZD1L58_adder_eqn">ZD1L58_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[13]">ZD1_F_pc[13]</A> ) + ( GND ) + ( <A HREF="#ZD1L55">ZD1L55</A> );
<P><A NAME="ZD1L58">ZD1L58</A> = SUM(<A HREF="#ZD1L58_adder_eqn">ZD1L58_adder_eqn</A>);

<P> --ZD1L59 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~58 at LABCELL_X33_Y15_N9
<P><A NAME="ZD1L59_adder_eqn">ZD1L59_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[13]">ZD1_F_pc[13]</A> ) + ( GND ) + ( <A HREF="#ZD1L55">ZD1L55</A> );
<P><A NAME="ZD1L59">ZD1L59</A> = CARRY(<A HREF="#ZD1L59_adder_eqn">ZD1L59_adder_eqn</A>);


<P> --ZD1L62 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~61 at LABCELL_X33_Y15_N15
<P><A NAME="ZD1L62_adder_eqn">ZD1L62_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[15]">ZD1_F_pc[15]</A> ) + ( GND ) + ( <A HREF="#ZD1L67">ZD1L67</A> );
<P><A NAME="ZD1L62">ZD1L62</A> = SUM(<A HREF="#ZD1L62_adder_eqn">ZD1L62_adder_eqn</A>);

<P> --ZD1L63 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~62 at LABCELL_X33_Y15_N15
<P><A NAME="ZD1L63_adder_eqn">ZD1L63_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[15]">ZD1_F_pc[15]</A> ) + ( GND ) + ( <A HREF="#ZD1L67">ZD1L67</A> );
<P><A NAME="ZD1L63">ZD1L63</A> = CARRY(<A HREF="#ZD1L63_adder_eqn">ZD1L63_adder_eqn</A>);


<P> --ZD1_D_iw[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7] at FF_X30_Y10_N19
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[7]">ZD1_D_iw[7]</A> = DFFEAS(<A HREF="#ZD1L664">ZD1L664</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  , <A HREF="#ZD1L1163">ZD1L1163</A>,  );


<P> --ZD1_D_iw[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6] at FF_X30_Y10_N52
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[6]">ZD1_D_iw[6]</A> = DFFEAS(<A HREF="#ZD1L663">ZD1L663</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  , <A HREF="#ZD1L1163">ZD1L1163</A>,  );


<P> --ZD1L66 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~65 at LABCELL_X33_Y15_N12
<P><A NAME="ZD1L66_adder_eqn">ZD1L66_adder_eqn</A> = ( !<A HREF="#ZD1_F_pc[14]">ZD1_F_pc[14]</A> ) + ( GND ) + ( <A HREF="#ZD1L59">ZD1L59</A> );
<P><A NAME="ZD1L66">ZD1L66</A> = SUM(<A HREF="#ZD1L66_adder_eqn">ZD1L66_adder_eqn</A>);

<P> --ZD1L67 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~66 at LABCELL_X33_Y15_N12
<P><A NAME="ZD1L67_adder_eqn">ZD1L67_adder_eqn</A> = ( !<A HREF="#ZD1_F_pc[14]">ZD1_F_pc[14]</A> ) + ( GND ) + ( <A HREF="#ZD1L59">ZD1L59</A> );
<P><A NAME="ZD1L67">ZD1L67</A> = CARRY(<A HREF="#ZD1L67_adder_eqn">ZD1L67_adder_eqn</A>);


<P> --ZD1L70 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~69 at LABCELL_X33_Y16_N45
<P><A NAME="ZD1L70_adder_eqn">ZD1L70_adder_eqn</A> = ( <A HREF="#ZD1L704Q">ZD1L704Q</A> ) + ( GND ) + ( <A HREF="#ZD1L7">ZD1L7</A> );
<P><A NAME="ZD1L70">ZD1L70</A> = SUM(<A HREF="#ZD1L70_adder_eqn">ZD1L70_adder_eqn</A>);

<P> --ZD1L71 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~70 at LABCELL_X33_Y16_N45
<P><A NAME="ZD1L71_adder_eqn">ZD1L71_adder_eqn</A> = ( <A HREF="#ZD1L704Q">ZD1L704Q</A> ) + ( GND ) + ( <A HREF="#ZD1L7">ZD1L7</A> );
<P><A NAME="ZD1L71">ZD1L71</A> = CARRY(<A HREF="#ZD1L71_adder_eqn">ZD1L71_adder_eqn</A>);


<P> --ZD1L74 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~73 at LABCELL_X33_Y16_N48
<P><A NAME="ZD1L74_adder_eqn">ZD1L74_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[6]">ZD1_F_pc[6]</A> ) + ( GND ) + ( <A HREF="#ZD1L71">ZD1L71</A> );
<P><A NAME="ZD1L74">ZD1L74</A> = SUM(<A HREF="#ZD1L74_adder_eqn">ZD1L74_adder_eqn</A>);

<P> --ZD1L75 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~74 at LABCELL_X33_Y16_N48
<P><A NAME="ZD1L75_adder_eqn">ZD1L75_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[6]">ZD1_F_pc[6]</A> ) + ( GND ) + ( <A HREF="#ZD1L71">ZD1L71</A> );
<P><A NAME="ZD1L75">ZD1L75</A> = CARRY(<A HREF="#ZD1L75_adder_eqn">ZD1L75_adder_eqn</A>);


<P> --ZD1L78 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~77 at LABCELL_X33_Y16_N51
<P><A NAME="ZD1L78_adder_eqn">ZD1L78_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[7]">ZD1_F_pc[7]</A> ) + ( GND ) + ( <A HREF="#ZD1L75">ZD1L75</A> );
<P><A NAME="ZD1L78">ZD1L78</A> = SUM(<A HREF="#ZD1L78_adder_eqn">ZD1L78_adder_eqn</A>);

<P> --ZD1L79 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~78 at LABCELL_X33_Y16_N51
<P><A NAME="ZD1L79_adder_eqn">ZD1L79_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[7]">ZD1_F_pc[7]</A> ) + ( GND ) + ( <A HREF="#ZD1L75">ZD1L75</A> );
<P><A NAME="ZD1L79">ZD1L79</A> = CARRY(<A HREF="#ZD1L79_adder_eqn">ZD1L79_adder_eqn</A>);


<P> --ZD1L82 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~81 at LABCELL_X33_Y16_N54
<P><A NAME="ZD1L82_adder_eqn">ZD1L82_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[8]">ZD1_F_pc[8]</A> ) + ( GND ) + ( <A HREF="#ZD1L79">ZD1L79</A> );
<P><A NAME="ZD1L82">ZD1L82</A> = SUM(<A HREF="#ZD1L82_adder_eqn">ZD1L82_adder_eqn</A>);

<P> --ZD1L83 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~82 at LABCELL_X33_Y16_N54
<P><A NAME="ZD1L83_adder_eqn">ZD1L83_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[8]">ZD1_F_pc[8]</A> ) + ( GND ) + ( <A HREF="#ZD1L79">ZD1L79</A> );
<P><A NAME="ZD1L83">ZD1L83</A> = CARRY(<A HREF="#ZD1L83_adder_eqn">ZD1L83_adder_eqn</A>);


<P> --ZD1L86 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~85 at LABCELL_X33_Y16_N57
<P><A NAME="ZD1L86_adder_eqn">ZD1L86_adder_eqn</A> = ( <A HREF="#ZD1L709Q">ZD1L709Q</A> ) + ( GND ) + ( <A HREF="#ZD1L83">ZD1L83</A> );
<P><A NAME="ZD1L86">ZD1L86</A> = SUM(<A HREF="#ZD1L86_adder_eqn">ZD1L86_adder_eqn</A>);

<P> --ZD1L87 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~86 at LABCELL_X33_Y16_N57
<P><A NAME="ZD1L87_adder_eqn">ZD1L87_adder_eqn</A> = ( <A HREF="#ZD1L709Q">ZD1L709Q</A> ) + ( GND ) + ( <A HREF="#ZD1L83">ZD1L83</A> );
<P><A NAME="ZD1L87">ZD1L87</A> = CARRY(<A HREF="#ZD1L87_adder_eqn">ZD1L87_adder_eqn</A>);


<P> --ZD1L90 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~89 at LABCELL_X33_Y15_N0
<P><A NAME="ZD1L90_adder_eqn">ZD1L90_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[10]">ZD1_F_pc[10]</A> ) + ( GND ) + ( <A HREF="#ZD1L87">ZD1L87</A> );
<P><A NAME="ZD1L90">ZD1L90</A> = SUM(<A HREF="#ZD1L90_adder_eqn">ZD1L90_adder_eqn</A>);

<P> --ZD1L91 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~90 at LABCELL_X33_Y15_N0
<P><A NAME="ZD1L91_adder_eqn">ZD1L91_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[10]">ZD1_F_pc[10]</A> ) + ( GND ) + ( <A HREF="#ZD1L87">ZD1L87</A> );
<P><A NAME="ZD1L91">ZD1L91</A> = CARRY(<A HREF="#ZD1L91_adder_eqn">ZD1L91_adder_eqn</A>);


<P> --T1_s_serial_transfer.STATE_5_READ_TRANSFER is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_5_READ_TRANSFER at FF_X16_Y8_N35
<P> --register power-up is low

<P><A NAME="T1_s_serial_transfer.STATE_5_READ_TRANSFER">T1_s_serial_transfer.STATE_5_READ_TRANSFER</A> = DFFEAS(<A HREF="#T1L7">T1L7</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --PC8_mem[1][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][87] at FF_X23_Y6_N5
<P> --register power-up is low

<P><A NAME="PC8_mem[1][87]">PC8_mem[1][87]</A> = DFFEAS(<A HREF="#PC8L23">PC8L23</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L2">PC8L2</A>, <A HREF="#PC8_mem[2][87]">PC8_mem[2][87]</A>,  ,  , <A HREF="#PC8_mem_used[2]">PC8_mem_used[2]</A>);


<P> --PC8_mem[1][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][19] at FF_X23_Y6_N20
<P> --register power-up is low

<P><A NAME="PC8_mem[1][19]">PC8_mem[1][19]</A> = DFFEAS(<A HREF="#PC8L19">PC8L19</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L2">PC8L2</A>, <A HREF="#PC8_mem[2][19]">PC8_mem[2][19]</A>,  ,  , <A HREF="#PC8_mem_used[2]">PC8_mem_used[2]</A>);


<P> --KD8L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~1 at LABCELL_X23_Y8_N33
<P><A NAME="KD8L2_adder_eqn">KD8L2_adder_eqn</A> = ( (!<A HREF="#NC8L3">NC8L3</A> & (((<A HREF="#KD8_burst_uncompress_address_offset[1]">KD8_burst_uncompress_address_offset[1]</A>)))) # (<A HREF="#NC8L3">NC8L3</A> & ((!<A HREF="#PC8_mem_used[0]">PC8_mem_used[0]</A> & ((<A HREF="#KD8_burst_uncompress_address_offset[1]">KD8_burst_uncompress_address_offset[1]</A>))) # (<A HREF="#PC8_mem_used[0]">PC8_mem_used[0]</A> & (<A HREF="#PC8_mem[0][19]">PC8_mem[0][19]</A>)))) ) + ( <A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> ) + ( <A HREF="#KD8L7">KD8L7</A> );
<P><A NAME="KD8L2">KD8L2</A> = SUM(<A HREF="#KD8L2_adder_eqn">KD8L2_adder_eqn</A>);


<P> --PC8_mem[1][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][88] at FF_X23_Y6_N14
<P> --register power-up is low

<P><A NAME="PC8_mem[1][88]">PC8_mem[1][88]</A> = DFFEAS(<A HREF="#PC8L25">PC8L25</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L2">PC8L2</A>, <A HREF="#PC8_mem[2][88]">PC8_mem[2][88]</A>,  ,  , <A HREF="#PC8_mem_used[2]">PC8_mem_used[2]</A>);


<P> --ZD1_av_ld_byte0_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0] at FF_X27_Y12_N52
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte0_data[0]">ZD1_av_ld_byte0_data[0]</A> = DFFEAS(<A HREF="#HD1L11">HD1L11</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L976">ZD1L976</A>, <A HREF="#ZD1_av_ld_byte1_data[0]">ZD1_av_ld_byte1_data[0]</A>,  ,  , <A HREF="#ZD1L1094">ZD1L1094</A>);


<P> --ZD1_W_alu_result[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0] at FF_X29_Y11_N50
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[0]">ZD1_W_alu_result[0]</A> = DFFEAS(<A HREF="#ZD1L352">ZD1L352</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1L211 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110 at LABCELL_X35_Y15_N0
<P><A NAME="ZD1L211_adder_eqn">ZD1L211_adder_eqn</A> = ( <A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="ZD1L211">ZD1L211</A> = CARRY(<A HREF="#ZD1L211_adder_eqn">ZD1L211_adder_eqn</A>);


<P> --EF1_ram_block1a36 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a36 at M10K_X26_Y11_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a36_PORT_A_data_in">EF1_ram_block1a36_PORT_A_data_in</A> = <A HREF="#WC2L23">WC2L23</A>;
<P><A NAME="EF1_ram_block1a36_PORT_A_data_in_reg">EF1_ram_block1a36_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a36_PORT_A_data_in">EF1_ram_block1a36_PORT_A_data_in</A>, EF1_ram_block1a36_clock_0, , , EF1_ram_block1a36_clock_enable_0);
<P><A NAME="EF1_ram_block1a36_PORT_A_address">EF1_ram_block1a36_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a36_PORT_A_address_reg">EF1_ram_block1a36_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a36_PORT_A_address">EF1_ram_block1a36_PORT_A_address</A>, EF1_ram_block1a36_clock_0, , , EF1_ram_block1a36_clock_enable_0);
<P><A NAME="EF1_ram_block1a36_PORT_A_write_enable">EF1_ram_block1a36_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a36_PORT_A_write_enable_reg">EF1_ram_block1a36_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a36_PORT_A_write_enable">EF1_ram_block1a36_PORT_A_write_enable</A>, EF1_ram_block1a36_clock_0, , , EF1_ram_block1a36_clock_enable_0);
<P><A NAME="EF1_ram_block1a36_PORT_A_read_enable">EF1_ram_block1a36_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a36_PORT_A_read_enable_reg">EF1_ram_block1a36_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a36_PORT_A_read_enable">EF1_ram_block1a36_PORT_A_read_enable</A>, EF1_ram_block1a36_clock_0, , , EF1_ram_block1a36_clock_enable_0);
<P><A NAME="EF1_ram_block1a36_PORT_A_byte_mask">EF1_ram_block1a36_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[32]">WC2_src_data[32]</A>;
<P><A NAME="EF1_ram_block1a36_PORT_A_byte_mask_reg">EF1_ram_block1a36_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a36_PORT_A_byte_mask">EF1_ram_block1a36_PORT_A_byte_mask</A>, EF1_ram_block1a36_clock_0, , , EF1_ram_block1a36_clock_enable_0);
<P><A NAME="EF1_ram_block1a36_clock_0">EF1_ram_block1a36_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a36_clock_enable_0">EF1_ram_block1a36_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a36_PORT_A_data_out">EF1_ram_block1a36_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a36_PORT_A_data_in_reg">EF1_ram_block1a36_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a36_PORT_A_address_reg">EF1_ram_block1a36_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a36_PORT_A_write_enable_reg">EF1_ram_block1a36_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a36_PORT_A_read_enable_reg">EF1_ram_block1a36_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a36_PORT_A_byte_mask_reg">EF1_ram_block1a36_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a36_clock_0">EF1_ram_block1a36_clock_0</A>, , <A HREF="#EF1_ram_block1a36_clock_enable_0">EF1_ram_block1a36_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a36">EF1_ram_block1a36</A> = <A HREF="#EF1_ram_block1a36_PORT_A_data_out">EF1_ram_block1a36_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a4 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a4 at M10K_X26_Y13_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a4_PORT_A_data_in">EF1_ram_block1a4_PORT_A_data_in</A> = <A HREF="#WC2L23">WC2L23</A>;
<P><A NAME="EF1_ram_block1a4_PORT_A_data_in_reg">EF1_ram_block1a4_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a4_PORT_A_data_in">EF1_ram_block1a4_PORT_A_data_in</A>, EF1_ram_block1a4_clock_0, , , EF1_ram_block1a4_clock_enable_0);
<P><A NAME="EF1_ram_block1a4_PORT_A_address">EF1_ram_block1a4_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a4_PORT_A_address_reg">EF1_ram_block1a4_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a4_PORT_A_address">EF1_ram_block1a4_PORT_A_address</A>, EF1_ram_block1a4_clock_0, , , EF1_ram_block1a4_clock_enable_0);
<P><A NAME="EF1_ram_block1a4_PORT_A_write_enable">EF1_ram_block1a4_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a4_PORT_A_write_enable_reg">EF1_ram_block1a4_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a4_PORT_A_write_enable">EF1_ram_block1a4_PORT_A_write_enable</A>, EF1_ram_block1a4_clock_0, , , EF1_ram_block1a4_clock_enable_0);
<P><A NAME="EF1_ram_block1a4_PORT_A_read_enable">EF1_ram_block1a4_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a4_PORT_A_read_enable_reg">EF1_ram_block1a4_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a4_PORT_A_read_enable">EF1_ram_block1a4_PORT_A_read_enable</A>, EF1_ram_block1a4_clock_0, , , EF1_ram_block1a4_clock_enable_0);
<P><A NAME="EF1_ram_block1a4_PORT_A_byte_mask">EF1_ram_block1a4_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[32]">WC2_src_data[32]</A>;
<P><A NAME="EF1_ram_block1a4_PORT_A_byte_mask_reg">EF1_ram_block1a4_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a4_PORT_A_byte_mask">EF1_ram_block1a4_PORT_A_byte_mask</A>, EF1_ram_block1a4_clock_0, , , EF1_ram_block1a4_clock_enable_0);
<P><A NAME="EF1_ram_block1a4_clock_0">EF1_ram_block1a4_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a4_clock_enable_0">EF1_ram_block1a4_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a4_PORT_A_data_out">EF1_ram_block1a4_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a4_PORT_A_data_in_reg">EF1_ram_block1a4_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a4_PORT_A_address_reg">EF1_ram_block1a4_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a4_PORT_A_write_enable_reg">EF1_ram_block1a4_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a4_PORT_A_read_enable_reg">EF1_ram_block1a4_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a4_PORT_A_byte_mask_reg">EF1_ram_block1a4_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a4_clock_0">EF1_ram_block1a4_clock_0</A>, , <A HREF="#EF1_ram_block1a4_clock_enable_0">EF1_ram_block1a4_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a4">EF1_ram_block1a4</A> = <A HREF="#EF1_ram_block1a4_PORT_A_data_out">EF1_ram_block1a4_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a32 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a32 at M10K_X26_Y8_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a32_PORT_A_data_in">EF1_ram_block1a32_PORT_A_data_in</A> = <A HREF="#WC2L24">WC2L24</A>;
<P><A NAME="EF1_ram_block1a32_PORT_A_data_in_reg">EF1_ram_block1a32_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a32_PORT_A_data_in">EF1_ram_block1a32_PORT_A_data_in</A>, EF1_ram_block1a32_clock_0, , , EF1_ram_block1a32_clock_enable_0);
<P><A NAME="EF1_ram_block1a32_PORT_A_address">EF1_ram_block1a32_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a32_PORT_A_address_reg">EF1_ram_block1a32_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a32_PORT_A_address">EF1_ram_block1a32_PORT_A_address</A>, EF1_ram_block1a32_clock_0, , , EF1_ram_block1a32_clock_enable_0);
<P><A NAME="EF1_ram_block1a32_PORT_A_write_enable">EF1_ram_block1a32_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a32_PORT_A_write_enable_reg">EF1_ram_block1a32_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a32_PORT_A_write_enable">EF1_ram_block1a32_PORT_A_write_enable</A>, EF1_ram_block1a32_clock_0, , , EF1_ram_block1a32_clock_enable_0);
<P><A NAME="EF1_ram_block1a32_PORT_A_read_enable">EF1_ram_block1a32_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a32_PORT_A_read_enable_reg">EF1_ram_block1a32_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a32_PORT_A_read_enable">EF1_ram_block1a32_PORT_A_read_enable</A>, EF1_ram_block1a32_clock_0, , , EF1_ram_block1a32_clock_enable_0);
<P><A NAME="EF1_ram_block1a32_PORT_A_byte_mask">EF1_ram_block1a32_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[32]">WC2_src_data[32]</A>;
<P><A NAME="EF1_ram_block1a32_PORT_A_byte_mask_reg">EF1_ram_block1a32_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a32_PORT_A_byte_mask">EF1_ram_block1a32_PORT_A_byte_mask</A>, EF1_ram_block1a32_clock_0, , , EF1_ram_block1a32_clock_enable_0);
<P><A NAME="EF1_ram_block1a32_clock_0">EF1_ram_block1a32_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a32_clock_enable_0">EF1_ram_block1a32_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a32_PORT_A_data_out">EF1_ram_block1a32_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a32_PORT_A_data_in_reg">EF1_ram_block1a32_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a32_PORT_A_address_reg">EF1_ram_block1a32_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a32_PORT_A_write_enable_reg">EF1_ram_block1a32_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a32_PORT_A_read_enable_reg">EF1_ram_block1a32_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a32_PORT_A_byte_mask_reg">EF1_ram_block1a32_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a32_clock_0">EF1_ram_block1a32_clock_0</A>, , <A HREF="#EF1_ram_block1a32_clock_enable_0">EF1_ram_block1a32_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a32">EF1_ram_block1a32</A> = <A HREF="#EF1_ram_block1a32_PORT_A_data_out">EF1_ram_block1a32_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a0 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a0 at M10K_X26_Y6_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a0_PORT_A_data_in">EF1_ram_block1a0_PORT_A_data_in</A> = <A HREF="#WC2L24">WC2L24</A>;
<P><A NAME="EF1_ram_block1a0_PORT_A_data_in_reg">EF1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a0_PORT_A_data_in">EF1_ram_block1a0_PORT_A_data_in</A>, EF1_ram_block1a0_clock_0, , , EF1_ram_block1a0_clock_enable_0);
<P><A NAME="EF1_ram_block1a0_PORT_A_address">EF1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a0_PORT_A_address_reg">EF1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a0_PORT_A_address">EF1_ram_block1a0_PORT_A_address</A>, EF1_ram_block1a0_clock_0, , , EF1_ram_block1a0_clock_enable_0);
<P><A NAME="EF1_ram_block1a0_PORT_A_write_enable">EF1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a0_PORT_A_write_enable_reg">EF1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a0_PORT_A_write_enable">EF1_ram_block1a0_PORT_A_write_enable</A>, EF1_ram_block1a0_clock_0, , , EF1_ram_block1a0_clock_enable_0);
<P><A NAME="EF1_ram_block1a0_PORT_A_read_enable">EF1_ram_block1a0_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a0_PORT_A_read_enable_reg">EF1_ram_block1a0_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a0_PORT_A_read_enable">EF1_ram_block1a0_PORT_A_read_enable</A>, EF1_ram_block1a0_clock_0, , , EF1_ram_block1a0_clock_enable_0);
<P><A NAME="EF1_ram_block1a0_PORT_A_byte_mask">EF1_ram_block1a0_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[32]">WC2_src_data[32]</A>;
<P><A NAME="EF1_ram_block1a0_PORT_A_byte_mask_reg">EF1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a0_PORT_A_byte_mask">EF1_ram_block1a0_PORT_A_byte_mask</A>, EF1_ram_block1a0_clock_0, , , EF1_ram_block1a0_clock_enable_0);
<P><A NAME="EF1_ram_block1a0_clock_0">EF1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a0_clock_enable_0">EF1_ram_block1a0_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a0_PORT_A_data_out">EF1_ram_block1a0_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a0_PORT_A_data_in_reg">EF1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a0_PORT_A_address_reg">EF1_ram_block1a0_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a0_PORT_A_write_enable_reg">EF1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a0_PORT_A_read_enable_reg">EF1_ram_block1a0_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a0_PORT_A_byte_mask_reg">EF1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a0_clock_0">EF1_ram_block1a0_clock_0</A>, , <A HREF="#EF1_ram_block1a0_clock_enable_0">EF1_ram_block1a0_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a0">EF1_ram_block1a0</A> = <A HREF="#EF1_ram_block1a0_PORT_A_data_out">EF1_ram_block1a0_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a33 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a33 at M10K_X14_Y6_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a33_PORT_A_data_in">EF1_ram_block1a33_PORT_A_data_in</A> = <A HREF="#WC2L25">WC2L25</A>;
<P><A NAME="EF1_ram_block1a33_PORT_A_data_in_reg">EF1_ram_block1a33_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a33_PORT_A_data_in">EF1_ram_block1a33_PORT_A_data_in</A>, EF1_ram_block1a33_clock_0, , , EF1_ram_block1a33_clock_enable_0);
<P><A NAME="EF1_ram_block1a33_PORT_A_address">EF1_ram_block1a33_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a33_PORT_A_address_reg">EF1_ram_block1a33_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a33_PORT_A_address">EF1_ram_block1a33_PORT_A_address</A>, EF1_ram_block1a33_clock_0, , , EF1_ram_block1a33_clock_enable_0);
<P><A NAME="EF1_ram_block1a33_PORT_A_write_enable">EF1_ram_block1a33_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a33_PORT_A_write_enable_reg">EF1_ram_block1a33_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a33_PORT_A_write_enable">EF1_ram_block1a33_PORT_A_write_enable</A>, EF1_ram_block1a33_clock_0, , , EF1_ram_block1a33_clock_enable_0);
<P><A NAME="EF1_ram_block1a33_PORT_A_read_enable">EF1_ram_block1a33_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a33_PORT_A_read_enable_reg">EF1_ram_block1a33_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a33_PORT_A_read_enable">EF1_ram_block1a33_PORT_A_read_enable</A>, EF1_ram_block1a33_clock_0, , , EF1_ram_block1a33_clock_enable_0);
<P><A NAME="EF1_ram_block1a33_PORT_A_byte_mask">EF1_ram_block1a33_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[32]">WC2_src_data[32]</A>;
<P><A NAME="EF1_ram_block1a33_PORT_A_byte_mask_reg">EF1_ram_block1a33_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a33_PORT_A_byte_mask">EF1_ram_block1a33_PORT_A_byte_mask</A>, EF1_ram_block1a33_clock_0, , , EF1_ram_block1a33_clock_enable_0);
<P><A NAME="EF1_ram_block1a33_clock_0">EF1_ram_block1a33_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a33_clock_enable_0">EF1_ram_block1a33_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a33_PORT_A_data_out">EF1_ram_block1a33_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a33_PORT_A_data_in_reg">EF1_ram_block1a33_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a33_PORT_A_address_reg">EF1_ram_block1a33_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a33_PORT_A_write_enable_reg">EF1_ram_block1a33_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a33_PORT_A_read_enable_reg">EF1_ram_block1a33_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a33_PORT_A_byte_mask_reg">EF1_ram_block1a33_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a33_clock_0">EF1_ram_block1a33_clock_0</A>, , <A HREF="#EF1_ram_block1a33_clock_enable_0">EF1_ram_block1a33_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a33">EF1_ram_block1a33</A> = <A HREF="#EF1_ram_block1a33_PORT_A_data_out">EF1_ram_block1a33_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a1 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a1 at M10K_X14_Y8_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a1_PORT_A_data_in">EF1_ram_block1a1_PORT_A_data_in</A> = <A HREF="#WC2L25">WC2L25</A>;
<P><A NAME="EF1_ram_block1a1_PORT_A_data_in_reg">EF1_ram_block1a1_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a1_PORT_A_data_in">EF1_ram_block1a1_PORT_A_data_in</A>, EF1_ram_block1a1_clock_0, , , EF1_ram_block1a1_clock_enable_0);
<P><A NAME="EF1_ram_block1a1_PORT_A_address">EF1_ram_block1a1_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a1_PORT_A_address_reg">EF1_ram_block1a1_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a1_PORT_A_address">EF1_ram_block1a1_PORT_A_address</A>, EF1_ram_block1a1_clock_0, , , EF1_ram_block1a1_clock_enable_0);
<P><A NAME="EF1_ram_block1a1_PORT_A_write_enable">EF1_ram_block1a1_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a1_PORT_A_write_enable_reg">EF1_ram_block1a1_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a1_PORT_A_write_enable">EF1_ram_block1a1_PORT_A_write_enable</A>, EF1_ram_block1a1_clock_0, , , EF1_ram_block1a1_clock_enable_0);
<P><A NAME="EF1_ram_block1a1_PORT_A_read_enable">EF1_ram_block1a1_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a1_PORT_A_read_enable_reg">EF1_ram_block1a1_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a1_PORT_A_read_enable">EF1_ram_block1a1_PORT_A_read_enable</A>, EF1_ram_block1a1_clock_0, , , EF1_ram_block1a1_clock_enable_0);
<P><A NAME="EF1_ram_block1a1_PORT_A_byte_mask">EF1_ram_block1a1_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[32]">WC2_src_data[32]</A>;
<P><A NAME="EF1_ram_block1a1_PORT_A_byte_mask_reg">EF1_ram_block1a1_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a1_PORT_A_byte_mask">EF1_ram_block1a1_PORT_A_byte_mask</A>, EF1_ram_block1a1_clock_0, , , EF1_ram_block1a1_clock_enable_0);
<P><A NAME="EF1_ram_block1a1_clock_0">EF1_ram_block1a1_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a1_clock_enable_0">EF1_ram_block1a1_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a1_PORT_A_data_out">EF1_ram_block1a1_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a1_PORT_A_data_in_reg">EF1_ram_block1a1_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a1_PORT_A_address_reg">EF1_ram_block1a1_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a1_PORT_A_write_enable_reg">EF1_ram_block1a1_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a1_PORT_A_read_enable_reg">EF1_ram_block1a1_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a1_PORT_A_byte_mask_reg">EF1_ram_block1a1_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a1_clock_0">EF1_ram_block1a1_clock_0</A>, , <A HREF="#EF1_ram_block1a1_clock_enable_0">EF1_ram_block1a1_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a1">EF1_ram_block1a1</A> = <A HREF="#EF1_ram_block1a1_PORT_A_data_out">EF1_ram_block1a1_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a34 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a34 at M10K_X26_Y14_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a34_PORT_A_data_in">EF1_ram_block1a34_PORT_A_data_in</A> = <A HREF="#WC2L26">WC2L26</A>;
<P><A NAME="EF1_ram_block1a34_PORT_A_data_in_reg">EF1_ram_block1a34_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a34_PORT_A_data_in">EF1_ram_block1a34_PORT_A_data_in</A>, EF1_ram_block1a34_clock_0, , , EF1_ram_block1a34_clock_enable_0);
<P><A NAME="EF1_ram_block1a34_PORT_A_address">EF1_ram_block1a34_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a34_PORT_A_address_reg">EF1_ram_block1a34_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a34_PORT_A_address">EF1_ram_block1a34_PORT_A_address</A>, EF1_ram_block1a34_clock_0, , , EF1_ram_block1a34_clock_enable_0);
<P><A NAME="EF1_ram_block1a34_PORT_A_write_enable">EF1_ram_block1a34_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a34_PORT_A_write_enable_reg">EF1_ram_block1a34_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a34_PORT_A_write_enable">EF1_ram_block1a34_PORT_A_write_enable</A>, EF1_ram_block1a34_clock_0, , , EF1_ram_block1a34_clock_enable_0);
<P><A NAME="EF1_ram_block1a34_PORT_A_read_enable">EF1_ram_block1a34_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a34_PORT_A_read_enable_reg">EF1_ram_block1a34_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a34_PORT_A_read_enable">EF1_ram_block1a34_PORT_A_read_enable</A>, EF1_ram_block1a34_clock_0, , , EF1_ram_block1a34_clock_enable_0);
<P><A NAME="EF1_ram_block1a34_PORT_A_byte_mask">EF1_ram_block1a34_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[32]">WC2_src_data[32]</A>;
<P><A NAME="EF1_ram_block1a34_PORT_A_byte_mask_reg">EF1_ram_block1a34_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a34_PORT_A_byte_mask">EF1_ram_block1a34_PORT_A_byte_mask</A>, EF1_ram_block1a34_clock_0, , , EF1_ram_block1a34_clock_enable_0);
<P><A NAME="EF1_ram_block1a34_clock_0">EF1_ram_block1a34_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a34_clock_enable_0">EF1_ram_block1a34_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a34_PORT_A_data_out">EF1_ram_block1a34_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a34_PORT_A_data_in_reg">EF1_ram_block1a34_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a34_PORT_A_address_reg">EF1_ram_block1a34_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a34_PORT_A_write_enable_reg">EF1_ram_block1a34_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a34_PORT_A_read_enable_reg">EF1_ram_block1a34_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a34_PORT_A_byte_mask_reg">EF1_ram_block1a34_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a34_clock_0">EF1_ram_block1a34_clock_0</A>, , <A HREF="#EF1_ram_block1a34_clock_enable_0">EF1_ram_block1a34_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a34">EF1_ram_block1a34</A> = <A HREF="#EF1_ram_block1a34_PORT_A_data_out">EF1_ram_block1a34_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a2 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a2 at M10K_X26_Y15_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a2_PORT_A_data_in">EF1_ram_block1a2_PORT_A_data_in</A> = <A HREF="#WC2L26">WC2L26</A>;
<P><A NAME="EF1_ram_block1a2_PORT_A_data_in_reg">EF1_ram_block1a2_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a2_PORT_A_data_in">EF1_ram_block1a2_PORT_A_data_in</A>, EF1_ram_block1a2_clock_0, , , EF1_ram_block1a2_clock_enable_0);
<P><A NAME="EF1_ram_block1a2_PORT_A_address">EF1_ram_block1a2_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a2_PORT_A_address_reg">EF1_ram_block1a2_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a2_PORT_A_address">EF1_ram_block1a2_PORT_A_address</A>, EF1_ram_block1a2_clock_0, , , EF1_ram_block1a2_clock_enable_0);
<P><A NAME="EF1_ram_block1a2_PORT_A_write_enable">EF1_ram_block1a2_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a2_PORT_A_write_enable_reg">EF1_ram_block1a2_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a2_PORT_A_write_enable">EF1_ram_block1a2_PORT_A_write_enable</A>, EF1_ram_block1a2_clock_0, , , EF1_ram_block1a2_clock_enable_0);
<P><A NAME="EF1_ram_block1a2_PORT_A_read_enable">EF1_ram_block1a2_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a2_PORT_A_read_enable_reg">EF1_ram_block1a2_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a2_PORT_A_read_enable">EF1_ram_block1a2_PORT_A_read_enable</A>, EF1_ram_block1a2_clock_0, , , EF1_ram_block1a2_clock_enable_0);
<P><A NAME="EF1_ram_block1a2_PORT_A_byte_mask">EF1_ram_block1a2_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[32]">WC2_src_data[32]</A>;
<P><A NAME="EF1_ram_block1a2_PORT_A_byte_mask_reg">EF1_ram_block1a2_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a2_PORT_A_byte_mask">EF1_ram_block1a2_PORT_A_byte_mask</A>, EF1_ram_block1a2_clock_0, , , EF1_ram_block1a2_clock_enable_0);
<P><A NAME="EF1_ram_block1a2_clock_0">EF1_ram_block1a2_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a2_clock_enable_0">EF1_ram_block1a2_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a2_PORT_A_data_out">EF1_ram_block1a2_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a2_PORT_A_data_in_reg">EF1_ram_block1a2_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a2_PORT_A_address_reg">EF1_ram_block1a2_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a2_PORT_A_write_enable_reg">EF1_ram_block1a2_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a2_PORT_A_read_enable_reg">EF1_ram_block1a2_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a2_PORT_A_byte_mask_reg">EF1_ram_block1a2_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a2_clock_0">EF1_ram_block1a2_clock_0</A>, , <A HREF="#EF1_ram_block1a2_clock_enable_0">EF1_ram_block1a2_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a2">EF1_ram_block1a2</A> = <A HREF="#EF1_ram_block1a2_PORT_A_data_out">EF1_ram_block1a2_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a35 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a35 at M10K_X38_Y7_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a35_PORT_A_data_in">EF1_ram_block1a35_PORT_A_data_in</A> = <A HREF="#WC2L27">WC2L27</A>;
<P><A NAME="EF1_ram_block1a35_PORT_A_data_in_reg">EF1_ram_block1a35_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a35_PORT_A_data_in">EF1_ram_block1a35_PORT_A_data_in</A>, EF1_ram_block1a35_clock_0, , , EF1_ram_block1a35_clock_enable_0);
<P><A NAME="EF1_ram_block1a35_PORT_A_address">EF1_ram_block1a35_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a35_PORT_A_address_reg">EF1_ram_block1a35_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a35_PORT_A_address">EF1_ram_block1a35_PORT_A_address</A>, EF1_ram_block1a35_clock_0, , , EF1_ram_block1a35_clock_enable_0);
<P><A NAME="EF1_ram_block1a35_PORT_A_write_enable">EF1_ram_block1a35_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a35_PORT_A_write_enable_reg">EF1_ram_block1a35_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a35_PORT_A_write_enable">EF1_ram_block1a35_PORT_A_write_enable</A>, EF1_ram_block1a35_clock_0, , , EF1_ram_block1a35_clock_enable_0);
<P><A NAME="EF1_ram_block1a35_PORT_A_read_enable">EF1_ram_block1a35_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a35_PORT_A_read_enable_reg">EF1_ram_block1a35_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a35_PORT_A_read_enable">EF1_ram_block1a35_PORT_A_read_enable</A>, EF1_ram_block1a35_clock_0, , , EF1_ram_block1a35_clock_enable_0);
<P><A NAME="EF1_ram_block1a35_PORT_A_byte_mask">EF1_ram_block1a35_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[32]">WC2_src_data[32]</A>;
<P><A NAME="EF1_ram_block1a35_PORT_A_byte_mask_reg">EF1_ram_block1a35_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a35_PORT_A_byte_mask">EF1_ram_block1a35_PORT_A_byte_mask</A>, EF1_ram_block1a35_clock_0, , , EF1_ram_block1a35_clock_enable_0);
<P><A NAME="EF1_ram_block1a35_clock_0">EF1_ram_block1a35_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a35_clock_enable_0">EF1_ram_block1a35_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a35_PORT_A_data_out">EF1_ram_block1a35_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a35_PORT_A_data_in_reg">EF1_ram_block1a35_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a35_PORT_A_address_reg">EF1_ram_block1a35_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a35_PORT_A_write_enable_reg">EF1_ram_block1a35_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a35_PORT_A_read_enable_reg">EF1_ram_block1a35_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a35_PORT_A_byte_mask_reg">EF1_ram_block1a35_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a35_clock_0">EF1_ram_block1a35_clock_0</A>, , <A HREF="#EF1_ram_block1a35_clock_enable_0">EF1_ram_block1a35_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a35">EF1_ram_block1a35</A> = <A HREF="#EF1_ram_block1a35_PORT_A_data_out">EF1_ram_block1a35_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a3 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a3 at M10K_X14_Y7_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a3_PORT_A_data_in">EF1_ram_block1a3_PORT_A_data_in</A> = <A HREF="#WC2L27">WC2L27</A>;
<P><A NAME="EF1_ram_block1a3_PORT_A_data_in_reg">EF1_ram_block1a3_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a3_PORT_A_data_in">EF1_ram_block1a3_PORT_A_data_in</A>, EF1_ram_block1a3_clock_0, , , EF1_ram_block1a3_clock_enable_0);
<P><A NAME="EF1_ram_block1a3_PORT_A_address">EF1_ram_block1a3_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a3_PORT_A_address_reg">EF1_ram_block1a3_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a3_PORT_A_address">EF1_ram_block1a3_PORT_A_address</A>, EF1_ram_block1a3_clock_0, , , EF1_ram_block1a3_clock_enable_0);
<P><A NAME="EF1_ram_block1a3_PORT_A_write_enable">EF1_ram_block1a3_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a3_PORT_A_write_enable_reg">EF1_ram_block1a3_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a3_PORT_A_write_enable">EF1_ram_block1a3_PORT_A_write_enable</A>, EF1_ram_block1a3_clock_0, , , EF1_ram_block1a3_clock_enable_0);
<P><A NAME="EF1_ram_block1a3_PORT_A_read_enable">EF1_ram_block1a3_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a3_PORT_A_read_enable_reg">EF1_ram_block1a3_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a3_PORT_A_read_enable">EF1_ram_block1a3_PORT_A_read_enable</A>, EF1_ram_block1a3_clock_0, , , EF1_ram_block1a3_clock_enable_0);
<P><A NAME="EF1_ram_block1a3_PORT_A_byte_mask">EF1_ram_block1a3_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[32]">WC2_src_data[32]</A>;
<P><A NAME="EF1_ram_block1a3_PORT_A_byte_mask_reg">EF1_ram_block1a3_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a3_PORT_A_byte_mask">EF1_ram_block1a3_PORT_A_byte_mask</A>, EF1_ram_block1a3_clock_0, , , EF1_ram_block1a3_clock_enable_0);
<P><A NAME="EF1_ram_block1a3_clock_0">EF1_ram_block1a3_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a3_clock_enable_0">EF1_ram_block1a3_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a3_PORT_A_data_out">EF1_ram_block1a3_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a3_PORT_A_data_in_reg">EF1_ram_block1a3_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a3_PORT_A_address_reg">EF1_ram_block1a3_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a3_PORT_A_write_enable_reg">EF1_ram_block1a3_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a3_PORT_A_read_enable_reg">EF1_ram_block1a3_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a3_PORT_A_byte_mask_reg">EF1_ram_block1a3_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a3_clock_0">EF1_ram_block1a3_clock_0</A>, , <A HREF="#EF1_ram_block1a3_clock_enable_0">EF1_ram_block1a3_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a3">EF1_ram_block1a3</A> = <A HREF="#EF1_ram_block1a3_PORT_A_data_out">EF1_ram_block1a3_PORT_A_data_out</A>[0];


<P> --ZD1_E_shift_rot_result[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1] at FF_X34_Y14_N28
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[1]">ZD1_E_shift_rot_result[1]</A> = DFFEAS(<A HREF="#ZD1L489">ZD1L489</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[1]">ZD1_E_src1[1]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1L94 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~93 at LABCELL_X33_Y16_N30
<P><A NAME="ZD1L94_adder_eqn">ZD1L94_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[0]">ZD1_F_pc[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="ZD1L94">ZD1L94</A> = SUM(<A HREF="#ZD1L94_adder_eqn">ZD1L94_adder_eqn</A>);

<P> --ZD1L95 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~94 at LABCELL_X33_Y16_N30
<P><A NAME="ZD1L95_adder_eqn">ZD1L95_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[0]">ZD1_F_pc[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="ZD1L95">ZD1L95</A> = CARRY(<A HREF="#ZD1L95_adder_eqn">ZD1L95_adder_eqn</A>);


<P> --ZD1L98 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~97 at LABCELL_X33_Y16_N33
<P><A NAME="ZD1L98_adder_eqn">ZD1L98_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[1]">ZD1_F_pc[1]</A> ) + ( GND ) + ( <A HREF="#ZD1L95">ZD1L95</A> );
<P><A NAME="ZD1L98">ZD1L98</A> = SUM(<A HREF="#ZD1L98_adder_eqn">ZD1L98_adder_eqn</A>);

<P> --ZD1L99 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~98 at LABCELL_X33_Y16_N33
<P><A NAME="ZD1L99_adder_eqn">ZD1L99_adder_eqn</A> = ( <A HREF="#ZD1_F_pc[1]">ZD1_F_pc[1]</A> ) + ( GND ) + ( <A HREF="#ZD1L95">ZD1L95</A> );
<P><A NAME="ZD1L99">ZD1L99</A> = CARRY(<A HREF="#ZD1L99_adder_eqn">ZD1L99_adder_eqn</A>);


<P> --AC1L10 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~9 at LABCELL_X16_Y4_N12
<P><A NAME="AC1L10_adder_eqn">AC1L10_adder_eqn</A> = ( <A HREF="#AC1_clk_counter[5]">AC1_clk_counter[5]</A> ) + ( GND ) + ( <A HREF="#AC1L23">AC1L23</A> );
<P><A NAME="AC1L10">AC1L10</A> = SUM(<A HREF="#AC1L10_adder_eqn">AC1L10_adder_eqn</A>);

<P> --AC1L11 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~10 at LABCELL_X16_Y4_N12
<P><A NAME="AC1L11_adder_eqn">AC1L11_adder_eqn</A> = ( <A HREF="#AC1_clk_counter[5]">AC1_clk_counter[5]</A> ) + ( GND ) + ( <A HREF="#AC1L23">AC1L23</A> );
<P><A NAME="AC1L11">AC1L11</A> = CARRY(<A HREF="#AC1L11_adder_eqn">AC1L11_adder_eqn</A>);


<P> --AC1L14 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~13 at LABCELL_X16_Y4_N0
<P><A NAME="AC1L14_adder_eqn">AC1L14_adder_eqn</A> = ( <A HREF="#AC1_clk_counter[1]">AC1_clk_counter[1]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="AC1L14">AC1L14</A> = SUM(<A HREF="#AC1L14_adder_eqn">AC1L14_adder_eqn</A>);

<P> --AC1L15 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~14 at LABCELL_X16_Y4_N0
<P><A NAME="AC1L15_adder_eqn">AC1L15_adder_eqn</A> = ( <A HREF="#AC1_clk_counter[1]">AC1_clk_counter[1]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="AC1L15">AC1L15</A> = CARRY(<A HREF="#AC1L15_adder_eqn">AC1L15_adder_eqn</A>);


<P> --AC1L18 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~17 at LABCELL_X16_Y4_N15
<P><A NAME="AC1L18_adder_eqn">AC1L18_adder_eqn</A> = ( <A HREF="#AC1_clk_counter[6]">AC1_clk_counter[6]</A> ) + ( GND ) + ( <A HREF="#AC1L11">AC1L11</A> );
<P><A NAME="AC1L18">AC1L18</A> = SUM(<A HREF="#AC1L18_adder_eqn">AC1L18_adder_eqn</A>);

<P> --AC1L19 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~18 at LABCELL_X16_Y4_N15
<P><A NAME="AC1L19_adder_eqn">AC1L19_adder_eqn</A> = ( <A HREF="#AC1_clk_counter[6]">AC1_clk_counter[6]</A> ) + ( GND ) + ( <A HREF="#AC1L11">AC1L11</A> );
<P><A NAME="AC1L19">AC1L19</A> = CARRY(<A HREF="#AC1L19_adder_eqn">AC1L19_adder_eqn</A>);


<P> --AC1L22 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~21 at LABCELL_X16_Y4_N9
<P><A NAME="AC1L22_adder_eqn">AC1L22_adder_eqn</A> = ( <A HREF="#AC1_clk_counter[4]">AC1_clk_counter[4]</A> ) + ( GND ) + ( <A HREF="#AC1L27">AC1L27</A> );
<P><A NAME="AC1L22">AC1L22</A> = SUM(<A HREF="#AC1L22_adder_eqn">AC1L22_adder_eqn</A>);

<P> --AC1L23 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~22 at LABCELL_X16_Y4_N9
<P><A NAME="AC1L23_adder_eqn">AC1L23_adder_eqn</A> = ( <A HREF="#AC1_clk_counter[4]">AC1_clk_counter[4]</A> ) + ( GND ) + ( <A HREF="#AC1L27">AC1L27</A> );
<P><A NAME="AC1L23">AC1L23</A> = CARRY(<A HREF="#AC1L23_adder_eqn">AC1L23_adder_eqn</A>);


<P> --AC1L26 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~25 at LABCELL_X16_Y4_N6
<P><A NAME="AC1L26_adder_eqn">AC1L26_adder_eqn</A> = ( <A HREF="#AC1_clk_counter[3]">AC1_clk_counter[3]</A> ) + ( GND ) + ( <A HREF="#AC1L31">AC1L31</A> );
<P><A NAME="AC1L26">AC1L26</A> = SUM(<A HREF="#AC1L26_adder_eqn">AC1L26_adder_eqn</A>);

<P> --AC1L27 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~26 at LABCELL_X16_Y4_N6
<P><A NAME="AC1L27_adder_eqn">AC1L27_adder_eqn</A> = ( <A HREF="#AC1_clk_counter[3]">AC1_clk_counter[3]</A> ) + ( GND ) + ( <A HREF="#AC1L31">AC1L31</A> );
<P><A NAME="AC1L27">AC1L27</A> = CARRY(<A HREF="#AC1L27_adder_eqn">AC1L27_adder_eqn</A>);


<P> --AC1L30 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~29 at LABCELL_X16_Y4_N3
<P><A NAME="AC1L30_adder_eqn">AC1L30_adder_eqn</A> = ( <A HREF="#AC1_clk_counter[2]">AC1_clk_counter[2]</A> ) + ( GND ) + ( <A HREF="#AC1L15">AC1L15</A> );
<P><A NAME="AC1L30">AC1L30</A> = SUM(<A HREF="#AC1L30_adder_eqn">AC1L30_adder_eqn</A>);

<P> --AC1L31 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~30 at LABCELL_X16_Y4_N3
<P><A NAME="AC1L31_adder_eqn">AC1L31_adder_eqn</A> = ( <A HREF="#AC1_clk_counter[2]">AC1_clk_counter[2]</A> ) + ( GND ) + ( <A HREF="#AC1L15">AC1L15</A> );
<P><A NAME="AC1L31">AC1L31</A> = CARRY(<A HREF="#AC1L31_adder_eqn">AC1L31_adder_eqn</A>);


<P> --AC1L34 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~33 at LABCELL_X16_Y4_N24
<P><A NAME="AC1L34_adder_eqn">AC1L34_adder_eqn</A> = ( <A HREF="#AC1_clk_counter[9]">AC1_clk_counter[9]</A> ) + ( GND ) + ( <A HREF="#AC1L39">AC1L39</A> );
<P><A NAME="AC1L34">AC1L34</A> = SUM(<A HREF="#AC1L34_adder_eqn">AC1L34_adder_eqn</A>);

<P> --AC1L35 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~34 at LABCELL_X16_Y4_N24
<P><A NAME="AC1L35_adder_eqn">AC1L35_adder_eqn</A> = ( <A HREF="#AC1_clk_counter[9]">AC1_clk_counter[9]</A> ) + ( GND ) + ( <A HREF="#AC1L39">AC1L39</A> );
<P><A NAME="AC1L35">AC1L35</A> = CARRY(<A HREF="#AC1L35_adder_eqn">AC1L35_adder_eqn</A>);


<P> --AC1L38 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~37 at LABCELL_X16_Y4_N21
<P><A NAME="AC1L38_adder_eqn">AC1L38_adder_eqn</A> = ( <A HREF="#AC1_clk_counter[8]">AC1_clk_counter[8]</A> ) + ( GND ) + ( <A HREF="#AC1L43">AC1L43</A> );
<P><A NAME="AC1L38">AC1L38</A> = SUM(<A HREF="#AC1L38_adder_eqn">AC1L38_adder_eqn</A>);

<P> --AC1L39 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~38 at LABCELL_X16_Y4_N21
<P><A NAME="AC1L39_adder_eqn">AC1L39_adder_eqn</A> = ( <A HREF="#AC1_clk_counter[8]">AC1_clk_counter[8]</A> ) + ( GND ) + ( <A HREF="#AC1L43">AC1L43</A> );
<P><A NAME="AC1L39">AC1L39</A> = CARRY(<A HREF="#AC1L39_adder_eqn">AC1L39_adder_eqn</A>);


<P> --AC1L42 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~41 at LABCELL_X16_Y4_N18
<P><A NAME="AC1L42_adder_eqn">AC1L42_adder_eqn</A> = ( <A HREF="#AC1_clk_counter[7]">AC1_clk_counter[7]</A> ) + ( GND ) + ( <A HREF="#AC1L19">AC1L19</A> );
<P><A NAME="AC1L42">AC1L42</A> = SUM(<A HREF="#AC1L42_adder_eqn">AC1L42_adder_eqn</A>);

<P> --AC1L43 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~42 at LABCELL_X16_Y4_N18
<P><A NAME="AC1L43_adder_eqn">AC1L43_adder_eqn</A> = ( <A HREF="#AC1_clk_counter[7]">AC1_clk_counter[7]</A> ) + ( GND ) + ( <A HREF="#AC1L19">AC1L19</A> );
<P><A NAME="AC1L43">AC1L43</A> = CARRY(<A HREF="#AC1L43_adder_eqn">AC1L43_adder_eqn</A>);


<P> --XB1_s_serial_protocol.STATE_3_START_BIT is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT at FF_X16_Y5_N56
<P> --register power-up is low

<P><A NAME="XB1_s_serial_protocol.STATE_3_START_BIT">XB1_s_serial_protocol.STATE_3_START_BIT</A> = DFFEAS(<A HREF="#XB1L4">XB1L4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --BC1_count[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0] at FF_X2_Y4_N55
<P> --register power-up is low

<P><A NAME="BC1_count[0]">BC1_count[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L18">BC1L18</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, <A HREF="#BC1L65">BC1L65</A>);


<P> --BC1_td_shift[10] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10] at FF_X2_Y4_N2
<P> --register power-up is low

<P><A NAME="BC1_td_shift[10]">BC1_td_shift[10]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#A1L6">A1L6</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, GND, <A HREF="#BC1L65">BC1L65</A>);


<P> --BC1_count[8] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8] at FF_X3_Y4_N43
<P> --register power-up is low

<P><A NAME="BC1_count[8]">BC1_count[8]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1_count[7]">BC1_count[7]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, GND, <A HREF="#BC1L65">BC1L65</A>);


<P> --VE1_sr[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3] at FF_X2_Y6_N56
<P> --register power-up is low

<P><A NAME="VE1_sr[3]">VE1_sr[3]</A> = DFFEAS(<A HREF="#VE1L62">VE1L62</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L27">VE1L27</A>,  ,  , <A HREF="#VE1L26">VE1L26</A>,  );


<P> --HE1_break_readreg[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] at FF_X4_Y6_N28
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[1]">HE1_break_readreg[1]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>, <A HREF="#UE1_jdo[1]">UE1_jdo[1]</A>,  , <A HREF="#HE1L25">HE1L25</A>, VCC);


<P> --SE1_MonAReg[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] at FF_X7_Y6_N35
<P> --register power-up is low

<P><A NAME="SE1_MonAReg[3]">SE1_MonAReg[3]</A> = DFFEAS(<A HREF="#SE1L7">SE1L7</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1L68">UE1L68</A>, <A HREF="#UE1_jdo[27]">UE1_jdo[27]</A>,  ,  , <A HREF="#UE1_take_action_ocimem_a">UE1_take_action_ocimem_a</A>);


<P> --SE1_MonAReg[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] at FF_X7_Y6_N31
<P> --register power-up is low

<P><A NAME="SE1_MonAReg[2]">SE1_MonAReg[2]</A> = DFFEAS(<A HREF="#SE1L11">SE1L11</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1L68">UE1L68</A>, <A HREF="#UE1_jdo[26]">UE1_jdo[26]</A>,  ,  , <A HREF="#UE1_take_action_ocimem_a">UE1_take_action_ocimem_a</A>);


<P> --SE1_MonAReg[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] at FF_X7_Y6_N38
<P> --register power-up is low

<P><A NAME="SE1_MonAReg[4]">SE1_MonAReg[4]</A> = DFFEAS(<A HREF="#SE1L15">SE1L15</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1L68">UE1L68</A>, <A HREF="#UE1_jdo[28]">UE1_jdo[28]</A>,  ,  , <A HREF="#UE1_take_action_ocimem_a">UE1_take_action_ocimem_a</A>);


<P> --DF1_q_a[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0] at M10K_X5_Y8_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 20
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L155">SE1L155</A>, <A HREF="#SE1L156">SE1L156</A>, <A HREF="#SE1L157">SE1L157</A>, <A HREF="#SE1L158">SE1L158</A>, <A HREF="#SE1L159">SE1L159</A>, <A HREF="#SE1L160">SE1L160</A>, <A HREF="#SE1L161">SE1L161</A>, <A HREF="#SE1L162">SE1L162</A>, , , <A HREF="#SE1L163">SE1L163</A>, <A HREF="#SE1L164">SE1L164</A>, <A HREF="#SE1L165">SE1L165</A>, <A HREF="#SE1L166">SE1L166</A>, <A HREF="#SE1L167">SE1L167</A>, <A HREF="#SE1L168">SE1L168</A>, <A HREF="#SE1L169">SE1L169</A>, <A HREF="#SE1L170">SE1L170</A>, , );
<P><A NAME="DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L150">SE1L150</A>, <A HREF="#SE1L151">SE1L151</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A>, , <A HREF="#DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[0]">DF1_q_a[0]</A> = <A HREF="#DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A>[0];

<P> --DF1_q_a[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L155">SE1L155</A>, <A HREF="#SE1L156">SE1L156</A>, <A HREF="#SE1L157">SE1L157</A>, <A HREF="#SE1L158">SE1L158</A>, <A HREF="#SE1L159">SE1L159</A>, <A HREF="#SE1L160">SE1L160</A>, <A HREF="#SE1L161">SE1L161</A>, <A HREF="#SE1L162">SE1L162</A>, , , <A HREF="#SE1L163">SE1L163</A>, <A HREF="#SE1L164">SE1L164</A>, <A HREF="#SE1L165">SE1L165</A>, <A HREF="#SE1L166">SE1L166</A>, <A HREF="#SE1L167">SE1L167</A>, <A HREF="#SE1L168">SE1L168</A>, <A HREF="#SE1L169">SE1L169</A>, <A HREF="#SE1L170">SE1L170</A>, , );
<P><A NAME="DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L150">SE1L150</A>, <A HREF="#SE1L151">SE1L151</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A>, , <A HREF="#DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[15]">DF1_q_a[15]</A> = <A HREF="#DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A>[17];

<P> --DF1_q_a[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L155">SE1L155</A>, <A HREF="#SE1L156">SE1L156</A>, <A HREF="#SE1L157">SE1L157</A>, <A HREF="#SE1L158">SE1L158</A>, <A HREF="#SE1L159">SE1L159</A>, <A HREF="#SE1L160">SE1L160</A>, <A HREF="#SE1L161">SE1L161</A>, <A HREF="#SE1L162">SE1L162</A>, , , <A HREF="#SE1L163">SE1L163</A>, <A HREF="#SE1L164">SE1L164</A>, <A HREF="#SE1L165">SE1L165</A>, <A HREF="#SE1L166">SE1L166</A>, <A HREF="#SE1L167">SE1L167</A>, <A HREF="#SE1L168">SE1L168</A>, <A HREF="#SE1L169">SE1L169</A>, <A HREF="#SE1L170">SE1L170</A>, , );
<P><A NAME="DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L150">SE1L150</A>, <A HREF="#SE1L151">SE1L151</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A>, , <A HREF="#DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[14]">DF1_q_a[14]</A> = <A HREF="#DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A>[16];

<P> --DF1_q_a[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L155">SE1L155</A>, <A HREF="#SE1L156">SE1L156</A>, <A HREF="#SE1L157">SE1L157</A>, <A HREF="#SE1L158">SE1L158</A>, <A HREF="#SE1L159">SE1L159</A>, <A HREF="#SE1L160">SE1L160</A>, <A HREF="#SE1L161">SE1L161</A>, <A HREF="#SE1L162">SE1L162</A>, , , <A HREF="#SE1L163">SE1L163</A>, <A HREF="#SE1L164">SE1L164</A>, <A HREF="#SE1L165">SE1L165</A>, <A HREF="#SE1L166">SE1L166</A>, <A HREF="#SE1L167">SE1L167</A>, <A HREF="#SE1L168">SE1L168</A>, <A HREF="#SE1L169">SE1L169</A>, <A HREF="#SE1L170">SE1L170</A>, , );
<P><A NAME="DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L150">SE1L150</A>, <A HREF="#SE1L151">SE1L151</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A>, , <A HREF="#DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[13]">DF1_q_a[13]</A> = <A HREF="#DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A>[15];

<P> --DF1_q_a[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L155">SE1L155</A>, <A HREF="#SE1L156">SE1L156</A>, <A HREF="#SE1L157">SE1L157</A>, <A HREF="#SE1L158">SE1L158</A>, <A HREF="#SE1L159">SE1L159</A>, <A HREF="#SE1L160">SE1L160</A>, <A HREF="#SE1L161">SE1L161</A>, <A HREF="#SE1L162">SE1L162</A>, , , <A HREF="#SE1L163">SE1L163</A>, <A HREF="#SE1L164">SE1L164</A>, <A HREF="#SE1L165">SE1L165</A>, <A HREF="#SE1L166">SE1L166</A>, <A HREF="#SE1L167">SE1L167</A>, <A HREF="#SE1L168">SE1L168</A>, <A HREF="#SE1L169">SE1L169</A>, <A HREF="#SE1L170">SE1L170</A>, , );
<P><A NAME="DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L150">SE1L150</A>, <A HREF="#SE1L151">SE1L151</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A>, , <A HREF="#DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[12]">DF1_q_a[12]</A> = <A HREF="#DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A>[14];

<P> --DF1_q_a[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L155">SE1L155</A>, <A HREF="#SE1L156">SE1L156</A>, <A HREF="#SE1L157">SE1L157</A>, <A HREF="#SE1L158">SE1L158</A>, <A HREF="#SE1L159">SE1L159</A>, <A HREF="#SE1L160">SE1L160</A>, <A HREF="#SE1L161">SE1L161</A>, <A HREF="#SE1L162">SE1L162</A>, , , <A HREF="#SE1L163">SE1L163</A>, <A HREF="#SE1L164">SE1L164</A>, <A HREF="#SE1L165">SE1L165</A>, <A HREF="#SE1L166">SE1L166</A>, <A HREF="#SE1L167">SE1L167</A>, <A HREF="#SE1L168">SE1L168</A>, <A HREF="#SE1L169">SE1L169</A>, <A HREF="#SE1L170">SE1L170</A>, , );
<P><A NAME="DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L150">SE1L150</A>, <A HREF="#SE1L151">SE1L151</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A>, , <A HREF="#DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[11]">DF1_q_a[11]</A> = <A HREF="#DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A>[13];

<P> --DF1_q_a[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L155">SE1L155</A>, <A HREF="#SE1L156">SE1L156</A>, <A HREF="#SE1L157">SE1L157</A>, <A HREF="#SE1L158">SE1L158</A>, <A HREF="#SE1L159">SE1L159</A>, <A HREF="#SE1L160">SE1L160</A>, <A HREF="#SE1L161">SE1L161</A>, <A HREF="#SE1L162">SE1L162</A>, , , <A HREF="#SE1L163">SE1L163</A>, <A HREF="#SE1L164">SE1L164</A>, <A HREF="#SE1L165">SE1L165</A>, <A HREF="#SE1L166">SE1L166</A>, <A HREF="#SE1L167">SE1L167</A>, <A HREF="#SE1L168">SE1L168</A>, <A HREF="#SE1L169">SE1L169</A>, <A HREF="#SE1L170">SE1L170</A>, , );
<P><A NAME="DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L150">SE1L150</A>, <A HREF="#SE1L151">SE1L151</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A>, , <A HREF="#DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[10]">DF1_q_a[10]</A> = <A HREF="#DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A>[12];

<P> --DF1_q_a[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L155">SE1L155</A>, <A HREF="#SE1L156">SE1L156</A>, <A HREF="#SE1L157">SE1L157</A>, <A HREF="#SE1L158">SE1L158</A>, <A HREF="#SE1L159">SE1L159</A>, <A HREF="#SE1L160">SE1L160</A>, <A HREF="#SE1L161">SE1L161</A>, <A HREF="#SE1L162">SE1L162</A>, , , <A HREF="#SE1L163">SE1L163</A>, <A HREF="#SE1L164">SE1L164</A>, <A HREF="#SE1L165">SE1L165</A>, <A HREF="#SE1L166">SE1L166</A>, <A HREF="#SE1L167">SE1L167</A>, <A HREF="#SE1L168">SE1L168</A>, <A HREF="#SE1L169">SE1L169</A>, <A HREF="#SE1L170">SE1L170</A>, , );
<P><A NAME="DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L150">SE1L150</A>, <A HREF="#SE1L151">SE1L151</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A>, , <A HREF="#DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[9]">DF1_q_a[9]</A> = <A HREF="#DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A>[11];

<P> --DF1_q_a[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L155">SE1L155</A>, <A HREF="#SE1L156">SE1L156</A>, <A HREF="#SE1L157">SE1L157</A>, <A HREF="#SE1L158">SE1L158</A>, <A HREF="#SE1L159">SE1L159</A>, <A HREF="#SE1L160">SE1L160</A>, <A HREF="#SE1L161">SE1L161</A>, <A HREF="#SE1L162">SE1L162</A>, , , <A HREF="#SE1L163">SE1L163</A>, <A HREF="#SE1L164">SE1L164</A>, <A HREF="#SE1L165">SE1L165</A>, <A HREF="#SE1L166">SE1L166</A>, <A HREF="#SE1L167">SE1L167</A>, <A HREF="#SE1L168">SE1L168</A>, <A HREF="#SE1L169">SE1L169</A>, <A HREF="#SE1L170">SE1L170</A>, , );
<P><A NAME="DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L150">SE1L150</A>, <A HREF="#SE1L151">SE1L151</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A>, , <A HREF="#DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[8]">DF1_q_a[8]</A> = <A HREF="#DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A>[10];

<P> --DF1_q_a[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L155">SE1L155</A>, <A HREF="#SE1L156">SE1L156</A>, <A HREF="#SE1L157">SE1L157</A>, <A HREF="#SE1L158">SE1L158</A>, <A HREF="#SE1L159">SE1L159</A>, <A HREF="#SE1L160">SE1L160</A>, <A HREF="#SE1L161">SE1L161</A>, <A HREF="#SE1L162">SE1L162</A>, , , <A HREF="#SE1L163">SE1L163</A>, <A HREF="#SE1L164">SE1L164</A>, <A HREF="#SE1L165">SE1L165</A>, <A HREF="#SE1L166">SE1L166</A>, <A HREF="#SE1L167">SE1L167</A>, <A HREF="#SE1L168">SE1L168</A>, <A HREF="#SE1L169">SE1L169</A>, <A HREF="#SE1L170">SE1L170</A>, , );
<P><A NAME="DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L150">SE1L150</A>, <A HREF="#SE1L151">SE1L151</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A>, , <A HREF="#DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[7]">DF1_q_a[7]</A> = <A HREF="#DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A>[7];

<P> --DF1_q_a[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L155">SE1L155</A>, <A HREF="#SE1L156">SE1L156</A>, <A HREF="#SE1L157">SE1L157</A>, <A HREF="#SE1L158">SE1L158</A>, <A HREF="#SE1L159">SE1L159</A>, <A HREF="#SE1L160">SE1L160</A>, <A HREF="#SE1L161">SE1L161</A>, <A HREF="#SE1L162">SE1L162</A>, , , <A HREF="#SE1L163">SE1L163</A>, <A HREF="#SE1L164">SE1L164</A>, <A HREF="#SE1L165">SE1L165</A>, <A HREF="#SE1L166">SE1L166</A>, <A HREF="#SE1L167">SE1L167</A>, <A HREF="#SE1L168">SE1L168</A>, <A HREF="#SE1L169">SE1L169</A>, <A HREF="#SE1L170">SE1L170</A>, , );
<P><A NAME="DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L150">SE1L150</A>, <A HREF="#SE1L151">SE1L151</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A>, , <A HREF="#DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[6]">DF1_q_a[6]</A> = <A HREF="#DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A>[6];

<P> --DF1_q_a[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L155">SE1L155</A>, <A HREF="#SE1L156">SE1L156</A>, <A HREF="#SE1L157">SE1L157</A>, <A HREF="#SE1L158">SE1L158</A>, <A HREF="#SE1L159">SE1L159</A>, <A HREF="#SE1L160">SE1L160</A>, <A HREF="#SE1L161">SE1L161</A>, <A HREF="#SE1L162">SE1L162</A>, , , <A HREF="#SE1L163">SE1L163</A>, <A HREF="#SE1L164">SE1L164</A>, <A HREF="#SE1L165">SE1L165</A>, <A HREF="#SE1L166">SE1L166</A>, <A HREF="#SE1L167">SE1L167</A>, <A HREF="#SE1L168">SE1L168</A>, <A HREF="#SE1L169">SE1L169</A>, <A HREF="#SE1L170">SE1L170</A>, , );
<P><A NAME="DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L150">SE1L150</A>, <A HREF="#SE1L151">SE1L151</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A>, , <A HREF="#DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[5]">DF1_q_a[5]</A> = <A HREF="#DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A>[5];

<P> --DF1_q_a[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L155">SE1L155</A>, <A HREF="#SE1L156">SE1L156</A>, <A HREF="#SE1L157">SE1L157</A>, <A HREF="#SE1L158">SE1L158</A>, <A HREF="#SE1L159">SE1L159</A>, <A HREF="#SE1L160">SE1L160</A>, <A HREF="#SE1L161">SE1L161</A>, <A HREF="#SE1L162">SE1L162</A>, , , <A HREF="#SE1L163">SE1L163</A>, <A HREF="#SE1L164">SE1L164</A>, <A HREF="#SE1L165">SE1L165</A>, <A HREF="#SE1L166">SE1L166</A>, <A HREF="#SE1L167">SE1L167</A>, <A HREF="#SE1L168">SE1L168</A>, <A HREF="#SE1L169">SE1L169</A>, <A HREF="#SE1L170">SE1L170</A>, , );
<P><A NAME="DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L150">SE1L150</A>, <A HREF="#SE1L151">SE1L151</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A>, , <A HREF="#DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[4]">DF1_q_a[4]</A> = <A HREF="#DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A>[4];

<P> --DF1_q_a[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L155">SE1L155</A>, <A HREF="#SE1L156">SE1L156</A>, <A HREF="#SE1L157">SE1L157</A>, <A HREF="#SE1L158">SE1L158</A>, <A HREF="#SE1L159">SE1L159</A>, <A HREF="#SE1L160">SE1L160</A>, <A HREF="#SE1L161">SE1L161</A>, <A HREF="#SE1L162">SE1L162</A>, , , <A HREF="#SE1L163">SE1L163</A>, <A HREF="#SE1L164">SE1L164</A>, <A HREF="#SE1L165">SE1L165</A>, <A HREF="#SE1L166">SE1L166</A>, <A HREF="#SE1L167">SE1L167</A>, <A HREF="#SE1L168">SE1L168</A>, <A HREF="#SE1L169">SE1L169</A>, <A HREF="#SE1L170">SE1L170</A>, , );
<P><A NAME="DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L150">SE1L150</A>, <A HREF="#SE1L151">SE1L151</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A>, , <A HREF="#DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[3]">DF1_q_a[3]</A> = <A HREF="#DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A>[3];

<P> --DF1_q_a[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L155">SE1L155</A>, <A HREF="#SE1L156">SE1L156</A>, <A HREF="#SE1L157">SE1L157</A>, <A HREF="#SE1L158">SE1L158</A>, <A HREF="#SE1L159">SE1L159</A>, <A HREF="#SE1L160">SE1L160</A>, <A HREF="#SE1L161">SE1L161</A>, <A HREF="#SE1L162">SE1L162</A>, , , <A HREF="#SE1L163">SE1L163</A>, <A HREF="#SE1L164">SE1L164</A>, <A HREF="#SE1L165">SE1L165</A>, <A HREF="#SE1L166">SE1L166</A>, <A HREF="#SE1L167">SE1L167</A>, <A HREF="#SE1L168">SE1L168</A>, <A HREF="#SE1L169">SE1L169</A>, <A HREF="#SE1L170">SE1L170</A>, , );
<P><A NAME="DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L150">SE1L150</A>, <A HREF="#SE1L151">SE1L151</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A>, , <A HREF="#DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[2]">DF1_q_a[2]</A> = <A HREF="#DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A>[2];

<P> --DF1_q_a[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L155">SE1L155</A>, <A HREF="#SE1L156">SE1L156</A>, <A HREF="#SE1L157">SE1L157</A>, <A HREF="#SE1L158">SE1L158</A>, <A HREF="#SE1L159">SE1L159</A>, <A HREF="#SE1L160">SE1L160</A>, <A HREF="#SE1L161">SE1L161</A>, <A HREF="#SE1L162">SE1L162</A>, , , <A HREF="#SE1L163">SE1L163</A>, <A HREF="#SE1L164">SE1L164</A>, <A HREF="#SE1L165">SE1L165</A>, <A HREF="#SE1L166">SE1L166</A>, <A HREF="#SE1L167">SE1L167</A>, <A HREF="#SE1L168">SE1L168</A>, <A HREF="#SE1L169">SE1L169</A>, <A HREF="#SE1L170">SE1L170</A>, , );
<P><A NAME="DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_data_in">DF1_q_a[0]_PORT_A_data_in</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_address">DF1_q_a[0]_PORT_A_address</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_write_enable">DF1_q_a[0]_PORT_A_write_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_read_enable">DF1_q_a[0]_PORT_A_read_enable</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L150">SE1L150</A>, <A HREF="#SE1L151">SE1L151</A>);
<P><A NAME="DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[0]_PORT_A_byte_mask">DF1_q_a[0]_PORT_A_byte_mask</A>, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
<P><A NAME="DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[0]_PORT_A_data_in_reg">DF1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_address_reg">DF1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[0]_PORT_A_write_enable_reg">DF1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[0]_PORT_A_read_enable_reg">DF1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[0]_PORT_A_byte_mask_reg">DF1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[0]_clock_0">DF1_q_a[0]_clock_0</A>, , <A HREF="#DF1_q_a[0]_clock_enable_0">DF1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[1]">DF1_q_a[1]</A> = <A HREF="#DF1_q_a[0]_PORT_A_data_out">DF1_q_a[0]_PORT_A_data_out</A>[1];


<P> --XB1_shiftreg_data[25] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[25] at FF_X15_Y7_N59
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_data[25]">XB1_shiftreg_data[25]</A> = DFFEAS(<A HREF="#XB1L71">XB1L71</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_shiftreg_mask[25] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[25] at FF_X16_Y5_N35
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_mask[25]">XB1_shiftreg_mask[25]</A> = DFFEAS(<A HREF="#XB1L131">XB1L131</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --TB3_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2] at FF_X19_Y10_N38
<P> --register power-up is low

<P><A NAME="TB3_counter_reg_bit[2]">TB3_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#TB3_counter_comb_bita2">TB3_counter_comb_bita2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB3L1">TB3L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --TB3_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1] at FF_X19_Y10_N35
<P> --register power-up is low

<P><A NAME="TB3_counter_reg_bit[1]">TB3_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#TB3_counter_comb_bita1">TB3_counter_comb_bita1</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB3L1">TB3L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --TB3_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0] at FF_X19_Y10_N32
<P> --register power-up is low

<P><A NAME="TB3_counter_reg_bit[0]">TB3_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#TB3_counter_comb_bita0">TB3_counter_comb_bita0</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB3L1">TB3L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --TB3_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6] at FF_X19_Y10_N50
<P> --register power-up is low

<P><A NAME="TB3_counter_reg_bit[6]">TB3_counter_reg_bit[6]</A> = DFFEAS(<A HREF="#TB3_counter_comb_bita6">TB3_counter_comb_bita6</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB3L1">TB3L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --TB3_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5] at FF_X19_Y10_N47
<P> --register power-up is low

<P><A NAME="TB3_counter_reg_bit[5]">TB3_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#TB3_counter_comb_bita5">TB3_counter_comb_bita5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB3L1">TB3L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --TB3_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4] at FF_X19_Y10_N44
<P> --register power-up is low

<P><A NAME="TB3_counter_reg_bit[4]">TB3_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#TB3_counter_comb_bita4">TB3_counter_comb_bita4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB3L1">TB3L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --TB3_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3] at FF_X19_Y10_N41
<P> --register power-up is low

<P><A NAME="TB3_counter_reg_bit[3]">TB3_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#TB3_counter_comb_bita3">TB3_counter_comb_bita3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB3L1">TB3L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --UB3_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0 at LABCELL_X13_Y10_N0
<P><A NAME="UB3_counter_comb_bita0_adder_eqn">UB3_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#UB3_counter_reg_bit[0]">UB3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="UB3_counter_comb_bita0">UB3_counter_comb_bita0</A> = SUM(<A HREF="#UB3_counter_comb_bita0_adder_eqn">UB3_counter_comb_bita0_adder_eqn</A>);

<P> --UB3L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT at LABCELL_X13_Y10_N0
<P><A NAME="UB3L4_adder_eqn">UB3L4_adder_eqn</A> = ( <A HREF="#UB3_counter_reg_bit[0]">UB3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="UB3L4">UB3L4</A> = CARRY(<A HREF="#UB3L4_adder_eqn">UB3L4_adder_eqn</A>);


<P> --UB3_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1 at LABCELL_X13_Y10_N3
<P><A NAME="UB3_counter_comb_bita1_adder_eqn">UB3_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#UB3_counter_reg_bit[1]">UB3_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#UB3L4">UB3L4</A> );
<P><A NAME="UB3_counter_comb_bita1">UB3_counter_comb_bita1</A> = SUM(<A HREF="#UB3_counter_comb_bita1_adder_eqn">UB3_counter_comb_bita1_adder_eqn</A>);

<P> --UB3L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT at LABCELL_X13_Y10_N3
<P><A NAME="UB3L8_adder_eqn">UB3L8_adder_eqn</A> = ( <A HREF="#UB3_counter_reg_bit[1]">UB3_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#UB3L4">UB3L4</A> );
<P><A NAME="UB3L8">UB3L8</A> = CARRY(<A HREF="#UB3L8_adder_eqn">UB3L8_adder_eqn</A>);


<P> --UB3_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2 at LABCELL_X13_Y10_N6
<P><A NAME="UB3_counter_comb_bita2_adder_eqn">UB3_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#UB3_counter_reg_bit[2]">UB3_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#UB3L8">UB3L8</A> );
<P><A NAME="UB3_counter_comb_bita2">UB3_counter_comb_bita2</A> = SUM(<A HREF="#UB3_counter_comb_bita2_adder_eqn">UB3_counter_comb_bita2_adder_eqn</A>);

<P> --UB3L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT at LABCELL_X13_Y10_N6
<P><A NAME="UB3L12_adder_eqn">UB3L12_adder_eqn</A> = ( <A HREF="#UB3_counter_reg_bit[2]">UB3_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#UB3L8">UB3L8</A> );
<P><A NAME="UB3L12">UB3L12</A> = CARRY(<A HREF="#UB3L12_adder_eqn">UB3L12_adder_eqn</A>);


<P> --UB3_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3 at LABCELL_X13_Y10_N9
<P><A NAME="UB3_counter_comb_bita3_adder_eqn">UB3_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#UB3_counter_reg_bit[3]">UB3_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#UB3L12">UB3L12</A> );
<P><A NAME="UB3_counter_comb_bita3">UB3_counter_comb_bita3</A> = SUM(<A HREF="#UB3_counter_comb_bita3_adder_eqn">UB3_counter_comb_bita3_adder_eqn</A>);

<P> --UB3L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT at LABCELL_X13_Y10_N9
<P><A NAME="UB3L16_adder_eqn">UB3L16_adder_eqn</A> = ( <A HREF="#UB3_counter_reg_bit[3]">UB3_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#UB3L12">UB3L12</A> );
<P><A NAME="UB3L16">UB3L16</A> = CARRY(<A HREF="#UB3L16_adder_eqn">UB3L16_adder_eqn</A>);


<P> --UB3_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4 at LABCELL_X13_Y10_N12
<P><A NAME="UB3_counter_comb_bita4_adder_eqn">UB3_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#UB3_counter_reg_bit[4]">UB3_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#UB3L16">UB3L16</A> );
<P><A NAME="UB3_counter_comb_bita4">UB3_counter_comb_bita4</A> = SUM(<A HREF="#UB3_counter_comb_bita4_adder_eqn">UB3_counter_comb_bita4_adder_eqn</A>);

<P> --UB3L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT at LABCELL_X13_Y10_N12
<P><A NAME="UB3L20_adder_eqn">UB3L20_adder_eqn</A> = ( <A HREF="#UB3_counter_reg_bit[4]">UB3_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#UB3L16">UB3L16</A> );
<P><A NAME="UB3L20">UB3L20</A> = CARRY(<A HREF="#UB3L20_adder_eqn">UB3L20_adder_eqn</A>);


<P> --UB3_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5 at LABCELL_X13_Y10_N15
<P><A NAME="UB3_counter_comb_bita5_adder_eqn">UB3_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#UB3_counter_reg_bit[5]">UB3_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#UB3L20">UB3L20</A> );
<P><A NAME="UB3_counter_comb_bita5">UB3_counter_comb_bita5</A> = SUM(<A HREF="#UB3_counter_comb_bita5_adder_eqn">UB3_counter_comb_bita5_adder_eqn</A>);

<P> --UB3L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT at LABCELL_X13_Y10_N15
<P><A NAME="UB3L24_adder_eqn">UB3L24_adder_eqn</A> = ( <A HREF="#UB3_counter_reg_bit[5]">UB3_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#UB3L20">UB3L20</A> );
<P><A NAME="UB3L24">UB3L24</A> = CARRY(<A HREF="#UB3L24_adder_eqn">UB3L24_adder_eqn</A>);


<P> --UB3_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6 at LABCELL_X13_Y10_N18
<P><A NAME="UB3_counter_comb_bita6_adder_eqn">UB3_counter_comb_bita6_adder_eqn</A> = ( <A HREF="#UB3_counter_reg_bit[6]">UB3_counter_reg_bit[6]</A> ) + ( GND ) + ( <A HREF="#UB3L24">UB3L24</A> );
<P><A NAME="UB3_counter_comb_bita6">UB3_counter_comb_bita6</A> = SUM(<A HREF="#UB3_counter_comb_bita6_adder_eqn">UB3_counter_comb_bita6_adder_eqn</A>);


<P> --SB3_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0 at MLABCELL_X15_Y9_N30
<P><A NAME="SB3_counter_comb_bita0_adder_eqn">SB3_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#SB3_counter_reg_bit[0]">SB3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="SB3_counter_comb_bita0">SB3_counter_comb_bita0</A> = SUM(<A HREF="#SB3_counter_comb_bita0_adder_eqn">SB3_counter_comb_bita0_adder_eqn</A>);

<P> --SB3L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT at MLABCELL_X15_Y9_N30
<P><A NAME="SB3L4_adder_eqn">SB3L4_adder_eqn</A> = ( <A HREF="#SB3_counter_reg_bit[0]">SB3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="SB3L4">SB3L4</A> = CARRY(<A HREF="#SB3L4_adder_eqn">SB3L4_adder_eqn</A>);


<P> --SB3_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1 at MLABCELL_X15_Y9_N33
<P><A NAME="SB3_counter_comb_bita1_adder_eqn">SB3_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#SB3_counter_reg_bit[1]">SB3_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#SB3L4">SB3L4</A> );
<P><A NAME="SB3_counter_comb_bita1">SB3_counter_comb_bita1</A> = SUM(<A HREF="#SB3_counter_comb_bita1_adder_eqn">SB3_counter_comb_bita1_adder_eqn</A>);

<P> --SB3L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT at MLABCELL_X15_Y9_N33
<P><A NAME="SB3L8_adder_eqn">SB3L8_adder_eqn</A> = ( <A HREF="#SB3_counter_reg_bit[1]">SB3_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#SB3L4">SB3L4</A> );
<P><A NAME="SB3L8">SB3L8</A> = CARRY(<A HREF="#SB3L8_adder_eqn">SB3L8_adder_eqn</A>);


<P> --SB3_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2 at MLABCELL_X15_Y9_N36
<P><A NAME="SB3_counter_comb_bita2_adder_eqn">SB3_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#SB3_counter_reg_bit[2]">SB3_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#SB3L8">SB3L8</A> );
<P><A NAME="SB3_counter_comb_bita2">SB3_counter_comb_bita2</A> = SUM(<A HREF="#SB3_counter_comb_bita2_adder_eqn">SB3_counter_comb_bita2_adder_eqn</A>);

<P> --SB3L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT at MLABCELL_X15_Y9_N36
<P><A NAME="SB3L12_adder_eqn">SB3L12_adder_eqn</A> = ( <A HREF="#SB3_counter_reg_bit[2]">SB3_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#SB3L8">SB3L8</A> );
<P><A NAME="SB3L12">SB3L12</A> = CARRY(<A HREF="#SB3L12_adder_eqn">SB3L12_adder_eqn</A>);


<P> --SB3_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3 at MLABCELL_X15_Y9_N39
<P><A NAME="SB3_counter_comb_bita3_adder_eqn">SB3_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#SB3_counter_reg_bit[3]">SB3_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#SB3L12">SB3L12</A> );
<P><A NAME="SB3_counter_comb_bita3">SB3_counter_comb_bita3</A> = SUM(<A HREF="#SB3_counter_comb_bita3_adder_eqn">SB3_counter_comb_bita3_adder_eqn</A>);

<P> --SB3L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT at MLABCELL_X15_Y9_N39
<P><A NAME="SB3L16_adder_eqn">SB3L16_adder_eqn</A> = ( <A HREF="#SB3_counter_reg_bit[3]">SB3_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#SB3L12">SB3L12</A> );
<P><A NAME="SB3L16">SB3L16</A> = CARRY(<A HREF="#SB3L16_adder_eqn">SB3L16_adder_eqn</A>);


<P> --SB3_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4 at MLABCELL_X15_Y9_N42
<P><A NAME="SB3_counter_comb_bita4_adder_eqn">SB3_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#SB3_counter_reg_bit[4]">SB3_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#SB3L16">SB3L16</A> );
<P><A NAME="SB3_counter_comb_bita4">SB3_counter_comb_bita4</A> = SUM(<A HREF="#SB3_counter_comb_bita4_adder_eqn">SB3_counter_comb_bita4_adder_eqn</A>);

<P> --SB3L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT at MLABCELL_X15_Y9_N42
<P><A NAME="SB3L20_adder_eqn">SB3L20_adder_eqn</A> = ( <A HREF="#SB3_counter_reg_bit[4]">SB3_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#SB3L16">SB3L16</A> );
<P><A NAME="SB3L20">SB3L20</A> = CARRY(<A HREF="#SB3L20_adder_eqn">SB3L20_adder_eqn</A>);


<P> --SB3_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5 at MLABCELL_X15_Y9_N45
<P><A NAME="SB3_counter_comb_bita5_adder_eqn">SB3_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#SB3_counter_reg_bit[5]">SB3_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#SB3L20">SB3L20</A> );
<P><A NAME="SB3_counter_comb_bita5">SB3_counter_comb_bita5</A> = SUM(<A HREF="#SB3_counter_comb_bita5_adder_eqn">SB3_counter_comb_bita5_adder_eqn</A>);


<P> --TB4_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2] at FF_X19_Y9_N38
<P> --register power-up is low

<P><A NAME="TB4_counter_reg_bit[2]">TB4_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#TB4_counter_comb_bita2">TB4_counter_comb_bita2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB4L1">TB4L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --TB4_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1] at FF_X19_Y9_N35
<P> --register power-up is low

<P><A NAME="TB4_counter_reg_bit[1]">TB4_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#TB4_counter_comb_bita1">TB4_counter_comb_bita1</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB4L1">TB4L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --TB4_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0] at FF_X19_Y9_N32
<P> --register power-up is low

<P><A NAME="TB4_counter_reg_bit[0]">TB4_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#TB4_counter_comb_bita0">TB4_counter_comb_bita0</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB4L1">TB4L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --TB4_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6] at FF_X19_Y9_N50
<P> --register power-up is low

<P><A NAME="TB4_counter_reg_bit[6]">TB4_counter_reg_bit[6]</A> = DFFEAS(<A HREF="#TB4_counter_comb_bita6">TB4_counter_comb_bita6</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB4L1">TB4L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --TB4_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5] at FF_X19_Y9_N47
<P> --register power-up is low

<P><A NAME="TB4_counter_reg_bit[5]">TB4_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#TB4_counter_comb_bita5">TB4_counter_comb_bita5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB4L1">TB4L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --TB4_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4] at FF_X19_Y9_N44
<P> --register power-up is low

<P><A NAME="TB4_counter_reg_bit[4]">TB4_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#TB4_counter_comb_bita4">TB4_counter_comb_bita4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB4L1">TB4L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --TB4_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3] at FF_X19_Y9_N41
<P> --register power-up is low

<P><A NAME="TB4_counter_reg_bit[3]">TB4_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#TB4_counter_comb_bita3">TB4_counter_comb_bita3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB4L1">TB4L1</A>,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --UB4_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0 at LABCELL_X13_Y10_N30
<P><A NAME="UB4_counter_comb_bita0_adder_eqn">UB4_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#UB4_counter_reg_bit[0]">UB4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="UB4_counter_comb_bita0">UB4_counter_comb_bita0</A> = SUM(<A HREF="#UB4_counter_comb_bita0_adder_eqn">UB4_counter_comb_bita0_adder_eqn</A>);

<P> --UB4L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT at LABCELL_X13_Y10_N30
<P><A NAME="UB4L4_adder_eqn">UB4L4_adder_eqn</A> = ( <A HREF="#UB4_counter_reg_bit[0]">UB4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="UB4L4">UB4L4</A> = CARRY(<A HREF="#UB4L4_adder_eqn">UB4L4_adder_eqn</A>);


<P> --UB4_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1 at LABCELL_X13_Y10_N33
<P><A NAME="UB4_counter_comb_bita1_adder_eqn">UB4_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#UB4_counter_reg_bit[1]">UB4_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#UB4L4">UB4L4</A> );
<P><A NAME="UB4_counter_comb_bita1">UB4_counter_comb_bita1</A> = SUM(<A HREF="#UB4_counter_comb_bita1_adder_eqn">UB4_counter_comb_bita1_adder_eqn</A>);

<P> --UB4L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT at LABCELL_X13_Y10_N33
<P><A NAME="UB4L8_adder_eqn">UB4L8_adder_eqn</A> = ( <A HREF="#UB4_counter_reg_bit[1]">UB4_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#UB4L4">UB4L4</A> );
<P><A NAME="UB4L8">UB4L8</A> = CARRY(<A HREF="#UB4L8_adder_eqn">UB4L8_adder_eqn</A>);


<P> --UB4_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2 at LABCELL_X13_Y10_N36
<P><A NAME="UB4_counter_comb_bita2_adder_eqn">UB4_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#UB4_counter_reg_bit[2]">UB4_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#UB4L8">UB4L8</A> );
<P><A NAME="UB4_counter_comb_bita2">UB4_counter_comb_bita2</A> = SUM(<A HREF="#UB4_counter_comb_bita2_adder_eqn">UB4_counter_comb_bita2_adder_eqn</A>);

<P> --UB4L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT at LABCELL_X13_Y10_N36
<P><A NAME="UB4L12_adder_eqn">UB4L12_adder_eqn</A> = ( <A HREF="#UB4_counter_reg_bit[2]">UB4_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#UB4L8">UB4L8</A> );
<P><A NAME="UB4L12">UB4L12</A> = CARRY(<A HREF="#UB4L12_adder_eqn">UB4L12_adder_eqn</A>);


<P> --UB4_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3 at LABCELL_X13_Y10_N39
<P><A NAME="UB4_counter_comb_bita3_adder_eqn">UB4_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#UB4_counter_reg_bit[3]">UB4_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#UB4L12">UB4L12</A> );
<P><A NAME="UB4_counter_comb_bita3">UB4_counter_comb_bita3</A> = SUM(<A HREF="#UB4_counter_comb_bita3_adder_eqn">UB4_counter_comb_bita3_adder_eqn</A>);

<P> --UB4L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT at LABCELL_X13_Y10_N39
<P><A NAME="UB4L16_adder_eqn">UB4L16_adder_eqn</A> = ( <A HREF="#UB4_counter_reg_bit[3]">UB4_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#UB4L12">UB4L12</A> );
<P><A NAME="UB4L16">UB4L16</A> = CARRY(<A HREF="#UB4L16_adder_eqn">UB4L16_adder_eqn</A>);


<P> --UB4_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4 at LABCELL_X13_Y10_N42
<P><A NAME="UB4_counter_comb_bita4_adder_eqn">UB4_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#UB4_counter_reg_bit[4]">UB4_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#UB4L16">UB4L16</A> );
<P><A NAME="UB4_counter_comb_bita4">UB4_counter_comb_bita4</A> = SUM(<A HREF="#UB4_counter_comb_bita4_adder_eqn">UB4_counter_comb_bita4_adder_eqn</A>);

<P> --UB4L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT at LABCELL_X13_Y10_N42
<P><A NAME="UB4L20_adder_eqn">UB4L20_adder_eqn</A> = ( <A HREF="#UB4_counter_reg_bit[4]">UB4_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#UB4L16">UB4L16</A> );
<P><A NAME="UB4L20">UB4L20</A> = CARRY(<A HREF="#UB4L20_adder_eqn">UB4L20_adder_eqn</A>);


<P> --UB4_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5 at LABCELL_X13_Y10_N45
<P><A NAME="UB4_counter_comb_bita5_adder_eqn">UB4_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#UB4_counter_reg_bit[5]">UB4_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#UB4L20">UB4L20</A> );
<P><A NAME="UB4_counter_comb_bita5">UB4_counter_comb_bita5</A> = SUM(<A HREF="#UB4_counter_comb_bita5_adder_eqn">UB4_counter_comb_bita5_adder_eqn</A>);

<P> --UB4L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT at LABCELL_X13_Y10_N45
<P><A NAME="UB4L24_adder_eqn">UB4L24_adder_eqn</A> = ( <A HREF="#UB4_counter_reg_bit[5]">UB4_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#UB4L20">UB4L20</A> );
<P><A NAME="UB4L24">UB4L24</A> = CARRY(<A HREF="#UB4L24_adder_eqn">UB4L24_adder_eqn</A>);


<P> --UB4_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6 at LABCELL_X13_Y10_N48
<P><A NAME="UB4_counter_comb_bita6_adder_eqn">UB4_counter_comb_bita6_adder_eqn</A> = ( <A HREF="#UB4_counter_reg_bit[6]">UB4_counter_reg_bit[6]</A> ) + ( GND ) + ( <A HREF="#UB4L24">UB4L24</A> );
<P><A NAME="UB4_counter_comb_bita6">UB4_counter_comb_bita6</A> = SUM(<A HREF="#UB4_counter_comb_bita6_adder_eqn">UB4_counter_comb_bita6_adder_eqn</A>);


<P> --SB4_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0 at LABCELL_X13_Y8_N30
<P><A NAME="SB4_counter_comb_bita0_adder_eqn">SB4_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#SB4_counter_reg_bit[0]">SB4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="SB4_counter_comb_bita0">SB4_counter_comb_bita0</A> = SUM(<A HREF="#SB4_counter_comb_bita0_adder_eqn">SB4_counter_comb_bita0_adder_eqn</A>);

<P> --SB4L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT at LABCELL_X13_Y8_N30
<P><A NAME="SB4L4_adder_eqn">SB4L4_adder_eqn</A> = ( <A HREF="#SB4_counter_reg_bit[0]">SB4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="SB4L4">SB4L4</A> = CARRY(<A HREF="#SB4L4_adder_eqn">SB4L4_adder_eqn</A>);


<P> --SB4_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1 at LABCELL_X13_Y8_N33
<P><A NAME="SB4_counter_comb_bita1_adder_eqn">SB4_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#SB4_counter_reg_bit[1]">SB4_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#SB4L4">SB4L4</A> );
<P><A NAME="SB4_counter_comb_bita1">SB4_counter_comb_bita1</A> = SUM(<A HREF="#SB4_counter_comb_bita1_adder_eqn">SB4_counter_comb_bita1_adder_eqn</A>);

<P> --SB4L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT at LABCELL_X13_Y8_N33
<P><A NAME="SB4L8_adder_eqn">SB4L8_adder_eqn</A> = ( <A HREF="#SB4_counter_reg_bit[1]">SB4_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#SB4L4">SB4L4</A> );
<P><A NAME="SB4L8">SB4L8</A> = CARRY(<A HREF="#SB4L8_adder_eqn">SB4L8_adder_eqn</A>);


<P> --SB4_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2 at LABCELL_X13_Y8_N36
<P><A NAME="SB4_counter_comb_bita2_adder_eqn">SB4_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#SB4_counter_reg_bit[2]">SB4_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#SB4L8">SB4L8</A> );
<P><A NAME="SB4_counter_comb_bita2">SB4_counter_comb_bita2</A> = SUM(<A HREF="#SB4_counter_comb_bita2_adder_eqn">SB4_counter_comb_bita2_adder_eqn</A>);

<P> --SB4L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT at LABCELL_X13_Y8_N36
<P><A NAME="SB4L12_adder_eqn">SB4L12_adder_eqn</A> = ( <A HREF="#SB4_counter_reg_bit[2]">SB4_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#SB4L8">SB4L8</A> );
<P><A NAME="SB4L12">SB4L12</A> = CARRY(<A HREF="#SB4L12_adder_eqn">SB4L12_adder_eqn</A>);


<P> --SB4_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3 at LABCELL_X13_Y8_N39
<P><A NAME="SB4_counter_comb_bita3_adder_eqn">SB4_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#SB4_counter_reg_bit[3]">SB4_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#SB4L12">SB4L12</A> );
<P><A NAME="SB4_counter_comb_bita3">SB4_counter_comb_bita3</A> = SUM(<A HREF="#SB4_counter_comb_bita3_adder_eqn">SB4_counter_comb_bita3_adder_eqn</A>);

<P> --SB4L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT at LABCELL_X13_Y8_N39
<P><A NAME="SB4L16_adder_eqn">SB4L16_adder_eqn</A> = ( <A HREF="#SB4_counter_reg_bit[3]">SB4_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#SB4L12">SB4L12</A> );
<P><A NAME="SB4L16">SB4L16</A> = CARRY(<A HREF="#SB4L16_adder_eqn">SB4L16_adder_eqn</A>);


<P> --SB4_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4 at LABCELL_X13_Y8_N42
<P><A NAME="SB4_counter_comb_bita4_adder_eqn">SB4_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#SB4_counter_reg_bit[4]">SB4_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#SB4L16">SB4L16</A> );
<P><A NAME="SB4_counter_comb_bita4">SB4_counter_comb_bita4</A> = SUM(<A HREF="#SB4_counter_comb_bita4_adder_eqn">SB4_counter_comb_bita4_adder_eqn</A>);

<P> --SB4L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT at LABCELL_X13_Y8_N42
<P><A NAME="SB4L20_adder_eqn">SB4L20_adder_eqn</A> = ( <A HREF="#SB4_counter_reg_bit[4]">SB4_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#SB4L16">SB4L16</A> );
<P><A NAME="SB4L20">SB4L20</A> = CARRY(<A HREF="#SB4L20_adder_eqn">SB4L20_adder_eqn</A>);


<P> --SB4_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5 at LABCELL_X13_Y8_N45
<P><A NAME="SB4_counter_comb_bita5_adder_eqn">SB4_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#SB4_counter_reg_bit[5]">SB4_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#SB4L20">SB4L20</A> );
<P><A NAME="SB4_counter_comb_bita5">SB4_counter_comb_bita5</A> = SUM(<A HREF="#SB4_counter_comb_bita5_adder_eqn">SB4_counter_comb_bita5_adder_eqn</A>);


<P> --ZD1_d_writedata[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14] at FF_X40_Y13_N22
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[14]">ZD1_d_writedata[14]</A> = DFFEAS(<A HREF="#ZD1L1131">ZD1L1131</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[14]">EE2_q_b[14]</A>,  ,  , <A HREF="#ZD1L278">ZD1L278</A>);


<P> --JB1_data_out_shift_reg[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[12] at FF_X13_Y9_N38
<P> --register power-up is low

<P><A NAME="JB1_data_out_shift_reg[12]">JB1_data_out_shift_reg[12]</A> = DFFEAS(<A HREF="#JB1L96">JB1L96</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#JB1L85">JB1L85</A>,  ,  , <A HREF="#JB1L83">JB1L83</A>,  );


<P> --ZD1_av_ld_byte0_data[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3] at FF_X28_Y12_N25
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte0_data[3]">ZD1_av_ld_byte0_data[3]</A> = DFFEAS(<A HREF="#HD1L30">HD1L30</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L976">ZD1L976</A>, <A HREF="#ZD1_av_ld_byte1_data[3]">ZD1_av_ld_byte1_data[3]</A>,  ,  , <A HREF="#ZD1L1094">ZD1L1094</A>);


<P> --EF1_ram_block1a43 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a43 at M10K_X41_Y9_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a43_PORT_A_data_in">EF1_ram_block1a43_PORT_A_data_in</A> = <A HREF="#WC2L28">WC2L28</A>;
<P><A NAME="EF1_ram_block1a43_PORT_A_data_in_reg">EF1_ram_block1a43_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a43_PORT_A_data_in">EF1_ram_block1a43_PORT_A_data_in</A>, EF1_ram_block1a43_clock_0, , , EF1_ram_block1a43_clock_enable_0);
<P><A NAME="EF1_ram_block1a43_PORT_A_address">EF1_ram_block1a43_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a43_PORT_A_address_reg">EF1_ram_block1a43_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a43_PORT_A_address">EF1_ram_block1a43_PORT_A_address</A>, EF1_ram_block1a43_clock_0, , , EF1_ram_block1a43_clock_enable_0);
<P><A NAME="EF1_ram_block1a43_PORT_A_write_enable">EF1_ram_block1a43_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a43_PORT_A_write_enable_reg">EF1_ram_block1a43_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a43_PORT_A_write_enable">EF1_ram_block1a43_PORT_A_write_enable</A>, EF1_ram_block1a43_clock_0, , , EF1_ram_block1a43_clock_enable_0);
<P><A NAME="EF1_ram_block1a43_PORT_A_read_enable">EF1_ram_block1a43_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a43_PORT_A_read_enable_reg">EF1_ram_block1a43_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a43_PORT_A_read_enable">EF1_ram_block1a43_PORT_A_read_enable</A>, EF1_ram_block1a43_clock_0, , , EF1_ram_block1a43_clock_enable_0);
<P><A NAME="EF1_ram_block1a43_PORT_A_byte_mask">EF1_ram_block1a43_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[33]">WC2_src_data[33]</A>;
<P><A NAME="EF1_ram_block1a43_PORT_A_byte_mask_reg">EF1_ram_block1a43_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a43_PORT_A_byte_mask">EF1_ram_block1a43_PORT_A_byte_mask</A>, EF1_ram_block1a43_clock_0, , , EF1_ram_block1a43_clock_enable_0);
<P><A NAME="EF1_ram_block1a43_clock_0">EF1_ram_block1a43_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a43_clock_enable_0">EF1_ram_block1a43_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a43_PORT_A_data_out">EF1_ram_block1a43_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a43_PORT_A_data_in_reg">EF1_ram_block1a43_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a43_PORT_A_address_reg">EF1_ram_block1a43_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a43_PORT_A_write_enable_reg">EF1_ram_block1a43_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a43_PORT_A_read_enable_reg">EF1_ram_block1a43_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a43_PORT_A_byte_mask_reg">EF1_ram_block1a43_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a43_clock_0">EF1_ram_block1a43_clock_0</A>, , <A HREF="#EF1_ram_block1a43_clock_enable_0">EF1_ram_block1a43_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a43">EF1_ram_block1a43</A> = <A HREF="#EF1_ram_block1a43_PORT_A_data_out">EF1_ram_block1a43_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a11 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a11 at M10K_X49_Y9_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a11_PORT_A_data_in">EF1_ram_block1a11_PORT_A_data_in</A> = <A HREF="#WC2L28">WC2L28</A>;
<P><A NAME="EF1_ram_block1a11_PORT_A_data_in_reg">EF1_ram_block1a11_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a11_PORT_A_data_in">EF1_ram_block1a11_PORT_A_data_in</A>, EF1_ram_block1a11_clock_0, , , EF1_ram_block1a11_clock_enable_0);
<P><A NAME="EF1_ram_block1a11_PORT_A_address">EF1_ram_block1a11_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a11_PORT_A_address_reg">EF1_ram_block1a11_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a11_PORT_A_address">EF1_ram_block1a11_PORT_A_address</A>, EF1_ram_block1a11_clock_0, , , EF1_ram_block1a11_clock_enable_0);
<P><A NAME="EF1_ram_block1a11_PORT_A_write_enable">EF1_ram_block1a11_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a11_PORT_A_write_enable_reg">EF1_ram_block1a11_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a11_PORT_A_write_enable">EF1_ram_block1a11_PORT_A_write_enable</A>, EF1_ram_block1a11_clock_0, , , EF1_ram_block1a11_clock_enable_0);
<P><A NAME="EF1_ram_block1a11_PORT_A_read_enable">EF1_ram_block1a11_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a11_PORT_A_read_enable_reg">EF1_ram_block1a11_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a11_PORT_A_read_enable">EF1_ram_block1a11_PORT_A_read_enable</A>, EF1_ram_block1a11_clock_0, , , EF1_ram_block1a11_clock_enable_0);
<P><A NAME="EF1_ram_block1a11_PORT_A_byte_mask">EF1_ram_block1a11_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[33]">WC2_src_data[33]</A>;
<P><A NAME="EF1_ram_block1a11_PORT_A_byte_mask_reg">EF1_ram_block1a11_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a11_PORT_A_byte_mask">EF1_ram_block1a11_PORT_A_byte_mask</A>, EF1_ram_block1a11_clock_0, , , EF1_ram_block1a11_clock_enable_0);
<P><A NAME="EF1_ram_block1a11_clock_0">EF1_ram_block1a11_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a11_clock_enable_0">EF1_ram_block1a11_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a11_PORT_A_data_out">EF1_ram_block1a11_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a11_PORT_A_data_in_reg">EF1_ram_block1a11_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a11_PORT_A_address_reg">EF1_ram_block1a11_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a11_PORT_A_write_enable_reg">EF1_ram_block1a11_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a11_PORT_A_read_enable_reg">EF1_ram_block1a11_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a11_PORT_A_byte_mask_reg">EF1_ram_block1a11_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a11_clock_0">EF1_ram_block1a11_clock_0</A>, , <A HREF="#EF1_ram_block1a11_clock_enable_0">EF1_ram_block1a11_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a11">EF1_ram_block1a11</A> = <A HREF="#EF1_ram_block1a11_PORT_A_data_out">EF1_ram_block1a11_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a44 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a44 at M10K_X38_Y12_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a44_PORT_A_data_in">EF1_ram_block1a44_PORT_A_data_in</A> = <A HREF="#WC2L29">WC2L29</A>;
<P><A NAME="EF1_ram_block1a44_PORT_A_data_in_reg">EF1_ram_block1a44_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a44_PORT_A_data_in">EF1_ram_block1a44_PORT_A_data_in</A>, EF1_ram_block1a44_clock_0, , , EF1_ram_block1a44_clock_enable_0);
<P><A NAME="EF1_ram_block1a44_PORT_A_address">EF1_ram_block1a44_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a44_PORT_A_address_reg">EF1_ram_block1a44_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a44_PORT_A_address">EF1_ram_block1a44_PORT_A_address</A>, EF1_ram_block1a44_clock_0, , , EF1_ram_block1a44_clock_enable_0);
<P><A NAME="EF1_ram_block1a44_PORT_A_write_enable">EF1_ram_block1a44_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a44_PORT_A_write_enable_reg">EF1_ram_block1a44_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a44_PORT_A_write_enable">EF1_ram_block1a44_PORT_A_write_enable</A>, EF1_ram_block1a44_clock_0, , , EF1_ram_block1a44_clock_enable_0);
<P><A NAME="EF1_ram_block1a44_PORT_A_read_enable">EF1_ram_block1a44_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a44_PORT_A_read_enable_reg">EF1_ram_block1a44_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a44_PORT_A_read_enable">EF1_ram_block1a44_PORT_A_read_enable</A>, EF1_ram_block1a44_clock_0, , , EF1_ram_block1a44_clock_enable_0);
<P><A NAME="EF1_ram_block1a44_PORT_A_byte_mask">EF1_ram_block1a44_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[33]">WC2_src_data[33]</A>;
<P><A NAME="EF1_ram_block1a44_PORT_A_byte_mask_reg">EF1_ram_block1a44_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a44_PORT_A_byte_mask">EF1_ram_block1a44_PORT_A_byte_mask</A>, EF1_ram_block1a44_clock_0, , , EF1_ram_block1a44_clock_enable_0);
<P><A NAME="EF1_ram_block1a44_clock_0">EF1_ram_block1a44_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a44_clock_enable_0">EF1_ram_block1a44_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a44_PORT_A_data_out">EF1_ram_block1a44_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a44_PORT_A_data_in_reg">EF1_ram_block1a44_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a44_PORT_A_address_reg">EF1_ram_block1a44_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a44_PORT_A_write_enable_reg">EF1_ram_block1a44_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a44_PORT_A_read_enable_reg">EF1_ram_block1a44_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a44_PORT_A_byte_mask_reg">EF1_ram_block1a44_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a44_clock_0">EF1_ram_block1a44_clock_0</A>, , <A HREF="#EF1_ram_block1a44_clock_enable_0">EF1_ram_block1a44_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a44">EF1_ram_block1a44</A> = <A HREF="#EF1_ram_block1a44_PORT_A_data_out">EF1_ram_block1a44_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a12 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a12 at M10K_X49_Y12_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a12_PORT_A_data_in">EF1_ram_block1a12_PORT_A_data_in</A> = <A HREF="#WC2L29">WC2L29</A>;
<P><A NAME="EF1_ram_block1a12_PORT_A_data_in_reg">EF1_ram_block1a12_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a12_PORT_A_data_in">EF1_ram_block1a12_PORT_A_data_in</A>, EF1_ram_block1a12_clock_0, , , EF1_ram_block1a12_clock_enable_0);
<P><A NAME="EF1_ram_block1a12_PORT_A_address">EF1_ram_block1a12_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a12_PORT_A_address_reg">EF1_ram_block1a12_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a12_PORT_A_address">EF1_ram_block1a12_PORT_A_address</A>, EF1_ram_block1a12_clock_0, , , EF1_ram_block1a12_clock_enable_0);
<P><A NAME="EF1_ram_block1a12_PORT_A_write_enable">EF1_ram_block1a12_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a12_PORT_A_write_enable_reg">EF1_ram_block1a12_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a12_PORT_A_write_enable">EF1_ram_block1a12_PORT_A_write_enable</A>, EF1_ram_block1a12_clock_0, , , EF1_ram_block1a12_clock_enable_0);
<P><A NAME="EF1_ram_block1a12_PORT_A_read_enable">EF1_ram_block1a12_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a12_PORT_A_read_enable_reg">EF1_ram_block1a12_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a12_PORT_A_read_enable">EF1_ram_block1a12_PORT_A_read_enable</A>, EF1_ram_block1a12_clock_0, , , EF1_ram_block1a12_clock_enable_0);
<P><A NAME="EF1_ram_block1a12_PORT_A_byte_mask">EF1_ram_block1a12_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[33]">WC2_src_data[33]</A>;
<P><A NAME="EF1_ram_block1a12_PORT_A_byte_mask_reg">EF1_ram_block1a12_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a12_PORT_A_byte_mask">EF1_ram_block1a12_PORT_A_byte_mask</A>, EF1_ram_block1a12_clock_0, , , EF1_ram_block1a12_clock_enable_0);
<P><A NAME="EF1_ram_block1a12_clock_0">EF1_ram_block1a12_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a12_clock_enable_0">EF1_ram_block1a12_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a12_PORT_A_data_out">EF1_ram_block1a12_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a12_PORT_A_data_in_reg">EF1_ram_block1a12_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a12_PORT_A_address_reg">EF1_ram_block1a12_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a12_PORT_A_write_enable_reg">EF1_ram_block1a12_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a12_PORT_A_read_enable_reg">EF1_ram_block1a12_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a12_PORT_A_byte_mask_reg">EF1_ram_block1a12_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a12_clock_0">EF1_ram_block1a12_clock_0</A>, , <A HREF="#EF1_ram_block1a12_clock_enable_0">EF1_ram_block1a12_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a12">EF1_ram_block1a12</A> = <A HREF="#EF1_ram_block1a12_PORT_A_data_out">EF1_ram_block1a12_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a45 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a45 at M10K_X38_Y6_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a45_PORT_A_data_in">EF1_ram_block1a45_PORT_A_data_in</A> = <A HREF="#WC2L30">WC2L30</A>;
<P><A NAME="EF1_ram_block1a45_PORT_A_data_in_reg">EF1_ram_block1a45_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a45_PORT_A_data_in">EF1_ram_block1a45_PORT_A_data_in</A>, EF1_ram_block1a45_clock_0, , , EF1_ram_block1a45_clock_enable_0);
<P><A NAME="EF1_ram_block1a45_PORT_A_address">EF1_ram_block1a45_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a45_PORT_A_address_reg">EF1_ram_block1a45_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a45_PORT_A_address">EF1_ram_block1a45_PORT_A_address</A>, EF1_ram_block1a45_clock_0, , , EF1_ram_block1a45_clock_enable_0);
<P><A NAME="EF1_ram_block1a45_PORT_A_write_enable">EF1_ram_block1a45_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a45_PORT_A_write_enable_reg">EF1_ram_block1a45_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a45_PORT_A_write_enable">EF1_ram_block1a45_PORT_A_write_enable</A>, EF1_ram_block1a45_clock_0, , , EF1_ram_block1a45_clock_enable_0);
<P><A NAME="EF1_ram_block1a45_PORT_A_read_enable">EF1_ram_block1a45_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a45_PORT_A_read_enable_reg">EF1_ram_block1a45_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a45_PORT_A_read_enable">EF1_ram_block1a45_PORT_A_read_enable</A>, EF1_ram_block1a45_clock_0, , , EF1_ram_block1a45_clock_enable_0);
<P><A NAME="EF1_ram_block1a45_PORT_A_byte_mask">EF1_ram_block1a45_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[33]">WC2_src_data[33]</A>;
<P><A NAME="EF1_ram_block1a45_PORT_A_byte_mask_reg">EF1_ram_block1a45_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a45_PORT_A_byte_mask">EF1_ram_block1a45_PORT_A_byte_mask</A>, EF1_ram_block1a45_clock_0, , , EF1_ram_block1a45_clock_enable_0);
<P><A NAME="EF1_ram_block1a45_clock_0">EF1_ram_block1a45_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a45_clock_enable_0">EF1_ram_block1a45_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a45_PORT_A_data_out">EF1_ram_block1a45_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a45_PORT_A_data_in_reg">EF1_ram_block1a45_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a45_PORT_A_address_reg">EF1_ram_block1a45_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a45_PORT_A_write_enable_reg">EF1_ram_block1a45_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a45_PORT_A_read_enable_reg">EF1_ram_block1a45_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a45_PORT_A_byte_mask_reg">EF1_ram_block1a45_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a45_clock_0">EF1_ram_block1a45_clock_0</A>, , <A HREF="#EF1_ram_block1a45_clock_enable_0">EF1_ram_block1a45_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a45">EF1_ram_block1a45</A> = <A HREF="#EF1_ram_block1a45_PORT_A_data_out">EF1_ram_block1a45_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a13 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a13 at M10K_X49_Y8_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a13_PORT_A_data_in">EF1_ram_block1a13_PORT_A_data_in</A> = <A HREF="#WC2L30">WC2L30</A>;
<P><A NAME="EF1_ram_block1a13_PORT_A_data_in_reg">EF1_ram_block1a13_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a13_PORT_A_data_in">EF1_ram_block1a13_PORT_A_data_in</A>, EF1_ram_block1a13_clock_0, , , EF1_ram_block1a13_clock_enable_0);
<P><A NAME="EF1_ram_block1a13_PORT_A_address">EF1_ram_block1a13_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a13_PORT_A_address_reg">EF1_ram_block1a13_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a13_PORT_A_address">EF1_ram_block1a13_PORT_A_address</A>, EF1_ram_block1a13_clock_0, , , EF1_ram_block1a13_clock_enable_0);
<P><A NAME="EF1_ram_block1a13_PORT_A_write_enable">EF1_ram_block1a13_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a13_PORT_A_write_enable_reg">EF1_ram_block1a13_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a13_PORT_A_write_enable">EF1_ram_block1a13_PORT_A_write_enable</A>, EF1_ram_block1a13_clock_0, , , EF1_ram_block1a13_clock_enable_0);
<P><A NAME="EF1_ram_block1a13_PORT_A_read_enable">EF1_ram_block1a13_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a13_PORT_A_read_enable_reg">EF1_ram_block1a13_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a13_PORT_A_read_enable">EF1_ram_block1a13_PORT_A_read_enable</A>, EF1_ram_block1a13_clock_0, , , EF1_ram_block1a13_clock_enable_0);
<P><A NAME="EF1_ram_block1a13_PORT_A_byte_mask">EF1_ram_block1a13_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[33]">WC2_src_data[33]</A>;
<P><A NAME="EF1_ram_block1a13_PORT_A_byte_mask_reg">EF1_ram_block1a13_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a13_PORT_A_byte_mask">EF1_ram_block1a13_PORT_A_byte_mask</A>, EF1_ram_block1a13_clock_0, , , EF1_ram_block1a13_clock_enable_0);
<P><A NAME="EF1_ram_block1a13_clock_0">EF1_ram_block1a13_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a13_clock_enable_0">EF1_ram_block1a13_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a13_PORT_A_data_out">EF1_ram_block1a13_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a13_PORT_A_data_in_reg">EF1_ram_block1a13_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a13_PORT_A_address_reg">EF1_ram_block1a13_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a13_PORT_A_write_enable_reg">EF1_ram_block1a13_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a13_PORT_A_read_enable_reg">EF1_ram_block1a13_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a13_PORT_A_byte_mask_reg">EF1_ram_block1a13_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a13_clock_0">EF1_ram_block1a13_clock_0</A>, , <A HREF="#EF1_ram_block1a13_clock_enable_0">EF1_ram_block1a13_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a13">EF1_ram_block1a13</A> = <A HREF="#EF1_ram_block1a13_PORT_A_data_out">EF1_ram_block1a13_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a46 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a46 at M10K_X41_Y11_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a46_PORT_A_data_in">EF1_ram_block1a46_PORT_A_data_in</A> = <A HREF="#WC2L31">WC2L31</A>;
<P><A NAME="EF1_ram_block1a46_PORT_A_data_in_reg">EF1_ram_block1a46_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a46_PORT_A_data_in">EF1_ram_block1a46_PORT_A_data_in</A>, EF1_ram_block1a46_clock_0, , , EF1_ram_block1a46_clock_enable_0);
<P><A NAME="EF1_ram_block1a46_PORT_A_address">EF1_ram_block1a46_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a46_PORT_A_address_reg">EF1_ram_block1a46_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a46_PORT_A_address">EF1_ram_block1a46_PORT_A_address</A>, EF1_ram_block1a46_clock_0, , , EF1_ram_block1a46_clock_enable_0);
<P><A NAME="EF1_ram_block1a46_PORT_A_write_enable">EF1_ram_block1a46_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a46_PORT_A_write_enable_reg">EF1_ram_block1a46_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a46_PORT_A_write_enable">EF1_ram_block1a46_PORT_A_write_enable</A>, EF1_ram_block1a46_clock_0, , , EF1_ram_block1a46_clock_enable_0);
<P><A NAME="EF1_ram_block1a46_PORT_A_read_enable">EF1_ram_block1a46_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a46_PORT_A_read_enable_reg">EF1_ram_block1a46_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a46_PORT_A_read_enable">EF1_ram_block1a46_PORT_A_read_enable</A>, EF1_ram_block1a46_clock_0, , , EF1_ram_block1a46_clock_enable_0);
<P><A NAME="EF1_ram_block1a46_PORT_A_byte_mask">EF1_ram_block1a46_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[33]">WC2_src_data[33]</A>;
<P><A NAME="EF1_ram_block1a46_PORT_A_byte_mask_reg">EF1_ram_block1a46_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a46_PORT_A_byte_mask">EF1_ram_block1a46_PORT_A_byte_mask</A>, EF1_ram_block1a46_clock_0, , , EF1_ram_block1a46_clock_enable_0);
<P><A NAME="EF1_ram_block1a46_clock_0">EF1_ram_block1a46_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a46_clock_enable_0">EF1_ram_block1a46_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a46_PORT_A_data_out">EF1_ram_block1a46_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a46_PORT_A_data_in_reg">EF1_ram_block1a46_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a46_PORT_A_address_reg">EF1_ram_block1a46_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a46_PORT_A_write_enable_reg">EF1_ram_block1a46_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a46_PORT_A_read_enable_reg">EF1_ram_block1a46_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a46_PORT_A_byte_mask_reg">EF1_ram_block1a46_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a46_clock_0">EF1_ram_block1a46_clock_0</A>, , <A HREF="#EF1_ram_block1a46_clock_enable_0">EF1_ram_block1a46_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a46">EF1_ram_block1a46</A> = <A HREF="#EF1_ram_block1a46_PORT_A_data_out">EF1_ram_block1a46_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a14 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a14 at M10K_X38_Y11_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a14_PORT_A_data_in">EF1_ram_block1a14_PORT_A_data_in</A> = <A HREF="#WC2L31">WC2L31</A>;
<P><A NAME="EF1_ram_block1a14_PORT_A_data_in_reg">EF1_ram_block1a14_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a14_PORT_A_data_in">EF1_ram_block1a14_PORT_A_data_in</A>, EF1_ram_block1a14_clock_0, , , EF1_ram_block1a14_clock_enable_0);
<P><A NAME="EF1_ram_block1a14_PORT_A_address">EF1_ram_block1a14_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a14_PORT_A_address_reg">EF1_ram_block1a14_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a14_PORT_A_address">EF1_ram_block1a14_PORT_A_address</A>, EF1_ram_block1a14_clock_0, , , EF1_ram_block1a14_clock_enable_0);
<P><A NAME="EF1_ram_block1a14_PORT_A_write_enable">EF1_ram_block1a14_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a14_PORT_A_write_enable_reg">EF1_ram_block1a14_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a14_PORT_A_write_enable">EF1_ram_block1a14_PORT_A_write_enable</A>, EF1_ram_block1a14_clock_0, , , EF1_ram_block1a14_clock_enable_0);
<P><A NAME="EF1_ram_block1a14_PORT_A_read_enable">EF1_ram_block1a14_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a14_PORT_A_read_enable_reg">EF1_ram_block1a14_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a14_PORT_A_read_enable">EF1_ram_block1a14_PORT_A_read_enable</A>, EF1_ram_block1a14_clock_0, , , EF1_ram_block1a14_clock_enable_0);
<P><A NAME="EF1_ram_block1a14_PORT_A_byte_mask">EF1_ram_block1a14_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[33]">WC2_src_data[33]</A>;
<P><A NAME="EF1_ram_block1a14_PORT_A_byte_mask_reg">EF1_ram_block1a14_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a14_PORT_A_byte_mask">EF1_ram_block1a14_PORT_A_byte_mask</A>, EF1_ram_block1a14_clock_0, , , EF1_ram_block1a14_clock_enable_0);
<P><A NAME="EF1_ram_block1a14_clock_0">EF1_ram_block1a14_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a14_clock_enable_0">EF1_ram_block1a14_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a14_PORT_A_data_out">EF1_ram_block1a14_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a14_PORT_A_data_in_reg">EF1_ram_block1a14_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a14_PORT_A_address_reg">EF1_ram_block1a14_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a14_PORT_A_write_enable_reg">EF1_ram_block1a14_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a14_PORT_A_read_enable_reg">EF1_ram_block1a14_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a14_PORT_A_byte_mask_reg">EF1_ram_block1a14_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a14_clock_0">EF1_ram_block1a14_clock_0</A>, , <A HREF="#EF1_ram_block1a14_clock_enable_0">EF1_ram_block1a14_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a14">EF1_ram_block1a14</A> = <A HREF="#EF1_ram_block1a14_PORT_A_data_out">EF1_ram_block1a14_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a47 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a47 at M10K_X26_Y9_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a47_PORT_A_data_in">EF1_ram_block1a47_PORT_A_data_in</A> = <A HREF="#WC2L32">WC2L32</A>;
<P><A NAME="EF1_ram_block1a47_PORT_A_data_in_reg">EF1_ram_block1a47_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a47_PORT_A_data_in">EF1_ram_block1a47_PORT_A_data_in</A>, EF1_ram_block1a47_clock_0, , , EF1_ram_block1a47_clock_enable_0);
<P><A NAME="EF1_ram_block1a47_PORT_A_address">EF1_ram_block1a47_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a47_PORT_A_address_reg">EF1_ram_block1a47_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a47_PORT_A_address">EF1_ram_block1a47_PORT_A_address</A>, EF1_ram_block1a47_clock_0, , , EF1_ram_block1a47_clock_enable_0);
<P><A NAME="EF1_ram_block1a47_PORT_A_write_enable">EF1_ram_block1a47_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a47_PORT_A_write_enable_reg">EF1_ram_block1a47_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a47_PORT_A_write_enable">EF1_ram_block1a47_PORT_A_write_enable</A>, EF1_ram_block1a47_clock_0, , , EF1_ram_block1a47_clock_enable_0);
<P><A NAME="EF1_ram_block1a47_PORT_A_read_enable">EF1_ram_block1a47_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a47_PORT_A_read_enable_reg">EF1_ram_block1a47_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a47_PORT_A_read_enable">EF1_ram_block1a47_PORT_A_read_enable</A>, EF1_ram_block1a47_clock_0, , , EF1_ram_block1a47_clock_enable_0);
<P><A NAME="EF1_ram_block1a47_PORT_A_byte_mask">EF1_ram_block1a47_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[33]">WC2_src_data[33]</A>;
<P><A NAME="EF1_ram_block1a47_PORT_A_byte_mask_reg">EF1_ram_block1a47_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a47_PORT_A_byte_mask">EF1_ram_block1a47_PORT_A_byte_mask</A>, EF1_ram_block1a47_clock_0, , , EF1_ram_block1a47_clock_enable_0);
<P><A NAME="EF1_ram_block1a47_clock_0">EF1_ram_block1a47_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a47_clock_enable_0">EF1_ram_block1a47_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a47_PORT_A_data_out">EF1_ram_block1a47_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a47_PORT_A_data_in_reg">EF1_ram_block1a47_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a47_PORT_A_address_reg">EF1_ram_block1a47_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a47_PORT_A_write_enable_reg">EF1_ram_block1a47_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a47_PORT_A_read_enable_reg">EF1_ram_block1a47_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a47_PORT_A_byte_mask_reg">EF1_ram_block1a47_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a47_clock_0">EF1_ram_block1a47_clock_0</A>, , <A HREF="#EF1_ram_block1a47_clock_enable_0">EF1_ram_block1a47_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a47">EF1_ram_block1a47</A> = <A HREF="#EF1_ram_block1a47_PORT_A_data_out">EF1_ram_block1a47_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a15 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a15 at M10K_X26_Y5_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a15_PORT_A_data_in">EF1_ram_block1a15_PORT_A_data_in</A> = <A HREF="#WC2L32">WC2L32</A>;
<P><A NAME="EF1_ram_block1a15_PORT_A_data_in_reg">EF1_ram_block1a15_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a15_PORT_A_data_in">EF1_ram_block1a15_PORT_A_data_in</A>, EF1_ram_block1a15_clock_0, , , EF1_ram_block1a15_clock_enable_0);
<P><A NAME="EF1_ram_block1a15_PORT_A_address">EF1_ram_block1a15_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a15_PORT_A_address_reg">EF1_ram_block1a15_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a15_PORT_A_address">EF1_ram_block1a15_PORT_A_address</A>, EF1_ram_block1a15_clock_0, , , EF1_ram_block1a15_clock_enable_0);
<P><A NAME="EF1_ram_block1a15_PORT_A_write_enable">EF1_ram_block1a15_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a15_PORT_A_write_enable_reg">EF1_ram_block1a15_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a15_PORT_A_write_enable">EF1_ram_block1a15_PORT_A_write_enable</A>, EF1_ram_block1a15_clock_0, , , EF1_ram_block1a15_clock_enable_0);
<P><A NAME="EF1_ram_block1a15_PORT_A_read_enable">EF1_ram_block1a15_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a15_PORT_A_read_enable_reg">EF1_ram_block1a15_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a15_PORT_A_read_enable">EF1_ram_block1a15_PORT_A_read_enable</A>, EF1_ram_block1a15_clock_0, , , EF1_ram_block1a15_clock_enable_0);
<P><A NAME="EF1_ram_block1a15_PORT_A_byte_mask">EF1_ram_block1a15_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[33]">WC2_src_data[33]</A>;
<P><A NAME="EF1_ram_block1a15_PORT_A_byte_mask_reg">EF1_ram_block1a15_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a15_PORT_A_byte_mask">EF1_ram_block1a15_PORT_A_byte_mask</A>, EF1_ram_block1a15_clock_0, , , EF1_ram_block1a15_clock_enable_0);
<P><A NAME="EF1_ram_block1a15_clock_0">EF1_ram_block1a15_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a15_clock_enable_0">EF1_ram_block1a15_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a15_PORT_A_data_out">EF1_ram_block1a15_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a15_PORT_A_data_in_reg">EF1_ram_block1a15_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a15_PORT_A_address_reg">EF1_ram_block1a15_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a15_PORT_A_write_enable_reg">EF1_ram_block1a15_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a15_PORT_A_read_enable_reg">EF1_ram_block1a15_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a15_PORT_A_byte_mask_reg">EF1_ram_block1a15_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a15_clock_0">EF1_ram_block1a15_clock_0</A>, , <A HREF="#EF1_ram_block1a15_clock_enable_0">EF1_ram_block1a15_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a15">EF1_ram_block1a15</A> = <A HREF="#EF1_ram_block1a15_PORT_A_data_out">EF1_ram_block1a15_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a48 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a48 at M10K_X38_Y3_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a48_PORT_A_data_in">EF1_ram_block1a48_PORT_A_data_in</A> = <A HREF="#WC2L33">WC2L33</A>;
<P><A NAME="EF1_ram_block1a48_PORT_A_data_in_reg">EF1_ram_block1a48_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a48_PORT_A_data_in">EF1_ram_block1a48_PORT_A_data_in</A>, EF1_ram_block1a48_clock_0, , , EF1_ram_block1a48_clock_enable_0);
<P><A NAME="EF1_ram_block1a48_PORT_A_address">EF1_ram_block1a48_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a48_PORT_A_address_reg">EF1_ram_block1a48_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a48_PORT_A_address">EF1_ram_block1a48_PORT_A_address</A>, EF1_ram_block1a48_clock_0, , , EF1_ram_block1a48_clock_enable_0);
<P><A NAME="EF1_ram_block1a48_PORT_A_write_enable">EF1_ram_block1a48_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a48_PORT_A_write_enable_reg">EF1_ram_block1a48_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a48_PORT_A_write_enable">EF1_ram_block1a48_PORT_A_write_enable</A>, EF1_ram_block1a48_clock_0, , , EF1_ram_block1a48_clock_enable_0);
<P><A NAME="EF1_ram_block1a48_PORT_A_read_enable">EF1_ram_block1a48_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a48_PORT_A_read_enable_reg">EF1_ram_block1a48_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a48_PORT_A_read_enable">EF1_ram_block1a48_PORT_A_read_enable</A>, EF1_ram_block1a48_clock_0, , , EF1_ram_block1a48_clock_enable_0);
<P><A NAME="EF1_ram_block1a48_PORT_A_byte_mask">EF1_ram_block1a48_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[34]">WC2_src_data[34]</A>;
<P><A NAME="EF1_ram_block1a48_PORT_A_byte_mask_reg">EF1_ram_block1a48_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a48_PORT_A_byte_mask">EF1_ram_block1a48_PORT_A_byte_mask</A>, EF1_ram_block1a48_clock_0, , , EF1_ram_block1a48_clock_enable_0);
<P><A NAME="EF1_ram_block1a48_clock_0">EF1_ram_block1a48_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a48_clock_enable_0">EF1_ram_block1a48_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a48_PORT_A_data_out">EF1_ram_block1a48_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a48_PORT_A_data_in_reg">EF1_ram_block1a48_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a48_PORT_A_address_reg">EF1_ram_block1a48_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a48_PORT_A_write_enable_reg">EF1_ram_block1a48_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a48_PORT_A_read_enable_reg">EF1_ram_block1a48_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a48_PORT_A_byte_mask_reg">EF1_ram_block1a48_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a48_clock_0">EF1_ram_block1a48_clock_0</A>, , <A HREF="#EF1_ram_block1a48_clock_enable_0">EF1_ram_block1a48_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a48">EF1_ram_block1a48</A> = <A HREF="#EF1_ram_block1a48_PORT_A_data_out">EF1_ram_block1a48_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a16 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a16 at M10K_X38_Y2_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a16_PORT_A_data_in">EF1_ram_block1a16_PORT_A_data_in</A> = <A HREF="#WC2L33">WC2L33</A>;
<P><A NAME="EF1_ram_block1a16_PORT_A_data_in_reg">EF1_ram_block1a16_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a16_PORT_A_data_in">EF1_ram_block1a16_PORT_A_data_in</A>, EF1_ram_block1a16_clock_0, , , EF1_ram_block1a16_clock_enable_0);
<P><A NAME="EF1_ram_block1a16_PORT_A_address">EF1_ram_block1a16_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a16_PORT_A_address_reg">EF1_ram_block1a16_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a16_PORT_A_address">EF1_ram_block1a16_PORT_A_address</A>, EF1_ram_block1a16_clock_0, , , EF1_ram_block1a16_clock_enable_0);
<P><A NAME="EF1_ram_block1a16_PORT_A_write_enable">EF1_ram_block1a16_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a16_PORT_A_write_enable_reg">EF1_ram_block1a16_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a16_PORT_A_write_enable">EF1_ram_block1a16_PORT_A_write_enable</A>, EF1_ram_block1a16_clock_0, , , EF1_ram_block1a16_clock_enable_0);
<P><A NAME="EF1_ram_block1a16_PORT_A_read_enable">EF1_ram_block1a16_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a16_PORT_A_read_enable_reg">EF1_ram_block1a16_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a16_PORT_A_read_enable">EF1_ram_block1a16_PORT_A_read_enable</A>, EF1_ram_block1a16_clock_0, , , EF1_ram_block1a16_clock_enable_0);
<P><A NAME="EF1_ram_block1a16_PORT_A_byte_mask">EF1_ram_block1a16_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[34]">WC2_src_data[34]</A>;
<P><A NAME="EF1_ram_block1a16_PORT_A_byte_mask_reg">EF1_ram_block1a16_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a16_PORT_A_byte_mask">EF1_ram_block1a16_PORT_A_byte_mask</A>, EF1_ram_block1a16_clock_0, , , EF1_ram_block1a16_clock_enable_0);
<P><A NAME="EF1_ram_block1a16_clock_0">EF1_ram_block1a16_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a16_clock_enable_0">EF1_ram_block1a16_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a16_PORT_A_data_out">EF1_ram_block1a16_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a16_PORT_A_data_in_reg">EF1_ram_block1a16_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a16_PORT_A_address_reg">EF1_ram_block1a16_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a16_PORT_A_write_enable_reg">EF1_ram_block1a16_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a16_PORT_A_read_enable_reg">EF1_ram_block1a16_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a16_PORT_A_byte_mask_reg">EF1_ram_block1a16_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a16_clock_0">EF1_ram_block1a16_clock_0</A>, , <A HREF="#EF1_ram_block1a16_clock_enable_0">EF1_ram_block1a16_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a16">EF1_ram_block1a16</A> = <A HREF="#EF1_ram_block1a16_PORT_A_data_out">EF1_ram_block1a16_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a37 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a37 at M10K_X26_Y12_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a37_PORT_A_data_in">EF1_ram_block1a37_PORT_A_data_in</A> = <A HREF="#WC2L34">WC2L34</A>;
<P><A NAME="EF1_ram_block1a37_PORT_A_data_in_reg">EF1_ram_block1a37_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a37_PORT_A_data_in">EF1_ram_block1a37_PORT_A_data_in</A>, EF1_ram_block1a37_clock_0, , , EF1_ram_block1a37_clock_enable_0);
<P><A NAME="EF1_ram_block1a37_PORT_A_address">EF1_ram_block1a37_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a37_PORT_A_address_reg">EF1_ram_block1a37_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a37_PORT_A_address">EF1_ram_block1a37_PORT_A_address</A>, EF1_ram_block1a37_clock_0, , , EF1_ram_block1a37_clock_enable_0);
<P><A NAME="EF1_ram_block1a37_PORT_A_write_enable">EF1_ram_block1a37_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a37_PORT_A_write_enable_reg">EF1_ram_block1a37_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a37_PORT_A_write_enable">EF1_ram_block1a37_PORT_A_write_enable</A>, EF1_ram_block1a37_clock_0, , , EF1_ram_block1a37_clock_enable_0);
<P><A NAME="EF1_ram_block1a37_PORT_A_read_enable">EF1_ram_block1a37_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a37_PORT_A_read_enable_reg">EF1_ram_block1a37_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a37_PORT_A_read_enable">EF1_ram_block1a37_PORT_A_read_enable</A>, EF1_ram_block1a37_clock_0, , , EF1_ram_block1a37_clock_enable_0);
<P><A NAME="EF1_ram_block1a37_PORT_A_byte_mask">EF1_ram_block1a37_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[32]">WC2_src_data[32]</A>;
<P><A NAME="EF1_ram_block1a37_PORT_A_byte_mask_reg">EF1_ram_block1a37_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a37_PORT_A_byte_mask">EF1_ram_block1a37_PORT_A_byte_mask</A>, EF1_ram_block1a37_clock_0, , , EF1_ram_block1a37_clock_enable_0);
<P><A NAME="EF1_ram_block1a37_clock_0">EF1_ram_block1a37_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a37_clock_enable_0">EF1_ram_block1a37_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a37_PORT_A_data_out">EF1_ram_block1a37_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a37_PORT_A_data_in_reg">EF1_ram_block1a37_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a37_PORT_A_address_reg">EF1_ram_block1a37_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a37_PORT_A_write_enable_reg">EF1_ram_block1a37_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a37_PORT_A_read_enable_reg">EF1_ram_block1a37_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a37_PORT_A_byte_mask_reg">EF1_ram_block1a37_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a37_clock_0">EF1_ram_block1a37_clock_0</A>, , <A HREF="#EF1_ram_block1a37_clock_enable_0">EF1_ram_block1a37_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a37">EF1_ram_block1a37</A> = <A HREF="#EF1_ram_block1a37_PORT_A_data_out">EF1_ram_block1a37_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a5 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a5 at M10K_X26_Y16_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a5_PORT_A_data_in">EF1_ram_block1a5_PORT_A_data_in</A> = <A HREF="#WC2L34">WC2L34</A>;
<P><A NAME="EF1_ram_block1a5_PORT_A_data_in_reg">EF1_ram_block1a5_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a5_PORT_A_data_in">EF1_ram_block1a5_PORT_A_data_in</A>, EF1_ram_block1a5_clock_0, , , EF1_ram_block1a5_clock_enable_0);
<P><A NAME="EF1_ram_block1a5_PORT_A_address">EF1_ram_block1a5_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a5_PORT_A_address_reg">EF1_ram_block1a5_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a5_PORT_A_address">EF1_ram_block1a5_PORT_A_address</A>, EF1_ram_block1a5_clock_0, , , EF1_ram_block1a5_clock_enable_0);
<P><A NAME="EF1_ram_block1a5_PORT_A_write_enable">EF1_ram_block1a5_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a5_PORT_A_write_enable_reg">EF1_ram_block1a5_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a5_PORT_A_write_enable">EF1_ram_block1a5_PORT_A_write_enable</A>, EF1_ram_block1a5_clock_0, , , EF1_ram_block1a5_clock_enable_0);
<P><A NAME="EF1_ram_block1a5_PORT_A_read_enable">EF1_ram_block1a5_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a5_PORT_A_read_enable_reg">EF1_ram_block1a5_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a5_PORT_A_read_enable">EF1_ram_block1a5_PORT_A_read_enable</A>, EF1_ram_block1a5_clock_0, , , EF1_ram_block1a5_clock_enable_0);
<P><A NAME="EF1_ram_block1a5_PORT_A_byte_mask">EF1_ram_block1a5_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[32]">WC2_src_data[32]</A>;
<P><A NAME="EF1_ram_block1a5_PORT_A_byte_mask_reg">EF1_ram_block1a5_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a5_PORT_A_byte_mask">EF1_ram_block1a5_PORT_A_byte_mask</A>, EF1_ram_block1a5_clock_0, , , EF1_ram_block1a5_clock_enable_0);
<P><A NAME="EF1_ram_block1a5_clock_0">EF1_ram_block1a5_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a5_clock_enable_0">EF1_ram_block1a5_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a5_PORT_A_data_out">EF1_ram_block1a5_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a5_PORT_A_data_in_reg">EF1_ram_block1a5_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a5_PORT_A_address_reg">EF1_ram_block1a5_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a5_PORT_A_write_enable_reg">EF1_ram_block1a5_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a5_PORT_A_read_enable_reg">EF1_ram_block1a5_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a5_PORT_A_byte_mask_reg">EF1_ram_block1a5_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a5_clock_0">EF1_ram_block1a5_clock_0</A>, , <A HREF="#EF1_ram_block1a5_clock_enable_0">EF1_ram_block1a5_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a5">EF1_ram_block1a5</A> = <A HREF="#EF1_ram_block1a5_PORT_A_data_out">EF1_ram_block1a5_PORT_A_data_out</A>[0];


<P> --ZD1_E_shift_rot_cnt[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4] at FF_X30_Y11_N38
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_cnt[4]">ZD1_E_shift_rot_cnt[4]</A> = DFFEAS(<A HREF="#ZD1L237">ZD1L237</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src2[4]">ZD1_E_src2[4]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1_E_shift_rot_cnt[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3] at FF_X30_Y11_N32
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_cnt[3]">ZD1_E_shift_rot_cnt[3]</A> = DFFEAS(<A HREF="#ZD1L238">ZD1L238</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src2[3]">ZD1_E_src2[3]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1_E_shift_rot_cnt[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2] at FF_X30_Y11_N17
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_cnt[2]">ZD1_E_shift_rot_cnt[2]</A> = DFFEAS(<A HREF="#ZD1L239">ZD1L239</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src2[2]">ZD1_E_src2[2]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1_E_shift_rot_cnt[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1] at FF_X30_Y11_N19
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_cnt[1]">ZD1_E_shift_rot_cnt[1]</A> = DFFEAS(<A HREF="#ZD1L240">ZD1L240</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src2[1]">ZD1_E_src2[1]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1_E_shift_rot_cnt[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0] at FF_X37_Y12_N28
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_cnt[0]">ZD1_E_shift_rot_cnt[0]</A> = DFFEAS(<A HREF="#ZD1L438">ZD1L438</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1L437">ZD1L437</A>,  ,  , !<A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --EF1_ram_block1a40 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a40 at M10K_X49_Y10_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a40_PORT_A_data_in">EF1_ram_block1a40_PORT_A_data_in</A> = <A HREF="#WC2L35">WC2L35</A>;
<P><A NAME="EF1_ram_block1a40_PORT_A_data_in_reg">EF1_ram_block1a40_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a40_PORT_A_data_in">EF1_ram_block1a40_PORT_A_data_in</A>, EF1_ram_block1a40_clock_0, , , EF1_ram_block1a40_clock_enable_0);
<P><A NAME="EF1_ram_block1a40_PORT_A_address">EF1_ram_block1a40_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a40_PORT_A_address_reg">EF1_ram_block1a40_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a40_PORT_A_address">EF1_ram_block1a40_PORT_A_address</A>, EF1_ram_block1a40_clock_0, , , EF1_ram_block1a40_clock_enable_0);
<P><A NAME="EF1_ram_block1a40_PORT_A_write_enable">EF1_ram_block1a40_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a40_PORT_A_write_enable_reg">EF1_ram_block1a40_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a40_PORT_A_write_enable">EF1_ram_block1a40_PORT_A_write_enable</A>, EF1_ram_block1a40_clock_0, , , EF1_ram_block1a40_clock_enable_0);
<P><A NAME="EF1_ram_block1a40_PORT_A_read_enable">EF1_ram_block1a40_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a40_PORT_A_read_enable_reg">EF1_ram_block1a40_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a40_PORT_A_read_enable">EF1_ram_block1a40_PORT_A_read_enable</A>, EF1_ram_block1a40_clock_0, , , EF1_ram_block1a40_clock_enable_0);
<P><A NAME="EF1_ram_block1a40_PORT_A_byte_mask">EF1_ram_block1a40_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[33]">WC2_src_data[33]</A>;
<P><A NAME="EF1_ram_block1a40_PORT_A_byte_mask_reg">EF1_ram_block1a40_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a40_PORT_A_byte_mask">EF1_ram_block1a40_PORT_A_byte_mask</A>, EF1_ram_block1a40_clock_0, , , EF1_ram_block1a40_clock_enable_0);
<P><A NAME="EF1_ram_block1a40_clock_0">EF1_ram_block1a40_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a40_clock_enable_0">EF1_ram_block1a40_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a40_PORT_A_data_out">EF1_ram_block1a40_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a40_PORT_A_data_in_reg">EF1_ram_block1a40_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a40_PORT_A_address_reg">EF1_ram_block1a40_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a40_PORT_A_write_enable_reg">EF1_ram_block1a40_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a40_PORT_A_read_enable_reg">EF1_ram_block1a40_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a40_PORT_A_byte_mask_reg">EF1_ram_block1a40_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a40_clock_0">EF1_ram_block1a40_clock_0</A>, , <A HREF="#EF1_ram_block1a40_clock_enable_0">EF1_ram_block1a40_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a40">EF1_ram_block1a40</A> = <A HREF="#EF1_ram_block1a40_PORT_A_data_out">EF1_ram_block1a40_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a8 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a8 at M10K_X49_Y11_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a8_PORT_A_data_in">EF1_ram_block1a8_PORT_A_data_in</A> = <A HREF="#WC2L35">WC2L35</A>;
<P><A NAME="EF1_ram_block1a8_PORT_A_data_in_reg">EF1_ram_block1a8_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a8_PORT_A_data_in">EF1_ram_block1a8_PORT_A_data_in</A>, EF1_ram_block1a8_clock_0, , , EF1_ram_block1a8_clock_enable_0);
<P><A NAME="EF1_ram_block1a8_PORT_A_address">EF1_ram_block1a8_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a8_PORT_A_address_reg">EF1_ram_block1a8_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a8_PORT_A_address">EF1_ram_block1a8_PORT_A_address</A>, EF1_ram_block1a8_clock_0, , , EF1_ram_block1a8_clock_enable_0);
<P><A NAME="EF1_ram_block1a8_PORT_A_write_enable">EF1_ram_block1a8_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a8_PORT_A_write_enable_reg">EF1_ram_block1a8_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a8_PORT_A_write_enable">EF1_ram_block1a8_PORT_A_write_enable</A>, EF1_ram_block1a8_clock_0, , , EF1_ram_block1a8_clock_enable_0);
<P><A NAME="EF1_ram_block1a8_PORT_A_read_enable">EF1_ram_block1a8_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a8_PORT_A_read_enable_reg">EF1_ram_block1a8_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a8_PORT_A_read_enable">EF1_ram_block1a8_PORT_A_read_enable</A>, EF1_ram_block1a8_clock_0, , , EF1_ram_block1a8_clock_enable_0);
<P><A NAME="EF1_ram_block1a8_PORT_A_byte_mask">EF1_ram_block1a8_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[33]">WC2_src_data[33]</A>;
<P><A NAME="EF1_ram_block1a8_PORT_A_byte_mask_reg">EF1_ram_block1a8_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a8_PORT_A_byte_mask">EF1_ram_block1a8_PORT_A_byte_mask</A>, EF1_ram_block1a8_clock_0, , , EF1_ram_block1a8_clock_enable_0);
<P><A NAME="EF1_ram_block1a8_clock_0">EF1_ram_block1a8_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a8_clock_enable_0">EF1_ram_block1a8_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a8_PORT_A_data_out">EF1_ram_block1a8_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a8_PORT_A_data_in_reg">EF1_ram_block1a8_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a8_PORT_A_address_reg">EF1_ram_block1a8_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a8_PORT_A_write_enable_reg">EF1_ram_block1a8_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a8_PORT_A_read_enable_reg">EF1_ram_block1a8_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a8_PORT_A_byte_mask_reg">EF1_ram_block1a8_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a8_clock_0">EF1_ram_block1a8_clock_0</A>, , <A HREF="#EF1_ram_block1a8_clock_enable_0">EF1_ram_block1a8_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a8">EF1_ram_block1a8</A> = <A HREF="#EF1_ram_block1a8_PORT_A_data_out">EF1_ram_block1a8_PORT_A_data_out</A>[0];


<P> --ZD1_F_pc[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2] at FF_X33_Y16_N25
<P> --register power-up is low

<P><A NAME="ZD1_F_pc[2]">ZD1_F_pc[2]</A> = DFFEAS(<A HREF="#ZD1L727">ZD1L727</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>,  ,  , <A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A>,  );


<P> --ZD1_av_ld_byte0_data[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4] at FF_X25_Y11_N37
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte0_data[4]">ZD1_av_ld_byte0_data[4]</A> = DFFEAS(<A HREF="#HD1L33">HD1L33</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L976">ZD1L976</A>, <A HREF="#ZD1_av_ld_byte1_data[4]">ZD1_av_ld_byte1_data[4]</A>,  ,  , <A HREF="#ZD1L1094">ZD1L1094</A>);


<P> --ZD1_D_iw[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31] at FF_X30_Y10_N43
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[31]">ZD1_D_iw[31]</A> = DFFEAS(<A HREF="#ZD1L695">ZD1L695</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  , <A HREF="#ZD1L1163">ZD1L1163</A>,  );


<P> --EF1_ram_block1a42 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a42 at M10K_X26_Y10_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a42_PORT_A_data_in">EF1_ram_block1a42_PORT_A_data_in</A> = <A HREF="#WC2L36">WC2L36</A>;
<P><A NAME="EF1_ram_block1a42_PORT_A_data_in_reg">EF1_ram_block1a42_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a42_PORT_A_data_in">EF1_ram_block1a42_PORT_A_data_in</A>, EF1_ram_block1a42_clock_0, , , EF1_ram_block1a42_clock_enable_0);
<P><A NAME="EF1_ram_block1a42_PORT_A_address">EF1_ram_block1a42_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a42_PORT_A_address_reg">EF1_ram_block1a42_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a42_PORT_A_address">EF1_ram_block1a42_PORT_A_address</A>, EF1_ram_block1a42_clock_0, , , EF1_ram_block1a42_clock_enable_0);
<P><A NAME="EF1_ram_block1a42_PORT_A_write_enable">EF1_ram_block1a42_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a42_PORT_A_write_enable_reg">EF1_ram_block1a42_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a42_PORT_A_write_enable">EF1_ram_block1a42_PORT_A_write_enable</A>, EF1_ram_block1a42_clock_0, , , EF1_ram_block1a42_clock_enable_0);
<P><A NAME="EF1_ram_block1a42_PORT_A_read_enable">EF1_ram_block1a42_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a42_PORT_A_read_enable_reg">EF1_ram_block1a42_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a42_PORT_A_read_enable">EF1_ram_block1a42_PORT_A_read_enable</A>, EF1_ram_block1a42_clock_0, , , EF1_ram_block1a42_clock_enable_0);
<P><A NAME="EF1_ram_block1a42_PORT_A_byte_mask">EF1_ram_block1a42_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[33]">WC2_src_data[33]</A>;
<P><A NAME="EF1_ram_block1a42_PORT_A_byte_mask_reg">EF1_ram_block1a42_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a42_PORT_A_byte_mask">EF1_ram_block1a42_PORT_A_byte_mask</A>, EF1_ram_block1a42_clock_0, , , EF1_ram_block1a42_clock_enable_0);
<P><A NAME="EF1_ram_block1a42_clock_0">EF1_ram_block1a42_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a42_clock_enable_0">EF1_ram_block1a42_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a42_PORT_A_data_out">EF1_ram_block1a42_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a42_PORT_A_data_in_reg">EF1_ram_block1a42_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a42_PORT_A_address_reg">EF1_ram_block1a42_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a42_PORT_A_write_enable_reg">EF1_ram_block1a42_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a42_PORT_A_read_enable_reg">EF1_ram_block1a42_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a42_PORT_A_byte_mask_reg">EF1_ram_block1a42_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a42_clock_0">EF1_ram_block1a42_clock_0</A>, , <A HREF="#EF1_ram_block1a42_clock_enable_0">EF1_ram_block1a42_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a42">EF1_ram_block1a42</A> = <A HREF="#EF1_ram_block1a42_PORT_A_data_out">EF1_ram_block1a42_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a10 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a10 at M10K_X14_Y12_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a10_PORT_A_data_in">EF1_ram_block1a10_PORT_A_data_in</A> = <A HREF="#WC2L36">WC2L36</A>;
<P><A NAME="EF1_ram_block1a10_PORT_A_data_in_reg">EF1_ram_block1a10_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a10_PORT_A_data_in">EF1_ram_block1a10_PORT_A_data_in</A>, EF1_ram_block1a10_clock_0, , , EF1_ram_block1a10_clock_enable_0);
<P><A NAME="EF1_ram_block1a10_PORT_A_address">EF1_ram_block1a10_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a10_PORT_A_address_reg">EF1_ram_block1a10_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a10_PORT_A_address">EF1_ram_block1a10_PORT_A_address</A>, EF1_ram_block1a10_clock_0, , , EF1_ram_block1a10_clock_enable_0);
<P><A NAME="EF1_ram_block1a10_PORT_A_write_enable">EF1_ram_block1a10_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a10_PORT_A_write_enable_reg">EF1_ram_block1a10_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a10_PORT_A_write_enable">EF1_ram_block1a10_PORT_A_write_enable</A>, EF1_ram_block1a10_clock_0, , , EF1_ram_block1a10_clock_enable_0);
<P><A NAME="EF1_ram_block1a10_PORT_A_read_enable">EF1_ram_block1a10_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a10_PORT_A_read_enable_reg">EF1_ram_block1a10_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a10_PORT_A_read_enable">EF1_ram_block1a10_PORT_A_read_enable</A>, EF1_ram_block1a10_clock_0, , , EF1_ram_block1a10_clock_enable_0);
<P><A NAME="EF1_ram_block1a10_PORT_A_byte_mask">EF1_ram_block1a10_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[33]">WC2_src_data[33]</A>;
<P><A NAME="EF1_ram_block1a10_PORT_A_byte_mask_reg">EF1_ram_block1a10_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a10_PORT_A_byte_mask">EF1_ram_block1a10_PORT_A_byte_mask</A>, EF1_ram_block1a10_clock_0, , , EF1_ram_block1a10_clock_enable_0);
<P><A NAME="EF1_ram_block1a10_clock_0">EF1_ram_block1a10_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a10_clock_enable_0">EF1_ram_block1a10_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a10_PORT_A_data_out">EF1_ram_block1a10_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a10_PORT_A_data_in_reg">EF1_ram_block1a10_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a10_PORT_A_address_reg">EF1_ram_block1a10_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a10_PORT_A_write_enable_reg">EF1_ram_block1a10_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a10_PORT_A_read_enable_reg">EF1_ram_block1a10_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a10_PORT_A_byte_mask_reg">EF1_ram_block1a10_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a10_clock_0">EF1_ram_block1a10_clock_0</A>, , <A HREF="#EF1_ram_block1a10_clock_enable_0">EF1_ram_block1a10_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a10">EF1_ram_block1a10</A> = <A HREF="#EF1_ram_block1a10_PORT_A_data_out">EF1_ram_block1a10_PORT_A_data_out</A>[0];


<P> --ZD1_F_pc[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4] at FF_X33_Y16_N28
<P> --register power-up is low

<P><A NAME="ZD1_F_pc[4]">ZD1_F_pc[4]</A> = DFFEAS(<A HREF="#ZD1L728">ZD1L728</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>,  ,  , <A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A>,  );


<P> --ZD1_av_ld_byte0_data[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6] at FF_X25_Y10_N37
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte0_data[6]">ZD1_av_ld_byte0_data[6]</A> = DFFEAS(<A HREF="#HD1L39">HD1L39</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L976">ZD1L976</A>, <A HREF="#ZD1L991Q">ZD1L991Q</A>,  ,  , <A HREF="#ZD1L1094">ZD1L1094</A>);


<P> --ZD1_av_ld_byte0_data[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5] at FF_X28_Y12_N43
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte0_data[5]">ZD1_av_ld_byte0_data[5]</A> = DFFEAS(<A HREF="#HD1L42">HD1L42</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L976">ZD1L976</A>, <A HREF="#ZD1L989Q">ZD1L989Q</A>,  ,  , <A HREF="#ZD1L1094">ZD1L1094</A>);


<P> --EF1_ram_block1a41 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a41 at M10K_X38_Y17_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a41_PORT_A_data_in">EF1_ram_block1a41_PORT_A_data_in</A> = <A HREF="#WC2L37">WC2L37</A>;
<P><A NAME="EF1_ram_block1a41_PORT_A_data_in_reg">EF1_ram_block1a41_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a41_PORT_A_data_in">EF1_ram_block1a41_PORT_A_data_in</A>, EF1_ram_block1a41_clock_0, , , EF1_ram_block1a41_clock_enable_0);
<P><A NAME="EF1_ram_block1a41_PORT_A_address">EF1_ram_block1a41_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a41_PORT_A_address_reg">EF1_ram_block1a41_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a41_PORT_A_address">EF1_ram_block1a41_PORT_A_address</A>, EF1_ram_block1a41_clock_0, , , EF1_ram_block1a41_clock_enable_0);
<P><A NAME="EF1_ram_block1a41_PORT_A_write_enable">EF1_ram_block1a41_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a41_PORT_A_write_enable_reg">EF1_ram_block1a41_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a41_PORT_A_write_enable">EF1_ram_block1a41_PORT_A_write_enable</A>, EF1_ram_block1a41_clock_0, , , EF1_ram_block1a41_clock_enable_0);
<P><A NAME="EF1_ram_block1a41_PORT_A_read_enable">EF1_ram_block1a41_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a41_PORT_A_read_enable_reg">EF1_ram_block1a41_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a41_PORT_A_read_enable">EF1_ram_block1a41_PORT_A_read_enable</A>, EF1_ram_block1a41_clock_0, , , EF1_ram_block1a41_clock_enable_0);
<P><A NAME="EF1_ram_block1a41_PORT_A_byte_mask">EF1_ram_block1a41_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[33]">WC2_src_data[33]</A>;
<P><A NAME="EF1_ram_block1a41_PORT_A_byte_mask_reg">EF1_ram_block1a41_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a41_PORT_A_byte_mask">EF1_ram_block1a41_PORT_A_byte_mask</A>, EF1_ram_block1a41_clock_0, , , EF1_ram_block1a41_clock_enable_0);
<P><A NAME="EF1_ram_block1a41_clock_0">EF1_ram_block1a41_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a41_clock_enable_0">EF1_ram_block1a41_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a41_PORT_A_data_out">EF1_ram_block1a41_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a41_PORT_A_data_in_reg">EF1_ram_block1a41_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a41_PORT_A_address_reg">EF1_ram_block1a41_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a41_PORT_A_write_enable_reg">EF1_ram_block1a41_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a41_PORT_A_read_enable_reg">EF1_ram_block1a41_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a41_PORT_A_byte_mask_reg">EF1_ram_block1a41_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a41_clock_0">EF1_ram_block1a41_clock_0</A>, , <A HREF="#EF1_ram_block1a41_clock_enable_0">EF1_ram_block1a41_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a41">EF1_ram_block1a41</A> = <A HREF="#EF1_ram_block1a41_PORT_A_data_out">EF1_ram_block1a41_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a9 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a9 at M10K_X38_Y18_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a9_PORT_A_data_in">EF1_ram_block1a9_PORT_A_data_in</A> = <A HREF="#WC2L37">WC2L37</A>;
<P><A NAME="EF1_ram_block1a9_PORT_A_data_in_reg">EF1_ram_block1a9_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a9_PORT_A_data_in">EF1_ram_block1a9_PORT_A_data_in</A>, EF1_ram_block1a9_clock_0, , , EF1_ram_block1a9_clock_enable_0);
<P><A NAME="EF1_ram_block1a9_PORT_A_address">EF1_ram_block1a9_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a9_PORT_A_address_reg">EF1_ram_block1a9_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a9_PORT_A_address">EF1_ram_block1a9_PORT_A_address</A>, EF1_ram_block1a9_clock_0, , , EF1_ram_block1a9_clock_enable_0);
<P><A NAME="EF1_ram_block1a9_PORT_A_write_enable">EF1_ram_block1a9_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a9_PORT_A_write_enable_reg">EF1_ram_block1a9_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a9_PORT_A_write_enable">EF1_ram_block1a9_PORT_A_write_enable</A>, EF1_ram_block1a9_clock_0, , , EF1_ram_block1a9_clock_enable_0);
<P><A NAME="EF1_ram_block1a9_PORT_A_read_enable">EF1_ram_block1a9_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a9_PORT_A_read_enable_reg">EF1_ram_block1a9_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a9_PORT_A_read_enable">EF1_ram_block1a9_PORT_A_read_enable</A>, EF1_ram_block1a9_clock_0, , , EF1_ram_block1a9_clock_enable_0);
<P><A NAME="EF1_ram_block1a9_PORT_A_byte_mask">EF1_ram_block1a9_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[33]">WC2_src_data[33]</A>;
<P><A NAME="EF1_ram_block1a9_PORT_A_byte_mask_reg">EF1_ram_block1a9_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a9_PORT_A_byte_mask">EF1_ram_block1a9_PORT_A_byte_mask</A>, EF1_ram_block1a9_clock_0, , , EF1_ram_block1a9_clock_enable_0);
<P><A NAME="EF1_ram_block1a9_clock_0">EF1_ram_block1a9_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a9_clock_enable_0">EF1_ram_block1a9_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a9_PORT_A_data_out">EF1_ram_block1a9_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a9_PORT_A_data_in_reg">EF1_ram_block1a9_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a9_PORT_A_address_reg">EF1_ram_block1a9_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a9_PORT_A_write_enable_reg">EF1_ram_block1a9_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a9_PORT_A_read_enable_reg">EF1_ram_block1a9_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a9_PORT_A_byte_mask_reg">EF1_ram_block1a9_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a9_clock_0">EF1_ram_block1a9_clock_0</A>, , <A HREF="#EF1_ram_block1a9_clock_enable_0">EF1_ram_block1a9_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a9">EF1_ram_block1a9</A> = <A HREF="#EF1_ram_block1a9_PORT_A_data_out">EF1_ram_block1a9_PORT_A_data_out</A>[0];


<P> --ZD1_F_pc[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3] at FF_X31_Y14_N25
<P> --register power-up is low

<P><A NAME="ZD1_F_pc[3]">ZD1_F_pc[3]</A> = DFFEAS(<A HREF="#ZD1L749">ZD1L749</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>, VCC,  ,  , <A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A>);


<P> --EF1_ram_block1a56 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a56 at M10K_X38_Y16_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a56_PORT_A_data_in">EF1_ram_block1a56_PORT_A_data_in</A> = <A HREF="#WC2L38">WC2L38</A>;
<P><A NAME="EF1_ram_block1a56_PORT_A_data_in_reg">EF1_ram_block1a56_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a56_PORT_A_data_in">EF1_ram_block1a56_PORT_A_data_in</A>, EF1_ram_block1a56_clock_0, , , EF1_ram_block1a56_clock_enable_0);
<P><A NAME="EF1_ram_block1a56_PORT_A_address">EF1_ram_block1a56_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a56_PORT_A_address_reg">EF1_ram_block1a56_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a56_PORT_A_address">EF1_ram_block1a56_PORT_A_address</A>, EF1_ram_block1a56_clock_0, , , EF1_ram_block1a56_clock_enable_0);
<P><A NAME="EF1_ram_block1a56_PORT_A_write_enable">EF1_ram_block1a56_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a56_PORT_A_write_enable_reg">EF1_ram_block1a56_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a56_PORT_A_write_enable">EF1_ram_block1a56_PORT_A_write_enable</A>, EF1_ram_block1a56_clock_0, , , EF1_ram_block1a56_clock_enable_0);
<P><A NAME="EF1_ram_block1a56_PORT_A_read_enable">EF1_ram_block1a56_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a56_PORT_A_read_enable_reg">EF1_ram_block1a56_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a56_PORT_A_read_enable">EF1_ram_block1a56_PORT_A_read_enable</A>, EF1_ram_block1a56_clock_0, , , EF1_ram_block1a56_clock_enable_0);
<P><A NAME="EF1_ram_block1a56_PORT_A_byte_mask">EF1_ram_block1a56_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[35]">WC2_src_data[35]</A>;
<P><A NAME="EF1_ram_block1a56_PORT_A_byte_mask_reg">EF1_ram_block1a56_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a56_PORT_A_byte_mask">EF1_ram_block1a56_PORT_A_byte_mask</A>, EF1_ram_block1a56_clock_0, , , EF1_ram_block1a56_clock_enable_0);
<P><A NAME="EF1_ram_block1a56_clock_0">EF1_ram_block1a56_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a56_clock_enable_0">EF1_ram_block1a56_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a56_PORT_A_data_out">EF1_ram_block1a56_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a56_PORT_A_data_in_reg">EF1_ram_block1a56_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a56_PORT_A_address_reg">EF1_ram_block1a56_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a56_PORT_A_write_enable_reg">EF1_ram_block1a56_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a56_PORT_A_read_enable_reg">EF1_ram_block1a56_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a56_PORT_A_byte_mask_reg">EF1_ram_block1a56_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a56_clock_0">EF1_ram_block1a56_clock_0</A>, , <A HREF="#EF1_ram_block1a56_clock_enable_0">EF1_ram_block1a56_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a56">EF1_ram_block1a56</A> = <A HREF="#EF1_ram_block1a56_PORT_A_data_out">EF1_ram_block1a56_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a24 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a24 at M10K_X49_Y18_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a24_PORT_A_data_in">EF1_ram_block1a24_PORT_A_data_in</A> = <A HREF="#WC2L38">WC2L38</A>;
<P><A NAME="EF1_ram_block1a24_PORT_A_data_in_reg">EF1_ram_block1a24_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a24_PORT_A_data_in">EF1_ram_block1a24_PORT_A_data_in</A>, EF1_ram_block1a24_clock_0, , , EF1_ram_block1a24_clock_enable_0);
<P><A NAME="EF1_ram_block1a24_PORT_A_address">EF1_ram_block1a24_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a24_PORT_A_address_reg">EF1_ram_block1a24_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a24_PORT_A_address">EF1_ram_block1a24_PORT_A_address</A>, EF1_ram_block1a24_clock_0, , , EF1_ram_block1a24_clock_enable_0);
<P><A NAME="EF1_ram_block1a24_PORT_A_write_enable">EF1_ram_block1a24_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a24_PORT_A_write_enable_reg">EF1_ram_block1a24_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a24_PORT_A_write_enable">EF1_ram_block1a24_PORT_A_write_enable</A>, EF1_ram_block1a24_clock_0, , , EF1_ram_block1a24_clock_enable_0);
<P><A NAME="EF1_ram_block1a24_PORT_A_read_enable">EF1_ram_block1a24_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a24_PORT_A_read_enable_reg">EF1_ram_block1a24_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a24_PORT_A_read_enable">EF1_ram_block1a24_PORT_A_read_enable</A>, EF1_ram_block1a24_clock_0, , , EF1_ram_block1a24_clock_enable_0);
<P><A NAME="EF1_ram_block1a24_PORT_A_byte_mask">EF1_ram_block1a24_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[35]">WC2_src_data[35]</A>;
<P><A NAME="EF1_ram_block1a24_PORT_A_byte_mask_reg">EF1_ram_block1a24_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a24_PORT_A_byte_mask">EF1_ram_block1a24_PORT_A_byte_mask</A>, EF1_ram_block1a24_clock_0, , , EF1_ram_block1a24_clock_enable_0);
<P><A NAME="EF1_ram_block1a24_clock_0">EF1_ram_block1a24_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a24_clock_enable_0">EF1_ram_block1a24_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a24_PORT_A_data_out">EF1_ram_block1a24_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a24_PORT_A_data_in_reg">EF1_ram_block1a24_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a24_PORT_A_address_reg">EF1_ram_block1a24_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a24_PORT_A_write_enable_reg">EF1_ram_block1a24_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a24_PORT_A_read_enable_reg">EF1_ram_block1a24_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a24_PORT_A_byte_mask_reg">EF1_ram_block1a24_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a24_clock_0">EF1_ram_block1a24_clock_0</A>, , <A HREF="#EF1_ram_block1a24_clock_enable_0">EF1_ram_block1a24_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a24">EF1_ram_block1a24</A> = <A HREF="#EF1_ram_block1a24_PORT_A_data_out">EF1_ram_block1a24_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a53 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a53 at M10K_X41_Y8_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a53_PORT_A_data_in">EF1_ram_block1a53_PORT_A_data_in</A> = <A HREF="#WC2L39">WC2L39</A>;
<P><A NAME="EF1_ram_block1a53_PORT_A_data_in_reg">EF1_ram_block1a53_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a53_PORT_A_data_in">EF1_ram_block1a53_PORT_A_data_in</A>, EF1_ram_block1a53_clock_0, , , EF1_ram_block1a53_clock_enable_0);
<P><A NAME="EF1_ram_block1a53_PORT_A_address">EF1_ram_block1a53_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a53_PORT_A_address_reg">EF1_ram_block1a53_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a53_PORT_A_address">EF1_ram_block1a53_PORT_A_address</A>, EF1_ram_block1a53_clock_0, , , EF1_ram_block1a53_clock_enable_0);
<P><A NAME="EF1_ram_block1a53_PORT_A_write_enable">EF1_ram_block1a53_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a53_PORT_A_write_enable_reg">EF1_ram_block1a53_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a53_PORT_A_write_enable">EF1_ram_block1a53_PORT_A_write_enable</A>, EF1_ram_block1a53_clock_0, , , EF1_ram_block1a53_clock_enable_0);
<P><A NAME="EF1_ram_block1a53_PORT_A_read_enable">EF1_ram_block1a53_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a53_PORT_A_read_enable_reg">EF1_ram_block1a53_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a53_PORT_A_read_enable">EF1_ram_block1a53_PORT_A_read_enable</A>, EF1_ram_block1a53_clock_0, , , EF1_ram_block1a53_clock_enable_0);
<P><A NAME="EF1_ram_block1a53_PORT_A_byte_mask">EF1_ram_block1a53_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[34]">WC2_src_data[34]</A>;
<P><A NAME="EF1_ram_block1a53_PORT_A_byte_mask_reg">EF1_ram_block1a53_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a53_PORT_A_byte_mask">EF1_ram_block1a53_PORT_A_byte_mask</A>, EF1_ram_block1a53_clock_0, , , EF1_ram_block1a53_clock_enable_0);
<P><A NAME="EF1_ram_block1a53_clock_0">EF1_ram_block1a53_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a53_clock_enable_0">EF1_ram_block1a53_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a53_PORT_A_data_out">EF1_ram_block1a53_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a53_PORT_A_data_in_reg">EF1_ram_block1a53_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a53_PORT_A_address_reg">EF1_ram_block1a53_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a53_PORT_A_write_enable_reg">EF1_ram_block1a53_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a53_PORT_A_read_enable_reg">EF1_ram_block1a53_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a53_PORT_A_byte_mask_reg">EF1_ram_block1a53_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a53_clock_0">EF1_ram_block1a53_clock_0</A>, , <A HREF="#EF1_ram_block1a53_clock_enable_0">EF1_ram_block1a53_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a53">EF1_ram_block1a53</A> = <A HREF="#EF1_ram_block1a53_PORT_A_data_out">EF1_ram_block1a53_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a21 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a21 at M10K_X38_Y9_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a21_PORT_A_data_in">EF1_ram_block1a21_PORT_A_data_in</A> = <A HREF="#WC2L39">WC2L39</A>;
<P><A NAME="EF1_ram_block1a21_PORT_A_data_in_reg">EF1_ram_block1a21_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a21_PORT_A_data_in">EF1_ram_block1a21_PORT_A_data_in</A>, EF1_ram_block1a21_clock_0, , , EF1_ram_block1a21_clock_enable_0);
<P><A NAME="EF1_ram_block1a21_PORT_A_address">EF1_ram_block1a21_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a21_PORT_A_address_reg">EF1_ram_block1a21_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a21_PORT_A_address">EF1_ram_block1a21_PORT_A_address</A>, EF1_ram_block1a21_clock_0, , , EF1_ram_block1a21_clock_enable_0);
<P><A NAME="EF1_ram_block1a21_PORT_A_write_enable">EF1_ram_block1a21_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a21_PORT_A_write_enable_reg">EF1_ram_block1a21_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a21_PORT_A_write_enable">EF1_ram_block1a21_PORT_A_write_enable</A>, EF1_ram_block1a21_clock_0, , , EF1_ram_block1a21_clock_enable_0);
<P><A NAME="EF1_ram_block1a21_PORT_A_read_enable">EF1_ram_block1a21_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a21_PORT_A_read_enable_reg">EF1_ram_block1a21_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a21_PORT_A_read_enable">EF1_ram_block1a21_PORT_A_read_enable</A>, EF1_ram_block1a21_clock_0, , , EF1_ram_block1a21_clock_enable_0);
<P><A NAME="EF1_ram_block1a21_PORT_A_byte_mask">EF1_ram_block1a21_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[34]">WC2_src_data[34]</A>;
<P><A NAME="EF1_ram_block1a21_PORT_A_byte_mask_reg">EF1_ram_block1a21_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a21_PORT_A_byte_mask">EF1_ram_block1a21_PORT_A_byte_mask</A>, EF1_ram_block1a21_clock_0, , , EF1_ram_block1a21_clock_enable_0);
<P><A NAME="EF1_ram_block1a21_clock_0">EF1_ram_block1a21_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a21_clock_enable_0">EF1_ram_block1a21_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a21_PORT_A_data_out">EF1_ram_block1a21_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a21_PORT_A_data_in_reg">EF1_ram_block1a21_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a21_PORT_A_address_reg">EF1_ram_block1a21_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a21_PORT_A_write_enable_reg">EF1_ram_block1a21_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a21_PORT_A_read_enable_reg">EF1_ram_block1a21_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a21_PORT_A_byte_mask_reg">EF1_ram_block1a21_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a21_clock_0">EF1_ram_block1a21_clock_0</A>, , <A HREF="#EF1_ram_block1a21_clock_enable_0">EF1_ram_block1a21_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a21">EF1_ram_block1a21</A> = <A HREF="#EF1_ram_block1a21_PORT_A_data_out">EF1_ram_block1a21_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a61 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a61 at M10K_X49_Y14_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a61_PORT_A_data_in">EF1_ram_block1a61_PORT_A_data_in</A> = <A HREF="#WC2L40">WC2L40</A>;
<P><A NAME="EF1_ram_block1a61_PORT_A_data_in_reg">EF1_ram_block1a61_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a61_PORT_A_data_in">EF1_ram_block1a61_PORT_A_data_in</A>, EF1_ram_block1a61_clock_0, , , EF1_ram_block1a61_clock_enable_0);
<P><A NAME="EF1_ram_block1a61_PORT_A_address">EF1_ram_block1a61_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a61_PORT_A_address_reg">EF1_ram_block1a61_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a61_PORT_A_address">EF1_ram_block1a61_PORT_A_address</A>, EF1_ram_block1a61_clock_0, , , EF1_ram_block1a61_clock_enable_0);
<P><A NAME="EF1_ram_block1a61_PORT_A_write_enable">EF1_ram_block1a61_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a61_PORT_A_write_enable_reg">EF1_ram_block1a61_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a61_PORT_A_write_enable">EF1_ram_block1a61_PORT_A_write_enable</A>, EF1_ram_block1a61_clock_0, , , EF1_ram_block1a61_clock_enable_0);
<P><A NAME="EF1_ram_block1a61_PORT_A_read_enable">EF1_ram_block1a61_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a61_PORT_A_read_enable_reg">EF1_ram_block1a61_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a61_PORT_A_read_enable">EF1_ram_block1a61_PORT_A_read_enable</A>, EF1_ram_block1a61_clock_0, , , EF1_ram_block1a61_clock_enable_0);
<P><A NAME="EF1_ram_block1a61_PORT_A_byte_mask">EF1_ram_block1a61_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[35]">WC2_src_data[35]</A>;
<P><A NAME="EF1_ram_block1a61_PORT_A_byte_mask_reg">EF1_ram_block1a61_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a61_PORT_A_byte_mask">EF1_ram_block1a61_PORT_A_byte_mask</A>, EF1_ram_block1a61_clock_0, , , EF1_ram_block1a61_clock_enable_0);
<P><A NAME="EF1_ram_block1a61_clock_0">EF1_ram_block1a61_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a61_clock_enable_0">EF1_ram_block1a61_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a61_PORT_A_data_out">EF1_ram_block1a61_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a61_PORT_A_data_in_reg">EF1_ram_block1a61_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a61_PORT_A_address_reg">EF1_ram_block1a61_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a61_PORT_A_write_enable_reg">EF1_ram_block1a61_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a61_PORT_A_read_enable_reg">EF1_ram_block1a61_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a61_PORT_A_byte_mask_reg">EF1_ram_block1a61_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a61_clock_0">EF1_ram_block1a61_clock_0</A>, , <A HREF="#EF1_ram_block1a61_clock_enable_0">EF1_ram_block1a61_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a61">EF1_ram_block1a61</A> = <A HREF="#EF1_ram_block1a61_PORT_A_data_out">EF1_ram_block1a61_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a29 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a29 at M10K_X49_Y13_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a29_PORT_A_data_in">EF1_ram_block1a29_PORT_A_data_in</A> = <A HREF="#WC2L40">WC2L40</A>;
<P><A NAME="EF1_ram_block1a29_PORT_A_data_in_reg">EF1_ram_block1a29_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a29_PORT_A_data_in">EF1_ram_block1a29_PORT_A_data_in</A>, EF1_ram_block1a29_clock_0, , , EF1_ram_block1a29_clock_enable_0);
<P><A NAME="EF1_ram_block1a29_PORT_A_address">EF1_ram_block1a29_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a29_PORT_A_address_reg">EF1_ram_block1a29_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a29_PORT_A_address">EF1_ram_block1a29_PORT_A_address</A>, EF1_ram_block1a29_clock_0, , , EF1_ram_block1a29_clock_enable_0);
<P><A NAME="EF1_ram_block1a29_PORT_A_write_enable">EF1_ram_block1a29_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a29_PORT_A_write_enable_reg">EF1_ram_block1a29_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a29_PORT_A_write_enable">EF1_ram_block1a29_PORT_A_write_enable</A>, EF1_ram_block1a29_clock_0, , , EF1_ram_block1a29_clock_enable_0);
<P><A NAME="EF1_ram_block1a29_PORT_A_read_enable">EF1_ram_block1a29_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a29_PORT_A_read_enable_reg">EF1_ram_block1a29_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a29_PORT_A_read_enable">EF1_ram_block1a29_PORT_A_read_enable</A>, EF1_ram_block1a29_clock_0, , , EF1_ram_block1a29_clock_enable_0);
<P><A NAME="EF1_ram_block1a29_PORT_A_byte_mask">EF1_ram_block1a29_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[35]">WC2_src_data[35]</A>;
<P><A NAME="EF1_ram_block1a29_PORT_A_byte_mask_reg">EF1_ram_block1a29_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a29_PORT_A_byte_mask">EF1_ram_block1a29_PORT_A_byte_mask</A>, EF1_ram_block1a29_clock_0, , , EF1_ram_block1a29_clock_enable_0);
<P><A NAME="EF1_ram_block1a29_clock_0">EF1_ram_block1a29_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a29_clock_enable_0">EF1_ram_block1a29_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a29_PORT_A_data_out">EF1_ram_block1a29_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a29_PORT_A_data_in_reg">EF1_ram_block1a29_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a29_PORT_A_address_reg">EF1_ram_block1a29_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a29_PORT_A_write_enable_reg">EF1_ram_block1a29_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a29_PORT_A_read_enable_reg">EF1_ram_block1a29_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a29_PORT_A_byte_mask_reg">EF1_ram_block1a29_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a29_clock_0">EF1_ram_block1a29_clock_0</A>, , <A HREF="#EF1_ram_block1a29_clock_enable_0">EF1_ram_block1a29_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a29">EF1_ram_block1a29</A> = <A HREF="#EF1_ram_block1a29_PORT_A_data_out">EF1_ram_block1a29_PORT_A_data_out</A>[0];


<P> --ZD1_av_ld_byte3_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1] at FF_X27_Y10_N38
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte3_data[1]">ZD1_av_ld_byte3_data[1]</A> = DFFEAS(<A HREF="#HD1L44">HD1L44</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , !<A HREF="#ZD1L1094">ZD1L1094</A>, <A HREF="#ZD1L963">ZD1L963</A>,  ,  , <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>);


<P> --EF1_ram_block1a57 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a57 at M10K_X49_Y4_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a57_PORT_A_data_in">EF1_ram_block1a57_PORT_A_data_in</A> = <A HREF="#WC2L41">WC2L41</A>;
<P><A NAME="EF1_ram_block1a57_PORT_A_data_in_reg">EF1_ram_block1a57_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a57_PORT_A_data_in">EF1_ram_block1a57_PORT_A_data_in</A>, EF1_ram_block1a57_clock_0, , , EF1_ram_block1a57_clock_enable_0);
<P><A NAME="EF1_ram_block1a57_PORT_A_address">EF1_ram_block1a57_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a57_PORT_A_address_reg">EF1_ram_block1a57_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a57_PORT_A_address">EF1_ram_block1a57_PORT_A_address</A>, EF1_ram_block1a57_clock_0, , , EF1_ram_block1a57_clock_enable_0);
<P><A NAME="EF1_ram_block1a57_PORT_A_write_enable">EF1_ram_block1a57_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a57_PORT_A_write_enable_reg">EF1_ram_block1a57_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a57_PORT_A_write_enable">EF1_ram_block1a57_PORT_A_write_enable</A>, EF1_ram_block1a57_clock_0, , , EF1_ram_block1a57_clock_enable_0);
<P><A NAME="EF1_ram_block1a57_PORT_A_read_enable">EF1_ram_block1a57_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a57_PORT_A_read_enable_reg">EF1_ram_block1a57_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a57_PORT_A_read_enable">EF1_ram_block1a57_PORT_A_read_enable</A>, EF1_ram_block1a57_clock_0, , , EF1_ram_block1a57_clock_enable_0);
<P><A NAME="EF1_ram_block1a57_PORT_A_byte_mask">EF1_ram_block1a57_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[35]">WC2_src_data[35]</A>;
<P><A NAME="EF1_ram_block1a57_PORT_A_byte_mask_reg">EF1_ram_block1a57_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a57_PORT_A_byte_mask">EF1_ram_block1a57_PORT_A_byte_mask</A>, EF1_ram_block1a57_clock_0, , , EF1_ram_block1a57_clock_enable_0);
<P><A NAME="EF1_ram_block1a57_clock_0">EF1_ram_block1a57_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a57_clock_enable_0">EF1_ram_block1a57_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a57_PORT_A_data_out">EF1_ram_block1a57_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a57_PORT_A_data_in_reg">EF1_ram_block1a57_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a57_PORT_A_address_reg">EF1_ram_block1a57_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a57_PORT_A_write_enable_reg">EF1_ram_block1a57_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a57_PORT_A_read_enable_reg">EF1_ram_block1a57_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a57_PORT_A_byte_mask_reg">EF1_ram_block1a57_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a57_clock_0">EF1_ram_block1a57_clock_0</A>, , <A HREF="#EF1_ram_block1a57_clock_enable_0">EF1_ram_block1a57_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a57">EF1_ram_block1a57</A> = <A HREF="#EF1_ram_block1a57_PORT_A_data_out">EF1_ram_block1a57_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a25 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a25 at M10K_X49_Y3_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a25_PORT_A_data_in">EF1_ram_block1a25_PORT_A_data_in</A> = <A HREF="#WC2L41">WC2L41</A>;
<P><A NAME="EF1_ram_block1a25_PORT_A_data_in_reg">EF1_ram_block1a25_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a25_PORT_A_data_in">EF1_ram_block1a25_PORT_A_data_in</A>, EF1_ram_block1a25_clock_0, , , EF1_ram_block1a25_clock_enable_0);
<P><A NAME="EF1_ram_block1a25_PORT_A_address">EF1_ram_block1a25_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a25_PORT_A_address_reg">EF1_ram_block1a25_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a25_PORT_A_address">EF1_ram_block1a25_PORT_A_address</A>, EF1_ram_block1a25_clock_0, , , EF1_ram_block1a25_clock_enable_0);
<P><A NAME="EF1_ram_block1a25_PORT_A_write_enable">EF1_ram_block1a25_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a25_PORT_A_write_enable_reg">EF1_ram_block1a25_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a25_PORT_A_write_enable">EF1_ram_block1a25_PORT_A_write_enable</A>, EF1_ram_block1a25_clock_0, , , EF1_ram_block1a25_clock_enable_0);
<P><A NAME="EF1_ram_block1a25_PORT_A_read_enable">EF1_ram_block1a25_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a25_PORT_A_read_enable_reg">EF1_ram_block1a25_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a25_PORT_A_read_enable">EF1_ram_block1a25_PORT_A_read_enable</A>, EF1_ram_block1a25_clock_0, , , EF1_ram_block1a25_clock_enable_0);
<P><A NAME="EF1_ram_block1a25_PORT_A_byte_mask">EF1_ram_block1a25_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[35]">WC2_src_data[35]</A>;
<P><A NAME="EF1_ram_block1a25_PORT_A_byte_mask_reg">EF1_ram_block1a25_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a25_PORT_A_byte_mask">EF1_ram_block1a25_PORT_A_byte_mask</A>, EF1_ram_block1a25_clock_0, , , EF1_ram_block1a25_clock_enable_0);
<P><A NAME="EF1_ram_block1a25_clock_0">EF1_ram_block1a25_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a25_clock_enable_0">EF1_ram_block1a25_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a25_PORT_A_data_out">EF1_ram_block1a25_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a25_PORT_A_data_in_reg">EF1_ram_block1a25_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a25_PORT_A_address_reg">EF1_ram_block1a25_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a25_PORT_A_write_enable_reg">EF1_ram_block1a25_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a25_PORT_A_read_enable_reg">EF1_ram_block1a25_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a25_PORT_A_byte_mask_reg">EF1_ram_block1a25_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a25_clock_0">EF1_ram_block1a25_clock_0</A>, , <A HREF="#EF1_ram_block1a25_clock_enable_0">EF1_ram_block1a25_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a25">EF1_ram_block1a25</A> = <A HREF="#EF1_ram_block1a25_PORT_A_data_out">EF1_ram_block1a25_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a54 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a54 at M10K_X41_Y3_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a54_PORT_A_data_in">EF1_ram_block1a54_PORT_A_data_in</A> = <A HREF="#WC2L42">WC2L42</A>;
<P><A NAME="EF1_ram_block1a54_PORT_A_data_in_reg">EF1_ram_block1a54_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a54_PORT_A_data_in">EF1_ram_block1a54_PORT_A_data_in</A>, EF1_ram_block1a54_clock_0, , , EF1_ram_block1a54_clock_enable_0);
<P><A NAME="EF1_ram_block1a54_PORT_A_address">EF1_ram_block1a54_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a54_PORT_A_address_reg">EF1_ram_block1a54_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a54_PORT_A_address">EF1_ram_block1a54_PORT_A_address</A>, EF1_ram_block1a54_clock_0, , , EF1_ram_block1a54_clock_enable_0);
<P><A NAME="EF1_ram_block1a54_PORT_A_write_enable">EF1_ram_block1a54_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a54_PORT_A_write_enable_reg">EF1_ram_block1a54_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a54_PORT_A_write_enable">EF1_ram_block1a54_PORT_A_write_enable</A>, EF1_ram_block1a54_clock_0, , , EF1_ram_block1a54_clock_enable_0);
<P><A NAME="EF1_ram_block1a54_PORT_A_read_enable">EF1_ram_block1a54_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a54_PORT_A_read_enable_reg">EF1_ram_block1a54_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a54_PORT_A_read_enable">EF1_ram_block1a54_PORT_A_read_enable</A>, EF1_ram_block1a54_clock_0, , , EF1_ram_block1a54_clock_enable_0);
<P><A NAME="EF1_ram_block1a54_PORT_A_byte_mask">EF1_ram_block1a54_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[34]">WC2_src_data[34]</A>;
<P><A NAME="EF1_ram_block1a54_PORT_A_byte_mask_reg">EF1_ram_block1a54_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a54_PORT_A_byte_mask">EF1_ram_block1a54_PORT_A_byte_mask</A>, EF1_ram_block1a54_clock_0, , , EF1_ram_block1a54_clock_enable_0);
<P><A NAME="EF1_ram_block1a54_clock_0">EF1_ram_block1a54_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a54_clock_enable_0">EF1_ram_block1a54_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a54_PORT_A_data_out">EF1_ram_block1a54_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a54_PORT_A_data_in_reg">EF1_ram_block1a54_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a54_PORT_A_address_reg">EF1_ram_block1a54_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a54_PORT_A_write_enable_reg">EF1_ram_block1a54_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a54_PORT_A_read_enable_reg">EF1_ram_block1a54_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a54_PORT_A_byte_mask_reg">EF1_ram_block1a54_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a54_clock_0">EF1_ram_block1a54_clock_0</A>, , <A HREF="#EF1_ram_block1a54_clock_enable_0">EF1_ram_block1a54_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a54">EF1_ram_block1a54</A> = <A HREF="#EF1_ram_block1a54_PORT_A_data_out">EF1_ram_block1a54_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a22 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a22 at M10K_X26_Y7_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a22_PORT_A_data_in">EF1_ram_block1a22_PORT_A_data_in</A> = <A HREF="#WC2L42">WC2L42</A>;
<P><A NAME="EF1_ram_block1a22_PORT_A_data_in_reg">EF1_ram_block1a22_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a22_PORT_A_data_in">EF1_ram_block1a22_PORT_A_data_in</A>, EF1_ram_block1a22_clock_0, , , EF1_ram_block1a22_clock_enable_0);
<P><A NAME="EF1_ram_block1a22_PORT_A_address">EF1_ram_block1a22_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a22_PORT_A_address_reg">EF1_ram_block1a22_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a22_PORT_A_address">EF1_ram_block1a22_PORT_A_address</A>, EF1_ram_block1a22_clock_0, , , EF1_ram_block1a22_clock_enable_0);
<P><A NAME="EF1_ram_block1a22_PORT_A_write_enable">EF1_ram_block1a22_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a22_PORT_A_write_enable_reg">EF1_ram_block1a22_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a22_PORT_A_write_enable">EF1_ram_block1a22_PORT_A_write_enable</A>, EF1_ram_block1a22_clock_0, , , EF1_ram_block1a22_clock_enable_0);
<P><A NAME="EF1_ram_block1a22_PORT_A_read_enable">EF1_ram_block1a22_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a22_PORT_A_read_enable_reg">EF1_ram_block1a22_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a22_PORT_A_read_enable">EF1_ram_block1a22_PORT_A_read_enable</A>, EF1_ram_block1a22_clock_0, , , EF1_ram_block1a22_clock_enable_0);
<P><A NAME="EF1_ram_block1a22_PORT_A_byte_mask">EF1_ram_block1a22_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[34]">WC2_src_data[34]</A>;
<P><A NAME="EF1_ram_block1a22_PORT_A_byte_mask_reg">EF1_ram_block1a22_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a22_PORT_A_byte_mask">EF1_ram_block1a22_PORT_A_byte_mask</A>, EF1_ram_block1a22_clock_0, , , EF1_ram_block1a22_clock_enable_0);
<P><A NAME="EF1_ram_block1a22_clock_0">EF1_ram_block1a22_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a22_clock_enable_0">EF1_ram_block1a22_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a22_PORT_A_data_out">EF1_ram_block1a22_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a22_PORT_A_data_in_reg">EF1_ram_block1a22_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a22_PORT_A_address_reg">EF1_ram_block1a22_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a22_PORT_A_write_enable_reg">EF1_ram_block1a22_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a22_PORT_A_read_enable_reg">EF1_ram_block1a22_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a22_PORT_A_byte_mask_reg">EF1_ram_block1a22_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a22_clock_0">EF1_ram_block1a22_clock_0</A>, , <A HREF="#EF1_ram_block1a22_clock_enable_0">EF1_ram_block1a22_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a22">EF1_ram_block1a22</A> = <A HREF="#EF1_ram_block1a22_PORT_A_data_out">EF1_ram_block1a22_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a55 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a55 at M10K_X41_Y6_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a55_PORT_A_data_in">EF1_ram_block1a55_PORT_A_data_in</A> = <A HREF="#WC2L43">WC2L43</A>;
<P><A NAME="EF1_ram_block1a55_PORT_A_data_in_reg">EF1_ram_block1a55_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a55_PORT_A_data_in">EF1_ram_block1a55_PORT_A_data_in</A>, EF1_ram_block1a55_clock_0, , , EF1_ram_block1a55_clock_enable_0);
<P><A NAME="EF1_ram_block1a55_PORT_A_address">EF1_ram_block1a55_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a55_PORT_A_address_reg">EF1_ram_block1a55_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a55_PORT_A_address">EF1_ram_block1a55_PORT_A_address</A>, EF1_ram_block1a55_clock_0, , , EF1_ram_block1a55_clock_enable_0);
<P><A NAME="EF1_ram_block1a55_PORT_A_write_enable">EF1_ram_block1a55_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a55_PORT_A_write_enable_reg">EF1_ram_block1a55_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a55_PORT_A_write_enable">EF1_ram_block1a55_PORT_A_write_enable</A>, EF1_ram_block1a55_clock_0, , , EF1_ram_block1a55_clock_enable_0);
<P><A NAME="EF1_ram_block1a55_PORT_A_read_enable">EF1_ram_block1a55_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a55_PORT_A_read_enable_reg">EF1_ram_block1a55_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a55_PORT_A_read_enable">EF1_ram_block1a55_PORT_A_read_enable</A>, EF1_ram_block1a55_clock_0, , , EF1_ram_block1a55_clock_enable_0);
<P><A NAME="EF1_ram_block1a55_PORT_A_byte_mask">EF1_ram_block1a55_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[34]">WC2_src_data[34]</A>;
<P><A NAME="EF1_ram_block1a55_PORT_A_byte_mask_reg">EF1_ram_block1a55_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a55_PORT_A_byte_mask">EF1_ram_block1a55_PORT_A_byte_mask</A>, EF1_ram_block1a55_clock_0, , , EF1_ram_block1a55_clock_enable_0);
<P><A NAME="EF1_ram_block1a55_clock_0">EF1_ram_block1a55_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a55_clock_enable_0">EF1_ram_block1a55_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a55_PORT_A_data_out">EF1_ram_block1a55_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a55_PORT_A_data_in_reg">EF1_ram_block1a55_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a55_PORT_A_address_reg">EF1_ram_block1a55_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a55_PORT_A_write_enable_reg">EF1_ram_block1a55_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a55_PORT_A_read_enable_reg">EF1_ram_block1a55_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a55_PORT_A_byte_mask_reg">EF1_ram_block1a55_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a55_clock_0">EF1_ram_block1a55_clock_0</A>, , <A HREF="#EF1_ram_block1a55_clock_enable_0">EF1_ram_block1a55_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a55">EF1_ram_block1a55</A> = <A HREF="#EF1_ram_block1a55_PORT_A_data_out">EF1_ram_block1a55_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a23 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a23 at M10K_X41_Y5_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a23_PORT_A_data_in">EF1_ram_block1a23_PORT_A_data_in</A> = <A HREF="#WC2L43">WC2L43</A>;
<P><A NAME="EF1_ram_block1a23_PORT_A_data_in_reg">EF1_ram_block1a23_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a23_PORT_A_data_in">EF1_ram_block1a23_PORT_A_data_in</A>, EF1_ram_block1a23_clock_0, , , EF1_ram_block1a23_clock_enable_0);
<P><A NAME="EF1_ram_block1a23_PORT_A_address">EF1_ram_block1a23_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a23_PORT_A_address_reg">EF1_ram_block1a23_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a23_PORT_A_address">EF1_ram_block1a23_PORT_A_address</A>, EF1_ram_block1a23_clock_0, , , EF1_ram_block1a23_clock_enable_0);
<P><A NAME="EF1_ram_block1a23_PORT_A_write_enable">EF1_ram_block1a23_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a23_PORT_A_write_enable_reg">EF1_ram_block1a23_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a23_PORT_A_write_enable">EF1_ram_block1a23_PORT_A_write_enable</A>, EF1_ram_block1a23_clock_0, , , EF1_ram_block1a23_clock_enable_0);
<P><A NAME="EF1_ram_block1a23_PORT_A_read_enable">EF1_ram_block1a23_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a23_PORT_A_read_enable_reg">EF1_ram_block1a23_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a23_PORT_A_read_enable">EF1_ram_block1a23_PORT_A_read_enable</A>, EF1_ram_block1a23_clock_0, , , EF1_ram_block1a23_clock_enable_0);
<P><A NAME="EF1_ram_block1a23_PORT_A_byte_mask">EF1_ram_block1a23_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[34]">WC2_src_data[34]</A>;
<P><A NAME="EF1_ram_block1a23_PORT_A_byte_mask_reg">EF1_ram_block1a23_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a23_PORT_A_byte_mask">EF1_ram_block1a23_PORT_A_byte_mask</A>, EF1_ram_block1a23_clock_0, , , EF1_ram_block1a23_clock_enable_0);
<P><A NAME="EF1_ram_block1a23_clock_0">EF1_ram_block1a23_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a23_clock_enable_0">EF1_ram_block1a23_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a23_PORT_A_data_out">EF1_ram_block1a23_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a23_PORT_A_data_in_reg">EF1_ram_block1a23_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a23_PORT_A_address_reg">EF1_ram_block1a23_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a23_PORT_A_write_enable_reg">EF1_ram_block1a23_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a23_PORT_A_read_enable_reg">EF1_ram_block1a23_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a23_PORT_A_byte_mask_reg">EF1_ram_block1a23_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a23_clock_0">EF1_ram_block1a23_clock_0</A>, , <A HREF="#EF1_ram_block1a23_clock_enable_0">EF1_ram_block1a23_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a23">EF1_ram_block1a23</A> = <A HREF="#EF1_ram_block1a23_PORT_A_data_out">EF1_ram_block1a23_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a58 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a58 at M10K_X41_Y16_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a58_PORT_A_data_in">EF1_ram_block1a58_PORT_A_data_in</A> = <A HREF="#WC2L44">WC2L44</A>;
<P><A NAME="EF1_ram_block1a58_PORT_A_data_in_reg">EF1_ram_block1a58_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a58_PORT_A_data_in">EF1_ram_block1a58_PORT_A_data_in</A>, EF1_ram_block1a58_clock_0, , , EF1_ram_block1a58_clock_enable_0);
<P><A NAME="EF1_ram_block1a58_PORT_A_address">EF1_ram_block1a58_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a58_PORT_A_address_reg">EF1_ram_block1a58_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a58_PORT_A_address">EF1_ram_block1a58_PORT_A_address</A>, EF1_ram_block1a58_clock_0, , , EF1_ram_block1a58_clock_enable_0);
<P><A NAME="EF1_ram_block1a58_PORT_A_write_enable">EF1_ram_block1a58_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a58_PORT_A_write_enable_reg">EF1_ram_block1a58_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a58_PORT_A_write_enable">EF1_ram_block1a58_PORT_A_write_enable</A>, EF1_ram_block1a58_clock_0, , , EF1_ram_block1a58_clock_enable_0);
<P><A NAME="EF1_ram_block1a58_PORT_A_read_enable">EF1_ram_block1a58_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a58_PORT_A_read_enable_reg">EF1_ram_block1a58_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a58_PORT_A_read_enable">EF1_ram_block1a58_PORT_A_read_enable</A>, EF1_ram_block1a58_clock_0, , , EF1_ram_block1a58_clock_enable_0);
<P><A NAME="EF1_ram_block1a58_PORT_A_byte_mask">EF1_ram_block1a58_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[35]">WC2_src_data[35]</A>;
<P><A NAME="EF1_ram_block1a58_PORT_A_byte_mask_reg">EF1_ram_block1a58_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a58_PORT_A_byte_mask">EF1_ram_block1a58_PORT_A_byte_mask</A>, EF1_ram_block1a58_clock_0, , , EF1_ram_block1a58_clock_enable_0);
<P><A NAME="EF1_ram_block1a58_clock_0">EF1_ram_block1a58_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a58_clock_enable_0">EF1_ram_block1a58_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a58_PORT_A_data_out">EF1_ram_block1a58_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a58_PORT_A_data_in_reg">EF1_ram_block1a58_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a58_PORT_A_address_reg">EF1_ram_block1a58_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a58_PORT_A_write_enable_reg">EF1_ram_block1a58_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a58_PORT_A_read_enable_reg">EF1_ram_block1a58_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a58_PORT_A_byte_mask_reg">EF1_ram_block1a58_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a58_clock_0">EF1_ram_block1a58_clock_0</A>, , <A HREF="#EF1_ram_block1a58_clock_enable_0">EF1_ram_block1a58_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a58">EF1_ram_block1a58</A> = <A HREF="#EF1_ram_block1a58_PORT_A_data_out">EF1_ram_block1a58_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a26 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a26 at M10K_X49_Y16_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a26_PORT_A_data_in">EF1_ram_block1a26_PORT_A_data_in</A> = <A HREF="#WC2L44">WC2L44</A>;
<P><A NAME="EF1_ram_block1a26_PORT_A_data_in_reg">EF1_ram_block1a26_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a26_PORT_A_data_in">EF1_ram_block1a26_PORT_A_data_in</A>, EF1_ram_block1a26_clock_0, , , EF1_ram_block1a26_clock_enable_0);
<P><A NAME="EF1_ram_block1a26_PORT_A_address">EF1_ram_block1a26_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a26_PORT_A_address_reg">EF1_ram_block1a26_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a26_PORT_A_address">EF1_ram_block1a26_PORT_A_address</A>, EF1_ram_block1a26_clock_0, , , EF1_ram_block1a26_clock_enable_0);
<P><A NAME="EF1_ram_block1a26_PORT_A_write_enable">EF1_ram_block1a26_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a26_PORT_A_write_enable_reg">EF1_ram_block1a26_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a26_PORT_A_write_enable">EF1_ram_block1a26_PORT_A_write_enable</A>, EF1_ram_block1a26_clock_0, , , EF1_ram_block1a26_clock_enable_0);
<P><A NAME="EF1_ram_block1a26_PORT_A_read_enable">EF1_ram_block1a26_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a26_PORT_A_read_enable_reg">EF1_ram_block1a26_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a26_PORT_A_read_enable">EF1_ram_block1a26_PORT_A_read_enable</A>, EF1_ram_block1a26_clock_0, , , EF1_ram_block1a26_clock_enable_0);
<P><A NAME="EF1_ram_block1a26_PORT_A_byte_mask">EF1_ram_block1a26_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[35]">WC2_src_data[35]</A>;
<P><A NAME="EF1_ram_block1a26_PORT_A_byte_mask_reg">EF1_ram_block1a26_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a26_PORT_A_byte_mask">EF1_ram_block1a26_PORT_A_byte_mask</A>, EF1_ram_block1a26_clock_0, , , EF1_ram_block1a26_clock_enable_0);
<P><A NAME="EF1_ram_block1a26_clock_0">EF1_ram_block1a26_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a26_clock_enable_0">EF1_ram_block1a26_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a26_PORT_A_data_out">EF1_ram_block1a26_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a26_PORT_A_data_in_reg">EF1_ram_block1a26_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a26_PORT_A_address_reg">EF1_ram_block1a26_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a26_PORT_A_write_enable_reg">EF1_ram_block1a26_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a26_PORT_A_read_enable_reg">EF1_ram_block1a26_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a26_PORT_A_byte_mask_reg">EF1_ram_block1a26_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a26_clock_0">EF1_ram_block1a26_clock_0</A>, , <A HREF="#EF1_ram_block1a26_clock_enable_0">EF1_ram_block1a26_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a26">EF1_ram_block1a26</A> = <A HREF="#EF1_ram_block1a26_PORT_A_data_out">EF1_ram_block1a26_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a59 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a59 at M10K_X49_Y5_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a59_PORT_A_data_in">EF1_ram_block1a59_PORT_A_data_in</A> = <A HREF="#WC2L45">WC2L45</A>;
<P><A NAME="EF1_ram_block1a59_PORT_A_data_in_reg">EF1_ram_block1a59_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a59_PORT_A_data_in">EF1_ram_block1a59_PORT_A_data_in</A>, EF1_ram_block1a59_clock_0, , , EF1_ram_block1a59_clock_enable_0);
<P><A NAME="EF1_ram_block1a59_PORT_A_address">EF1_ram_block1a59_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a59_PORT_A_address_reg">EF1_ram_block1a59_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a59_PORT_A_address">EF1_ram_block1a59_PORT_A_address</A>, EF1_ram_block1a59_clock_0, , , EF1_ram_block1a59_clock_enable_0);
<P><A NAME="EF1_ram_block1a59_PORT_A_write_enable">EF1_ram_block1a59_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a59_PORT_A_write_enable_reg">EF1_ram_block1a59_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a59_PORT_A_write_enable">EF1_ram_block1a59_PORT_A_write_enable</A>, EF1_ram_block1a59_clock_0, , , EF1_ram_block1a59_clock_enable_0);
<P><A NAME="EF1_ram_block1a59_PORT_A_read_enable">EF1_ram_block1a59_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a59_PORT_A_read_enable_reg">EF1_ram_block1a59_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a59_PORT_A_read_enable">EF1_ram_block1a59_PORT_A_read_enable</A>, EF1_ram_block1a59_clock_0, , , EF1_ram_block1a59_clock_enable_0);
<P><A NAME="EF1_ram_block1a59_PORT_A_byte_mask">EF1_ram_block1a59_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[35]">WC2_src_data[35]</A>;
<P><A NAME="EF1_ram_block1a59_PORT_A_byte_mask_reg">EF1_ram_block1a59_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a59_PORT_A_byte_mask">EF1_ram_block1a59_PORT_A_byte_mask</A>, EF1_ram_block1a59_clock_0, , , EF1_ram_block1a59_clock_enable_0);
<P><A NAME="EF1_ram_block1a59_clock_0">EF1_ram_block1a59_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a59_clock_enable_0">EF1_ram_block1a59_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a59_PORT_A_data_out">EF1_ram_block1a59_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a59_PORT_A_data_in_reg">EF1_ram_block1a59_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a59_PORT_A_address_reg">EF1_ram_block1a59_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a59_PORT_A_write_enable_reg">EF1_ram_block1a59_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a59_PORT_A_read_enable_reg">EF1_ram_block1a59_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a59_PORT_A_byte_mask_reg">EF1_ram_block1a59_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a59_clock_0">EF1_ram_block1a59_clock_0</A>, , <A HREF="#EF1_ram_block1a59_clock_enable_0">EF1_ram_block1a59_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a59">EF1_ram_block1a59</A> = <A HREF="#EF1_ram_block1a59_PORT_A_data_out">EF1_ram_block1a59_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a27 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a27 at M10K_X49_Y6_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a27_PORT_A_data_in">EF1_ram_block1a27_PORT_A_data_in</A> = <A HREF="#WC2L45">WC2L45</A>;
<P><A NAME="EF1_ram_block1a27_PORT_A_data_in_reg">EF1_ram_block1a27_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a27_PORT_A_data_in">EF1_ram_block1a27_PORT_A_data_in</A>, EF1_ram_block1a27_clock_0, , , EF1_ram_block1a27_clock_enable_0);
<P><A NAME="EF1_ram_block1a27_PORT_A_address">EF1_ram_block1a27_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a27_PORT_A_address_reg">EF1_ram_block1a27_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a27_PORT_A_address">EF1_ram_block1a27_PORT_A_address</A>, EF1_ram_block1a27_clock_0, , , EF1_ram_block1a27_clock_enable_0);
<P><A NAME="EF1_ram_block1a27_PORT_A_write_enable">EF1_ram_block1a27_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a27_PORT_A_write_enable_reg">EF1_ram_block1a27_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a27_PORT_A_write_enable">EF1_ram_block1a27_PORT_A_write_enable</A>, EF1_ram_block1a27_clock_0, , , EF1_ram_block1a27_clock_enable_0);
<P><A NAME="EF1_ram_block1a27_PORT_A_read_enable">EF1_ram_block1a27_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a27_PORT_A_read_enable_reg">EF1_ram_block1a27_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a27_PORT_A_read_enable">EF1_ram_block1a27_PORT_A_read_enable</A>, EF1_ram_block1a27_clock_0, , , EF1_ram_block1a27_clock_enable_0);
<P><A NAME="EF1_ram_block1a27_PORT_A_byte_mask">EF1_ram_block1a27_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[35]">WC2_src_data[35]</A>;
<P><A NAME="EF1_ram_block1a27_PORT_A_byte_mask_reg">EF1_ram_block1a27_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a27_PORT_A_byte_mask">EF1_ram_block1a27_PORT_A_byte_mask</A>, EF1_ram_block1a27_clock_0, , , EF1_ram_block1a27_clock_enable_0);
<P><A NAME="EF1_ram_block1a27_clock_0">EF1_ram_block1a27_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a27_clock_enable_0">EF1_ram_block1a27_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a27_PORT_A_data_out">EF1_ram_block1a27_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a27_PORT_A_data_in_reg">EF1_ram_block1a27_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a27_PORT_A_address_reg">EF1_ram_block1a27_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a27_PORT_A_write_enable_reg">EF1_ram_block1a27_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a27_PORT_A_read_enable_reg">EF1_ram_block1a27_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a27_PORT_A_byte_mask_reg">EF1_ram_block1a27_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a27_clock_0">EF1_ram_block1a27_clock_0</A>, , <A HREF="#EF1_ram_block1a27_clock_enable_0">EF1_ram_block1a27_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a27">EF1_ram_block1a27</A> = <A HREF="#EF1_ram_block1a27_PORT_A_data_out">EF1_ram_block1a27_PORT_A_data_out</A>[0];


<P> --ZD1_E_shift_rot_result[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28] at FF_X34_Y14_N38
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[28]">ZD1_E_shift_rot_result[28]</A> = DFFEAS(<A HREF="#ZD1L516">ZD1L516</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[28]">ZD1_E_src1[28]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --EF1_ram_block1a62 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a62 at M10K_X38_Y10_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a62_PORT_A_data_in">EF1_ram_block1a62_PORT_A_data_in</A> = <A HREF="#WC2L46">WC2L46</A>;
<P><A NAME="EF1_ram_block1a62_PORT_A_data_in_reg">EF1_ram_block1a62_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a62_PORT_A_data_in">EF1_ram_block1a62_PORT_A_data_in</A>, EF1_ram_block1a62_clock_0, , , EF1_ram_block1a62_clock_enable_0);
<P><A NAME="EF1_ram_block1a62_PORT_A_address">EF1_ram_block1a62_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a62_PORT_A_address_reg">EF1_ram_block1a62_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a62_PORT_A_address">EF1_ram_block1a62_PORT_A_address</A>, EF1_ram_block1a62_clock_0, , , EF1_ram_block1a62_clock_enable_0);
<P><A NAME="EF1_ram_block1a62_PORT_A_write_enable">EF1_ram_block1a62_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a62_PORT_A_write_enable_reg">EF1_ram_block1a62_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a62_PORT_A_write_enable">EF1_ram_block1a62_PORT_A_write_enable</A>, EF1_ram_block1a62_clock_0, , , EF1_ram_block1a62_clock_enable_0);
<P><A NAME="EF1_ram_block1a62_PORT_A_read_enable">EF1_ram_block1a62_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a62_PORT_A_read_enable_reg">EF1_ram_block1a62_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a62_PORT_A_read_enable">EF1_ram_block1a62_PORT_A_read_enable</A>, EF1_ram_block1a62_clock_0, , , EF1_ram_block1a62_clock_enable_0);
<P><A NAME="EF1_ram_block1a62_PORT_A_byte_mask">EF1_ram_block1a62_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[35]">WC2_src_data[35]</A>;
<P><A NAME="EF1_ram_block1a62_PORT_A_byte_mask_reg">EF1_ram_block1a62_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a62_PORT_A_byte_mask">EF1_ram_block1a62_PORT_A_byte_mask</A>, EF1_ram_block1a62_clock_0, , , EF1_ram_block1a62_clock_enable_0);
<P><A NAME="EF1_ram_block1a62_clock_0">EF1_ram_block1a62_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a62_clock_enable_0">EF1_ram_block1a62_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a62_PORT_A_data_out">EF1_ram_block1a62_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a62_PORT_A_data_in_reg">EF1_ram_block1a62_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a62_PORT_A_address_reg">EF1_ram_block1a62_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a62_PORT_A_write_enable_reg">EF1_ram_block1a62_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a62_PORT_A_read_enable_reg">EF1_ram_block1a62_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a62_PORT_A_byte_mask_reg">EF1_ram_block1a62_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a62_clock_0">EF1_ram_block1a62_clock_0</A>, , <A HREF="#EF1_ram_block1a62_clock_enable_0">EF1_ram_block1a62_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a62">EF1_ram_block1a62</A> = <A HREF="#EF1_ram_block1a62_PORT_A_data_out">EF1_ram_block1a62_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a30 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a30 at M10K_X41_Y10_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a30_PORT_A_data_in">EF1_ram_block1a30_PORT_A_data_in</A> = <A HREF="#WC2L46">WC2L46</A>;
<P><A NAME="EF1_ram_block1a30_PORT_A_data_in_reg">EF1_ram_block1a30_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a30_PORT_A_data_in">EF1_ram_block1a30_PORT_A_data_in</A>, EF1_ram_block1a30_clock_0, , , EF1_ram_block1a30_clock_enable_0);
<P><A NAME="EF1_ram_block1a30_PORT_A_address">EF1_ram_block1a30_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a30_PORT_A_address_reg">EF1_ram_block1a30_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a30_PORT_A_address">EF1_ram_block1a30_PORT_A_address</A>, EF1_ram_block1a30_clock_0, , , EF1_ram_block1a30_clock_enable_0);
<P><A NAME="EF1_ram_block1a30_PORT_A_write_enable">EF1_ram_block1a30_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a30_PORT_A_write_enable_reg">EF1_ram_block1a30_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a30_PORT_A_write_enable">EF1_ram_block1a30_PORT_A_write_enable</A>, EF1_ram_block1a30_clock_0, , , EF1_ram_block1a30_clock_enable_0);
<P><A NAME="EF1_ram_block1a30_PORT_A_read_enable">EF1_ram_block1a30_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a30_PORT_A_read_enable_reg">EF1_ram_block1a30_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a30_PORT_A_read_enable">EF1_ram_block1a30_PORT_A_read_enable</A>, EF1_ram_block1a30_clock_0, , , EF1_ram_block1a30_clock_enable_0);
<P><A NAME="EF1_ram_block1a30_PORT_A_byte_mask">EF1_ram_block1a30_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[35]">WC2_src_data[35]</A>;
<P><A NAME="EF1_ram_block1a30_PORT_A_byte_mask_reg">EF1_ram_block1a30_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a30_PORT_A_byte_mask">EF1_ram_block1a30_PORT_A_byte_mask</A>, EF1_ram_block1a30_clock_0, , , EF1_ram_block1a30_clock_enable_0);
<P><A NAME="EF1_ram_block1a30_clock_0">EF1_ram_block1a30_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a30_clock_enable_0">EF1_ram_block1a30_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a30_PORT_A_data_out">EF1_ram_block1a30_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a30_PORT_A_data_in_reg">EF1_ram_block1a30_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a30_PORT_A_address_reg">EF1_ram_block1a30_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a30_PORT_A_write_enable_reg">EF1_ram_block1a30_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a30_PORT_A_read_enable_reg">EF1_ram_block1a30_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a30_PORT_A_byte_mask_reg">EF1_ram_block1a30_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a30_clock_0">EF1_ram_block1a30_clock_0</A>, , <A HREF="#EF1_ram_block1a30_clock_enable_0">EF1_ram_block1a30_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a30">EF1_ram_block1a30</A> = <A HREF="#EF1_ram_block1a30_PORT_A_data_out">EF1_ram_block1a30_PORT_A_data_out</A>[0];


<P> --ZD1_av_ld_byte3_data[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2] at FF_X27_Y10_N31
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte3_data[2]">ZD1_av_ld_byte3_data[2]</A> = DFFEAS(<A HREF="#HD1L45">HD1L45</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , !<A HREF="#ZD1L1094">ZD1L1094</A>, <A HREF="#ZD1L963">ZD1L963</A>,  ,  , <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>);


<P> --ZD1_av_ld_byte3_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0] at FF_X31_Y10_N26
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte3_data[0]">ZD1_av_ld_byte3_data[0]</A> = DFFEAS(<A HREF="#HD1L46">HD1L46</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , !<A HREF="#ZD1L1094">ZD1L1094</A>, <A HREF="#ZD1L963">ZD1L963</A>,  ,  , <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>);


<P> --EF1_ram_block1a60 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a60 at M10K_X49_Y7_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a60_PORT_A_data_in">EF1_ram_block1a60_PORT_A_data_in</A> = <A HREF="#WC2L47">WC2L47</A>;
<P><A NAME="EF1_ram_block1a60_PORT_A_data_in_reg">EF1_ram_block1a60_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a60_PORT_A_data_in">EF1_ram_block1a60_PORT_A_data_in</A>, EF1_ram_block1a60_clock_0, , , EF1_ram_block1a60_clock_enable_0);
<P><A NAME="EF1_ram_block1a60_PORT_A_address">EF1_ram_block1a60_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a60_PORT_A_address_reg">EF1_ram_block1a60_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a60_PORT_A_address">EF1_ram_block1a60_PORT_A_address</A>, EF1_ram_block1a60_clock_0, , , EF1_ram_block1a60_clock_enable_0);
<P><A NAME="EF1_ram_block1a60_PORT_A_write_enable">EF1_ram_block1a60_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a60_PORT_A_write_enable_reg">EF1_ram_block1a60_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a60_PORT_A_write_enable">EF1_ram_block1a60_PORT_A_write_enable</A>, EF1_ram_block1a60_clock_0, , , EF1_ram_block1a60_clock_enable_0);
<P><A NAME="EF1_ram_block1a60_PORT_A_read_enable">EF1_ram_block1a60_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a60_PORT_A_read_enable_reg">EF1_ram_block1a60_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a60_PORT_A_read_enable">EF1_ram_block1a60_PORT_A_read_enable</A>, EF1_ram_block1a60_clock_0, , , EF1_ram_block1a60_clock_enable_0);
<P><A NAME="EF1_ram_block1a60_PORT_A_byte_mask">EF1_ram_block1a60_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[35]">WC2_src_data[35]</A>;
<P><A NAME="EF1_ram_block1a60_PORT_A_byte_mask_reg">EF1_ram_block1a60_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a60_PORT_A_byte_mask">EF1_ram_block1a60_PORT_A_byte_mask</A>, EF1_ram_block1a60_clock_0, , , EF1_ram_block1a60_clock_enable_0);
<P><A NAME="EF1_ram_block1a60_clock_0">EF1_ram_block1a60_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a60_clock_enable_0">EF1_ram_block1a60_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a60_PORT_A_data_out">EF1_ram_block1a60_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a60_PORT_A_data_in_reg">EF1_ram_block1a60_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a60_PORT_A_address_reg">EF1_ram_block1a60_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a60_PORT_A_write_enable_reg">EF1_ram_block1a60_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a60_PORT_A_read_enable_reg">EF1_ram_block1a60_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a60_PORT_A_byte_mask_reg">EF1_ram_block1a60_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a60_clock_0">EF1_ram_block1a60_clock_0</A>, , <A HREF="#EF1_ram_block1a60_clock_enable_0">EF1_ram_block1a60_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a60">EF1_ram_block1a60</A> = <A HREF="#EF1_ram_block1a60_PORT_A_data_out">EF1_ram_block1a60_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a28 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a28 at M10K_X41_Y7_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a28_PORT_A_data_in">EF1_ram_block1a28_PORT_A_data_in</A> = <A HREF="#WC2L47">WC2L47</A>;
<P><A NAME="EF1_ram_block1a28_PORT_A_data_in_reg">EF1_ram_block1a28_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a28_PORT_A_data_in">EF1_ram_block1a28_PORT_A_data_in</A>, EF1_ram_block1a28_clock_0, , , EF1_ram_block1a28_clock_enable_0);
<P><A NAME="EF1_ram_block1a28_PORT_A_address">EF1_ram_block1a28_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a28_PORT_A_address_reg">EF1_ram_block1a28_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a28_PORT_A_address">EF1_ram_block1a28_PORT_A_address</A>, EF1_ram_block1a28_clock_0, , , EF1_ram_block1a28_clock_enable_0);
<P><A NAME="EF1_ram_block1a28_PORT_A_write_enable">EF1_ram_block1a28_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a28_PORT_A_write_enable_reg">EF1_ram_block1a28_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a28_PORT_A_write_enable">EF1_ram_block1a28_PORT_A_write_enable</A>, EF1_ram_block1a28_clock_0, , , EF1_ram_block1a28_clock_enable_0);
<P><A NAME="EF1_ram_block1a28_PORT_A_read_enable">EF1_ram_block1a28_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a28_PORT_A_read_enable_reg">EF1_ram_block1a28_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a28_PORT_A_read_enable">EF1_ram_block1a28_PORT_A_read_enable</A>, EF1_ram_block1a28_clock_0, , , EF1_ram_block1a28_clock_enable_0);
<P><A NAME="EF1_ram_block1a28_PORT_A_byte_mask">EF1_ram_block1a28_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[35]">WC2_src_data[35]</A>;
<P><A NAME="EF1_ram_block1a28_PORT_A_byte_mask_reg">EF1_ram_block1a28_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a28_PORT_A_byte_mask">EF1_ram_block1a28_PORT_A_byte_mask</A>, EF1_ram_block1a28_clock_0, , , EF1_ram_block1a28_clock_enable_0);
<P><A NAME="EF1_ram_block1a28_clock_0">EF1_ram_block1a28_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a28_clock_enable_0">EF1_ram_block1a28_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a28_PORT_A_data_out">EF1_ram_block1a28_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a28_PORT_A_data_in_reg">EF1_ram_block1a28_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a28_PORT_A_address_reg">EF1_ram_block1a28_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a28_PORT_A_write_enable_reg">EF1_ram_block1a28_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a28_PORT_A_read_enable_reg">EF1_ram_block1a28_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a28_PORT_A_byte_mask_reg">EF1_ram_block1a28_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a28_clock_0">EF1_ram_block1a28_clock_0</A>, , <A HREF="#EF1_ram_block1a28_clock_enable_0">EF1_ram_block1a28_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a28">EF1_ram_block1a28</A> = <A HREF="#EF1_ram_block1a28_PORT_A_data_out">EF1_ram_block1a28_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a49 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a49 at M10K_X38_Y5_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a49_PORT_A_data_in">EF1_ram_block1a49_PORT_A_data_in</A> = <A HREF="#WC2L48">WC2L48</A>;
<P><A NAME="EF1_ram_block1a49_PORT_A_data_in_reg">EF1_ram_block1a49_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a49_PORT_A_data_in">EF1_ram_block1a49_PORT_A_data_in</A>, EF1_ram_block1a49_clock_0, , , EF1_ram_block1a49_clock_enable_0);
<P><A NAME="EF1_ram_block1a49_PORT_A_address">EF1_ram_block1a49_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a49_PORT_A_address_reg">EF1_ram_block1a49_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a49_PORT_A_address">EF1_ram_block1a49_PORT_A_address</A>, EF1_ram_block1a49_clock_0, , , EF1_ram_block1a49_clock_enable_0);
<P><A NAME="EF1_ram_block1a49_PORT_A_write_enable">EF1_ram_block1a49_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a49_PORT_A_write_enable_reg">EF1_ram_block1a49_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a49_PORT_A_write_enable">EF1_ram_block1a49_PORT_A_write_enable</A>, EF1_ram_block1a49_clock_0, , , EF1_ram_block1a49_clock_enable_0);
<P><A NAME="EF1_ram_block1a49_PORT_A_read_enable">EF1_ram_block1a49_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a49_PORT_A_read_enable_reg">EF1_ram_block1a49_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a49_PORT_A_read_enable">EF1_ram_block1a49_PORT_A_read_enable</A>, EF1_ram_block1a49_clock_0, , , EF1_ram_block1a49_clock_enable_0);
<P><A NAME="EF1_ram_block1a49_PORT_A_byte_mask">EF1_ram_block1a49_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[34]">WC2_src_data[34]</A>;
<P><A NAME="EF1_ram_block1a49_PORT_A_byte_mask_reg">EF1_ram_block1a49_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a49_PORT_A_byte_mask">EF1_ram_block1a49_PORT_A_byte_mask</A>, EF1_ram_block1a49_clock_0, , , EF1_ram_block1a49_clock_enable_0);
<P><A NAME="EF1_ram_block1a49_clock_0">EF1_ram_block1a49_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a49_clock_enable_0">EF1_ram_block1a49_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a49_PORT_A_data_out">EF1_ram_block1a49_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a49_PORT_A_data_in_reg">EF1_ram_block1a49_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a49_PORT_A_address_reg">EF1_ram_block1a49_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a49_PORT_A_write_enable_reg">EF1_ram_block1a49_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a49_PORT_A_read_enable_reg">EF1_ram_block1a49_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a49_PORT_A_byte_mask_reg">EF1_ram_block1a49_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a49_clock_0">EF1_ram_block1a49_clock_0</A>, , <A HREF="#EF1_ram_block1a49_clock_enable_0">EF1_ram_block1a49_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a49">EF1_ram_block1a49</A> = <A HREF="#EF1_ram_block1a49_PORT_A_data_out">EF1_ram_block1a49_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a17 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a17 at M10K_X38_Y4_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a17_PORT_A_data_in">EF1_ram_block1a17_PORT_A_data_in</A> = <A HREF="#WC2L48">WC2L48</A>;
<P><A NAME="EF1_ram_block1a17_PORT_A_data_in_reg">EF1_ram_block1a17_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a17_PORT_A_data_in">EF1_ram_block1a17_PORT_A_data_in</A>, EF1_ram_block1a17_clock_0, , , EF1_ram_block1a17_clock_enable_0);
<P><A NAME="EF1_ram_block1a17_PORT_A_address">EF1_ram_block1a17_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a17_PORT_A_address_reg">EF1_ram_block1a17_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a17_PORT_A_address">EF1_ram_block1a17_PORT_A_address</A>, EF1_ram_block1a17_clock_0, , , EF1_ram_block1a17_clock_enable_0);
<P><A NAME="EF1_ram_block1a17_PORT_A_write_enable">EF1_ram_block1a17_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a17_PORT_A_write_enable_reg">EF1_ram_block1a17_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a17_PORT_A_write_enable">EF1_ram_block1a17_PORT_A_write_enable</A>, EF1_ram_block1a17_clock_0, , , EF1_ram_block1a17_clock_enable_0);
<P><A NAME="EF1_ram_block1a17_PORT_A_read_enable">EF1_ram_block1a17_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a17_PORT_A_read_enable_reg">EF1_ram_block1a17_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a17_PORT_A_read_enable">EF1_ram_block1a17_PORT_A_read_enable</A>, EF1_ram_block1a17_clock_0, , , EF1_ram_block1a17_clock_enable_0);
<P><A NAME="EF1_ram_block1a17_PORT_A_byte_mask">EF1_ram_block1a17_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[34]">WC2_src_data[34]</A>;
<P><A NAME="EF1_ram_block1a17_PORT_A_byte_mask_reg">EF1_ram_block1a17_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a17_PORT_A_byte_mask">EF1_ram_block1a17_PORT_A_byte_mask</A>, EF1_ram_block1a17_clock_0, , , EF1_ram_block1a17_clock_enable_0);
<P><A NAME="EF1_ram_block1a17_clock_0">EF1_ram_block1a17_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a17_clock_enable_0">EF1_ram_block1a17_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a17_PORT_A_data_out">EF1_ram_block1a17_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a17_PORT_A_data_in_reg">EF1_ram_block1a17_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a17_PORT_A_address_reg">EF1_ram_block1a17_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a17_PORT_A_write_enable_reg">EF1_ram_block1a17_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a17_PORT_A_read_enable_reg">EF1_ram_block1a17_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a17_PORT_A_byte_mask_reg">EF1_ram_block1a17_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a17_clock_0">EF1_ram_block1a17_clock_0</A>, , <A HREF="#EF1_ram_block1a17_clock_enable_0">EF1_ram_block1a17_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a17">EF1_ram_block1a17</A> = <A HREF="#EF1_ram_block1a17_PORT_A_data_out">EF1_ram_block1a17_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a51 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a51 at M10K_X26_Y3_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a51_PORT_A_data_in">EF1_ram_block1a51_PORT_A_data_in</A> = <A HREF="#WC2L49">WC2L49</A>;
<P><A NAME="EF1_ram_block1a51_PORT_A_data_in_reg">EF1_ram_block1a51_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a51_PORT_A_data_in">EF1_ram_block1a51_PORT_A_data_in</A>, EF1_ram_block1a51_clock_0, , , EF1_ram_block1a51_clock_enable_0);
<P><A NAME="EF1_ram_block1a51_PORT_A_address">EF1_ram_block1a51_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a51_PORT_A_address_reg">EF1_ram_block1a51_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a51_PORT_A_address">EF1_ram_block1a51_PORT_A_address</A>, EF1_ram_block1a51_clock_0, , , EF1_ram_block1a51_clock_enable_0);
<P><A NAME="EF1_ram_block1a51_PORT_A_write_enable">EF1_ram_block1a51_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a51_PORT_A_write_enable_reg">EF1_ram_block1a51_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a51_PORT_A_write_enable">EF1_ram_block1a51_PORT_A_write_enable</A>, EF1_ram_block1a51_clock_0, , , EF1_ram_block1a51_clock_enable_0);
<P><A NAME="EF1_ram_block1a51_PORT_A_read_enable">EF1_ram_block1a51_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a51_PORT_A_read_enable_reg">EF1_ram_block1a51_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a51_PORT_A_read_enable">EF1_ram_block1a51_PORT_A_read_enable</A>, EF1_ram_block1a51_clock_0, , , EF1_ram_block1a51_clock_enable_0);
<P><A NAME="EF1_ram_block1a51_PORT_A_byte_mask">EF1_ram_block1a51_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[34]">WC2_src_data[34]</A>;
<P><A NAME="EF1_ram_block1a51_PORT_A_byte_mask_reg">EF1_ram_block1a51_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a51_PORT_A_byte_mask">EF1_ram_block1a51_PORT_A_byte_mask</A>, EF1_ram_block1a51_clock_0, , , EF1_ram_block1a51_clock_enable_0);
<P><A NAME="EF1_ram_block1a51_clock_0">EF1_ram_block1a51_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a51_clock_enable_0">EF1_ram_block1a51_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a51_PORT_A_data_out">EF1_ram_block1a51_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a51_PORT_A_data_in_reg">EF1_ram_block1a51_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a51_PORT_A_address_reg">EF1_ram_block1a51_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a51_PORT_A_write_enable_reg">EF1_ram_block1a51_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a51_PORT_A_read_enable_reg">EF1_ram_block1a51_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a51_PORT_A_byte_mask_reg">EF1_ram_block1a51_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a51_clock_0">EF1_ram_block1a51_clock_0</A>, , <A HREF="#EF1_ram_block1a51_clock_enable_0">EF1_ram_block1a51_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a51">EF1_ram_block1a51</A> = <A HREF="#EF1_ram_block1a51_PORT_A_data_out">EF1_ram_block1a51_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a19 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a19 at M10K_X26_Y2_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a19_PORT_A_data_in">EF1_ram_block1a19_PORT_A_data_in</A> = <A HREF="#WC2L49">WC2L49</A>;
<P><A NAME="EF1_ram_block1a19_PORT_A_data_in_reg">EF1_ram_block1a19_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a19_PORT_A_data_in">EF1_ram_block1a19_PORT_A_data_in</A>, EF1_ram_block1a19_clock_0, , , EF1_ram_block1a19_clock_enable_0);
<P><A NAME="EF1_ram_block1a19_PORT_A_address">EF1_ram_block1a19_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a19_PORT_A_address_reg">EF1_ram_block1a19_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a19_PORT_A_address">EF1_ram_block1a19_PORT_A_address</A>, EF1_ram_block1a19_clock_0, , , EF1_ram_block1a19_clock_enable_0);
<P><A NAME="EF1_ram_block1a19_PORT_A_write_enable">EF1_ram_block1a19_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a19_PORT_A_write_enable_reg">EF1_ram_block1a19_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a19_PORT_A_write_enable">EF1_ram_block1a19_PORT_A_write_enable</A>, EF1_ram_block1a19_clock_0, , , EF1_ram_block1a19_clock_enable_0);
<P><A NAME="EF1_ram_block1a19_PORT_A_read_enable">EF1_ram_block1a19_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a19_PORT_A_read_enable_reg">EF1_ram_block1a19_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a19_PORT_A_read_enable">EF1_ram_block1a19_PORT_A_read_enable</A>, EF1_ram_block1a19_clock_0, , , EF1_ram_block1a19_clock_enable_0);
<P><A NAME="EF1_ram_block1a19_PORT_A_byte_mask">EF1_ram_block1a19_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[34]">WC2_src_data[34]</A>;
<P><A NAME="EF1_ram_block1a19_PORT_A_byte_mask_reg">EF1_ram_block1a19_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a19_PORT_A_byte_mask">EF1_ram_block1a19_PORT_A_byte_mask</A>, EF1_ram_block1a19_clock_0, , , EF1_ram_block1a19_clock_enable_0);
<P><A NAME="EF1_ram_block1a19_clock_0">EF1_ram_block1a19_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a19_clock_enable_0">EF1_ram_block1a19_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a19_PORT_A_data_out">EF1_ram_block1a19_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a19_PORT_A_data_in_reg">EF1_ram_block1a19_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a19_PORT_A_address_reg">EF1_ram_block1a19_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a19_PORT_A_write_enable_reg">EF1_ram_block1a19_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a19_PORT_A_read_enable_reg">EF1_ram_block1a19_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a19_PORT_A_byte_mask_reg">EF1_ram_block1a19_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a19_clock_0">EF1_ram_block1a19_clock_0</A>, , <A HREF="#EF1_ram_block1a19_clock_enable_0">EF1_ram_block1a19_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a19">EF1_ram_block1a19</A> = <A HREF="#EF1_ram_block1a19_PORT_A_data_out">EF1_ram_block1a19_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a50 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a50 at M10K_X41_Y4_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a50_PORT_A_data_in">EF1_ram_block1a50_PORT_A_data_in</A> = <A HREF="#WC2L50">WC2L50</A>;
<P><A NAME="EF1_ram_block1a50_PORT_A_data_in_reg">EF1_ram_block1a50_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a50_PORT_A_data_in">EF1_ram_block1a50_PORT_A_data_in</A>, EF1_ram_block1a50_clock_0, , , EF1_ram_block1a50_clock_enable_0);
<P><A NAME="EF1_ram_block1a50_PORT_A_address">EF1_ram_block1a50_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a50_PORT_A_address_reg">EF1_ram_block1a50_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a50_PORT_A_address">EF1_ram_block1a50_PORT_A_address</A>, EF1_ram_block1a50_clock_0, , , EF1_ram_block1a50_clock_enable_0);
<P><A NAME="EF1_ram_block1a50_PORT_A_write_enable">EF1_ram_block1a50_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a50_PORT_A_write_enable_reg">EF1_ram_block1a50_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a50_PORT_A_write_enable">EF1_ram_block1a50_PORT_A_write_enable</A>, EF1_ram_block1a50_clock_0, , , EF1_ram_block1a50_clock_enable_0);
<P><A NAME="EF1_ram_block1a50_PORT_A_read_enable">EF1_ram_block1a50_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a50_PORT_A_read_enable_reg">EF1_ram_block1a50_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a50_PORT_A_read_enable">EF1_ram_block1a50_PORT_A_read_enable</A>, EF1_ram_block1a50_clock_0, , , EF1_ram_block1a50_clock_enable_0);
<P><A NAME="EF1_ram_block1a50_PORT_A_byte_mask">EF1_ram_block1a50_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[34]">WC2_src_data[34]</A>;
<P><A NAME="EF1_ram_block1a50_PORT_A_byte_mask_reg">EF1_ram_block1a50_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a50_PORT_A_byte_mask">EF1_ram_block1a50_PORT_A_byte_mask</A>, EF1_ram_block1a50_clock_0, , , EF1_ram_block1a50_clock_enable_0);
<P><A NAME="EF1_ram_block1a50_clock_0">EF1_ram_block1a50_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a50_clock_enable_0">EF1_ram_block1a50_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a50_PORT_A_data_out">EF1_ram_block1a50_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a50_PORT_A_data_in_reg">EF1_ram_block1a50_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a50_PORT_A_address_reg">EF1_ram_block1a50_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a50_PORT_A_write_enable_reg">EF1_ram_block1a50_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a50_PORT_A_read_enable_reg">EF1_ram_block1a50_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a50_PORT_A_byte_mask_reg">EF1_ram_block1a50_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a50_clock_0">EF1_ram_block1a50_clock_0</A>, , <A HREF="#EF1_ram_block1a50_clock_enable_0">EF1_ram_block1a50_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a50">EF1_ram_block1a50</A> = <A HREF="#EF1_ram_block1a50_PORT_A_data_out">EF1_ram_block1a50_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a18 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a18 at M10K_X38_Y8_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a18_PORT_A_data_in">EF1_ram_block1a18_PORT_A_data_in</A> = <A HREF="#WC2L50">WC2L50</A>;
<P><A NAME="EF1_ram_block1a18_PORT_A_data_in_reg">EF1_ram_block1a18_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a18_PORT_A_data_in">EF1_ram_block1a18_PORT_A_data_in</A>, EF1_ram_block1a18_clock_0, , , EF1_ram_block1a18_clock_enable_0);
<P><A NAME="EF1_ram_block1a18_PORT_A_address">EF1_ram_block1a18_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a18_PORT_A_address_reg">EF1_ram_block1a18_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a18_PORT_A_address">EF1_ram_block1a18_PORT_A_address</A>, EF1_ram_block1a18_clock_0, , , EF1_ram_block1a18_clock_enable_0);
<P><A NAME="EF1_ram_block1a18_PORT_A_write_enable">EF1_ram_block1a18_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a18_PORT_A_write_enable_reg">EF1_ram_block1a18_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a18_PORT_A_write_enable">EF1_ram_block1a18_PORT_A_write_enable</A>, EF1_ram_block1a18_clock_0, , , EF1_ram_block1a18_clock_enable_0);
<P><A NAME="EF1_ram_block1a18_PORT_A_read_enable">EF1_ram_block1a18_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a18_PORT_A_read_enable_reg">EF1_ram_block1a18_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a18_PORT_A_read_enable">EF1_ram_block1a18_PORT_A_read_enable</A>, EF1_ram_block1a18_clock_0, , , EF1_ram_block1a18_clock_enable_0);
<P><A NAME="EF1_ram_block1a18_PORT_A_byte_mask">EF1_ram_block1a18_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[34]">WC2_src_data[34]</A>;
<P><A NAME="EF1_ram_block1a18_PORT_A_byte_mask_reg">EF1_ram_block1a18_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a18_PORT_A_byte_mask">EF1_ram_block1a18_PORT_A_byte_mask</A>, EF1_ram_block1a18_clock_0, , , EF1_ram_block1a18_clock_enable_0);
<P><A NAME="EF1_ram_block1a18_clock_0">EF1_ram_block1a18_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a18_clock_enable_0">EF1_ram_block1a18_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a18_PORT_A_data_out">EF1_ram_block1a18_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a18_PORT_A_data_in_reg">EF1_ram_block1a18_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a18_PORT_A_address_reg">EF1_ram_block1a18_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a18_PORT_A_write_enable_reg">EF1_ram_block1a18_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a18_PORT_A_read_enable_reg">EF1_ram_block1a18_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a18_PORT_A_byte_mask_reg">EF1_ram_block1a18_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a18_clock_0">EF1_ram_block1a18_clock_0</A>, , <A HREF="#EF1_ram_block1a18_clock_enable_0">EF1_ram_block1a18_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a18">EF1_ram_block1a18</A> = <A HREF="#EF1_ram_block1a18_PORT_A_data_out">EF1_ram_block1a18_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a52 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a52 at M10K_X41_Y13_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a52_PORT_A_data_in">EF1_ram_block1a52_PORT_A_data_in</A> = <A HREF="#WC2L51">WC2L51</A>;
<P><A NAME="EF1_ram_block1a52_PORT_A_data_in_reg">EF1_ram_block1a52_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a52_PORT_A_data_in">EF1_ram_block1a52_PORT_A_data_in</A>, EF1_ram_block1a52_clock_0, , , EF1_ram_block1a52_clock_enable_0);
<P><A NAME="EF1_ram_block1a52_PORT_A_address">EF1_ram_block1a52_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a52_PORT_A_address_reg">EF1_ram_block1a52_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a52_PORT_A_address">EF1_ram_block1a52_PORT_A_address</A>, EF1_ram_block1a52_clock_0, , , EF1_ram_block1a52_clock_enable_0);
<P><A NAME="EF1_ram_block1a52_PORT_A_write_enable">EF1_ram_block1a52_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a52_PORT_A_write_enable_reg">EF1_ram_block1a52_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a52_PORT_A_write_enable">EF1_ram_block1a52_PORT_A_write_enable</A>, EF1_ram_block1a52_clock_0, , , EF1_ram_block1a52_clock_enable_0);
<P><A NAME="EF1_ram_block1a52_PORT_A_read_enable">EF1_ram_block1a52_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a52_PORT_A_read_enable_reg">EF1_ram_block1a52_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a52_PORT_A_read_enable">EF1_ram_block1a52_PORT_A_read_enable</A>, EF1_ram_block1a52_clock_0, , , EF1_ram_block1a52_clock_enable_0);
<P><A NAME="EF1_ram_block1a52_PORT_A_byte_mask">EF1_ram_block1a52_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[34]">WC2_src_data[34]</A>;
<P><A NAME="EF1_ram_block1a52_PORT_A_byte_mask_reg">EF1_ram_block1a52_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a52_PORT_A_byte_mask">EF1_ram_block1a52_PORT_A_byte_mask</A>, EF1_ram_block1a52_clock_0, , , EF1_ram_block1a52_clock_enable_0);
<P><A NAME="EF1_ram_block1a52_clock_0">EF1_ram_block1a52_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a52_clock_enable_0">EF1_ram_block1a52_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a52_PORT_A_data_out">EF1_ram_block1a52_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a52_PORT_A_data_in_reg">EF1_ram_block1a52_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a52_PORT_A_address_reg">EF1_ram_block1a52_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a52_PORT_A_write_enable_reg">EF1_ram_block1a52_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a52_PORT_A_read_enable_reg">EF1_ram_block1a52_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a52_PORT_A_byte_mask_reg">EF1_ram_block1a52_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a52_clock_0">EF1_ram_block1a52_clock_0</A>, , <A HREF="#EF1_ram_block1a52_clock_enable_0">EF1_ram_block1a52_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a52">EF1_ram_block1a52</A> = <A HREF="#EF1_ram_block1a52_PORT_A_data_out">EF1_ram_block1a52_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a20 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a20 at M10K_X41_Y14_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a20_PORT_A_data_in">EF1_ram_block1a20_PORT_A_data_in</A> = <A HREF="#WC2L51">WC2L51</A>;
<P><A NAME="EF1_ram_block1a20_PORT_A_data_in_reg">EF1_ram_block1a20_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a20_PORT_A_data_in">EF1_ram_block1a20_PORT_A_data_in</A>, EF1_ram_block1a20_clock_0, , , EF1_ram_block1a20_clock_enable_0);
<P><A NAME="EF1_ram_block1a20_PORT_A_address">EF1_ram_block1a20_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a20_PORT_A_address_reg">EF1_ram_block1a20_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a20_PORT_A_address">EF1_ram_block1a20_PORT_A_address</A>, EF1_ram_block1a20_clock_0, , , EF1_ram_block1a20_clock_enable_0);
<P><A NAME="EF1_ram_block1a20_PORT_A_write_enable">EF1_ram_block1a20_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a20_PORT_A_write_enable_reg">EF1_ram_block1a20_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a20_PORT_A_write_enable">EF1_ram_block1a20_PORT_A_write_enable</A>, EF1_ram_block1a20_clock_0, , , EF1_ram_block1a20_clock_enable_0);
<P><A NAME="EF1_ram_block1a20_PORT_A_read_enable">EF1_ram_block1a20_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a20_PORT_A_read_enable_reg">EF1_ram_block1a20_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a20_PORT_A_read_enable">EF1_ram_block1a20_PORT_A_read_enable</A>, EF1_ram_block1a20_clock_0, , , EF1_ram_block1a20_clock_enable_0);
<P><A NAME="EF1_ram_block1a20_PORT_A_byte_mask">EF1_ram_block1a20_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[34]">WC2_src_data[34]</A>;
<P><A NAME="EF1_ram_block1a20_PORT_A_byte_mask_reg">EF1_ram_block1a20_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a20_PORT_A_byte_mask">EF1_ram_block1a20_PORT_A_byte_mask</A>, EF1_ram_block1a20_clock_0, , , EF1_ram_block1a20_clock_enable_0);
<P><A NAME="EF1_ram_block1a20_clock_0">EF1_ram_block1a20_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a20_clock_enable_0">EF1_ram_block1a20_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a20_PORT_A_data_out">EF1_ram_block1a20_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a20_PORT_A_data_in_reg">EF1_ram_block1a20_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a20_PORT_A_address_reg">EF1_ram_block1a20_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a20_PORT_A_write_enable_reg">EF1_ram_block1a20_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a20_PORT_A_read_enable_reg">EF1_ram_block1a20_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a20_PORT_A_byte_mask_reg">EF1_ram_block1a20_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a20_clock_0">EF1_ram_block1a20_clock_0</A>, , <A HREF="#EF1_ram_block1a20_clock_enable_0">EF1_ram_block1a20_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a20">EF1_ram_block1a20</A> = <A HREF="#EF1_ram_block1a20_PORT_A_data_out">EF1_ram_block1a20_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a39 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a39 at M10K_X38_Y15_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a39_PORT_A_data_in">EF1_ram_block1a39_PORT_A_data_in</A> = <A HREF="#WC2L52">WC2L52</A>;
<P><A NAME="EF1_ram_block1a39_PORT_A_data_in_reg">EF1_ram_block1a39_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a39_PORT_A_data_in">EF1_ram_block1a39_PORT_A_data_in</A>, EF1_ram_block1a39_clock_0, , , EF1_ram_block1a39_clock_enable_0);
<P><A NAME="EF1_ram_block1a39_PORT_A_address">EF1_ram_block1a39_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a39_PORT_A_address_reg">EF1_ram_block1a39_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a39_PORT_A_address">EF1_ram_block1a39_PORT_A_address</A>, EF1_ram_block1a39_clock_0, , , EF1_ram_block1a39_clock_enable_0);
<P><A NAME="EF1_ram_block1a39_PORT_A_write_enable">EF1_ram_block1a39_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a39_PORT_A_write_enable_reg">EF1_ram_block1a39_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a39_PORT_A_write_enable">EF1_ram_block1a39_PORT_A_write_enable</A>, EF1_ram_block1a39_clock_0, , , EF1_ram_block1a39_clock_enable_0);
<P><A NAME="EF1_ram_block1a39_PORT_A_read_enable">EF1_ram_block1a39_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a39_PORT_A_read_enable_reg">EF1_ram_block1a39_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a39_PORT_A_read_enable">EF1_ram_block1a39_PORT_A_read_enable</A>, EF1_ram_block1a39_clock_0, , , EF1_ram_block1a39_clock_enable_0);
<P><A NAME="EF1_ram_block1a39_PORT_A_byte_mask">EF1_ram_block1a39_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[32]">WC2_src_data[32]</A>;
<P><A NAME="EF1_ram_block1a39_PORT_A_byte_mask_reg">EF1_ram_block1a39_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a39_PORT_A_byte_mask">EF1_ram_block1a39_PORT_A_byte_mask</A>, EF1_ram_block1a39_clock_0, , , EF1_ram_block1a39_clock_enable_0);
<P><A NAME="EF1_ram_block1a39_clock_0">EF1_ram_block1a39_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a39_clock_enable_0">EF1_ram_block1a39_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a39_PORT_A_data_out">EF1_ram_block1a39_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a39_PORT_A_data_in_reg">EF1_ram_block1a39_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a39_PORT_A_address_reg">EF1_ram_block1a39_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a39_PORT_A_write_enable_reg">EF1_ram_block1a39_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a39_PORT_A_read_enable_reg">EF1_ram_block1a39_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a39_PORT_A_byte_mask_reg">EF1_ram_block1a39_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a39_clock_0">EF1_ram_block1a39_clock_0</A>, , <A HREF="#EF1_ram_block1a39_clock_enable_0">EF1_ram_block1a39_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a39">EF1_ram_block1a39</A> = <A HREF="#EF1_ram_block1a39_PORT_A_data_out">EF1_ram_block1a39_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a7 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a7 at M10K_X49_Y15_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a7_PORT_A_data_in">EF1_ram_block1a7_PORT_A_data_in</A> = <A HREF="#WC2L52">WC2L52</A>;
<P><A NAME="EF1_ram_block1a7_PORT_A_data_in_reg">EF1_ram_block1a7_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a7_PORT_A_data_in">EF1_ram_block1a7_PORT_A_data_in</A>, EF1_ram_block1a7_clock_0, , , EF1_ram_block1a7_clock_enable_0);
<P><A NAME="EF1_ram_block1a7_PORT_A_address">EF1_ram_block1a7_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a7_PORT_A_address_reg">EF1_ram_block1a7_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a7_PORT_A_address">EF1_ram_block1a7_PORT_A_address</A>, EF1_ram_block1a7_clock_0, , , EF1_ram_block1a7_clock_enable_0);
<P><A NAME="EF1_ram_block1a7_PORT_A_write_enable">EF1_ram_block1a7_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a7_PORT_A_write_enable_reg">EF1_ram_block1a7_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a7_PORT_A_write_enable">EF1_ram_block1a7_PORT_A_write_enable</A>, EF1_ram_block1a7_clock_0, , , EF1_ram_block1a7_clock_enable_0);
<P><A NAME="EF1_ram_block1a7_PORT_A_read_enable">EF1_ram_block1a7_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a7_PORT_A_read_enable_reg">EF1_ram_block1a7_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a7_PORT_A_read_enable">EF1_ram_block1a7_PORT_A_read_enable</A>, EF1_ram_block1a7_clock_0, , , EF1_ram_block1a7_clock_enable_0);
<P><A NAME="EF1_ram_block1a7_PORT_A_byte_mask">EF1_ram_block1a7_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[32]">WC2_src_data[32]</A>;
<P><A NAME="EF1_ram_block1a7_PORT_A_byte_mask_reg">EF1_ram_block1a7_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a7_PORT_A_byte_mask">EF1_ram_block1a7_PORT_A_byte_mask</A>, EF1_ram_block1a7_clock_0, , , EF1_ram_block1a7_clock_enable_0);
<P><A NAME="EF1_ram_block1a7_clock_0">EF1_ram_block1a7_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a7_clock_enable_0">EF1_ram_block1a7_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a7_PORT_A_data_out">EF1_ram_block1a7_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a7_PORT_A_data_in_reg">EF1_ram_block1a7_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a7_PORT_A_address_reg">EF1_ram_block1a7_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a7_PORT_A_write_enable_reg">EF1_ram_block1a7_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a7_PORT_A_read_enable_reg">EF1_ram_block1a7_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a7_PORT_A_byte_mask_reg">EF1_ram_block1a7_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a7_clock_0">EF1_ram_block1a7_clock_0</A>, , <A HREF="#EF1_ram_block1a7_clock_enable_0">EF1_ram_block1a7_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a7">EF1_ram_block1a7</A> = <A HREF="#EF1_ram_block1a7_PORT_A_data_out">EF1_ram_block1a7_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a38 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a38 at M10K_X41_Y12_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a38_PORT_A_data_in">EF1_ram_block1a38_PORT_A_data_in</A> = <A HREF="#WC2L53">WC2L53</A>;
<P><A NAME="EF1_ram_block1a38_PORT_A_data_in_reg">EF1_ram_block1a38_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a38_PORT_A_data_in">EF1_ram_block1a38_PORT_A_data_in</A>, EF1_ram_block1a38_clock_0, , , EF1_ram_block1a38_clock_enable_0);
<P><A NAME="EF1_ram_block1a38_PORT_A_address">EF1_ram_block1a38_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a38_PORT_A_address_reg">EF1_ram_block1a38_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a38_PORT_A_address">EF1_ram_block1a38_PORT_A_address</A>, EF1_ram_block1a38_clock_0, , , EF1_ram_block1a38_clock_enable_0);
<P><A NAME="EF1_ram_block1a38_PORT_A_write_enable">EF1_ram_block1a38_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a38_PORT_A_write_enable_reg">EF1_ram_block1a38_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a38_PORT_A_write_enable">EF1_ram_block1a38_PORT_A_write_enable</A>, EF1_ram_block1a38_clock_0, , , EF1_ram_block1a38_clock_enable_0);
<P><A NAME="EF1_ram_block1a38_PORT_A_read_enable">EF1_ram_block1a38_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a38_PORT_A_read_enable_reg">EF1_ram_block1a38_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a38_PORT_A_read_enable">EF1_ram_block1a38_PORT_A_read_enable</A>, EF1_ram_block1a38_clock_0, , , EF1_ram_block1a38_clock_enable_0);
<P><A NAME="EF1_ram_block1a38_PORT_A_byte_mask">EF1_ram_block1a38_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[32]">WC2_src_data[32]</A>;
<P><A NAME="EF1_ram_block1a38_PORT_A_byte_mask_reg">EF1_ram_block1a38_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a38_PORT_A_byte_mask">EF1_ram_block1a38_PORT_A_byte_mask</A>, EF1_ram_block1a38_clock_0, , , EF1_ram_block1a38_clock_enable_0);
<P><A NAME="EF1_ram_block1a38_clock_0">EF1_ram_block1a38_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a38_clock_enable_0">EF1_ram_block1a38_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a38_PORT_A_data_out">EF1_ram_block1a38_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a38_PORT_A_data_in_reg">EF1_ram_block1a38_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a38_PORT_A_address_reg">EF1_ram_block1a38_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a38_PORT_A_write_enable_reg">EF1_ram_block1a38_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a38_PORT_A_read_enable_reg">EF1_ram_block1a38_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a38_PORT_A_byte_mask_reg">EF1_ram_block1a38_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a38_clock_0">EF1_ram_block1a38_clock_0</A>, , <A HREF="#EF1_ram_block1a38_clock_enable_0">EF1_ram_block1a38_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a38">EF1_ram_block1a38</A> = <A HREF="#EF1_ram_block1a38_PORT_A_data_out">EF1_ram_block1a38_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a6 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a6 at M10K_X41_Y15_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a6_PORT_A_data_in">EF1_ram_block1a6_PORT_A_data_in</A> = <A HREF="#WC2L53">WC2L53</A>;
<P><A NAME="EF1_ram_block1a6_PORT_A_data_in_reg">EF1_ram_block1a6_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a6_PORT_A_data_in">EF1_ram_block1a6_PORT_A_data_in</A>, EF1_ram_block1a6_clock_0, , , EF1_ram_block1a6_clock_enable_0);
<P><A NAME="EF1_ram_block1a6_PORT_A_address">EF1_ram_block1a6_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a6_PORT_A_address_reg">EF1_ram_block1a6_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a6_PORT_A_address">EF1_ram_block1a6_PORT_A_address</A>, EF1_ram_block1a6_clock_0, , , EF1_ram_block1a6_clock_enable_0);
<P><A NAME="EF1_ram_block1a6_PORT_A_write_enable">EF1_ram_block1a6_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a6_PORT_A_write_enable_reg">EF1_ram_block1a6_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a6_PORT_A_write_enable">EF1_ram_block1a6_PORT_A_write_enable</A>, EF1_ram_block1a6_clock_0, , , EF1_ram_block1a6_clock_enable_0);
<P><A NAME="EF1_ram_block1a6_PORT_A_read_enable">EF1_ram_block1a6_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a6_PORT_A_read_enable_reg">EF1_ram_block1a6_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a6_PORT_A_read_enable">EF1_ram_block1a6_PORT_A_read_enable</A>, EF1_ram_block1a6_clock_0, , , EF1_ram_block1a6_clock_enable_0);
<P><A NAME="EF1_ram_block1a6_PORT_A_byte_mask">EF1_ram_block1a6_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[32]">WC2_src_data[32]</A>;
<P><A NAME="EF1_ram_block1a6_PORT_A_byte_mask_reg">EF1_ram_block1a6_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a6_PORT_A_byte_mask">EF1_ram_block1a6_PORT_A_byte_mask</A>, EF1_ram_block1a6_clock_0, , , EF1_ram_block1a6_clock_enable_0);
<P><A NAME="EF1_ram_block1a6_clock_0">EF1_ram_block1a6_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a6_clock_enable_0">EF1_ram_block1a6_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a6_PORT_A_data_out">EF1_ram_block1a6_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a6_PORT_A_data_in_reg">EF1_ram_block1a6_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a6_PORT_A_address_reg">EF1_ram_block1a6_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a6_PORT_A_write_enable_reg">EF1_ram_block1a6_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a6_PORT_A_read_enable_reg">EF1_ram_block1a6_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a6_PORT_A_byte_mask_reg">EF1_ram_block1a6_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a6_clock_0">EF1_ram_block1a6_clock_0</A>, , <A HREF="#EF1_ram_block1a6_clock_enable_0">EF1_ram_block1a6_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a6">EF1_ram_block1a6</A> = <A HREF="#EF1_ram_block1a6_PORT_A_data_out">EF1_ram_block1a6_PORT_A_data_out</A>[0];


<P> --ZD1_F_pc[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5] at FF_X29_Y15_N29
<P> --register power-up is low

<P><A NAME="ZD1_F_pc[5]">ZD1_F_pc[5]</A> = DFFEAS(<A HREF="#ZD1L729">ZD1L729</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>,  ,  , <A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A>,  );


<P> --ZD1_av_ld_byte0_data[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7] at FF_X25_Y12_N52
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte0_data[7]">ZD1_av_ld_byte0_data[7]</A> = DFFEAS(<A HREF="#HD1L49">HD1L49</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L976">ZD1L976</A>, <A HREF="#ZD1L993Q">ZD1L993Q</A>,  ,  , <A HREF="#ZD1L1094">ZD1L1094</A>);


<P> --ZD1_F_pc[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6] at FF_X29_Y15_N31
<P> --register power-up is low

<P><A NAME="ZD1_F_pc[6]">ZD1_F_pc[6]</A> = DFFEAS(<A HREF="#ZD1L730">ZD1L730</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>,  ,  , <A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A>,  );


<P> --ZD1_F_pc[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7] at FF_X33_Y16_N20
<P> --register power-up is low

<P><A NAME="ZD1_F_pc[7]">ZD1_F_pc[7]</A> = DFFEAS(<A HREF="#ZD1L731">ZD1L731</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>,  ,  , <A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A>,  );


<P> --ZD1_F_pc[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8] at FF_X34_Y15_N22
<P> --register power-up is low

<P><A NAME="ZD1_F_pc[8]">ZD1_F_pc[8]</A> = DFFEAS(<A HREF="#ZD1L732">ZD1L732</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>,  ,  , <A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A>,  );


<P> --ZD1_d_writedata[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16] at FF_X37_Y11_N13
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[16]">ZD1_d_writedata[16]</A> = DFFEAS(<A HREF="#ZD1L1135">ZD1L1135</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[16]">EE2_q_b[16]</A>,  ,  , <A HREF="#ZD1L599">ZD1L599</A>);


<P> --ZD1_d_writedata[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17] at FF_X37_Y13_N49
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[17]">ZD1_d_writedata[17]</A> = DFFEAS(<A HREF="#ZD1L1137">ZD1L1137</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[17]">EE2_q_b[17]</A>,  ,  , <A HREF="#ZD1L599">ZD1L599</A>);


<P> --ZD1L214 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113 at LABCELL_X35_Y14_N39
<P><A NAME="ZD1L214_adder_eqn">ZD1L214_adder_eqn</A> = ( <A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> ) + ( GND ) + ( <A HREF="#ZD1L219">ZD1L219</A> );
<P><A NAME="ZD1L214">ZD1L214</A> = SUM(<A HREF="#ZD1L214_adder_eqn">ZD1L214_adder_eqn</A>);


<P> --ZD1_E_src2[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29] at FF_X35_Y13_N55
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[29]">ZD1_E_src2[29]</A> = DFFEAS(<A HREF="#ZD1L840">ZD1L840</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L843">ZD1L843</A>,  );


<P> --ZD1_E_src2[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28] at FF_X35_Y13_N58
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[28]">ZD1_E_src2[28]</A> = DFFEAS(<A HREF="#ZD1L839">ZD1L839</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L843">ZD1L843</A>,  );


<P> --ZD1_E_src2[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27] at FF_X35_Y13_N50
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[27]">ZD1_E_src2[27]</A> = DFFEAS(<A HREF="#ZD1L838">ZD1L838</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L843">ZD1L843</A>,  );


<P> --ZD1_E_src2[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30] at FF_X35_Y13_N52
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[30]">ZD1_E_src2[30]</A> = DFFEAS(<A HREF="#ZD1L841">ZD1L841</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L843">ZD1L843</A>,  );


<P> --SE1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1 at LABCELL_X7_Y6_N54
<P><A NAME="SE1L2_adder_eqn">SE1L2_adder_eqn</A> = ( <A HREF="#SE1_MonAReg[10]">SE1_MonAReg[10]</A> ) + ( VCC ) + ( <A HREF="#SE1L20">SE1L20</A> );
<P><A NAME="SE1L2">SE1L2</A> = SUM(<A HREF="#SE1L2_adder_eqn">SE1L2_adder_eqn</A>);


<P> --PC8_mem[2][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][87] at FF_X24_Y6_N17
<P> --register power-up is low

<P><A NAME="PC8_mem[2][87]">PC8_mem[2][87]</A> = DFFEAS(<A HREF="#PC8L32">PC8L32</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L3">PC8L3</A>, <A HREF="#PC8_mem[3][87]">PC8_mem[3][87]</A>,  ,  , <A HREF="#PC8_mem_used[3]">PC8_mem_used[3]</A>);


<P> --PC8_mem[2][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][19] at FF_X24_Y6_N19
<P> --register power-up is low

<P><A NAME="PC8_mem[2][19]">PC8_mem[2][19]</A> = DFFEAS(<A HREF="#PC8L28">PC8L28</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L3">PC8L3</A>, <A HREF="#PC8_mem[3][19]">PC8_mem[3][19]</A>,  ,  , <A HREF="#PC8_mem_used[3]">PC8_mem_used[3]</A>);


<P> --KD8L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~5 at LABCELL_X23_Y8_N30
<P><A NAME="KD8L6_adder_eqn">KD8L6_adder_eqn</A> = ( (<A HREF="#KD8_burst_uncompress_address_offset[0]">KD8_burst_uncompress_address_offset[0]</A> & ((!<A HREF="#NC8L3">NC8L3</A>) # (!<A HREF="#PC8_mem_used[0]">PC8_mem_used[0]</A>))) ) + ( !<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> ) + ( !VCC );
<P><A NAME="KD8L6">KD8L6</A> = SUM(<A HREF="#KD8L6_adder_eqn">KD8L6_adder_eqn</A>);

<P> --KD8L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~6 at LABCELL_X23_Y8_N30
<P><A NAME="KD8L7_adder_eqn">KD8L7_adder_eqn</A> = ( (<A HREF="#KD8_burst_uncompress_address_offset[0]">KD8_burst_uncompress_address_offset[0]</A> & ((!<A HREF="#NC8L3">NC8L3</A>) # (!<A HREF="#PC8_mem_used[0]">PC8_mem_used[0]</A>))) ) + ( !<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> ) + ( !VCC );
<P><A NAME="KD8L7">KD8L7</A> = CARRY(<A HREF="#KD8L7_adder_eqn">KD8L7_adder_eqn</A>);


<P> --PC8_mem[2][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][88] at FF_X24_Y6_N1
<P> --register power-up is low

<P><A NAME="PC8_mem[2][88]">PC8_mem[2][88]</A> = DFFEAS(<A HREF="#PC8L34">PC8L34</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L3">PC8L3</A>, <A HREF="#PC8_mem[3][88]">PC8_mem[3][88]</A>,  ,  , <A HREF="#PC8_mem_used[3]">PC8_mem_used[3]</A>);


<P> --YC1_data_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[0] at FF_X24_Y8_N5
<P> --register power-up is low

<P><A NAME="YC1_data_reg[0]">YC1_data_reg[0]</A> = DFFEAS(<A HREF="#YC1L20">YC1L20</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#NC8_rp_valid">NC8_rp_valid</A>,  ,  , <A HREF="#YC1L2">YC1L2</A>,  );


<P> --QC3_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] at FF_X22_Y8_N14
<P> --register power-up is low

<P><A NAME="QC3_av_readdata_pre[0]">QC3_av_readdata_pre[0]</A> = DFFEAS(<A HREF="#QC3L3">QC3L3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#KC2_q_b[0]">KC2_q_b[0]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --S1_readdata[0] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[0] at FF_X17_Y11_N25
<P> --register power-up is low

<P><A NAME="S1_readdata[0]">S1_readdata[0]</A> = DFFEAS(<A HREF="#S1L59">S1L59</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>,  ,  , <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  );


<P> --T1_readdata[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[0] at FF_X22_Y9_N1
<P> --register power-up is low

<P><A NAME="T1_readdata[0]">T1_readdata[0]</A> = DFFEAS(<A HREF="#T1L96">T1L96</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --ZD1_W_alu_result[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1] at FF_X29_Y11_N52
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[1]">ZD1_W_alu_result[1]</A> = DFFEAS(<A HREF="#ZD1L353">ZD1L353</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_estatus_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg at FF_X36_Y12_N49
<P> --register power-up is low

<P><A NAME="ZD1_W_estatus_reg">ZD1_W_estatus_reg</A> = DFFEAS(<A HREF="#ZD1L910">ZD1L910</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_E_valid_from_R">ZD1_E_valid_from_R</A>, <A HREF="#ZD1_W_status_reg_pie">ZD1_W_status_reg_pie</A>,  ,  , <A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A>);


<P> --ZD1_E_shift_rot_result[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0] at FF_X34_Y14_N56
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[0]">ZD1_E_shift_rot_result[0]</A> = DFFEAS(<A HREF="#ZD1L488">ZD1L488</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1L522Q">ZD1L522Q</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --EE1_q_b[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X38_Y14_N0
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[0]">EE1_q_b[0]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[0];

<P> --EE1_q_b[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[31]">EE1_q_b[31]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[31];

<P> --EE1_q_b[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[30]">EE1_q_b[30]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[30];

<P> --EE1_q_b[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[29]">EE1_q_b[29]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[29];

<P> --EE1_q_b[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[28]">EE1_q_b[28]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[28];

<P> --EE1_q_b[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[27]">EE1_q_b[27]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[27];

<P> --EE1_q_b[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[26]">EE1_q_b[26]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[26];

<P> --EE1_q_b[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[25]">EE1_q_b[25]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[25];

<P> --EE1_q_b[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[24]">EE1_q_b[24]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[24];

<P> --EE1_q_b[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[23]">EE1_q_b[23]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[23];

<P> --EE1_q_b[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[22]">EE1_q_b[22]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[22];

<P> --EE1_q_b[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[21]">EE1_q_b[21]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[21];

<P> --EE1_q_b[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[20]">EE1_q_b[20]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[20];

<P> --EE1_q_b[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[19]">EE1_q_b[19]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[19];

<P> --EE1_q_b[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[18]">EE1_q_b[18]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[18];

<P> --EE1_q_b[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[17]">EE1_q_b[17]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[17];

<P> --EE1_q_b[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[16]">EE1_q_b[16]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[16];

<P> --EE1_q_b[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[15]">EE1_q_b[15]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[15];

<P> --EE1_q_b[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[14]">EE1_q_b[14]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[14];

<P> --EE1_q_b[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[13]">EE1_q_b[13]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[13];

<P> --EE1_q_b[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[12]">EE1_q_b[12]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[12];

<P> --EE1_q_b[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[11]">EE1_q_b[11]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[11];

<P> --EE1_q_b[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[10]">EE1_q_b[10]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[10];

<P> --EE1_q_b[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[9]">EE1_q_b[9]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[9];

<P> --EE1_q_b[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[8]">EE1_q_b[8]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[8];

<P> --EE1_q_b[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[7]">EE1_q_b[7]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[7];

<P> --EE1_q_b[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[6]">EE1_q_b[6]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[6];

<P> --EE1_q_b[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[5]">EE1_q_b[5]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[5];

<P> --EE1_q_b[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[4]">EE1_q_b[4]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[4];

<P> --EE1_q_b[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[3]">EE1_q_b[3]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[3];

<P> --EE1_q_b[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[2]">EE1_q_b[2]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[2];

<P> --EE1_q_b[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X38_Y14_N0
<P><A NAME="EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L921">ZD1L921</A>, <A HREF="#ZD1L925">ZD1L925</A>, <A HREF="#ZD1L926">ZD1L926</A>, <A HREF="#ZD1L927">ZD1L927</A>, <A HREF="#ZD1L928">ZD1L928</A>, <A HREF="#ZD1L929">ZD1L929</A>, <A HREF="#ZD1L930">ZD1L930</A>, <A HREF="#ZD1L931">ZD1L931</A>, <A HREF="#ZD1L932">ZD1L932</A>, <A HREF="#ZD1L933">ZD1L933</A>, <A HREF="#ZD1L934">ZD1L934</A>, <A HREF="#ZD1L935">ZD1L935</A>, <A HREF="#ZD1L936">ZD1L936</A>, <A HREF="#ZD1L937">ZD1L937</A>, <A HREF="#ZD1L938">ZD1L938</A>, <A HREF="#ZD1L939">ZD1L939</A>, <A HREF="#ZD1L940">ZD1L940</A>, <A HREF="#ZD1L941">ZD1L941</A>, <A HREF="#ZD1L942">ZD1L942</A>, <A HREF="#ZD1L943">ZD1L943</A>, <A HREF="#ZD1L944">ZD1L944</A>, <A HREF="#ZD1L945">ZD1L945</A>, <A HREF="#ZD1L946">ZD1L946</A>, <A HREF="#ZD1L947">ZD1L947</A>, <A HREF="#ZD1L948">ZD1L948</A>, <A HREF="#ZD1L949">ZD1L949</A>, <A HREF="#ZD1L950">ZD1L950</A>, <A HREF="#ZD1L951">ZD1L951</A>, <A HREF="#ZD1L952">ZD1L952</A>, <A HREF="#ZD1L953">ZD1L953</A>, <A HREF="#ZD1L954">ZD1L954</A>, <A HREF="#ZD1L955">ZD1L955</A>, , , , , , , , );
<P><A NAME="EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_data_in">EE1_q_b[0]_PORT_A_data_in</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A>, <A HREF="#ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A>, <A HREF="#ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A>, <A HREF="#ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A>, <A HREF="#ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A>);
<P><A NAME="EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_address">EE1_q_b[0]_PORT_A_address</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>, <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A>, <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A>, <A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>, <A HREF="#ZD1_D_iw[31]">ZD1_D_iw[31]</A>);
<P><A NAME="EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_address">EE1_q_b[0]_PORT_B_address</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_A_write_enable">EE1_q_b[0]_PORT_A_write_enable</A>, EE1_q_b[0]_clock_0, , , );
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_b[0]_PORT_B_read_enable">EE1_q_b[0]_PORT_B_read_enable</A>, EE1_q_b[0]_clock_1, , , );
<P><A NAME="EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A> = <A HREF="#ZD1_W_rf_wren">ZD1_W_rf_wren</A>;
<P><A NAME="EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#EE1_q_b[0]_PORT_A_data_in_reg">EE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_b[0]_PORT_A_address_reg">EE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_B_address_reg">EE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#EE1_q_b[0]_PORT_A_write_enable_reg">EE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_PORT_B_read_enable_reg">EE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#EE1_q_b[0]_clock_0">EE1_q_b[0]_clock_0</A>, <A HREF="#EE1_q_b[0]_clock_1">EE1_q_b[0]_clock_1</A>, <A HREF="#EE1_q_b[0]_clock_enable_0">EE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_b[1]">EE1_q_b[1]</A> = <A HREF="#EE1_q_b[0]_PORT_B_data_out">EE1_q_b[0]_PORT_B_data_out</A>[1];


<P> --CE1_readdata[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4] at FF_X15_Y8_N13
<P> --register power-up is low

<P><A NAME="CE1_readdata[4]">CE1_readdata[4]</A> = DFFEAS(<A HREF="#CE1L24">CE1L24</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[4]">DF1_q_a[4]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --ZD1_F_pc[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0] at FF_X33_Y16_N23
<P> --register power-up is low

<P><A NAME="ZD1_F_pc[0]">ZD1_F_pc[0]</A> = DFFEAS(<A HREF="#ZD1L725">ZD1L725</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>,  ,  , <A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A>,  );


<P> --ZD1_F_pc[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1] at FF_X29_Y15_N37
<P> --register power-up is low

<P><A NAME="ZD1_F_pc[1]">ZD1_F_pc[1]</A> = DFFEAS(<A HREF="#ZD1L726">ZD1L726</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>,  ,  , <A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A>,  );


<P> --CE1_readdata[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2] at FF_X10_Y8_N37
<P> --register power-up is low

<P><A NAME="CE1_readdata[2]">CE1_readdata[2]</A> = DFFEAS(<A HREF="#CE1L81">CE1L81</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[2]">DF1_q_a[2]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --CE1_readdata[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3] at FF_X10_Y8_N43
<P> --register power-up is low

<P><A NAME="CE1_readdata[3]">CE1_readdata[3]</A> = DFFEAS(<A HREF="#CE1L82">CE1L82</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[3]">DF1_q_a[3]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --ZD1_av_ld_byte0_data[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2] at FF_X28_Y12_N50
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte0_data[2]">ZD1_av_ld_byte0_data[2]</A> = DFFEAS(<A HREF="#HD1L54">HD1L54</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L976">ZD1L976</A>, <A HREF="#ZD1_av_ld_byte1_data[2]">ZD1_av_ld_byte1_data[2]</A>,  ,  , <A HREF="#ZD1L1094">ZD1L1094</A>);


<P> --BC1_count[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7] at FF_X3_Y4_N46
<P> --register power-up is low

<P><A NAME="BC1_count[7]">BC1_count[7]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1_count[6]">BC1_count[6]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, GND, <A HREF="#BC1L65">BC1L65</A>);


<P> --VE1_sr[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4] at FF_X2_Y6_N59
<P> --register power-up is low

<P><A NAME="VE1_sr[4]">VE1_sr[4]</A> = DFFEAS(<A HREF="#VE1L63">VE1L63</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L27">VE1L27</A>,  ,  , <A HREF="#VE1L26">VE1L26</A>,  );


<P> --HE1_break_readreg[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] at FF_X4_Y6_N10
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[2]">HE1_break_readreg[2]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>, <A HREF="#UE1_jdo[2]">UE1_jdo[2]</A>,  , <A HREF="#HE1L25">HE1L25</A>, VCC);


<P> --SE1_MonDReg[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] at FF_X6_Y8_N16
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[2]">SE1_MonDReg[2]</A> = DFFEAS(<A HREF="#SE1L55">SE1L55</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>, <A HREF="#DF1_q_a[2]">DF1_q_a[2]</A>,  , <A HREF="#SE1L96">SE1L96</A>, !<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>);


<P> --SE1L7 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5 at LABCELL_X7_Y6_N33
<P><A NAME="SE1L7_adder_eqn">SE1L7_adder_eqn</A> = ( <A HREF="#SE1_MonAReg[3]">SE1_MonAReg[3]</A> ) + ( GND ) + ( <A HREF="#SE1L12">SE1L12</A> );
<P><A NAME="SE1L7">SE1L7</A> = SUM(<A HREF="#SE1L7_adder_eqn">SE1L7_adder_eqn</A>);

<P> --SE1L8 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6 at LABCELL_X7_Y6_N33
<P><A NAME="SE1L8_adder_eqn">SE1L8_adder_eqn</A> = ( <A HREF="#SE1_MonAReg[3]">SE1_MonAReg[3]</A> ) + ( GND ) + ( <A HREF="#SE1L12">SE1L12</A> );
<P><A NAME="SE1L8">SE1L8</A> = CARRY(<A HREF="#SE1L8_adder_eqn">SE1L8_adder_eqn</A>);


<P> --SE1L11 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9 at LABCELL_X7_Y6_N30
<P><A NAME="SE1L11_adder_eqn">SE1L11_adder_eqn</A> = ( <A HREF="#SE1_MonAReg[2]">SE1_MonAReg[2]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="SE1L11">SE1L11</A> = SUM(<A HREF="#SE1L11_adder_eqn">SE1L11_adder_eqn</A>);

<P> --SE1L12 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10 at LABCELL_X7_Y6_N30
<P><A NAME="SE1L12_adder_eqn">SE1L12_adder_eqn</A> = ( <A HREF="#SE1_MonAReg[2]">SE1_MonAReg[2]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="SE1L12">SE1L12</A> = CARRY(<A HREF="#SE1L12_adder_eqn">SE1L12_adder_eqn</A>);


<P> --SE1L15 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13 at LABCELL_X7_Y6_N36
<P><A NAME="SE1L15_adder_eqn">SE1L15_adder_eqn</A> = ( <A HREF="#SE1_MonAReg[4]">SE1_MonAReg[4]</A> ) + ( GND ) + ( <A HREF="#SE1L8">SE1L8</A> );
<P><A NAME="SE1L15">SE1L15</A> = SUM(<A HREF="#SE1L15_adder_eqn">SE1L15_adder_eqn</A>);

<P> --SE1L16 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14 at LABCELL_X7_Y6_N36
<P><A NAME="SE1L16_adder_eqn">SE1L16_adder_eqn</A> = ( <A HREF="#SE1_MonAReg[4]">SE1_MonAReg[4]</A> ) + ( GND ) + ( <A HREF="#SE1L8">SE1L8</A> );
<P><A NAME="SE1L16">SE1L16</A> = CARRY(<A HREF="#SE1L16_adder_eqn">SE1L16_adder_eqn</A>);


<P> --SE1_MonAReg[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] at FF_X7_Y6_N40
<P> --register power-up is low

<P><A NAME="SE1_MonAReg[5]">SE1_MonAReg[5]</A> = DFFEAS(<A HREF="#SE1L23">SE1L23</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1L68">UE1L68</A>, <A HREF="#UE1_jdo[29]">UE1_jdo[29]</A>,  ,  , <A HREF="#UE1_take_action_ocimem_a">UE1_take_action_ocimem_a</A>);


<P> --SE1_MonAReg[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] at FF_X7_Y6_N44
<P> --register power-up is low

<P><A NAME="SE1_MonAReg[6]">SE1_MonAReg[6]</A> = DFFEAS(<A HREF="#SE1L27">SE1L27</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1L68">UE1L68</A>, <A HREF="#UE1_jdo[30]">UE1_jdo[30]</A>,  ,  , <A HREF="#UE1_take_action_ocimem_a">UE1_take_action_ocimem_a</A>);


<P> --SE1_MonAReg[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] at FF_X7_Y6_N46
<P> --register power-up is low

<P><A NAME="SE1_MonAReg[7]">SE1_MonAReg[7]</A> = DFFEAS(<A HREF="#SE1L31">SE1L31</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1L68">UE1L68</A>, <A HREF="#UE1_jdo[31]">UE1_jdo[31]</A>,  ,  , <A HREF="#UE1_take_action_ocimem_a">UE1_take_action_ocimem_a</A>);


<P> --SE1_MonAReg[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] at FF_X7_Y6_N49
<P> --register power-up is low

<P><A NAME="SE1_MonAReg[8]">SE1_MonAReg[8]</A> = DFFEAS(<A HREF="#SE1L35">SE1L35</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1L68">UE1L68</A>, <A HREF="#UE1_jdo[32]">UE1_jdo[32]</A>,  ,  , <A HREF="#UE1_take_action_ocimem_a">UE1_take_action_ocimem_a</A>);


<P> --SE1_MonAReg[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] at FF_X7_Y6_N52
<P> --register power-up is low

<P><A NAME="SE1_MonAReg[9]">SE1_MonAReg[9]</A> = DFFEAS(<A HREF="#SE1L19">SE1L19</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1L68">UE1L68</A>, <A HREF="#UE1_jdo[33]">UE1_jdo[33]</A>,  ,  , <A HREF="#UE1_take_action_ocimem_a">UE1_take_action_ocimem_a</A>);


<P> --YC2_data_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[0] at FF_X31_Y7_N40
<P> --register power-up is low

<P><A NAME="YC2_data_reg[0]">YC2_data_reg[0]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>, <A HREF="#ZD1_d_writedata[16]">ZD1_d_writedata[16]</A>,  , <A HREF="#YC2_use_reg">YC2_use_reg</A>, VCC);


<P> --YC2_data_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[1] at FF_X31_Y11_N1
<P> --register power-up is low

<P><A NAME="YC2_data_reg[1]">YC2_data_reg[1]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>, <A HREF="#ZD1_d_writedata[17]">ZD1_d_writedata[17]</A>,  , <A HREF="#YC2_use_reg">YC2_use_reg</A>, VCC);


<P> --YC2_data_reg[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[2] at FF_X33_Y11_N29
<P> --register power-up is low

<P><A NAME="YC2_data_reg[2]">YC2_data_reg[2]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>, <A HREF="#ZD1_d_writedata[18]">ZD1_d_writedata[18]</A>,  , <A HREF="#YC2_use_reg">YC2_use_reg</A>, VCC);


<P> --YC2_data_reg[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[3] at FF_X34_Y9_N52
<P> --register power-up is low

<P><A NAME="YC2_data_reg[3]">YC2_data_reg[3]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>, <A HREF="#ZD1_d_writedata[19]">ZD1_d_writedata[19]</A>,  , <A HREF="#YC2_use_reg">YC2_use_reg</A>, VCC);


<P> --YC2_data_reg[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[4] at FF_X34_Y9_N34
<P> --register power-up is low

<P><A NAME="YC2_data_reg[4]">YC2_data_reg[4]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>, <A HREF="#ZD1_d_writedata[20]">ZD1_d_writedata[20]</A>,  , <A HREF="#YC2_use_reg">YC2_use_reg</A>, VCC);


<P> --YC2_data_reg[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[5] at FF_X33_Y11_N58
<P> --register power-up is low

<P><A NAME="YC2_data_reg[5]">YC2_data_reg[5]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>, <A HREF="#ZD1_d_writedata[21]">ZD1_d_writedata[21]</A>,  , <A HREF="#YC2_use_reg">YC2_use_reg</A>, VCC);


<P> --YC2_data_reg[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[6] at FF_X33_Y11_N4
<P> --register power-up is low

<P><A NAME="YC2_data_reg[6]">YC2_data_reg[6]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>, <A HREF="#ZD1_d_writedata[22]">ZD1_d_writedata[22]</A>,  , <A HREF="#YC2_use_reg">YC2_use_reg</A>, VCC);


<P> --YC2_data_reg[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[7] at FF_X34_Y9_N40
<P> --register power-up is low

<P><A NAME="YC2_data_reg[7]">YC2_data_reg[7]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>, <A HREF="#ZD1_d_writedata[23]">ZD1_d_writedata[23]</A>,  , <A HREF="#YC2_use_reg">YC2_use_reg</A>, VCC);


<P> --YC2_data_reg[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[8] at FF_X33_Y11_N11
<P> --register power-up is low

<P><A NAME="YC2_data_reg[8]">YC2_data_reg[8]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>, <A HREF="#ZD1_d_writedata[24]">ZD1_d_writedata[24]</A>,  , <A HREF="#YC2_use_reg">YC2_use_reg</A>, VCC);


<P> --ZD1_d_writedata[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8] at FF_X40_Y13_N29
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[8]">ZD1_d_writedata[8]</A> = DFFEAS(<A HREF="#ZD1L1119">ZD1L1119</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[8]">EE2_q_b[8]</A>,  ,  , <A HREF="#ZD1L278">ZD1L278</A>);


<P> --YC2_data_reg[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[9] at FF_X34_Y9_N10
<P> --register power-up is low

<P><A NAME="YC2_data_reg[9]">YC2_data_reg[9]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>, <A HREF="#ZD1_d_writedata[25]">ZD1_d_writedata[25]</A>,  , <A HREF="#YC2_use_reg">YC2_use_reg</A>, VCC);


<P> --ZD1_d_writedata[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9] at FF_X40_Y13_N34
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[9]">ZD1_d_writedata[9]</A> = DFFEAS(<A HREF="#ZD1L1121">ZD1L1121</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[9]">EE2_q_b[9]</A>,  ,  , <A HREF="#ZD1L278">ZD1L278</A>);


<P> --YC2_data_reg[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[10] at FF_X31_Y7_N59
<P> --register power-up is low

<P><A NAME="YC2_data_reg[10]">YC2_data_reg[10]</A> = DFFEAS(<A HREF="#YC2L63">YC2L63</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>,  ,  , <A HREF="#YC2_use_reg">YC2_use_reg</A>,  );


<P> --ZD1_d_writedata[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10] at FF_X40_Y13_N17
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[10]">ZD1_d_writedata[10]</A> = DFFEAS(<A HREF="#ZD1L1123">ZD1L1123</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[10]">EE2_q_b[10]</A>,  ,  , <A HREF="#ZD1L278">ZD1L278</A>);


<P> --YC2_data_reg[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[11] at FF_X34_Y9_N4
<P> --register power-up is low

<P><A NAME="YC2_data_reg[11]">YC2_data_reg[11]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>, <A HREF="#ZD1_d_writedata[27]">ZD1_d_writedata[27]</A>,  , <A HREF="#YC2_use_reg">YC2_use_reg</A>, VCC);


<P> --ZD1_d_writedata[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11] at FF_X40_Y13_N59
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[11]">ZD1_d_writedata[11]</A> = DFFEAS(<A HREF="#ZD1L1125">ZD1L1125</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[11]">EE2_q_b[11]</A>,  ,  , <A HREF="#ZD1L278">ZD1L278</A>);


<P> --YC2_data_reg[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[12] at FF_X34_Y9_N46
<P> --register power-up is low

<P><A NAME="YC2_data_reg[12]">YC2_data_reg[12]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>, <A HREF="#ZD1_d_writedata[28]">ZD1_d_writedata[28]</A>,  , <A HREF="#YC2_use_reg">YC2_use_reg</A>, VCC);


<P> --ZD1_d_writedata[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12] at FF_X40_Y13_N41
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[12]">ZD1_d_writedata[12]</A> = DFFEAS(<A HREF="#ZD1L1127">ZD1L1127</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[12]">EE2_q_b[12]</A>,  ,  , <A HREF="#ZD1L278">ZD1L278</A>);


<P> --YC2_data_reg[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[13] at FF_X31_Y11_N10
<P> --register power-up is low

<P><A NAME="YC2_data_reg[13]">YC2_data_reg[13]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>, <A HREF="#ZD1_d_writedata[29]">ZD1_d_writedata[29]</A>,  , <A HREF="#YC2_use_reg">YC2_use_reg</A>, VCC);


<P> --ZD1_d_writedata[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13] at FF_X40_Y13_N11
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[13]">ZD1_d_writedata[13]</A> = DFFEAS(<A HREF="#ZD1L1129">ZD1L1129</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[13]">EE2_q_b[13]</A>,  ,  , <A HREF="#ZD1L278">ZD1L278</A>);


<P> --YC2_data_reg[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[14] at FF_X34_Y9_N16
<P> --register power-up is low

<P><A NAME="YC2_data_reg[14]">YC2_data_reg[14]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>, <A HREF="#ZD1_d_writedata[30]">ZD1_d_writedata[30]</A>,  , <A HREF="#YC2_use_reg">YC2_use_reg</A>, VCC);


<P> --YC2_data_reg[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[15] at FF_X34_Y9_N22
<P> --register power-up is low

<P><A NAME="YC2_data_reg[15]">YC2_data_reg[15]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>, <A HREF="#ZD1_d_writedata[31]">ZD1_d_writedata[31]</A>,  , <A HREF="#YC2_use_reg">YC2_use_reg</A>, VCC);


<P> --XB1_shiftreg_data[24] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[24] at FF_X15_Y7_N53
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_data[24]">XB1_shiftreg_data[24]</A> = DFFEAS(<A HREF="#XB1L73">XB1L73</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --VB1_data_out[25] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[25] at FF_X19_Y6_N37
<P> --register power-up is low

<P><A NAME="VB1_data_out[25]">VB1_data_out[25]</A> = DFFEAS(<A HREF="#ZB1L5">ZB1L5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_shiftreg_mask[24] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[24] at FF_X16_Y5_N31
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_mask[24]">XB1_shiftreg_mask[24]</A> = DFFEAS(<A HREF="#XB1L132">XB1L132</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --TB3_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2 at LABCELL_X19_Y10_N36
<P><A NAME="TB3_counter_comb_bita2_adder_eqn">TB3_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#TB3_counter_reg_bit[2]">TB3_counter_reg_bit[2]</A> ) + ( !<A HREF="#JB1L70">JB1L70</A> ) + ( <A HREF="#TB3L8">TB3L8</A> );
<P><A NAME="TB3_counter_comb_bita2">TB3_counter_comb_bita2</A> = SUM(<A HREF="#TB3_counter_comb_bita2_adder_eqn">TB3_counter_comb_bita2_adder_eqn</A>);

<P> --TB3L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT at LABCELL_X19_Y10_N36
<P><A NAME="TB3L12_adder_eqn">TB3L12_adder_eqn</A> = ( <A HREF="#TB3_counter_reg_bit[2]">TB3_counter_reg_bit[2]</A> ) + ( !<A HREF="#JB1L70">JB1L70</A> ) + ( <A HREF="#TB3L8">TB3L8</A> );
<P><A NAME="TB3L12">TB3L12</A> = CARRY(<A HREF="#TB3L12_adder_eqn">TB3L12_adder_eqn</A>);


<P> --TB3_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1 at LABCELL_X19_Y10_N33
<P><A NAME="TB3_counter_comb_bita1_adder_eqn">TB3_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#TB3_counter_reg_bit[1]">TB3_counter_reg_bit[1]</A> ) + ( !<A HREF="#JB1L70">JB1L70</A> ) + ( <A HREF="#TB3L4">TB3L4</A> );
<P><A NAME="TB3_counter_comb_bita1">TB3_counter_comb_bita1</A> = SUM(<A HREF="#TB3_counter_comb_bita1_adder_eqn">TB3_counter_comb_bita1_adder_eqn</A>);

<P> --TB3L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT at LABCELL_X19_Y10_N33
<P><A NAME="TB3L8_adder_eqn">TB3L8_adder_eqn</A> = ( <A HREF="#TB3_counter_reg_bit[1]">TB3_counter_reg_bit[1]</A> ) + ( !<A HREF="#JB1L70">JB1L70</A> ) + ( <A HREF="#TB3L4">TB3L4</A> );
<P><A NAME="TB3L8">TB3L8</A> = CARRY(<A HREF="#TB3L8_adder_eqn">TB3L8_adder_eqn</A>);


<P> --TB3_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0 at LABCELL_X19_Y10_N30
<P><A NAME="TB3_counter_comb_bita0_adder_eqn">TB3_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#TB3_counter_reg_bit[0]">TB3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="TB3_counter_comb_bita0">TB3_counter_comb_bita0</A> = SUM(<A HREF="#TB3_counter_comb_bita0_adder_eqn">TB3_counter_comb_bita0_adder_eqn</A>);

<P> --TB3L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT at LABCELL_X19_Y10_N30
<P><A NAME="TB3L4_adder_eqn">TB3L4_adder_eqn</A> = ( <A HREF="#TB3_counter_reg_bit[0]">TB3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="TB3L4">TB3L4</A> = CARRY(<A HREF="#TB3L4_adder_eqn">TB3L4_adder_eqn</A>);


<P> --TB3_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6 at LABCELL_X19_Y10_N48
<P><A NAME="TB3_counter_comb_bita6_adder_eqn">TB3_counter_comb_bita6_adder_eqn</A> = ( <A HREF="#TB3_counter_reg_bit[6]">TB3_counter_reg_bit[6]</A> ) + ( !<A HREF="#JB1L70">JB1L70</A> ) + ( <A HREF="#TB3L24">TB3L24</A> );
<P><A NAME="TB3_counter_comb_bita6">TB3_counter_comb_bita6</A> = SUM(<A HREF="#TB3_counter_comb_bita6_adder_eqn">TB3_counter_comb_bita6_adder_eqn</A>);


<P> --TB3_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5 at LABCELL_X19_Y10_N45
<P><A NAME="TB3_counter_comb_bita5_adder_eqn">TB3_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#TB3_counter_reg_bit[5]">TB3_counter_reg_bit[5]</A> ) + ( !<A HREF="#JB1L70">JB1L70</A> ) + ( <A HREF="#TB3L20">TB3L20</A> );
<P><A NAME="TB3_counter_comb_bita5">TB3_counter_comb_bita5</A> = SUM(<A HREF="#TB3_counter_comb_bita5_adder_eqn">TB3_counter_comb_bita5_adder_eqn</A>);

<P> --TB3L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT at LABCELL_X19_Y10_N45
<P><A NAME="TB3L24_adder_eqn">TB3L24_adder_eqn</A> = ( <A HREF="#TB3_counter_reg_bit[5]">TB3_counter_reg_bit[5]</A> ) + ( !<A HREF="#JB1L70">JB1L70</A> ) + ( <A HREF="#TB3L20">TB3L20</A> );
<P><A NAME="TB3L24">TB3L24</A> = CARRY(<A HREF="#TB3L24_adder_eqn">TB3L24_adder_eqn</A>);


<P> --TB3_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4 at LABCELL_X19_Y10_N42
<P><A NAME="TB3_counter_comb_bita4_adder_eqn">TB3_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#TB3_counter_reg_bit[4]">TB3_counter_reg_bit[4]</A> ) + ( !<A HREF="#JB1L70">JB1L70</A> ) + ( <A HREF="#TB3L16">TB3L16</A> );
<P><A NAME="TB3_counter_comb_bita4">TB3_counter_comb_bita4</A> = SUM(<A HREF="#TB3_counter_comb_bita4_adder_eqn">TB3_counter_comb_bita4_adder_eqn</A>);

<P> --TB3L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT at LABCELL_X19_Y10_N42
<P><A NAME="TB3L20_adder_eqn">TB3L20_adder_eqn</A> = ( <A HREF="#TB3_counter_reg_bit[4]">TB3_counter_reg_bit[4]</A> ) + ( !<A HREF="#JB1L70">JB1L70</A> ) + ( <A HREF="#TB3L16">TB3L16</A> );
<P><A NAME="TB3L20">TB3L20</A> = CARRY(<A HREF="#TB3L20_adder_eqn">TB3L20_adder_eqn</A>);


<P> --TB3_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3 at LABCELL_X19_Y10_N39
<P><A NAME="TB3_counter_comb_bita3_adder_eqn">TB3_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#TB3_counter_reg_bit[3]">TB3_counter_reg_bit[3]</A> ) + ( !<A HREF="#JB1L70">JB1L70</A> ) + ( <A HREF="#TB3L12">TB3L12</A> );
<P><A NAME="TB3_counter_comb_bita3">TB3_counter_comb_bita3</A> = SUM(<A HREF="#TB3_counter_comb_bita3_adder_eqn">TB3_counter_comb_bita3_adder_eqn</A>);

<P> --TB3L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT at LABCELL_X19_Y10_N39
<P><A NAME="TB3L16_adder_eqn">TB3L16_adder_eqn</A> = ( <A HREF="#TB3_counter_reg_bit[3]">TB3_counter_reg_bit[3]</A> ) + ( !<A HREF="#JB1L70">JB1L70</A> ) + ( <A HREF="#TB3L12">TB3L12</A> );
<P><A NAME="TB3L16">TB3L16</A> = CARRY(<A HREF="#TB3L16_adder_eqn">TB3L16_adder_eqn</A>);


<P> --TB4_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2 at LABCELL_X19_Y9_N36
<P><A NAME="TB4_counter_comb_bita2_adder_eqn">TB4_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#TB4_counter_reg_bit[2]">TB4_counter_reg_bit[2]</A> ) + ( !<A HREF="#JB1L72">JB1L72</A> ) + ( <A HREF="#TB4L8">TB4L8</A> );
<P><A NAME="TB4_counter_comb_bita2">TB4_counter_comb_bita2</A> = SUM(<A HREF="#TB4_counter_comb_bita2_adder_eqn">TB4_counter_comb_bita2_adder_eqn</A>);

<P> --TB4L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT at LABCELL_X19_Y9_N36
<P><A NAME="TB4L12_adder_eqn">TB4L12_adder_eqn</A> = ( <A HREF="#TB4_counter_reg_bit[2]">TB4_counter_reg_bit[2]</A> ) + ( !<A HREF="#JB1L72">JB1L72</A> ) + ( <A HREF="#TB4L8">TB4L8</A> );
<P><A NAME="TB4L12">TB4L12</A> = CARRY(<A HREF="#TB4L12_adder_eqn">TB4L12_adder_eqn</A>);


<P> --TB4_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1 at LABCELL_X19_Y9_N33
<P><A NAME="TB4_counter_comb_bita1_adder_eqn">TB4_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#TB4_counter_reg_bit[1]">TB4_counter_reg_bit[1]</A> ) + ( !<A HREF="#JB1L72">JB1L72</A> ) + ( <A HREF="#TB4L4">TB4L4</A> );
<P><A NAME="TB4_counter_comb_bita1">TB4_counter_comb_bita1</A> = SUM(<A HREF="#TB4_counter_comb_bita1_adder_eqn">TB4_counter_comb_bita1_adder_eqn</A>);

<P> --TB4L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT at LABCELL_X19_Y9_N33
<P><A NAME="TB4L8_adder_eqn">TB4L8_adder_eqn</A> = ( <A HREF="#TB4_counter_reg_bit[1]">TB4_counter_reg_bit[1]</A> ) + ( !<A HREF="#JB1L72">JB1L72</A> ) + ( <A HREF="#TB4L4">TB4L4</A> );
<P><A NAME="TB4L8">TB4L8</A> = CARRY(<A HREF="#TB4L8_adder_eqn">TB4L8_adder_eqn</A>);


<P> --TB4_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0 at LABCELL_X19_Y9_N30
<P><A NAME="TB4_counter_comb_bita0_adder_eqn">TB4_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#TB4_counter_reg_bit[0]">TB4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="TB4_counter_comb_bita0">TB4_counter_comb_bita0</A> = SUM(<A HREF="#TB4_counter_comb_bita0_adder_eqn">TB4_counter_comb_bita0_adder_eqn</A>);

<P> --TB4L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT at LABCELL_X19_Y9_N30
<P><A NAME="TB4L4_adder_eqn">TB4L4_adder_eqn</A> = ( <A HREF="#TB4_counter_reg_bit[0]">TB4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="TB4L4">TB4L4</A> = CARRY(<A HREF="#TB4L4_adder_eqn">TB4L4_adder_eqn</A>);


<P> --TB4_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6 at LABCELL_X19_Y9_N48
<P><A NAME="TB4_counter_comb_bita6_adder_eqn">TB4_counter_comb_bita6_adder_eqn</A> = ( <A HREF="#TB4_counter_reg_bit[6]">TB4_counter_reg_bit[6]</A> ) + ( !<A HREF="#JB1L72">JB1L72</A> ) + ( <A HREF="#TB4L24">TB4L24</A> );
<P><A NAME="TB4_counter_comb_bita6">TB4_counter_comb_bita6</A> = SUM(<A HREF="#TB4_counter_comb_bita6_adder_eqn">TB4_counter_comb_bita6_adder_eqn</A>);


<P> --TB4_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5 at LABCELL_X19_Y9_N45
<P><A NAME="TB4_counter_comb_bita5_adder_eqn">TB4_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#TB4_counter_reg_bit[5]">TB4_counter_reg_bit[5]</A> ) + ( !<A HREF="#JB1L72">JB1L72</A> ) + ( <A HREF="#TB4L20">TB4L20</A> );
<P><A NAME="TB4_counter_comb_bita5">TB4_counter_comb_bita5</A> = SUM(<A HREF="#TB4_counter_comb_bita5_adder_eqn">TB4_counter_comb_bita5_adder_eqn</A>);

<P> --TB4L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT at LABCELL_X19_Y9_N45
<P><A NAME="TB4L24_adder_eqn">TB4L24_adder_eqn</A> = ( <A HREF="#TB4_counter_reg_bit[5]">TB4_counter_reg_bit[5]</A> ) + ( !<A HREF="#JB1L72">JB1L72</A> ) + ( <A HREF="#TB4L20">TB4L20</A> );
<P><A NAME="TB4L24">TB4L24</A> = CARRY(<A HREF="#TB4L24_adder_eqn">TB4L24_adder_eqn</A>);


<P> --TB4_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4 at LABCELL_X19_Y9_N42
<P><A NAME="TB4_counter_comb_bita4_adder_eqn">TB4_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#TB4_counter_reg_bit[4]">TB4_counter_reg_bit[4]</A> ) + ( !<A HREF="#JB1L72">JB1L72</A> ) + ( <A HREF="#TB4L16">TB4L16</A> );
<P><A NAME="TB4_counter_comb_bita4">TB4_counter_comb_bita4</A> = SUM(<A HREF="#TB4_counter_comb_bita4_adder_eqn">TB4_counter_comb_bita4_adder_eqn</A>);

<P> --TB4L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT at LABCELL_X19_Y9_N42
<P><A NAME="TB4L20_adder_eqn">TB4L20_adder_eqn</A> = ( <A HREF="#TB4_counter_reg_bit[4]">TB4_counter_reg_bit[4]</A> ) + ( !<A HREF="#JB1L72">JB1L72</A> ) + ( <A HREF="#TB4L16">TB4L16</A> );
<P><A NAME="TB4L20">TB4L20</A> = CARRY(<A HREF="#TB4L20_adder_eqn">TB4L20_adder_eqn</A>);


<P> --TB4_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3 at LABCELL_X19_Y9_N39
<P><A NAME="TB4_counter_comb_bita3_adder_eqn">TB4_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#TB4_counter_reg_bit[3]">TB4_counter_reg_bit[3]</A> ) + ( !<A HREF="#JB1L72">JB1L72</A> ) + ( <A HREF="#TB4L12">TB4L12</A> );
<P><A NAME="TB4_counter_comb_bita3">TB4_counter_comb_bita3</A> = SUM(<A HREF="#TB4_counter_comb_bita3_adder_eqn">TB4_counter_comb_bita3_adder_eqn</A>);

<P> --TB4L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT at LABCELL_X19_Y9_N39
<P><A NAME="TB4L16_adder_eqn">TB4L16_adder_eqn</A> = ( <A HREF="#TB4_counter_reg_bit[3]">TB4_counter_reg_bit[3]</A> ) + ( !<A HREF="#JB1L72">JB1L72</A> ) + ( <A HREF="#TB4L12">TB4L12</A> );
<P><A NAME="TB4L16">TB4L16</A> = CARRY(<A HREF="#TB4L16_adder_eqn">TB4L16_adder_eqn</A>);


<P> --JB1_data_out_shift_reg[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[11] at FF_X13_Y9_N40
<P> --register power-up is low

<P><A NAME="JB1_data_out_shift_reg[11]">JB1_data_out_shift_reg[11]</A> = DFFEAS(<A HREF="#JB1L97">JB1L97</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#JB1L85">JB1L85</A>,  ,  , <A HREF="#JB1L83">JB1L83</A>,  );


<P> --YC1_data_reg[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[3] at FF_X24_Y8_N23
<P> --register power-up is low

<P><A NAME="YC1_data_reg[3]">YC1_data_reg[3]</A> = DFFEAS(<A HREF="#YC1L21">YC1L21</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#NC8_rp_valid">NC8_rp_valid</A>,  ,  , <A HREF="#YC1L2">YC1L2</A>,  );


<P> --QC3_av_readdata_pre[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] at FF_X22_Y7_N14
<P> --register power-up is low

<P><A NAME="QC3_av_readdata_pre[3]">QC3_av_readdata_pre[3]</A> = DFFEAS(<A HREF="#QC3L9">QC3L9</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#KC2_q_b[3]">KC2_q_b[3]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --S1_readdata[3] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[3] at FF_X17_Y11_N55
<P> --register power-up is low

<P><A NAME="S1_readdata[3]">S1_readdata[3]</A> = DFFEAS(<A HREF="#S1L60">S1L60</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>,  ,  , <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  );


<P> --CE1_readdata[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11] at FF_X10_Y8_N52
<P> --register power-up is low

<P><A NAME="CE1_readdata[11]">CE1_readdata[11]</A> = DFFEAS(<A HREF="#CE1L38">CE1L38</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[11]">DF1_q_a[11]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --CE1_readdata[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12] at FF_X10_Y8_N49
<P> --register power-up is low

<P><A NAME="CE1_readdata[12]">CE1_readdata[12]</A> = DFFEAS(<A HREF="#CE1L40">CE1L40</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[12]">DF1_q_a[12]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --CE1_readdata[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13] at FF_X10_Y8_N19
<P> --register power-up is low

<P><A NAME="CE1_readdata[13]">CE1_readdata[13]</A> = DFFEAS(<A HREF="#CE1L42">CE1L42</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[13]">DF1_q_a[13]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --CE1_readdata[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14] at FF_X15_Y8_N31
<P> --register power-up is low

<P><A NAME="CE1_readdata[14]">CE1_readdata[14]</A> = DFFEAS(<A HREF="#CE1L44">CE1L44</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[14]">DF1_q_a[14]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --CE1_readdata[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15] at FF_X10_Y8_N28
<P> --register power-up is low

<P><A NAME="CE1_readdata[15]">CE1_readdata[15]</A> = DFFEAS(<A HREF="#CE1L46">CE1L46</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[15]">DF1_q_a[15]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --CE1_readdata[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16] at FF_X15_Y8_N25
<P> --register power-up is low

<P><A NAME="CE1_readdata[16]">CE1_readdata[16]</A> = DFFEAS(<A HREF="#CE1L48">CE1L48</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[16]">DF1_q_a[16]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --CE1_readdata[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5] at FF_X10_Y8_N34
<P> --register power-up is low

<P><A NAME="CE1_readdata[5]">CE1_readdata[5]</A> = DFFEAS(<A HREF="#CE1L26">CE1L26</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[5]">DF1_q_a[5]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --CE1_readdata[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8] at FF_X10_Y8_N4
<P> --register power-up is low

<P><A NAME="CE1_readdata[8]">CE1_readdata[8]</A> = DFFEAS(<A HREF="#CE1L32">CE1L32</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[8]">DF1_q_a[8]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --YC1_data_reg[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[4] at FF_X24_Y8_N50
<P> --register power-up is low

<P><A NAME="YC1_data_reg[4]">YC1_data_reg[4]</A> = DFFEAS(<A HREF="#YC1L22">YC1L22</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#NC8_rp_valid">NC8_rp_valid</A>,  ,  , <A HREF="#YC1L2">YC1L2</A>,  );


<P> --QC3_av_readdata_pre[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] at FF_X22_Y7_N10
<P> --register power-up is low

<P><A NAME="QC3_av_readdata_pre[4]">QC3_av_readdata_pre[4]</A> = DFFEAS(<A HREF="#QC3L11">QC3L11</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#KC2_q_b[4]">KC2_q_b[4]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --S1_readdata[4] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[4] at FF_X19_Y11_N4
<P> --register power-up is low

<P><A NAME="S1_readdata[4]">S1_readdata[4]</A> = DFFEAS(<A HREF="#S1L61">S1L61</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>,  ,  , <A HREF="#S1L41">S1L41</A>,  );


<P> --EF1_ram_block1a63 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a63 at M10K_X41_Y17_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a63_PORT_A_data_in">EF1_ram_block1a63_PORT_A_data_in</A> = <A HREF="#WC2L54">WC2L54</A>;
<P><A NAME="EF1_ram_block1a63_PORT_A_data_in_reg">EF1_ram_block1a63_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a63_PORT_A_data_in">EF1_ram_block1a63_PORT_A_data_in</A>, EF1_ram_block1a63_clock_0, , , EF1_ram_block1a63_clock_enable_0);
<P><A NAME="EF1_ram_block1a63_PORT_A_address">EF1_ram_block1a63_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a63_PORT_A_address_reg">EF1_ram_block1a63_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a63_PORT_A_address">EF1_ram_block1a63_PORT_A_address</A>, EF1_ram_block1a63_clock_0, , , EF1_ram_block1a63_clock_enable_0);
<P><A NAME="EF1_ram_block1a63_PORT_A_write_enable">EF1_ram_block1a63_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[1]">FF1_eq_node[1]</A>;
<P><A NAME="EF1_ram_block1a63_PORT_A_write_enable_reg">EF1_ram_block1a63_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a63_PORT_A_write_enable">EF1_ram_block1a63_PORT_A_write_enable</A>, EF1_ram_block1a63_clock_0, , , EF1_ram_block1a63_clock_enable_0);
<P><A NAME="EF1_ram_block1a63_PORT_A_read_enable">EF1_ram_block1a63_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a63_PORT_A_read_enable_reg">EF1_ram_block1a63_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a63_PORT_A_read_enable">EF1_ram_block1a63_PORT_A_read_enable</A>, EF1_ram_block1a63_clock_0, , , EF1_ram_block1a63_clock_enable_0);
<P><A NAME="EF1_ram_block1a63_PORT_A_byte_mask">EF1_ram_block1a63_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[35]">WC2_src_data[35]</A>;
<P><A NAME="EF1_ram_block1a63_PORT_A_byte_mask_reg">EF1_ram_block1a63_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a63_PORT_A_byte_mask">EF1_ram_block1a63_PORT_A_byte_mask</A>, EF1_ram_block1a63_clock_0, , , EF1_ram_block1a63_clock_enable_0);
<P><A NAME="EF1_ram_block1a63_clock_0">EF1_ram_block1a63_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a63_clock_enable_0">EF1_ram_block1a63_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a63_PORT_A_data_out">EF1_ram_block1a63_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a63_PORT_A_data_in_reg">EF1_ram_block1a63_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a63_PORT_A_address_reg">EF1_ram_block1a63_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a63_PORT_A_write_enable_reg">EF1_ram_block1a63_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a63_PORT_A_read_enable_reg">EF1_ram_block1a63_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a63_PORT_A_byte_mask_reg">EF1_ram_block1a63_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a63_clock_0">EF1_ram_block1a63_clock_0</A>, , <A HREF="#EF1_ram_block1a63_clock_enable_0">EF1_ram_block1a63_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a63">EF1_ram_block1a63</A> = <A HREF="#EF1_ram_block1a63_PORT_A_data_out">EF1_ram_block1a63_PORT_A_data_out</A>[0];


<P> --EF1_ram_block1a31 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a31 at M10K_X49_Y17_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EF1_ram_block1a31_PORT_A_data_in">EF1_ram_block1a31_PORT_A_data_in</A> = <A HREF="#WC2L54">WC2L54</A>;
<P><A NAME="EF1_ram_block1a31_PORT_A_data_in_reg">EF1_ram_block1a31_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EF1_ram_block1a31_PORT_A_data_in">EF1_ram_block1a31_PORT_A_data_in</A>, EF1_ram_block1a31_clock_0, , , EF1_ram_block1a31_clock_enable_0);
<P><A NAME="EF1_ram_block1a31_PORT_A_address">EF1_ram_block1a31_PORT_A_address</A> = BUS(<A HREF="#WC2_src_data[38]">WC2_src_data[38]</A>, <A HREF="#WC2_src_data[39]">WC2_src_data[39]</A>, <A HREF="#WC2_src_data[40]">WC2_src_data[40]</A>, <A HREF="#WC2_src_data[41]">WC2_src_data[41]</A>, <A HREF="#WC2_src_data[42]">WC2_src_data[42]</A>, <A HREF="#WC2_src_data[43]">WC2_src_data[43]</A>, <A HREF="#WC2_src_data[44]">WC2_src_data[44]</A>, <A HREF="#WC2_src_data[45]">WC2_src_data[45]</A>, <A HREF="#WC2_src_data[46]">WC2_src_data[46]</A>, <A HREF="#WC2_src_data[47]">WC2_src_data[47]</A>, <A HREF="#WC2_src_data[48]">WC2_src_data[48]</A>, <A HREF="#WC2_src_data[49]">WC2_src_data[49]</A>, <A HREF="#WC2_src_data[50]">WC2_src_data[50]</A>);
<P><A NAME="EF1_ram_block1a31_PORT_A_address_reg">EF1_ram_block1a31_PORT_A_address_reg</A> = DFFE(<A HREF="#EF1_ram_block1a31_PORT_A_address">EF1_ram_block1a31_PORT_A_address</A>, EF1_ram_block1a31_clock_0, , , EF1_ram_block1a31_clock_enable_0);
<P><A NAME="EF1_ram_block1a31_PORT_A_write_enable">EF1_ram_block1a31_PORT_A_write_enable</A> = <A HREF="#FF1_eq_node[0]">FF1_eq_node[0]</A>;
<P><A NAME="EF1_ram_block1a31_PORT_A_write_enable_reg">EF1_ram_block1a31_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a31_PORT_A_write_enable">EF1_ram_block1a31_PORT_A_write_enable</A>, EF1_ram_block1a31_clock_0, , , EF1_ram_block1a31_clock_enable_0);
<P><A NAME="EF1_ram_block1a31_PORT_A_read_enable">EF1_ram_block1a31_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="EF1_ram_block1a31_PORT_A_read_enable_reg">EF1_ram_block1a31_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EF1_ram_block1a31_PORT_A_read_enable">EF1_ram_block1a31_PORT_A_read_enable</A>, EF1_ram_block1a31_clock_0, , , EF1_ram_block1a31_clock_enable_0);
<P><A NAME="EF1_ram_block1a31_PORT_A_byte_mask">EF1_ram_block1a31_PORT_A_byte_mask</A> = <A HREF="#WC2_src_data[35]">WC2_src_data[35]</A>;
<P><A NAME="EF1_ram_block1a31_PORT_A_byte_mask_reg">EF1_ram_block1a31_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EF1_ram_block1a31_PORT_A_byte_mask">EF1_ram_block1a31_PORT_A_byte_mask</A>, EF1_ram_block1a31_clock_0, , , EF1_ram_block1a31_clock_enable_0);
<P><A NAME="EF1_ram_block1a31_clock_0">EF1_ram_block1a31_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="EF1_ram_block1a31_clock_enable_0">EF1_ram_block1a31_clock_enable_0</A> = !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>;
<P><A NAME="EF1_ram_block1a31_PORT_A_data_out">EF1_ram_block1a31_PORT_A_data_out</A> = MEMORY(<A HREF="#EF1_ram_block1a31_PORT_A_data_in_reg">EF1_ram_block1a31_PORT_A_data_in_reg</A>, , <A HREF="#EF1_ram_block1a31_PORT_A_address_reg">EF1_ram_block1a31_PORT_A_address_reg</A>, , <A HREF="#EF1_ram_block1a31_PORT_A_write_enable_reg">EF1_ram_block1a31_PORT_A_write_enable_reg</A>, <A HREF="#EF1_ram_block1a31_PORT_A_read_enable_reg">EF1_ram_block1a31_PORT_A_read_enable_reg</A>, , , <A HREF="#EF1_ram_block1a31_PORT_A_byte_mask_reg">EF1_ram_block1a31_PORT_A_byte_mask_reg</A>, , <A HREF="#EF1_ram_block1a31_clock_0">EF1_ram_block1a31_clock_0</A>, , <A HREF="#EF1_ram_block1a31_clock_enable_0">EF1_ram_block1a31_clock_enable_0</A>, , , , , );
<P><A NAME="EF1_ram_block1a31">EF1_ram_block1a31</A> = <A HREF="#EF1_ram_block1a31_PORT_A_data_out">EF1_ram_block1a31_PORT_A_data_out</A>[0];


<P> --CE1_readdata[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10] at FF_X15_Y8_N16
<P> --register power-up is low

<P><A NAME="CE1_readdata[10]">CE1_readdata[10]</A> = DFFEAS(<A HREF="#CE1L36">CE1L36</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[10]">DF1_q_a[10]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --YC1_data_reg[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[6] at FF_X24_Y8_N53
<P> --register power-up is low

<P><A NAME="YC1_data_reg[6]">YC1_data_reg[6]</A> = DFFEAS(<A HREF="#YC1L23">YC1L23</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#NC8_rp_valid">NC8_rp_valid</A>,  ,  , <A HREF="#YC1L2">YC1L2</A>,  );


<P> --QC3_av_readdata_pre[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] at FF_X22_Y7_N17
<P> --register power-up is low

<P><A NAME="QC3_av_readdata_pre[6]">QC3_av_readdata_pre[6]</A> = DFFEAS(<A HREF="#QC3L15">QC3L15</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#KC2_q_b[6]">KC2_q_b[6]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --S1_readdata[6] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[6] at FF_X19_Y11_N55
<P> --register power-up is low

<P><A NAME="S1_readdata[6]">S1_readdata[6]</A> = DFFEAS(<A HREF="#S1L62">S1L62</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>,  ,  , <A HREF="#S1L41">S1L41</A>,  );


<P> --YC1_data_reg[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[5] at FF_X24_Y8_N58
<P> --register power-up is low

<P><A NAME="YC1_data_reg[5]">YC1_data_reg[5]</A> = DFFEAS(<A HREF="#YC1L24">YC1L24</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#NC8_rp_valid">NC8_rp_valid</A>,  ,  , <A HREF="#YC1L2">YC1L2</A>,  );


<P> --QC3_av_readdata_pre[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] at FF_X22_Y7_N25
<P> --register power-up is low

<P><A NAME="QC3_av_readdata_pre[5]">QC3_av_readdata_pre[5]</A> = DFFEAS(<A HREF="#QC3L13">QC3L13</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#KC2_q_b[5]">KC2_q_b[5]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --S1_readdata[5] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[5] at FF_X19_Y11_N52
<P> --register power-up is low

<P><A NAME="S1_readdata[5]">S1_readdata[5]</A> = DFFEAS(<A HREF="#S1L63">S1L63</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>,  ,  , <A HREF="#S1L41">S1L41</A>,  );


<P> --CE1_readdata[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9] at FF_X15_Y8_N20
<P> --register power-up is low

<P><A NAME="CE1_readdata[9]">CE1_readdata[9]</A> = DFFEAS(<A HREF="#CE1L34">CE1L34</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[9]">DF1_q_a[9]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --CE1_readdata[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24] at FF_X15_Y8_N40
<P> --register power-up is low

<P><A NAME="CE1_readdata[24]">CE1_readdata[24]</A> = DFFEAS(<A HREF="#CE1L64">CE1L64</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[24]">DF1_q_a[24]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --S1_readdata[20] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[20] at FF_X21_Y10_N14
<P> --register power-up is low

<P><A NAME="S1_readdata[20]">S1_readdata[20]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>, <A HREF="#JB1_right_channel_fifo_write_space[4]">JB1_right_channel_fifo_write_space[4]</A>,  , <A HREF="#S1L56">S1L56</A>, VCC);


<P> --QC3_av_readdata_pre[20] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] at FF_X11_Y8_N43
<P> --register power-up is low

<P><A NAME="QC3_av_readdata_pre[20]">QC3_av_readdata_pre[20]</A> = DFFEAS(<A HREF="#V1L30">V1L30</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#MC2_counter_reg_bit[4]">MC2_counter_reg_bit[4]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --ZD1_av_ld_byte3_data[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4] at FF_X27_Y10_N13
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte3_data[4]">ZD1_av_ld_byte3_data[4]</A> = DFFEAS(<A HREF="#HD1L56">HD1L56</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , !<A HREF="#ZD1L1094">ZD1L1094</A>, <A HREF="#ZD1L963">ZD1L963</A>,  ,  , <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>);


<P> --CE1_readdata[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21] at FF_X15_Y8_N28
<P> --register power-up is low

<P><A NAME="CE1_readdata[21]">CE1_readdata[21]</A> = DFFEAS(<A HREF="#CE1L58">CE1L58</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[21]">DF1_q_a[21]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --ZD1_d_writedata[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21] at FF_X37_Y13_N8
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[21]">ZD1_d_writedata[21]</A> = DFFEAS(<A HREF="#ZD1L1145">ZD1L1145</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[21]">EE2_q_b[21]</A>,  ,  , <A HREF="#ZD1L599">ZD1L599</A>);


<P> --CE1_readdata[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29] at FF_X10_Y8_N55
<P> --register power-up is low

<P><A NAME="CE1_readdata[29]">CE1_readdata[29]</A> = DFFEAS(<A HREF="#CE1L74">CE1L74</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[29]">DF1_q_a[29]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --S1_readdata[25] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[25] at FF_X21_Y10_N23
<P> --register power-up is low

<P><A NAME="S1_readdata[25]">S1_readdata[25]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>, <A HREF="#JB1_left_channel_fifo_write_space[1]">JB1_left_channel_fifo_write_space[1]</A>,  , <A HREF="#S1L56">S1L56</A>, VCC);


<P> --S1_readdata[21] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[21] at FF_X21_Y9_N50
<P> --register power-up is low

<P><A NAME="S1_readdata[21]">S1_readdata[21]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>, <A HREF="#JB1_right_channel_fifo_write_space[5]">JB1_right_channel_fifo_write_space[5]</A>,  , <A HREF="#S1L56">S1L56</A>, VCC);


<P> --QC3_av_readdata_pre[21] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] at FF_X11_Y8_N46
<P> --register power-up is low

<P><A NAME="QC3_av_readdata_pre[21]">QC3_av_readdata_pre[21]</A> = DFFEAS(<A HREF="#V1L34">V1L34</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#MC2_counter_reg_bit[5]">MC2_counter_reg_bit[5]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --ZD1_av_ld_byte3_data[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5] at FF_X27_Y10_N43
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte3_data[5]">ZD1_av_ld_byte3_data[5]</A> = DFFEAS(<A HREF="#HD1L57">HD1L57</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , !<A HREF="#ZD1L1094">ZD1L1094</A>, <A HREF="#ZD1L963">ZD1L963</A>,  ,  , <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>);


<P> --CE1_readdata[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25] at FF_X15_Y8_N55
<P> --register power-up is low

<P><A NAME="CE1_readdata[25]">CE1_readdata[25]</A> = DFFEAS(<A HREF="#CE1L66">CE1L66</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[25]">DF1_q_a[25]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --S1_readdata[18] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[18] at FF_X21_Y10_N26
<P> --register power-up is low

<P><A NAME="S1_readdata[18]">S1_readdata[18]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>, <A HREF="#JB1_right_channel_fifo_write_space[2]">JB1_right_channel_fifo_write_space[2]</A>,  , <A HREF="#S1L56">S1L56</A>, VCC);


<P> --QC3_av_readdata_pre[18] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] at FF_X11_Y8_N37
<P> --register power-up is low

<P><A NAME="QC3_av_readdata_pre[18]">QC3_av_readdata_pre[18]</A> = DFFEAS(<A HREF="#V1L38">V1L38</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#MC2_counter_reg_bit[2]">MC2_counter_reg_bit[2]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --CE1_readdata[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22] at FF_X15_Y8_N4
<P> --register power-up is low

<P><A NAME="CE1_readdata[22]">CE1_readdata[22]</A> = DFFEAS(<A HREF="#CE1L60">CE1L60</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[22]">DF1_q_a[22]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --ZD1_d_writedata[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22] at FF_X37_Y13_N28
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[22]">ZD1_d_writedata[22]</A> = DFFEAS(<A HREF="#ZD1L1147">ZD1L1147</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[22]">EE2_q_b[22]</A>,  ,  , <A HREF="#ZD1L599">ZD1L599</A>);


<P> --S1_readdata[19] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[19] at FF_X21_Y10_N17
<P> --register power-up is low

<P><A NAME="S1_readdata[19]">S1_readdata[19]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>, <A HREF="#JB1_right_channel_fifo_write_space[3]">JB1_right_channel_fifo_write_space[3]</A>,  , <A HREF="#S1L56">S1L56</A>, VCC);


<P> --QC3_av_readdata_pre[19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] at FF_X11_Y8_N40
<P> --register power-up is low

<P><A NAME="QC3_av_readdata_pre[19]">QC3_av_readdata_pre[19]</A> = DFFEAS(<A HREF="#V1L42">V1L42</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#MC2_counter_reg_bit[3]">MC2_counter_reg_bit[3]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --ZD1_av_ld_byte3_data[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3] at FF_X23_Y9_N13
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte3_data[3]">ZD1_av_ld_byte3_data[3]</A> = DFFEAS(<A HREF="#HD1L59">HD1L59</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , !<A HREF="#ZD1L1094">ZD1L1094</A>, <A HREF="#ZD1L963">ZD1L963</A>,  ,  , <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>);


<P> --CE1_readdata[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23] at FF_X15_Y8_N1
<P> --register power-up is low

<P><A NAME="CE1_readdata[23]">CE1_readdata[23]</A> = DFFEAS(<A HREF="#CE1L62">CE1L62</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[23]">DF1_q_a[23]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --ZD1_d_writedata[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23] at FF_X37_Y13_N58
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[23]">ZD1_d_writedata[23]</A> = DFFEAS(<A HREF="#ZD1L1149">ZD1L1149</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[23]">EE2_q_b[23]</A>,  ,  , <A HREF="#ZD1L599">ZD1L599</A>);


<P> --S1_readdata[22] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[22] at FF_X21_Y9_N56
<P> --register power-up is low

<P><A NAME="S1_readdata[22]">S1_readdata[22]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>, <A HREF="#JB1_right_channel_fifo_write_space[6]">JB1_right_channel_fifo_write_space[6]</A>,  , <A HREF="#S1L56">S1L56</A>, VCC);


<P> --QC3_av_readdata_pre[22] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] at FF_X11_Y8_N49
<P> --register power-up is low

<P><A NAME="QC3_av_readdata_pre[22]">QC3_av_readdata_pre[22]</A> = DFFEAS(<A HREF="#V1L46">V1L46</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#JC2_b_full">JC2_b_full</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --ZD1_av_ld_byte3_data[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6] at FF_X27_Y10_N49
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte3_data[6]">ZD1_av_ld_byte3_data[6]</A> = DFFEAS(<A HREF="#HD1L60">HD1L60</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , !<A HREF="#ZD1L1094">ZD1L1094</A>, <A HREF="#ZD1L963">ZD1L963</A>,  ,  , <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>);


<P> --CE1_readdata[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26] at FF_X10_Y8_N16
<P> --register power-up is low

<P><A NAME="CE1_readdata[26]">CE1_readdata[26]</A> = DFFEAS(<A HREF="#CE1L68">CE1L68</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[26]">DF1_q_a[26]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --S1_readdata[23] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[23] at FF_X21_Y9_N29
<P> --register power-up is low

<P><A NAME="S1_readdata[23]">S1_readdata[23]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>, <A HREF="#JB1_right_channel_fifo_write_space[7]">JB1_right_channel_fifo_write_space[7]</A>,  , <A HREF="#S1L56">S1L56</A>, VCC);


<P> --ZD1_av_ld_byte3_data[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7] at FF_X27_Y10_N56
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte3_data[7]">ZD1_av_ld_byte3_data[7]</A> = DFFEAS(<A HREF="#HD1L62">HD1L62</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , !<A HREF="#ZD1L1094">ZD1L1094</A>, <A HREF="#ZD1L963">ZD1L963</A>,  ,  , <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>);


<P> --CE1_readdata[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27] at FF_X10_Y8_N58
<P> --register power-up is low

<P><A NAME="CE1_readdata[27]">CE1_readdata[27]</A> = DFFEAS(<A HREF="#CE1L70">CE1L70</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[27]">DF1_q_a[27]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --ZD1_E_shift_rot_result[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29] at FF_X34_Y14_N43
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[29]">ZD1_E_shift_rot_result[29]</A> = DFFEAS(<A HREF="#ZD1L517">ZD1L517</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[29]">ZD1_E_src1[29]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --CE1_readdata[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30] at FF_X15_Y8_N37
<P> --register power-up is low

<P><A NAME="CE1_readdata[30]">CE1_readdata[30]</A> = DFFEAS(<A HREF="#CE1L76">CE1L76</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[30]">DF1_q_a[30]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --S1_readdata[26] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[26] at FF_X21_Y10_N56
<P> --register power-up is low

<P><A NAME="S1_readdata[26]">S1_readdata[26]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>, <A HREF="#JB1_left_channel_fifo_write_space[2]">JB1_left_channel_fifo_write_space[2]</A>,  , <A HREF="#S1L56">S1L56</A>, VCC);


<P> --S1_readdata[24] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[24] at FF_X21_Y10_N59
<P> --register power-up is low

<P><A NAME="S1_readdata[24]">S1_readdata[24]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>, <A HREF="#JB1_left_channel_fifo_write_space[0]">JB1_left_channel_fifo_write_space[0]</A>,  , <A HREF="#S1L56">S1L56</A>, VCC);


<P> --CE1_readdata[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28] at FF_X15_Y8_N58
<P> --register power-up is low

<P><A NAME="CE1_readdata[28]">CE1_readdata[28]</A> = DFFEAS(<A HREF="#CE1L72">CE1L72</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[28]">DF1_q_a[28]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --CE1_readdata[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17] at FF_X15_Y8_N46
<P> --register power-up is low

<P><A NAME="CE1_readdata[17]">CE1_readdata[17]</A> = DFFEAS(<A HREF="#CE1L50">CE1L50</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[17]">DF1_q_a[17]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --YC1_data_reg[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[13] at FF_X24_Y8_N40
<P> --register power-up is low

<P><A NAME="YC1_data_reg[13]">YC1_data_reg[13]</A> = DFFEAS(<A HREF="#YC1L25">YC1L25</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#NC8_rp_valid">NC8_rp_valid</A>,  ,  , <A HREF="#YC1L2">YC1L2</A>,  );


<P> --S1_readdata[13] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[13] at FF_X19_Y11_N43
<P> --register power-up is low

<P><A NAME="S1_readdata[13]">S1_readdata[13]</A> = DFFEAS(<A HREF="#S1L64">S1L64</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>,  ,  , <A HREF="#S1L41">S1L41</A>,  );


<P> --CE1_readdata[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19] at FF_X15_Y8_N44
<P> --register power-up is low

<P><A NAME="CE1_readdata[19]">CE1_readdata[19]</A> = DFFEAS(<A HREF="#CE1L54">CE1L54</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[19]">DF1_q_a[19]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --ZD1_d_writedata[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19] at FF_X37_Y13_N37
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[19]">ZD1_d_writedata[19]</A> = DFFEAS(<A HREF="#ZD1L1141">ZD1L1141</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[19]">EE2_q_b[19]</A>,  ,  , <A HREF="#ZD1L599">ZD1L599</A>);


<P> --CE1_readdata[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18] at FF_X10_Y8_N11
<P> --register power-up is low

<P><A NAME="CE1_readdata[18]">CE1_readdata[18]</A> = DFFEAS(<A HREF="#CE1L52">CE1L52</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[18]">DF1_q_a[18]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --ZD1_d_writedata[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18] at FF_X37_Y13_N34
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[18]">ZD1_d_writedata[18]</A> = DFFEAS(<A HREF="#ZD1L1139">ZD1L1139</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[18]">EE2_q_b[18]</A>,  ,  , <A HREF="#ZD1L599">ZD1L599</A>);


<P> --YC1_data_reg[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[14] at FF_X27_Y9_N29
<P> --register power-up is low

<P><A NAME="YC1_data_reg[14]">YC1_data_reg[14]</A> = DFFEAS(<A HREF="#YC1L26">YC1L26</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#NC8_rp_valid">NC8_rp_valid</A>,  ,  , <A HREF="#YC1L2">YC1L2</A>,  );


<P> --S1_readdata[14] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[14] at FF_X19_Y11_N16
<P> --register power-up is low

<P><A NAME="S1_readdata[14]">S1_readdata[14]</A> = DFFEAS(<A HREF="#S1L65">S1L65</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>,  ,  , <A HREF="#S1L41">S1L41</A>,  );


<P> --CE1_readdata[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20] at FF_X15_Y8_N22
<P> --register power-up is low

<P><A NAME="CE1_readdata[20]">CE1_readdata[20]</A> = DFFEAS(<A HREF="#CE1L56">CE1L56</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[20]">DF1_q_a[20]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --ZD1_d_writedata[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20] at FF_X37_Y11_N16
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[20]">ZD1_d_writedata[20]</A> = DFFEAS(<A HREF="#ZD1L1143">ZD1L1143</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[20]">EE2_q_b[20]</A>,  ,  , <A HREF="#ZD1L599">ZD1L599</A>);


<P> --YC1_data_reg[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[15] at FF_X27_Y9_N47
<P> --register power-up is low

<P><A NAME="YC1_data_reg[15]">YC1_data_reg[15]</A> = DFFEAS(<A HREF="#YC1L27">YC1L27</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#NC8_rp_valid">NC8_rp_valid</A>,  ,  , <A HREF="#YC1L2">YC1L2</A>,  );


<P> --S1_readdata[15] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[15] at FF_X19_Y11_N7
<P> --register power-up is low

<P><A NAME="S1_readdata[15]">S1_readdata[15]</A> = DFFEAS(<A HREF="#S1L66">S1L66</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>,  ,  , <A HREF="#S1L41">S1L41</A>,  );


<P> --QC3_av_readdata_pre[17] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] at FF_X11_Y8_N34
<P> --register power-up is low

<P><A NAME="QC3_av_readdata_pre[17]">QC3_av_readdata_pre[17]</A> = DFFEAS(<A HREF="#V1L50">V1L50</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#MC2_counter_reg_bit[1]">MC2_counter_reg_bit[1]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --S1_readdata[17] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[17] at FF_X21_Y9_N32
<P> --register power-up is low

<P><A NAME="S1_readdata[17]">S1_readdata[17]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>, <A HREF="#JB1_right_channel_fifo_write_space[1]">JB1_right_channel_fifo_write_space[1]</A>,  , <A HREF="#S1L56">S1L56</A>, VCC);


<P> --T1_readdata[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[17] at FF_X16_Y7_N52
<P> --register power-up is low

<P><A NAME="T1_readdata[17]">T1_readdata[17]</A> = DFFEAS(<A HREF="#T1L101">T1L101</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L89">T1L89</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --CE1_readdata[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7] at FF_X10_Y8_N7
<P> --register power-up is low

<P><A NAME="CE1_readdata[7]">CE1_readdata[7]</A> = DFFEAS(<A HREF="#CE1L30">CE1L30</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[7]">DF1_q_a[7]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --CE1_readdata[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6] at FF_X10_Y8_N31
<P> --register power-up is low

<P><A NAME="CE1_readdata[6]">CE1_readdata[6]</A> = DFFEAS(<A HREF="#CE1L28">CE1L28</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[6]">DF1_q_a[6]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --QC3_av_readdata_pre[16] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] at FF_X11_Y8_N31
<P> --register power-up is low

<P><A NAME="QC3_av_readdata_pre[16]">QC3_av_readdata_pre[16]</A> = DFFEAS(<A HREF="#V1L54">V1L54</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#MC2_counter_reg_bit[0]">MC2_counter_reg_bit[0]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --S1_readdata[16] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[16] at FF_X21_Y9_N2
<P> --register power-up is low

<P><A NAME="S1_readdata[16]">S1_readdata[16]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>, <A HREF="#JB1_right_channel_fifo_write_space[0]">JB1_right_channel_fifo_write_space[0]</A>,  , <A HREF="#S1L56">S1L56</A>, VCC);


<P> --T1_readdata[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[16] at FF_X16_Y7_N31
<P> --register power-up is low

<P><A NAME="T1_readdata[16]">T1_readdata[16]</A> = DFFEAS(<A HREF="#T1L102">T1L102</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L89">T1L89</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --YC1_data_reg[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[7] at FF_X24_Y8_N8
<P> --register power-up is low

<P><A NAME="YC1_data_reg[7]">YC1_data_reg[7]</A> = DFFEAS(<A HREF="#YC1L28">YC1L28</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#NC8_rp_valid">NC8_rp_valid</A>,  ,  , <A HREF="#YC1L2">YC1L2</A>,  );


<P> --QC3_av_readdata_pre[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] at FF_X22_Y7_N29
<P> --register power-up is low

<P><A NAME="QC3_av_readdata_pre[7]">QC3_av_readdata_pre[7]</A> = DFFEAS(<A HREF="#QC3L17">QC3L17</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#KC2_q_b[7]">KC2_q_b[7]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --S1_readdata[7] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[7] at FF_X19_Y11_N28
<P> --register power-up is low

<P><A NAME="S1_readdata[7]">S1_readdata[7]</A> = DFFEAS(<A HREF="#S1L67">S1L67</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>,  ,  , <A HREF="#S1L41">S1L41</A>,  );


<P> --YC1_data_reg[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[8] at FF_X27_Y9_N17
<P> --register power-up is low

<P><A NAME="YC1_data_reg[8]">YC1_data_reg[8]</A> = DFFEAS(<A HREF="#YC1L29">YC1L29</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#NC8_rp_valid">NC8_rp_valid</A>,  ,  , <A HREF="#YC1L2">YC1L2</A>,  );


<P> --S1_readdata[8] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[8] at FF_X17_Y11_N49
<P> --register power-up is low

<P><A NAME="S1_readdata[8]">S1_readdata[8]</A> = DFFEAS(<A HREF="#S1L68">S1L68</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>,  ,  , <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  );


<P> --T1_readdata[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[8] at FF_X16_Y8_N7
<P> --register power-up is low

<P><A NAME="T1_readdata[8]">T1_readdata[8]</A> = DFFEAS(<A HREF="#T1L112">T1L112</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --YC1_data_reg[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[9] at FF_X27_Y9_N23
<P> --register power-up is low

<P><A NAME="YC1_data_reg[9]">YC1_data_reg[9]</A> = DFFEAS(<A HREF="#YC1L30">YC1L30</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#NC8_rp_valid">NC8_rp_valid</A>,  ,  , <A HREF="#YC1L2">YC1L2</A>,  );


<P> --S1_readdata[9] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[9] at FF_X17_Y11_N7
<P> --register power-up is low

<P><A NAME="S1_readdata[9]">S1_readdata[9]</A> = DFFEAS(<A HREF="#S1L69">S1L69</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>,  ,  , <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  );


<P> --YC1_data_reg[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[10] at FF_X27_Y9_N53
<P> --register power-up is low

<P><A NAME="YC1_data_reg[10]">YC1_data_reg[10]</A> = DFFEAS(<A HREF="#YC1L31">YC1L31</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#NC8_rp_valid">NC8_rp_valid</A>,  ,  , <A HREF="#YC1L2">YC1L2</A>,  );


<P> --S1_readdata[10] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[10] at FF_X19_Y11_N19
<P> --register power-up is low

<P><A NAME="S1_readdata[10]">S1_readdata[10]</A> = DFFEAS(<A HREF="#S1L70">S1L70</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>,  ,  , <A HREF="#S1L41">S1L41</A>,  );


<P> --YC1_data_reg[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[11] at FF_X27_Y9_N35
<P> --register power-up is low

<P><A NAME="YC1_data_reg[11]">YC1_data_reg[11]</A> = DFFEAS(<A HREF="#YC1L32">YC1L32</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#NC8_rp_valid">NC8_rp_valid</A>,  ,  , <A HREF="#YC1L2">YC1L2</A>,  );


<P> --S1_readdata[11] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[11] at FF_X19_Y11_N22
<P> --register power-up is low

<P><A NAME="S1_readdata[11]">S1_readdata[11]</A> = DFFEAS(<A HREF="#S1L71">S1L71</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>,  ,  , <A HREF="#S1L41">S1L41</A>,  );


<P> --YC1_data_reg[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[12] at FF_X24_Y8_N29
<P> --register power-up is low

<P><A NAME="YC1_data_reg[12]">YC1_data_reg[12]</A> = DFFEAS(<A HREF="#YC1L33">YC1L33</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#NC8_rp_valid">NC8_rp_valid</A>,  ,  , <A HREF="#YC1L2">YC1L2</A>,  );


<P> --S1_readdata[12] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[12] at FF_X19_Y11_N37
<P> --register power-up is low

<P><A NAME="S1_readdata[12]">S1_readdata[12]</A> = DFFEAS(<A HREF="#S1L72">S1L72</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>,  ,  , <A HREF="#S1L41">S1L41</A>,  );


<P> --T1_s_serial_transfer.STATE_2_WRITE_TRANSFER is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_2_WRITE_TRANSFER at FF_X16_Y8_N52
<P> --register power-up is low

<P><A NAME="T1_s_serial_transfer.STATE_2_WRITE_TRANSFER">T1_s_serial_transfer.STATE_2_WRITE_TRANSFER</A> = DFFEAS(<A HREF="#T1L6">T1L6</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --ZD1L218 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117 at LABCELL_X35_Y14_N36
<P><A NAME="ZD1L218_adder_eqn">ZD1L218_adder_eqn</A> = ( !<A HREF="#ZD1_E_invert_arith_src_msb">ZD1_E_invert_arith_src_msb</A> $ (!<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (<A HREF="#ZD1_E_src2[31]">ZD1_E_src2[31]</A>)) ) + ( !<A HREF="#ZD1_E_invert_arith_src_msb">ZD1_E_invert_arith_src_msb</A> $ (!<A HREF="#ZD1_E_src1[31]">ZD1_E_src1[31]</A>) ) + ( <A HREF="#ZD1L223">ZD1L223</A> );
<P><A NAME="ZD1L218">ZD1L218</A> = SUM(<A HREF="#ZD1L218_adder_eqn">ZD1L218_adder_eqn</A>);

<P> --ZD1L219 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118 at LABCELL_X35_Y14_N36
<P><A NAME="ZD1L219_adder_eqn">ZD1L219_adder_eqn</A> = ( !<A HREF="#ZD1_E_invert_arith_src_msb">ZD1_E_invert_arith_src_msb</A> $ (!<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (<A HREF="#ZD1_E_src2[31]">ZD1_E_src2[31]</A>)) ) + ( !<A HREF="#ZD1_E_invert_arith_src_msb">ZD1_E_invert_arith_src_msb</A> $ (!<A HREF="#ZD1_E_src1[31]">ZD1_E_src1[31]</A>) ) + ( <A HREF="#ZD1L223">ZD1L223</A> );
<P><A NAME="ZD1L219">ZD1L219</A> = CARRY(<A HREF="#ZD1L219_adder_eqn">ZD1L219_adder_eqn</A>);


<P> --VE1_sr[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17] at FF_X3_Y6_N38
<P> --register power-up is low

<P><A NAME="VE1_sr[17]">VE1_sr[17]</A> = DFFEAS(<A HREF="#VE1L68">VE1L68</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L30">VE1L30</A>,  ,  , <A HREF="#VE1L31">VE1L31</A>,  );


<P> --SE1_MonAReg[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] at FF_X7_Y6_N14
<P> --register power-up is low

<P><A NAME="SE1_MonAReg[10]">SE1_MonAReg[10]</A> = DFFEAS(<A HREF="#SE1L3">SE1L3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1L68">UE1L68</A>, <A HREF="#UE1_jdo[17]">UE1_jdo[17]</A>,  ,  , <A HREF="#UE1_take_action_ocimem_a">UE1_take_action_ocimem_a</A>);


<P> --SE1L19 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17 at LABCELL_X7_Y6_N51
<P><A NAME="SE1L19_adder_eqn">SE1L19_adder_eqn</A> = ( <A HREF="#SE1_MonAReg[9]">SE1_MonAReg[9]</A> ) + ( GND ) + ( <A HREF="#SE1L36">SE1L36</A> );
<P><A NAME="SE1L19">SE1L19</A> = SUM(<A HREF="#SE1L19_adder_eqn">SE1L19_adder_eqn</A>);

<P> --SE1L20 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18 at LABCELL_X7_Y6_N51
<P><A NAME="SE1L20_adder_eqn">SE1L20_adder_eqn</A> = ( <A HREF="#SE1_MonAReg[9]">SE1_MonAReg[9]</A> ) + ( GND ) + ( <A HREF="#SE1L36">SE1L36</A> );
<P><A NAME="SE1L20">SE1L20</A> = CARRY(<A HREF="#SE1L20_adder_eqn">SE1L20_adder_eqn</A>);


<P> --PC8_mem[3][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][87] at FF_X23_Y7_N52
<P> --register power-up is low

<P><A NAME="PC8_mem[3][87]">PC8_mem[3][87]</A> = DFFEAS(<A HREF="#PC8L41">PC8L41</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L4">PC8L4</A>, <A HREF="#PC8_mem[4][87]">PC8_mem[4][87]</A>,  ,  , <A HREF="#PC8_mem_used[4]">PC8_mem_used[4]</A>);


<P> --PC8_mem[3][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][19] at FF_X23_Y7_N7
<P> --register power-up is low

<P><A NAME="PC8_mem[3][19]">PC8_mem[3][19]</A> = DFFEAS(<A HREF="#PC8L37">PC8L37</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L4">PC8L4</A>, <A HREF="#PC8_mem[4][19]">PC8_mem[4][19]</A>,  ,  , <A HREF="#PC8_mem_used[4]">PC8_mem_used[4]</A>);


<P> --KD8_burst_uncompress_address_offset[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] at FF_X23_Y8_N32
<P> --register power-up is low

<P><A NAME="KD8_burst_uncompress_address_offset[0]">KD8_burst_uncompress_address_offset[0]</A> = DFFEAS(<A HREF="#KD8L6">KD8L6</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#NC8L2">NC8L2</A>, <A HREF="#A1L360">A1L360</A>,  ,  , !<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A>);


<P> --PC8_mem[3][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][88] at FF_X23_Y7_N13
<P> --register power-up is low

<P><A NAME="PC8_mem[3][88]">PC8_mem[3][88]</A> = DFFEAS(<A HREF="#PC8L43">PC8L43</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L4">PC8L4</A>, <A HREF="#PC8_mem[4][88]">PC8_mem[4][88]</A>,  ,  , <A HREF="#PC8_mem_used[4]">PC8_mem_used[4]</A>);


<P> --PC9_out_payload[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[0] at M10K_X26_Y4_N0
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 8, Port A Width: 40, Port B Depth: 8, Port B Width: 40
<P> --Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A> = BUS(<A HREF="#X1_za_data[0]">X1_za_data[0]</A>, <A HREF="#X1_za_data[1]">X1_za_data[1]</A>, <A HREF="#X1_za_data[2]">X1_za_data[2]</A>, <A HREF="#X1_za_data[3]">X1_za_data[3]</A>, <A HREF="#X1_za_data[4]">X1_za_data[4]</A>, <A HREF="#X1_za_data[5]">X1_za_data[5]</A>, <A HREF="#X1_za_data[6]">X1_za_data[6]</A>, <A HREF="#X1_za_data[7]">X1_za_data[7]</A>, <A HREF="#X1_za_data[8]">X1_za_data[8]</A>, <A HREF="#X1_za_data[9]">X1_za_data[9]</A>, <A HREF="#X1_za_data[10]">X1_za_data[10]</A>, <A HREF="#X1_za_data[11]">X1_za_data[11]</A>, <A HREF="#X1_za_data[12]">X1_za_data[12]</A>, <A HREF="#X1_za_data[13]">X1_za_data[13]</A>, <A HREF="#X1_za_data[14]">X1_za_data[14]</A>, <A HREF="#X1_za_data[15]">X1_za_data[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A> = BUS(<A HREF="#PC9_wr_ptr[0]">PC9_wr_ptr[0]</A>, <A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A>, <A HREF="#PC9_wr_ptr[2]">PC9_wr_ptr[2]</A>);
<P><A NAME="PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A> = BUS(<A HREF="#PC9L11">PC9L11</A>, <A HREF="#PC9L12">PC9L12</A>, <A HREF="#PC9L13">PC9L13</A>);
<P><A NAME="PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A> = <A HREF="#PC9_write">PC9_write</A>;
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A> = <A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A>;
<P><A NAME="PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A> = <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>;
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A>, , <A HREF="#PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A>, , <A HREF="#PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A>, , , , <A HREF="#PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A>, );
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A>, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
<P><A NAME="PC9_out_payload[0]">PC9_out_payload[0]</A> = <A HREF="#PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A>[0];

<P> --PC9_out_payload[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[15] at M10K_X26_Y4_N0
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A> = BUS(<A HREF="#X1_za_data[0]">X1_za_data[0]</A>, <A HREF="#X1_za_data[1]">X1_za_data[1]</A>, <A HREF="#X1_za_data[2]">X1_za_data[2]</A>, <A HREF="#X1_za_data[3]">X1_za_data[3]</A>, <A HREF="#X1_za_data[4]">X1_za_data[4]</A>, <A HREF="#X1_za_data[5]">X1_za_data[5]</A>, <A HREF="#X1_za_data[6]">X1_za_data[6]</A>, <A HREF="#X1_za_data[7]">X1_za_data[7]</A>, <A HREF="#X1_za_data[8]">X1_za_data[8]</A>, <A HREF="#X1_za_data[9]">X1_za_data[9]</A>, <A HREF="#X1_za_data[10]">X1_za_data[10]</A>, <A HREF="#X1_za_data[11]">X1_za_data[11]</A>, <A HREF="#X1_za_data[12]">X1_za_data[12]</A>, <A HREF="#X1_za_data[13]">X1_za_data[13]</A>, <A HREF="#X1_za_data[14]">X1_za_data[14]</A>, <A HREF="#X1_za_data[15]">X1_za_data[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A> = BUS(<A HREF="#PC9_wr_ptr[0]">PC9_wr_ptr[0]</A>, <A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A>, <A HREF="#PC9_wr_ptr[2]">PC9_wr_ptr[2]</A>);
<P><A NAME="PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A> = BUS(<A HREF="#PC9L11">PC9L11</A>, <A HREF="#PC9L12">PC9L12</A>, <A HREF="#PC9L13">PC9L13</A>);
<P><A NAME="PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A> = <A HREF="#PC9_write">PC9_write</A>;
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A> = <A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A>;
<P><A NAME="PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A> = <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>;
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A>, , <A HREF="#PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A>, , <A HREF="#PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A>, , , , <A HREF="#PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A>, );
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A>, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
<P><A NAME="PC9_out_payload[15]">PC9_out_payload[15]</A> = <A HREF="#PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A>[15];

<P> --PC9_out_payload[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[14] at M10K_X26_Y4_N0
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A> = BUS(<A HREF="#X1_za_data[0]">X1_za_data[0]</A>, <A HREF="#X1_za_data[1]">X1_za_data[1]</A>, <A HREF="#X1_za_data[2]">X1_za_data[2]</A>, <A HREF="#X1_za_data[3]">X1_za_data[3]</A>, <A HREF="#X1_za_data[4]">X1_za_data[4]</A>, <A HREF="#X1_za_data[5]">X1_za_data[5]</A>, <A HREF="#X1_za_data[6]">X1_za_data[6]</A>, <A HREF="#X1_za_data[7]">X1_za_data[7]</A>, <A HREF="#X1_za_data[8]">X1_za_data[8]</A>, <A HREF="#X1_za_data[9]">X1_za_data[9]</A>, <A HREF="#X1_za_data[10]">X1_za_data[10]</A>, <A HREF="#X1_za_data[11]">X1_za_data[11]</A>, <A HREF="#X1_za_data[12]">X1_za_data[12]</A>, <A HREF="#X1_za_data[13]">X1_za_data[13]</A>, <A HREF="#X1_za_data[14]">X1_za_data[14]</A>, <A HREF="#X1_za_data[15]">X1_za_data[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A> = BUS(<A HREF="#PC9_wr_ptr[0]">PC9_wr_ptr[0]</A>, <A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A>, <A HREF="#PC9_wr_ptr[2]">PC9_wr_ptr[2]</A>);
<P><A NAME="PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A> = BUS(<A HREF="#PC9L11">PC9L11</A>, <A HREF="#PC9L12">PC9L12</A>, <A HREF="#PC9L13">PC9L13</A>);
<P><A NAME="PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A> = <A HREF="#PC9_write">PC9_write</A>;
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A> = <A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A>;
<P><A NAME="PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A> = <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>;
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A>, , <A HREF="#PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A>, , <A HREF="#PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A>, , , , <A HREF="#PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A>, );
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A>, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
<P><A NAME="PC9_out_payload[14]">PC9_out_payload[14]</A> = <A HREF="#PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A>[14];

<P> --PC9_out_payload[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[13] at M10K_X26_Y4_N0
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A> = BUS(<A HREF="#X1_za_data[0]">X1_za_data[0]</A>, <A HREF="#X1_za_data[1]">X1_za_data[1]</A>, <A HREF="#X1_za_data[2]">X1_za_data[2]</A>, <A HREF="#X1_za_data[3]">X1_za_data[3]</A>, <A HREF="#X1_za_data[4]">X1_za_data[4]</A>, <A HREF="#X1_za_data[5]">X1_za_data[5]</A>, <A HREF="#X1_za_data[6]">X1_za_data[6]</A>, <A HREF="#X1_za_data[7]">X1_za_data[7]</A>, <A HREF="#X1_za_data[8]">X1_za_data[8]</A>, <A HREF="#X1_za_data[9]">X1_za_data[9]</A>, <A HREF="#X1_za_data[10]">X1_za_data[10]</A>, <A HREF="#X1_za_data[11]">X1_za_data[11]</A>, <A HREF="#X1_za_data[12]">X1_za_data[12]</A>, <A HREF="#X1_za_data[13]">X1_za_data[13]</A>, <A HREF="#X1_za_data[14]">X1_za_data[14]</A>, <A HREF="#X1_za_data[15]">X1_za_data[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A> = BUS(<A HREF="#PC9_wr_ptr[0]">PC9_wr_ptr[0]</A>, <A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A>, <A HREF="#PC9_wr_ptr[2]">PC9_wr_ptr[2]</A>);
<P><A NAME="PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A> = BUS(<A HREF="#PC9L11">PC9L11</A>, <A HREF="#PC9L12">PC9L12</A>, <A HREF="#PC9L13">PC9L13</A>);
<P><A NAME="PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A> = <A HREF="#PC9_write">PC9_write</A>;
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A> = <A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A>;
<P><A NAME="PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A> = <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>;
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A>, , <A HREF="#PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A>, , <A HREF="#PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A>, , , , <A HREF="#PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A>, );
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A>, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
<P><A NAME="PC9_out_payload[13]">PC9_out_payload[13]</A> = <A HREF="#PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A>[13];

<P> --PC9_out_payload[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[12] at M10K_X26_Y4_N0
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A> = BUS(<A HREF="#X1_za_data[0]">X1_za_data[0]</A>, <A HREF="#X1_za_data[1]">X1_za_data[1]</A>, <A HREF="#X1_za_data[2]">X1_za_data[2]</A>, <A HREF="#X1_za_data[3]">X1_za_data[3]</A>, <A HREF="#X1_za_data[4]">X1_za_data[4]</A>, <A HREF="#X1_za_data[5]">X1_za_data[5]</A>, <A HREF="#X1_za_data[6]">X1_za_data[6]</A>, <A HREF="#X1_za_data[7]">X1_za_data[7]</A>, <A HREF="#X1_za_data[8]">X1_za_data[8]</A>, <A HREF="#X1_za_data[9]">X1_za_data[9]</A>, <A HREF="#X1_za_data[10]">X1_za_data[10]</A>, <A HREF="#X1_za_data[11]">X1_za_data[11]</A>, <A HREF="#X1_za_data[12]">X1_za_data[12]</A>, <A HREF="#X1_za_data[13]">X1_za_data[13]</A>, <A HREF="#X1_za_data[14]">X1_za_data[14]</A>, <A HREF="#X1_za_data[15]">X1_za_data[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A> = BUS(<A HREF="#PC9_wr_ptr[0]">PC9_wr_ptr[0]</A>, <A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A>, <A HREF="#PC9_wr_ptr[2]">PC9_wr_ptr[2]</A>);
<P><A NAME="PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A> = BUS(<A HREF="#PC9L11">PC9L11</A>, <A HREF="#PC9L12">PC9L12</A>, <A HREF="#PC9L13">PC9L13</A>);
<P><A NAME="PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A> = <A HREF="#PC9_write">PC9_write</A>;
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A> = <A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A>;
<P><A NAME="PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A> = <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>;
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A>, , <A HREF="#PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A>, , <A HREF="#PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A>, , , , <A HREF="#PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A>, );
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A>, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
<P><A NAME="PC9_out_payload[12]">PC9_out_payload[12]</A> = <A HREF="#PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A>[12];

<P> --PC9_out_payload[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[11] at M10K_X26_Y4_N0
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A> = BUS(<A HREF="#X1_za_data[0]">X1_za_data[0]</A>, <A HREF="#X1_za_data[1]">X1_za_data[1]</A>, <A HREF="#X1_za_data[2]">X1_za_data[2]</A>, <A HREF="#X1_za_data[3]">X1_za_data[3]</A>, <A HREF="#X1_za_data[4]">X1_za_data[4]</A>, <A HREF="#X1_za_data[5]">X1_za_data[5]</A>, <A HREF="#X1_za_data[6]">X1_za_data[6]</A>, <A HREF="#X1_za_data[7]">X1_za_data[7]</A>, <A HREF="#X1_za_data[8]">X1_za_data[8]</A>, <A HREF="#X1_za_data[9]">X1_za_data[9]</A>, <A HREF="#X1_za_data[10]">X1_za_data[10]</A>, <A HREF="#X1_za_data[11]">X1_za_data[11]</A>, <A HREF="#X1_za_data[12]">X1_za_data[12]</A>, <A HREF="#X1_za_data[13]">X1_za_data[13]</A>, <A HREF="#X1_za_data[14]">X1_za_data[14]</A>, <A HREF="#X1_za_data[15]">X1_za_data[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A> = BUS(<A HREF="#PC9_wr_ptr[0]">PC9_wr_ptr[0]</A>, <A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A>, <A HREF="#PC9_wr_ptr[2]">PC9_wr_ptr[2]</A>);
<P><A NAME="PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A> = BUS(<A HREF="#PC9L11">PC9L11</A>, <A HREF="#PC9L12">PC9L12</A>, <A HREF="#PC9L13">PC9L13</A>);
<P><A NAME="PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A> = <A HREF="#PC9_write">PC9_write</A>;
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A> = <A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A>;
<P><A NAME="PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A> = <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>;
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A>, , <A HREF="#PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A>, , <A HREF="#PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A>, , , , <A HREF="#PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A>, );
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A>, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
<P><A NAME="PC9_out_payload[11]">PC9_out_payload[11]</A> = <A HREF="#PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A>[11];

<P> --PC9_out_payload[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[10] at M10K_X26_Y4_N0
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A> = BUS(<A HREF="#X1_za_data[0]">X1_za_data[0]</A>, <A HREF="#X1_za_data[1]">X1_za_data[1]</A>, <A HREF="#X1_za_data[2]">X1_za_data[2]</A>, <A HREF="#X1_za_data[3]">X1_za_data[3]</A>, <A HREF="#X1_za_data[4]">X1_za_data[4]</A>, <A HREF="#X1_za_data[5]">X1_za_data[5]</A>, <A HREF="#X1_za_data[6]">X1_za_data[6]</A>, <A HREF="#X1_za_data[7]">X1_za_data[7]</A>, <A HREF="#X1_za_data[8]">X1_za_data[8]</A>, <A HREF="#X1_za_data[9]">X1_za_data[9]</A>, <A HREF="#X1_za_data[10]">X1_za_data[10]</A>, <A HREF="#X1_za_data[11]">X1_za_data[11]</A>, <A HREF="#X1_za_data[12]">X1_za_data[12]</A>, <A HREF="#X1_za_data[13]">X1_za_data[13]</A>, <A HREF="#X1_za_data[14]">X1_za_data[14]</A>, <A HREF="#X1_za_data[15]">X1_za_data[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A> = BUS(<A HREF="#PC9_wr_ptr[0]">PC9_wr_ptr[0]</A>, <A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A>, <A HREF="#PC9_wr_ptr[2]">PC9_wr_ptr[2]</A>);
<P><A NAME="PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A> = BUS(<A HREF="#PC9L11">PC9L11</A>, <A HREF="#PC9L12">PC9L12</A>, <A HREF="#PC9L13">PC9L13</A>);
<P><A NAME="PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A> = <A HREF="#PC9_write">PC9_write</A>;
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A> = <A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A>;
<P><A NAME="PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A> = <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>;
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A>, , <A HREF="#PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A>, , <A HREF="#PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A>, , , , <A HREF="#PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A>, );
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A>, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
<P><A NAME="PC9_out_payload[10]">PC9_out_payload[10]</A> = <A HREF="#PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A>[10];

<P> --PC9_out_payload[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[9] at M10K_X26_Y4_N0
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A> = BUS(<A HREF="#X1_za_data[0]">X1_za_data[0]</A>, <A HREF="#X1_za_data[1]">X1_za_data[1]</A>, <A HREF="#X1_za_data[2]">X1_za_data[2]</A>, <A HREF="#X1_za_data[3]">X1_za_data[3]</A>, <A HREF="#X1_za_data[4]">X1_za_data[4]</A>, <A HREF="#X1_za_data[5]">X1_za_data[5]</A>, <A HREF="#X1_za_data[6]">X1_za_data[6]</A>, <A HREF="#X1_za_data[7]">X1_za_data[7]</A>, <A HREF="#X1_za_data[8]">X1_za_data[8]</A>, <A HREF="#X1_za_data[9]">X1_za_data[9]</A>, <A HREF="#X1_za_data[10]">X1_za_data[10]</A>, <A HREF="#X1_za_data[11]">X1_za_data[11]</A>, <A HREF="#X1_za_data[12]">X1_za_data[12]</A>, <A HREF="#X1_za_data[13]">X1_za_data[13]</A>, <A HREF="#X1_za_data[14]">X1_za_data[14]</A>, <A HREF="#X1_za_data[15]">X1_za_data[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A> = BUS(<A HREF="#PC9_wr_ptr[0]">PC9_wr_ptr[0]</A>, <A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A>, <A HREF="#PC9_wr_ptr[2]">PC9_wr_ptr[2]</A>);
<P><A NAME="PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A> = BUS(<A HREF="#PC9L11">PC9L11</A>, <A HREF="#PC9L12">PC9L12</A>, <A HREF="#PC9L13">PC9L13</A>);
<P><A NAME="PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A> = <A HREF="#PC9_write">PC9_write</A>;
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A> = <A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A>;
<P><A NAME="PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A> = <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>;
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A>, , <A HREF="#PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A>, , <A HREF="#PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A>, , , , <A HREF="#PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A>, );
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A>, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
<P><A NAME="PC9_out_payload[9]">PC9_out_payload[9]</A> = <A HREF="#PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A>[9];

<P> --PC9_out_payload[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[8] at M10K_X26_Y4_N0
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A> = BUS(<A HREF="#X1_za_data[0]">X1_za_data[0]</A>, <A HREF="#X1_za_data[1]">X1_za_data[1]</A>, <A HREF="#X1_za_data[2]">X1_za_data[2]</A>, <A HREF="#X1_za_data[3]">X1_za_data[3]</A>, <A HREF="#X1_za_data[4]">X1_za_data[4]</A>, <A HREF="#X1_za_data[5]">X1_za_data[5]</A>, <A HREF="#X1_za_data[6]">X1_za_data[6]</A>, <A HREF="#X1_za_data[7]">X1_za_data[7]</A>, <A HREF="#X1_za_data[8]">X1_za_data[8]</A>, <A HREF="#X1_za_data[9]">X1_za_data[9]</A>, <A HREF="#X1_za_data[10]">X1_za_data[10]</A>, <A HREF="#X1_za_data[11]">X1_za_data[11]</A>, <A HREF="#X1_za_data[12]">X1_za_data[12]</A>, <A HREF="#X1_za_data[13]">X1_za_data[13]</A>, <A HREF="#X1_za_data[14]">X1_za_data[14]</A>, <A HREF="#X1_za_data[15]">X1_za_data[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A> = BUS(<A HREF="#PC9_wr_ptr[0]">PC9_wr_ptr[0]</A>, <A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A>, <A HREF="#PC9_wr_ptr[2]">PC9_wr_ptr[2]</A>);
<P><A NAME="PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A> = BUS(<A HREF="#PC9L11">PC9L11</A>, <A HREF="#PC9L12">PC9L12</A>, <A HREF="#PC9L13">PC9L13</A>);
<P><A NAME="PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A> = <A HREF="#PC9_write">PC9_write</A>;
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A> = <A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A>;
<P><A NAME="PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A> = <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>;
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A>, , <A HREF="#PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A>, , <A HREF="#PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A>, , , , <A HREF="#PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A>, );
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A>, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
<P><A NAME="PC9_out_payload[8]">PC9_out_payload[8]</A> = <A HREF="#PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A>[8];

<P> --PC9_out_payload[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[7] at M10K_X26_Y4_N0
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A> = BUS(<A HREF="#X1_za_data[0]">X1_za_data[0]</A>, <A HREF="#X1_za_data[1]">X1_za_data[1]</A>, <A HREF="#X1_za_data[2]">X1_za_data[2]</A>, <A HREF="#X1_za_data[3]">X1_za_data[3]</A>, <A HREF="#X1_za_data[4]">X1_za_data[4]</A>, <A HREF="#X1_za_data[5]">X1_za_data[5]</A>, <A HREF="#X1_za_data[6]">X1_za_data[6]</A>, <A HREF="#X1_za_data[7]">X1_za_data[7]</A>, <A HREF="#X1_za_data[8]">X1_za_data[8]</A>, <A HREF="#X1_za_data[9]">X1_za_data[9]</A>, <A HREF="#X1_za_data[10]">X1_za_data[10]</A>, <A HREF="#X1_za_data[11]">X1_za_data[11]</A>, <A HREF="#X1_za_data[12]">X1_za_data[12]</A>, <A HREF="#X1_za_data[13]">X1_za_data[13]</A>, <A HREF="#X1_za_data[14]">X1_za_data[14]</A>, <A HREF="#X1_za_data[15]">X1_za_data[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A> = BUS(<A HREF="#PC9_wr_ptr[0]">PC9_wr_ptr[0]</A>, <A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A>, <A HREF="#PC9_wr_ptr[2]">PC9_wr_ptr[2]</A>);
<P><A NAME="PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A> = BUS(<A HREF="#PC9L11">PC9L11</A>, <A HREF="#PC9L12">PC9L12</A>, <A HREF="#PC9L13">PC9L13</A>);
<P><A NAME="PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A> = <A HREF="#PC9_write">PC9_write</A>;
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A> = <A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A>;
<P><A NAME="PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A> = <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>;
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A>, , <A HREF="#PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A>, , <A HREF="#PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A>, , , , <A HREF="#PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A>, );
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A>, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
<P><A NAME="PC9_out_payload[7]">PC9_out_payload[7]</A> = <A HREF="#PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A>[7];

<P> --PC9_out_payload[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[6] at M10K_X26_Y4_N0
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A> = BUS(<A HREF="#X1_za_data[0]">X1_za_data[0]</A>, <A HREF="#X1_za_data[1]">X1_za_data[1]</A>, <A HREF="#X1_za_data[2]">X1_za_data[2]</A>, <A HREF="#X1_za_data[3]">X1_za_data[3]</A>, <A HREF="#X1_za_data[4]">X1_za_data[4]</A>, <A HREF="#X1_za_data[5]">X1_za_data[5]</A>, <A HREF="#X1_za_data[6]">X1_za_data[6]</A>, <A HREF="#X1_za_data[7]">X1_za_data[7]</A>, <A HREF="#X1_za_data[8]">X1_za_data[8]</A>, <A HREF="#X1_za_data[9]">X1_za_data[9]</A>, <A HREF="#X1_za_data[10]">X1_za_data[10]</A>, <A HREF="#X1_za_data[11]">X1_za_data[11]</A>, <A HREF="#X1_za_data[12]">X1_za_data[12]</A>, <A HREF="#X1_za_data[13]">X1_za_data[13]</A>, <A HREF="#X1_za_data[14]">X1_za_data[14]</A>, <A HREF="#X1_za_data[15]">X1_za_data[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A> = BUS(<A HREF="#PC9_wr_ptr[0]">PC9_wr_ptr[0]</A>, <A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A>, <A HREF="#PC9_wr_ptr[2]">PC9_wr_ptr[2]</A>);
<P><A NAME="PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A> = BUS(<A HREF="#PC9L11">PC9L11</A>, <A HREF="#PC9L12">PC9L12</A>, <A HREF="#PC9L13">PC9L13</A>);
<P><A NAME="PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A> = <A HREF="#PC9_write">PC9_write</A>;
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A> = <A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A>;
<P><A NAME="PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A> = <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>;
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A>, , <A HREF="#PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A>, , <A HREF="#PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A>, , , , <A HREF="#PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A>, );
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A>, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
<P><A NAME="PC9_out_payload[6]">PC9_out_payload[6]</A> = <A HREF="#PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A>[6];

<P> --PC9_out_payload[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[5] at M10K_X26_Y4_N0
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A> = BUS(<A HREF="#X1_za_data[0]">X1_za_data[0]</A>, <A HREF="#X1_za_data[1]">X1_za_data[1]</A>, <A HREF="#X1_za_data[2]">X1_za_data[2]</A>, <A HREF="#X1_za_data[3]">X1_za_data[3]</A>, <A HREF="#X1_za_data[4]">X1_za_data[4]</A>, <A HREF="#X1_za_data[5]">X1_za_data[5]</A>, <A HREF="#X1_za_data[6]">X1_za_data[6]</A>, <A HREF="#X1_za_data[7]">X1_za_data[7]</A>, <A HREF="#X1_za_data[8]">X1_za_data[8]</A>, <A HREF="#X1_za_data[9]">X1_za_data[9]</A>, <A HREF="#X1_za_data[10]">X1_za_data[10]</A>, <A HREF="#X1_za_data[11]">X1_za_data[11]</A>, <A HREF="#X1_za_data[12]">X1_za_data[12]</A>, <A HREF="#X1_za_data[13]">X1_za_data[13]</A>, <A HREF="#X1_za_data[14]">X1_za_data[14]</A>, <A HREF="#X1_za_data[15]">X1_za_data[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A> = BUS(<A HREF="#PC9_wr_ptr[0]">PC9_wr_ptr[0]</A>, <A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A>, <A HREF="#PC9_wr_ptr[2]">PC9_wr_ptr[2]</A>);
<P><A NAME="PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A> = BUS(<A HREF="#PC9L11">PC9L11</A>, <A HREF="#PC9L12">PC9L12</A>, <A HREF="#PC9L13">PC9L13</A>);
<P><A NAME="PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A> = <A HREF="#PC9_write">PC9_write</A>;
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A> = <A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A>;
<P><A NAME="PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A> = <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>;
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A>, , <A HREF="#PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A>, , <A HREF="#PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A>, , , , <A HREF="#PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A>, );
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A>, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
<P><A NAME="PC9_out_payload[5]">PC9_out_payload[5]</A> = <A HREF="#PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A>[5];

<P> --PC9_out_payload[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[4] at M10K_X26_Y4_N0
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A> = BUS(<A HREF="#X1_za_data[0]">X1_za_data[0]</A>, <A HREF="#X1_za_data[1]">X1_za_data[1]</A>, <A HREF="#X1_za_data[2]">X1_za_data[2]</A>, <A HREF="#X1_za_data[3]">X1_za_data[3]</A>, <A HREF="#X1_za_data[4]">X1_za_data[4]</A>, <A HREF="#X1_za_data[5]">X1_za_data[5]</A>, <A HREF="#X1_za_data[6]">X1_za_data[6]</A>, <A HREF="#X1_za_data[7]">X1_za_data[7]</A>, <A HREF="#X1_za_data[8]">X1_za_data[8]</A>, <A HREF="#X1_za_data[9]">X1_za_data[9]</A>, <A HREF="#X1_za_data[10]">X1_za_data[10]</A>, <A HREF="#X1_za_data[11]">X1_za_data[11]</A>, <A HREF="#X1_za_data[12]">X1_za_data[12]</A>, <A HREF="#X1_za_data[13]">X1_za_data[13]</A>, <A HREF="#X1_za_data[14]">X1_za_data[14]</A>, <A HREF="#X1_za_data[15]">X1_za_data[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A> = BUS(<A HREF="#PC9_wr_ptr[0]">PC9_wr_ptr[0]</A>, <A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A>, <A HREF="#PC9_wr_ptr[2]">PC9_wr_ptr[2]</A>);
<P><A NAME="PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A> = BUS(<A HREF="#PC9L11">PC9L11</A>, <A HREF="#PC9L12">PC9L12</A>, <A HREF="#PC9L13">PC9L13</A>);
<P><A NAME="PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A> = <A HREF="#PC9_write">PC9_write</A>;
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A> = <A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A>;
<P><A NAME="PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A> = <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>;
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A>, , <A HREF="#PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A>, , <A HREF="#PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A>, , , , <A HREF="#PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A>, );
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A>, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
<P><A NAME="PC9_out_payload[4]">PC9_out_payload[4]</A> = <A HREF="#PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A>[4];

<P> --PC9_out_payload[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[3] at M10K_X26_Y4_N0
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A> = BUS(<A HREF="#X1_za_data[0]">X1_za_data[0]</A>, <A HREF="#X1_za_data[1]">X1_za_data[1]</A>, <A HREF="#X1_za_data[2]">X1_za_data[2]</A>, <A HREF="#X1_za_data[3]">X1_za_data[3]</A>, <A HREF="#X1_za_data[4]">X1_za_data[4]</A>, <A HREF="#X1_za_data[5]">X1_za_data[5]</A>, <A HREF="#X1_za_data[6]">X1_za_data[6]</A>, <A HREF="#X1_za_data[7]">X1_za_data[7]</A>, <A HREF="#X1_za_data[8]">X1_za_data[8]</A>, <A HREF="#X1_za_data[9]">X1_za_data[9]</A>, <A HREF="#X1_za_data[10]">X1_za_data[10]</A>, <A HREF="#X1_za_data[11]">X1_za_data[11]</A>, <A HREF="#X1_za_data[12]">X1_za_data[12]</A>, <A HREF="#X1_za_data[13]">X1_za_data[13]</A>, <A HREF="#X1_za_data[14]">X1_za_data[14]</A>, <A HREF="#X1_za_data[15]">X1_za_data[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A> = BUS(<A HREF="#PC9_wr_ptr[0]">PC9_wr_ptr[0]</A>, <A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A>, <A HREF="#PC9_wr_ptr[2]">PC9_wr_ptr[2]</A>);
<P><A NAME="PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A> = BUS(<A HREF="#PC9L11">PC9L11</A>, <A HREF="#PC9L12">PC9L12</A>, <A HREF="#PC9L13">PC9L13</A>);
<P><A NAME="PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A> = <A HREF="#PC9_write">PC9_write</A>;
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A> = <A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A>;
<P><A NAME="PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A> = <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>;
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A>, , <A HREF="#PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A>, , <A HREF="#PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A>, , , , <A HREF="#PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A>, );
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A>, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
<P><A NAME="PC9_out_payload[3]">PC9_out_payload[3]</A> = <A HREF="#PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A>[3];

<P> --PC9_out_payload[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[2] at M10K_X26_Y4_N0
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A> = BUS(<A HREF="#X1_za_data[0]">X1_za_data[0]</A>, <A HREF="#X1_za_data[1]">X1_za_data[1]</A>, <A HREF="#X1_za_data[2]">X1_za_data[2]</A>, <A HREF="#X1_za_data[3]">X1_za_data[3]</A>, <A HREF="#X1_za_data[4]">X1_za_data[4]</A>, <A HREF="#X1_za_data[5]">X1_za_data[5]</A>, <A HREF="#X1_za_data[6]">X1_za_data[6]</A>, <A HREF="#X1_za_data[7]">X1_za_data[7]</A>, <A HREF="#X1_za_data[8]">X1_za_data[8]</A>, <A HREF="#X1_za_data[9]">X1_za_data[9]</A>, <A HREF="#X1_za_data[10]">X1_za_data[10]</A>, <A HREF="#X1_za_data[11]">X1_za_data[11]</A>, <A HREF="#X1_za_data[12]">X1_za_data[12]</A>, <A HREF="#X1_za_data[13]">X1_za_data[13]</A>, <A HREF="#X1_za_data[14]">X1_za_data[14]</A>, <A HREF="#X1_za_data[15]">X1_za_data[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A> = BUS(<A HREF="#PC9_wr_ptr[0]">PC9_wr_ptr[0]</A>, <A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A>, <A HREF="#PC9_wr_ptr[2]">PC9_wr_ptr[2]</A>);
<P><A NAME="PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A> = BUS(<A HREF="#PC9L11">PC9L11</A>, <A HREF="#PC9L12">PC9L12</A>, <A HREF="#PC9L13">PC9L13</A>);
<P><A NAME="PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A> = <A HREF="#PC9_write">PC9_write</A>;
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A> = <A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A>;
<P><A NAME="PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A> = <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>;
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A>, , <A HREF="#PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A>, , <A HREF="#PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A>, , , , <A HREF="#PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A>, );
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A>, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
<P><A NAME="PC9_out_payload[2]">PC9_out_payload[2]</A> = <A HREF="#PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A>[2];

<P> --PC9_out_payload[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[1] at M10K_X26_Y4_N0
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A> = BUS(<A HREF="#X1_za_data[0]">X1_za_data[0]</A>, <A HREF="#X1_za_data[1]">X1_za_data[1]</A>, <A HREF="#X1_za_data[2]">X1_za_data[2]</A>, <A HREF="#X1_za_data[3]">X1_za_data[3]</A>, <A HREF="#X1_za_data[4]">X1_za_data[4]</A>, <A HREF="#X1_za_data[5]">X1_za_data[5]</A>, <A HREF="#X1_za_data[6]">X1_za_data[6]</A>, <A HREF="#X1_za_data[7]">X1_za_data[7]</A>, <A HREF="#X1_za_data[8]">X1_za_data[8]</A>, <A HREF="#X1_za_data[9]">X1_za_data[9]</A>, <A HREF="#X1_za_data[10]">X1_za_data[10]</A>, <A HREF="#X1_za_data[11]">X1_za_data[11]</A>, <A HREF="#X1_za_data[12]">X1_za_data[12]</A>, <A HREF="#X1_za_data[13]">X1_za_data[13]</A>, <A HREF="#X1_za_data[14]">X1_za_data[14]</A>, <A HREF="#X1_za_data[15]">X1_za_data[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_data_in">PC9_out_payload[0]_PORT_A_data_in</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A> = BUS(<A HREF="#PC9_wr_ptr[0]">PC9_wr_ptr[0]</A>, <A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A>, <A HREF="#PC9_wr_ptr[2]">PC9_wr_ptr[2]</A>);
<P><A NAME="PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_address">PC9_out_payload[0]_PORT_A_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A> = BUS(<A HREF="#PC9L11">PC9L11</A>, <A HREF="#PC9L12">PC9L12</A>, <A HREF="#PC9L13">PC9L13</A>);
<P><A NAME="PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_address">PC9_out_payload[0]_PORT_B_address</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A> = <A HREF="#PC9_write">PC9_write</A>;
<P><A NAME="PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_A_write_enable">PC9_out_payload[0]_PORT_A_write_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_read_enable">PC9_out_payload[0]_PORT_B_read_enable</A>, PC9_out_payload[0]_clock_0, , , );
<P><A NAME="PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A> = <A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A>;
<P><A NAME="PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A> = <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>;
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#PC9_out_payload[0]_PORT_A_data_in_reg">PC9_out_payload[0]_PORT_A_data_in_reg</A>, , <A HREF="#PC9_out_payload[0]_PORT_A_address_reg">PC9_out_payload[0]_PORT_A_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_B_address_reg">PC9_out_payload[0]_PORT_B_address_reg</A>, <A HREF="#PC9_out_payload[0]_PORT_A_write_enable_reg">PC9_out_payload[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_PORT_B_read_enable_reg">PC9_out_payload[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#PC9_out_payload[0]_clock_0">PC9_out_payload[0]_clock_0</A>, , <A HREF="#PC9_out_payload[0]_clock_enable_0">PC9_out_payload[0]_clock_enable_0</A>, , , , <A HREF="#PC9_out_payload[0]_clear_0">PC9_out_payload[0]_clear_0</A>, );
<P><A NAME="PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A> = DFFE(<A HREF="#PC9_out_payload[0]_PORT_B_data_out">PC9_out_payload[0]_PORT_B_data_out</A>, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
<P><A NAME="PC9_out_payload[1]">PC9_out_payload[1]</A> = <A HREF="#PC9_out_payload[0]_PORT_B_data_out_reg">PC9_out_payload[0]_PORT_B_data_out_reg</A>[1];


<P> --KC2_q_b[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0] at M10K_X5_Y3_N0
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KC2_q_b[0]_PORT_A_data_in">KC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#BC1_wdata[0]">BC1_wdata[0]</A>, <A HREF="#BC1_wdata[1]">BC1_wdata[1]</A>, <A HREF="#BC1_wdata[2]">BC1_wdata[2]</A>, <A HREF="#BC1_wdata[3]">BC1_wdata[3]</A>, <A HREF="#BC1_wdata[4]">BC1_wdata[4]</A>, <A HREF="#BC1_wdata[5]">BC1_wdata[5]</A>, <A HREF="#BC1_wdata[6]">BC1_wdata[6]</A>, <A HREF="#BC1_wdata[7]">BC1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="KC2_q_b[0]_PORT_A_data_in_reg">KC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_A_data_in">KC2_q_b[0]_PORT_A_data_in</A>, KC2_q_b[0]_clock_0, , , );
<P><A NAME="KC2_q_b[0]_PORT_A_address">KC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#LC4_counter_reg_bit[0]">LC4_counter_reg_bit[0]</A>, <A HREF="#LC4_counter_reg_bit[1]">LC4_counter_reg_bit[1]</A>, <A HREF="#LC4_counter_reg_bit[2]">LC4_counter_reg_bit[2]</A>, <A HREF="#LC4_counter_reg_bit[3]">LC4_counter_reg_bit[3]</A>, <A HREF="#LC4_counter_reg_bit[4]">LC4_counter_reg_bit[4]</A>, <A HREF="#LC4_counter_reg_bit[5]">LC4_counter_reg_bit[5]</A>);
<P><A NAME="KC2_q_b[0]_PORT_A_address_reg">KC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_A_address">KC2_q_b[0]_PORT_A_address</A>, KC2_q_b[0]_clock_0, , , );
<P><A NAME="KC2_q_b[0]_PORT_B_address">KC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#LC3_counter_reg_bit[0]">LC3_counter_reg_bit[0]</A>, <A HREF="#LC3_counter_reg_bit[1]">LC3_counter_reg_bit[1]</A>, <A HREF="#LC3_counter_reg_bit[2]">LC3_counter_reg_bit[2]</A>, <A HREF="#LC3_counter_reg_bit[3]">LC3_counter_reg_bit[3]</A>, <A HREF="#LC3_counter_reg_bit[4]">LC3_counter_reg_bit[4]</A>, <A HREF="#LC3_counter_reg_bit[5]">LC3_counter_reg_bit[5]</A>);
<P><A NAME="KC2_q_b[0]_PORT_B_address_reg">KC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_B_address">KC2_q_b[0]_PORT_B_address</A>, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
<P><A NAME="KC2_q_b[0]_PORT_A_write_enable">KC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="KC2_q_b[0]_PORT_A_write_enable_reg">KC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_A_write_enable">KC2_q_b[0]_PORT_A_write_enable</A>, KC2_q_b[0]_clock_0, , , );
<P><A NAME="KC2_q_b[0]_PORT_B_read_enable">KC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="KC2_q_b[0]_PORT_B_read_enable_reg">KC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_B_read_enable">KC2_q_b[0]_PORT_B_read_enable</A>, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
<P><A NAME="KC2_q_b[0]_clock_0">KC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="KC2_q_b[0]_clock_1">KC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="KC2_q_b[0]_clock_enable_0">KC2_q_b[0]_clock_enable_0</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="KC2_q_b[0]_clock_enable_1">KC2_q_b[0]_clock_enable_1</A> = <A HREF="#V1L86">V1L86</A>;
<P><A NAME="KC2_q_b[0]_PORT_B_data_out">KC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#KC2_q_b[0]_PORT_A_data_in_reg">KC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#KC2_q_b[0]_PORT_A_address_reg">KC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#KC2_q_b[0]_PORT_B_address_reg">KC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#KC2_q_b[0]_PORT_A_write_enable_reg">KC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#KC2_q_b[0]_PORT_B_read_enable_reg">KC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#KC2_q_b[0]_clock_0">KC2_q_b[0]_clock_0</A>, <A HREF="#KC2_q_b[0]_clock_1">KC2_q_b[0]_clock_1</A>, <A HREF="#KC2_q_b[0]_clock_enable_0">KC2_q_b[0]_clock_enable_0</A>, <A HREF="#KC2_q_b[0]_clock_enable_1">KC2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="KC2_q_b[0]">KC2_q_b[0]</A> = <A HREF="#KC2_q_b[0]_PORT_B_data_out">KC2_q_b[0]_PORT_B_data_out</A>[0];

<P> --KC2_q_b[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7] at M10K_X5_Y3_N0
<P><A NAME="KC2_q_b[0]_PORT_A_data_in">KC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#BC1_wdata[0]">BC1_wdata[0]</A>, <A HREF="#BC1_wdata[1]">BC1_wdata[1]</A>, <A HREF="#BC1_wdata[2]">BC1_wdata[2]</A>, <A HREF="#BC1_wdata[3]">BC1_wdata[3]</A>, <A HREF="#BC1_wdata[4]">BC1_wdata[4]</A>, <A HREF="#BC1_wdata[5]">BC1_wdata[5]</A>, <A HREF="#BC1_wdata[6]">BC1_wdata[6]</A>, <A HREF="#BC1_wdata[7]">BC1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="KC2_q_b[0]_PORT_A_data_in_reg">KC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_A_data_in">KC2_q_b[0]_PORT_A_data_in</A>, KC2_q_b[0]_clock_0, , , );
<P><A NAME="KC2_q_b[0]_PORT_A_address">KC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#LC4_counter_reg_bit[0]">LC4_counter_reg_bit[0]</A>, <A HREF="#LC4_counter_reg_bit[1]">LC4_counter_reg_bit[1]</A>, <A HREF="#LC4_counter_reg_bit[2]">LC4_counter_reg_bit[2]</A>, <A HREF="#LC4_counter_reg_bit[3]">LC4_counter_reg_bit[3]</A>, <A HREF="#LC4_counter_reg_bit[4]">LC4_counter_reg_bit[4]</A>, <A HREF="#LC4_counter_reg_bit[5]">LC4_counter_reg_bit[5]</A>);
<P><A NAME="KC2_q_b[0]_PORT_A_address_reg">KC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_A_address">KC2_q_b[0]_PORT_A_address</A>, KC2_q_b[0]_clock_0, , , );
<P><A NAME="KC2_q_b[0]_PORT_B_address">KC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#LC3_counter_reg_bit[0]">LC3_counter_reg_bit[0]</A>, <A HREF="#LC3_counter_reg_bit[1]">LC3_counter_reg_bit[1]</A>, <A HREF="#LC3_counter_reg_bit[2]">LC3_counter_reg_bit[2]</A>, <A HREF="#LC3_counter_reg_bit[3]">LC3_counter_reg_bit[3]</A>, <A HREF="#LC3_counter_reg_bit[4]">LC3_counter_reg_bit[4]</A>, <A HREF="#LC3_counter_reg_bit[5]">LC3_counter_reg_bit[5]</A>);
<P><A NAME="KC2_q_b[0]_PORT_B_address_reg">KC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_B_address">KC2_q_b[0]_PORT_B_address</A>, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
<P><A NAME="KC2_q_b[0]_PORT_A_write_enable">KC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="KC2_q_b[0]_PORT_A_write_enable_reg">KC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_A_write_enable">KC2_q_b[0]_PORT_A_write_enable</A>, KC2_q_b[0]_clock_0, , , );
<P><A NAME="KC2_q_b[0]_PORT_B_read_enable">KC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="KC2_q_b[0]_PORT_B_read_enable_reg">KC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_B_read_enable">KC2_q_b[0]_PORT_B_read_enable</A>, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
<P><A NAME="KC2_q_b[0]_clock_0">KC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="KC2_q_b[0]_clock_1">KC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="KC2_q_b[0]_clock_enable_0">KC2_q_b[0]_clock_enable_0</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="KC2_q_b[0]_clock_enable_1">KC2_q_b[0]_clock_enable_1</A> = <A HREF="#V1L86">V1L86</A>;
<P><A NAME="KC2_q_b[0]_PORT_B_data_out">KC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#KC2_q_b[0]_PORT_A_data_in_reg">KC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#KC2_q_b[0]_PORT_A_address_reg">KC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#KC2_q_b[0]_PORT_B_address_reg">KC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#KC2_q_b[0]_PORT_A_write_enable_reg">KC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#KC2_q_b[0]_PORT_B_read_enable_reg">KC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#KC2_q_b[0]_clock_0">KC2_q_b[0]_clock_0</A>, <A HREF="#KC2_q_b[0]_clock_1">KC2_q_b[0]_clock_1</A>, <A HREF="#KC2_q_b[0]_clock_enable_0">KC2_q_b[0]_clock_enable_0</A>, <A HREF="#KC2_q_b[0]_clock_enable_1">KC2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="KC2_q_b[7]">KC2_q_b[7]</A> = <A HREF="#KC2_q_b[0]_PORT_B_data_out">KC2_q_b[0]_PORT_B_data_out</A>[7];

<P> --KC2_q_b[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6] at M10K_X5_Y3_N0
<P><A NAME="KC2_q_b[0]_PORT_A_data_in">KC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#BC1_wdata[0]">BC1_wdata[0]</A>, <A HREF="#BC1_wdata[1]">BC1_wdata[1]</A>, <A HREF="#BC1_wdata[2]">BC1_wdata[2]</A>, <A HREF="#BC1_wdata[3]">BC1_wdata[3]</A>, <A HREF="#BC1_wdata[4]">BC1_wdata[4]</A>, <A HREF="#BC1_wdata[5]">BC1_wdata[5]</A>, <A HREF="#BC1_wdata[6]">BC1_wdata[6]</A>, <A HREF="#BC1_wdata[7]">BC1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="KC2_q_b[0]_PORT_A_data_in_reg">KC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_A_data_in">KC2_q_b[0]_PORT_A_data_in</A>, KC2_q_b[0]_clock_0, , , );
<P><A NAME="KC2_q_b[0]_PORT_A_address">KC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#LC4_counter_reg_bit[0]">LC4_counter_reg_bit[0]</A>, <A HREF="#LC4_counter_reg_bit[1]">LC4_counter_reg_bit[1]</A>, <A HREF="#LC4_counter_reg_bit[2]">LC4_counter_reg_bit[2]</A>, <A HREF="#LC4_counter_reg_bit[3]">LC4_counter_reg_bit[3]</A>, <A HREF="#LC4_counter_reg_bit[4]">LC4_counter_reg_bit[4]</A>, <A HREF="#LC4_counter_reg_bit[5]">LC4_counter_reg_bit[5]</A>);
<P><A NAME="KC2_q_b[0]_PORT_A_address_reg">KC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_A_address">KC2_q_b[0]_PORT_A_address</A>, KC2_q_b[0]_clock_0, , , );
<P><A NAME="KC2_q_b[0]_PORT_B_address">KC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#LC3_counter_reg_bit[0]">LC3_counter_reg_bit[0]</A>, <A HREF="#LC3_counter_reg_bit[1]">LC3_counter_reg_bit[1]</A>, <A HREF="#LC3_counter_reg_bit[2]">LC3_counter_reg_bit[2]</A>, <A HREF="#LC3_counter_reg_bit[3]">LC3_counter_reg_bit[3]</A>, <A HREF="#LC3_counter_reg_bit[4]">LC3_counter_reg_bit[4]</A>, <A HREF="#LC3_counter_reg_bit[5]">LC3_counter_reg_bit[5]</A>);
<P><A NAME="KC2_q_b[0]_PORT_B_address_reg">KC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_B_address">KC2_q_b[0]_PORT_B_address</A>, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
<P><A NAME="KC2_q_b[0]_PORT_A_write_enable">KC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="KC2_q_b[0]_PORT_A_write_enable_reg">KC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_A_write_enable">KC2_q_b[0]_PORT_A_write_enable</A>, KC2_q_b[0]_clock_0, , , );
<P><A NAME="KC2_q_b[0]_PORT_B_read_enable">KC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="KC2_q_b[0]_PORT_B_read_enable_reg">KC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_B_read_enable">KC2_q_b[0]_PORT_B_read_enable</A>, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
<P><A NAME="KC2_q_b[0]_clock_0">KC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="KC2_q_b[0]_clock_1">KC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="KC2_q_b[0]_clock_enable_0">KC2_q_b[0]_clock_enable_0</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="KC2_q_b[0]_clock_enable_1">KC2_q_b[0]_clock_enable_1</A> = <A HREF="#V1L86">V1L86</A>;
<P><A NAME="KC2_q_b[0]_PORT_B_data_out">KC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#KC2_q_b[0]_PORT_A_data_in_reg">KC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#KC2_q_b[0]_PORT_A_address_reg">KC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#KC2_q_b[0]_PORT_B_address_reg">KC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#KC2_q_b[0]_PORT_A_write_enable_reg">KC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#KC2_q_b[0]_PORT_B_read_enable_reg">KC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#KC2_q_b[0]_clock_0">KC2_q_b[0]_clock_0</A>, <A HREF="#KC2_q_b[0]_clock_1">KC2_q_b[0]_clock_1</A>, <A HREF="#KC2_q_b[0]_clock_enable_0">KC2_q_b[0]_clock_enable_0</A>, <A HREF="#KC2_q_b[0]_clock_enable_1">KC2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="KC2_q_b[6]">KC2_q_b[6]</A> = <A HREF="#KC2_q_b[0]_PORT_B_data_out">KC2_q_b[0]_PORT_B_data_out</A>[6];

<P> --KC2_q_b[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5] at M10K_X5_Y3_N0
<P><A NAME="KC2_q_b[0]_PORT_A_data_in">KC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#BC1_wdata[0]">BC1_wdata[0]</A>, <A HREF="#BC1_wdata[1]">BC1_wdata[1]</A>, <A HREF="#BC1_wdata[2]">BC1_wdata[2]</A>, <A HREF="#BC1_wdata[3]">BC1_wdata[3]</A>, <A HREF="#BC1_wdata[4]">BC1_wdata[4]</A>, <A HREF="#BC1_wdata[5]">BC1_wdata[5]</A>, <A HREF="#BC1_wdata[6]">BC1_wdata[6]</A>, <A HREF="#BC1_wdata[7]">BC1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="KC2_q_b[0]_PORT_A_data_in_reg">KC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_A_data_in">KC2_q_b[0]_PORT_A_data_in</A>, KC2_q_b[0]_clock_0, , , );
<P><A NAME="KC2_q_b[0]_PORT_A_address">KC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#LC4_counter_reg_bit[0]">LC4_counter_reg_bit[0]</A>, <A HREF="#LC4_counter_reg_bit[1]">LC4_counter_reg_bit[1]</A>, <A HREF="#LC4_counter_reg_bit[2]">LC4_counter_reg_bit[2]</A>, <A HREF="#LC4_counter_reg_bit[3]">LC4_counter_reg_bit[3]</A>, <A HREF="#LC4_counter_reg_bit[4]">LC4_counter_reg_bit[4]</A>, <A HREF="#LC4_counter_reg_bit[5]">LC4_counter_reg_bit[5]</A>);
<P><A NAME="KC2_q_b[0]_PORT_A_address_reg">KC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_A_address">KC2_q_b[0]_PORT_A_address</A>, KC2_q_b[0]_clock_0, , , );
<P><A NAME="KC2_q_b[0]_PORT_B_address">KC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#LC3_counter_reg_bit[0]">LC3_counter_reg_bit[0]</A>, <A HREF="#LC3_counter_reg_bit[1]">LC3_counter_reg_bit[1]</A>, <A HREF="#LC3_counter_reg_bit[2]">LC3_counter_reg_bit[2]</A>, <A HREF="#LC3_counter_reg_bit[3]">LC3_counter_reg_bit[3]</A>, <A HREF="#LC3_counter_reg_bit[4]">LC3_counter_reg_bit[4]</A>, <A HREF="#LC3_counter_reg_bit[5]">LC3_counter_reg_bit[5]</A>);
<P><A NAME="KC2_q_b[0]_PORT_B_address_reg">KC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_B_address">KC2_q_b[0]_PORT_B_address</A>, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
<P><A NAME="KC2_q_b[0]_PORT_A_write_enable">KC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="KC2_q_b[0]_PORT_A_write_enable_reg">KC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_A_write_enable">KC2_q_b[0]_PORT_A_write_enable</A>, KC2_q_b[0]_clock_0, , , );
<P><A NAME="KC2_q_b[0]_PORT_B_read_enable">KC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="KC2_q_b[0]_PORT_B_read_enable_reg">KC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_B_read_enable">KC2_q_b[0]_PORT_B_read_enable</A>, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
<P><A NAME="KC2_q_b[0]_clock_0">KC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="KC2_q_b[0]_clock_1">KC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="KC2_q_b[0]_clock_enable_0">KC2_q_b[0]_clock_enable_0</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="KC2_q_b[0]_clock_enable_1">KC2_q_b[0]_clock_enable_1</A> = <A HREF="#V1L86">V1L86</A>;
<P><A NAME="KC2_q_b[0]_PORT_B_data_out">KC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#KC2_q_b[0]_PORT_A_data_in_reg">KC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#KC2_q_b[0]_PORT_A_address_reg">KC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#KC2_q_b[0]_PORT_B_address_reg">KC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#KC2_q_b[0]_PORT_A_write_enable_reg">KC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#KC2_q_b[0]_PORT_B_read_enable_reg">KC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#KC2_q_b[0]_clock_0">KC2_q_b[0]_clock_0</A>, <A HREF="#KC2_q_b[0]_clock_1">KC2_q_b[0]_clock_1</A>, <A HREF="#KC2_q_b[0]_clock_enable_0">KC2_q_b[0]_clock_enable_0</A>, <A HREF="#KC2_q_b[0]_clock_enable_1">KC2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="KC2_q_b[5]">KC2_q_b[5]</A> = <A HREF="#KC2_q_b[0]_PORT_B_data_out">KC2_q_b[0]_PORT_B_data_out</A>[5];

<P> --KC2_q_b[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4] at M10K_X5_Y3_N0
<P><A NAME="KC2_q_b[0]_PORT_A_data_in">KC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#BC1_wdata[0]">BC1_wdata[0]</A>, <A HREF="#BC1_wdata[1]">BC1_wdata[1]</A>, <A HREF="#BC1_wdata[2]">BC1_wdata[2]</A>, <A HREF="#BC1_wdata[3]">BC1_wdata[3]</A>, <A HREF="#BC1_wdata[4]">BC1_wdata[4]</A>, <A HREF="#BC1_wdata[5]">BC1_wdata[5]</A>, <A HREF="#BC1_wdata[6]">BC1_wdata[6]</A>, <A HREF="#BC1_wdata[7]">BC1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="KC2_q_b[0]_PORT_A_data_in_reg">KC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_A_data_in">KC2_q_b[0]_PORT_A_data_in</A>, KC2_q_b[0]_clock_0, , , );
<P><A NAME="KC2_q_b[0]_PORT_A_address">KC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#LC4_counter_reg_bit[0]">LC4_counter_reg_bit[0]</A>, <A HREF="#LC4_counter_reg_bit[1]">LC4_counter_reg_bit[1]</A>, <A HREF="#LC4_counter_reg_bit[2]">LC4_counter_reg_bit[2]</A>, <A HREF="#LC4_counter_reg_bit[3]">LC4_counter_reg_bit[3]</A>, <A HREF="#LC4_counter_reg_bit[4]">LC4_counter_reg_bit[4]</A>, <A HREF="#LC4_counter_reg_bit[5]">LC4_counter_reg_bit[5]</A>);
<P><A NAME="KC2_q_b[0]_PORT_A_address_reg">KC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_A_address">KC2_q_b[0]_PORT_A_address</A>, KC2_q_b[0]_clock_0, , , );
<P><A NAME="KC2_q_b[0]_PORT_B_address">KC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#LC3_counter_reg_bit[0]">LC3_counter_reg_bit[0]</A>, <A HREF="#LC3_counter_reg_bit[1]">LC3_counter_reg_bit[1]</A>, <A HREF="#LC3_counter_reg_bit[2]">LC3_counter_reg_bit[2]</A>, <A HREF="#LC3_counter_reg_bit[3]">LC3_counter_reg_bit[3]</A>, <A HREF="#LC3_counter_reg_bit[4]">LC3_counter_reg_bit[4]</A>, <A HREF="#LC3_counter_reg_bit[5]">LC3_counter_reg_bit[5]</A>);
<P><A NAME="KC2_q_b[0]_PORT_B_address_reg">KC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_B_address">KC2_q_b[0]_PORT_B_address</A>, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
<P><A NAME="KC2_q_b[0]_PORT_A_write_enable">KC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="KC2_q_b[0]_PORT_A_write_enable_reg">KC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_A_write_enable">KC2_q_b[0]_PORT_A_write_enable</A>, KC2_q_b[0]_clock_0, , , );
<P><A NAME="KC2_q_b[0]_PORT_B_read_enable">KC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="KC2_q_b[0]_PORT_B_read_enable_reg">KC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_B_read_enable">KC2_q_b[0]_PORT_B_read_enable</A>, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
<P><A NAME="KC2_q_b[0]_clock_0">KC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="KC2_q_b[0]_clock_1">KC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="KC2_q_b[0]_clock_enable_0">KC2_q_b[0]_clock_enable_0</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="KC2_q_b[0]_clock_enable_1">KC2_q_b[0]_clock_enable_1</A> = <A HREF="#V1L86">V1L86</A>;
<P><A NAME="KC2_q_b[0]_PORT_B_data_out">KC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#KC2_q_b[0]_PORT_A_data_in_reg">KC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#KC2_q_b[0]_PORT_A_address_reg">KC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#KC2_q_b[0]_PORT_B_address_reg">KC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#KC2_q_b[0]_PORT_A_write_enable_reg">KC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#KC2_q_b[0]_PORT_B_read_enable_reg">KC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#KC2_q_b[0]_clock_0">KC2_q_b[0]_clock_0</A>, <A HREF="#KC2_q_b[0]_clock_1">KC2_q_b[0]_clock_1</A>, <A HREF="#KC2_q_b[0]_clock_enable_0">KC2_q_b[0]_clock_enable_0</A>, <A HREF="#KC2_q_b[0]_clock_enable_1">KC2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="KC2_q_b[4]">KC2_q_b[4]</A> = <A HREF="#KC2_q_b[0]_PORT_B_data_out">KC2_q_b[0]_PORT_B_data_out</A>[4];

<P> --KC2_q_b[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3] at M10K_X5_Y3_N0
<P><A NAME="KC2_q_b[0]_PORT_A_data_in">KC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#BC1_wdata[0]">BC1_wdata[0]</A>, <A HREF="#BC1_wdata[1]">BC1_wdata[1]</A>, <A HREF="#BC1_wdata[2]">BC1_wdata[2]</A>, <A HREF="#BC1_wdata[3]">BC1_wdata[3]</A>, <A HREF="#BC1_wdata[4]">BC1_wdata[4]</A>, <A HREF="#BC1_wdata[5]">BC1_wdata[5]</A>, <A HREF="#BC1_wdata[6]">BC1_wdata[6]</A>, <A HREF="#BC1_wdata[7]">BC1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="KC2_q_b[0]_PORT_A_data_in_reg">KC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_A_data_in">KC2_q_b[0]_PORT_A_data_in</A>, KC2_q_b[0]_clock_0, , , );
<P><A NAME="KC2_q_b[0]_PORT_A_address">KC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#LC4_counter_reg_bit[0]">LC4_counter_reg_bit[0]</A>, <A HREF="#LC4_counter_reg_bit[1]">LC4_counter_reg_bit[1]</A>, <A HREF="#LC4_counter_reg_bit[2]">LC4_counter_reg_bit[2]</A>, <A HREF="#LC4_counter_reg_bit[3]">LC4_counter_reg_bit[3]</A>, <A HREF="#LC4_counter_reg_bit[4]">LC4_counter_reg_bit[4]</A>, <A HREF="#LC4_counter_reg_bit[5]">LC4_counter_reg_bit[5]</A>);
<P><A NAME="KC2_q_b[0]_PORT_A_address_reg">KC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_A_address">KC2_q_b[0]_PORT_A_address</A>, KC2_q_b[0]_clock_0, , , );
<P><A NAME="KC2_q_b[0]_PORT_B_address">KC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#LC3_counter_reg_bit[0]">LC3_counter_reg_bit[0]</A>, <A HREF="#LC3_counter_reg_bit[1]">LC3_counter_reg_bit[1]</A>, <A HREF="#LC3_counter_reg_bit[2]">LC3_counter_reg_bit[2]</A>, <A HREF="#LC3_counter_reg_bit[3]">LC3_counter_reg_bit[3]</A>, <A HREF="#LC3_counter_reg_bit[4]">LC3_counter_reg_bit[4]</A>, <A HREF="#LC3_counter_reg_bit[5]">LC3_counter_reg_bit[5]</A>);
<P><A NAME="KC2_q_b[0]_PORT_B_address_reg">KC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_B_address">KC2_q_b[0]_PORT_B_address</A>, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
<P><A NAME="KC2_q_b[0]_PORT_A_write_enable">KC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="KC2_q_b[0]_PORT_A_write_enable_reg">KC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_A_write_enable">KC2_q_b[0]_PORT_A_write_enable</A>, KC2_q_b[0]_clock_0, , , );
<P><A NAME="KC2_q_b[0]_PORT_B_read_enable">KC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="KC2_q_b[0]_PORT_B_read_enable_reg">KC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_B_read_enable">KC2_q_b[0]_PORT_B_read_enable</A>, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
<P><A NAME="KC2_q_b[0]_clock_0">KC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="KC2_q_b[0]_clock_1">KC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="KC2_q_b[0]_clock_enable_0">KC2_q_b[0]_clock_enable_0</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="KC2_q_b[0]_clock_enable_1">KC2_q_b[0]_clock_enable_1</A> = <A HREF="#V1L86">V1L86</A>;
<P><A NAME="KC2_q_b[0]_PORT_B_data_out">KC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#KC2_q_b[0]_PORT_A_data_in_reg">KC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#KC2_q_b[0]_PORT_A_address_reg">KC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#KC2_q_b[0]_PORT_B_address_reg">KC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#KC2_q_b[0]_PORT_A_write_enable_reg">KC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#KC2_q_b[0]_PORT_B_read_enable_reg">KC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#KC2_q_b[0]_clock_0">KC2_q_b[0]_clock_0</A>, <A HREF="#KC2_q_b[0]_clock_1">KC2_q_b[0]_clock_1</A>, <A HREF="#KC2_q_b[0]_clock_enable_0">KC2_q_b[0]_clock_enable_0</A>, <A HREF="#KC2_q_b[0]_clock_enable_1">KC2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="KC2_q_b[3]">KC2_q_b[3]</A> = <A HREF="#KC2_q_b[0]_PORT_B_data_out">KC2_q_b[0]_PORT_B_data_out</A>[3];

<P> --KC2_q_b[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2] at M10K_X5_Y3_N0
<P><A NAME="KC2_q_b[0]_PORT_A_data_in">KC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#BC1_wdata[0]">BC1_wdata[0]</A>, <A HREF="#BC1_wdata[1]">BC1_wdata[1]</A>, <A HREF="#BC1_wdata[2]">BC1_wdata[2]</A>, <A HREF="#BC1_wdata[3]">BC1_wdata[3]</A>, <A HREF="#BC1_wdata[4]">BC1_wdata[4]</A>, <A HREF="#BC1_wdata[5]">BC1_wdata[5]</A>, <A HREF="#BC1_wdata[6]">BC1_wdata[6]</A>, <A HREF="#BC1_wdata[7]">BC1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="KC2_q_b[0]_PORT_A_data_in_reg">KC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_A_data_in">KC2_q_b[0]_PORT_A_data_in</A>, KC2_q_b[0]_clock_0, , , );
<P><A NAME="KC2_q_b[0]_PORT_A_address">KC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#LC4_counter_reg_bit[0]">LC4_counter_reg_bit[0]</A>, <A HREF="#LC4_counter_reg_bit[1]">LC4_counter_reg_bit[1]</A>, <A HREF="#LC4_counter_reg_bit[2]">LC4_counter_reg_bit[2]</A>, <A HREF="#LC4_counter_reg_bit[3]">LC4_counter_reg_bit[3]</A>, <A HREF="#LC4_counter_reg_bit[4]">LC4_counter_reg_bit[4]</A>, <A HREF="#LC4_counter_reg_bit[5]">LC4_counter_reg_bit[5]</A>);
<P><A NAME="KC2_q_b[0]_PORT_A_address_reg">KC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_A_address">KC2_q_b[0]_PORT_A_address</A>, KC2_q_b[0]_clock_0, , , );
<P><A NAME="KC2_q_b[0]_PORT_B_address">KC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#LC3_counter_reg_bit[0]">LC3_counter_reg_bit[0]</A>, <A HREF="#LC3_counter_reg_bit[1]">LC3_counter_reg_bit[1]</A>, <A HREF="#LC3_counter_reg_bit[2]">LC3_counter_reg_bit[2]</A>, <A HREF="#LC3_counter_reg_bit[3]">LC3_counter_reg_bit[3]</A>, <A HREF="#LC3_counter_reg_bit[4]">LC3_counter_reg_bit[4]</A>, <A HREF="#LC3_counter_reg_bit[5]">LC3_counter_reg_bit[5]</A>);
<P><A NAME="KC2_q_b[0]_PORT_B_address_reg">KC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_B_address">KC2_q_b[0]_PORT_B_address</A>, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
<P><A NAME="KC2_q_b[0]_PORT_A_write_enable">KC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="KC2_q_b[0]_PORT_A_write_enable_reg">KC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_A_write_enable">KC2_q_b[0]_PORT_A_write_enable</A>, KC2_q_b[0]_clock_0, , , );
<P><A NAME="KC2_q_b[0]_PORT_B_read_enable">KC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="KC2_q_b[0]_PORT_B_read_enable_reg">KC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_B_read_enable">KC2_q_b[0]_PORT_B_read_enable</A>, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
<P><A NAME="KC2_q_b[0]_clock_0">KC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="KC2_q_b[0]_clock_1">KC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="KC2_q_b[0]_clock_enable_0">KC2_q_b[0]_clock_enable_0</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="KC2_q_b[0]_clock_enable_1">KC2_q_b[0]_clock_enable_1</A> = <A HREF="#V1L86">V1L86</A>;
<P><A NAME="KC2_q_b[0]_PORT_B_data_out">KC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#KC2_q_b[0]_PORT_A_data_in_reg">KC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#KC2_q_b[0]_PORT_A_address_reg">KC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#KC2_q_b[0]_PORT_B_address_reg">KC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#KC2_q_b[0]_PORT_A_write_enable_reg">KC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#KC2_q_b[0]_PORT_B_read_enable_reg">KC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#KC2_q_b[0]_clock_0">KC2_q_b[0]_clock_0</A>, <A HREF="#KC2_q_b[0]_clock_1">KC2_q_b[0]_clock_1</A>, <A HREF="#KC2_q_b[0]_clock_enable_0">KC2_q_b[0]_clock_enable_0</A>, <A HREF="#KC2_q_b[0]_clock_enable_1">KC2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="KC2_q_b[2]">KC2_q_b[2]</A> = <A HREF="#KC2_q_b[0]_PORT_B_data_out">KC2_q_b[0]_PORT_B_data_out</A>[2];

<P> --KC2_q_b[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1] at M10K_X5_Y3_N0
<P><A NAME="KC2_q_b[0]_PORT_A_data_in">KC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#BC1_wdata[0]">BC1_wdata[0]</A>, <A HREF="#BC1_wdata[1]">BC1_wdata[1]</A>, <A HREF="#BC1_wdata[2]">BC1_wdata[2]</A>, <A HREF="#BC1_wdata[3]">BC1_wdata[3]</A>, <A HREF="#BC1_wdata[4]">BC1_wdata[4]</A>, <A HREF="#BC1_wdata[5]">BC1_wdata[5]</A>, <A HREF="#BC1_wdata[6]">BC1_wdata[6]</A>, <A HREF="#BC1_wdata[7]">BC1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="KC2_q_b[0]_PORT_A_data_in_reg">KC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_A_data_in">KC2_q_b[0]_PORT_A_data_in</A>, KC2_q_b[0]_clock_0, , , );
<P><A NAME="KC2_q_b[0]_PORT_A_address">KC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#LC4_counter_reg_bit[0]">LC4_counter_reg_bit[0]</A>, <A HREF="#LC4_counter_reg_bit[1]">LC4_counter_reg_bit[1]</A>, <A HREF="#LC4_counter_reg_bit[2]">LC4_counter_reg_bit[2]</A>, <A HREF="#LC4_counter_reg_bit[3]">LC4_counter_reg_bit[3]</A>, <A HREF="#LC4_counter_reg_bit[4]">LC4_counter_reg_bit[4]</A>, <A HREF="#LC4_counter_reg_bit[5]">LC4_counter_reg_bit[5]</A>);
<P><A NAME="KC2_q_b[0]_PORT_A_address_reg">KC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_A_address">KC2_q_b[0]_PORT_A_address</A>, KC2_q_b[0]_clock_0, , , );
<P><A NAME="KC2_q_b[0]_PORT_B_address">KC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#LC3_counter_reg_bit[0]">LC3_counter_reg_bit[0]</A>, <A HREF="#LC3_counter_reg_bit[1]">LC3_counter_reg_bit[1]</A>, <A HREF="#LC3_counter_reg_bit[2]">LC3_counter_reg_bit[2]</A>, <A HREF="#LC3_counter_reg_bit[3]">LC3_counter_reg_bit[3]</A>, <A HREF="#LC3_counter_reg_bit[4]">LC3_counter_reg_bit[4]</A>, <A HREF="#LC3_counter_reg_bit[5]">LC3_counter_reg_bit[5]</A>);
<P><A NAME="KC2_q_b[0]_PORT_B_address_reg">KC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_B_address">KC2_q_b[0]_PORT_B_address</A>, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
<P><A NAME="KC2_q_b[0]_PORT_A_write_enable">KC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="KC2_q_b[0]_PORT_A_write_enable_reg">KC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_A_write_enable">KC2_q_b[0]_PORT_A_write_enable</A>, KC2_q_b[0]_clock_0, , , );
<P><A NAME="KC2_q_b[0]_PORT_B_read_enable">KC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="KC2_q_b[0]_PORT_B_read_enable_reg">KC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#KC2_q_b[0]_PORT_B_read_enable">KC2_q_b[0]_PORT_B_read_enable</A>, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
<P><A NAME="KC2_q_b[0]_clock_0">KC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="KC2_q_b[0]_clock_1">KC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="KC2_q_b[0]_clock_enable_0">KC2_q_b[0]_clock_enable_0</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="KC2_q_b[0]_clock_enable_1">KC2_q_b[0]_clock_enable_1</A> = <A HREF="#V1L86">V1L86</A>;
<P><A NAME="KC2_q_b[0]_PORT_B_data_out">KC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#KC2_q_b[0]_PORT_A_data_in_reg">KC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#KC2_q_b[0]_PORT_A_address_reg">KC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#KC2_q_b[0]_PORT_B_address_reg">KC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#KC2_q_b[0]_PORT_A_write_enable_reg">KC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#KC2_q_b[0]_PORT_B_read_enable_reg">KC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#KC2_q_b[0]_clock_0">KC2_q_b[0]_clock_0</A>, <A HREF="#KC2_q_b[0]_clock_1">KC2_q_b[0]_clock_1</A>, <A HREF="#KC2_q_b[0]_clock_enable_0">KC2_q_b[0]_clock_enable_0</A>, <A HREF="#KC2_q_b[0]_clock_enable_1">KC2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="KC2_q_b[1]">KC2_q_b[1]</A> = <A HREF="#KC2_q_b[0]_PORT_B_data_out">KC2_q_b[0]_PORT_B_data_out</A>[1];


<P> --RB2_q_b[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[0] at M10K_X14_Y13_N0
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 40, Port B Depth: 128, Port B Width: 40
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB2_counter_reg_bit[0]">UB2_counter_reg_bit[0]</A>, <A HREF="#UB2_counter_reg_bit[1]">UB2_counter_reg_bit[1]</A>, <A HREF="#UB2_counter_reg_bit[2]">UB2_counter_reg_bit[2]</A>, <A HREF="#UB2_counter_reg_bit[3]">UB2_counter_reg_bit[3]</A>, <A HREF="#UB2_counter_reg_bit[4]">UB2_counter_reg_bit[4]</A>, <A HREF="#UB2_counter_reg_bit[5]">UB2_counter_reg_bit[5]</A>, <A HREF="#UB2_counter_reg_bit[6]">UB2_counter_reg_bit[6]</A>);
<P><A NAME="RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB2L26">PB2L26</A>, <A HREF="#PB2L27">PB2L27</A>, <A HREF="#PB2L28">PB2L28</A>, <A HREF="#PB2L29">PB2L29</A>, <A HREF="#PB2L30">PB2L30</A>, <A HREF="#PB2L31">PB2L31</A>, <A HREF="#PB2L32">PB2L32</A>);
<P><A NAME="RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A>, <A HREF="#RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A>, <A HREF="#RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB2_q_b[0]">RB2_q_b[0]</A> = <A HREF="#RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A>[0];

<P> --RB2_q_b[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[15] at M10K_X14_Y13_N0
<P><A NAME="RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB2_counter_reg_bit[0]">UB2_counter_reg_bit[0]</A>, <A HREF="#UB2_counter_reg_bit[1]">UB2_counter_reg_bit[1]</A>, <A HREF="#UB2_counter_reg_bit[2]">UB2_counter_reg_bit[2]</A>, <A HREF="#UB2_counter_reg_bit[3]">UB2_counter_reg_bit[3]</A>, <A HREF="#UB2_counter_reg_bit[4]">UB2_counter_reg_bit[4]</A>, <A HREF="#UB2_counter_reg_bit[5]">UB2_counter_reg_bit[5]</A>, <A HREF="#UB2_counter_reg_bit[6]">UB2_counter_reg_bit[6]</A>);
<P><A NAME="RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB2L26">PB2L26</A>, <A HREF="#PB2L27">PB2L27</A>, <A HREF="#PB2L28">PB2L28</A>, <A HREF="#PB2L29">PB2L29</A>, <A HREF="#PB2L30">PB2L30</A>, <A HREF="#PB2L31">PB2L31</A>, <A HREF="#PB2L32">PB2L32</A>);
<P><A NAME="RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A>, <A HREF="#RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A>, <A HREF="#RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB2_q_b[15]">RB2_q_b[15]</A> = <A HREF="#RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A>[15];

<P> --RB2_q_b[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[14] at M10K_X14_Y13_N0
<P><A NAME="RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB2_counter_reg_bit[0]">UB2_counter_reg_bit[0]</A>, <A HREF="#UB2_counter_reg_bit[1]">UB2_counter_reg_bit[1]</A>, <A HREF="#UB2_counter_reg_bit[2]">UB2_counter_reg_bit[2]</A>, <A HREF="#UB2_counter_reg_bit[3]">UB2_counter_reg_bit[3]</A>, <A HREF="#UB2_counter_reg_bit[4]">UB2_counter_reg_bit[4]</A>, <A HREF="#UB2_counter_reg_bit[5]">UB2_counter_reg_bit[5]</A>, <A HREF="#UB2_counter_reg_bit[6]">UB2_counter_reg_bit[6]</A>);
<P><A NAME="RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB2L26">PB2L26</A>, <A HREF="#PB2L27">PB2L27</A>, <A HREF="#PB2L28">PB2L28</A>, <A HREF="#PB2L29">PB2L29</A>, <A HREF="#PB2L30">PB2L30</A>, <A HREF="#PB2L31">PB2L31</A>, <A HREF="#PB2L32">PB2L32</A>);
<P><A NAME="RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A>, <A HREF="#RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A>, <A HREF="#RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB2_q_b[14]">RB2_q_b[14]</A> = <A HREF="#RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A>[14];

<P> --RB2_q_b[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[13] at M10K_X14_Y13_N0
<P><A NAME="RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB2_counter_reg_bit[0]">UB2_counter_reg_bit[0]</A>, <A HREF="#UB2_counter_reg_bit[1]">UB2_counter_reg_bit[1]</A>, <A HREF="#UB2_counter_reg_bit[2]">UB2_counter_reg_bit[2]</A>, <A HREF="#UB2_counter_reg_bit[3]">UB2_counter_reg_bit[3]</A>, <A HREF="#UB2_counter_reg_bit[4]">UB2_counter_reg_bit[4]</A>, <A HREF="#UB2_counter_reg_bit[5]">UB2_counter_reg_bit[5]</A>, <A HREF="#UB2_counter_reg_bit[6]">UB2_counter_reg_bit[6]</A>);
<P><A NAME="RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB2L26">PB2L26</A>, <A HREF="#PB2L27">PB2L27</A>, <A HREF="#PB2L28">PB2L28</A>, <A HREF="#PB2L29">PB2L29</A>, <A HREF="#PB2L30">PB2L30</A>, <A HREF="#PB2L31">PB2L31</A>, <A HREF="#PB2L32">PB2L32</A>);
<P><A NAME="RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A>, <A HREF="#RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A>, <A HREF="#RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB2_q_b[13]">RB2_q_b[13]</A> = <A HREF="#RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A>[13];

<P> --RB2_q_b[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[12] at M10K_X14_Y13_N0
<P><A NAME="RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB2_counter_reg_bit[0]">UB2_counter_reg_bit[0]</A>, <A HREF="#UB2_counter_reg_bit[1]">UB2_counter_reg_bit[1]</A>, <A HREF="#UB2_counter_reg_bit[2]">UB2_counter_reg_bit[2]</A>, <A HREF="#UB2_counter_reg_bit[3]">UB2_counter_reg_bit[3]</A>, <A HREF="#UB2_counter_reg_bit[4]">UB2_counter_reg_bit[4]</A>, <A HREF="#UB2_counter_reg_bit[5]">UB2_counter_reg_bit[5]</A>, <A HREF="#UB2_counter_reg_bit[6]">UB2_counter_reg_bit[6]</A>);
<P><A NAME="RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB2L26">PB2L26</A>, <A HREF="#PB2L27">PB2L27</A>, <A HREF="#PB2L28">PB2L28</A>, <A HREF="#PB2L29">PB2L29</A>, <A HREF="#PB2L30">PB2L30</A>, <A HREF="#PB2L31">PB2L31</A>, <A HREF="#PB2L32">PB2L32</A>);
<P><A NAME="RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A>, <A HREF="#RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A>, <A HREF="#RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB2_q_b[12]">RB2_q_b[12]</A> = <A HREF="#RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A>[12];

<P> --RB2_q_b[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[11] at M10K_X14_Y13_N0
<P><A NAME="RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB2_counter_reg_bit[0]">UB2_counter_reg_bit[0]</A>, <A HREF="#UB2_counter_reg_bit[1]">UB2_counter_reg_bit[1]</A>, <A HREF="#UB2_counter_reg_bit[2]">UB2_counter_reg_bit[2]</A>, <A HREF="#UB2_counter_reg_bit[3]">UB2_counter_reg_bit[3]</A>, <A HREF="#UB2_counter_reg_bit[4]">UB2_counter_reg_bit[4]</A>, <A HREF="#UB2_counter_reg_bit[5]">UB2_counter_reg_bit[5]</A>, <A HREF="#UB2_counter_reg_bit[6]">UB2_counter_reg_bit[6]</A>);
<P><A NAME="RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB2L26">PB2L26</A>, <A HREF="#PB2L27">PB2L27</A>, <A HREF="#PB2L28">PB2L28</A>, <A HREF="#PB2L29">PB2L29</A>, <A HREF="#PB2L30">PB2L30</A>, <A HREF="#PB2L31">PB2L31</A>, <A HREF="#PB2L32">PB2L32</A>);
<P><A NAME="RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A>, <A HREF="#RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A>, <A HREF="#RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB2_q_b[11]">RB2_q_b[11]</A> = <A HREF="#RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A>[11];

<P> --RB2_q_b[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[10] at M10K_X14_Y13_N0
<P><A NAME="RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB2_counter_reg_bit[0]">UB2_counter_reg_bit[0]</A>, <A HREF="#UB2_counter_reg_bit[1]">UB2_counter_reg_bit[1]</A>, <A HREF="#UB2_counter_reg_bit[2]">UB2_counter_reg_bit[2]</A>, <A HREF="#UB2_counter_reg_bit[3]">UB2_counter_reg_bit[3]</A>, <A HREF="#UB2_counter_reg_bit[4]">UB2_counter_reg_bit[4]</A>, <A HREF="#UB2_counter_reg_bit[5]">UB2_counter_reg_bit[5]</A>, <A HREF="#UB2_counter_reg_bit[6]">UB2_counter_reg_bit[6]</A>);
<P><A NAME="RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB2L26">PB2L26</A>, <A HREF="#PB2L27">PB2L27</A>, <A HREF="#PB2L28">PB2L28</A>, <A HREF="#PB2L29">PB2L29</A>, <A HREF="#PB2L30">PB2L30</A>, <A HREF="#PB2L31">PB2L31</A>, <A HREF="#PB2L32">PB2L32</A>);
<P><A NAME="RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A>, <A HREF="#RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A>, <A HREF="#RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB2_q_b[10]">RB2_q_b[10]</A> = <A HREF="#RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A>[10];

<P> --RB2_q_b[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[9] at M10K_X14_Y13_N0
<P><A NAME="RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB2_counter_reg_bit[0]">UB2_counter_reg_bit[0]</A>, <A HREF="#UB2_counter_reg_bit[1]">UB2_counter_reg_bit[1]</A>, <A HREF="#UB2_counter_reg_bit[2]">UB2_counter_reg_bit[2]</A>, <A HREF="#UB2_counter_reg_bit[3]">UB2_counter_reg_bit[3]</A>, <A HREF="#UB2_counter_reg_bit[4]">UB2_counter_reg_bit[4]</A>, <A HREF="#UB2_counter_reg_bit[5]">UB2_counter_reg_bit[5]</A>, <A HREF="#UB2_counter_reg_bit[6]">UB2_counter_reg_bit[6]</A>);
<P><A NAME="RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB2L26">PB2L26</A>, <A HREF="#PB2L27">PB2L27</A>, <A HREF="#PB2L28">PB2L28</A>, <A HREF="#PB2L29">PB2L29</A>, <A HREF="#PB2L30">PB2L30</A>, <A HREF="#PB2L31">PB2L31</A>, <A HREF="#PB2L32">PB2L32</A>);
<P><A NAME="RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A>, <A HREF="#RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A>, <A HREF="#RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB2_q_b[9]">RB2_q_b[9]</A> = <A HREF="#RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A>[9];

<P> --RB2_q_b[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[8] at M10K_X14_Y13_N0
<P><A NAME="RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB2_counter_reg_bit[0]">UB2_counter_reg_bit[0]</A>, <A HREF="#UB2_counter_reg_bit[1]">UB2_counter_reg_bit[1]</A>, <A HREF="#UB2_counter_reg_bit[2]">UB2_counter_reg_bit[2]</A>, <A HREF="#UB2_counter_reg_bit[3]">UB2_counter_reg_bit[3]</A>, <A HREF="#UB2_counter_reg_bit[4]">UB2_counter_reg_bit[4]</A>, <A HREF="#UB2_counter_reg_bit[5]">UB2_counter_reg_bit[5]</A>, <A HREF="#UB2_counter_reg_bit[6]">UB2_counter_reg_bit[6]</A>);
<P><A NAME="RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB2L26">PB2L26</A>, <A HREF="#PB2L27">PB2L27</A>, <A HREF="#PB2L28">PB2L28</A>, <A HREF="#PB2L29">PB2L29</A>, <A HREF="#PB2L30">PB2L30</A>, <A HREF="#PB2L31">PB2L31</A>, <A HREF="#PB2L32">PB2L32</A>);
<P><A NAME="RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A>, <A HREF="#RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A>, <A HREF="#RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB2_q_b[8]">RB2_q_b[8]</A> = <A HREF="#RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A>[8];

<P> --RB2_q_b[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[7] at M10K_X14_Y13_N0
<P><A NAME="RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB2_counter_reg_bit[0]">UB2_counter_reg_bit[0]</A>, <A HREF="#UB2_counter_reg_bit[1]">UB2_counter_reg_bit[1]</A>, <A HREF="#UB2_counter_reg_bit[2]">UB2_counter_reg_bit[2]</A>, <A HREF="#UB2_counter_reg_bit[3]">UB2_counter_reg_bit[3]</A>, <A HREF="#UB2_counter_reg_bit[4]">UB2_counter_reg_bit[4]</A>, <A HREF="#UB2_counter_reg_bit[5]">UB2_counter_reg_bit[5]</A>, <A HREF="#UB2_counter_reg_bit[6]">UB2_counter_reg_bit[6]</A>);
<P><A NAME="RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB2L26">PB2L26</A>, <A HREF="#PB2L27">PB2L27</A>, <A HREF="#PB2L28">PB2L28</A>, <A HREF="#PB2L29">PB2L29</A>, <A HREF="#PB2L30">PB2L30</A>, <A HREF="#PB2L31">PB2L31</A>, <A HREF="#PB2L32">PB2L32</A>);
<P><A NAME="RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A>, <A HREF="#RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A>, <A HREF="#RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB2_q_b[7]">RB2_q_b[7]</A> = <A HREF="#RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A>[7];

<P> --RB2_q_b[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[6] at M10K_X14_Y13_N0
<P><A NAME="RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB2_counter_reg_bit[0]">UB2_counter_reg_bit[0]</A>, <A HREF="#UB2_counter_reg_bit[1]">UB2_counter_reg_bit[1]</A>, <A HREF="#UB2_counter_reg_bit[2]">UB2_counter_reg_bit[2]</A>, <A HREF="#UB2_counter_reg_bit[3]">UB2_counter_reg_bit[3]</A>, <A HREF="#UB2_counter_reg_bit[4]">UB2_counter_reg_bit[4]</A>, <A HREF="#UB2_counter_reg_bit[5]">UB2_counter_reg_bit[5]</A>, <A HREF="#UB2_counter_reg_bit[6]">UB2_counter_reg_bit[6]</A>);
<P><A NAME="RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB2L26">PB2L26</A>, <A HREF="#PB2L27">PB2L27</A>, <A HREF="#PB2L28">PB2L28</A>, <A HREF="#PB2L29">PB2L29</A>, <A HREF="#PB2L30">PB2L30</A>, <A HREF="#PB2L31">PB2L31</A>, <A HREF="#PB2L32">PB2L32</A>);
<P><A NAME="RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A>, <A HREF="#RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A>, <A HREF="#RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB2_q_b[6]">RB2_q_b[6]</A> = <A HREF="#RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A>[6];

<P> --RB2_q_b[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[5] at M10K_X14_Y13_N0
<P><A NAME="RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB2_counter_reg_bit[0]">UB2_counter_reg_bit[0]</A>, <A HREF="#UB2_counter_reg_bit[1]">UB2_counter_reg_bit[1]</A>, <A HREF="#UB2_counter_reg_bit[2]">UB2_counter_reg_bit[2]</A>, <A HREF="#UB2_counter_reg_bit[3]">UB2_counter_reg_bit[3]</A>, <A HREF="#UB2_counter_reg_bit[4]">UB2_counter_reg_bit[4]</A>, <A HREF="#UB2_counter_reg_bit[5]">UB2_counter_reg_bit[5]</A>, <A HREF="#UB2_counter_reg_bit[6]">UB2_counter_reg_bit[6]</A>);
<P><A NAME="RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB2L26">PB2L26</A>, <A HREF="#PB2L27">PB2L27</A>, <A HREF="#PB2L28">PB2L28</A>, <A HREF="#PB2L29">PB2L29</A>, <A HREF="#PB2L30">PB2L30</A>, <A HREF="#PB2L31">PB2L31</A>, <A HREF="#PB2L32">PB2L32</A>);
<P><A NAME="RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A>, <A HREF="#RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A>, <A HREF="#RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB2_q_b[5]">RB2_q_b[5]</A> = <A HREF="#RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A>[5];

<P> --RB2_q_b[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[4] at M10K_X14_Y13_N0
<P><A NAME="RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB2_counter_reg_bit[0]">UB2_counter_reg_bit[0]</A>, <A HREF="#UB2_counter_reg_bit[1]">UB2_counter_reg_bit[1]</A>, <A HREF="#UB2_counter_reg_bit[2]">UB2_counter_reg_bit[2]</A>, <A HREF="#UB2_counter_reg_bit[3]">UB2_counter_reg_bit[3]</A>, <A HREF="#UB2_counter_reg_bit[4]">UB2_counter_reg_bit[4]</A>, <A HREF="#UB2_counter_reg_bit[5]">UB2_counter_reg_bit[5]</A>, <A HREF="#UB2_counter_reg_bit[6]">UB2_counter_reg_bit[6]</A>);
<P><A NAME="RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB2L26">PB2L26</A>, <A HREF="#PB2L27">PB2L27</A>, <A HREF="#PB2L28">PB2L28</A>, <A HREF="#PB2L29">PB2L29</A>, <A HREF="#PB2L30">PB2L30</A>, <A HREF="#PB2L31">PB2L31</A>, <A HREF="#PB2L32">PB2L32</A>);
<P><A NAME="RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A>, <A HREF="#RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A>, <A HREF="#RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB2_q_b[4]">RB2_q_b[4]</A> = <A HREF="#RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A>[4];

<P> --RB2_q_b[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[3] at M10K_X14_Y13_N0
<P><A NAME="RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB2_counter_reg_bit[0]">UB2_counter_reg_bit[0]</A>, <A HREF="#UB2_counter_reg_bit[1]">UB2_counter_reg_bit[1]</A>, <A HREF="#UB2_counter_reg_bit[2]">UB2_counter_reg_bit[2]</A>, <A HREF="#UB2_counter_reg_bit[3]">UB2_counter_reg_bit[3]</A>, <A HREF="#UB2_counter_reg_bit[4]">UB2_counter_reg_bit[4]</A>, <A HREF="#UB2_counter_reg_bit[5]">UB2_counter_reg_bit[5]</A>, <A HREF="#UB2_counter_reg_bit[6]">UB2_counter_reg_bit[6]</A>);
<P><A NAME="RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB2L26">PB2L26</A>, <A HREF="#PB2L27">PB2L27</A>, <A HREF="#PB2L28">PB2L28</A>, <A HREF="#PB2L29">PB2L29</A>, <A HREF="#PB2L30">PB2L30</A>, <A HREF="#PB2L31">PB2L31</A>, <A HREF="#PB2L32">PB2L32</A>);
<P><A NAME="RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A>, <A HREF="#RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A>, <A HREF="#RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB2_q_b[3]">RB2_q_b[3]</A> = <A HREF="#RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A>[3];

<P> --RB2_q_b[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[2] at M10K_X14_Y13_N0
<P><A NAME="RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB2_counter_reg_bit[0]">UB2_counter_reg_bit[0]</A>, <A HREF="#UB2_counter_reg_bit[1]">UB2_counter_reg_bit[1]</A>, <A HREF="#UB2_counter_reg_bit[2]">UB2_counter_reg_bit[2]</A>, <A HREF="#UB2_counter_reg_bit[3]">UB2_counter_reg_bit[3]</A>, <A HREF="#UB2_counter_reg_bit[4]">UB2_counter_reg_bit[4]</A>, <A HREF="#UB2_counter_reg_bit[5]">UB2_counter_reg_bit[5]</A>, <A HREF="#UB2_counter_reg_bit[6]">UB2_counter_reg_bit[6]</A>);
<P><A NAME="RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB2L26">PB2L26</A>, <A HREF="#PB2L27">PB2L27</A>, <A HREF="#PB2L28">PB2L28</A>, <A HREF="#PB2L29">PB2L29</A>, <A HREF="#PB2L30">PB2L30</A>, <A HREF="#PB2L31">PB2L31</A>, <A HREF="#PB2L32">PB2L32</A>);
<P><A NAME="RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A>, <A HREF="#RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A>, <A HREF="#RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB2_q_b[2]">RB2_q_b[2]</A> = <A HREF="#RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A>[2];

<P> --RB2_q_b[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[1] at M10K_X14_Y13_N0
<P><A NAME="RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_data_in">RB2_q_b[0]_PORT_A_data_in</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB2_counter_reg_bit[0]">UB2_counter_reg_bit[0]</A>, <A HREF="#UB2_counter_reg_bit[1]">UB2_counter_reg_bit[1]</A>, <A HREF="#UB2_counter_reg_bit[2]">UB2_counter_reg_bit[2]</A>, <A HREF="#UB2_counter_reg_bit[3]">UB2_counter_reg_bit[3]</A>, <A HREF="#UB2_counter_reg_bit[4]">UB2_counter_reg_bit[4]</A>, <A HREF="#UB2_counter_reg_bit[5]">UB2_counter_reg_bit[5]</A>, <A HREF="#UB2_counter_reg_bit[6]">UB2_counter_reg_bit[6]</A>);
<P><A NAME="RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_address">RB2_q_b[0]_PORT_A_address</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB2L26">PB2L26</A>, <A HREF="#PB2L27">PB2L27</A>, <A HREF="#PB2L28">PB2L28</A>, <A HREF="#PB2L29">PB2L29</A>, <A HREF="#PB2L30">PB2L30</A>, <A HREF="#PB2L31">PB2L31</A>, <A HREF="#PB2L32">PB2L32</A>);
<P><A NAME="RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_address">RB2_q_b[0]_PORT_B_address</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_A_write_enable">RB2_q_b[0]_PORT_A_write_enable</A>, RB2_q_b[0]_clock_0, , , );
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB2_q_b[0]_PORT_B_read_enable">RB2_q_b[0]_PORT_B_read_enable</A>, RB2_q_b[0]_clock_1, , , );
<P><A NAME="RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L4">HB1L4</A>;
<P><A NAME="RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB2_q_b[0]_PORT_A_data_in_reg">RB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB2_q_b[0]_PORT_A_address_reg">RB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_B_address_reg">RB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB2_q_b[0]_PORT_A_write_enable_reg">RB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_PORT_B_read_enable_reg">RB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB2_q_b[0]_clock_0">RB2_q_b[0]_clock_0</A>, <A HREF="#RB2_q_b[0]_clock_1">RB2_q_b[0]_clock_1</A>, <A HREF="#RB2_q_b[0]_clock_enable_0">RB2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB2_q_b[1]">RB2_q_b[1]</A> = <A HREF="#RB2_q_b[0]_PORT_B_data_out">RB2_q_b[0]_PORT_B_data_out</A>[1];


<P> --RB1_q_b[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[0] at M10K_X14_Y11_N0
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 40, Port B Depth: 128, Port B Width: 40
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB1_counter_reg_bit[0]">UB1_counter_reg_bit[0]</A>, <A HREF="#UB1_counter_reg_bit[1]">UB1_counter_reg_bit[1]</A>, <A HREF="#UB1_counter_reg_bit[2]">UB1_counter_reg_bit[2]</A>, <A HREF="#UB1_counter_reg_bit[3]">UB1_counter_reg_bit[3]</A>, <A HREF="#UB1_counter_reg_bit[4]">UB1_counter_reg_bit[4]</A>, <A HREF="#UB1_counter_reg_bit[5]">UB1_counter_reg_bit[5]</A>, <A HREF="#UB1_counter_reg_bit[6]">UB1_counter_reg_bit[6]</A>);
<P><A NAME="RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB1L26">PB1L26</A>, <A HREF="#PB1L27">PB1L27</A>, <A HREF="#PB1L28">PB1L28</A>, <A HREF="#PB1L29">PB1L29</A>, <A HREF="#PB1L30">PB1L30</A>, <A HREF="#PB1L31">PB1L31</A>, <A HREF="#PB1L32">PB1L32</A>);
<P><A NAME="RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A>, <A HREF="#RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A>, <A HREF="#RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB1_q_b[0]">RB1_q_b[0]</A> = <A HREF="#RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A>[0];

<P> --RB1_q_b[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[15] at M10K_X14_Y11_N0
<P><A NAME="RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB1_counter_reg_bit[0]">UB1_counter_reg_bit[0]</A>, <A HREF="#UB1_counter_reg_bit[1]">UB1_counter_reg_bit[1]</A>, <A HREF="#UB1_counter_reg_bit[2]">UB1_counter_reg_bit[2]</A>, <A HREF="#UB1_counter_reg_bit[3]">UB1_counter_reg_bit[3]</A>, <A HREF="#UB1_counter_reg_bit[4]">UB1_counter_reg_bit[4]</A>, <A HREF="#UB1_counter_reg_bit[5]">UB1_counter_reg_bit[5]</A>, <A HREF="#UB1_counter_reg_bit[6]">UB1_counter_reg_bit[6]</A>);
<P><A NAME="RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB1L26">PB1L26</A>, <A HREF="#PB1L27">PB1L27</A>, <A HREF="#PB1L28">PB1L28</A>, <A HREF="#PB1L29">PB1L29</A>, <A HREF="#PB1L30">PB1L30</A>, <A HREF="#PB1L31">PB1L31</A>, <A HREF="#PB1L32">PB1L32</A>);
<P><A NAME="RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A>, <A HREF="#RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A>, <A HREF="#RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB1_q_b[15]">RB1_q_b[15]</A> = <A HREF="#RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A>[15];

<P> --RB1_q_b[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[14] at M10K_X14_Y11_N0
<P><A NAME="RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB1_counter_reg_bit[0]">UB1_counter_reg_bit[0]</A>, <A HREF="#UB1_counter_reg_bit[1]">UB1_counter_reg_bit[1]</A>, <A HREF="#UB1_counter_reg_bit[2]">UB1_counter_reg_bit[2]</A>, <A HREF="#UB1_counter_reg_bit[3]">UB1_counter_reg_bit[3]</A>, <A HREF="#UB1_counter_reg_bit[4]">UB1_counter_reg_bit[4]</A>, <A HREF="#UB1_counter_reg_bit[5]">UB1_counter_reg_bit[5]</A>, <A HREF="#UB1_counter_reg_bit[6]">UB1_counter_reg_bit[6]</A>);
<P><A NAME="RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB1L26">PB1L26</A>, <A HREF="#PB1L27">PB1L27</A>, <A HREF="#PB1L28">PB1L28</A>, <A HREF="#PB1L29">PB1L29</A>, <A HREF="#PB1L30">PB1L30</A>, <A HREF="#PB1L31">PB1L31</A>, <A HREF="#PB1L32">PB1L32</A>);
<P><A NAME="RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A>, <A HREF="#RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A>, <A HREF="#RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB1_q_b[14]">RB1_q_b[14]</A> = <A HREF="#RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A>[14];

<P> --RB1_q_b[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[13] at M10K_X14_Y11_N0
<P><A NAME="RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB1_counter_reg_bit[0]">UB1_counter_reg_bit[0]</A>, <A HREF="#UB1_counter_reg_bit[1]">UB1_counter_reg_bit[1]</A>, <A HREF="#UB1_counter_reg_bit[2]">UB1_counter_reg_bit[2]</A>, <A HREF="#UB1_counter_reg_bit[3]">UB1_counter_reg_bit[3]</A>, <A HREF="#UB1_counter_reg_bit[4]">UB1_counter_reg_bit[4]</A>, <A HREF="#UB1_counter_reg_bit[5]">UB1_counter_reg_bit[5]</A>, <A HREF="#UB1_counter_reg_bit[6]">UB1_counter_reg_bit[6]</A>);
<P><A NAME="RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB1L26">PB1L26</A>, <A HREF="#PB1L27">PB1L27</A>, <A HREF="#PB1L28">PB1L28</A>, <A HREF="#PB1L29">PB1L29</A>, <A HREF="#PB1L30">PB1L30</A>, <A HREF="#PB1L31">PB1L31</A>, <A HREF="#PB1L32">PB1L32</A>);
<P><A NAME="RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A>, <A HREF="#RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A>, <A HREF="#RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB1_q_b[13]">RB1_q_b[13]</A> = <A HREF="#RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A>[13];

<P> --RB1_q_b[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[12] at M10K_X14_Y11_N0
<P><A NAME="RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB1_counter_reg_bit[0]">UB1_counter_reg_bit[0]</A>, <A HREF="#UB1_counter_reg_bit[1]">UB1_counter_reg_bit[1]</A>, <A HREF="#UB1_counter_reg_bit[2]">UB1_counter_reg_bit[2]</A>, <A HREF="#UB1_counter_reg_bit[3]">UB1_counter_reg_bit[3]</A>, <A HREF="#UB1_counter_reg_bit[4]">UB1_counter_reg_bit[4]</A>, <A HREF="#UB1_counter_reg_bit[5]">UB1_counter_reg_bit[5]</A>, <A HREF="#UB1_counter_reg_bit[6]">UB1_counter_reg_bit[6]</A>);
<P><A NAME="RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB1L26">PB1L26</A>, <A HREF="#PB1L27">PB1L27</A>, <A HREF="#PB1L28">PB1L28</A>, <A HREF="#PB1L29">PB1L29</A>, <A HREF="#PB1L30">PB1L30</A>, <A HREF="#PB1L31">PB1L31</A>, <A HREF="#PB1L32">PB1L32</A>);
<P><A NAME="RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A>, <A HREF="#RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A>, <A HREF="#RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB1_q_b[12]">RB1_q_b[12]</A> = <A HREF="#RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A>[12];

<P> --RB1_q_b[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[11] at M10K_X14_Y11_N0
<P><A NAME="RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB1_counter_reg_bit[0]">UB1_counter_reg_bit[0]</A>, <A HREF="#UB1_counter_reg_bit[1]">UB1_counter_reg_bit[1]</A>, <A HREF="#UB1_counter_reg_bit[2]">UB1_counter_reg_bit[2]</A>, <A HREF="#UB1_counter_reg_bit[3]">UB1_counter_reg_bit[3]</A>, <A HREF="#UB1_counter_reg_bit[4]">UB1_counter_reg_bit[4]</A>, <A HREF="#UB1_counter_reg_bit[5]">UB1_counter_reg_bit[5]</A>, <A HREF="#UB1_counter_reg_bit[6]">UB1_counter_reg_bit[6]</A>);
<P><A NAME="RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB1L26">PB1L26</A>, <A HREF="#PB1L27">PB1L27</A>, <A HREF="#PB1L28">PB1L28</A>, <A HREF="#PB1L29">PB1L29</A>, <A HREF="#PB1L30">PB1L30</A>, <A HREF="#PB1L31">PB1L31</A>, <A HREF="#PB1L32">PB1L32</A>);
<P><A NAME="RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A>, <A HREF="#RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A>, <A HREF="#RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB1_q_b[11]">RB1_q_b[11]</A> = <A HREF="#RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A>[11];

<P> --RB1_q_b[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[10] at M10K_X14_Y11_N0
<P><A NAME="RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB1_counter_reg_bit[0]">UB1_counter_reg_bit[0]</A>, <A HREF="#UB1_counter_reg_bit[1]">UB1_counter_reg_bit[1]</A>, <A HREF="#UB1_counter_reg_bit[2]">UB1_counter_reg_bit[2]</A>, <A HREF="#UB1_counter_reg_bit[3]">UB1_counter_reg_bit[3]</A>, <A HREF="#UB1_counter_reg_bit[4]">UB1_counter_reg_bit[4]</A>, <A HREF="#UB1_counter_reg_bit[5]">UB1_counter_reg_bit[5]</A>, <A HREF="#UB1_counter_reg_bit[6]">UB1_counter_reg_bit[6]</A>);
<P><A NAME="RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB1L26">PB1L26</A>, <A HREF="#PB1L27">PB1L27</A>, <A HREF="#PB1L28">PB1L28</A>, <A HREF="#PB1L29">PB1L29</A>, <A HREF="#PB1L30">PB1L30</A>, <A HREF="#PB1L31">PB1L31</A>, <A HREF="#PB1L32">PB1L32</A>);
<P><A NAME="RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A>, <A HREF="#RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A>, <A HREF="#RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB1_q_b[10]">RB1_q_b[10]</A> = <A HREF="#RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A>[10];

<P> --RB1_q_b[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[9] at M10K_X14_Y11_N0
<P><A NAME="RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB1_counter_reg_bit[0]">UB1_counter_reg_bit[0]</A>, <A HREF="#UB1_counter_reg_bit[1]">UB1_counter_reg_bit[1]</A>, <A HREF="#UB1_counter_reg_bit[2]">UB1_counter_reg_bit[2]</A>, <A HREF="#UB1_counter_reg_bit[3]">UB1_counter_reg_bit[3]</A>, <A HREF="#UB1_counter_reg_bit[4]">UB1_counter_reg_bit[4]</A>, <A HREF="#UB1_counter_reg_bit[5]">UB1_counter_reg_bit[5]</A>, <A HREF="#UB1_counter_reg_bit[6]">UB1_counter_reg_bit[6]</A>);
<P><A NAME="RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB1L26">PB1L26</A>, <A HREF="#PB1L27">PB1L27</A>, <A HREF="#PB1L28">PB1L28</A>, <A HREF="#PB1L29">PB1L29</A>, <A HREF="#PB1L30">PB1L30</A>, <A HREF="#PB1L31">PB1L31</A>, <A HREF="#PB1L32">PB1L32</A>);
<P><A NAME="RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A>, <A HREF="#RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A>, <A HREF="#RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB1_q_b[9]">RB1_q_b[9]</A> = <A HREF="#RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A>[9];

<P> --RB1_q_b[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[8] at M10K_X14_Y11_N0
<P><A NAME="RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB1_counter_reg_bit[0]">UB1_counter_reg_bit[0]</A>, <A HREF="#UB1_counter_reg_bit[1]">UB1_counter_reg_bit[1]</A>, <A HREF="#UB1_counter_reg_bit[2]">UB1_counter_reg_bit[2]</A>, <A HREF="#UB1_counter_reg_bit[3]">UB1_counter_reg_bit[3]</A>, <A HREF="#UB1_counter_reg_bit[4]">UB1_counter_reg_bit[4]</A>, <A HREF="#UB1_counter_reg_bit[5]">UB1_counter_reg_bit[5]</A>, <A HREF="#UB1_counter_reg_bit[6]">UB1_counter_reg_bit[6]</A>);
<P><A NAME="RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB1L26">PB1L26</A>, <A HREF="#PB1L27">PB1L27</A>, <A HREF="#PB1L28">PB1L28</A>, <A HREF="#PB1L29">PB1L29</A>, <A HREF="#PB1L30">PB1L30</A>, <A HREF="#PB1L31">PB1L31</A>, <A HREF="#PB1L32">PB1L32</A>);
<P><A NAME="RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A>, <A HREF="#RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A>, <A HREF="#RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB1_q_b[8]">RB1_q_b[8]</A> = <A HREF="#RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A>[8];

<P> --RB1_q_b[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[7] at M10K_X14_Y11_N0
<P><A NAME="RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB1_counter_reg_bit[0]">UB1_counter_reg_bit[0]</A>, <A HREF="#UB1_counter_reg_bit[1]">UB1_counter_reg_bit[1]</A>, <A HREF="#UB1_counter_reg_bit[2]">UB1_counter_reg_bit[2]</A>, <A HREF="#UB1_counter_reg_bit[3]">UB1_counter_reg_bit[3]</A>, <A HREF="#UB1_counter_reg_bit[4]">UB1_counter_reg_bit[4]</A>, <A HREF="#UB1_counter_reg_bit[5]">UB1_counter_reg_bit[5]</A>, <A HREF="#UB1_counter_reg_bit[6]">UB1_counter_reg_bit[6]</A>);
<P><A NAME="RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB1L26">PB1L26</A>, <A HREF="#PB1L27">PB1L27</A>, <A HREF="#PB1L28">PB1L28</A>, <A HREF="#PB1L29">PB1L29</A>, <A HREF="#PB1L30">PB1L30</A>, <A HREF="#PB1L31">PB1L31</A>, <A HREF="#PB1L32">PB1L32</A>);
<P><A NAME="RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A>, <A HREF="#RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A>, <A HREF="#RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB1_q_b[7]">RB1_q_b[7]</A> = <A HREF="#RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A>[7];

<P> --RB1_q_b[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[6] at M10K_X14_Y11_N0
<P><A NAME="RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB1_counter_reg_bit[0]">UB1_counter_reg_bit[0]</A>, <A HREF="#UB1_counter_reg_bit[1]">UB1_counter_reg_bit[1]</A>, <A HREF="#UB1_counter_reg_bit[2]">UB1_counter_reg_bit[2]</A>, <A HREF="#UB1_counter_reg_bit[3]">UB1_counter_reg_bit[3]</A>, <A HREF="#UB1_counter_reg_bit[4]">UB1_counter_reg_bit[4]</A>, <A HREF="#UB1_counter_reg_bit[5]">UB1_counter_reg_bit[5]</A>, <A HREF="#UB1_counter_reg_bit[6]">UB1_counter_reg_bit[6]</A>);
<P><A NAME="RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB1L26">PB1L26</A>, <A HREF="#PB1L27">PB1L27</A>, <A HREF="#PB1L28">PB1L28</A>, <A HREF="#PB1L29">PB1L29</A>, <A HREF="#PB1L30">PB1L30</A>, <A HREF="#PB1L31">PB1L31</A>, <A HREF="#PB1L32">PB1L32</A>);
<P><A NAME="RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A>, <A HREF="#RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A>, <A HREF="#RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB1_q_b[6]">RB1_q_b[6]</A> = <A HREF="#RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A>[6];

<P> --RB1_q_b[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[5] at M10K_X14_Y11_N0
<P><A NAME="RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB1_counter_reg_bit[0]">UB1_counter_reg_bit[0]</A>, <A HREF="#UB1_counter_reg_bit[1]">UB1_counter_reg_bit[1]</A>, <A HREF="#UB1_counter_reg_bit[2]">UB1_counter_reg_bit[2]</A>, <A HREF="#UB1_counter_reg_bit[3]">UB1_counter_reg_bit[3]</A>, <A HREF="#UB1_counter_reg_bit[4]">UB1_counter_reg_bit[4]</A>, <A HREF="#UB1_counter_reg_bit[5]">UB1_counter_reg_bit[5]</A>, <A HREF="#UB1_counter_reg_bit[6]">UB1_counter_reg_bit[6]</A>);
<P><A NAME="RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB1L26">PB1L26</A>, <A HREF="#PB1L27">PB1L27</A>, <A HREF="#PB1L28">PB1L28</A>, <A HREF="#PB1L29">PB1L29</A>, <A HREF="#PB1L30">PB1L30</A>, <A HREF="#PB1L31">PB1L31</A>, <A HREF="#PB1L32">PB1L32</A>);
<P><A NAME="RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A>, <A HREF="#RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A>, <A HREF="#RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB1_q_b[5]">RB1_q_b[5]</A> = <A HREF="#RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A>[5];

<P> --RB1_q_b[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[4] at M10K_X14_Y11_N0
<P><A NAME="RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB1_counter_reg_bit[0]">UB1_counter_reg_bit[0]</A>, <A HREF="#UB1_counter_reg_bit[1]">UB1_counter_reg_bit[1]</A>, <A HREF="#UB1_counter_reg_bit[2]">UB1_counter_reg_bit[2]</A>, <A HREF="#UB1_counter_reg_bit[3]">UB1_counter_reg_bit[3]</A>, <A HREF="#UB1_counter_reg_bit[4]">UB1_counter_reg_bit[4]</A>, <A HREF="#UB1_counter_reg_bit[5]">UB1_counter_reg_bit[5]</A>, <A HREF="#UB1_counter_reg_bit[6]">UB1_counter_reg_bit[6]</A>);
<P><A NAME="RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB1L26">PB1L26</A>, <A HREF="#PB1L27">PB1L27</A>, <A HREF="#PB1L28">PB1L28</A>, <A HREF="#PB1L29">PB1L29</A>, <A HREF="#PB1L30">PB1L30</A>, <A HREF="#PB1L31">PB1L31</A>, <A HREF="#PB1L32">PB1L32</A>);
<P><A NAME="RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A>, <A HREF="#RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A>, <A HREF="#RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB1_q_b[4]">RB1_q_b[4]</A> = <A HREF="#RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A>[4];

<P> --RB1_q_b[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[3] at M10K_X14_Y11_N0
<P><A NAME="RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB1_counter_reg_bit[0]">UB1_counter_reg_bit[0]</A>, <A HREF="#UB1_counter_reg_bit[1]">UB1_counter_reg_bit[1]</A>, <A HREF="#UB1_counter_reg_bit[2]">UB1_counter_reg_bit[2]</A>, <A HREF="#UB1_counter_reg_bit[3]">UB1_counter_reg_bit[3]</A>, <A HREF="#UB1_counter_reg_bit[4]">UB1_counter_reg_bit[4]</A>, <A HREF="#UB1_counter_reg_bit[5]">UB1_counter_reg_bit[5]</A>, <A HREF="#UB1_counter_reg_bit[6]">UB1_counter_reg_bit[6]</A>);
<P><A NAME="RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB1L26">PB1L26</A>, <A HREF="#PB1L27">PB1L27</A>, <A HREF="#PB1L28">PB1L28</A>, <A HREF="#PB1L29">PB1L29</A>, <A HREF="#PB1L30">PB1L30</A>, <A HREF="#PB1L31">PB1L31</A>, <A HREF="#PB1L32">PB1L32</A>);
<P><A NAME="RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A>, <A HREF="#RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A>, <A HREF="#RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB1_q_b[3]">RB1_q_b[3]</A> = <A HREF="#RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A>[3];

<P> --RB1_q_b[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[2] at M10K_X14_Y11_N0
<P><A NAME="RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB1_counter_reg_bit[0]">UB1_counter_reg_bit[0]</A>, <A HREF="#UB1_counter_reg_bit[1]">UB1_counter_reg_bit[1]</A>, <A HREF="#UB1_counter_reg_bit[2]">UB1_counter_reg_bit[2]</A>, <A HREF="#UB1_counter_reg_bit[3]">UB1_counter_reg_bit[3]</A>, <A HREF="#UB1_counter_reg_bit[4]">UB1_counter_reg_bit[4]</A>, <A HREF="#UB1_counter_reg_bit[5]">UB1_counter_reg_bit[5]</A>, <A HREF="#UB1_counter_reg_bit[6]">UB1_counter_reg_bit[6]</A>);
<P><A NAME="RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB1L26">PB1L26</A>, <A HREF="#PB1L27">PB1L27</A>, <A HREF="#PB1L28">PB1L28</A>, <A HREF="#PB1L29">PB1L29</A>, <A HREF="#PB1L30">PB1L30</A>, <A HREF="#PB1L31">PB1L31</A>, <A HREF="#PB1L32">PB1L32</A>);
<P><A NAME="RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A>, <A HREF="#RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A>, <A HREF="#RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB1_q_b[2]">RB1_q_b[2]</A> = <A HREF="#RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A>[2];

<P> --RB1_q_b[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[1] at M10K_X14_Y11_N0
<P><A NAME="RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A>, <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>, <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A>, <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>, <A HREF="#HB1L24Q">HB1L24Q</A>, <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A>, <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>, <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A>, <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>, <A HREF="#HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_data_in">RB1_q_b[0]_PORT_A_data_in</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB1_counter_reg_bit[0]">UB1_counter_reg_bit[0]</A>, <A HREF="#UB1_counter_reg_bit[1]">UB1_counter_reg_bit[1]</A>, <A HREF="#UB1_counter_reg_bit[2]">UB1_counter_reg_bit[2]</A>, <A HREF="#UB1_counter_reg_bit[3]">UB1_counter_reg_bit[3]</A>, <A HREF="#UB1_counter_reg_bit[4]">UB1_counter_reg_bit[4]</A>, <A HREF="#UB1_counter_reg_bit[5]">UB1_counter_reg_bit[5]</A>, <A HREF="#UB1_counter_reg_bit[6]">UB1_counter_reg_bit[6]</A>);
<P><A NAME="RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_address">RB1_q_b[0]_PORT_A_address</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB1L26">PB1L26</A>, <A HREF="#PB1L27">PB1L27</A>, <A HREF="#PB1L28">PB1L28</A>, <A HREF="#PB1L29">PB1L29</A>, <A HREF="#PB1L30">PB1L30</A>, <A HREF="#PB1L31">PB1L31</A>, <A HREF="#PB1L32">PB1L32</A>);
<P><A NAME="RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_address">RB1_q_b[0]_PORT_B_address</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_A_write_enable">RB1_q_b[0]_PORT_A_write_enable</A>, RB1_q_b[0]_clock_0, , , );
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB1_q_b[0]_PORT_B_read_enable">RB1_q_b[0]_PORT_B_read_enable</A>, RB1_q_b[0]_clock_1, , , );
<P><A NAME="RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L7">HB1L7</A>;
<P><A NAME="RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB1_q_b[0]_PORT_A_data_in_reg">RB1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB1_q_b[0]_PORT_A_address_reg">RB1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_B_address_reg">RB1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB1_q_b[0]_PORT_A_write_enable_reg">RB1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_PORT_B_read_enable_reg">RB1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB1_q_b[0]_clock_0">RB1_q_b[0]_clock_0</A>, <A HREF="#RB1_q_b[0]_clock_1">RB1_q_b[0]_clock_1</A>, <A HREF="#RB1_q_b[0]_clock_enable_0">RB1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB1_q_b[1]">RB1_q_b[1]</A> = <A HREF="#RB1_q_b[0]_PORT_B_data_out">RB1_q_b[0]_PORT_B_data_out</A>[1];


<P> --HB1_right_audio_fifo_read_space[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[0] at FF_X18_Y11_N17
<P> --register power-up is low

<P><A NAME="HB1_right_audio_fifo_read_space[0]">HB1_right_audio_fifo_read_space[0]</A> = DFFEAS(<A HREF="#HB1L53">HB1L53</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --XB1_shiftreg_data[18] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[18] at FF_X15_Y7_N25
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_data[18]">XB1_shiftreg_data[18]</A> = DFFEAS(<A HREF="#XB1L74">XB1L74</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_shiftreg_data[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[0] at FF_X17_Y8_N1
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_data[0]">XB1_shiftreg_data[0]</A> = DFFEAS(<A HREF="#XB1L76">XB1L76</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A>,  );


<P> --XB1_shiftreg_data[9] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[9] at FF_X15_Y7_N43
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_data[9]">XB1_shiftreg_data[9]</A> = DFFEAS(<A HREF="#XB1L77">XB1L77</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --T1_address_reg[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[0] at FF_X16_Y7_N13
<P> --register power-up is low

<P><A NAME="T1_address_reg[0]">T1_address_reg[0]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L32">T1L32</A>, <A HREF="#ZD1L1110Q">ZD1L1110Q</A>,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>, VCC);


<P> --XB1_shiftreg_data[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[1] at FF_X17_Y7_N2
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_data[1]">XB1_shiftreg_data[1]</A> = DFFEAS(<A HREF="#XB1L78">XB1L78</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --ZD1_E_shift_rot_result[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31] at FF_X34_Y14_N1
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[31]">ZD1_E_shift_rot_result[31]</A> = DFFEAS(<A HREF="#ZD1L519">ZD1L519</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[31]">ZD1_E_src1[31]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --V1L2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~1 at LABCELL_X12_Y8_N9
<P><A NAME="V1L2_adder_eqn">V1L2_adder_eqn</A> = ( !<A HREF="#MC2_counter_reg_bit[4]">MC2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#V1L19">V1L19</A> );
<P><A NAME="V1L2">V1L2</A> = SUM(<A HREF="#V1L2_adder_eqn">V1L2_adder_eqn</A>);

<P> --V1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~2 at LABCELL_X12_Y8_N9
<P><A NAME="V1L3_adder_eqn">V1L3_adder_eqn</A> = ( !<A HREF="#MC2_counter_reg_bit[4]">MC2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#V1L19">V1L19</A> );
<P><A NAME="V1L3">V1L3</A> = CARRY(<A HREF="#V1L3_adder_eqn">V1L3_adder_eqn</A>);


<P> --V1L6 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~5 at LABCELL_X12_Y8_N12
<P><A NAME="V1L6_adder_eqn">V1L6_adder_eqn</A> = ( !<A HREF="#MC2_counter_reg_bit[5]">MC2_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#V1L3">V1L3</A> );
<P><A NAME="V1L6">V1L6</A> = SUM(<A HREF="#V1L6_adder_eqn">V1L6_adder_eqn</A>);

<P> --V1L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~6 at LABCELL_X12_Y8_N12
<P><A NAME="V1L7_adder_eqn">V1L7_adder_eqn</A> = ( !<A HREF="#MC2_counter_reg_bit[5]">MC2_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#V1L3">V1L3</A> );
<P><A NAME="V1L7">V1L7</A> = CARRY(<A HREF="#V1L7_adder_eqn">V1L7_adder_eqn</A>);


<P> --V1L10 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~9 at LABCELL_X12_Y8_N15
<P><A NAME="V1L10_adder_eqn">V1L10_adder_eqn</A> = ( !<A HREF="#JC2_b_full">JC2_b_full</A> ) + ( VCC ) + ( <A HREF="#V1L7">V1L7</A> );
<P><A NAME="V1L10">V1L10</A> = SUM(<A HREF="#V1L10_adder_eqn">V1L10_adder_eqn</A>);

<P> --V1L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~10 at LABCELL_X12_Y8_N15
<P><A NAME="V1L11_adder_eqn">V1L11_adder_eqn</A> = ( !<A HREF="#JC2_b_full">JC2_b_full</A> ) + ( VCC ) + ( <A HREF="#V1L7">V1L7</A> );
<P><A NAME="V1L11">V1L11</A> = CARRY(<A HREF="#V1L11_adder_eqn">V1L11_adder_eqn</A>);


<P> --V1L14 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~13 at LABCELL_X12_Y8_N18
<P><A NAME="V1L14_adder_eqn">V1L14_adder_eqn</A> = ( VCC ) + ( GND ) + ( <A HREF="#V1L11">V1L11</A> );
<P><A NAME="V1L14">V1L14</A> = SUM(<A HREF="#V1L14_adder_eqn">V1L14_adder_eqn</A>);


<P> --V1L18 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~17 at LABCELL_X12_Y8_N6
<P><A NAME="V1L18_adder_eqn">V1L18_adder_eqn</A> = ( !<A HREF="#MC2_counter_reg_bit[3]">MC2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#V1L27">V1L27</A> );
<P><A NAME="V1L18">V1L18</A> = SUM(<A HREF="#V1L18_adder_eqn">V1L18_adder_eqn</A>);

<P> --V1L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~18 at LABCELL_X12_Y8_N6
<P><A NAME="V1L19_adder_eqn">V1L19_adder_eqn</A> = ( !<A HREF="#MC2_counter_reg_bit[3]">MC2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#V1L27">V1L27</A> );
<P><A NAME="V1L19">V1L19</A> = CARRY(<A HREF="#V1L19_adder_eqn">V1L19_adder_eqn</A>);


<P> --V1L22 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~21 at LABCELL_X12_Y8_N0
<P><A NAME="V1L22_adder_eqn">V1L22_adder_eqn</A> = ( !<A HREF="#MC2_counter_reg_bit[1]">MC2_counter_reg_bit[1]</A> ) + ( !<A HREF="#MC2_counter_reg_bit[0]">MC2_counter_reg_bit[0]</A> ) + ( !VCC );
<P><A NAME="V1L22">V1L22</A> = SUM(<A HREF="#V1L22_adder_eqn">V1L22_adder_eqn</A>);

<P> --V1L23 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~22 at LABCELL_X12_Y8_N0
<P><A NAME="V1L23_adder_eqn">V1L23_adder_eqn</A> = ( !<A HREF="#MC2_counter_reg_bit[1]">MC2_counter_reg_bit[1]</A> ) + ( !<A HREF="#MC2_counter_reg_bit[0]">MC2_counter_reg_bit[0]</A> ) + ( !VCC );
<P><A NAME="V1L23">V1L23</A> = CARRY(<A HREF="#V1L23_adder_eqn">V1L23_adder_eqn</A>);


<P> --V1L26 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~25 at LABCELL_X12_Y8_N3
<P><A NAME="V1L26_adder_eqn">V1L26_adder_eqn</A> = ( !<A HREF="#MC2_counter_reg_bit[2]">MC2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#V1L23">V1L23</A> );
<P><A NAME="V1L26">V1L26</A> = SUM(<A HREF="#V1L26_adder_eqn">V1L26_adder_eqn</A>);

<P> --V1L27 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~26 at LABCELL_X12_Y8_N3
<P><A NAME="V1L27_adder_eqn">V1L27_adder_eqn</A> = ( !<A HREF="#MC2_counter_reg_bit[2]">MC2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#V1L23">V1L23</A> );
<P><A NAME="V1L27">V1L27</A> = CARRY(<A HREF="#V1L27_adder_eqn">V1L27_adder_eqn</A>);


<P> --VE1_sr[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21] at FF_X3_Y6_N32
<P> --register power-up is low

<P><A NAME="VE1_sr[21]">VE1_sr[21]</A> = DFFEAS(<A HREF="#VE1L69">VE1L69</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L30">VE1L30</A>,  ,  , <A HREF="#VE1L31">VE1L31</A>,  );


<P> --VE1_sr[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20] at FF_X3_Y6_N29
<P> --register power-up is low

<P><A NAME="VE1_sr[20]">VE1_sr[20]</A> = DFFEAS(<A HREF="#VE1L70">VE1L70</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L30">VE1L30</A>,  ,  , <A HREF="#VE1L31">VE1L31</A>,  );


<P> --ZD1_av_ld_byte0_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1] at FF_X27_Y12_N20
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte0_data[1]">ZD1_av_ld_byte0_data[1]</A> = DFFEAS(<A HREF="#HD1L66">HD1L66</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L976">ZD1L976</A>, <A HREF="#ZD1_av_ld_byte1_data[1]">ZD1_av_ld_byte1_data[1]</A>,  ,  , <A HREF="#ZD1L1094">ZD1L1094</A>);


<P> --YC1_data_reg[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[2] at FF_X24_Y8_N2
<P> --register power-up is low

<P><A NAME="YC1_data_reg[2]">YC1_data_reg[2]</A> = DFFEAS(<A HREF="#YC1L34">YC1L34</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#NC8_rp_valid">NC8_rp_valid</A>,  ,  , <A HREF="#YC1L2">YC1L2</A>,  );


<P> --QC3_av_readdata_pre[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] at FF_X22_Y7_N47
<P> --register power-up is low

<P><A NAME="QC3_av_readdata_pre[2]">QC3_av_readdata_pre[2]</A> = DFFEAS(<A HREF="#QC3L7">QC3L7</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#KC2_q_b[2]">KC2_q_b[2]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --S1_readdata[2] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[2] at FF_X17_Y11_N1
<P> --register power-up is low

<P><A NAME="S1_readdata[2]">S1_readdata[2]</A> = DFFEAS(<A HREF="#S1L73">S1L73</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>,  ,  , <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  );


<P> --T1_readdata[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[2] at FF_X22_Y9_N58
<P> --register power-up is low

<P><A NAME="T1_readdata[2]">T1_readdata[2]</A> = DFFEAS(<A HREF="#T1L106">T1L106</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --BC1_rdata[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0] at M10K_X5_Y4_N0
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
<P><A NAME="BC1_rdata[0]">BC1_rdata[0]</A> = AMPP_FUNCTION(<A HREF="#V1_fifo_wr">V1_fifo_wr</A>, GND, <A HREF="#LF1L43">LF1L43</A>, <A HREF="#LF1L43">LF1L43</A>, <A HREF="#BC1L26">BC1L26</A>, <A HREF="#V1L83">V1L83</A>, <A HREF="#V1_fifo_wr">V1_fifo_wr</A>, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>, <A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#LC2_counter_reg_bit[0]">LC2_counter_reg_bit[0]</A>, <A HREF="#LC2_counter_reg_bit[1]">LC2_counter_reg_bit[1]</A>, <A HREF="#LC2_counter_reg_bit[2]">LC2_counter_reg_bit[2]</A>, <A HREF="#LC2_counter_reg_bit[3]">LC2_counter_reg_bit[3]</A>, <A HREF="#LC2_counter_reg_bit[4]">LC2_counter_reg_bit[4]</A>, <A HREF="#LC2_counter_reg_bit[5]">LC2_counter_reg_bit[5]</A>, <A HREF="#LC1_counter_reg_bit[0]">LC1_counter_reg_bit[0]</A>, <A HREF="#LC1_counter_reg_bit[1]">LC1_counter_reg_bit[1]</A>, <A HREF="#LC1_counter_reg_bit[2]">LC1_counter_reg_bit[2]</A>, <A HREF="#LC1_counter_reg_bit[3]">LC1_counter_reg_bit[3]</A>, <A HREF="#LC1_counter_reg_bit[4]">LC1_counter_reg_bit[4]</A>, <A HREF="#LC1_counter_reg_bit[5]">LC1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>);

<P> --BC1_rdata[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7] at M10K_X5_Y4_N0
<P><A NAME="BC1_rdata[7]">BC1_rdata[7]</A> = AMPP_FUNCTION(<A HREF="#V1_fifo_wr">V1_fifo_wr</A>, GND, <A HREF="#LF1L43">LF1L43</A>, <A HREF="#LF1L43">LF1L43</A>, <A HREF="#BC1L26">BC1L26</A>, <A HREF="#V1L83">V1L83</A>, <A HREF="#V1_fifo_wr">V1_fifo_wr</A>, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>, <A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#LC2_counter_reg_bit[0]">LC2_counter_reg_bit[0]</A>, <A HREF="#LC2_counter_reg_bit[1]">LC2_counter_reg_bit[1]</A>, <A HREF="#LC2_counter_reg_bit[2]">LC2_counter_reg_bit[2]</A>, <A HREF="#LC2_counter_reg_bit[3]">LC2_counter_reg_bit[3]</A>, <A HREF="#LC2_counter_reg_bit[4]">LC2_counter_reg_bit[4]</A>, <A HREF="#LC2_counter_reg_bit[5]">LC2_counter_reg_bit[5]</A>, <A HREF="#LC1_counter_reg_bit[0]">LC1_counter_reg_bit[0]</A>, <A HREF="#LC1_counter_reg_bit[1]">LC1_counter_reg_bit[1]</A>, <A HREF="#LC1_counter_reg_bit[2]">LC1_counter_reg_bit[2]</A>, <A HREF="#LC1_counter_reg_bit[3]">LC1_counter_reg_bit[3]</A>, <A HREF="#LC1_counter_reg_bit[4]">LC1_counter_reg_bit[4]</A>, <A HREF="#LC1_counter_reg_bit[5]">LC1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>);

<P> --BC1_rdata[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6] at M10K_X5_Y4_N0
<P><A NAME="BC1_rdata[6]">BC1_rdata[6]</A> = AMPP_FUNCTION(<A HREF="#V1_fifo_wr">V1_fifo_wr</A>, GND, <A HREF="#LF1L43">LF1L43</A>, <A HREF="#LF1L43">LF1L43</A>, <A HREF="#BC1L26">BC1L26</A>, <A HREF="#V1L83">V1L83</A>, <A HREF="#V1_fifo_wr">V1_fifo_wr</A>, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>, <A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#LC2_counter_reg_bit[0]">LC2_counter_reg_bit[0]</A>, <A HREF="#LC2_counter_reg_bit[1]">LC2_counter_reg_bit[1]</A>, <A HREF="#LC2_counter_reg_bit[2]">LC2_counter_reg_bit[2]</A>, <A HREF="#LC2_counter_reg_bit[3]">LC2_counter_reg_bit[3]</A>, <A HREF="#LC2_counter_reg_bit[4]">LC2_counter_reg_bit[4]</A>, <A HREF="#LC2_counter_reg_bit[5]">LC2_counter_reg_bit[5]</A>, <A HREF="#LC1_counter_reg_bit[0]">LC1_counter_reg_bit[0]</A>, <A HREF="#LC1_counter_reg_bit[1]">LC1_counter_reg_bit[1]</A>, <A HREF="#LC1_counter_reg_bit[2]">LC1_counter_reg_bit[2]</A>, <A HREF="#LC1_counter_reg_bit[3]">LC1_counter_reg_bit[3]</A>, <A HREF="#LC1_counter_reg_bit[4]">LC1_counter_reg_bit[4]</A>, <A HREF="#LC1_counter_reg_bit[5]">LC1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>);

<P> --BC1_rdata[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5] at M10K_X5_Y4_N0
<P><A NAME="BC1_rdata[5]">BC1_rdata[5]</A> = AMPP_FUNCTION(<A HREF="#V1_fifo_wr">V1_fifo_wr</A>, GND, <A HREF="#LF1L43">LF1L43</A>, <A HREF="#LF1L43">LF1L43</A>, <A HREF="#BC1L26">BC1L26</A>, <A HREF="#V1L83">V1L83</A>, <A HREF="#V1_fifo_wr">V1_fifo_wr</A>, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>, <A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#LC2_counter_reg_bit[0]">LC2_counter_reg_bit[0]</A>, <A HREF="#LC2_counter_reg_bit[1]">LC2_counter_reg_bit[1]</A>, <A HREF="#LC2_counter_reg_bit[2]">LC2_counter_reg_bit[2]</A>, <A HREF="#LC2_counter_reg_bit[3]">LC2_counter_reg_bit[3]</A>, <A HREF="#LC2_counter_reg_bit[4]">LC2_counter_reg_bit[4]</A>, <A HREF="#LC2_counter_reg_bit[5]">LC2_counter_reg_bit[5]</A>, <A HREF="#LC1_counter_reg_bit[0]">LC1_counter_reg_bit[0]</A>, <A HREF="#LC1_counter_reg_bit[1]">LC1_counter_reg_bit[1]</A>, <A HREF="#LC1_counter_reg_bit[2]">LC1_counter_reg_bit[2]</A>, <A HREF="#LC1_counter_reg_bit[3]">LC1_counter_reg_bit[3]</A>, <A HREF="#LC1_counter_reg_bit[4]">LC1_counter_reg_bit[4]</A>, <A HREF="#LC1_counter_reg_bit[5]">LC1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>);

<P> --BC1_rdata[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4] at M10K_X5_Y4_N0
<P><A NAME="BC1_rdata[4]">BC1_rdata[4]</A> = AMPP_FUNCTION(<A HREF="#V1_fifo_wr">V1_fifo_wr</A>, GND, <A HREF="#LF1L43">LF1L43</A>, <A HREF="#LF1L43">LF1L43</A>, <A HREF="#BC1L26">BC1L26</A>, <A HREF="#V1L83">V1L83</A>, <A HREF="#V1_fifo_wr">V1_fifo_wr</A>, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>, <A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#LC2_counter_reg_bit[0]">LC2_counter_reg_bit[0]</A>, <A HREF="#LC2_counter_reg_bit[1]">LC2_counter_reg_bit[1]</A>, <A HREF="#LC2_counter_reg_bit[2]">LC2_counter_reg_bit[2]</A>, <A HREF="#LC2_counter_reg_bit[3]">LC2_counter_reg_bit[3]</A>, <A HREF="#LC2_counter_reg_bit[4]">LC2_counter_reg_bit[4]</A>, <A HREF="#LC2_counter_reg_bit[5]">LC2_counter_reg_bit[5]</A>, <A HREF="#LC1_counter_reg_bit[0]">LC1_counter_reg_bit[0]</A>, <A HREF="#LC1_counter_reg_bit[1]">LC1_counter_reg_bit[1]</A>, <A HREF="#LC1_counter_reg_bit[2]">LC1_counter_reg_bit[2]</A>, <A HREF="#LC1_counter_reg_bit[3]">LC1_counter_reg_bit[3]</A>, <A HREF="#LC1_counter_reg_bit[4]">LC1_counter_reg_bit[4]</A>, <A HREF="#LC1_counter_reg_bit[5]">LC1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>);

<P> --BC1_rdata[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3] at M10K_X5_Y4_N0
<P><A NAME="BC1_rdata[3]">BC1_rdata[3]</A> = AMPP_FUNCTION(<A HREF="#V1_fifo_wr">V1_fifo_wr</A>, GND, <A HREF="#LF1L43">LF1L43</A>, <A HREF="#LF1L43">LF1L43</A>, <A HREF="#BC1L26">BC1L26</A>, <A HREF="#V1L83">V1L83</A>, <A HREF="#V1_fifo_wr">V1_fifo_wr</A>, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>, <A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#LC2_counter_reg_bit[0]">LC2_counter_reg_bit[0]</A>, <A HREF="#LC2_counter_reg_bit[1]">LC2_counter_reg_bit[1]</A>, <A HREF="#LC2_counter_reg_bit[2]">LC2_counter_reg_bit[2]</A>, <A HREF="#LC2_counter_reg_bit[3]">LC2_counter_reg_bit[3]</A>, <A HREF="#LC2_counter_reg_bit[4]">LC2_counter_reg_bit[4]</A>, <A HREF="#LC2_counter_reg_bit[5]">LC2_counter_reg_bit[5]</A>, <A HREF="#LC1_counter_reg_bit[0]">LC1_counter_reg_bit[0]</A>, <A HREF="#LC1_counter_reg_bit[1]">LC1_counter_reg_bit[1]</A>, <A HREF="#LC1_counter_reg_bit[2]">LC1_counter_reg_bit[2]</A>, <A HREF="#LC1_counter_reg_bit[3]">LC1_counter_reg_bit[3]</A>, <A HREF="#LC1_counter_reg_bit[4]">LC1_counter_reg_bit[4]</A>, <A HREF="#LC1_counter_reg_bit[5]">LC1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>);

<P> --BC1_rdata[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2] at M10K_X5_Y4_N0
<P><A NAME="BC1_rdata[2]">BC1_rdata[2]</A> = AMPP_FUNCTION(<A HREF="#V1_fifo_wr">V1_fifo_wr</A>, GND, <A HREF="#LF1L43">LF1L43</A>, <A HREF="#LF1L43">LF1L43</A>, <A HREF="#BC1L26">BC1L26</A>, <A HREF="#V1L83">V1L83</A>, <A HREF="#V1_fifo_wr">V1_fifo_wr</A>, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>, <A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#LC2_counter_reg_bit[0]">LC2_counter_reg_bit[0]</A>, <A HREF="#LC2_counter_reg_bit[1]">LC2_counter_reg_bit[1]</A>, <A HREF="#LC2_counter_reg_bit[2]">LC2_counter_reg_bit[2]</A>, <A HREF="#LC2_counter_reg_bit[3]">LC2_counter_reg_bit[3]</A>, <A HREF="#LC2_counter_reg_bit[4]">LC2_counter_reg_bit[4]</A>, <A HREF="#LC2_counter_reg_bit[5]">LC2_counter_reg_bit[5]</A>, <A HREF="#LC1_counter_reg_bit[0]">LC1_counter_reg_bit[0]</A>, <A HREF="#LC1_counter_reg_bit[1]">LC1_counter_reg_bit[1]</A>, <A HREF="#LC1_counter_reg_bit[2]">LC1_counter_reg_bit[2]</A>, <A HREF="#LC1_counter_reg_bit[3]">LC1_counter_reg_bit[3]</A>, <A HREF="#LC1_counter_reg_bit[4]">LC1_counter_reg_bit[4]</A>, <A HREF="#LC1_counter_reg_bit[5]">LC1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>);

<P> --BC1_rdata[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1] at M10K_X5_Y4_N0
<P><A NAME="BC1_rdata[1]">BC1_rdata[1]</A> = AMPP_FUNCTION(<A HREF="#V1_fifo_wr">V1_fifo_wr</A>, GND, <A HREF="#LF1L43">LF1L43</A>, <A HREF="#LF1L43">LF1L43</A>, <A HREF="#BC1L26">BC1L26</A>, <A HREF="#V1L83">V1L83</A>, <A HREF="#V1_fifo_wr">V1_fifo_wr</A>, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>, <A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#LC2_counter_reg_bit[0]">LC2_counter_reg_bit[0]</A>, <A HREF="#LC2_counter_reg_bit[1]">LC2_counter_reg_bit[1]</A>, <A HREF="#LC2_counter_reg_bit[2]">LC2_counter_reg_bit[2]</A>, <A HREF="#LC2_counter_reg_bit[3]">LC2_counter_reg_bit[3]</A>, <A HREF="#LC2_counter_reg_bit[4]">LC2_counter_reg_bit[4]</A>, <A HREF="#LC2_counter_reg_bit[5]">LC2_counter_reg_bit[5]</A>, <A HREF="#LC1_counter_reg_bit[0]">LC1_counter_reg_bit[0]</A>, <A HREF="#LC1_counter_reg_bit[1]">LC1_counter_reg_bit[1]</A>, <A HREF="#LC1_counter_reg_bit[2]">LC1_counter_reg_bit[2]</A>, <A HREF="#LC1_counter_reg_bit[3]">LC1_counter_reg_bit[3]</A>, <A HREF="#LC1_counter_reg_bit[4]">LC1_counter_reg_bit[4]</A>, <A HREF="#LC1_counter_reg_bit[5]">LC1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>);


<P> --BC1_count[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6] at FF_X3_Y4_N52
<P> --register power-up is low

<P><A NAME="BC1_count[6]">BC1_count[6]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1_count[5]">BC1_count[5]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, GND, <A HREF="#BC1L65">BC1L65</A>);


<P> --VE1_sr[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25] at FF_X3_Y6_N56
<P> --register power-up is low

<P><A NAME="VE1_sr[25]">VE1_sr[25]</A> = DFFEAS(<A HREF="#VE1L71">VE1L71</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L30">VE1L30</A>,  ,  , <A HREF="#VE1L31">VE1L31</A>,  );


<P> --VE1_sr[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5] at FF_X2_Y6_N26
<P> --register power-up is low

<P><A NAME="VE1_sr[5]">VE1_sr[5]</A> = DFFEAS(<A HREF="#VE1L72">VE1L72</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L27">VE1L27</A>,  ,  , <A HREF="#VE1L26">VE1L26</A>,  );


<P> --HE1_break_readreg[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] at FF_X6_Y6_N11
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[3]">HE1_break_readreg[3]</A> = DFFEAS(<A HREF="#HE1L6">HE1L6</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>,  ,  , <A HREF="#HE1L25">HE1L25</A>,  );


<P> --VE1_sr[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27] at FF_X3_Y6_N14
<P> --register power-up is low

<P><A NAME="VE1_sr[27]">VE1_sr[27]</A> = DFFEAS(<A HREF="#VE1L73">VE1L73</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L30">VE1L30</A>,  ,  , <A HREF="#VE1L31">VE1L31</A>,  );


<P> --VE1_sr[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26] at FF_X3_Y6_N59
<P> --register power-up is low

<P><A NAME="VE1_sr[26]">VE1_sr[26]</A> = DFFEAS(<A HREF="#VE1L74">VE1L74</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L30">VE1L30</A>,  ,  , <A HREF="#VE1L31">VE1L31</A>,  );


<P> --VE1_sr[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28] at FF_X3_Y6_N17
<P> --register power-up is low

<P><A NAME="VE1_sr[28]">VE1_sr[28]</A> = DFFEAS(<A HREF="#VE1L75">VE1L75</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L30">VE1L30</A>,  ,  , <A HREF="#VE1L31">VE1L31</A>,  );


<P> --SE1L23 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21 at LABCELL_X7_Y6_N39
<P><A NAME="SE1L23_adder_eqn">SE1L23_adder_eqn</A> = ( <A HREF="#SE1_MonAReg[5]">SE1_MonAReg[5]</A> ) + ( GND ) + ( <A HREF="#SE1L16">SE1L16</A> );
<P><A NAME="SE1L23">SE1L23</A> = SUM(<A HREF="#SE1L23_adder_eqn">SE1L23_adder_eqn</A>);

<P> --SE1L24 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22 at LABCELL_X7_Y6_N39
<P><A NAME="SE1L24_adder_eqn">SE1L24_adder_eqn</A> = ( <A HREF="#SE1_MonAReg[5]">SE1_MonAReg[5]</A> ) + ( GND ) + ( <A HREF="#SE1L16">SE1L16</A> );
<P><A NAME="SE1L24">SE1L24</A> = CARRY(<A HREF="#SE1L24_adder_eqn">SE1L24_adder_eqn</A>);


<P> --SE1L27 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25 at LABCELL_X7_Y6_N42
<P><A NAME="SE1L27_adder_eqn">SE1L27_adder_eqn</A> = ( <A HREF="#SE1_MonAReg[6]">SE1_MonAReg[6]</A> ) + ( GND ) + ( <A HREF="#SE1L24">SE1L24</A> );
<P><A NAME="SE1L27">SE1L27</A> = SUM(<A HREF="#SE1L27_adder_eqn">SE1L27_adder_eqn</A>);

<P> --SE1L28 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26 at LABCELL_X7_Y6_N42
<P><A NAME="SE1L28_adder_eqn">SE1L28_adder_eqn</A> = ( <A HREF="#SE1_MonAReg[6]">SE1_MonAReg[6]</A> ) + ( GND ) + ( <A HREF="#SE1L24">SE1L24</A> );
<P><A NAME="SE1L28">SE1L28</A> = CARRY(<A HREF="#SE1L28_adder_eqn">SE1L28_adder_eqn</A>);


<P> --SE1L31 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29 at LABCELL_X7_Y6_N45
<P><A NAME="SE1L31_adder_eqn">SE1L31_adder_eqn</A> = ( <A HREF="#SE1_MonAReg[7]">SE1_MonAReg[7]</A> ) + ( GND ) + ( <A HREF="#SE1L28">SE1L28</A> );
<P><A NAME="SE1L31">SE1L31</A> = SUM(<A HREF="#SE1L31_adder_eqn">SE1L31_adder_eqn</A>);

<P> --SE1L32 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30 at LABCELL_X7_Y6_N45
<P><A NAME="SE1L32_adder_eqn">SE1L32_adder_eqn</A> = ( <A HREF="#SE1_MonAReg[7]">SE1_MonAReg[7]</A> ) + ( GND ) + ( <A HREF="#SE1L28">SE1L28</A> );
<P><A NAME="SE1L32">SE1L32</A> = CARRY(<A HREF="#SE1L32_adder_eqn">SE1L32_adder_eqn</A>);


<P> --SE1L35 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33 at LABCELL_X7_Y6_N48
<P><A NAME="SE1L35_adder_eqn">SE1L35_adder_eqn</A> = ( <A HREF="#SE1_MonAReg[8]">SE1_MonAReg[8]</A> ) + ( GND ) + ( <A HREF="#SE1L32">SE1L32</A> );
<P><A NAME="SE1L35">SE1L35</A> = SUM(<A HREF="#SE1L35_adder_eqn">SE1L35_adder_eqn</A>);

<P> --SE1L36 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34 at LABCELL_X7_Y6_N48
<P><A NAME="SE1L36_adder_eqn">SE1L36_adder_eqn</A> = ( <A HREF="#SE1_MonAReg[8]">SE1_MonAReg[8]</A> ) + ( GND ) + ( <A HREF="#SE1L32">SE1L32</A> );
<P><A NAME="SE1L36">SE1L36</A> = CARRY(<A HREF="#SE1L36_adder_eqn">SE1L36_adder_eqn</A>);


<P> --XB1_shiftreg_data[23] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[23] at FF_X15_Y7_N17
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_data[23]">XB1_shiftreg_data[23]</A> = DFFEAS(<A HREF="#XB1L79">XB1L79</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_shiftreg_mask[23] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[23] at FF_X16_Y5_N41
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_mask[23]">XB1_shiftreg_mask[23]</A> = DFFEAS(<A HREF="#XB1L133">XB1L133</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --JB1_data_out_shift_reg[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[10] at FF_X13_Y9_N8
<P> --register power-up is low

<P><A NAME="JB1_data_out_shift_reg[10]">JB1_data_out_shift_reg[10]</A> = DFFEAS(<A HREF="#JB1L98">JB1L98</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#JB1L85">JB1L85</A>,  ,  , <A HREF="#JB1L83">JB1L83</A>,  );


<P> --HB1_right_audio_fifo_read_space[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[3] at FF_X18_Y11_N13
<P> --register power-up is low

<P><A NAME="HB1_right_audio_fifo_read_space[3]">HB1_right_audio_fifo_read_space[3]</A> = DFFEAS(<A HREF="#HB1L58">HB1L58</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --T1_address_reg[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[3] at FF_X21_Y8_N4
<P> --register power-up is low

<P><A NAME="T1_address_reg[3]">T1_address_reg[3]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L32">T1L32</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>, VCC);


<P> --XB1_shiftreg_data[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[4] at FF_X19_Y7_N37
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_data[4]">XB1_shiftreg_data[4]</A> = DFFEAS(<A HREF="#XB1L80">XB1L80</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --DF1_q_a[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16] at M10K_X5_Y8_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 20
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L171">SE1L171</A>, <A HREF="#SE1L172">SE1L172</A>, <A HREF="#SE1L173">SE1L173</A>, <A HREF="#SE1L174">SE1L174</A>, <A HREF="#SE1L175">SE1L175</A>, <A HREF="#SE1L176">SE1L176</A>, <A HREF="#SE1L177">SE1L177</A>, <A HREF="#SE1L178">SE1L178</A>, , , <A HREF="#SE1L179">SE1L179</A>, <A HREF="#SE1L180">SE1L180</A>, <A HREF="#SE1L181">SE1L181</A>, <A HREF="#SE1L182">SE1L182</A>, <A HREF="#SE1L183">SE1L183</A>, <A HREF="#SE1L184">SE1L184</A>, <A HREF="#SE1L185">SE1L185</A>, <A HREF="#SE1L186">SE1L186</A>, , );
<P><A NAME="DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L152">SE1L152</A>, <A HREF="#SE1L153">SE1L153</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A>, , <A HREF="#DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[16]">DF1_q_a[16]</A> = <A HREF="#DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A>[0];

<P> --DF1_q_a[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L171">SE1L171</A>, <A HREF="#SE1L172">SE1L172</A>, <A HREF="#SE1L173">SE1L173</A>, <A HREF="#SE1L174">SE1L174</A>, <A HREF="#SE1L175">SE1L175</A>, <A HREF="#SE1L176">SE1L176</A>, <A HREF="#SE1L177">SE1L177</A>, <A HREF="#SE1L178">SE1L178</A>, , , <A HREF="#SE1L179">SE1L179</A>, <A HREF="#SE1L180">SE1L180</A>, <A HREF="#SE1L181">SE1L181</A>, <A HREF="#SE1L182">SE1L182</A>, <A HREF="#SE1L183">SE1L183</A>, <A HREF="#SE1L184">SE1L184</A>, <A HREF="#SE1L185">SE1L185</A>, <A HREF="#SE1L186">SE1L186</A>, , );
<P><A NAME="DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L152">SE1L152</A>, <A HREF="#SE1L153">SE1L153</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A>, , <A HREF="#DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[31]">DF1_q_a[31]</A> = <A HREF="#DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A>[17];

<P> --DF1_q_a[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L171">SE1L171</A>, <A HREF="#SE1L172">SE1L172</A>, <A HREF="#SE1L173">SE1L173</A>, <A HREF="#SE1L174">SE1L174</A>, <A HREF="#SE1L175">SE1L175</A>, <A HREF="#SE1L176">SE1L176</A>, <A HREF="#SE1L177">SE1L177</A>, <A HREF="#SE1L178">SE1L178</A>, , , <A HREF="#SE1L179">SE1L179</A>, <A HREF="#SE1L180">SE1L180</A>, <A HREF="#SE1L181">SE1L181</A>, <A HREF="#SE1L182">SE1L182</A>, <A HREF="#SE1L183">SE1L183</A>, <A HREF="#SE1L184">SE1L184</A>, <A HREF="#SE1L185">SE1L185</A>, <A HREF="#SE1L186">SE1L186</A>, , );
<P><A NAME="DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L152">SE1L152</A>, <A HREF="#SE1L153">SE1L153</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A>, , <A HREF="#DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[30]">DF1_q_a[30]</A> = <A HREF="#DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A>[16];

<P> --DF1_q_a[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L171">SE1L171</A>, <A HREF="#SE1L172">SE1L172</A>, <A HREF="#SE1L173">SE1L173</A>, <A HREF="#SE1L174">SE1L174</A>, <A HREF="#SE1L175">SE1L175</A>, <A HREF="#SE1L176">SE1L176</A>, <A HREF="#SE1L177">SE1L177</A>, <A HREF="#SE1L178">SE1L178</A>, , , <A HREF="#SE1L179">SE1L179</A>, <A HREF="#SE1L180">SE1L180</A>, <A HREF="#SE1L181">SE1L181</A>, <A HREF="#SE1L182">SE1L182</A>, <A HREF="#SE1L183">SE1L183</A>, <A HREF="#SE1L184">SE1L184</A>, <A HREF="#SE1L185">SE1L185</A>, <A HREF="#SE1L186">SE1L186</A>, , );
<P><A NAME="DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L152">SE1L152</A>, <A HREF="#SE1L153">SE1L153</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A>, , <A HREF="#DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[29]">DF1_q_a[29]</A> = <A HREF="#DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A>[15];

<P> --DF1_q_a[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L171">SE1L171</A>, <A HREF="#SE1L172">SE1L172</A>, <A HREF="#SE1L173">SE1L173</A>, <A HREF="#SE1L174">SE1L174</A>, <A HREF="#SE1L175">SE1L175</A>, <A HREF="#SE1L176">SE1L176</A>, <A HREF="#SE1L177">SE1L177</A>, <A HREF="#SE1L178">SE1L178</A>, , , <A HREF="#SE1L179">SE1L179</A>, <A HREF="#SE1L180">SE1L180</A>, <A HREF="#SE1L181">SE1L181</A>, <A HREF="#SE1L182">SE1L182</A>, <A HREF="#SE1L183">SE1L183</A>, <A HREF="#SE1L184">SE1L184</A>, <A HREF="#SE1L185">SE1L185</A>, <A HREF="#SE1L186">SE1L186</A>, , );
<P><A NAME="DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L152">SE1L152</A>, <A HREF="#SE1L153">SE1L153</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A>, , <A HREF="#DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[28]">DF1_q_a[28]</A> = <A HREF="#DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A>[14];

<P> --DF1_q_a[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L171">SE1L171</A>, <A HREF="#SE1L172">SE1L172</A>, <A HREF="#SE1L173">SE1L173</A>, <A HREF="#SE1L174">SE1L174</A>, <A HREF="#SE1L175">SE1L175</A>, <A HREF="#SE1L176">SE1L176</A>, <A HREF="#SE1L177">SE1L177</A>, <A HREF="#SE1L178">SE1L178</A>, , , <A HREF="#SE1L179">SE1L179</A>, <A HREF="#SE1L180">SE1L180</A>, <A HREF="#SE1L181">SE1L181</A>, <A HREF="#SE1L182">SE1L182</A>, <A HREF="#SE1L183">SE1L183</A>, <A HREF="#SE1L184">SE1L184</A>, <A HREF="#SE1L185">SE1L185</A>, <A HREF="#SE1L186">SE1L186</A>, , );
<P><A NAME="DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L152">SE1L152</A>, <A HREF="#SE1L153">SE1L153</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A>, , <A HREF="#DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[27]">DF1_q_a[27]</A> = <A HREF="#DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A>[13];

<P> --DF1_q_a[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L171">SE1L171</A>, <A HREF="#SE1L172">SE1L172</A>, <A HREF="#SE1L173">SE1L173</A>, <A HREF="#SE1L174">SE1L174</A>, <A HREF="#SE1L175">SE1L175</A>, <A HREF="#SE1L176">SE1L176</A>, <A HREF="#SE1L177">SE1L177</A>, <A HREF="#SE1L178">SE1L178</A>, , , <A HREF="#SE1L179">SE1L179</A>, <A HREF="#SE1L180">SE1L180</A>, <A HREF="#SE1L181">SE1L181</A>, <A HREF="#SE1L182">SE1L182</A>, <A HREF="#SE1L183">SE1L183</A>, <A HREF="#SE1L184">SE1L184</A>, <A HREF="#SE1L185">SE1L185</A>, <A HREF="#SE1L186">SE1L186</A>, , );
<P><A NAME="DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L152">SE1L152</A>, <A HREF="#SE1L153">SE1L153</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A>, , <A HREF="#DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[26]">DF1_q_a[26]</A> = <A HREF="#DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A>[12];

<P> --DF1_q_a[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L171">SE1L171</A>, <A HREF="#SE1L172">SE1L172</A>, <A HREF="#SE1L173">SE1L173</A>, <A HREF="#SE1L174">SE1L174</A>, <A HREF="#SE1L175">SE1L175</A>, <A HREF="#SE1L176">SE1L176</A>, <A HREF="#SE1L177">SE1L177</A>, <A HREF="#SE1L178">SE1L178</A>, , , <A HREF="#SE1L179">SE1L179</A>, <A HREF="#SE1L180">SE1L180</A>, <A HREF="#SE1L181">SE1L181</A>, <A HREF="#SE1L182">SE1L182</A>, <A HREF="#SE1L183">SE1L183</A>, <A HREF="#SE1L184">SE1L184</A>, <A HREF="#SE1L185">SE1L185</A>, <A HREF="#SE1L186">SE1L186</A>, , );
<P><A NAME="DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L152">SE1L152</A>, <A HREF="#SE1L153">SE1L153</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A>, , <A HREF="#DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[25]">DF1_q_a[25]</A> = <A HREF="#DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A>[11];

<P> --DF1_q_a[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L171">SE1L171</A>, <A HREF="#SE1L172">SE1L172</A>, <A HREF="#SE1L173">SE1L173</A>, <A HREF="#SE1L174">SE1L174</A>, <A HREF="#SE1L175">SE1L175</A>, <A HREF="#SE1L176">SE1L176</A>, <A HREF="#SE1L177">SE1L177</A>, <A HREF="#SE1L178">SE1L178</A>, , , <A HREF="#SE1L179">SE1L179</A>, <A HREF="#SE1L180">SE1L180</A>, <A HREF="#SE1L181">SE1L181</A>, <A HREF="#SE1L182">SE1L182</A>, <A HREF="#SE1L183">SE1L183</A>, <A HREF="#SE1L184">SE1L184</A>, <A HREF="#SE1L185">SE1L185</A>, <A HREF="#SE1L186">SE1L186</A>, , );
<P><A NAME="DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L152">SE1L152</A>, <A HREF="#SE1L153">SE1L153</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A>, , <A HREF="#DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[24]">DF1_q_a[24]</A> = <A HREF="#DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A>[10];

<P> --DF1_q_a[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L171">SE1L171</A>, <A HREF="#SE1L172">SE1L172</A>, <A HREF="#SE1L173">SE1L173</A>, <A HREF="#SE1L174">SE1L174</A>, <A HREF="#SE1L175">SE1L175</A>, <A HREF="#SE1L176">SE1L176</A>, <A HREF="#SE1L177">SE1L177</A>, <A HREF="#SE1L178">SE1L178</A>, , , <A HREF="#SE1L179">SE1L179</A>, <A HREF="#SE1L180">SE1L180</A>, <A HREF="#SE1L181">SE1L181</A>, <A HREF="#SE1L182">SE1L182</A>, <A HREF="#SE1L183">SE1L183</A>, <A HREF="#SE1L184">SE1L184</A>, <A HREF="#SE1L185">SE1L185</A>, <A HREF="#SE1L186">SE1L186</A>, , );
<P><A NAME="DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L152">SE1L152</A>, <A HREF="#SE1L153">SE1L153</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A>, , <A HREF="#DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[23]">DF1_q_a[23]</A> = <A HREF="#DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A>[7];

<P> --DF1_q_a[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L171">SE1L171</A>, <A HREF="#SE1L172">SE1L172</A>, <A HREF="#SE1L173">SE1L173</A>, <A HREF="#SE1L174">SE1L174</A>, <A HREF="#SE1L175">SE1L175</A>, <A HREF="#SE1L176">SE1L176</A>, <A HREF="#SE1L177">SE1L177</A>, <A HREF="#SE1L178">SE1L178</A>, , , <A HREF="#SE1L179">SE1L179</A>, <A HREF="#SE1L180">SE1L180</A>, <A HREF="#SE1L181">SE1L181</A>, <A HREF="#SE1L182">SE1L182</A>, <A HREF="#SE1L183">SE1L183</A>, <A HREF="#SE1L184">SE1L184</A>, <A HREF="#SE1L185">SE1L185</A>, <A HREF="#SE1L186">SE1L186</A>, , );
<P><A NAME="DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L152">SE1L152</A>, <A HREF="#SE1L153">SE1L153</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A>, , <A HREF="#DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[22]">DF1_q_a[22]</A> = <A HREF="#DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A>[6];

<P> --DF1_q_a[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L171">SE1L171</A>, <A HREF="#SE1L172">SE1L172</A>, <A HREF="#SE1L173">SE1L173</A>, <A HREF="#SE1L174">SE1L174</A>, <A HREF="#SE1L175">SE1L175</A>, <A HREF="#SE1L176">SE1L176</A>, <A HREF="#SE1L177">SE1L177</A>, <A HREF="#SE1L178">SE1L178</A>, , , <A HREF="#SE1L179">SE1L179</A>, <A HREF="#SE1L180">SE1L180</A>, <A HREF="#SE1L181">SE1L181</A>, <A HREF="#SE1L182">SE1L182</A>, <A HREF="#SE1L183">SE1L183</A>, <A HREF="#SE1L184">SE1L184</A>, <A HREF="#SE1L185">SE1L185</A>, <A HREF="#SE1L186">SE1L186</A>, , );
<P><A NAME="DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L152">SE1L152</A>, <A HREF="#SE1L153">SE1L153</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A>, , <A HREF="#DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[21]">DF1_q_a[21]</A> = <A HREF="#DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A>[5];

<P> --DF1_q_a[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L171">SE1L171</A>, <A HREF="#SE1L172">SE1L172</A>, <A HREF="#SE1L173">SE1L173</A>, <A HREF="#SE1L174">SE1L174</A>, <A HREF="#SE1L175">SE1L175</A>, <A HREF="#SE1L176">SE1L176</A>, <A HREF="#SE1L177">SE1L177</A>, <A HREF="#SE1L178">SE1L178</A>, , , <A HREF="#SE1L179">SE1L179</A>, <A HREF="#SE1L180">SE1L180</A>, <A HREF="#SE1L181">SE1L181</A>, <A HREF="#SE1L182">SE1L182</A>, <A HREF="#SE1L183">SE1L183</A>, <A HREF="#SE1L184">SE1L184</A>, <A HREF="#SE1L185">SE1L185</A>, <A HREF="#SE1L186">SE1L186</A>, , );
<P><A NAME="DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L152">SE1L152</A>, <A HREF="#SE1L153">SE1L153</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A>, , <A HREF="#DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[20]">DF1_q_a[20]</A> = <A HREF="#DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A>[4];

<P> --DF1_q_a[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L171">SE1L171</A>, <A HREF="#SE1L172">SE1L172</A>, <A HREF="#SE1L173">SE1L173</A>, <A HREF="#SE1L174">SE1L174</A>, <A HREF="#SE1L175">SE1L175</A>, <A HREF="#SE1L176">SE1L176</A>, <A HREF="#SE1L177">SE1L177</A>, <A HREF="#SE1L178">SE1L178</A>, , , <A HREF="#SE1L179">SE1L179</A>, <A HREF="#SE1L180">SE1L180</A>, <A HREF="#SE1L181">SE1L181</A>, <A HREF="#SE1L182">SE1L182</A>, <A HREF="#SE1L183">SE1L183</A>, <A HREF="#SE1L184">SE1L184</A>, <A HREF="#SE1L185">SE1L185</A>, <A HREF="#SE1L186">SE1L186</A>, , );
<P><A NAME="DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L152">SE1L152</A>, <A HREF="#SE1L153">SE1L153</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A>, , <A HREF="#DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[19]">DF1_q_a[19]</A> = <A HREF="#DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A>[3];

<P> --DF1_q_a[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L171">SE1L171</A>, <A HREF="#SE1L172">SE1L172</A>, <A HREF="#SE1L173">SE1L173</A>, <A HREF="#SE1L174">SE1L174</A>, <A HREF="#SE1L175">SE1L175</A>, <A HREF="#SE1L176">SE1L176</A>, <A HREF="#SE1L177">SE1L177</A>, <A HREF="#SE1L178">SE1L178</A>, , , <A HREF="#SE1L179">SE1L179</A>, <A HREF="#SE1L180">SE1L180</A>, <A HREF="#SE1L181">SE1L181</A>, <A HREF="#SE1L182">SE1L182</A>, <A HREF="#SE1L183">SE1L183</A>, <A HREF="#SE1L184">SE1L184</A>, <A HREF="#SE1L185">SE1L185</A>, <A HREF="#SE1L186">SE1L186</A>, , );
<P><A NAME="DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L152">SE1L152</A>, <A HREF="#SE1L153">SE1L153</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A>, , <A HREF="#DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[18]">DF1_q_a[18]</A> = <A HREF="#DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A>[2];

<P> --DF1_q_a[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17] at M10K_X5_Y8_N0
<P><A NAME="DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A> = BUS(<A HREF="#SE1L171">SE1L171</A>, <A HREF="#SE1L172">SE1L172</A>, <A HREF="#SE1L173">SE1L173</A>, <A HREF="#SE1L174">SE1L174</A>, <A HREF="#SE1L175">SE1L175</A>, <A HREF="#SE1L176">SE1L176</A>, <A HREF="#SE1L177">SE1L177</A>, <A HREF="#SE1L178">SE1L178</A>, , , <A HREF="#SE1L179">SE1L179</A>, <A HREF="#SE1L180">SE1L180</A>, <A HREF="#SE1L181">SE1L181</A>, <A HREF="#SE1L182">SE1L182</A>, <A HREF="#SE1L183">SE1L183</A>, <A HREF="#SE1L184">SE1L184</A>, <A HREF="#SE1L185">SE1L185</A>, <A HREF="#SE1L186">SE1L186</A>, , );
<P><A NAME="DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_data_in">DF1_q_a[16]_PORT_A_data_in</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A> = BUS(<A HREF="#SE1L142">SE1L142</A>, <A HREF="#SE1L143">SE1L143</A>, <A HREF="#SE1L144">SE1L144</A>, <A HREF="#SE1L145">SE1L145</A>, <A HREF="#SE1L146">SE1L146</A>, <A HREF="#SE1L147">SE1L147</A>, <A HREF="#SE1L148">SE1L148</A>, <A HREF="#SE1L149">SE1L149</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_address">DF1_q_a[16]_PORT_A_address</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A> = <A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_write_enable">DF1_q_a[16]_PORT_A_write_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A> = !<A HREF="#SE1L187">SE1L187</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_read_enable">DF1_q_a[16]_PORT_A_read_enable</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A> = BUS(<A HREF="#SE1L152">SE1L152</A>, <A HREF="#SE1L153">SE1L153</A>);
<P><A NAME="DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_q_a[16]_PORT_A_byte_mask">DF1_q_a[16]_PORT_A_byte_mask</A>, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
<P><A NAME="DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A> = <A HREF="#SE1_ociram_reset_req">SE1_ociram_reset_req</A>;
<P><A NAME="DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_q_a[16]_PORT_A_data_in_reg">DF1_q_a[16]_PORT_A_data_in_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_address_reg">DF1_q_a[16]_PORT_A_address_reg</A>, , <A HREF="#DF1_q_a[16]_PORT_A_write_enable_reg">DF1_q_a[16]_PORT_A_write_enable_reg</A>, <A HREF="#DF1_q_a[16]_PORT_A_read_enable_reg">DF1_q_a[16]_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_q_a[16]_PORT_A_byte_mask_reg">DF1_q_a[16]_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_q_a[16]_clock_0">DF1_q_a[16]_clock_0</A>, , <A HREF="#DF1_q_a[16]_clock_enable_0">DF1_q_a[16]_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_q_a[17]">DF1_q_a[17]</A> = <A HREF="#DF1_q_a[16]_PORT_A_data_out">DF1_q_a[16]_PORT_A_data_out</A>[1];


<P> --HB1_right_audio_fifo_read_space[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[4] at FF_X18_Y11_N19
<P> --register power-up is low

<P><A NAME="HB1_right_audio_fifo_read_space[4]">HB1_right_audio_fifo_read_space[4]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#TB2_counter_reg_bit[4]">TB2_counter_reg_bit[4]</A>,  , <A HREF="#S1L12">S1L12</A>, VCC);


<P> --T1_address_reg[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[4] at FF_X16_Y7_N46
<P> --register power-up is low

<P><A NAME="T1_address_reg[4]">T1_address_reg[4]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L32">T1L32</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>, VCC);


<P> --XB1_shiftreg_data[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[5] at FF_X17_Y7_N20
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_data[5]">XB1_shiftreg_data[5]</A> = DFFEAS(<A HREF="#XB1L81">XB1L81</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --CE1_readdata[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31] at FF_X10_Y8_N46
<P> --register power-up is low

<P><A NAME="CE1_readdata[31]">CE1_readdata[31]</A> = DFFEAS(<A HREF="#CE1L78">CE1L78</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#DF1_q_a[31]">DF1_q_a[31]</A>,  ,  , !<A HREF="#CE1_address[8]">CE1_address[8]</A>);


<P> --HB1_right_audio_fifo_read_space[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6] at FF_X18_Y11_N25
<P> --register power-up is low

<P><A NAME="HB1_right_audio_fifo_read_space[6]">HB1_right_audio_fifo_read_space[6]</A> = DFFEAS(<A HREF="#HB1L62">HB1L62</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --T1_address_reg[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[6] at FF_X16_Y7_N37
<P> --register power-up is low

<P><A NAME="T1_address_reg[6]">T1_address_reg[6]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L32">T1L32</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>, VCC);


<P> --XB1_shiftreg_data[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[7] at FF_X17_Y7_N14
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_data[7]">XB1_shiftreg_data[7]</A> = DFFEAS(<A HREF="#XB1L82">XB1L82</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --HB1_right_audio_fifo_read_space[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[5] at FF_X18_Y11_N10
<P> --register power-up is low

<P><A NAME="HB1_right_audio_fifo_read_space[5]">HB1_right_audio_fifo_read_space[5]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#TB2_counter_reg_bit[5]">TB2_counter_reg_bit[5]</A>,  , <A HREF="#S1L12">S1L12</A>, VCC);


<P> --T1_address_reg[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[5] at FF_X16_Y7_N41
<P> --register power-up is low

<P><A NAME="T1_address_reg[5]">T1_address_reg[5]</A> = DFFEAS(<A HREF="#T1L36">T1L36</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L32">T1L32</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_shiftreg_data[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[6] at FF_X17_Y7_N43
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_data[6]">XB1_shiftreg_data[6]</A> = DFFEAS(<A HREF="#XB1L83">XB1L83</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --JB1_right_channel_fifo_write_space[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[4] at FF_X19_Y9_N13
<P> --register power-up is low

<P><A NAME="JB1_right_channel_fifo_write_space[4]">JB1_right_channel_fifo_write_space[4]</A> = DFFEAS(<A HREF="#JB1L34">JB1L34</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --V1L30 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~1 at LABCELL_X11_Y8_N42
<P><A NAME="V1L30_adder_eqn">V1L30_adder_eqn</A> = ( !<A HREF="#MC1_counter_reg_bit[4]">MC1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#V1L43">V1L43</A> );
<P><A NAME="V1L30">V1L30</A> = SUM(<A HREF="#V1L30_adder_eqn">V1L30_adder_eqn</A>);

<P> --V1L31 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~2 at LABCELL_X11_Y8_N42
<P><A NAME="V1L31_adder_eqn">V1L31_adder_eqn</A> = ( !<A HREF="#MC1_counter_reg_bit[4]">MC1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#V1L43">V1L43</A> );
<P><A NAME="V1L31">V1L31</A> = CARRY(<A HREF="#V1L31_adder_eqn">V1L31_adder_eqn</A>);


<P> --S1_readdata[28] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[28] at FF_X21_Y10_N38
<P> --register power-up is low

<P><A NAME="S1_readdata[28]">S1_readdata[28]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>, <A HREF="#JB1_left_channel_fifo_write_space[4]">JB1_left_channel_fifo_write_space[4]</A>,  , <A HREF="#S1L56">S1L56</A>, VCC);


<P> --JB1_left_channel_fifo_write_space[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[1] at FF_X19_Y10_N5
<P> --register power-up is low

<P><A NAME="JB1_left_channel_fifo_write_space[1]">JB1_left_channel_fifo_write_space[1]</A> = DFFEAS(<A HREF="#JB1L2">JB1L2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --JB1_right_channel_fifo_write_space[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[5] at FF_X19_Y9_N16
<P> --register power-up is low

<P><A NAME="JB1_right_channel_fifo_write_space[5]">JB1_right_channel_fifo_write_space[5]</A> = DFFEAS(<A HREF="#JB1L38">JB1L38</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --V1L34 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~5 at LABCELL_X11_Y8_N45
<P><A NAME="V1L34_adder_eqn">V1L34_adder_eqn</A> = ( !<A HREF="#MC1_counter_reg_bit[5]">MC1_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#V1L31">V1L31</A> );
<P><A NAME="V1L34">V1L34</A> = SUM(<A HREF="#V1L34_adder_eqn">V1L34_adder_eqn</A>);

<P> --V1L35 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~6 at LABCELL_X11_Y8_N45
<P><A NAME="V1L35_adder_eqn">V1L35_adder_eqn</A> = ( !<A HREF="#MC1_counter_reg_bit[5]">MC1_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#V1L31">V1L31</A> );
<P><A NAME="V1L35">V1L35</A> = CARRY(<A HREF="#V1L35_adder_eqn">V1L35_adder_eqn</A>);


<P> --S1_readdata[29] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[29] at FF_X21_Y10_N41
<P> --register power-up is low

<P><A NAME="S1_readdata[29]">S1_readdata[29]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>, <A HREF="#JB1_left_channel_fifo_write_space[5]">JB1_left_channel_fifo_write_space[5]</A>,  , <A HREF="#S1L56">S1L56</A>, VCC);


<P> --JB1_right_channel_fifo_write_space[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[2] at FF_X19_Y9_N7
<P> --register power-up is low

<P><A NAME="JB1_right_channel_fifo_write_space[2]">JB1_right_channel_fifo_write_space[2]</A> = DFFEAS(<A HREF="#JB1L42">JB1L42</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --V1L38 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~9 at LABCELL_X11_Y8_N36
<P><A NAME="V1L38_adder_eqn">V1L38_adder_eqn</A> = ( !<A HREF="#MC1_counter_reg_bit[2]">MC1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#V1L51">V1L51</A> );
<P><A NAME="V1L38">V1L38</A> = SUM(<A HREF="#V1L38_adder_eqn">V1L38_adder_eqn</A>);

<P> --V1L39 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~10 at LABCELL_X11_Y8_N36
<P><A NAME="V1L39_adder_eqn">V1L39_adder_eqn</A> = ( !<A HREF="#MC1_counter_reg_bit[2]">MC1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#V1L51">V1L51</A> );
<P><A NAME="V1L39">V1L39</A> = CARRY(<A HREF="#V1L39_adder_eqn">V1L39_adder_eqn</A>);


<P> --JB1_right_channel_fifo_write_space[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[3] at FF_X19_Y9_N10
<P> --register power-up is low

<P><A NAME="JB1_right_channel_fifo_write_space[3]">JB1_right_channel_fifo_write_space[3]</A> = DFFEAS(<A HREF="#JB1L46">JB1L46</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --V1L42 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~13 at LABCELL_X11_Y8_N39
<P><A NAME="V1L42_adder_eqn">V1L42_adder_eqn</A> = ( !<A HREF="#MC1_counter_reg_bit[3]">MC1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#V1L39">V1L39</A> );
<P><A NAME="V1L42">V1L42</A> = SUM(<A HREF="#V1L42_adder_eqn">V1L42_adder_eqn</A>);

<P> --V1L43 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~14 at LABCELL_X11_Y8_N39
<P><A NAME="V1L43_adder_eqn">V1L43_adder_eqn</A> = ( !<A HREF="#MC1_counter_reg_bit[3]">MC1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#V1L39">V1L39</A> );
<P><A NAME="V1L43">V1L43</A> = CARRY(<A HREF="#V1L43_adder_eqn">V1L43_adder_eqn</A>);


<P> --S1_readdata[27] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[27] at FF_X21_Y10_N32
<P> --register power-up is low

<P><A NAME="S1_readdata[27]">S1_readdata[27]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>, <A HREF="#JB1_left_channel_fifo_write_space[3]">JB1_left_channel_fifo_write_space[3]</A>,  , <A HREF="#S1L56">S1L56</A>, VCC);


<P> --JB1_right_channel_fifo_write_space[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[6] at FF_X19_Y9_N19
<P> --register power-up is low

<P><A NAME="JB1_right_channel_fifo_write_space[6]">JB1_right_channel_fifo_write_space[6]</A> = DFFEAS(<A HREF="#JB1L50">JB1L50</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --V1L46 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~17 at LABCELL_X11_Y8_N48
<P><A NAME="V1L46_adder_eqn">V1L46_adder_eqn</A> = ( !<A HREF="#JC1_b_full">JC1_b_full</A> ) + ( VCC ) + ( <A HREF="#V1L35">V1L35</A> );
<P><A NAME="V1L46">V1L46</A> = SUM(<A HREF="#V1L46_adder_eqn">V1L46_adder_eqn</A>);


<P> --S1_readdata[30] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[30] at FF_X21_Y10_N20
<P> --register power-up is low

<P><A NAME="S1_readdata[30]">S1_readdata[30]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>, <A HREF="#JB1_left_channel_fifo_write_space[6]">JB1_left_channel_fifo_write_space[6]</A>,  , <A HREF="#S1L56">S1L56</A>, VCC);


<P> --JB1_right_channel_fifo_write_space[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7] at FF_X19_Y9_N22
<P> --register power-up is low

<P><A NAME="JB1_right_channel_fifo_write_space[7]">JB1_right_channel_fifo_write_space[7]</A> = DFFEAS(<A HREF="#JB1L54">JB1L54</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --S1_readdata[31] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[31] at FF_X21_Y10_N35
<P> --register power-up is low

<P><A NAME="S1_readdata[31]">S1_readdata[31]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>, <A HREF="#JB1_left_channel_fifo_write_space[7]">JB1_left_channel_fifo_write_space[7]</A>,  , <A HREF="#S1L56">S1L56</A>, VCC);


<P> --ZD1_E_shift_rot_result[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30] at FF_X34_Y14_N49
<P> --register power-up is low

<P><A NAME="ZD1_E_shift_rot_result[30]">ZD1_E_shift_rot_result[30]</A> = DFFEAS(<A HREF="#ZD1L518">ZD1L518</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[30]">ZD1_E_src1[30]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1_W_alu_result[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27] at FF_X33_Y14_N41
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[27]">ZD1_W_alu_result[27]</A> = DFFEAS(<A HREF="#ZD1L379">ZD1L379</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --JB1_left_channel_fifo_write_space[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[2] at FF_X19_Y10_N7
<P> --register power-up is low

<P><A NAME="JB1_left_channel_fifo_write_space[2]">JB1_left_channel_fifo_write_space[2]</A> = DFFEAS(<A HREF="#JB1L6">JB1L6</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --JB1_left_channel_fifo_write_space[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[0] at FF_X19_Y10_N1
<P> --register power-up is low

<P><A NAME="JB1_left_channel_fifo_write_space[0]">JB1_left_channel_fifo_write_space[0]</A> = DFFEAS(<A HREF="#JB1L10">JB1L10</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --HB1_left_audio_fifo_read_space[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] at FF_X18_Y11_N14
<P> --register power-up is low

<P><A NAME="HB1_left_audio_fifo_read_space[5]">HB1_left_audio_fifo_read_space[5]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#TB1_counter_reg_bit[5]">TB1_counter_reg_bit[5]</A>,  , <A HREF="#S1L12">S1L12</A>, VCC);


<P> --HB1_left_audio_fifo_read_space[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] at FF_X18_Y11_N4
<P> --register power-up is low

<P><A NAME="HB1_left_audio_fifo_read_space[6]">HB1_left_audio_fifo_read_space[6]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#TB1_counter_reg_bit[6]">TB1_counter_reg_bit[6]</A>,  , <A HREF="#S1L12">S1L12</A>, VCC);


<P> --HB1_left_audio_fifo_read_space[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7] at FF_X18_Y11_N16
<P> --register power-up is low

<P><A NAME="HB1_left_audio_fifo_read_space[7]">HB1_left_audio_fifo_read_space[7]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#PB1_full_dff">PB1_full_dff</A>,  , <A HREF="#S1L12">S1L12</A>, VCC);


<P> --V1L50 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~21 at LABCELL_X11_Y8_N33
<P><A NAME="V1L50_adder_eqn">V1L50_adder_eqn</A> = ( !<A HREF="#MC1_counter_reg_bit[1]">MC1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#V1L55">V1L55</A> );
<P><A NAME="V1L50">V1L50</A> = SUM(<A HREF="#V1L50_adder_eqn">V1L50_adder_eqn</A>);

<P> --V1L51 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~22 at LABCELL_X11_Y8_N33
<P><A NAME="V1L51_adder_eqn">V1L51_adder_eqn</A> = ( !<A HREF="#MC1_counter_reg_bit[1]">MC1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#V1L55">V1L55</A> );
<P><A NAME="V1L51">V1L51</A> = CARRY(<A HREF="#V1L51_adder_eqn">V1L51_adder_eqn</A>);


<P> --JB1_right_channel_fifo_write_space[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[1] at FF_X19_Y9_N4
<P> --register power-up is low

<P><A NAME="JB1_right_channel_fifo_write_space[1]">JB1_right_channel_fifo_write_space[1]</A> = DFFEAS(<A HREF="#JB1L58">JB1L58</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --V1L54 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~25 at LABCELL_X11_Y8_N30
<P><A NAME="V1L54_adder_eqn">V1L54_adder_eqn</A> = ( !<A HREF="#MC1_counter_reg_bit[0]">MC1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="V1L54">V1L54</A> = SUM(<A HREF="#V1L54_adder_eqn">V1L54_adder_eqn</A>);

<P> --V1L55 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~26 at LABCELL_X11_Y8_N30
<P><A NAME="V1L55_adder_eqn">V1L55_adder_eqn</A> = ( !<A HREF="#MC1_counter_reg_bit[0]">MC1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="V1L55">V1L55</A> = CARRY(<A HREF="#V1L55_adder_eqn">V1L55_adder_eqn</A>);


<P> --JB1_right_channel_fifo_write_space[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[0] at FF_X19_Y9_N1
<P> --register power-up is low

<P><A NAME="JB1_right_channel_fifo_write_space[0]">JB1_right_channel_fifo_write_space[0]</A> = DFFEAS(<A HREF="#JB1L62">JB1L62</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --HB1_right_audio_fifo_read_space[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7] at FF_X18_Y11_N7
<P> --register power-up is low

<P><A NAME="HB1_right_audio_fifo_read_space[7]">HB1_right_audio_fifo_read_space[7]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#PB2_full_dff">PB2_full_dff</A>,  , <A HREF="#S1L12">S1L12</A>, VCC);


<P> --XB1_shiftreg_data[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[8] at FF_X17_Y7_N37
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_data[8]">XB1_shiftreg_data[8]</A> = DFFEAS(<A HREF="#XB1L84">XB1L84</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --T1_address_reg[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[7] at FF_X16_Y7_N20
<P> --register power-up is low

<P><A NAME="T1_address_reg[7]">T1_address_reg[7]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L32">T1L32</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>, VCC);


<P> --HB1_left_audio_fifo_read_space[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] at FF_X27_Y8_N52
<P> --register power-up is low

<P><A NAME="HB1_left_audio_fifo_read_space[0]">HB1_left_audio_fifo_read_space[0]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#TB1L32Q">TB1L32Q</A>,  , <A HREF="#S1L12">S1L12</A>, VCC);


<P> --S1_read_interrupt is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt at FF_X17_Y11_N43
<P> --register power-up is low

<P><A NAME="S1_read_interrupt">S1_read_interrupt</A> = DFFEAS(<A HREF="#S1L22">S1L22</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  );


<P> --VB1_auto_init_error is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_error at FF_X16_Y8_N56
<P> --register power-up is low

<P><A NAME="VB1_auto_init_error">VB1_auto_init_error</A> = DFFEAS(<A HREF="#VB1L12">VB1L12</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_shiftreg_data[10] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[10] at FF_X18_Y6_N37
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_data[10]">XB1_shiftreg_data[10]</A> = DFFEAS(<A HREF="#XB1L85">XB1L85</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#XB1L57">XB1L57</A>,  );


<P> --HB1_left_audio_fifo_read_space[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] at FF_X18_Y11_N11
<P> --register power-up is low

<P><A NAME="HB1_left_audio_fifo_read_space[1]">HB1_left_audio_fifo_read_space[1]</A> = DFFEAS(<A HREF="#HB1L43">HB1L43</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --S1_write_interrupt is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt at FF_X17_Y9_N28
<P> --register power-up is low

<P><A NAME="S1_write_interrupt">S1_write_interrupt</A> = DFFEAS(<A HREF="#S1L79">S1L79</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  );


<P> --HB1_left_audio_fifo_read_space[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[2] at FF_X18_Y11_N26
<P> --register power-up is low

<P><A NAME="HB1_left_audio_fifo_read_space[2]">HB1_left_audio_fifo_read_space[2]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#TB1L36Q">TB1L36Q</A>,  , <A HREF="#S1L12">S1L12</A>, VCC);


<P> --HB1_left_audio_fifo_read_space[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[3] at FF_X18_Y11_N28
<P> --register power-up is low

<P><A NAME="HB1_left_audio_fifo_read_space[3]">HB1_left_audio_fifo_read_space[3]</A> = DFFEAS(<A HREF="#HB1L46">HB1L46</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --HB1_left_audio_fifo_read_space[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] at FF_X15_Y11_N25
<P> --register power-up is low

<P><A NAME="HB1_left_audio_fifo_read_space[4]">HB1_left_audio_fifo_read_space[4]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#TB1_counter_reg_bit[4]">TB1_counter_reg_bit[4]</A>,  , <A HREF="#S1L12">S1L12</A>, VCC);


<P> --ZD1L222 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121 at LABCELL_X35_Y14_N33
<P><A NAME="ZD1L222_adder_eqn">ZD1L222_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[30]">ZD1_E_src2[30]</A>) ) + ( <A HREF="#ZD1_E_src1[30]">ZD1_E_src1[30]</A> ) + ( <A HREF="#ZD1L231">ZD1L231</A> );
<P><A NAME="ZD1L222">ZD1L222</A> = SUM(<A HREF="#ZD1L222_adder_eqn">ZD1L222_adder_eqn</A>);

<P> --ZD1L223 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122 at LABCELL_X35_Y14_N33
<P><A NAME="ZD1L223_adder_eqn">ZD1L223_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[30]">ZD1_E_src2[30]</A>) ) + ( <A HREF="#ZD1_E_src1[30]">ZD1_E_src1[30]</A> ) + ( <A HREF="#ZD1L231">ZD1L231</A> );
<P><A NAME="ZD1L223">ZD1L223</A> = CARRY(<A HREF="#ZD1L223_adder_eqn">ZD1L223_adder_eqn</A>);


<P> --ZD1_W_alu_result[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29] at FF_X33_Y14_N11
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[29]">ZD1_W_alu_result[29]</A> = DFFEAS(<A HREF="#ZD1L381">ZD1L381</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_alu_result[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28] at FF_X33_Y14_N56
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[28]">ZD1_W_alu_result[28]</A> = DFFEAS(<A HREF="#ZD1L380">ZD1L380</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_alu_result[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31] at FF_X30_Y14_N56
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[31]">ZD1_W_alu_result[31]</A> = DFFEAS(<A HREF="#ZD1L383">ZD1L383</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1_W_alu_result[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30] at FF_X34_Y13_N26
<P> --register power-up is low

<P><A NAME="ZD1_W_alu_result[30]">ZD1_W_alu_result[30]</A> = DFFEAS(<A HREF="#ZD1L382">ZD1L382</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --VE1_sr[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18] at FF_X3_Y6_N47
<P> --register power-up is low

<P><A NAME="VE1_sr[18]">VE1_sr[18]</A> = DFFEAS(<A HREF="#VE1L76">VE1L76</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L30">VE1L30</A>,  ,  , <A HREF="#VE1L31">VE1L31</A>,  );


<P> --HE1_break_readreg[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] at FF_X4_Y6_N52
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[16]">HE1_break_readreg[16]</A> = DFFEAS(<A HREF="#HE1L28">HE1L28</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>,  ,  , <A HREF="#HE1L25">HE1L25</A>,  );


<P> --PC8_mem[4][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][87] at FF_X24_Y7_N53
<P> --register power-up is low

<P><A NAME="PC8_mem[4][87]">PC8_mem[4][87]</A> = DFFEAS(<A HREF="#PC8L50">PC8L50</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L5">PC8L5</A>, <A HREF="#PC8_mem[5][87]">PC8_mem[5][87]</A>,  ,  , <A HREF="#PC8_mem_used[5]">PC8_mem_used[5]</A>);


<P> --PC8_mem[4][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][19] at FF_X24_Y7_N50
<P> --register power-up is low

<P><A NAME="PC8_mem[4][19]">PC8_mem[4][19]</A> = DFFEAS(<A HREF="#PC8L46">PC8L46</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L5">PC8L5</A>, <A HREF="#PC8_mem[5][19]">PC8_mem[5][19]</A>,  ,  , <A HREF="#PC8_mem_used[5]">PC8_mem_used[5]</A>);


<P> --PC8_mem[4][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][88] at FF_X24_Y7_N56
<P> --register power-up is low

<P><A NAME="PC8_mem[4][88]">PC8_mem[4][88]</A> = DFFEAS(<A HREF="#PC8L52">PC8L52</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L5">PC8L5</A>, <A HREF="#PC8_mem[5][88]">PC8_mem[5][88]</A>,  ,  , <A HREF="#PC8_mem_used[5]">PC8_mem_used[5]</A>);


<P> --PB2_full_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff at FF_X22_Y11_N38
<P> --register power-up is low

<P><A NAME="PB2_full_dff">PB2_full_dff</A> = DFFEAS(<A HREF="#PB2L3">PB2L3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --S1_done_adc_channel_sync is nios_system:NiosII|nios_system_audio_0:audio_0|done_adc_channel_sync at FF_X17_Y11_N17
<P> --register power-up is low

<P><A NAME="S1_done_adc_channel_sync">S1_done_adc_channel_sync</A> = DFFEAS(<A HREF="#S1L14">S1L14</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  );


<P> --HB1_data_in_shift_reg[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[0] at FF_X13_Y13_N26
<P> --register power-up is low

<P><A NAME="HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A> = DFFEAS(<A HREF="#HB1L13">HB1L13</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HB1L30">HB1L30</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --UB2_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0] at FF_X15_Y13_N31
<P> --register power-up is low

<P><A NAME="UB2_counter_reg_bit[0]">UB2_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#UB2_counter_comb_bita0">UB2_counter_comb_bita0</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB2L1">UB2L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --UB2_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1] at FF_X15_Y13_N34
<P> --register power-up is low

<P><A NAME="UB2_counter_reg_bit[1]">UB2_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#UB2_counter_comb_bita1">UB2_counter_comb_bita1</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB2L1">UB2L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --UB2_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2] at FF_X15_Y13_N37
<P> --register power-up is low

<P><A NAME="UB2_counter_reg_bit[2]">UB2_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#UB2_counter_comb_bita2">UB2_counter_comb_bita2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB2L1">UB2L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --UB2_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3] at FF_X15_Y13_N40
<P> --register power-up is low

<P><A NAME="UB2_counter_reg_bit[3]">UB2_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#UB2_counter_comb_bita3">UB2_counter_comb_bita3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB2L1">UB2L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --UB2_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4] at FF_X15_Y13_N43
<P> --register power-up is low

<P><A NAME="UB2_counter_reg_bit[4]">UB2_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#UB2_counter_comb_bita4">UB2_counter_comb_bita4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB2L1">UB2L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --UB2_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5] at FF_X15_Y13_N46
<P> --register power-up is low

<P><A NAME="UB2_counter_reg_bit[5]">UB2_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#UB2_counter_comb_bita5">UB2_counter_comb_bita5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB2L1">UB2L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --UB2_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6] at FF_X15_Y13_N49
<P> --register power-up is low

<P><A NAME="UB2_counter_reg_bit[6]">UB2_counter_reg_bit[6]</A> = DFFEAS(<A HREF="#UB2_counter_comb_bita6">UB2_counter_comb_bita6</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB2L1">UB2L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --SB2_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0] at FF_X18_Y13_N32
<P> --register power-up is low

<P><A NAME="SB2_counter_reg_bit[0]">SB2_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#SB2_counter_comb_bita0">SB2_counter_comb_bita0</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SB2L1">SB2L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --SB2_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1] at FF_X18_Y13_N35
<P> --register power-up is low

<P><A NAME="SB2_counter_reg_bit[1]">SB2_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#SB2_counter_comb_bita1">SB2_counter_comb_bita1</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SB2L1">SB2L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --SB2_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2] at FF_X18_Y13_N37
<P> --register power-up is low

<P><A NAME="SB2_counter_reg_bit[2]">SB2_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#SB2_counter_comb_bita2">SB2_counter_comb_bita2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SB2L1">SB2L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --SB2_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3] at FF_X18_Y13_N41
<P> --register power-up is low

<P><A NAME="SB2_counter_reg_bit[3]">SB2_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#SB2_counter_comb_bita3">SB2_counter_comb_bita3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SB2L1">SB2L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --SB2_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4] at FF_X18_Y13_N44
<P> --register power-up is low

<P><A NAME="SB2_counter_reg_bit[4]">SB2_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#SB2_counter_comb_bita4">SB2_counter_comb_bita4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SB2L1">SB2L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --SB2_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5] at FF_X18_Y13_N47
<P> --register power-up is low

<P><A NAME="SB2_counter_reg_bit[5]">SB2_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#SB2_counter_comb_bita5">SB2_counter_comb_bita5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SB2L1">SB2L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --PB1_full_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff at FF_X22_Y11_N40
<P> --register power-up is low

<P><A NAME="PB1_full_dff">PB1_full_dff</A> = DFFEAS(<A HREF="#PB1L3">PB1L3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --UB1_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0] at FF_X15_Y11_N31
<P> --register power-up is low

<P><A NAME="UB1_counter_reg_bit[0]">UB1_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#UB1_counter_comb_bita0">UB1_counter_comb_bita0</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB1L1">UB1L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --UB1_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1] at FF_X15_Y11_N34
<P> --register power-up is low

<P><A NAME="UB1_counter_reg_bit[1]">UB1_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#UB1_counter_comb_bita1">UB1_counter_comb_bita1</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB1L1">UB1L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --UB1_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2] at FF_X15_Y11_N37
<P> --register power-up is low

<P><A NAME="UB1_counter_reg_bit[2]">UB1_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#UB1_counter_comb_bita2">UB1_counter_comb_bita2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB1L1">UB1L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --UB1_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3] at FF_X15_Y11_N40
<P> --register power-up is low

<P><A NAME="UB1_counter_reg_bit[3]">UB1_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#UB1_counter_comb_bita3">UB1_counter_comb_bita3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB1L1">UB1L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --UB1_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4] at FF_X15_Y11_N43
<P> --register power-up is low

<P><A NAME="UB1_counter_reg_bit[4]">UB1_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#UB1_counter_comb_bita4">UB1_counter_comb_bita4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB1L1">UB1L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --UB1_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5] at FF_X15_Y11_N46
<P> --register power-up is low

<P><A NAME="UB1_counter_reg_bit[5]">UB1_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#UB1_counter_comb_bita5">UB1_counter_comb_bita5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB1L1">UB1L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --UB1_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6] at FF_X15_Y11_N49
<P> --register power-up is low

<P><A NAME="UB1_counter_reg_bit[6]">UB1_counter_reg_bit[6]</A> = DFFEAS(<A HREF="#UB1_counter_comb_bita6">UB1_counter_comb_bita6</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UB1L1">UB1L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --SB1_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0] at FF_X19_Y13_N32
<P> --register power-up is low

<P><A NAME="SB1_counter_reg_bit[0]">SB1_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#SB1_counter_comb_bita0">SB1_counter_comb_bita0</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SB1L1">SB1L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --SB1_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1] at FF_X19_Y13_N35
<P> --register power-up is low

<P><A NAME="SB1_counter_reg_bit[1]">SB1_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#SB1_counter_comb_bita1">SB1_counter_comb_bita1</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SB1L1">SB1L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --SB1_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2] at FF_X19_Y13_N38
<P> --register power-up is low

<P><A NAME="SB1_counter_reg_bit[2]">SB1_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#SB1_counter_comb_bita2">SB1_counter_comb_bita2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SB1L1">SB1L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --SB1_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3] at FF_X19_Y13_N41
<P> --register power-up is low

<P><A NAME="SB1_counter_reg_bit[3]">SB1_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#SB1_counter_comb_bita3">SB1_counter_comb_bita3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SB1L1">SB1L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --SB1_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4] at FF_X19_Y13_N44
<P> --register power-up is low

<P><A NAME="SB1_counter_reg_bit[4]">SB1_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#SB1_counter_comb_bita4">SB1_counter_comb_bita4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SB1L1">SB1L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --SB1_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5] at FF_X19_Y13_N46
<P> --register power-up is low

<P><A NAME="SB1_counter_reg_bit[5]">SB1_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#SB1_counter_comb_bita5">SB1_counter_comb_bita5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SB1L1">SB1L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --TB2_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0] at FF_X18_Y11_N32
<P> --register power-up is low

<P><A NAME="TB2_counter_reg_bit[0]">TB2_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#TB2_counter_comb_bita0">TB2_counter_comb_bita0</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB2L1">TB2L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --XB1_shiftreg_data[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[17] at FF_X18_Y6_N19
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_data[17]">XB1_shiftreg_data[17]</A> = DFFEAS(<A HREF="#XB1L86">XB1L86</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#XB1L57">XB1L57</A>,  );


<P> --XB1_new_data is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data at FF_X16_Y8_N2
<P> --register power-up is low

<P><A NAME="XB1_new_data">XB1_new_data</A> = DFFEAS(<A HREF="#XB1L23">XB1L23</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --T1_external_read_transfer is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer at FF_X16_Y8_N43
<P> --register power-up is low

<P><A NAME="T1_external_read_transfer">T1_external_read_transfer</A> = DFFEAS(<A HREF="#T1L79">T1L79</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L133">T1L133</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --T1_data_reg[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[0] at FF_X17_Y7_N58
<P> --register power-up is low

<P><A NAME="T1_data_reg[0]">T1_data_reg[0]</A> = DFFEAS(<A HREF="#T1L56">T1L56</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L55">T1L55</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --VB1_data_out[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[1] at FF_X18_Y7_N1
<P> --register power-up is low

<P><A NAME="VB1_data_out[1]">VB1_data_out[1]</A> = DFFEAS(<A HREF="#WB1L3">WB1L3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --MC1_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X11_Y7_N9
<P><A NAME="MC1_counter_comb_bita3_adder_eqn">MC1_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#MC1_counter_reg_bit[3]">MC1_counter_reg_bit[3]</A> ) + ( !<A HREF="#V1_fifo_wr">V1_fifo_wr</A> ) + ( <A HREF="#MC1L11">MC1L11</A> );
<P><A NAME="MC1_counter_comb_bita3">MC1_counter_comb_bita3</A> = SUM(<A HREF="#MC1_counter_comb_bita3_adder_eqn">MC1_counter_comb_bita3_adder_eqn</A>);

<P> --MC1L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X11_Y7_N9
<P><A NAME="MC1L15_adder_eqn">MC1L15_adder_eqn</A> = ( <A HREF="#MC1_counter_reg_bit[3]">MC1_counter_reg_bit[3]</A> ) + ( !<A HREF="#V1_fifo_wr">V1_fifo_wr</A> ) + ( <A HREF="#MC1L11">MC1L11</A> );
<P><A NAME="MC1L15">MC1L15</A> = CARRY(<A HREF="#MC1L15_adder_eqn">MC1L15_adder_eqn</A>);


<P> --MC1_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X11_Y7_N0
<P><A NAME="MC1_counter_comb_bita0_adder_eqn">MC1_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#MC1_counter_reg_bit[0]">MC1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="MC1_counter_comb_bita0">MC1_counter_comb_bita0</A> = SUM(<A HREF="#MC1_counter_comb_bita0_adder_eqn">MC1_counter_comb_bita0_adder_eqn</A>);

<P> --MC1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X11_Y7_N0
<P><A NAME="MC1L3_adder_eqn">MC1L3_adder_eqn</A> = ( <A HREF="#MC1_counter_reg_bit[0]">MC1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="MC1L3">MC1L3</A> = CARRY(<A HREF="#MC1L3_adder_eqn">MC1L3_adder_eqn</A>);


<P> --MC1_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X11_Y7_N6
<P><A NAME="MC1_counter_comb_bita2_adder_eqn">MC1_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#MC1_counter_reg_bit[2]">MC1_counter_reg_bit[2]</A> ) + ( !<A HREF="#V1_fifo_wr">V1_fifo_wr</A> ) + ( <A HREF="#MC1L7">MC1L7</A> );
<P><A NAME="MC1_counter_comb_bita2">MC1_counter_comb_bita2</A> = SUM(<A HREF="#MC1_counter_comb_bita2_adder_eqn">MC1_counter_comb_bita2_adder_eqn</A>);

<P> --MC1L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X11_Y7_N6
<P><A NAME="MC1L11_adder_eqn">MC1L11_adder_eqn</A> = ( <A HREF="#MC1_counter_reg_bit[2]">MC1_counter_reg_bit[2]</A> ) + ( !<A HREF="#V1_fifo_wr">V1_fifo_wr</A> ) + ( <A HREF="#MC1L7">MC1L7</A> );
<P><A NAME="MC1L11">MC1L11</A> = CARRY(<A HREF="#MC1L11_adder_eqn">MC1L11_adder_eqn</A>);


<P> --MC1_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X11_Y7_N3
<P><A NAME="MC1_counter_comb_bita1_adder_eqn">MC1_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#MC1_counter_reg_bit[1]">MC1_counter_reg_bit[1]</A> ) + ( !<A HREF="#V1_fifo_wr">V1_fifo_wr</A> ) + ( <A HREF="#MC1L3">MC1L3</A> );
<P><A NAME="MC1_counter_comb_bita1">MC1_counter_comb_bita1</A> = SUM(<A HREF="#MC1_counter_comb_bita1_adder_eqn">MC1_counter_comb_bita1_adder_eqn</A>);

<P> --MC1L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X11_Y7_N3
<P><A NAME="MC1L7_adder_eqn">MC1L7_adder_eqn</A> = ( <A HREF="#MC1_counter_reg_bit[1]">MC1_counter_reg_bit[1]</A> ) + ( !<A HREF="#V1_fifo_wr">V1_fifo_wr</A> ) + ( <A HREF="#MC1L3">MC1L3</A> );
<P><A NAME="MC1L7">MC1L7</A> = CARRY(<A HREF="#MC1L7_adder_eqn">MC1L7_adder_eqn</A>);


<P> --MC1_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X11_Y7_N15
<P><A NAME="MC1_counter_comb_bita5_adder_eqn">MC1_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#MC1_counter_reg_bit[5]">MC1_counter_reg_bit[5]</A> ) + ( !<A HREF="#V1_fifo_wr">V1_fifo_wr</A> ) + ( <A HREF="#MC1L19">MC1L19</A> );
<P><A NAME="MC1_counter_comb_bita5">MC1_counter_comb_bita5</A> = SUM(<A HREF="#MC1_counter_comb_bita5_adder_eqn">MC1_counter_comb_bita5_adder_eqn</A>);


<P> --MC1_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X11_Y7_N12
<P><A NAME="MC1_counter_comb_bita4_adder_eqn">MC1_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#MC1_counter_reg_bit[4]">MC1_counter_reg_bit[4]</A> ) + ( !<A HREF="#V1_fifo_wr">V1_fifo_wr</A> ) + ( <A HREF="#MC1L15">MC1L15</A> );
<P><A NAME="MC1_counter_comb_bita4">MC1_counter_comb_bita4</A> = SUM(<A HREF="#MC1_counter_comb_bita4_adder_eqn">MC1_counter_comb_bita4_adder_eqn</A>);

<P> --MC1L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X11_Y7_N12
<P><A NAME="MC1L19_adder_eqn">MC1L19_adder_eqn</A> = ( <A HREF="#MC1_counter_reg_bit[4]">MC1_counter_reg_bit[4]</A> ) + ( !<A HREF="#V1_fifo_wr">V1_fifo_wr</A> ) + ( <A HREF="#MC1L15">MC1L15</A> );
<P><A NAME="MC1L19">MC1L19</A> = CARRY(<A HREF="#MC1L19_adder_eqn">MC1L19_adder_eqn</A>);


<P> --MC2_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X12_Y8_N30
<P><A NAME="MC2_counter_comb_bita0_adder_eqn">MC2_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#MC2_counter_reg_bit[0]">MC2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="MC2_counter_comb_bita0">MC2_counter_comb_bita0</A> = SUM(<A HREF="#MC2_counter_comb_bita0_adder_eqn">MC2_counter_comb_bita0_adder_eqn</A>);

<P> --MC2L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X12_Y8_N30
<P><A NAME="MC2L3_adder_eqn">MC2L3_adder_eqn</A> = ( <A HREF="#MC2_counter_reg_bit[0]">MC2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="MC2L3">MC2L3</A> = CARRY(<A HREF="#MC2L3_adder_eqn">MC2L3_adder_eqn</A>);


<P> --FB1L2 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~1 at LABCELL_X23_Y11_N15
<P><A NAME="FB1L2_adder_eqn">FB1L2_adder_eqn</A> = ( !<A HREF="#FB1_internal_counter[5]">FB1_internal_counter[5]</A> ) + ( VCC ) + ( <A HREF="#FB1L7">FB1L7</A> );
<P><A NAME="FB1L2">FB1L2</A> = SUM(<A HREF="#FB1L2_adder_eqn">FB1L2_adder_eqn</A>);

<P> --FB1L3 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~2 at LABCELL_X23_Y11_N15
<P><A NAME="FB1L3_adder_eqn">FB1L3_adder_eqn</A> = ( !<A HREF="#FB1_internal_counter[5]">FB1_internal_counter[5]</A> ) + ( VCC ) + ( <A HREF="#FB1L7">FB1L7</A> );
<P><A NAME="FB1L3">FB1L3</A> = CARRY(<A HREF="#FB1L3_adder_eqn">FB1L3_adder_eqn</A>);


<P> --FB1L6 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~5 at LABCELL_X23_Y11_N12
<P><A NAME="FB1L6_adder_eqn">FB1L6_adder_eqn</A> = ( !<A HREF="#FB1_internal_counter[4]">FB1_internal_counter[4]</A> ) + ( VCC ) + ( <A HREF="#FB1L27">FB1L27</A> );
<P><A NAME="FB1L6">FB1L6</A> = SUM(<A HREF="#FB1L6_adder_eqn">FB1L6_adder_eqn</A>);

<P> --FB1L7 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~6 at LABCELL_X23_Y11_N12
<P><A NAME="FB1L7_adder_eqn">FB1L7_adder_eqn</A> = ( !<A HREF="#FB1_internal_counter[4]">FB1_internal_counter[4]</A> ) + ( VCC ) + ( <A HREF="#FB1L27">FB1L27</A> );
<P><A NAME="FB1L7">FB1L7</A> = CARRY(<A HREF="#FB1L7_adder_eqn">FB1L7_adder_eqn</A>);


<P> --FB1L10 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~9 at LABCELL_X23_Y11_N27
<P><A NAME="FB1L10_adder_eqn">FB1L10_adder_eqn</A> = ( !<A HREF="#FB1_internal_counter[9]">FB1_internal_counter[9]</A> ) + ( VCC ) + ( <A HREF="#FB1L15">FB1L15</A> );
<P><A NAME="FB1L10">FB1L10</A> = SUM(<A HREF="#FB1L10_adder_eqn">FB1L10_adder_eqn</A>);


<P> --FB1L14 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~13 at LABCELL_X23_Y11_N24
<P><A NAME="FB1L14_adder_eqn">FB1L14_adder_eqn</A> = ( !<A HREF="#FB1_internal_counter[8]">FB1_internal_counter[8]</A> ) + ( VCC ) + ( <A HREF="#FB1L19">FB1L19</A> );
<P><A NAME="FB1L14">FB1L14</A> = SUM(<A HREF="#FB1L14_adder_eqn">FB1L14_adder_eqn</A>);

<P> --FB1L15 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~14 at LABCELL_X23_Y11_N24
<P><A NAME="FB1L15_adder_eqn">FB1L15_adder_eqn</A> = ( !<A HREF="#FB1_internal_counter[8]">FB1_internal_counter[8]</A> ) + ( VCC ) + ( <A HREF="#FB1L19">FB1L19</A> );
<P><A NAME="FB1L15">FB1L15</A> = CARRY(<A HREF="#FB1L15_adder_eqn">FB1L15_adder_eqn</A>);


<P> --FB1L18 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~17 at LABCELL_X23_Y11_N21
<P><A NAME="FB1L18_adder_eqn">FB1L18_adder_eqn</A> = ( !<A HREF="#FB1_internal_counter[7]">FB1_internal_counter[7]</A> ) + ( VCC ) + ( <A HREF="#FB1L23">FB1L23</A> );
<P><A NAME="FB1L18">FB1L18</A> = SUM(<A HREF="#FB1L18_adder_eqn">FB1L18_adder_eqn</A>);

<P> --FB1L19 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~18 at LABCELL_X23_Y11_N21
<P><A NAME="FB1L19_adder_eqn">FB1L19_adder_eqn</A> = ( !<A HREF="#FB1_internal_counter[7]">FB1_internal_counter[7]</A> ) + ( VCC ) + ( <A HREF="#FB1L23">FB1L23</A> );
<P><A NAME="FB1L19">FB1L19</A> = CARRY(<A HREF="#FB1L19_adder_eqn">FB1L19_adder_eqn</A>);


<P> --FB1L22 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~21 at LABCELL_X23_Y11_N18
<P><A NAME="FB1L22_adder_eqn">FB1L22_adder_eqn</A> = ( !<A HREF="#FB1_internal_counter[6]">FB1_internal_counter[6]</A> ) + ( VCC ) + ( <A HREF="#FB1L3">FB1L3</A> );
<P><A NAME="FB1L22">FB1L22</A> = SUM(<A HREF="#FB1L22_adder_eqn">FB1L22_adder_eqn</A>);

<P> --FB1L23 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~22 at LABCELL_X23_Y11_N18
<P><A NAME="FB1L23_adder_eqn">FB1L23_adder_eqn</A> = ( !<A HREF="#FB1_internal_counter[6]">FB1_internal_counter[6]</A> ) + ( VCC ) + ( <A HREF="#FB1L3">FB1L3</A> );
<P><A NAME="FB1L23">FB1L23</A> = CARRY(<A HREF="#FB1L23_adder_eqn">FB1L23_adder_eqn</A>);


<P> --FB1L26 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~25 at LABCELL_X23_Y11_N9
<P><A NAME="FB1L26_adder_eqn">FB1L26_adder_eqn</A> = ( !<A HREF="#FB1_internal_counter[3]">FB1_internal_counter[3]</A> ) + ( VCC ) + ( <A HREF="#FB1L31">FB1L31</A> );
<P><A NAME="FB1L26">FB1L26</A> = SUM(<A HREF="#FB1L26_adder_eqn">FB1L26_adder_eqn</A>);

<P> --FB1L27 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~26 at LABCELL_X23_Y11_N9
<P><A NAME="FB1L27_adder_eqn">FB1L27_adder_eqn</A> = ( !<A HREF="#FB1_internal_counter[3]">FB1_internal_counter[3]</A> ) + ( VCC ) + ( <A HREF="#FB1L31">FB1L31</A> );
<P><A NAME="FB1L27">FB1L27</A> = CARRY(<A HREF="#FB1L27_adder_eqn">FB1L27_adder_eqn</A>);


<P> --FB1L30 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~29 at LABCELL_X23_Y11_N6
<P><A NAME="FB1L30_adder_eqn">FB1L30_adder_eqn</A> = ( !<A HREF="#FB1_internal_counter[2]">FB1_internal_counter[2]</A> ) + ( VCC ) + ( <A HREF="#FB1L35">FB1L35</A> );
<P><A NAME="FB1L30">FB1L30</A> = SUM(<A HREF="#FB1L30_adder_eqn">FB1L30_adder_eqn</A>);

<P> --FB1L31 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~30 at LABCELL_X23_Y11_N6
<P><A NAME="FB1L31_adder_eqn">FB1L31_adder_eqn</A> = ( !<A HREF="#FB1_internal_counter[2]">FB1_internal_counter[2]</A> ) + ( VCC ) + ( <A HREF="#FB1L35">FB1L35</A> );
<P><A NAME="FB1L31">FB1L31</A> = CARRY(<A HREF="#FB1L31_adder_eqn">FB1L31_adder_eqn</A>);


<P> --FB1L34 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~33 at LABCELL_X23_Y11_N3
<P><A NAME="FB1L34_adder_eqn">FB1L34_adder_eqn</A> = ( !<A HREF="#FB1_internal_counter[1]">FB1_internal_counter[1]</A> ) + ( VCC ) + ( <A HREF="#FB1L39">FB1L39</A> );
<P><A NAME="FB1L34">FB1L34</A> = SUM(<A HREF="#FB1L34_adder_eqn">FB1L34_adder_eqn</A>);

<P> --FB1L35 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~34 at LABCELL_X23_Y11_N3
<P><A NAME="FB1L35_adder_eqn">FB1L35_adder_eqn</A> = ( !<A HREF="#FB1_internal_counter[1]">FB1_internal_counter[1]</A> ) + ( VCC ) + ( <A HREF="#FB1L39">FB1L39</A> );
<P><A NAME="FB1L35">FB1L35</A> = CARRY(<A HREF="#FB1L35_adder_eqn">FB1L35_adder_eqn</A>);


<P> --FB1L38 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~37 at LABCELL_X23_Y11_N0
<P><A NAME="FB1L38_adder_eqn">FB1L38_adder_eqn</A> = ( !<A HREF="#FB1_internal_counter[0]">FB1_internal_counter[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="FB1L38">FB1L38</A> = SUM(<A HREF="#FB1L38_adder_eqn">FB1L38_adder_eqn</A>);

<P> --FB1L39 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~38 at LABCELL_X23_Y11_N0
<P><A NAME="FB1L39_adder_eqn">FB1L39_adder_eqn</A> = ( !<A HREF="#FB1_internal_counter[0]">FB1_internal_counter[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="FB1L39">FB1L39</A> = CARRY(<A HREF="#FB1L39_adder_eqn">FB1L39_adder_eqn</A>);


<P> --VE1_sr[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22] at FF_X1_Y5_N29
<P> --register power-up is low

<P><A NAME="VE1_sr[22]">VE1_sr[22]</A> = DFFEAS(<A HREF="#VE1L77">VE1L77</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L30">VE1L30</A>,  ,  , <A HREF="#VE1L31">VE1L31</A>,  );


<P> --HE1_break_readreg[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] at FF_X4_Y6_N43
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[20]">HE1_break_readreg[20]</A> = DFFEAS(<A HREF="#HE1L33">HE1L33</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>,  ,  , <A HREF="#HE1L25">HE1L25</A>,  );


<P> --SE1_MonDReg[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] at FF_X6_Y8_N19
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[20]">SE1_MonDReg[20]</A> = DFFEAS(<A HREF="#SE1L82">SE1L82</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>, <A HREF="#DF1_q_a[20]">DF1_q_a[20]</A>,  , <A HREF="#SE1L96">SE1L96</A>, !<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>);


<P> --HE1_break_readreg[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] at FF_X6_Y6_N7
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[19]">HE1_break_readreg[19]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>, <A HREF="#UE1_jdo[19]">UE1_jdo[19]</A>,  , <A HREF="#HE1L25">HE1L25</A>, VCC);


<P> --SE1_MonDReg[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] at FF_X6_Y8_N23
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[19]">SE1_MonDReg[19]</A> = DFFEAS(<A HREF="#SE1L80">SE1L80</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>, <A HREF="#DF1_q_a[19]">DF1_q_a[19]</A>,  , <A HREF="#SE1L96">SE1L96</A>, !<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>);


<P> --VE1_sr[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19] at FF_X3_Y6_N26
<P> --register power-up is low

<P><A NAME="VE1_sr[19]">VE1_sr[19]</A> = DFFEAS(<A HREF="#VE1L78">VE1L78</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L30">VE1L30</A>,  ,  , <A HREF="#VE1L31">VE1L31</A>,  );


<P> --YC1_data_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[1] at FF_X24_Y8_N10
<P> --register power-up is low

<P><A NAME="YC1_data_reg[1]">YC1_data_reg[1]</A> = DFFEAS(<A HREF="#YC1L35">YC1L35</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#NC8_rp_valid">NC8_rp_valid</A>,  ,  , <A HREF="#YC1L2">YC1L2</A>,  );


<P> --QC3_av_readdata_pre[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] at FF_X22_Y8_N58
<P> --register power-up is low

<P><A NAME="QC3_av_readdata_pre[1]">QC3_av_readdata_pre[1]</A> = DFFEAS(<A HREF="#QC3L5">QC3L5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#KC2_q_b[1]">KC2_q_b[1]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --S1_readdata[1] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[1] at FF_X17_Y11_N19
<P> --register power-up is low

<P><A NAME="S1_readdata[1]">S1_readdata[1]</A> = DFFEAS(<A HREF="#S1L74">S1L74</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L26">S1L26</A>,  ,  , <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  );


<P> --T1_readdata[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[1] at FF_X22_Y9_N56
<P> --register power-up is low

<P><A NAME="T1_readdata[1]">T1_readdata[1]</A> = DFFEAS(<A HREF="#T1L107">T1L107</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --HB1_right_audio_fifo_read_space[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[2] at FF_X18_Y11_N29
<P> --register power-up is low

<P><A NAME="HB1_right_audio_fifo_read_space[2]">HB1_right_audio_fifo_read_space[2]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#TB2_counter_reg_bit[2]">TB2_counter_reg_bit[2]</A>,  , <A HREF="#S1L12">S1L12</A>, VCC);


<P> --T1_address_reg[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[2] at FF_X19_Y7_N46
<P> --register power-up is low

<P><A NAME="T1_address_reg[2]">T1_address_reg[2]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L32">T1L32</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>, VCC);


<P> --XB1_shiftreg_data[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[3] at FF_X19_Y7_N26
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_data[3]">XB1_shiftreg_data[3]</A> = DFFEAS(<A HREF="#XB1L87">XB1L87</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --LC2_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at MLABCELL_X6_Y4_N30
<P><A NAME="LC2_counter_comb_bita0_adder_eqn">LC2_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#LC2_counter_reg_bit[0]">LC2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="LC2_counter_comb_bita0">LC2_counter_comb_bita0</A> = SUM(<A HREF="#LC2_counter_comb_bita0_adder_eqn">LC2_counter_comb_bita0_adder_eqn</A>);

<P> --LC2L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X6_Y4_N30
<P><A NAME="LC2L3_adder_eqn">LC2L3_adder_eqn</A> = ( <A HREF="#LC2_counter_reg_bit[0]">LC2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="LC2L3">LC2L3</A> = CARRY(<A HREF="#LC2L3_adder_eqn">LC2L3_adder_eqn</A>);


<P> --LC2_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at MLABCELL_X6_Y4_N33
<P><A NAME="LC2_counter_comb_bita1_adder_eqn">LC2_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#LC2_counter_reg_bit[1]">LC2_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#LC2L3">LC2L3</A> );
<P><A NAME="LC2_counter_comb_bita1">LC2_counter_comb_bita1</A> = SUM(<A HREF="#LC2_counter_comb_bita1_adder_eqn">LC2_counter_comb_bita1_adder_eqn</A>);

<P> --LC2L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X6_Y4_N33
<P><A NAME="LC2L7_adder_eqn">LC2L7_adder_eqn</A> = ( <A HREF="#LC2_counter_reg_bit[1]">LC2_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#LC2L3">LC2L3</A> );
<P><A NAME="LC2L7">LC2L7</A> = CARRY(<A HREF="#LC2L7_adder_eqn">LC2L7_adder_eqn</A>);


<P> --LC2_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at MLABCELL_X6_Y4_N36
<P><A NAME="LC2_counter_comb_bita2_adder_eqn">LC2_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#LC2_counter_reg_bit[2]">LC2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#LC2L7">LC2L7</A> );
<P><A NAME="LC2_counter_comb_bita2">LC2_counter_comb_bita2</A> = SUM(<A HREF="#LC2_counter_comb_bita2_adder_eqn">LC2_counter_comb_bita2_adder_eqn</A>);

<P> --LC2L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X6_Y4_N36
<P><A NAME="LC2L11_adder_eqn">LC2L11_adder_eqn</A> = ( <A HREF="#LC2_counter_reg_bit[2]">LC2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#LC2L7">LC2L7</A> );
<P><A NAME="LC2L11">LC2L11</A> = CARRY(<A HREF="#LC2L11_adder_eqn">LC2L11_adder_eqn</A>);


<P> --LC2_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at MLABCELL_X6_Y4_N39
<P><A NAME="LC2_counter_comb_bita3_adder_eqn">LC2_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#LC2_counter_reg_bit[3]">LC2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#LC2L11">LC2L11</A> );
<P><A NAME="LC2_counter_comb_bita3">LC2_counter_comb_bita3</A> = SUM(<A HREF="#LC2_counter_comb_bita3_adder_eqn">LC2_counter_comb_bita3_adder_eqn</A>);

<P> --LC2L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X6_Y4_N39
<P><A NAME="LC2L15_adder_eqn">LC2L15_adder_eqn</A> = ( <A HREF="#LC2_counter_reg_bit[3]">LC2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#LC2L11">LC2L11</A> );
<P><A NAME="LC2L15">LC2L15</A> = CARRY(<A HREF="#LC2L15_adder_eqn">LC2L15_adder_eqn</A>);


<P> --LC2_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at MLABCELL_X6_Y4_N42
<P><A NAME="LC2_counter_comb_bita4_adder_eqn">LC2_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#LC2_counter_reg_bit[4]">LC2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#LC2L15">LC2L15</A> );
<P><A NAME="LC2_counter_comb_bita4">LC2_counter_comb_bita4</A> = SUM(<A HREF="#LC2_counter_comb_bita4_adder_eqn">LC2_counter_comb_bita4_adder_eqn</A>);

<P> --LC2L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X6_Y4_N42
<P><A NAME="LC2L19_adder_eqn">LC2L19_adder_eqn</A> = ( <A HREF="#LC2_counter_reg_bit[4]">LC2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#LC2L15">LC2L15</A> );
<P><A NAME="LC2L19">LC2L19</A> = CARRY(<A HREF="#LC2L19_adder_eqn">LC2L19_adder_eqn</A>);


<P> --LC2_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at MLABCELL_X6_Y4_N45
<P><A NAME="LC2_counter_comb_bita5_adder_eqn">LC2_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#LC2_counter_reg_bit[5]">LC2_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#LC2L19">LC2L19</A> );
<P><A NAME="LC2_counter_comb_bita5">LC2_counter_comb_bita5</A> = SUM(<A HREF="#LC2_counter_comb_bita5_adder_eqn">LC2_counter_comb_bita5_adder_eqn</A>);


<P> --LC1_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X6_Y4_N0
<P><A NAME="LC1_counter_comb_bita0_adder_eqn">LC1_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#LC1_counter_reg_bit[0]">LC1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="LC1_counter_comb_bita0">LC1_counter_comb_bita0</A> = SUM(<A HREF="#LC1_counter_comb_bita0_adder_eqn">LC1_counter_comb_bita0_adder_eqn</A>);

<P> --LC1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X6_Y4_N0
<P><A NAME="LC1L3_adder_eqn">LC1L3_adder_eqn</A> = ( <A HREF="#LC1_counter_reg_bit[0]">LC1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="LC1L3">LC1L3</A> = CARRY(<A HREF="#LC1L3_adder_eqn">LC1L3_adder_eqn</A>);


<P> --LC1_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X6_Y4_N3
<P><A NAME="LC1_counter_comb_bita1_adder_eqn">LC1_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#LC1_counter_reg_bit[1]">LC1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#LC1L3">LC1L3</A> );
<P><A NAME="LC1_counter_comb_bita1">LC1_counter_comb_bita1</A> = SUM(<A HREF="#LC1_counter_comb_bita1_adder_eqn">LC1_counter_comb_bita1_adder_eqn</A>);

<P> --LC1L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X6_Y4_N3
<P><A NAME="LC1L7_adder_eqn">LC1L7_adder_eqn</A> = ( <A HREF="#LC1_counter_reg_bit[1]">LC1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#LC1L3">LC1L3</A> );
<P><A NAME="LC1L7">LC1L7</A> = CARRY(<A HREF="#LC1L7_adder_eqn">LC1L7_adder_eqn</A>);


<P> --LC1_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X6_Y4_N6
<P><A NAME="LC1_counter_comb_bita2_adder_eqn">LC1_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#LC1_counter_reg_bit[2]">LC1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#LC1L7">LC1L7</A> );
<P><A NAME="LC1_counter_comb_bita2">LC1_counter_comb_bita2</A> = SUM(<A HREF="#LC1_counter_comb_bita2_adder_eqn">LC1_counter_comb_bita2_adder_eqn</A>);

<P> --LC1L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X6_Y4_N6
<P><A NAME="LC1L11_adder_eqn">LC1L11_adder_eqn</A> = ( <A HREF="#LC1_counter_reg_bit[2]">LC1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#LC1L7">LC1L7</A> );
<P><A NAME="LC1L11">LC1L11</A> = CARRY(<A HREF="#LC1L11_adder_eqn">LC1L11_adder_eqn</A>);


<P> --LC1_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X6_Y4_N9
<P><A NAME="LC1_counter_comb_bita3_adder_eqn">LC1_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#LC1_counter_reg_bit[3]">LC1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#LC1L11">LC1L11</A> );
<P><A NAME="LC1_counter_comb_bita3">LC1_counter_comb_bita3</A> = SUM(<A HREF="#LC1_counter_comb_bita3_adder_eqn">LC1_counter_comb_bita3_adder_eqn</A>);

<P> --LC1L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X6_Y4_N9
<P><A NAME="LC1L15_adder_eqn">LC1L15_adder_eqn</A> = ( <A HREF="#LC1_counter_reg_bit[3]">LC1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#LC1L11">LC1L11</A> );
<P><A NAME="LC1L15">LC1L15</A> = CARRY(<A HREF="#LC1L15_adder_eqn">LC1L15_adder_eqn</A>);


<P> --LC1_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X6_Y4_N12
<P><A NAME="LC1_counter_comb_bita4_adder_eqn">LC1_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#LC1_counter_reg_bit[4]">LC1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#LC1L15">LC1L15</A> );
<P><A NAME="LC1_counter_comb_bita4">LC1_counter_comb_bita4</A> = SUM(<A HREF="#LC1_counter_comb_bita4_adder_eqn">LC1_counter_comb_bita4_adder_eqn</A>);

<P> --LC1L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X6_Y4_N12
<P><A NAME="LC1L19_adder_eqn">LC1L19_adder_eqn</A> = ( <A HREF="#LC1_counter_reg_bit[4]">LC1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#LC1L15">LC1L15</A> );
<P><A NAME="LC1L19">LC1L19</A> = CARRY(<A HREF="#LC1L19_adder_eqn">LC1L19_adder_eqn</A>);


<P> --LC1_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X6_Y4_N15
<P><A NAME="LC1_counter_comb_bita5_adder_eqn">LC1_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#LC1_counter_reg_bit[5]">LC1_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#LC1L19">LC1L19</A> );
<P><A NAME="LC1_counter_comb_bita5">LC1_counter_comb_bita5</A> = SUM(<A HREF="#LC1_counter_comb_bita5_adder_eqn">LC1_counter_comb_bita5_adder_eqn</A>);


<P> --MC2_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X12_Y8_N33
<P><A NAME="MC2_counter_comb_bita1_adder_eqn">MC2_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#MC2_counter_reg_bit[1]">MC2_counter_reg_bit[1]</A> ) + ( !<A HREF="#V1_wr_rfifo">V1_wr_rfifo</A> ) + ( <A HREF="#MC2L3">MC2L3</A> );
<P><A NAME="MC2_counter_comb_bita1">MC2_counter_comb_bita1</A> = SUM(<A HREF="#MC2_counter_comb_bita1_adder_eqn">MC2_counter_comb_bita1_adder_eqn</A>);

<P> --MC2L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X12_Y8_N33
<P><A NAME="MC2L7_adder_eqn">MC2L7_adder_eqn</A> = ( <A HREF="#MC2_counter_reg_bit[1]">MC2_counter_reg_bit[1]</A> ) + ( !<A HREF="#V1_wr_rfifo">V1_wr_rfifo</A> ) + ( <A HREF="#MC2L3">MC2L3</A> );
<P><A NAME="MC2L7">MC2L7</A> = CARRY(<A HREF="#MC2L7_adder_eqn">MC2L7_adder_eqn</A>);


<P> --MC2_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X12_Y8_N42
<P><A NAME="MC2_counter_comb_bita4_adder_eqn">MC2_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#MC2_counter_reg_bit[4]">MC2_counter_reg_bit[4]</A> ) + ( !<A HREF="#V1_wr_rfifo">V1_wr_rfifo</A> ) + ( <A HREF="#MC2L15">MC2L15</A> );
<P><A NAME="MC2_counter_comb_bita4">MC2_counter_comb_bita4</A> = SUM(<A HREF="#MC2_counter_comb_bita4_adder_eqn">MC2_counter_comb_bita4_adder_eqn</A>);

<P> --MC2L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X12_Y8_N42
<P><A NAME="MC2L19_adder_eqn">MC2L19_adder_eqn</A> = ( <A HREF="#MC2_counter_reg_bit[4]">MC2_counter_reg_bit[4]</A> ) + ( !<A HREF="#V1_wr_rfifo">V1_wr_rfifo</A> ) + ( <A HREF="#MC2L15">MC2L15</A> );
<P><A NAME="MC2L19">MC2L19</A> = CARRY(<A HREF="#MC2L19_adder_eqn">MC2L19_adder_eqn</A>);


<P> --MC2_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X12_Y8_N39
<P><A NAME="MC2_counter_comb_bita3_adder_eqn">MC2_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#MC2_counter_reg_bit[3]">MC2_counter_reg_bit[3]</A> ) + ( !<A HREF="#V1_wr_rfifo">V1_wr_rfifo</A> ) + ( <A HREF="#MC2L11">MC2L11</A> );
<P><A NAME="MC2_counter_comb_bita3">MC2_counter_comb_bita3</A> = SUM(<A HREF="#MC2_counter_comb_bita3_adder_eqn">MC2_counter_comb_bita3_adder_eqn</A>);

<P> --MC2L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X12_Y8_N39
<P><A NAME="MC2L15_adder_eqn">MC2L15_adder_eqn</A> = ( <A HREF="#MC2_counter_reg_bit[3]">MC2_counter_reg_bit[3]</A> ) + ( !<A HREF="#V1_wr_rfifo">V1_wr_rfifo</A> ) + ( <A HREF="#MC2L11">MC2L11</A> );
<P><A NAME="MC2L15">MC2L15</A> = CARRY(<A HREF="#MC2L15_adder_eqn">MC2L15_adder_eqn</A>);


<P> --MC2_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X12_Y8_N36
<P><A NAME="MC2_counter_comb_bita2_adder_eqn">MC2_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#MC2_counter_reg_bit[2]">MC2_counter_reg_bit[2]</A> ) + ( !<A HREF="#V1_wr_rfifo">V1_wr_rfifo</A> ) + ( <A HREF="#MC2L7">MC2L7</A> );
<P><A NAME="MC2_counter_comb_bita2">MC2_counter_comb_bita2</A> = SUM(<A HREF="#MC2_counter_comb_bita2_adder_eqn">MC2_counter_comb_bita2_adder_eqn</A>);

<P> --MC2L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X12_Y8_N36
<P><A NAME="MC2L11_adder_eqn">MC2L11_adder_eqn</A> = ( <A HREF="#MC2_counter_reg_bit[2]">MC2_counter_reg_bit[2]</A> ) + ( !<A HREF="#V1_wr_rfifo">V1_wr_rfifo</A> ) + ( <A HREF="#MC2L7">MC2L7</A> );
<P><A NAME="MC2L11">MC2L11</A> = CARRY(<A HREF="#MC2L11_adder_eqn">MC2L11_adder_eqn</A>);


<P> --MC2_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X12_Y8_N45
<P><A NAME="MC2_counter_comb_bita5_adder_eqn">MC2_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#MC2_counter_reg_bit[5]">MC2_counter_reg_bit[5]</A> ) + ( !<A HREF="#V1_wr_rfifo">V1_wr_rfifo</A> ) + ( <A HREF="#MC2L19">MC2L19</A> );
<P><A NAME="MC2_counter_comb_bita5">MC2_counter_comb_bita5</A> = SUM(<A HREF="#MC2_counter_comb_bita5_adder_eqn">MC2_counter_comb_bita5_adder_eqn</A>);


<P> --BC1_count[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5] at FF_X4_Y4_N10
<P> --register power-up is low

<P><A NAME="BC1_count[5]">BC1_count[5]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1_count[4]">BC1_count[4]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, GND, <A HREF="#BC1L65">BC1L65</A>);


<P> --HE1_break_readreg[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] at FF_X4_Y6_N7
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[24]">HE1_break_readreg[24]</A> = DFFEAS(<A HREF="#HE1L40">HE1L40</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>,  ,  , <A HREF="#HE1L25">HE1L25</A>,  );


<P> --SE1_MonDReg[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] at FF_X6_Y8_N50
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[24]">SE1_MonDReg[24]</A> = DFFEAS(<A HREF="#SE1L91">SE1L91</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>, <A HREF="#DF1_q_a[24]">DF1_q_a[24]</A>,  , <A HREF="#SE1L96">SE1L96</A>, !<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>);


<P> --VE1_sr[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6] at FF_X2_Y6_N29
<P> --register power-up is low

<P><A NAME="VE1_sr[6]">VE1_sr[6]</A> = DFFEAS(<A HREF="#VE1L79">VE1L79</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L27">VE1L27</A>,  ,  , <A HREF="#VE1L26">VE1L26</A>,  );


<P> --HE1_break_readreg[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] at FF_X6_Y6_N52
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[4]">HE1_break_readreg[4]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>, <A HREF="#UE1_jdo[4]">UE1_jdo[4]</A>,  , <A HREF="#HE1L25">HE1L25</A>, VCC);


<P> --HE1_break_readreg[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] at FF_X4_Y6_N47
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[26]">HE1_break_readreg[26]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>, <A HREF="#UE1_jdo[26]">UE1_jdo[26]</A>,  , <A HREF="#HE1L25">HE1L25</A>, VCC);


<P> --HE1_break_readreg[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] at FF_X4_Y6_N2
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[25]">HE1_break_readreg[25]</A> = DFFEAS(<A HREF="#HE1L42">HE1L42</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>,  ,  , <A HREF="#HE1L25">HE1L25</A>,  );


<P> --SE1_MonDReg[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] at FF_X6_Y8_N52
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[25]">SE1_MonDReg[25]</A> = DFFEAS(<A HREF="#SE1L93">SE1L93</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>, <A HREF="#DF1_q_a[25]">DF1_q_a[25]</A>,  , <A HREF="#SE1L96">SE1L96</A>, !<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>);


<P> --VE1_sr[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29] at FF_X3_Y6_N50
<P> --register power-up is low

<P><A NAME="VE1_sr[29]">VE1_sr[29]</A> = DFFEAS(<A HREF="#VE1L80">VE1L80</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L30">VE1L30</A>,  ,  , <A HREF="#VE1L31">VE1L31</A>,  );


<P> --HE1_break_readreg[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] at FF_X4_Y6_N4
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[27]">HE1_break_readreg[27]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>, <A HREF="#UE1_jdo[27]">UE1_jdo[27]</A>,  , <A HREF="#HE1L25">HE1L25</A>, VCC);


<P> --SE1_MonDReg[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] at FF_X6_Y8_N43
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[27]">SE1_MonDReg[27]</A> = DFFEAS(<A HREF="#SE1L97">SE1L97</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>, <A HREF="#DF1_q_a[27]">DF1_q_a[27]</A>,  , <A HREF="#SE1L96">SE1L96</A>, !<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>);


<P> --VE1_sr[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30] at FF_X3_Y6_N53
<P> --register power-up is low

<P><A NAME="VE1_sr[30]">VE1_sr[30]</A> = DFFEAS(<A HREF="#VE1L81">VE1L81</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L30">VE1L30</A>,  ,  , <A HREF="#VE1L31">VE1L31</A>,  );


<P> --VE1_sr[32] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32] at FF_X1_Y5_N26
<P> --register power-up is low

<P><A NAME="VE1_sr[32]">VE1_sr[32]</A> = DFFEAS(<A HREF="#VE1L85">VE1L85</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L30">VE1L30</A>,  ,  , <A HREF="#VE1L31">VE1L31</A>,  );


<P> --XB1_shiftreg_data[22] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[22] at FF_X15_Y7_N50
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_data[22]">XB1_shiftreg_data[22]</A> = DFFEAS(<A HREF="#XB1L88">XB1L88</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_shiftreg_mask[22] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[22] at FF_X16_Y5_N38
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_mask[22]">XB1_shiftreg_mask[22]</A> = DFFEAS(<A HREF="#XB1L134">XB1L134</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --JB1_data_out_shift_reg[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[9] at FF_X13_Y9_N11
<P> --register power-up is low

<P><A NAME="JB1_data_out_shift_reg[9]">JB1_data_out_shift_reg[9]</A> = DFFEAS(<A HREF="#JB1L99">JB1L99</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#JB1L85">JB1L85</A>,  ,  , <A HREF="#JB1L83">JB1L83</A>,  );


<P> --HB1_data_in_shift_reg[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[3] at FF_X13_Y13_N8
<P> --register power-up is low

<P><A NAME="HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HB1L30">HB1L30</A>, <A HREF="#HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A>,  , <A HREF="#S1L12">S1L12</A>, VCC);


<P> --TB2_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3] at FF_X18_Y11_N41
<P> --register power-up is low

<P><A NAME="TB2_counter_reg_bit[3]">TB2_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#TB2_counter_comb_bita3">TB2_counter_comb_bita3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB2L1">TB2L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --T1_data_reg[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[3] at FF_X21_Y8_N46
<P> --register power-up is low

<P><A NAME="T1_data_reg[3]">T1_data_reg[3]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L55">T1L55</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>, VCC);


<P> --VB1_data_out[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[4] at FF_X18_Y7_N31
<P> --register power-up is low

<P><A NAME="VB1_data_out[4]">VB1_data_out[4]</A> = DFFEAS(<A HREF="#WB1L6">WB1L6</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --SE1_MonDReg[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] at FF_X6_Y8_N46
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[13]">SE1_MonDReg[13]</A> = DFFEAS(<A HREF="#SE1L70">SE1L70</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>, <A HREF="#DF1_q_a[13]">DF1_q_a[13]</A>,  , <A HREF="#SE1L96">SE1L96</A>, !<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>);


<P> --SE1_MonDReg[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] at FF_X6_Y8_N1
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[14]">SE1_MonDReg[14]</A> = DFFEAS(<A HREF="#SE1L72">SE1L72</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>, <A HREF="#DF1_q_a[14]">DF1_q_a[14]</A>,  , <A HREF="#SE1L96">SE1L96</A>, !<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>);


<P> --SE1_MonDReg[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] at FF_X6_Y8_N4
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[15]">SE1_MonDReg[15]</A> = DFFEAS(<A HREF="#SE1L74">SE1L74</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>, <A HREF="#DF1_q_a[15]">DF1_q_a[15]</A>,  , <A HREF="#SE1L96">SE1L96</A>, !<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>);


<P> --TB2_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4] at FF_X18_Y11_N44
<P> --register power-up is low

<P><A NAME="TB2_counter_reg_bit[4]">TB2_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#TB2_counter_comb_bita4">TB2_counter_comb_bita4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB2L1">TB2L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --HB1_data_in_shift_reg[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[4] at FF_X13_Y13_N17
<P> --register power-up is low

<P><A NAME="HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A> = DFFEAS(<A HREF="#HB1L20">HB1L20</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HB1L30">HB1L30</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --T1_data_reg[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[4] at FF_X17_Y7_N50
<P> --register power-up is low

<P><A NAME="T1_data_reg[4]">T1_data_reg[4]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L55">T1L55</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>, VCC);


<P> --VB1_data_out[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[5] at FF_X18_Y7_N25
<P> --register power-up is low

<P><A NAME="VB1_data_out[5]">VB1_data_out[5]</A> = DFFEAS(<A HREF="#WB1L7">WB1L7</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --SE1_MonDReg[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] at FF_X6_Y8_N7
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[10]">SE1_MonDReg[10]</A> = DFFEAS(<A HREF="#SE1L66">SE1L66</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>, <A HREF="#DF1_q_a[10]">DF1_q_a[10]</A>,  , <A HREF="#SE1L96">SE1L96</A>, !<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>);


<P> --TB2_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6] at FF_X18_Y11_N50
<P> --register power-up is low

<P><A NAME="TB2_counter_reg_bit[6]">TB2_counter_reg_bit[6]</A> = DFFEAS(<A HREF="#TB2_counter_comb_bita6">TB2_counter_comb_bita6</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB2L1">TB2L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --HB1_data_in_shift_reg[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[6] at FF_X13_Y13_N35
<P> --register power-up is low

<P><A NAME="HB1_data_in_shift_reg[6]">HB1_data_in_shift_reg[6]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HB1L30">HB1L30</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>,  , <A HREF="#S1L12">S1L12</A>, VCC);


<P> --T1_data_reg[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[6] at FF_X17_Y7_N53
<P> --register power-up is low

<P><A NAME="T1_data_reg[6]">T1_data_reg[6]</A> = DFFEAS(<A HREF="#T1L65">T1L65</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L55">T1L55</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --VB1_data_out[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[7] at FF_X18_Y7_N20
<P> --register power-up is low

<P><A NAME="VB1_data_out[7]">VB1_data_out[7]</A> = DFFEAS(<A HREF="#WB1L9">WB1L9</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --TB2_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5] at FF_X18_Y11_N47
<P> --register power-up is low

<P><A NAME="TB2_counter_reg_bit[5]">TB2_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#TB2_counter_comb_bita5">TB2_counter_comb_bita5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB2L1">TB2L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --HB1_data_in_shift_reg[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[5] at FF_X13_Y13_N29
<P> --register power-up is low

<P><A NAME="HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A> = DFFEAS(<A HREF="#HB1L22">HB1L22</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HB1L30">HB1L30</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --T1_data_reg[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[5] at FF_X17_Y7_N11
<P> --register power-up is low

<P><A NAME="T1_data_reg[5]">T1_data_reg[5]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L55">T1L55</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>, VCC);


<P> --VB1_data_out[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[6] at FF_X18_Y7_N50
<P> --register power-up is low

<P><A NAME="VB1_data_out[6]">VB1_data_out[6]</A> = DFFEAS(<A HREF="#WB1L8">WB1L8</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --JB1L34 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~1 at LABCELL_X19_Y9_N12
<P><A NAME="JB1L34_adder_eqn">JB1L34_adder_eqn</A> = ( !<A HREF="#TB4_counter_reg_bit[4]">TB4_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#JB1L47">JB1L47</A> );
<P><A NAME="JB1L34">JB1L34</A> = SUM(<A HREF="#JB1L34_adder_eqn">JB1L34_adder_eqn</A>);

<P> --JB1L35 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~2 at LABCELL_X19_Y9_N12
<P><A NAME="JB1L35_adder_eqn">JB1L35_adder_eqn</A> = ( !<A HREF="#TB4_counter_reg_bit[4]">TB4_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#JB1L47">JB1L47</A> );
<P><A NAME="JB1L35">JB1L35</A> = CARRY(<A HREF="#JB1L35_adder_eqn">JB1L35_adder_eqn</A>);


<P> --JB1_left_channel_fifo_write_space[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[4] at FF_X19_Y10_N13
<P> --register power-up is low

<P><A NAME="JB1_left_channel_fifo_write_space[4]">JB1_left_channel_fifo_write_space[4]</A> = DFFEAS(<A HREF="#JB1L14">JB1L14</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --SE1_MonDReg[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] at FF_X6_Y8_N10
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[21]">SE1_MonDReg[21]</A> = DFFEAS(<A HREF="#SE1L84">SE1L84</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>, <A HREF="#DF1_q_a[21]">DF1_q_a[21]</A>,  , <A HREF="#SE1L96">SE1L96</A>, !<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>);


<P> --JB1L2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~1 at LABCELL_X19_Y10_N3
<P><A NAME="JB1L2_adder_eqn">JB1L2_adder_eqn</A> = ( !<A HREF="#TB3_counter_reg_bit[1]">TB3_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#JB1L11">JB1L11</A> );
<P><A NAME="JB1L2">JB1L2</A> = SUM(<A HREF="#JB1L2_adder_eqn">JB1L2_adder_eqn</A>);

<P> --JB1L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~2 at LABCELL_X19_Y10_N3
<P><A NAME="JB1L3_adder_eqn">JB1L3_adder_eqn</A> = ( !<A HREF="#TB3_counter_reg_bit[1]">TB3_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#JB1L11">JB1L11</A> );
<P><A NAME="JB1L3">JB1L3</A> = CARRY(<A HREF="#JB1L3_adder_eqn">JB1L3_adder_eqn</A>);


<P> --JB1L38 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~5 at LABCELL_X19_Y9_N15
<P><A NAME="JB1L38_adder_eqn">JB1L38_adder_eqn</A> = ( !<A HREF="#TB4_counter_reg_bit[5]">TB4_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#JB1L35">JB1L35</A> );
<P><A NAME="JB1L38">JB1L38</A> = SUM(<A HREF="#JB1L38_adder_eqn">JB1L38_adder_eqn</A>);

<P> --JB1L39 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~6 at LABCELL_X19_Y9_N15
<P><A NAME="JB1L39_adder_eqn">JB1L39_adder_eqn</A> = ( !<A HREF="#TB4_counter_reg_bit[5]">TB4_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#JB1L35">JB1L35</A> );
<P><A NAME="JB1L39">JB1L39</A> = CARRY(<A HREF="#JB1L39_adder_eqn">JB1L39_adder_eqn</A>);


<P> --JB1_left_channel_fifo_write_space[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[5] at FF_X19_Y10_N17
<P> --register power-up is low

<P><A NAME="JB1_left_channel_fifo_write_space[5]">JB1_left_channel_fifo_write_space[5]</A> = DFFEAS(<A HREF="#JB1L18">JB1L18</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --JB1L42 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~9 at LABCELL_X19_Y9_N6
<P><A NAME="JB1L42_adder_eqn">JB1L42_adder_eqn</A> = ( !<A HREF="#TB4_counter_reg_bit[2]">TB4_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#JB1L59">JB1L59</A> );
<P><A NAME="JB1L42">JB1L42</A> = SUM(<A HREF="#JB1L42_adder_eqn">JB1L42_adder_eqn</A>);

<P> --JB1L43 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~10 at LABCELL_X19_Y9_N6
<P><A NAME="JB1L43_adder_eqn">JB1L43_adder_eqn</A> = ( !<A HREF="#TB4_counter_reg_bit[2]">TB4_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#JB1L59">JB1L59</A> );
<P><A NAME="JB1L43">JB1L43</A> = CARRY(<A HREF="#JB1L43_adder_eqn">JB1L43_adder_eqn</A>);


<P> --SE1_MonDReg[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] at FF_X6_Y8_N26
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[22]">SE1_MonDReg[22]</A> = DFFEAS(<A HREF="#SE1L87">SE1L87</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>, <A HREF="#DF1_q_a[22]">DF1_q_a[22]</A>,  , <A HREF="#SE1L96">SE1L96</A>, !<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>);


<P> --JB1L46 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~13 at LABCELL_X19_Y9_N9
<P><A NAME="JB1L46_adder_eqn">JB1L46_adder_eqn</A> = ( !<A HREF="#TB4_counter_reg_bit[3]">TB4_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#JB1L43">JB1L43</A> );
<P><A NAME="JB1L46">JB1L46</A> = SUM(<A HREF="#JB1L46_adder_eqn">JB1L46_adder_eqn</A>);

<P> --JB1L47 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~14 at LABCELL_X19_Y9_N9
<P><A NAME="JB1L47_adder_eqn">JB1L47_adder_eqn</A> = ( !<A HREF="#TB4_counter_reg_bit[3]">TB4_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#JB1L43">JB1L43</A> );
<P><A NAME="JB1L47">JB1L47</A> = CARRY(<A HREF="#JB1L47_adder_eqn">JB1L47_adder_eqn</A>);


<P> --JB1_left_channel_fifo_write_space[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[3] at FF_X19_Y10_N10
<P> --register power-up is low

<P><A NAME="JB1_left_channel_fifo_write_space[3]">JB1_left_channel_fifo_write_space[3]</A> = DFFEAS(<A HREF="#JB1L22">JB1L22</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --SE1_MonDReg[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] at FF_X6_Y8_N28
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[23]">SE1_MonDReg[23]</A> = DFFEAS(<A HREF="#SE1L89">SE1L89</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>, <A HREF="#DF1_q_a[23]">DF1_q_a[23]</A>,  , <A HREF="#SE1L96">SE1L96</A>, !<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>);


<P> --JB1L50 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~17 at LABCELL_X19_Y9_N18
<P><A NAME="JB1L50_adder_eqn">JB1L50_adder_eqn</A> = ( !<A HREF="#TB4_counter_reg_bit[6]">TB4_counter_reg_bit[6]</A> ) + ( GND ) + ( <A HREF="#JB1L39">JB1L39</A> );
<P><A NAME="JB1L50">JB1L50</A> = SUM(<A HREF="#JB1L50_adder_eqn">JB1L50_adder_eqn</A>);

<P> --JB1L51 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~18 at LABCELL_X19_Y9_N18
<P><A NAME="JB1L51_adder_eqn">JB1L51_adder_eqn</A> = ( !<A HREF="#TB4_counter_reg_bit[6]">TB4_counter_reg_bit[6]</A> ) + ( GND ) + ( <A HREF="#JB1L39">JB1L39</A> );
<P><A NAME="JB1L51">JB1L51</A> = CARRY(<A HREF="#JB1L51_adder_eqn">JB1L51_adder_eqn</A>);


<P> --JB1_left_channel_fifo_write_space[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[6] at FF_X19_Y10_N20
<P> --register power-up is low

<P><A NAME="JB1_left_channel_fifo_write_space[6]">JB1_left_channel_fifo_write_space[6]</A> = DFFEAS(<A HREF="#JB1L26">JB1L26</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --JB1L54 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~21 at LABCELL_X19_Y9_N21
<P><A NAME="JB1L54_adder_eqn">JB1L54_adder_eqn</A> = ( !<A HREF="#PB4_full_dff">PB4_full_dff</A> ) + ( VCC ) + ( <A HREF="#JB1L51">JB1L51</A> );
<P><A NAME="JB1L54">JB1L54</A> = SUM(<A HREF="#JB1L54_adder_eqn">JB1L54_adder_eqn</A>);


<P> --JB1_left_channel_fifo_write_space[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7] at FF_X19_Y10_N22
<P> --register power-up is low

<P><A NAME="JB1_left_channel_fifo_write_space[7]">JB1_left_channel_fifo_write_space[7]</A> = DFFEAS(<A HREF="#JB1L30">JB1L30</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --ZD1L226 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125 at LABCELL_X35_Y14_N24
<P><A NAME="ZD1L226_adder_eqn">ZD1L226_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[27]">ZD1_E_src1[27]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[27]">ZD1_E_src2[27]</A>) ) + ( <A HREF="#ZD1L143">ZD1L143</A> );
<P><A NAME="ZD1L226">ZD1L226</A> = SUM(<A HREF="#ZD1L226_adder_eqn">ZD1L226_adder_eqn</A>);

<P> --ZD1L227 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126 at LABCELL_X35_Y14_N24
<P><A NAME="ZD1L227_adder_eqn">ZD1L227_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[27]">ZD1_E_src1[27]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[27]">ZD1_E_src2[27]</A>) ) + ( <A HREF="#ZD1L143">ZD1L143</A> );
<P><A NAME="ZD1L227">ZD1L227</A> = CARRY(<A HREF="#ZD1L227_adder_eqn">ZD1L227_adder_eqn</A>);


<P> --SE1_MonDReg[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] at FF_X6_Y8_N55
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[30]">SE1_MonDReg[30]</A> = DFFEAS(<A HREF="#SE1L102">SE1L102</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>, <A HREF="#DF1_q_a[30]">DF1_q_a[30]</A>,  , <A HREF="#SE1L96">SE1L96</A>, !<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>);


<P> --JB1L6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~5 at LABCELL_X19_Y10_N6
<P><A NAME="JB1L6_adder_eqn">JB1L6_adder_eqn</A> = ( !<A HREF="#TB3_counter_reg_bit[2]">TB3_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#JB1L3">JB1L3</A> );
<P><A NAME="JB1L6">JB1L6</A> = SUM(<A HREF="#JB1L6_adder_eqn">JB1L6_adder_eqn</A>);

<P> --JB1L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~6 at LABCELL_X19_Y10_N6
<P><A NAME="JB1L7_adder_eqn">JB1L7_adder_eqn</A> = ( !<A HREF="#TB3_counter_reg_bit[2]">TB3_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#JB1L3">JB1L3</A> );
<P><A NAME="JB1L7">JB1L7</A> = CARRY(<A HREF="#JB1L7_adder_eqn">JB1L7_adder_eqn</A>);


<P> --JB1L10 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~9 at LABCELL_X19_Y10_N0
<P><A NAME="JB1L10_adder_eqn">JB1L10_adder_eqn</A> = ( !<A HREF="#TB3_counter_reg_bit[0]">TB3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="JB1L10">JB1L10</A> = SUM(<A HREF="#JB1L10_adder_eqn">JB1L10_adder_eqn</A>);

<P> --JB1L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~10 at LABCELL_X19_Y10_N0
<P><A NAME="JB1L11_adder_eqn">JB1L11_adder_eqn</A> = ( !<A HREF="#TB3_counter_reg_bit[0]">TB3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="JB1L11">JB1L11</A> = CARRY(<A HREF="#JB1L11_adder_eqn">JB1L11_adder_eqn</A>);


<P> --SE1_MonDReg[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] at FF_X6_Y8_N59
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[28]">SE1_MonDReg[28]</A> = DFFEAS(<A HREF="#SE1L99">SE1L99</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>, <A HREF="#DF1_q_a[28]">DF1_q_a[28]</A>,  , <A HREF="#SE1L96">SE1L96</A>, !<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>);


<P> --SE1_MonDReg[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] at FF_X6_Y8_N37
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[17]">SE1_MonDReg[17]</A> = DFFEAS(<A HREF="#SE1L77">SE1L77</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>, <A HREF="#DF1_q_a[17]">DF1_q_a[17]</A>,  , <A HREF="#SE1L96">SE1L96</A>, !<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>);


<P> --TB1_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5] at FF_X15_Y11_N16
<P> --register power-up is low

<P><A NAME="TB1_counter_reg_bit[5]">TB1_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#TB1_counter_comb_bita5">TB1_counter_comb_bita5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB1L1">TB1L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --HB1_data_in_shift_reg[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[13] at FF_X13_Y13_N1
<P> --register power-up is low

<P><A NAME="HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HB1L30">HB1L30</A>, <A HREF="#HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A>,  , <A HREF="#S1L12">S1L12</A>, VCC);


<P> --TB1_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6] at FF_X15_Y11_N19
<P> --register power-up is low

<P><A NAME="TB1_counter_reg_bit[6]">TB1_counter_reg_bit[6]</A> = DFFEAS(<A HREF="#TB1_counter_comb_bita6">TB1_counter_comb_bita6</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB1L1">TB1L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --HB1_data_in_shift_reg[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[14] at FF_X13_Y13_N59
<P> --register power-up is low

<P><A NAME="HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HB1L30">HB1L30</A>, <A HREF="#HB1_data_in_shift_reg[13]">HB1_data_in_shift_reg[13]</A>,  , <A HREF="#S1L12">S1L12</A>, VCC);


<P> --HB1_data_in_shift_reg[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[15] at FF_X13_Y13_N38
<P> --register power-up is low

<P><A NAME="HB1_data_in_shift_reg[15]">HB1_data_in_shift_reg[15]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HB1L30">HB1L30</A>, <A HREF="#HB1_data_in_shift_reg[14]">HB1_data_in_shift_reg[14]</A>,  , <A HREF="#S1L12">S1L12</A>, VCC);


<P> --JB1L58 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~25 at LABCELL_X19_Y9_N3
<P><A NAME="JB1L58_adder_eqn">JB1L58_adder_eqn</A> = ( !<A HREF="#TB4_counter_reg_bit[1]">TB4_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#JB1L63">JB1L63</A> );
<P><A NAME="JB1L58">JB1L58</A> = SUM(<A HREF="#JB1L58_adder_eqn">JB1L58_adder_eqn</A>);

<P> --JB1L59 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~26 at LABCELL_X19_Y9_N3
<P><A NAME="JB1L59_adder_eqn">JB1L59_adder_eqn</A> = ( !<A HREF="#TB4_counter_reg_bit[1]">TB4_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#JB1L63">JB1L63</A> );
<P><A NAME="JB1L59">JB1L59</A> = CARRY(<A HREF="#JB1L59_adder_eqn">JB1L59_adder_eqn</A>);


<P> --SE1_MonDReg[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] at FF_X7_Y8_N49
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[7]">SE1_MonDReg[7]</A> = DFFEAS(<A HREF="#SE1L62">SE1L62</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>, <A HREF="#DF1_q_a[7]">DF1_q_a[7]</A>,  , <A HREF="#SE1L96">SE1L96</A>, !<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>);


<P> --SE1_MonDReg[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] at FF_X6_Y8_N31
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[6]">SE1_MonDReg[6]</A> = DFFEAS(<A HREF="#SE1L60">SE1L60</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>, <A HREF="#DF1_q_a[6]">DF1_q_a[6]</A>,  , <A HREF="#SE1L96">SE1L96</A>, !<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>);


<P> --JB1L62 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~29 at LABCELL_X19_Y9_N0
<P><A NAME="JB1L62_adder_eqn">JB1L62_adder_eqn</A> = ( !<A HREF="#TB4_counter_reg_bit[0]">TB4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="JB1L62">JB1L62</A> = SUM(<A HREF="#JB1L62_adder_eqn">JB1L62_adder_eqn</A>);

<P> --JB1L63 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~30 at LABCELL_X19_Y9_N0
<P><A NAME="JB1L63_adder_eqn">JB1L63_adder_eqn</A> = ( !<A HREF="#TB4_counter_reg_bit[0]">TB4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="JB1L63">JB1L63</A> = CARRY(<A HREF="#JB1L63_adder_eqn">JB1L63_adder_eqn</A>);


<P> --HB1_data_in_shift_reg[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[7] at FF_X13_Y13_N11
<P> --register power-up is low

<P><A NAME="HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A> = DFFEAS(<A HREF="#HB1L26">HB1L26</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HB1L30">HB1L30</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --T1_data_reg[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[7] at FF_X17_Y7_N8
<P> --register power-up is low

<P><A NAME="T1_data_reg[7]">T1_data_reg[7]</A> = DFFEAS(<A HREF="#T1L67">T1L67</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L55">T1L55</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --VB1_data_out[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[8] at FF_X18_Y7_N43
<P> --register power-up is low

<P><A NAME="VB1_data_out[8]">VB1_data_out[8]</A> = DFFEAS(<A HREF="#WB1L10">WB1L10</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --HB1_data_in_shift_reg[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[8] at FF_X13_Y13_N32
<P> --register power-up is low

<P><A NAME="HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A> = DFFEAS(<A HREF="#HB1L28">HB1L28</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HB1L30">HB1L30</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --TB1_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0] at FF_X15_Y11_N2
<P> --register power-up is low

<P><A NAME="TB1_counter_reg_bit[0]">TB1_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#TB1_counter_comb_bita0">TB1_counter_comb_bita0</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB1L1">TB1L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --VB1_data_out[10] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[10] at FF_X19_Y6_N20
<P> --register power-up is low

<P><A NAME="VB1_data_out[10]">VB1_data_out[10]</A> = DFFEAS(<A HREF="#ZB1L1">ZB1L1</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --T1_address_for_transfer[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[0] at FF_X17_Y6_N25
<P> --register power-up is low

<P><A NAME="T1_address_for_transfer[0]">T1_address_for_transfer[0]</A> = DFFEAS(<A HREF="#T1L14">T1L14</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L133">T1L133</A>,  ,  , <A HREF="#T1L130">T1L130</A>,  );


<P> --T1_data_reg[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[8] at FF_X21_Y8_N13
<P> --register power-up is low

<P><A NAME="T1_data_reg[8]">T1_data_reg[8]</A> = DFFEAS(<A HREF="#T1L70">T1L70</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --HB1_data_in_shift_reg[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[9] at FF_X13_Y13_N46
<P> --register power-up is low

<P><A NAME="HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A> = DFFEAS(<A HREF="#HB1L31">HB1L31</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HB1L30">HB1L30</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --TB1_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1] at FF_X15_Y11_N5
<P> --register power-up is low

<P><A NAME="TB1_counter_reg_bit[1]">TB1_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#TB1_counter_comb_bita1">TB1_counter_comb_bita1</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB1L1">TB1L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --TB1_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2] at FF_X15_Y11_N8
<P> --register power-up is low

<P><A NAME="TB1_counter_reg_bit[2]">TB1_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#TB1_counter_comb_bita2">TB1_counter_comb_bita2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB1L1">TB1L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --HB1_data_in_shift_reg[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[10] at FF_X13_Y13_N44
<P> --register power-up is low

<P><A NAME="HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HB1L30">HB1L30</A>, <A HREF="#HB1_data_in_shift_reg[9]">HB1_data_in_shift_reg[9]</A>,  , <A HREF="#S1L12">S1L12</A>, VCC);


<P> --TB1_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3] at FF_X15_Y11_N11
<P> --register power-up is low

<P><A NAME="TB1_counter_reg_bit[3]">TB1_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#TB1_counter_comb_bita3">TB1_counter_comb_bita3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB1L1">TB1L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --HB1_data_in_shift_reg[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[11] at FF_X13_Y13_N53
<P> --register power-up is low

<P><A NAME="HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A> = DFFEAS(<A HREF="#HB1L34">HB1L34</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HB1L30">HB1L30</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --TB1_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4] at FF_X15_Y11_N14
<P> --register power-up is low

<P><A NAME="TB1_counter_reg_bit[4]">TB1_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#TB1_counter_comb_bita4">TB1_counter_comb_bita4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB1L1">TB1L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --HB1_data_in_shift_reg[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[12] at FF_X13_Y13_N5
<P> --register power-up is low

<P><A NAME="HB1_data_in_shift_reg[12]">HB1_data_in_shift_reg[12]</A> = DFFEAS(<A HREF="#HB1L36">HB1L36</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HB1L30">HB1L30</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --ZD1L230 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129 at LABCELL_X35_Y14_N30
<P><A NAME="ZD1L230_adder_eqn">ZD1L230_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[29]">ZD1_E_src1[29]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[29]">ZD1_E_src2[29]</A>) ) + ( <A HREF="#ZD1L235">ZD1L235</A> );
<P><A NAME="ZD1L230">ZD1L230</A> = SUM(<A HREF="#ZD1L230_adder_eqn">ZD1L230_adder_eqn</A>);

<P> --ZD1L231 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130 at LABCELL_X35_Y14_N30
<P><A NAME="ZD1L231_adder_eqn">ZD1L231_adder_eqn</A> = ( <A HREF="#ZD1_E_src1[29]">ZD1_E_src1[29]</A> ) + ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[29]">ZD1_E_src2[29]</A>) ) + ( <A HREF="#ZD1L235">ZD1L235</A> );
<P><A NAME="ZD1L231">ZD1L231</A> = CARRY(<A HREF="#ZD1L231_adder_eqn">ZD1L231_adder_eqn</A>);


<P> --ZD1L234 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133 at LABCELL_X35_Y14_N27
<P><A NAME="ZD1L234_adder_eqn">ZD1L234_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[28]">ZD1_E_src2[28]</A>) ) + ( <A HREF="#ZD1_E_src1[28]">ZD1_E_src1[28]</A> ) + ( <A HREF="#ZD1L227">ZD1L227</A> );
<P><A NAME="ZD1L234">ZD1L234</A> = SUM(<A HREF="#ZD1L234_adder_eqn">ZD1L234_adder_eqn</A>);

<P> --ZD1L235 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134 at LABCELL_X35_Y14_N27
<P><A NAME="ZD1L235_adder_eqn">ZD1L235_adder_eqn</A> = ( !<A HREF="#ZD1_E_alu_sub">ZD1_E_alu_sub</A> $ (!<A HREF="#ZD1_E_src2[28]">ZD1_E_src2[28]</A>) ) + ( <A HREF="#ZD1_E_src1[28]">ZD1_E_src1[28]</A> ) + ( <A HREF="#ZD1L227">ZD1L227</A> );
<P><A NAME="ZD1L235">ZD1L235</A> = CARRY(<A HREF="#ZD1L235_adder_eqn">ZD1L235_adder_eqn</A>);


<P> --HE1_break_readreg[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] at FF_X4_Y6_N26
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[17]">HE1_break_readreg[17]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>, <A HREF="#UE1_jdo[17]">UE1_jdo[17]</A>,  , <A HREF="#HE1L25">HE1L25</A>, VCC);


<P> --PC8_mem[5][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][87] at FF_X25_Y7_N26
<P> --register power-up is low

<P><A NAME="PC8_mem[5][87]">PC8_mem[5][87]</A> = DFFEAS(<A HREF="#NC8L14">NC8L14</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L6">PC8L6</A>, <A HREF="#PC8_mem[6][87]">PC8_mem[6][87]</A>,  ,  , <A HREF="#PC8_mem_used[6]">PC8_mem_used[6]</A>);


<P> --PC8_mem[5][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][19] at FF_X25_Y7_N23
<P> --register power-up is low

<P><A NAME="PC8_mem[5][19]">PC8_mem[5][19]</A> = DFFEAS(<A HREF="#PC8L55">PC8L55</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L6">PC8L6</A>, <A HREF="#PC8_mem[6][19]">PC8_mem[6][19]</A>,  ,  , <A HREF="#PC8_mem_used[6]">PC8_mem_used[6]</A>);


<P> --PC8_mem[5][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][88] at FF_X25_Y7_N20
<P> --register power-up is low

<P><A NAME="PC8_mem[5][88]">PC8_mem[5][88]</A> = DFFEAS(<A HREF="#PC8L60">PC8L60</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L6">PC8L6</A>, <A HREF="#PC8_mem[6][88]">PC8_mem[6][88]</A>,  ,  , <A HREF="#PC8_mem_used[6]">PC8_mem_used[6]</A>);


<P> --LC4_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at MLABCELL_X6_Y3_N30
<P><A NAME="LC4_counter_comb_bita0_adder_eqn">LC4_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#LC4_counter_reg_bit[0]">LC4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="LC4_counter_comb_bita0">LC4_counter_comb_bita0</A> = SUM(<A HREF="#LC4_counter_comb_bita0_adder_eqn">LC4_counter_comb_bita0_adder_eqn</A>);

<P> --LC4L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X6_Y3_N30
<P><A NAME="LC4L3_adder_eqn">LC4L3_adder_eqn</A> = ( <A HREF="#LC4_counter_reg_bit[0]">LC4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="LC4L3">LC4L3</A> = CARRY(<A HREF="#LC4L3_adder_eqn">LC4L3_adder_eqn</A>);


<P> --LC4_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at MLABCELL_X6_Y3_N33
<P><A NAME="LC4_counter_comb_bita1_adder_eqn">LC4_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#LC4_counter_reg_bit[1]">LC4_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#LC4L3">LC4L3</A> );
<P><A NAME="LC4_counter_comb_bita1">LC4_counter_comb_bita1</A> = SUM(<A HREF="#LC4_counter_comb_bita1_adder_eqn">LC4_counter_comb_bita1_adder_eqn</A>);

<P> --LC4L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X6_Y3_N33
<P><A NAME="LC4L7_adder_eqn">LC4L7_adder_eqn</A> = ( <A HREF="#LC4_counter_reg_bit[1]">LC4_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#LC4L3">LC4L3</A> );
<P><A NAME="LC4L7">LC4L7</A> = CARRY(<A HREF="#LC4L7_adder_eqn">LC4L7_adder_eqn</A>);


<P> --LC4_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at MLABCELL_X6_Y3_N36
<P><A NAME="LC4_counter_comb_bita2_adder_eqn">LC4_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#LC4_counter_reg_bit[2]">LC4_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#LC4L7">LC4L7</A> );
<P><A NAME="LC4_counter_comb_bita2">LC4_counter_comb_bita2</A> = SUM(<A HREF="#LC4_counter_comb_bita2_adder_eqn">LC4_counter_comb_bita2_adder_eqn</A>);

<P> --LC4L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X6_Y3_N36
<P><A NAME="LC4L11_adder_eqn">LC4L11_adder_eqn</A> = ( <A HREF="#LC4_counter_reg_bit[2]">LC4_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#LC4L7">LC4L7</A> );
<P><A NAME="LC4L11">LC4L11</A> = CARRY(<A HREF="#LC4L11_adder_eqn">LC4L11_adder_eqn</A>);


<P> --LC4_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at MLABCELL_X6_Y3_N39
<P><A NAME="LC4_counter_comb_bita3_adder_eqn">LC4_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#LC4_counter_reg_bit[3]">LC4_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#LC4L11">LC4L11</A> );
<P><A NAME="LC4_counter_comb_bita3">LC4_counter_comb_bita3</A> = SUM(<A HREF="#LC4_counter_comb_bita3_adder_eqn">LC4_counter_comb_bita3_adder_eqn</A>);

<P> --LC4L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X6_Y3_N39
<P><A NAME="LC4L15_adder_eqn">LC4L15_adder_eqn</A> = ( <A HREF="#LC4_counter_reg_bit[3]">LC4_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#LC4L11">LC4L11</A> );
<P><A NAME="LC4L15">LC4L15</A> = CARRY(<A HREF="#LC4L15_adder_eqn">LC4L15_adder_eqn</A>);


<P> --LC4_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at MLABCELL_X6_Y3_N42
<P><A NAME="LC4_counter_comb_bita4_adder_eqn">LC4_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#LC4_counter_reg_bit[4]">LC4_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#LC4L15">LC4L15</A> );
<P><A NAME="LC4_counter_comb_bita4">LC4_counter_comb_bita4</A> = SUM(<A HREF="#LC4_counter_comb_bita4_adder_eqn">LC4_counter_comb_bita4_adder_eqn</A>);

<P> --LC4L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X6_Y3_N42
<P><A NAME="LC4L19_adder_eqn">LC4L19_adder_eqn</A> = ( <A HREF="#LC4_counter_reg_bit[4]">LC4_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#LC4L15">LC4L15</A> );
<P><A NAME="LC4L19">LC4L19</A> = CARRY(<A HREF="#LC4L19_adder_eqn">LC4L19_adder_eqn</A>);


<P> --LC4_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at MLABCELL_X6_Y3_N45
<P><A NAME="LC4_counter_comb_bita5_adder_eqn">LC4_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#LC4_counter_reg_bit[5]">LC4_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#LC4L19">LC4L19</A> );
<P><A NAME="LC4_counter_comb_bita5">LC4_counter_comb_bita5</A> = SUM(<A HREF="#LC4_counter_comb_bita5_adder_eqn">LC4_counter_comb_bita5_adder_eqn</A>);


<P> --LC3_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X6_Y3_N0
<P><A NAME="LC3_counter_comb_bita0_adder_eqn">LC3_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#LC3_counter_reg_bit[0]">LC3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="LC3_counter_comb_bita0">LC3_counter_comb_bita0</A> = SUM(<A HREF="#LC3_counter_comb_bita0_adder_eqn">LC3_counter_comb_bita0_adder_eqn</A>);

<P> --LC3L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X6_Y3_N0
<P><A NAME="LC3L3_adder_eqn">LC3L3_adder_eqn</A> = ( <A HREF="#LC3_counter_reg_bit[0]">LC3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="LC3L3">LC3L3</A> = CARRY(<A HREF="#LC3L3_adder_eqn">LC3L3_adder_eqn</A>);


<P> --LC3_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X6_Y3_N3
<P><A NAME="LC3_counter_comb_bita1_adder_eqn">LC3_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#LC3_counter_reg_bit[1]">LC3_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#LC3L3">LC3L3</A> );
<P><A NAME="LC3_counter_comb_bita1">LC3_counter_comb_bita1</A> = SUM(<A HREF="#LC3_counter_comb_bita1_adder_eqn">LC3_counter_comb_bita1_adder_eqn</A>);

<P> --LC3L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X6_Y3_N3
<P><A NAME="LC3L7_adder_eqn">LC3L7_adder_eqn</A> = ( <A HREF="#LC3_counter_reg_bit[1]">LC3_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#LC3L3">LC3L3</A> );
<P><A NAME="LC3L7">LC3L7</A> = CARRY(<A HREF="#LC3L7_adder_eqn">LC3L7_adder_eqn</A>);


<P> --LC3_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X6_Y3_N6
<P><A NAME="LC3_counter_comb_bita2_adder_eqn">LC3_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#LC3_counter_reg_bit[2]">LC3_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#LC3L7">LC3L7</A> );
<P><A NAME="LC3_counter_comb_bita2">LC3_counter_comb_bita2</A> = SUM(<A HREF="#LC3_counter_comb_bita2_adder_eqn">LC3_counter_comb_bita2_adder_eqn</A>);

<P> --LC3L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X6_Y3_N6
<P><A NAME="LC3L11_adder_eqn">LC3L11_adder_eqn</A> = ( <A HREF="#LC3_counter_reg_bit[2]">LC3_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#LC3L7">LC3L7</A> );
<P><A NAME="LC3L11">LC3L11</A> = CARRY(<A HREF="#LC3L11_adder_eqn">LC3L11_adder_eqn</A>);


<P> --LC3_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X6_Y3_N9
<P><A NAME="LC3_counter_comb_bita3_adder_eqn">LC3_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#LC3_counter_reg_bit[3]">LC3_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#LC3L11">LC3L11</A> );
<P><A NAME="LC3_counter_comb_bita3">LC3_counter_comb_bita3</A> = SUM(<A HREF="#LC3_counter_comb_bita3_adder_eqn">LC3_counter_comb_bita3_adder_eqn</A>);

<P> --LC3L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X6_Y3_N9
<P><A NAME="LC3L15_adder_eqn">LC3L15_adder_eqn</A> = ( <A HREF="#LC3_counter_reg_bit[3]">LC3_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#LC3L11">LC3L11</A> );
<P><A NAME="LC3L15">LC3L15</A> = CARRY(<A HREF="#LC3L15_adder_eqn">LC3L15_adder_eqn</A>);


<P> --LC3_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X6_Y3_N12
<P><A NAME="LC3_counter_comb_bita4_adder_eqn">LC3_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#LC3_counter_reg_bit[4]">LC3_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#LC3L15">LC3L15</A> );
<P><A NAME="LC3_counter_comb_bita4">LC3_counter_comb_bita4</A> = SUM(<A HREF="#LC3_counter_comb_bita4_adder_eqn">LC3_counter_comb_bita4_adder_eqn</A>);

<P> --LC3L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X6_Y3_N12
<P><A NAME="LC3L19_adder_eqn">LC3L19_adder_eqn</A> = ( <A HREF="#LC3_counter_reg_bit[4]">LC3_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#LC3L15">LC3L15</A> );
<P><A NAME="LC3L19">LC3L19</A> = CARRY(<A HREF="#LC3L19_adder_eqn">LC3L19_adder_eqn</A>);


<P> --LC3_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X6_Y3_N15
<P><A NAME="LC3_counter_comb_bita5_adder_eqn">LC3_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#LC3_counter_reg_bit[5]">LC3_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#LC3L19">LC3L19</A> );
<P><A NAME="LC3_counter_comb_bita5">LC3_counter_comb_bita5</A> = SUM(<A HREF="#LC3_counter_comb_bita5_adder_eqn">LC3_counter_comb_bita5_adder_eqn</A>);


<P> --TB2_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1] at FF_X18_Y11_N35
<P> --register power-up is low

<P><A NAME="TB2_counter_reg_bit[1]">TB2_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#TB2_counter_comb_bita1">TB2_counter_comb_bita1</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB2L1">TB2L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --TB2_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2] at FF_X18_Y11_N38
<P> --register power-up is low

<P><A NAME="TB2_counter_reg_bit[2]">TB2_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#TB2_counter_comb_bita2">TB2_counter_comb_bita2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB2L1">TB2L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --LB1_counting is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting at FF_X16_Y11_N26
<P> --register power-up is low

<P><A NAME="LB1_counting">LB1_counting</A> = DFFEAS(<A HREF="#LB1L17">LB1L17</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --UB2_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0 at MLABCELL_X15_Y13_N30
<P><A NAME="UB2_counter_comb_bita0_adder_eqn">UB2_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#UB2_counter_reg_bit[0]">UB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="UB2_counter_comb_bita0">UB2_counter_comb_bita0</A> = SUM(<A HREF="#UB2_counter_comb_bita0_adder_eqn">UB2_counter_comb_bita0_adder_eqn</A>);

<P> --UB2L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X15_Y13_N30
<P><A NAME="UB2L4_adder_eqn">UB2L4_adder_eqn</A> = ( <A HREF="#UB2_counter_reg_bit[0]">UB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="UB2L4">UB2L4</A> = CARRY(<A HREF="#UB2L4_adder_eqn">UB2L4_adder_eqn</A>);


<P> --UB2_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1 at MLABCELL_X15_Y13_N33
<P><A NAME="UB2_counter_comb_bita1_adder_eqn">UB2_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#UB2_counter_reg_bit[1]">UB2_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#UB2L4">UB2L4</A> );
<P><A NAME="UB2_counter_comb_bita1">UB2_counter_comb_bita1</A> = SUM(<A HREF="#UB2_counter_comb_bita1_adder_eqn">UB2_counter_comb_bita1_adder_eqn</A>);

<P> --UB2L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X15_Y13_N33
<P><A NAME="UB2L8_adder_eqn">UB2L8_adder_eqn</A> = ( <A HREF="#UB2_counter_reg_bit[1]">UB2_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#UB2L4">UB2L4</A> );
<P><A NAME="UB2L8">UB2L8</A> = CARRY(<A HREF="#UB2L8_adder_eqn">UB2L8_adder_eqn</A>);


<P> --UB2_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2 at MLABCELL_X15_Y13_N36
<P><A NAME="UB2_counter_comb_bita2_adder_eqn">UB2_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#UB2_counter_reg_bit[2]">UB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#UB2L8">UB2L8</A> );
<P><A NAME="UB2_counter_comb_bita2">UB2_counter_comb_bita2</A> = SUM(<A HREF="#UB2_counter_comb_bita2_adder_eqn">UB2_counter_comb_bita2_adder_eqn</A>);

<P> --UB2L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X15_Y13_N36
<P><A NAME="UB2L12_adder_eqn">UB2L12_adder_eqn</A> = ( <A HREF="#UB2_counter_reg_bit[2]">UB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#UB2L8">UB2L8</A> );
<P><A NAME="UB2L12">UB2L12</A> = CARRY(<A HREF="#UB2L12_adder_eqn">UB2L12_adder_eqn</A>);


<P> --UB2_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3 at MLABCELL_X15_Y13_N39
<P><A NAME="UB2_counter_comb_bita3_adder_eqn">UB2_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#UB2_counter_reg_bit[3]">UB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#UB2L12">UB2L12</A> );
<P><A NAME="UB2_counter_comb_bita3">UB2_counter_comb_bita3</A> = SUM(<A HREF="#UB2_counter_comb_bita3_adder_eqn">UB2_counter_comb_bita3_adder_eqn</A>);

<P> --UB2L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X15_Y13_N39
<P><A NAME="UB2L16_adder_eqn">UB2L16_adder_eqn</A> = ( <A HREF="#UB2_counter_reg_bit[3]">UB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#UB2L12">UB2L12</A> );
<P><A NAME="UB2L16">UB2L16</A> = CARRY(<A HREF="#UB2L16_adder_eqn">UB2L16_adder_eqn</A>);


<P> --UB2_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4 at MLABCELL_X15_Y13_N42
<P><A NAME="UB2_counter_comb_bita4_adder_eqn">UB2_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#UB2_counter_reg_bit[4]">UB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#UB2L16">UB2L16</A> );
<P><A NAME="UB2_counter_comb_bita4">UB2_counter_comb_bita4</A> = SUM(<A HREF="#UB2_counter_comb_bita4_adder_eqn">UB2_counter_comb_bita4_adder_eqn</A>);

<P> --UB2L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X15_Y13_N42
<P><A NAME="UB2L20_adder_eqn">UB2L20_adder_eqn</A> = ( <A HREF="#UB2_counter_reg_bit[4]">UB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#UB2L16">UB2L16</A> );
<P><A NAME="UB2L20">UB2L20</A> = CARRY(<A HREF="#UB2L20_adder_eqn">UB2L20_adder_eqn</A>);


<P> --UB2_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5 at MLABCELL_X15_Y13_N45
<P><A NAME="UB2_counter_comb_bita5_adder_eqn">UB2_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#UB2_counter_reg_bit[5]">UB2_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#UB2L20">UB2L20</A> );
<P><A NAME="UB2_counter_comb_bita5">UB2_counter_comb_bita5</A> = SUM(<A HREF="#UB2_counter_comb_bita5_adder_eqn">UB2_counter_comb_bita5_adder_eqn</A>);

<P> --UB2L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT at MLABCELL_X15_Y13_N45
<P><A NAME="UB2L24_adder_eqn">UB2L24_adder_eqn</A> = ( <A HREF="#UB2_counter_reg_bit[5]">UB2_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#UB2L20">UB2L20</A> );
<P><A NAME="UB2L24">UB2L24</A> = CARRY(<A HREF="#UB2L24_adder_eqn">UB2L24_adder_eqn</A>);


<P> --UB2_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6 at MLABCELL_X15_Y13_N48
<P><A NAME="UB2_counter_comb_bita6_adder_eqn">UB2_counter_comb_bita6_adder_eqn</A> = ( <A HREF="#UB2_counter_reg_bit[6]">UB2_counter_reg_bit[6]</A> ) + ( GND ) + ( <A HREF="#UB2L24">UB2L24</A> );
<P><A NAME="UB2_counter_comb_bita6">UB2_counter_comb_bita6</A> = SUM(<A HREF="#UB2_counter_comb_bita6_adder_eqn">UB2_counter_comb_bita6_adder_eqn</A>);


<P> --PB2_usedw_is_2_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff at FF_X21_Y11_N41
<P> --register power-up is low

<P><A NAME="PB2_usedw_is_2_dff">PB2_usedw_is_2_dff</A> = DFFEAS(<A HREF="#PB2L45">PB2L45</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --SB2_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0 at LABCELL_X18_Y13_N30
<P><A NAME="SB2_counter_comb_bita0_adder_eqn">SB2_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#SB2_counter_reg_bit[0]">SB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="SB2_counter_comb_bita0">SB2_counter_comb_bita0</A> = SUM(<A HREF="#SB2_counter_comb_bita0_adder_eqn">SB2_counter_comb_bita0_adder_eqn</A>);

<P> --SB2L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT at LABCELL_X18_Y13_N30
<P><A NAME="SB2L4_adder_eqn">SB2L4_adder_eqn</A> = ( <A HREF="#SB2_counter_reg_bit[0]">SB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="SB2L4">SB2L4</A> = CARRY(<A HREF="#SB2L4_adder_eqn">SB2L4_adder_eqn</A>);


<P> --SB2_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1 at LABCELL_X18_Y13_N33
<P><A NAME="SB2_counter_comb_bita1_adder_eqn">SB2_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#SB2_counter_reg_bit[1]">SB2_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#SB2L4">SB2L4</A> );
<P><A NAME="SB2_counter_comb_bita1">SB2_counter_comb_bita1</A> = SUM(<A HREF="#SB2_counter_comb_bita1_adder_eqn">SB2_counter_comb_bita1_adder_eqn</A>);

<P> --SB2L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT at LABCELL_X18_Y13_N33
<P><A NAME="SB2L8_adder_eqn">SB2L8_adder_eqn</A> = ( <A HREF="#SB2_counter_reg_bit[1]">SB2_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#SB2L4">SB2L4</A> );
<P><A NAME="SB2L8">SB2L8</A> = CARRY(<A HREF="#SB2L8_adder_eqn">SB2L8_adder_eqn</A>);


<P> --SB2_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2 at LABCELL_X18_Y13_N36
<P><A NAME="SB2_counter_comb_bita2_adder_eqn">SB2_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#SB2_counter_reg_bit[2]">SB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#SB2L8">SB2L8</A> );
<P><A NAME="SB2_counter_comb_bita2">SB2_counter_comb_bita2</A> = SUM(<A HREF="#SB2_counter_comb_bita2_adder_eqn">SB2_counter_comb_bita2_adder_eqn</A>);

<P> --SB2L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT at LABCELL_X18_Y13_N36
<P><A NAME="SB2L12_adder_eqn">SB2L12_adder_eqn</A> = ( <A HREF="#SB2_counter_reg_bit[2]">SB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#SB2L8">SB2L8</A> );
<P><A NAME="SB2L12">SB2L12</A> = CARRY(<A HREF="#SB2L12_adder_eqn">SB2L12_adder_eqn</A>);


<P> --SB2_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3 at LABCELL_X18_Y13_N39
<P><A NAME="SB2_counter_comb_bita3_adder_eqn">SB2_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#SB2_counter_reg_bit[3]">SB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#SB2L12">SB2L12</A> );
<P><A NAME="SB2_counter_comb_bita3">SB2_counter_comb_bita3</A> = SUM(<A HREF="#SB2_counter_comb_bita3_adder_eqn">SB2_counter_comb_bita3_adder_eqn</A>);

<P> --SB2L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT at LABCELL_X18_Y13_N39
<P><A NAME="SB2L16_adder_eqn">SB2L16_adder_eqn</A> = ( <A HREF="#SB2_counter_reg_bit[3]">SB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#SB2L12">SB2L12</A> );
<P><A NAME="SB2L16">SB2L16</A> = CARRY(<A HREF="#SB2L16_adder_eqn">SB2L16_adder_eqn</A>);


<P> --SB2_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4 at LABCELL_X18_Y13_N42
<P><A NAME="SB2_counter_comb_bita4_adder_eqn">SB2_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#SB2_counter_reg_bit[4]">SB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#SB2L16">SB2L16</A> );
<P><A NAME="SB2_counter_comb_bita4">SB2_counter_comb_bita4</A> = SUM(<A HREF="#SB2_counter_comb_bita4_adder_eqn">SB2_counter_comb_bita4_adder_eqn</A>);

<P> --SB2L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT at LABCELL_X18_Y13_N42
<P><A NAME="SB2L20_adder_eqn">SB2L20_adder_eqn</A> = ( <A HREF="#SB2_counter_reg_bit[4]">SB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#SB2L16">SB2L16</A> );
<P><A NAME="SB2L20">SB2L20</A> = CARRY(<A HREF="#SB2L20_adder_eqn">SB2L20_adder_eqn</A>);


<P> --SB2_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5 at LABCELL_X18_Y13_N45
<P><A NAME="SB2_counter_comb_bita5_adder_eqn">SB2_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#SB2_counter_reg_bit[5]">SB2_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#SB2L20">SB2L20</A> );
<P><A NAME="SB2_counter_comb_bita5">SB2_counter_comb_bita5</A> = SUM(<A HREF="#SB2_counter_comb_bita5_adder_eqn">SB2_counter_comb_bita5_adder_eqn</A>);


<P> --UB1_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0 at MLABCELL_X15_Y11_N30
<P><A NAME="UB1_counter_comb_bita0_adder_eqn">UB1_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#UB1_counter_reg_bit[0]">UB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="UB1_counter_comb_bita0">UB1_counter_comb_bita0</A> = SUM(<A HREF="#UB1_counter_comb_bita0_adder_eqn">UB1_counter_comb_bita0_adder_eqn</A>);

<P> --UB1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X15_Y11_N30
<P><A NAME="UB1L4_adder_eqn">UB1L4_adder_eqn</A> = ( <A HREF="#UB1_counter_reg_bit[0]">UB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="UB1L4">UB1L4</A> = CARRY(<A HREF="#UB1L4_adder_eqn">UB1L4_adder_eqn</A>);


<P> --UB1_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1 at MLABCELL_X15_Y11_N33
<P><A NAME="UB1_counter_comb_bita1_adder_eqn">UB1_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#UB1_counter_reg_bit[1]">UB1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#UB1L4">UB1L4</A> );
<P><A NAME="UB1_counter_comb_bita1">UB1_counter_comb_bita1</A> = SUM(<A HREF="#UB1_counter_comb_bita1_adder_eqn">UB1_counter_comb_bita1_adder_eqn</A>);

<P> --UB1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X15_Y11_N33
<P><A NAME="UB1L8_adder_eqn">UB1L8_adder_eqn</A> = ( <A HREF="#UB1_counter_reg_bit[1]">UB1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#UB1L4">UB1L4</A> );
<P><A NAME="UB1L8">UB1L8</A> = CARRY(<A HREF="#UB1L8_adder_eqn">UB1L8_adder_eqn</A>);


<P> --UB1_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2 at MLABCELL_X15_Y11_N36
<P><A NAME="UB1_counter_comb_bita2_adder_eqn">UB1_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#UB1_counter_reg_bit[2]">UB1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#UB1L8">UB1L8</A> );
<P><A NAME="UB1_counter_comb_bita2">UB1_counter_comb_bita2</A> = SUM(<A HREF="#UB1_counter_comb_bita2_adder_eqn">UB1_counter_comb_bita2_adder_eqn</A>);

<P> --UB1L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X15_Y11_N36
<P><A NAME="UB1L12_adder_eqn">UB1L12_adder_eqn</A> = ( <A HREF="#UB1_counter_reg_bit[2]">UB1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#UB1L8">UB1L8</A> );
<P><A NAME="UB1L12">UB1L12</A> = CARRY(<A HREF="#UB1L12_adder_eqn">UB1L12_adder_eqn</A>);


<P> --UB1_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3 at MLABCELL_X15_Y11_N39
<P><A NAME="UB1_counter_comb_bita3_adder_eqn">UB1_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#UB1_counter_reg_bit[3]">UB1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#UB1L12">UB1L12</A> );
<P><A NAME="UB1_counter_comb_bita3">UB1_counter_comb_bita3</A> = SUM(<A HREF="#UB1_counter_comb_bita3_adder_eqn">UB1_counter_comb_bita3_adder_eqn</A>);

<P> --UB1L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X15_Y11_N39
<P><A NAME="UB1L16_adder_eqn">UB1L16_adder_eqn</A> = ( <A HREF="#UB1_counter_reg_bit[3]">UB1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#UB1L12">UB1L12</A> );
<P><A NAME="UB1L16">UB1L16</A> = CARRY(<A HREF="#UB1L16_adder_eqn">UB1L16_adder_eqn</A>);


<P> --UB1_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4 at MLABCELL_X15_Y11_N42
<P><A NAME="UB1_counter_comb_bita4_adder_eqn">UB1_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#UB1_counter_reg_bit[4]">UB1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#UB1L16">UB1L16</A> );
<P><A NAME="UB1_counter_comb_bita4">UB1_counter_comb_bita4</A> = SUM(<A HREF="#UB1_counter_comb_bita4_adder_eqn">UB1_counter_comb_bita4_adder_eqn</A>);

<P> --UB1L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X15_Y11_N42
<P><A NAME="UB1L20_adder_eqn">UB1L20_adder_eqn</A> = ( <A HREF="#UB1_counter_reg_bit[4]">UB1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#UB1L16">UB1L16</A> );
<P><A NAME="UB1L20">UB1L20</A> = CARRY(<A HREF="#UB1L20_adder_eqn">UB1L20_adder_eqn</A>);


<P> --UB1_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5 at MLABCELL_X15_Y11_N45
<P><A NAME="UB1_counter_comb_bita5_adder_eqn">UB1_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#UB1_counter_reg_bit[5]">UB1_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#UB1L20">UB1L20</A> );
<P><A NAME="UB1_counter_comb_bita5">UB1_counter_comb_bita5</A> = SUM(<A HREF="#UB1_counter_comb_bita5_adder_eqn">UB1_counter_comb_bita5_adder_eqn</A>);

<P> --UB1L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT at MLABCELL_X15_Y11_N45
<P><A NAME="UB1L24_adder_eqn">UB1L24_adder_eqn</A> = ( <A HREF="#UB1_counter_reg_bit[5]">UB1_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#UB1L20">UB1L20</A> );
<P><A NAME="UB1L24">UB1L24</A> = CARRY(<A HREF="#UB1L24_adder_eqn">UB1L24_adder_eqn</A>);


<P> --UB1_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6 at MLABCELL_X15_Y11_N48
<P><A NAME="UB1_counter_comb_bita6_adder_eqn">UB1_counter_comb_bita6_adder_eqn</A> = ( <A HREF="#UB1_counter_reg_bit[6]">UB1_counter_reg_bit[6]</A> ) + ( GND ) + ( <A HREF="#UB1L24">UB1L24</A> );
<P><A NAME="UB1_counter_comb_bita6">UB1_counter_comb_bita6</A> = SUM(<A HREF="#UB1_counter_comb_bita6_adder_eqn">UB1_counter_comb_bita6_adder_eqn</A>);


<P> --PB1_usedw_is_2_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff at FF_X21_Y11_N56
<P> --register power-up is low

<P><A NAME="PB1_usedw_is_2_dff">PB1_usedw_is_2_dff</A> = DFFEAS(<A HREF="#PB1L45">PB1L45</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --SB1_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0 at LABCELL_X19_Y13_N30
<P><A NAME="SB1_counter_comb_bita0_adder_eqn">SB1_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#SB1_counter_reg_bit[0]">SB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="SB1_counter_comb_bita0">SB1_counter_comb_bita0</A> = SUM(<A HREF="#SB1_counter_comb_bita0_adder_eqn">SB1_counter_comb_bita0_adder_eqn</A>);

<P> --SB1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT at LABCELL_X19_Y13_N30
<P><A NAME="SB1L4_adder_eqn">SB1L4_adder_eqn</A> = ( <A HREF="#SB1_counter_reg_bit[0]">SB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="SB1L4">SB1L4</A> = CARRY(<A HREF="#SB1L4_adder_eqn">SB1L4_adder_eqn</A>);


<P> --SB1_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1 at LABCELL_X19_Y13_N33
<P><A NAME="SB1_counter_comb_bita1_adder_eqn">SB1_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#SB1_counter_reg_bit[1]">SB1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#SB1L4">SB1L4</A> );
<P><A NAME="SB1_counter_comb_bita1">SB1_counter_comb_bita1</A> = SUM(<A HREF="#SB1_counter_comb_bita1_adder_eqn">SB1_counter_comb_bita1_adder_eqn</A>);

<P> --SB1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT at LABCELL_X19_Y13_N33
<P><A NAME="SB1L8_adder_eqn">SB1L8_adder_eqn</A> = ( <A HREF="#SB1_counter_reg_bit[1]">SB1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#SB1L4">SB1L4</A> );
<P><A NAME="SB1L8">SB1L8</A> = CARRY(<A HREF="#SB1L8_adder_eqn">SB1L8_adder_eqn</A>);


<P> --SB1_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2 at LABCELL_X19_Y13_N36
<P><A NAME="SB1_counter_comb_bita2_adder_eqn">SB1_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#SB1_counter_reg_bit[2]">SB1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#SB1L8">SB1L8</A> );
<P><A NAME="SB1_counter_comb_bita2">SB1_counter_comb_bita2</A> = SUM(<A HREF="#SB1_counter_comb_bita2_adder_eqn">SB1_counter_comb_bita2_adder_eqn</A>);

<P> --SB1L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT at LABCELL_X19_Y13_N36
<P><A NAME="SB1L12_adder_eqn">SB1L12_adder_eqn</A> = ( <A HREF="#SB1_counter_reg_bit[2]">SB1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#SB1L8">SB1L8</A> );
<P><A NAME="SB1L12">SB1L12</A> = CARRY(<A HREF="#SB1L12_adder_eqn">SB1L12_adder_eqn</A>);


<P> --SB1_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3 at LABCELL_X19_Y13_N39
<P><A NAME="SB1_counter_comb_bita3_adder_eqn">SB1_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#SB1_counter_reg_bit[3]">SB1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#SB1L12">SB1L12</A> );
<P><A NAME="SB1_counter_comb_bita3">SB1_counter_comb_bita3</A> = SUM(<A HREF="#SB1_counter_comb_bita3_adder_eqn">SB1_counter_comb_bita3_adder_eqn</A>);

<P> --SB1L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT at LABCELL_X19_Y13_N39
<P><A NAME="SB1L16_adder_eqn">SB1L16_adder_eqn</A> = ( <A HREF="#SB1_counter_reg_bit[3]">SB1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#SB1L12">SB1L12</A> );
<P><A NAME="SB1L16">SB1L16</A> = CARRY(<A HREF="#SB1L16_adder_eqn">SB1L16_adder_eqn</A>);


<P> --SB1_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4 at LABCELL_X19_Y13_N42
<P><A NAME="SB1_counter_comb_bita4_adder_eqn">SB1_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#SB1_counter_reg_bit[4]">SB1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#SB1L16">SB1L16</A> );
<P><A NAME="SB1_counter_comb_bita4">SB1_counter_comb_bita4</A> = SUM(<A HREF="#SB1_counter_comb_bita4_adder_eqn">SB1_counter_comb_bita4_adder_eqn</A>);

<P> --SB1L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT at LABCELL_X19_Y13_N42
<P><A NAME="SB1L20_adder_eqn">SB1L20_adder_eqn</A> = ( <A HREF="#SB1_counter_reg_bit[4]">SB1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#SB1L16">SB1L16</A> );
<P><A NAME="SB1L20">SB1L20</A> = CARRY(<A HREF="#SB1L20_adder_eqn">SB1L20_adder_eqn</A>);


<P> --SB1_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5 at LABCELL_X19_Y13_N45
<P><A NAME="SB1_counter_comb_bita5_adder_eqn">SB1_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#SB1_counter_reg_bit[5]">SB1_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#SB1L20">SB1L20</A> );
<P><A NAME="SB1_counter_comb_bita5">SB1_counter_comb_bita5</A> = SUM(<A HREF="#SB1_counter_comb_bita5_adder_eqn">SB1_counter_comb_bita5_adder_eqn</A>);


<P> --TB2_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0 at LABCELL_X18_Y11_N30
<P><A NAME="TB2_counter_comb_bita0_adder_eqn">TB2_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#TB2_counter_reg_bit[0]">TB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="TB2_counter_comb_bita0">TB2_counter_comb_bita0</A> = SUM(<A HREF="#TB2_counter_comb_bita0_adder_eqn">TB2_counter_comb_bita0_adder_eqn</A>);

<P> --TB2L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT at LABCELL_X18_Y11_N30
<P><A NAME="TB2L4_adder_eqn">TB2L4_adder_eqn</A> = ( <A HREF="#TB2_counter_reg_bit[0]">TB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="TB2L4">TB2L4</A> = CARRY(<A HREF="#TB2L4_adder_eqn">TB2L4_adder_eqn</A>);


<P> --XB1_shiftreg_data[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[16] at FF_X18_Y6_N26
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_data[16]">XB1_shiftreg_data[16]</A> = DFFEAS(<A HREF="#XB1L89">XB1L89</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#XB1L57">XB1L57</A>,  );


<P> --VB1_data_out[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[17] at FF_X19_Y6_N14
<P> --register power-up is low

<P><A NAME="VB1_data_out[17]">VB1_data_out[17]</A> = DFFEAS(<A HREF="#ZB1L2">ZB1L2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --T1_address_for_transfer[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[7] at FF_X17_Y6_N10
<P> --register power-up is low

<P><A NAME="T1_address_for_transfer[7]">T1_address_for_transfer[7]</A> = DFFEAS(<A HREF="#T1L26">T1L26</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L133">T1L133</A>,  ,  , <A HREF="#T1L130">T1L130</A>,  );


<P> --T1_address_for_transfer[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[6] at FF_X17_Y6_N49
<P> --register power-up is low

<P><A NAME="T1_address_for_transfer[6]">T1_address_for_transfer[6]</A> = DFFEAS(<A HREF="#T1L24">T1L24</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L133">T1L133</A>,  ,  , <A HREF="#T1L130">T1L130</A>,  );


<P> --VE1_sr[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23] at FF_X1_Y5_N20
<P> --register power-up is low

<P><A NAME="VE1_sr[23]">VE1_sr[23]</A> = DFFEAS(<A HREF="#VE1L87">VE1L87</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L30">VE1L30</A>,  ,  , <A HREF="#VE1L31">VE1L31</A>,  );


<P> --HE1_break_readreg[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] at FF_X4_Y6_N31
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[21]">HE1_break_readreg[21]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>, <A HREF="#UE1_jdo[21]">UE1_jdo[21]</A>,  , <A HREF="#HE1L25">HE1L25</A>, VCC);


<P> --HE1_break_readreg[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] at FF_X4_Y6_N35
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[18]">HE1_break_readreg[18]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>, <A HREF="#UE1_jdo[18]">UE1_jdo[18]</A>,  , <A HREF="#HE1L25">HE1L25</A>, VCC);


<P> --HB1_right_audio_fifo_read_space[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[1] at FF_X18_Y11_N5
<P> --register power-up is low

<P><A NAME="HB1_right_audio_fifo_read_space[1]">HB1_right_audio_fifo_read_space[1]</A> = DFFEAS(<A HREF="#HB1L55">HB1L55</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --T1_address_reg[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[1] at FF_X19_Y7_N32
<P> --register power-up is low

<P><A NAME="T1_address_reg[1]">T1_address_reg[1]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L32">T1L32</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>, VCC);


<P> --XB1_shiftreg_data[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[2] at FF_X17_Y7_N25
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_data[2]">XB1_shiftreg_data[2]</A> = DFFEAS(<A HREF="#XB1L90">XB1L90</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --HB1_data_in_shift_reg[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[2] at FF_X13_Y13_N23
<P> --register power-up is low

<P><A NAME="HB1_data_in_shift_reg[2]">HB1_data_in_shift_reg[2]</A> = DFFEAS(<A HREF="#HB1L17">HB1L17</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HB1L30">HB1L30</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --T1_data_reg[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[2] at FF_X17_Y7_N34
<P> --register power-up is low

<P><A NAME="T1_data_reg[2]">T1_data_reg[2]</A> = DFFEAS(<A HREF="#T1L60">T1L60</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L55">T1L55</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --VB1_data_out[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[3] at FF_X18_Y7_N13
<P> --register power-up is low

<P><A NAME="VB1_data_out[3]">VB1_data_out[3]</A> = DFFEAS(<A HREF="#WB1L5">WB1L5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --BC1_count[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4] at FF_X3_Y4_N31
<P> --register power-up is low

<P><A NAME="BC1_count[4]">BC1_count[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1_count[3]">BC1_count[3]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, GND, <A HREF="#BC1L65">BC1L65</A>);


<P> --HE1_break_readreg[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] at FF_X4_Y6_N13
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[5]">HE1_break_readreg[5]</A> = DFFEAS(<A HREF="#HE1L9">HE1L9</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>,  ,  , <A HREF="#HE1L25">HE1L25</A>,  );


<P> --HE1_break_readreg[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] at FF_X4_Y6_N17
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[28]">HE1_break_readreg[28]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>, <A HREF="#UE1_jdo[28]">UE1_jdo[28]</A>,  , <A HREF="#HE1L25">HE1L25</A>, VCC);


<P> --HE1_break_readreg[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] at FF_X4_Y6_N19
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[29]">HE1_break_readreg[29]</A> = DFFEAS(<A HREF="#HE1L47">HE1L47</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>,  ,  , <A HREF="#HE1L25">HE1L25</A>,  );


<P> --HE1_break_readreg[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] at FF_X6_Y6_N25
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[30]">HE1_break_readreg[30]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>, <A HREF="#UE1_jdo[30]">UE1_jdo[30]</A>,  , <A HREF="#HE1L25">HE1L25</A>, VCC);


<P> --HE1_break_readreg[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] at FF_X6_Y6_N46
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[31]">HE1_break_readreg[31]</A> = DFFEAS(<A HREF="#HE1L50">HE1L50</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>,  ,  , <A HREF="#HE1L25">HE1L25</A>,  );


<P> --SE1_MonDReg[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] at FF_X7_Y8_N53
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[31]">SE1_MonDReg[31]</A> = DFFEAS(<A HREF="#SE1L104">SE1L104</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>, <A HREF="#DF1_q_a[31]">DF1_q_a[31]</A>,  , <A HREF="#SE1L96">SE1L96</A>, !<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>);


<P> --XB1_shiftreg_data[21] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[21] at FF_X15_Y7_N56
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_data[21]">XB1_shiftreg_data[21]</A> = DFFEAS(<A HREF="#XB1L91">XB1L91</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_shiftreg_mask[21] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[21] at FF_X15_Y7_N34
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_mask[21]">XB1_shiftreg_mask[21]</A> = DFFEAS(<A HREF="#XB1L135">XB1L135</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --JB1_data_out_shift_reg[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[8] at FF_X13_Y9_N14
<P> --register power-up is low

<P><A NAME="JB1_data_out_shift_reg[8]">JB1_data_out_shift_reg[8]</A> = DFFEAS(<A HREF="#JB1L100">JB1L100</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#JB1L85">JB1L85</A>,  ,  , <A HREF="#JB1L83">JB1L83</A>,  );


<P> --TB2_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3 at LABCELL_X18_Y11_N39
<P><A NAME="TB2_counter_comb_bita3_adder_eqn">TB2_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#TB2_counter_reg_bit[3]">TB2_counter_reg_bit[3]</A> ) + ( !<A HREF="#HB1L4">HB1L4</A> ) + ( <A HREF="#TB2L12">TB2L12</A> );
<P><A NAME="TB2_counter_comb_bita3">TB2_counter_comb_bita3</A> = SUM(<A HREF="#TB2_counter_comb_bita3_adder_eqn">TB2_counter_comb_bita3_adder_eqn</A>);

<P> --TB2L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT at LABCELL_X18_Y11_N39
<P><A NAME="TB2L16_adder_eqn">TB2L16_adder_eqn</A> = ( <A HREF="#TB2_counter_reg_bit[3]">TB2_counter_reg_bit[3]</A> ) + ( !<A HREF="#HB1L4">HB1L4</A> ) + ( <A HREF="#TB2L12">TB2L12</A> );
<P><A NAME="TB2L16">TB2L16</A> = CARRY(<A HREF="#TB2L16_adder_eqn">TB2L16_adder_eqn</A>);


<P> --BC1_td_shift[8] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8] at FF_X3_Y4_N38
<P> --register power-up is low

<P><A NAME="BC1_td_shift[8]">BC1_td_shift[8]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L87">BC1L87</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, GND, <A HREF="#BC1L65">BC1L65</A>);


<P> --TB2_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4 at LABCELL_X18_Y11_N42
<P><A NAME="TB2_counter_comb_bita4_adder_eqn">TB2_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#TB2_counter_reg_bit[4]">TB2_counter_reg_bit[4]</A> ) + ( !<A HREF="#HB1L4">HB1L4</A> ) + ( <A HREF="#TB2L16">TB2L16</A> );
<P><A NAME="TB2_counter_comb_bita4">TB2_counter_comb_bita4</A> = SUM(<A HREF="#TB2_counter_comb_bita4_adder_eqn">TB2_counter_comb_bita4_adder_eqn</A>);

<P> --TB2L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT at LABCELL_X18_Y11_N42
<P><A NAME="TB2L20_adder_eqn">TB2L20_adder_eqn</A> = ( <A HREF="#TB2_counter_reg_bit[4]">TB2_counter_reg_bit[4]</A> ) + ( !<A HREF="#HB1L4">HB1L4</A> ) + ( <A HREF="#TB2L16">TB2L16</A> );
<P><A NAME="TB2L20">TB2L20</A> = CARRY(<A HREF="#TB2L20_adder_eqn">TB2L20_adder_eqn</A>);


<P> --TB2_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6 at LABCELL_X18_Y11_N48
<P><A NAME="TB2_counter_comb_bita6_adder_eqn">TB2_counter_comb_bita6_adder_eqn</A> = ( <A HREF="#TB2_counter_reg_bit[6]">TB2_counter_reg_bit[6]</A> ) + ( !<A HREF="#HB1L4">HB1L4</A> ) + ( <A HREF="#TB2L24">TB2L24</A> );
<P><A NAME="TB2_counter_comb_bita6">TB2_counter_comb_bita6</A> = SUM(<A HREF="#TB2_counter_comb_bita6_adder_eqn">TB2_counter_comb_bita6_adder_eqn</A>);


<P> --TB2_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5 at LABCELL_X18_Y11_N45
<P><A NAME="TB2_counter_comb_bita5_adder_eqn">TB2_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#TB2_counter_reg_bit[5]">TB2_counter_reg_bit[5]</A> ) + ( !<A HREF="#HB1L4">HB1L4</A> ) + ( <A HREF="#TB2L20">TB2L20</A> );
<P><A NAME="TB2_counter_comb_bita5">TB2_counter_comb_bita5</A> = SUM(<A HREF="#TB2_counter_comb_bita5_adder_eqn">TB2_counter_comb_bita5_adder_eqn</A>);

<P> --TB2L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT at LABCELL_X18_Y11_N45
<P><A NAME="TB2L24_adder_eqn">TB2L24_adder_eqn</A> = ( <A HREF="#TB2_counter_reg_bit[5]">TB2_counter_reg_bit[5]</A> ) + ( !<A HREF="#HB1L4">HB1L4</A> ) + ( <A HREF="#TB2L20">TB2L20</A> );
<P><A NAME="TB2L24">TB2L24</A> = CARRY(<A HREF="#TB2L24_adder_eqn">TB2L24_adder_eqn</A>);


<P> --JB1L14 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~13 at LABCELL_X19_Y10_N12
<P><A NAME="JB1L14_adder_eqn">JB1L14_adder_eqn</A> = ( !<A HREF="#TB3_counter_reg_bit[4]">TB3_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#JB1L23">JB1L23</A> );
<P><A NAME="JB1L14">JB1L14</A> = SUM(<A HREF="#JB1L14_adder_eqn">JB1L14_adder_eqn</A>);

<P> --JB1L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~14 at LABCELL_X19_Y10_N12
<P><A NAME="JB1L15_adder_eqn">JB1L15_adder_eqn</A> = ( !<A HREF="#TB3_counter_reg_bit[4]">TB3_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#JB1L23">JB1L23</A> );
<P><A NAME="JB1L15">JB1L15</A> = CARRY(<A HREF="#JB1L15_adder_eqn">JB1L15_adder_eqn</A>);


<P> --JB1L18 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~17 at LABCELL_X19_Y10_N15
<P><A NAME="JB1L18_adder_eqn">JB1L18_adder_eqn</A> = ( !<A HREF="#TB3_counter_reg_bit[5]">TB3_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#JB1L15">JB1L15</A> );
<P><A NAME="JB1L18">JB1L18</A> = SUM(<A HREF="#JB1L18_adder_eqn">JB1L18_adder_eqn</A>);

<P> --JB1L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~18 at LABCELL_X19_Y10_N15
<P><A NAME="JB1L19_adder_eqn">JB1L19_adder_eqn</A> = ( !<A HREF="#TB3_counter_reg_bit[5]">TB3_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#JB1L15">JB1L15</A> );
<P><A NAME="JB1L19">JB1L19</A> = CARRY(<A HREF="#JB1L19_adder_eqn">JB1L19_adder_eqn</A>);


<P> --JB1L22 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~21 at LABCELL_X19_Y10_N9
<P><A NAME="JB1L22_adder_eqn">JB1L22_adder_eqn</A> = ( !<A HREF="#TB3_counter_reg_bit[3]">TB3_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#JB1L7">JB1L7</A> );
<P><A NAME="JB1L22">JB1L22</A> = SUM(<A HREF="#JB1L22_adder_eqn">JB1L22_adder_eqn</A>);

<P> --JB1L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~22 at LABCELL_X19_Y10_N9
<P><A NAME="JB1L23_adder_eqn">JB1L23_adder_eqn</A> = ( !<A HREF="#TB3_counter_reg_bit[3]">TB3_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#JB1L7">JB1L7</A> );
<P><A NAME="JB1L23">JB1L23</A> = CARRY(<A HREF="#JB1L23_adder_eqn">JB1L23_adder_eqn</A>);


<P> --JB1L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~25 at LABCELL_X19_Y10_N18
<P><A NAME="JB1L26_adder_eqn">JB1L26_adder_eqn</A> = ( !<A HREF="#TB3_counter_reg_bit[6]">TB3_counter_reg_bit[6]</A> ) + ( GND ) + ( <A HREF="#JB1L19">JB1L19</A> );
<P><A NAME="JB1L26">JB1L26</A> = SUM(<A HREF="#JB1L26_adder_eqn">JB1L26_adder_eqn</A>);

<P> --JB1L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~26 at LABCELL_X19_Y10_N18
<P><A NAME="JB1L27_adder_eqn">JB1L27_adder_eqn</A> = ( !<A HREF="#TB3_counter_reg_bit[6]">TB3_counter_reg_bit[6]</A> ) + ( GND ) + ( <A HREF="#JB1L19">JB1L19</A> );
<P><A NAME="JB1L27">JB1L27</A> = CARRY(<A HREF="#JB1L27_adder_eqn">JB1L27_adder_eqn</A>);


<P> --JB1L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~29 at LABCELL_X19_Y10_N21
<P><A NAME="JB1L30_adder_eqn">JB1L30_adder_eqn</A> = ( !<A HREF="#PB3_full_dff">PB3_full_dff</A> ) + ( VCC ) + ( <A HREF="#JB1L27">JB1L27</A> );
<P><A NAME="JB1L30">JB1L30</A> = SUM(<A HREF="#JB1L30_adder_eqn">JB1L30_adder_eqn</A>);


<P> --TB1_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5 at MLABCELL_X15_Y11_N15
<P><A NAME="TB1_counter_comb_bita5_adder_eqn">TB1_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#TB1_counter_reg_bit[5]">TB1_counter_reg_bit[5]</A> ) + ( !<A HREF="#HB1L7">HB1L7</A> ) + ( <A HREF="#TB1L20">TB1L20</A> );
<P><A NAME="TB1_counter_comb_bita5">TB1_counter_comb_bita5</A> = SUM(<A HREF="#TB1_counter_comb_bita5_adder_eqn">TB1_counter_comb_bita5_adder_eqn</A>);

<P> --TB1L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT at MLABCELL_X15_Y11_N15
<P><A NAME="TB1L24_adder_eqn">TB1L24_adder_eqn</A> = ( <A HREF="#TB1_counter_reg_bit[5]">TB1_counter_reg_bit[5]</A> ) + ( !<A HREF="#HB1L7">HB1L7</A> ) + ( <A HREF="#TB1L20">TB1L20</A> );
<P><A NAME="TB1L24">TB1L24</A> = CARRY(<A HREF="#TB1L24_adder_eqn">TB1L24_adder_eqn</A>);


<P> --TB1_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6 at MLABCELL_X15_Y11_N18
<P><A NAME="TB1_counter_comb_bita6_adder_eqn">TB1_counter_comb_bita6_adder_eqn</A> = ( <A HREF="#TB1_counter_reg_bit[6]">TB1_counter_reg_bit[6]</A> ) + ( !<A HREF="#HB1L7">HB1L7</A> ) + ( <A HREF="#TB1L24">TB1L24</A> );
<P><A NAME="TB1_counter_comb_bita6">TB1_counter_comb_bita6</A> = SUM(<A HREF="#TB1_counter_comb_bita6_adder_eqn">TB1_counter_comb_bita6_adder_eqn</A>);


<P> --TB1_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0 at MLABCELL_X15_Y11_N0
<P><A NAME="TB1_counter_comb_bita0_adder_eqn">TB1_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#TB1_counter_reg_bit[0]">TB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="TB1_counter_comb_bita0">TB1_counter_comb_bita0</A> = SUM(<A HREF="#TB1_counter_comb_bita0_adder_eqn">TB1_counter_comb_bita0_adder_eqn</A>);

<P> --TB1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT at MLABCELL_X15_Y11_N0
<P><A NAME="TB1L4_adder_eqn">TB1L4_adder_eqn</A> = ( <A HREF="#TB1_counter_reg_bit[0]">TB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="TB1L4">TB1L4</A> = CARRY(<A HREF="#TB1L4_adder_eqn">TB1L4_adder_eqn</A>);


<P> --TB1_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1 at MLABCELL_X15_Y11_N3
<P><A NAME="TB1_counter_comb_bita1_adder_eqn">TB1_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#TB1_counter_reg_bit[1]">TB1_counter_reg_bit[1]</A> ) + ( !<A HREF="#HB1L7">HB1L7</A> ) + ( <A HREF="#TB1L4">TB1L4</A> );
<P><A NAME="TB1_counter_comb_bita1">TB1_counter_comb_bita1</A> = SUM(<A HREF="#TB1_counter_comb_bita1_adder_eqn">TB1_counter_comb_bita1_adder_eqn</A>);

<P> --TB1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT at MLABCELL_X15_Y11_N3
<P><A NAME="TB1L8_adder_eqn">TB1L8_adder_eqn</A> = ( <A HREF="#TB1_counter_reg_bit[1]">TB1_counter_reg_bit[1]</A> ) + ( !<A HREF="#HB1L7">HB1L7</A> ) + ( <A HREF="#TB1L4">TB1L4</A> );
<P><A NAME="TB1L8">TB1L8</A> = CARRY(<A HREF="#TB1L8_adder_eqn">TB1L8_adder_eqn</A>);


<P> --TB1_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2 at MLABCELL_X15_Y11_N6
<P><A NAME="TB1_counter_comb_bita2_adder_eqn">TB1_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#TB1_counter_reg_bit[2]">TB1_counter_reg_bit[2]</A> ) + ( !<A HREF="#HB1L7">HB1L7</A> ) + ( <A HREF="#TB1L8">TB1L8</A> );
<P><A NAME="TB1_counter_comb_bita2">TB1_counter_comb_bita2</A> = SUM(<A HREF="#TB1_counter_comb_bita2_adder_eqn">TB1_counter_comb_bita2_adder_eqn</A>);

<P> --TB1L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT at MLABCELL_X15_Y11_N6
<P><A NAME="TB1L12_adder_eqn">TB1L12_adder_eqn</A> = ( <A HREF="#TB1_counter_reg_bit[2]">TB1_counter_reg_bit[2]</A> ) + ( !<A HREF="#HB1L7">HB1L7</A> ) + ( <A HREF="#TB1L8">TB1L8</A> );
<P><A NAME="TB1L12">TB1L12</A> = CARRY(<A HREF="#TB1L12_adder_eqn">TB1L12_adder_eqn</A>);


<P> --TB1_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3 at MLABCELL_X15_Y11_N9
<P><A NAME="TB1_counter_comb_bita3_adder_eqn">TB1_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#TB1_counter_reg_bit[3]">TB1_counter_reg_bit[3]</A> ) + ( !<A HREF="#HB1L7">HB1L7</A> ) + ( <A HREF="#TB1L12">TB1L12</A> );
<P><A NAME="TB1_counter_comb_bita3">TB1_counter_comb_bita3</A> = SUM(<A HREF="#TB1_counter_comb_bita3_adder_eqn">TB1_counter_comb_bita3_adder_eqn</A>);

<P> --TB1L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT at MLABCELL_X15_Y11_N9
<P><A NAME="TB1L16_adder_eqn">TB1L16_adder_eqn</A> = ( <A HREF="#TB1_counter_reg_bit[3]">TB1_counter_reg_bit[3]</A> ) + ( !<A HREF="#HB1L7">HB1L7</A> ) + ( <A HREF="#TB1L12">TB1L12</A> );
<P><A NAME="TB1L16">TB1L16</A> = CARRY(<A HREF="#TB1L16_adder_eqn">TB1L16_adder_eqn</A>);


<P> --TB1_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4 at MLABCELL_X15_Y11_N12
<P><A NAME="TB1_counter_comb_bita4_adder_eqn">TB1_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#TB1_counter_reg_bit[4]">TB1_counter_reg_bit[4]</A> ) + ( !<A HREF="#HB1L7">HB1L7</A> ) + ( <A HREF="#TB1L16">TB1L16</A> );
<P><A NAME="TB1_counter_comb_bita4">TB1_counter_comb_bita4</A> = SUM(<A HREF="#TB1_counter_comb_bita4_adder_eqn">TB1_counter_comb_bita4_adder_eqn</A>);

<P> --TB1L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT at MLABCELL_X15_Y11_N12
<P><A NAME="TB1L20_adder_eqn">TB1L20_adder_eqn</A> = ( <A HREF="#TB1_counter_reg_bit[4]">TB1_counter_reg_bit[4]</A> ) + ( !<A HREF="#HB1L7">HB1L7</A> ) + ( <A HREF="#TB1L16">TB1L16</A> );
<P><A NAME="TB1L20">TB1L20</A> = CARRY(<A HREF="#TB1L20_adder_eqn">TB1L20_adder_eqn</A>);


<P> --VE1_sr[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16] at FF_X1_Y5_N53
<P> --register power-up is low

<P><A NAME="VE1_sr[16]">VE1_sr[16]</A> = DFFEAS(<A HREF="#VE1L90">VE1L90</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L30">VE1L30</A>,  ,  , <A HREF="#VE1L31">VE1L31</A>,  );


<P> --TB2_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1 at LABCELL_X18_Y11_N33
<P><A NAME="TB2_counter_comb_bita1_adder_eqn">TB2_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#TB2_counter_reg_bit[1]">TB2_counter_reg_bit[1]</A> ) + ( !<A HREF="#HB1L4">HB1L4</A> ) + ( <A HREF="#TB2L4">TB2L4</A> );
<P><A NAME="TB2_counter_comb_bita1">TB2_counter_comb_bita1</A> = SUM(<A HREF="#TB2_counter_comb_bita1_adder_eqn">TB2_counter_comb_bita1_adder_eqn</A>);

<P> --TB2L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT at LABCELL_X18_Y11_N33
<P><A NAME="TB2L8_adder_eqn">TB2L8_adder_eqn</A> = ( <A HREF="#TB2_counter_reg_bit[1]">TB2_counter_reg_bit[1]</A> ) + ( !<A HREF="#HB1L4">HB1L4</A> ) + ( <A HREF="#TB2L4">TB2L4</A> );
<P><A NAME="TB2L8">TB2L8</A> = CARRY(<A HREF="#TB2L8_adder_eqn">TB2L8_adder_eqn</A>);


<P> --TB2_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2 at LABCELL_X18_Y11_N36
<P><A NAME="TB2_counter_comb_bita2_adder_eqn">TB2_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#TB2_counter_reg_bit[2]">TB2_counter_reg_bit[2]</A> ) + ( !<A HREF="#HB1L4">HB1L4</A> ) + ( <A HREF="#TB2L8">TB2L8</A> );
<P><A NAME="TB2_counter_comb_bita2">TB2_counter_comb_bita2</A> = SUM(<A HREF="#TB2_counter_comb_bita2_adder_eqn">TB2_counter_comb_bita2_adder_eqn</A>);

<P> --TB2L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT at LABCELL_X18_Y11_N36
<P><A NAME="TB2L12_adder_eqn">TB2L12_adder_eqn</A> = ( <A HREF="#TB2_counter_reg_bit[2]">TB2_counter_reg_bit[2]</A> ) + ( !<A HREF="#HB1L4">HB1L4</A> ) + ( <A HREF="#TB2L8">TB2L8</A> );
<P><A NAME="TB2L12">TB2L12</A> = CARRY(<A HREF="#TB2L12_adder_eqn">TB2L12_adder_eqn</A>);


<P> --XB1_shiftreg_data[15] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15] at FF_X18_Y6_N8
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_data[15]">XB1_shiftreg_data[15]</A> = DFFEAS(<A HREF="#XB1L92">XB1L92</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#XB1L57">XB1L57</A>,  );


<P> --VB1_data_out[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[16] at FF_X19_Y6_N43
<P> --register power-up is low

<P><A NAME="VB1_data_out[16]">VB1_data_out[16]</A> = DFFEAS(<A HREF="#ZB1L3">ZB1L3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --T1_address_for_transfer[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[5] at FF_X17_Y6_N58
<P> --register power-up is low

<P><A NAME="T1_address_for_transfer[5]">T1_address_for_transfer[5]</A> = DFFEAS(<A HREF="#T1L22">T1L22</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L133">T1L133</A>,  ,  , <A HREF="#T1L130">T1L130</A>,  );


<P> --VE1_sr[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24] at FF_X1_Y5_N23
<P> --register power-up is low

<P><A NAME="VE1_sr[24]">VE1_sr[24]</A> = DFFEAS(<A HREF="#VE1L91">VE1L91</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L30">VE1L30</A>,  ,  , <A HREF="#VE1L31">VE1L31</A>,  );


<P> --HE1_break_readreg[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] at FF_X4_Y6_N40
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[22]">HE1_break_readreg[22]</A> = DFFEAS(<A HREF="#HE1L36">HE1L36</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>,  ,  , <A HREF="#HE1L25">HE1L25</A>,  );


<P> --HB1_data_in_shift_reg[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[1] at FF_X13_Y13_N19
<P> --register power-up is low

<P><A NAME="HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A> = DFFEAS(<A HREF="#HB1L15">HB1L15</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HB1L30">HB1L30</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --T1_data_reg[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[1] at FF_X17_Y7_N55
<P> --register power-up is low

<P><A NAME="T1_data_reg[1]">T1_data_reg[1]</A> = DFFEAS(<A HREF="#T1L58">T1L58</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L55">T1L55</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --VB1_data_out[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[2] at FF_X18_Y7_N55
<P> --register power-up is low

<P><A NAME="VB1_data_out[2]">VB1_data_out[2]</A> = DFFEAS(<A HREF="#WB1L4">WB1L4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --BC1_count[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3] at FF_X2_Y4_N22
<P> --register power-up is low

<P><A NAME="BC1_count[3]">BC1_count[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1_count[2]">BC1_count[2]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, GND, <A HREF="#BC1L65">BC1L65</A>);


<P> --VE1_sr[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8] at FF_X2_Y6_N44
<P> --register power-up is low

<P><A NAME="VE1_sr[8]">VE1_sr[8]</A> = DFFEAS(<A HREF="#VE1L92">VE1L92</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L27">VE1L27</A>,  ,  , <A HREF="#VE1L26">VE1L26</A>,  );


<P> --HE1_break_readreg[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] at FF_X6_Y6_N1
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[6]">HE1_break_readreg[6]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>, <A HREF="#UE1_jdo[6]">UE1_jdo[6]</A>,  , <A HREF="#HE1L25">HE1L25</A>, VCC);


<P> --XB1_shiftreg_data[20] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[20] at FF_X15_Y7_N38
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_data[20]">XB1_shiftreg_data[20]</A> = DFFEAS(<A HREF="#XB1L93">XB1L93</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_shiftreg_mask[20] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[20] at FF_X15_Y7_N32
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_mask[20]">XB1_shiftreg_mask[20]</A> = DFFEAS(<A HREF="#XB1L136">XB1L136</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --JB1_data_out_shift_reg[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[7] at FF_X13_Y9_N2
<P> --register power-up is low

<P><A NAME="JB1_data_out_shift_reg[7]">JB1_data_out_shift_reg[7]</A> = DFFEAS(<A HREF="#JB1L101">JB1L101</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#JB1L85">JB1L85</A>,  ,  , <A HREF="#JB1L83">JB1L83</A>,  );


<P> --VE1_sr[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] at FF_X2_Y6_N14
<P> --register power-up is low

<P><A NAME="VE1_sr[14]">VE1_sr[14]</A> = DFFEAS(<A HREF="#VE1L93">VE1L93</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L27">VE1L27</A>,  ,  , <A HREF="#VE1L26">VE1L26</A>,  );


<P> --VE1_sr[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11] at FF_X2_Y6_N11
<P> --register power-up is low

<P><A NAME="VE1_sr[11]">VE1_sr[11]</A> = DFFEAS(<A HREF="#VE1L96">VE1L96</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L27">VE1L27</A>,  ,  , <A HREF="#VE1L26">VE1L26</A>,  );


<P> --VE1_sr[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13] at FF_X2_Y6_N53
<P> --register power-up is low

<P><A NAME="VE1_sr[13]">VE1_sr[13]</A> = DFFEAS(<A HREF="#VE1L97">VE1L97</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L27">VE1L27</A>,  ,  , <A HREF="#VE1L26">VE1L26</A>,  );


<P> --VE1_sr[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12] at FF_X2_Y6_N50
<P> --register power-up is low

<P><A NAME="VE1_sr[12]">VE1_sr[12]</A> = DFFEAS(<A HREF="#VE1L98">VE1L98</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L27">VE1L27</A>,  ,  , <A HREF="#VE1L26">VE1L26</A>,  );


<P> --VE1_sr[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10] at FF_X2_Y6_N8
<P> --register power-up is low

<P><A NAME="VE1_sr[10]">VE1_sr[10]</A> = DFFEAS(<A HREF="#VE1L99">VE1L99</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L27">VE1L27</A>,  ,  , <A HREF="#VE1L26">VE1L26</A>,  );


<P> --VE1_sr[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9] at FF_X2_Y6_N47
<P> --register power-up is low

<P><A NAME="VE1_sr[9]">VE1_sr[9]</A> = DFFEAS(<A HREF="#VE1L100">VE1L100</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L27">VE1L27</A>,  ,  , <A HREF="#VE1L26">VE1L26</A>,  );


<P> --HE1_break_readreg[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] at FF_X6_Y6_N43
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[15]">HE1_break_readreg[15]</A> = DFFEAS(<A HREF="#HE1L26">HE1L26</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>,  ,  , <A HREF="#HE1L25">HE1L25</A>,  );


<P> --XB1_shiftreg_data[14] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[14] at FF_X18_Y6_N50
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_data[14]">XB1_shiftreg_data[14]</A> = DFFEAS(<A HREF="#XB1L94">XB1L94</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#XB1L57">XB1L57</A>,  );


<P> --VB1_data_out[15] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[15] at FF_X19_Y6_N25
<P> --register power-up is low

<P><A NAME="VB1_data_out[15]">VB1_data_out[15]</A> = DFFEAS(<A HREF="#ZB1L4">ZB1L4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --T1_address_for_transfer[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[4] at FF_X17_Y6_N37
<P> --register power-up is low

<P><A NAME="T1_address_for_transfer[4]">T1_address_for_transfer[4]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L133">T1L133</A>, <A HREF="#T1_address_reg[4]">T1_address_reg[4]</A>,  , <A HREF="#T1L130">T1L130</A>, VCC);


<P> --HE1_break_readreg[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] at FF_X4_Y6_N56
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[23]">HE1_break_readreg[23]</A> = DFFEAS(<A HREF="#HE1L38">HE1L38</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>,  ,  , <A HREF="#HE1L25">HE1L25</A>,  );


<P> --BC1_count[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2] at FF_X2_Y4_N4
<P> --register power-up is low

<P><A NAME="BC1_count[2]">BC1_count[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L9">BC1L9</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, <A HREF="#BC1L65">BC1L65</A>);


<P> --HE1_break_readreg[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] at FF_X6_Y6_N4
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[7]">HE1_break_readreg[7]</A> = DFFEAS(<A HREF="#HE1L12">HE1L12</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>,  ,  , <A HREF="#HE1L25">HE1L25</A>,  );


<P> --XB1_shiftreg_data[19] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[19] at FF_X15_Y7_N8
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_data[19]">XB1_shiftreg_data[19]</A> = DFFEAS(<A HREF="#XB1L95">XB1L95</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_shiftreg_mask[19] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[19] at FF_X21_Y7_N4
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_mask[19]">XB1_shiftreg_mask[19]</A> = DFFEAS(<A HREF="#XB1L137">XB1L137</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --JB1_data_out_shift_reg[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[6] at FF_X13_Y9_N23
<P> --register power-up is low

<P><A NAME="JB1_data_out_shift_reg[6]">JB1_data_out_shift_reg[6]</A> = DFFEAS(<A HREF="#JB1L102">JB1L102</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#JB1L85">JB1L85</A>,  ,  , <A HREF="#JB1L83">JB1L83</A>,  );


<P> --HE1_break_readreg[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] at FF_X4_Y6_N59
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[13]">HE1_break_readreg[13]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>, <A HREF="#UE1_jdo[13]">UE1_jdo[13]</A>,  , <A HREF="#HE1L25">HE1L25</A>, VCC);


<P> --HE1_break_readreg[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] at FF_X6_Y6_N22
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[14]">HE1_break_readreg[14]</A> = DFFEAS(<A HREF="#HE1L22">HE1L22</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>,  ,  , <A HREF="#HE1L25">HE1L25</A>,  );


<P> --HE1_break_readreg[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] at FF_X4_Y6_N23
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[10]">HE1_break_readreg[10]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>, <A HREF="#UE1_jdo[10]">UE1_jdo[10]</A>,  , <A HREF="#HE1L25">HE1L25</A>, VCC);


<P> --HE1_break_readreg[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] at FF_X6_Y6_N20
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[12]">HE1_break_readreg[12]</A> = DFFEAS(<A HREF="#HE1L19">HE1L19</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>,  ,  , <A HREF="#HE1L25">HE1L25</A>,  );


<P> --HE1_break_readreg[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] at FF_X4_Y6_N37
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[11]">HE1_break_readreg[11]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>, <A HREF="#UE1_jdo[11]">UE1_jdo[11]</A>,  , <A HREF="#HE1L25">HE1L25</A>, VCC);


<P> --HE1_break_readreg[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] at FF_X4_Y6_N25
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[9]">HE1_break_readreg[9]</A> = DFFEAS(<A HREF="#HE1L15">HE1L15</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>,  ,  , <A HREF="#HE1L25">HE1L25</A>,  );


<P> --HE1_break_readreg[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] at FF_X4_Y6_N49
<P> --register power-up is low

<P><A NAME="HE1_break_readreg[8]">HE1_break_readreg[8]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HE1L24">HE1L24</A>, <A HREF="#UE1_jdo[8]">UE1_jdo[8]</A>,  , <A HREF="#HE1L25">HE1L25</A>, VCC);


<P> --XB1_shiftreg_data[13] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[13] at FF_X18_Y6_N55
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_data[13]">XB1_shiftreg_data[13]</A> = DFFEAS(<A HREF="#XB1L96">XB1L96</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#XB1L57">XB1L57</A>,  );


<P> --VB1_data_out[14] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[14] at FF_X18_Y7_N37
<P> --register power-up is low

<P><A NAME="VB1_data_out[14]">VB1_data_out[14]</A> = DFFEAS(<A HREF="#WB1L14">WB1L14</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --T1_address_for_transfer[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[3] at FF_X17_Y6_N34
<P> --register power-up is low

<P><A NAME="T1_address_for_transfer[3]">T1_address_for_transfer[3]</A> = DFFEAS(<A HREF="#T1L19">T1L19</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L133">T1L133</A>,  ,  , <A HREF="#T1L130">T1L130</A>,  );


<P> --XB1_shiftreg_mask[18] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[18] at FF_X21_Y7_N2
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_mask[18]">XB1_shiftreg_mask[18]</A> = DFFEAS(<A HREF="#XB1L138">XB1L138</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --JB1_data_out_shift_reg[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[5] at FF_X13_Y9_N20
<P> --register power-up is low

<P><A NAME="JB1_data_out_shift_reg[5]">JB1_data_out_shift_reg[5]</A> = DFFEAS(<A HREF="#JB1L103">JB1L103</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#JB1L85">JB1L85</A>,  ,  , <A HREF="#JB1L83">JB1L83</A>,  );


<P> --XB1_shiftreg_data[12] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[12] at FF_X18_Y6_N14
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_data[12]">XB1_shiftreg_data[12]</A> = DFFEAS(<A HREF="#XB1L97">XB1L97</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#XB1L57">XB1L57</A>,  );


<P> --VB1_data_out[13] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[13] at FF_X19_Y6_N32
<P> --register power-up is low

<P><A NAME="VB1_data_out[13]">VB1_data_out[13]</A> = DFFEAS(<A HREF="#WB1L13">WB1L13</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --T1_address_for_transfer[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[2] at FF_X17_Y6_N13
<P> --register power-up is low

<P><A NAME="T1_address_for_transfer[2]">T1_address_for_transfer[2]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L133">T1L133</A>, <A HREF="#T1_address_reg[2]">T1_address_reg[2]</A>,  , <A HREF="#T1L130">T1L130</A>, VCC);


<P> --XB1_shiftreg_mask[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[17] at FF_X21_Y7_N23
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_mask[17]">XB1_shiftreg_mask[17]</A> = DFFEAS(<A HREF="#XB1L139">XB1L139</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --JB1_data_out_shift_reg[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[4] at FF_X13_Y9_N53
<P> --register power-up is low

<P><A NAME="JB1_data_out_shift_reg[4]">JB1_data_out_shift_reg[4]</A> = DFFEAS(<A HREF="#JB1L104">JB1L104</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#JB1L85">JB1L85</A>,  ,  , <A HREF="#JB1L83">JB1L83</A>,  );


<P> --XB1_shiftreg_data[11] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[11] at FF_X18_Y6_N44
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_data[11]">XB1_shiftreg_data[11]</A> = DFFEAS(<A HREF="#XB1L98">XB1L98</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#XB1L57">XB1L57</A>,  );


<P> --VB1_data_out[12] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[12] at FF_X19_Y6_N50
<P> --register power-up is low

<P><A NAME="VB1_data_out[12]">VB1_data_out[12]</A> = DFFEAS(<A HREF="#WB1L12">WB1L12</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --T1_address_for_transfer[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[1] at FF_X17_Y6_N46
<P> --register power-up is low

<P><A NAME="T1_address_for_transfer[1]">T1_address_for_transfer[1]</A> = DFFEAS(<A HREF="#T1L16">T1L16</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L133">T1L133</A>,  ,  , <A HREF="#T1L130">T1L130</A>,  );


<P> --XB1_shiftreg_mask[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[16] at FF_X21_Y7_N20
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_mask[16]">XB1_shiftreg_mask[16]</A> = DFFEAS(<A HREF="#XB1L140">XB1L140</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --JB1_data_out_shift_reg[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[3] at FF_X13_Y9_N50
<P> --register power-up is low

<P><A NAME="JB1_data_out_shift_reg[3]">JB1_data_out_shift_reg[3]</A> = DFFEAS(<A HREF="#JB1L105">JB1L105</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#JB1L85">JB1L85</A>,  ,  , <A HREF="#JB1L83">JB1L83</A>,  );


<P> --VB1_data_out[11] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[11] at FF_X19_Y6_N55
<P> --register power-up is low

<P><A NAME="VB1_data_out[11]">VB1_data_out[11]</A> = DFFEAS(<A HREF="#WB1L11">WB1L11</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_shiftreg_mask[15] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[15] at FF_X21_Y7_N53
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_mask[15]">XB1_shiftreg_mask[15]</A> = DFFEAS(<A HREF="#XB1L141">XB1L141</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --JB1_data_out_shift_reg[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[2] at FF_X13_Y9_N47
<P> --register power-up is low

<P><A NAME="JB1_data_out_shift_reg[2]">JB1_data_out_shift_reg[2]</A> = DFFEAS(<A HREF="#JB1L106">JB1L106</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#JB1L85">JB1L85</A>,  ,  , <A HREF="#JB1L83">JB1L83</A>,  );


<P> --XB1_shiftreg_mask[14] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[14] at FF_X21_Y7_N50
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_mask[14]">XB1_shiftreg_mask[14]</A> = DFFEAS(<A HREF="#XB1L142">XB1L142</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --JB1_data_out_shift_reg[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[1] at FF_X13_Y9_N44
<P> --register power-up is low

<P><A NAME="JB1_data_out_shift_reg[1]">JB1_data_out_shift_reg[1]</A> = DFFEAS(<A HREF="#JB1L107">JB1L107</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#JB1L85">JB1L85</A>,  ,  , <A HREF="#JB1L83">JB1L83</A>,  );


<P> --XB1_shiftreg_mask[13] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[13] at FF_X21_Y7_N35
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_mask[13]">XB1_shiftreg_mask[13]</A> = DFFEAS(<A HREF="#XB1L143">XB1L143</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_shiftreg_mask[12] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[12] at FF_X21_Y7_N32
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_mask[12]">XB1_shiftreg_mask[12]</A> = DFFEAS(<A HREF="#XB1L144">XB1L144</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --RB3_q_b[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[0] at M10K_X14_Y9_N0
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 40, Port B Depth: 128, Port B Width: 40
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB3_counter_reg_bit[0]">UB3_counter_reg_bit[0]</A>, <A HREF="#UB3_counter_reg_bit[1]">UB3_counter_reg_bit[1]</A>, <A HREF="#UB3_counter_reg_bit[2]">UB3_counter_reg_bit[2]</A>, <A HREF="#UB3_counter_reg_bit[3]">UB3_counter_reg_bit[3]</A>, <A HREF="#UB3_counter_reg_bit[4]">UB3_counter_reg_bit[4]</A>, <A HREF="#UB3_counter_reg_bit[5]">UB3_counter_reg_bit[5]</A>, <A HREF="#UB3_counter_reg_bit[6]">UB3_counter_reg_bit[6]</A>);
<P><A NAME="RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3L24">PB3L24</A>, <A HREF="#PB3L25">PB3L25</A>, <A HREF="#PB3L26">PB3L26</A>, <A HREF="#PB3L27">PB3L27</A>, <A HREF="#PB3L28">PB3L28</A>, <A HREF="#PB3L29">PB3L29</A>, <A HREF="#PB3L30">PB3L30</A>);
<P><A NAME="RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A>, <A HREF="#RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A>, <A HREF="#RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB3_q_b[0]">RB3_q_b[0]</A> = <A HREF="#RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A>[0];

<P> --RB3_q_b[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[15] at M10K_X14_Y9_N0
<P><A NAME="RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB3_counter_reg_bit[0]">UB3_counter_reg_bit[0]</A>, <A HREF="#UB3_counter_reg_bit[1]">UB3_counter_reg_bit[1]</A>, <A HREF="#UB3_counter_reg_bit[2]">UB3_counter_reg_bit[2]</A>, <A HREF="#UB3_counter_reg_bit[3]">UB3_counter_reg_bit[3]</A>, <A HREF="#UB3_counter_reg_bit[4]">UB3_counter_reg_bit[4]</A>, <A HREF="#UB3_counter_reg_bit[5]">UB3_counter_reg_bit[5]</A>, <A HREF="#UB3_counter_reg_bit[6]">UB3_counter_reg_bit[6]</A>);
<P><A NAME="RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3L24">PB3L24</A>, <A HREF="#PB3L25">PB3L25</A>, <A HREF="#PB3L26">PB3L26</A>, <A HREF="#PB3L27">PB3L27</A>, <A HREF="#PB3L28">PB3L28</A>, <A HREF="#PB3L29">PB3L29</A>, <A HREF="#PB3L30">PB3L30</A>);
<P><A NAME="RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A>, <A HREF="#RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A>, <A HREF="#RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB3_q_b[15]">RB3_q_b[15]</A> = <A HREF="#RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A>[15];

<P> --RB3_q_b[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[14] at M10K_X14_Y9_N0
<P><A NAME="RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB3_counter_reg_bit[0]">UB3_counter_reg_bit[0]</A>, <A HREF="#UB3_counter_reg_bit[1]">UB3_counter_reg_bit[1]</A>, <A HREF="#UB3_counter_reg_bit[2]">UB3_counter_reg_bit[2]</A>, <A HREF="#UB3_counter_reg_bit[3]">UB3_counter_reg_bit[3]</A>, <A HREF="#UB3_counter_reg_bit[4]">UB3_counter_reg_bit[4]</A>, <A HREF="#UB3_counter_reg_bit[5]">UB3_counter_reg_bit[5]</A>, <A HREF="#UB3_counter_reg_bit[6]">UB3_counter_reg_bit[6]</A>);
<P><A NAME="RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3L24">PB3L24</A>, <A HREF="#PB3L25">PB3L25</A>, <A HREF="#PB3L26">PB3L26</A>, <A HREF="#PB3L27">PB3L27</A>, <A HREF="#PB3L28">PB3L28</A>, <A HREF="#PB3L29">PB3L29</A>, <A HREF="#PB3L30">PB3L30</A>);
<P><A NAME="RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A>, <A HREF="#RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A>, <A HREF="#RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB3_q_b[14]">RB3_q_b[14]</A> = <A HREF="#RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A>[14];

<P> --RB3_q_b[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[13] at M10K_X14_Y9_N0
<P><A NAME="RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB3_counter_reg_bit[0]">UB3_counter_reg_bit[0]</A>, <A HREF="#UB3_counter_reg_bit[1]">UB3_counter_reg_bit[1]</A>, <A HREF="#UB3_counter_reg_bit[2]">UB3_counter_reg_bit[2]</A>, <A HREF="#UB3_counter_reg_bit[3]">UB3_counter_reg_bit[3]</A>, <A HREF="#UB3_counter_reg_bit[4]">UB3_counter_reg_bit[4]</A>, <A HREF="#UB3_counter_reg_bit[5]">UB3_counter_reg_bit[5]</A>, <A HREF="#UB3_counter_reg_bit[6]">UB3_counter_reg_bit[6]</A>);
<P><A NAME="RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3L24">PB3L24</A>, <A HREF="#PB3L25">PB3L25</A>, <A HREF="#PB3L26">PB3L26</A>, <A HREF="#PB3L27">PB3L27</A>, <A HREF="#PB3L28">PB3L28</A>, <A HREF="#PB3L29">PB3L29</A>, <A HREF="#PB3L30">PB3L30</A>);
<P><A NAME="RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A>, <A HREF="#RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A>, <A HREF="#RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB3_q_b[13]">RB3_q_b[13]</A> = <A HREF="#RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A>[13];

<P> --RB3_q_b[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[12] at M10K_X14_Y9_N0
<P><A NAME="RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB3_counter_reg_bit[0]">UB3_counter_reg_bit[0]</A>, <A HREF="#UB3_counter_reg_bit[1]">UB3_counter_reg_bit[1]</A>, <A HREF="#UB3_counter_reg_bit[2]">UB3_counter_reg_bit[2]</A>, <A HREF="#UB3_counter_reg_bit[3]">UB3_counter_reg_bit[3]</A>, <A HREF="#UB3_counter_reg_bit[4]">UB3_counter_reg_bit[4]</A>, <A HREF="#UB3_counter_reg_bit[5]">UB3_counter_reg_bit[5]</A>, <A HREF="#UB3_counter_reg_bit[6]">UB3_counter_reg_bit[6]</A>);
<P><A NAME="RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3L24">PB3L24</A>, <A HREF="#PB3L25">PB3L25</A>, <A HREF="#PB3L26">PB3L26</A>, <A HREF="#PB3L27">PB3L27</A>, <A HREF="#PB3L28">PB3L28</A>, <A HREF="#PB3L29">PB3L29</A>, <A HREF="#PB3L30">PB3L30</A>);
<P><A NAME="RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A>, <A HREF="#RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A>, <A HREF="#RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB3_q_b[12]">RB3_q_b[12]</A> = <A HREF="#RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A>[12];

<P> --RB3_q_b[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[11] at M10K_X14_Y9_N0
<P><A NAME="RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB3_counter_reg_bit[0]">UB3_counter_reg_bit[0]</A>, <A HREF="#UB3_counter_reg_bit[1]">UB3_counter_reg_bit[1]</A>, <A HREF="#UB3_counter_reg_bit[2]">UB3_counter_reg_bit[2]</A>, <A HREF="#UB3_counter_reg_bit[3]">UB3_counter_reg_bit[3]</A>, <A HREF="#UB3_counter_reg_bit[4]">UB3_counter_reg_bit[4]</A>, <A HREF="#UB3_counter_reg_bit[5]">UB3_counter_reg_bit[5]</A>, <A HREF="#UB3_counter_reg_bit[6]">UB3_counter_reg_bit[6]</A>);
<P><A NAME="RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3L24">PB3L24</A>, <A HREF="#PB3L25">PB3L25</A>, <A HREF="#PB3L26">PB3L26</A>, <A HREF="#PB3L27">PB3L27</A>, <A HREF="#PB3L28">PB3L28</A>, <A HREF="#PB3L29">PB3L29</A>, <A HREF="#PB3L30">PB3L30</A>);
<P><A NAME="RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A>, <A HREF="#RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A>, <A HREF="#RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB3_q_b[11]">RB3_q_b[11]</A> = <A HREF="#RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A>[11];

<P> --RB3_q_b[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[10] at M10K_X14_Y9_N0
<P><A NAME="RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB3_counter_reg_bit[0]">UB3_counter_reg_bit[0]</A>, <A HREF="#UB3_counter_reg_bit[1]">UB3_counter_reg_bit[1]</A>, <A HREF="#UB3_counter_reg_bit[2]">UB3_counter_reg_bit[2]</A>, <A HREF="#UB3_counter_reg_bit[3]">UB3_counter_reg_bit[3]</A>, <A HREF="#UB3_counter_reg_bit[4]">UB3_counter_reg_bit[4]</A>, <A HREF="#UB3_counter_reg_bit[5]">UB3_counter_reg_bit[5]</A>, <A HREF="#UB3_counter_reg_bit[6]">UB3_counter_reg_bit[6]</A>);
<P><A NAME="RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3L24">PB3L24</A>, <A HREF="#PB3L25">PB3L25</A>, <A HREF="#PB3L26">PB3L26</A>, <A HREF="#PB3L27">PB3L27</A>, <A HREF="#PB3L28">PB3L28</A>, <A HREF="#PB3L29">PB3L29</A>, <A HREF="#PB3L30">PB3L30</A>);
<P><A NAME="RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A>, <A HREF="#RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A>, <A HREF="#RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB3_q_b[10]">RB3_q_b[10]</A> = <A HREF="#RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A>[10];

<P> --RB3_q_b[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[9] at M10K_X14_Y9_N0
<P><A NAME="RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB3_counter_reg_bit[0]">UB3_counter_reg_bit[0]</A>, <A HREF="#UB3_counter_reg_bit[1]">UB3_counter_reg_bit[1]</A>, <A HREF="#UB3_counter_reg_bit[2]">UB3_counter_reg_bit[2]</A>, <A HREF="#UB3_counter_reg_bit[3]">UB3_counter_reg_bit[3]</A>, <A HREF="#UB3_counter_reg_bit[4]">UB3_counter_reg_bit[4]</A>, <A HREF="#UB3_counter_reg_bit[5]">UB3_counter_reg_bit[5]</A>, <A HREF="#UB3_counter_reg_bit[6]">UB3_counter_reg_bit[6]</A>);
<P><A NAME="RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3L24">PB3L24</A>, <A HREF="#PB3L25">PB3L25</A>, <A HREF="#PB3L26">PB3L26</A>, <A HREF="#PB3L27">PB3L27</A>, <A HREF="#PB3L28">PB3L28</A>, <A HREF="#PB3L29">PB3L29</A>, <A HREF="#PB3L30">PB3L30</A>);
<P><A NAME="RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A>, <A HREF="#RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A>, <A HREF="#RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB3_q_b[9]">RB3_q_b[9]</A> = <A HREF="#RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A>[9];

<P> --RB3_q_b[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[8] at M10K_X14_Y9_N0
<P><A NAME="RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB3_counter_reg_bit[0]">UB3_counter_reg_bit[0]</A>, <A HREF="#UB3_counter_reg_bit[1]">UB3_counter_reg_bit[1]</A>, <A HREF="#UB3_counter_reg_bit[2]">UB3_counter_reg_bit[2]</A>, <A HREF="#UB3_counter_reg_bit[3]">UB3_counter_reg_bit[3]</A>, <A HREF="#UB3_counter_reg_bit[4]">UB3_counter_reg_bit[4]</A>, <A HREF="#UB3_counter_reg_bit[5]">UB3_counter_reg_bit[5]</A>, <A HREF="#UB3_counter_reg_bit[6]">UB3_counter_reg_bit[6]</A>);
<P><A NAME="RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3L24">PB3L24</A>, <A HREF="#PB3L25">PB3L25</A>, <A HREF="#PB3L26">PB3L26</A>, <A HREF="#PB3L27">PB3L27</A>, <A HREF="#PB3L28">PB3L28</A>, <A HREF="#PB3L29">PB3L29</A>, <A HREF="#PB3L30">PB3L30</A>);
<P><A NAME="RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A>, <A HREF="#RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A>, <A HREF="#RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB3_q_b[8]">RB3_q_b[8]</A> = <A HREF="#RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A>[8];

<P> --RB3_q_b[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[7] at M10K_X14_Y9_N0
<P><A NAME="RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB3_counter_reg_bit[0]">UB3_counter_reg_bit[0]</A>, <A HREF="#UB3_counter_reg_bit[1]">UB3_counter_reg_bit[1]</A>, <A HREF="#UB3_counter_reg_bit[2]">UB3_counter_reg_bit[2]</A>, <A HREF="#UB3_counter_reg_bit[3]">UB3_counter_reg_bit[3]</A>, <A HREF="#UB3_counter_reg_bit[4]">UB3_counter_reg_bit[4]</A>, <A HREF="#UB3_counter_reg_bit[5]">UB3_counter_reg_bit[5]</A>, <A HREF="#UB3_counter_reg_bit[6]">UB3_counter_reg_bit[6]</A>);
<P><A NAME="RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3L24">PB3L24</A>, <A HREF="#PB3L25">PB3L25</A>, <A HREF="#PB3L26">PB3L26</A>, <A HREF="#PB3L27">PB3L27</A>, <A HREF="#PB3L28">PB3L28</A>, <A HREF="#PB3L29">PB3L29</A>, <A HREF="#PB3L30">PB3L30</A>);
<P><A NAME="RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A>, <A HREF="#RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A>, <A HREF="#RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB3_q_b[7]">RB3_q_b[7]</A> = <A HREF="#RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A>[7];

<P> --RB3_q_b[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[6] at M10K_X14_Y9_N0
<P><A NAME="RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB3_counter_reg_bit[0]">UB3_counter_reg_bit[0]</A>, <A HREF="#UB3_counter_reg_bit[1]">UB3_counter_reg_bit[1]</A>, <A HREF="#UB3_counter_reg_bit[2]">UB3_counter_reg_bit[2]</A>, <A HREF="#UB3_counter_reg_bit[3]">UB3_counter_reg_bit[3]</A>, <A HREF="#UB3_counter_reg_bit[4]">UB3_counter_reg_bit[4]</A>, <A HREF="#UB3_counter_reg_bit[5]">UB3_counter_reg_bit[5]</A>, <A HREF="#UB3_counter_reg_bit[6]">UB3_counter_reg_bit[6]</A>);
<P><A NAME="RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3L24">PB3L24</A>, <A HREF="#PB3L25">PB3L25</A>, <A HREF="#PB3L26">PB3L26</A>, <A HREF="#PB3L27">PB3L27</A>, <A HREF="#PB3L28">PB3L28</A>, <A HREF="#PB3L29">PB3L29</A>, <A HREF="#PB3L30">PB3L30</A>);
<P><A NAME="RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A>, <A HREF="#RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A>, <A HREF="#RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB3_q_b[6]">RB3_q_b[6]</A> = <A HREF="#RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A>[6];

<P> --RB3_q_b[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[5] at M10K_X14_Y9_N0
<P><A NAME="RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB3_counter_reg_bit[0]">UB3_counter_reg_bit[0]</A>, <A HREF="#UB3_counter_reg_bit[1]">UB3_counter_reg_bit[1]</A>, <A HREF="#UB3_counter_reg_bit[2]">UB3_counter_reg_bit[2]</A>, <A HREF="#UB3_counter_reg_bit[3]">UB3_counter_reg_bit[3]</A>, <A HREF="#UB3_counter_reg_bit[4]">UB3_counter_reg_bit[4]</A>, <A HREF="#UB3_counter_reg_bit[5]">UB3_counter_reg_bit[5]</A>, <A HREF="#UB3_counter_reg_bit[6]">UB3_counter_reg_bit[6]</A>);
<P><A NAME="RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3L24">PB3L24</A>, <A HREF="#PB3L25">PB3L25</A>, <A HREF="#PB3L26">PB3L26</A>, <A HREF="#PB3L27">PB3L27</A>, <A HREF="#PB3L28">PB3L28</A>, <A HREF="#PB3L29">PB3L29</A>, <A HREF="#PB3L30">PB3L30</A>);
<P><A NAME="RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A>, <A HREF="#RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A>, <A HREF="#RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB3_q_b[5]">RB3_q_b[5]</A> = <A HREF="#RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A>[5];

<P> --RB3_q_b[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[4] at M10K_X14_Y9_N0
<P><A NAME="RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB3_counter_reg_bit[0]">UB3_counter_reg_bit[0]</A>, <A HREF="#UB3_counter_reg_bit[1]">UB3_counter_reg_bit[1]</A>, <A HREF="#UB3_counter_reg_bit[2]">UB3_counter_reg_bit[2]</A>, <A HREF="#UB3_counter_reg_bit[3]">UB3_counter_reg_bit[3]</A>, <A HREF="#UB3_counter_reg_bit[4]">UB3_counter_reg_bit[4]</A>, <A HREF="#UB3_counter_reg_bit[5]">UB3_counter_reg_bit[5]</A>, <A HREF="#UB3_counter_reg_bit[6]">UB3_counter_reg_bit[6]</A>);
<P><A NAME="RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3L24">PB3L24</A>, <A HREF="#PB3L25">PB3L25</A>, <A HREF="#PB3L26">PB3L26</A>, <A HREF="#PB3L27">PB3L27</A>, <A HREF="#PB3L28">PB3L28</A>, <A HREF="#PB3L29">PB3L29</A>, <A HREF="#PB3L30">PB3L30</A>);
<P><A NAME="RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A>, <A HREF="#RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A>, <A HREF="#RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB3_q_b[4]">RB3_q_b[4]</A> = <A HREF="#RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A>[4];

<P> --RB3_q_b[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[3] at M10K_X14_Y9_N0
<P><A NAME="RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB3_counter_reg_bit[0]">UB3_counter_reg_bit[0]</A>, <A HREF="#UB3_counter_reg_bit[1]">UB3_counter_reg_bit[1]</A>, <A HREF="#UB3_counter_reg_bit[2]">UB3_counter_reg_bit[2]</A>, <A HREF="#UB3_counter_reg_bit[3]">UB3_counter_reg_bit[3]</A>, <A HREF="#UB3_counter_reg_bit[4]">UB3_counter_reg_bit[4]</A>, <A HREF="#UB3_counter_reg_bit[5]">UB3_counter_reg_bit[5]</A>, <A HREF="#UB3_counter_reg_bit[6]">UB3_counter_reg_bit[6]</A>);
<P><A NAME="RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3L24">PB3L24</A>, <A HREF="#PB3L25">PB3L25</A>, <A HREF="#PB3L26">PB3L26</A>, <A HREF="#PB3L27">PB3L27</A>, <A HREF="#PB3L28">PB3L28</A>, <A HREF="#PB3L29">PB3L29</A>, <A HREF="#PB3L30">PB3L30</A>);
<P><A NAME="RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A>, <A HREF="#RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A>, <A HREF="#RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB3_q_b[3]">RB3_q_b[3]</A> = <A HREF="#RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A>[3];

<P> --RB3_q_b[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[2] at M10K_X14_Y9_N0
<P><A NAME="RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB3_counter_reg_bit[0]">UB3_counter_reg_bit[0]</A>, <A HREF="#UB3_counter_reg_bit[1]">UB3_counter_reg_bit[1]</A>, <A HREF="#UB3_counter_reg_bit[2]">UB3_counter_reg_bit[2]</A>, <A HREF="#UB3_counter_reg_bit[3]">UB3_counter_reg_bit[3]</A>, <A HREF="#UB3_counter_reg_bit[4]">UB3_counter_reg_bit[4]</A>, <A HREF="#UB3_counter_reg_bit[5]">UB3_counter_reg_bit[5]</A>, <A HREF="#UB3_counter_reg_bit[6]">UB3_counter_reg_bit[6]</A>);
<P><A NAME="RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3L24">PB3L24</A>, <A HREF="#PB3L25">PB3L25</A>, <A HREF="#PB3L26">PB3L26</A>, <A HREF="#PB3L27">PB3L27</A>, <A HREF="#PB3L28">PB3L28</A>, <A HREF="#PB3L29">PB3L29</A>, <A HREF="#PB3L30">PB3L30</A>);
<P><A NAME="RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A>, <A HREF="#RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A>, <A HREF="#RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB3_q_b[2]">RB3_q_b[2]</A> = <A HREF="#RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A>[2];

<P> --RB3_q_b[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[1] at M10K_X14_Y9_N0
<P><A NAME="RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_data_in">RB3_q_b[0]_PORT_A_data_in</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB3_counter_reg_bit[0]">UB3_counter_reg_bit[0]</A>, <A HREF="#UB3_counter_reg_bit[1]">UB3_counter_reg_bit[1]</A>, <A HREF="#UB3_counter_reg_bit[2]">UB3_counter_reg_bit[2]</A>, <A HREF="#UB3_counter_reg_bit[3]">UB3_counter_reg_bit[3]</A>, <A HREF="#UB3_counter_reg_bit[4]">UB3_counter_reg_bit[4]</A>, <A HREF="#UB3_counter_reg_bit[5]">UB3_counter_reg_bit[5]</A>, <A HREF="#UB3_counter_reg_bit[6]">UB3_counter_reg_bit[6]</A>);
<P><A NAME="RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_address">RB3_q_b[0]_PORT_A_address</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3L24">PB3L24</A>, <A HREF="#PB3L25">PB3L25</A>, <A HREF="#PB3L26">PB3L26</A>, <A HREF="#PB3L27">PB3L27</A>, <A HREF="#PB3L28">PB3L28</A>, <A HREF="#PB3L29">PB3L29</A>, <A HREF="#PB3L30">PB3L30</A>);
<P><A NAME="RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_address">RB3_q_b[0]_PORT_B_address</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_A_write_enable">RB3_q_b[0]_PORT_A_write_enable</A>, RB3_q_b[0]_clock_0, , , );
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB3_q_b[0]_PORT_B_read_enable">RB3_q_b[0]_PORT_B_read_enable</A>, RB3_q_b[0]_clock_1, , , );
<P><A NAME="RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L70">JB1L70</A>;
<P><A NAME="RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB3_q_b[0]_PORT_A_data_in_reg">RB3_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB3_q_b[0]_PORT_A_address_reg">RB3_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_B_address_reg">RB3_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB3_q_b[0]_PORT_A_write_enable_reg">RB3_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_PORT_B_read_enable_reg">RB3_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB3_q_b[0]_clock_0">RB3_q_b[0]_clock_0</A>, <A HREF="#RB3_q_b[0]_clock_1">RB3_q_b[0]_clock_1</A>, <A HREF="#RB3_q_b[0]_clock_enable_0">RB3_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB3_q_b[1]">RB3_q_b[1]</A> = <A HREF="#RB3_q_b[0]_PORT_B_data_out">RB3_q_b[0]_PORT_B_data_out</A>[1];


<P> --RB4_q_b[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[0] at M10K_X14_Y10_N0
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 40, Port B Depth: 128, Port B Width: 40
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB4_counter_reg_bit[0]">UB4_counter_reg_bit[0]</A>, <A HREF="#UB4_counter_reg_bit[1]">UB4_counter_reg_bit[1]</A>, <A HREF="#UB4_counter_reg_bit[2]">UB4_counter_reg_bit[2]</A>, <A HREF="#UB4_counter_reg_bit[3]">UB4_counter_reg_bit[3]</A>, <A HREF="#UB4_counter_reg_bit[4]">UB4_counter_reg_bit[4]</A>, <A HREF="#UB4_counter_reg_bit[5]">UB4_counter_reg_bit[5]</A>, <A HREF="#UB4_counter_reg_bit[6]">UB4_counter_reg_bit[6]</A>);
<P><A NAME="RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB4L24">PB4L24</A>, <A HREF="#PB4L25">PB4L25</A>, <A HREF="#PB4L26">PB4L26</A>, <A HREF="#PB4L27">PB4L27</A>, <A HREF="#PB4L28">PB4L28</A>, <A HREF="#PB4L29">PB4L29</A>, <A HREF="#PB4L30">PB4L30</A>);
<P><A NAME="RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A>, <A HREF="#RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A>, <A HREF="#RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB4_q_b[0]">RB4_q_b[0]</A> = <A HREF="#RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A>[0];

<P> --RB4_q_b[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[15] at M10K_X14_Y10_N0
<P><A NAME="RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB4_counter_reg_bit[0]">UB4_counter_reg_bit[0]</A>, <A HREF="#UB4_counter_reg_bit[1]">UB4_counter_reg_bit[1]</A>, <A HREF="#UB4_counter_reg_bit[2]">UB4_counter_reg_bit[2]</A>, <A HREF="#UB4_counter_reg_bit[3]">UB4_counter_reg_bit[3]</A>, <A HREF="#UB4_counter_reg_bit[4]">UB4_counter_reg_bit[4]</A>, <A HREF="#UB4_counter_reg_bit[5]">UB4_counter_reg_bit[5]</A>, <A HREF="#UB4_counter_reg_bit[6]">UB4_counter_reg_bit[6]</A>);
<P><A NAME="RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB4L24">PB4L24</A>, <A HREF="#PB4L25">PB4L25</A>, <A HREF="#PB4L26">PB4L26</A>, <A HREF="#PB4L27">PB4L27</A>, <A HREF="#PB4L28">PB4L28</A>, <A HREF="#PB4L29">PB4L29</A>, <A HREF="#PB4L30">PB4L30</A>);
<P><A NAME="RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A>, <A HREF="#RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A>, <A HREF="#RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB4_q_b[15]">RB4_q_b[15]</A> = <A HREF="#RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A>[15];

<P> --RB4_q_b[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[14] at M10K_X14_Y10_N0
<P><A NAME="RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB4_counter_reg_bit[0]">UB4_counter_reg_bit[0]</A>, <A HREF="#UB4_counter_reg_bit[1]">UB4_counter_reg_bit[1]</A>, <A HREF="#UB4_counter_reg_bit[2]">UB4_counter_reg_bit[2]</A>, <A HREF="#UB4_counter_reg_bit[3]">UB4_counter_reg_bit[3]</A>, <A HREF="#UB4_counter_reg_bit[4]">UB4_counter_reg_bit[4]</A>, <A HREF="#UB4_counter_reg_bit[5]">UB4_counter_reg_bit[5]</A>, <A HREF="#UB4_counter_reg_bit[6]">UB4_counter_reg_bit[6]</A>);
<P><A NAME="RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB4L24">PB4L24</A>, <A HREF="#PB4L25">PB4L25</A>, <A HREF="#PB4L26">PB4L26</A>, <A HREF="#PB4L27">PB4L27</A>, <A HREF="#PB4L28">PB4L28</A>, <A HREF="#PB4L29">PB4L29</A>, <A HREF="#PB4L30">PB4L30</A>);
<P><A NAME="RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A>, <A HREF="#RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A>, <A HREF="#RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB4_q_b[14]">RB4_q_b[14]</A> = <A HREF="#RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A>[14];

<P> --RB4_q_b[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[13] at M10K_X14_Y10_N0
<P><A NAME="RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB4_counter_reg_bit[0]">UB4_counter_reg_bit[0]</A>, <A HREF="#UB4_counter_reg_bit[1]">UB4_counter_reg_bit[1]</A>, <A HREF="#UB4_counter_reg_bit[2]">UB4_counter_reg_bit[2]</A>, <A HREF="#UB4_counter_reg_bit[3]">UB4_counter_reg_bit[3]</A>, <A HREF="#UB4_counter_reg_bit[4]">UB4_counter_reg_bit[4]</A>, <A HREF="#UB4_counter_reg_bit[5]">UB4_counter_reg_bit[5]</A>, <A HREF="#UB4_counter_reg_bit[6]">UB4_counter_reg_bit[6]</A>);
<P><A NAME="RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB4L24">PB4L24</A>, <A HREF="#PB4L25">PB4L25</A>, <A HREF="#PB4L26">PB4L26</A>, <A HREF="#PB4L27">PB4L27</A>, <A HREF="#PB4L28">PB4L28</A>, <A HREF="#PB4L29">PB4L29</A>, <A HREF="#PB4L30">PB4L30</A>);
<P><A NAME="RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A>, <A HREF="#RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A>, <A HREF="#RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB4_q_b[13]">RB4_q_b[13]</A> = <A HREF="#RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A>[13];

<P> --RB4_q_b[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[12] at M10K_X14_Y10_N0
<P><A NAME="RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB4_counter_reg_bit[0]">UB4_counter_reg_bit[0]</A>, <A HREF="#UB4_counter_reg_bit[1]">UB4_counter_reg_bit[1]</A>, <A HREF="#UB4_counter_reg_bit[2]">UB4_counter_reg_bit[2]</A>, <A HREF="#UB4_counter_reg_bit[3]">UB4_counter_reg_bit[3]</A>, <A HREF="#UB4_counter_reg_bit[4]">UB4_counter_reg_bit[4]</A>, <A HREF="#UB4_counter_reg_bit[5]">UB4_counter_reg_bit[5]</A>, <A HREF="#UB4_counter_reg_bit[6]">UB4_counter_reg_bit[6]</A>);
<P><A NAME="RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB4L24">PB4L24</A>, <A HREF="#PB4L25">PB4L25</A>, <A HREF="#PB4L26">PB4L26</A>, <A HREF="#PB4L27">PB4L27</A>, <A HREF="#PB4L28">PB4L28</A>, <A HREF="#PB4L29">PB4L29</A>, <A HREF="#PB4L30">PB4L30</A>);
<P><A NAME="RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A>, <A HREF="#RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A>, <A HREF="#RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB4_q_b[12]">RB4_q_b[12]</A> = <A HREF="#RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A>[12];

<P> --RB4_q_b[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[11] at M10K_X14_Y10_N0
<P><A NAME="RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB4_counter_reg_bit[0]">UB4_counter_reg_bit[0]</A>, <A HREF="#UB4_counter_reg_bit[1]">UB4_counter_reg_bit[1]</A>, <A HREF="#UB4_counter_reg_bit[2]">UB4_counter_reg_bit[2]</A>, <A HREF="#UB4_counter_reg_bit[3]">UB4_counter_reg_bit[3]</A>, <A HREF="#UB4_counter_reg_bit[4]">UB4_counter_reg_bit[4]</A>, <A HREF="#UB4_counter_reg_bit[5]">UB4_counter_reg_bit[5]</A>, <A HREF="#UB4_counter_reg_bit[6]">UB4_counter_reg_bit[6]</A>);
<P><A NAME="RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB4L24">PB4L24</A>, <A HREF="#PB4L25">PB4L25</A>, <A HREF="#PB4L26">PB4L26</A>, <A HREF="#PB4L27">PB4L27</A>, <A HREF="#PB4L28">PB4L28</A>, <A HREF="#PB4L29">PB4L29</A>, <A HREF="#PB4L30">PB4L30</A>);
<P><A NAME="RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A>, <A HREF="#RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A>, <A HREF="#RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB4_q_b[11]">RB4_q_b[11]</A> = <A HREF="#RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A>[11];

<P> --RB4_q_b[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[10] at M10K_X14_Y10_N0
<P><A NAME="RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB4_counter_reg_bit[0]">UB4_counter_reg_bit[0]</A>, <A HREF="#UB4_counter_reg_bit[1]">UB4_counter_reg_bit[1]</A>, <A HREF="#UB4_counter_reg_bit[2]">UB4_counter_reg_bit[2]</A>, <A HREF="#UB4_counter_reg_bit[3]">UB4_counter_reg_bit[3]</A>, <A HREF="#UB4_counter_reg_bit[4]">UB4_counter_reg_bit[4]</A>, <A HREF="#UB4_counter_reg_bit[5]">UB4_counter_reg_bit[5]</A>, <A HREF="#UB4_counter_reg_bit[6]">UB4_counter_reg_bit[6]</A>);
<P><A NAME="RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB4L24">PB4L24</A>, <A HREF="#PB4L25">PB4L25</A>, <A HREF="#PB4L26">PB4L26</A>, <A HREF="#PB4L27">PB4L27</A>, <A HREF="#PB4L28">PB4L28</A>, <A HREF="#PB4L29">PB4L29</A>, <A HREF="#PB4L30">PB4L30</A>);
<P><A NAME="RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A>, <A HREF="#RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A>, <A HREF="#RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB4_q_b[10]">RB4_q_b[10]</A> = <A HREF="#RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A>[10];

<P> --RB4_q_b[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[9] at M10K_X14_Y10_N0
<P><A NAME="RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB4_counter_reg_bit[0]">UB4_counter_reg_bit[0]</A>, <A HREF="#UB4_counter_reg_bit[1]">UB4_counter_reg_bit[1]</A>, <A HREF="#UB4_counter_reg_bit[2]">UB4_counter_reg_bit[2]</A>, <A HREF="#UB4_counter_reg_bit[3]">UB4_counter_reg_bit[3]</A>, <A HREF="#UB4_counter_reg_bit[4]">UB4_counter_reg_bit[4]</A>, <A HREF="#UB4_counter_reg_bit[5]">UB4_counter_reg_bit[5]</A>, <A HREF="#UB4_counter_reg_bit[6]">UB4_counter_reg_bit[6]</A>);
<P><A NAME="RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB4L24">PB4L24</A>, <A HREF="#PB4L25">PB4L25</A>, <A HREF="#PB4L26">PB4L26</A>, <A HREF="#PB4L27">PB4L27</A>, <A HREF="#PB4L28">PB4L28</A>, <A HREF="#PB4L29">PB4L29</A>, <A HREF="#PB4L30">PB4L30</A>);
<P><A NAME="RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A>, <A HREF="#RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A>, <A HREF="#RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB4_q_b[9]">RB4_q_b[9]</A> = <A HREF="#RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A>[9];

<P> --RB4_q_b[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[8] at M10K_X14_Y10_N0
<P><A NAME="RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB4_counter_reg_bit[0]">UB4_counter_reg_bit[0]</A>, <A HREF="#UB4_counter_reg_bit[1]">UB4_counter_reg_bit[1]</A>, <A HREF="#UB4_counter_reg_bit[2]">UB4_counter_reg_bit[2]</A>, <A HREF="#UB4_counter_reg_bit[3]">UB4_counter_reg_bit[3]</A>, <A HREF="#UB4_counter_reg_bit[4]">UB4_counter_reg_bit[4]</A>, <A HREF="#UB4_counter_reg_bit[5]">UB4_counter_reg_bit[5]</A>, <A HREF="#UB4_counter_reg_bit[6]">UB4_counter_reg_bit[6]</A>);
<P><A NAME="RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB4L24">PB4L24</A>, <A HREF="#PB4L25">PB4L25</A>, <A HREF="#PB4L26">PB4L26</A>, <A HREF="#PB4L27">PB4L27</A>, <A HREF="#PB4L28">PB4L28</A>, <A HREF="#PB4L29">PB4L29</A>, <A HREF="#PB4L30">PB4L30</A>);
<P><A NAME="RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A>, <A HREF="#RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A>, <A HREF="#RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB4_q_b[8]">RB4_q_b[8]</A> = <A HREF="#RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A>[8];

<P> --RB4_q_b[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[7] at M10K_X14_Y10_N0
<P><A NAME="RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB4_counter_reg_bit[0]">UB4_counter_reg_bit[0]</A>, <A HREF="#UB4_counter_reg_bit[1]">UB4_counter_reg_bit[1]</A>, <A HREF="#UB4_counter_reg_bit[2]">UB4_counter_reg_bit[2]</A>, <A HREF="#UB4_counter_reg_bit[3]">UB4_counter_reg_bit[3]</A>, <A HREF="#UB4_counter_reg_bit[4]">UB4_counter_reg_bit[4]</A>, <A HREF="#UB4_counter_reg_bit[5]">UB4_counter_reg_bit[5]</A>, <A HREF="#UB4_counter_reg_bit[6]">UB4_counter_reg_bit[6]</A>);
<P><A NAME="RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB4L24">PB4L24</A>, <A HREF="#PB4L25">PB4L25</A>, <A HREF="#PB4L26">PB4L26</A>, <A HREF="#PB4L27">PB4L27</A>, <A HREF="#PB4L28">PB4L28</A>, <A HREF="#PB4L29">PB4L29</A>, <A HREF="#PB4L30">PB4L30</A>);
<P><A NAME="RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A>, <A HREF="#RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A>, <A HREF="#RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB4_q_b[7]">RB4_q_b[7]</A> = <A HREF="#RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A>[7];

<P> --RB4_q_b[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[6] at M10K_X14_Y10_N0
<P><A NAME="RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB4_counter_reg_bit[0]">UB4_counter_reg_bit[0]</A>, <A HREF="#UB4_counter_reg_bit[1]">UB4_counter_reg_bit[1]</A>, <A HREF="#UB4_counter_reg_bit[2]">UB4_counter_reg_bit[2]</A>, <A HREF="#UB4_counter_reg_bit[3]">UB4_counter_reg_bit[3]</A>, <A HREF="#UB4_counter_reg_bit[4]">UB4_counter_reg_bit[4]</A>, <A HREF="#UB4_counter_reg_bit[5]">UB4_counter_reg_bit[5]</A>, <A HREF="#UB4_counter_reg_bit[6]">UB4_counter_reg_bit[6]</A>);
<P><A NAME="RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB4L24">PB4L24</A>, <A HREF="#PB4L25">PB4L25</A>, <A HREF="#PB4L26">PB4L26</A>, <A HREF="#PB4L27">PB4L27</A>, <A HREF="#PB4L28">PB4L28</A>, <A HREF="#PB4L29">PB4L29</A>, <A HREF="#PB4L30">PB4L30</A>);
<P><A NAME="RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A>, <A HREF="#RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A>, <A HREF="#RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB4_q_b[6]">RB4_q_b[6]</A> = <A HREF="#RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A>[6];

<P> --RB4_q_b[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[5] at M10K_X14_Y10_N0
<P><A NAME="RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB4_counter_reg_bit[0]">UB4_counter_reg_bit[0]</A>, <A HREF="#UB4_counter_reg_bit[1]">UB4_counter_reg_bit[1]</A>, <A HREF="#UB4_counter_reg_bit[2]">UB4_counter_reg_bit[2]</A>, <A HREF="#UB4_counter_reg_bit[3]">UB4_counter_reg_bit[3]</A>, <A HREF="#UB4_counter_reg_bit[4]">UB4_counter_reg_bit[4]</A>, <A HREF="#UB4_counter_reg_bit[5]">UB4_counter_reg_bit[5]</A>, <A HREF="#UB4_counter_reg_bit[6]">UB4_counter_reg_bit[6]</A>);
<P><A NAME="RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB4L24">PB4L24</A>, <A HREF="#PB4L25">PB4L25</A>, <A HREF="#PB4L26">PB4L26</A>, <A HREF="#PB4L27">PB4L27</A>, <A HREF="#PB4L28">PB4L28</A>, <A HREF="#PB4L29">PB4L29</A>, <A HREF="#PB4L30">PB4L30</A>);
<P><A NAME="RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A>, <A HREF="#RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A>, <A HREF="#RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB4_q_b[5]">RB4_q_b[5]</A> = <A HREF="#RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A>[5];

<P> --RB4_q_b[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[4] at M10K_X14_Y10_N0
<P><A NAME="RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB4_counter_reg_bit[0]">UB4_counter_reg_bit[0]</A>, <A HREF="#UB4_counter_reg_bit[1]">UB4_counter_reg_bit[1]</A>, <A HREF="#UB4_counter_reg_bit[2]">UB4_counter_reg_bit[2]</A>, <A HREF="#UB4_counter_reg_bit[3]">UB4_counter_reg_bit[3]</A>, <A HREF="#UB4_counter_reg_bit[4]">UB4_counter_reg_bit[4]</A>, <A HREF="#UB4_counter_reg_bit[5]">UB4_counter_reg_bit[5]</A>, <A HREF="#UB4_counter_reg_bit[6]">UB4_counter_reg_bit[6]</A>);
<P><A NAME="RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB4L24">PB4L24</A>, <A HREF="#PB4L25">PB4L25</A>, <A HREF="#PB4L26">PB4L26</A>, <A HREF="#PB4L27">PB4L27</A>, <A HREF="#PB4L28">PB4L28</A>, <A HREF="#PB4L29">PB4L29</A>, <A HREF="#PB4L30">PB4L30</A>);
<P><A NAME="RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A>, <A HREF="#RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A>, <A HREF="#RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB4_q_b[4]">RB4_q_b[4]</A> = <A HREF="#RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A>[4];

<P> --RB4_q_b[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[3] at M10K_X14_Y10_N0
<P><A NAME="RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB4_counter_reg_bit[0]">UB4_counter_reg_bit[0]</A>, <A HREF="#UB4_counter_reg_bit[1]">UB4_counter_reg_bit[1]</A>, <A HREF="#UB4_counter_reg_bit[2]">UB4_counter_reg_bit[2]</A>, <A HREF="#UB4_counter_reg_bit[3]">UB4_counter_reg_bit[3]</A>, <A HREF="#UB4_counter_reg_bit[4]">UB4_counter_reg_bit[4]</A>, <A HREF="#UB4_counter_reg_bit[5]">UB4_counter_reg_bit[5]</A>, <A HREF="#UB4_counter_reg_bit[6]">UB4_counter_reg_bit[6]</A>);
<P><A NAME="RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB4L24">PB4L24</A>, <A HREF="#PB4L25">PB4L25</A>, <A HREF="#PB4L26">PB4L26</A>, <A HREF="#PB4L27">PB4L27</A>, <A HREF="#PB4L28">PB4L28</A>, <A HREF="#PB4L29">PB4L29</A>, <A HREF="#PB4L30">PB4L30</A>);
<P><A NAME="RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A>, <A HREF="#RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A>, <A HREF="#RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB4_q_b[3]">RB4_q_b[3]</A> = <A HREF="#RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A>[3];

<P> --RB4_q_b[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[2] at M10K_X14_Y10_N0
<P><A NAME="RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB4_counter_reg_bit[0]">UB4_counter_reg_bit[0]</A>, <A HREF="#UB4_counter_reg_bit[1]">UB4_counter_reg_bit[1]</A>, <A HREF="#UB4_counter_reg_bit[2]">UB4_counter_reg_bit[2]</A>, <A HREF="#UB4_counter_reg_bit[3]">UB4_counter_reg_bit[3]</A>, <A HREF="#UB4_counter_reg_bit[4]">UB4_counter_reg_bit[4]</A>, <A HREF="#UB4_counter_reg_bit[5]">UB4_counter_reg_bit[5]</A>, <A HREF="#UB4_counter_reg_bit[6]">UB4_counter_reg_bit[6]</A>);
<P><A NAME="RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB4L24">PB4L24</A>, <A HREF="#PB4L25">PB4L25</A>, <A HREF="#PB4L26">PB4L26</A>, <A HREF="#PB4L27">PB4L27</A>, <A HREF="#PB4L28">PB4L28</A>, <A HREF="#PB4L29">PB4L29</A>, <A HREF="#PB4L30">PB4L30</A>);
<P><A NAME="RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A>, <A HREF="#RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A>, <A HREF="#RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB4_q_b[2]">RB4_q_b[2]</A> = <A HREF="#RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A>[2];

<P> --RB4_q_b[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[1] at M10K_X14_Y10_N0
<P><A NAME="RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZD1L1110Q">ZD1L1110Q</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>, <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A>, <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A>, <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A>, <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>, <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>, <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>, <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A>, <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A>, <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A>, <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A>, <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>, <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>, <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A>, , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_data_in">RB4_q_b[0]_PORT_A_data_in</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#UB4_counter_reg_bit[0]">UB4_counter_reg_bit[0]</A>, <A HREF="#UB4_counter_reg_bit[1]">UB4_counter_reg_bit[1]</A>, <A HREF="#UB4_counter_reg_bit[2]">UB4_counter_reg_bit[2]</A>, <A HREF="#UB4_counter_reg_bit[3]">UB4_counter_reg_bit[3]</A>, <A HREF="#UB4_counter_reg_bit[4]">UB4_counter_reg_bit[4]</A>, <A HREF="#UB4_counter_reg_bit[5]">UB4_counter_reg_bit[5]</A>, <A HREF="#UB4_counter_reg_bit[6]">UB4_counter_reg_bit[6]</A>);
<P><A NAME="RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_address">RB4_q_b[0]_PORT_A_address</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB4L24">PB4L24</A>, <A HREF="#PB4L25">PB4L25</A>, <A HREF="#PB4L26">PB4L26</A>, <A HREF="#PB4L27">PB4L27</A>, <A HREF="#PB4L28">PB4L28</A>, <A HREF="#PB4L29">PB4L29</A>, <A HREF="#PB4L30">PB4L30</A>);
<P><A NAME="RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_address">RB4_q_b[0]_PORT_B_address</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_A_write_enable">RB4_q_b[0]_PORT_A_write_enable</A>, RB4_q_b[0]_clock_0, , , );
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#RB4_q_b[0]_PORT_B_read_enable">RB4_q_b[0]_PORT_B_read_enable</A>, RB4_q_b[0]_clock_1, , , );
<P><A NAME="RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#LF1L43">LF1L43</A>);
<P><A NAME="RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A> = <A HREF="#JB1L72">JB1L72</A>;
<P><A NAME="RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#RB4_q_b[0]_PORT_A_data_in_reg">RB4_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#RB4_q_b[0]_PORT_A_address_reg">RB4_q_b[0]_PORT_A_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_B_address_reg">RB4_q_b[0]_PORT_B_address_reg</A>, <A HREF="#RB4_q_b[0]_PORT_A_write_enable_reg">RB4_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_PORT_B_read_enable_reg">RB4_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#RB4_q_b[0]_clock_0">RB4_q_b[0]_clock_0</A>, <A HREF="#RB4_q_b[0]_clock_1">RB4_q_b[0]_clock_1</A>, <A HREF="#RB4_q_b[0]_clock_enable_0">RB4_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="RB4_q_b[1]">RB4_q_b[1]</A> = <A HREF="#RB4_q_b[0]_PORT_B_data_out">RB4_q_b[0]_PORT_B_data_out</A>[1];


<P> --XB1_shiftreg_mask[11] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[11] at FF_X21_Y7_N40
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_mask[11]">XB1_shiftreg_mask[11]</A> = DFFEAS(<A HREF="#XB1L145">XB1L145</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_shiftreg_mask[10] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[10] at FF_X21_Y7_N38
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_mask[10]">XB1_shiftreg_mask[10]</A> = DFFEAS(<A HREF="#XB1L146">XB1L146</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_shiftreg_mask[9] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[9] at FF_X21_Y7_N11
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_mask[9]">XB1_shiftreg_mask[9]</A> = DFFEAS(<A HREF="#XB1L147">XB1L147</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_shiftreg_mask[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[8] at FF_X21_Y7_N7
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_mask[8]">XB1_shiftreg_mask[8]</A> = DFFEAS(<A HREF="#XB1L148">XB1L148</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_shiftreg_mask[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[7] at FF_X21_Y7_N16
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_mask[7]">XB1_shiftreg_mask[7]</A> = DFFEAS(<A HREF="#XB1L149">XB1L149</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_shiftreg_mask[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[6] at FF_X21_Y7_N14
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_mask[6]">XB1_shiftreg_mask[6]</A> = DFFEAS(<A HREF="#XB1L150">XB1L150</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_shiftreg_mask[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[5] at FF_X21_Y7_N46
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_mask[5]">XB1_shiftreg_mask[5]</A> = DFFEAS(<A HREF="#XB1L151">XB1L151</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_shiftreg_mask[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[4] at FF_X21_Y7_N44
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_mask[4]">XB1_shiftreg_mask[4]</A> = DFFEAS(<A HREF="#XB1L152">XB1L152</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_shiftreg_mask[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[3] at FF_X21_Y7_N28
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_mask[3]">XB1_shiftreg_mask[3]</A> = DFFEAS(<A HREF="#XB1L153">XB1L153</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_shiftreg_mask[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[2] at FF_X21_Y7_N25
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_mask[2]">XB1_shiftreg_mask[2]</A> = DFFEAS(<A HREF="#XB1L154">XB1L154</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1_shiftreg_mask[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[1] at FF_X21_Y7_N58
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_mask[1]">XB1_shiftreg_mask[1]</A> = DFFEAS(<A HREF="#XB1L155">XB1L155</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --JB1L108 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~18 at LABCELL_X13_Y9_N24
<P><A NAME="JB1L108">JB1L108</A> = ( !<A HREF="#JB1L125">JB1L125</A> & ( (<A HREF="#S1L11">S1L11</A> & ((!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#JB1L84">JB1L84</A> & <A HREF="#JB1_data_out_shift_reg[0]">JB1_data_out_shift_reg[0]</A>)))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (<A HREF="#RB3_q_b[0]">RB3_q_b[0]</A>)))) ) ) # ( <A HREF="#JB1L125">JB1L125</A> & ( (<A HREF="#S1L11">S1L11</A> & ((!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#RB4_q_b[0]">RB4_q_b[0]</A>)))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (<A HREF="#RB3_q_b[0]">RB3_q_b[0]</A>)))) ) );


<P> --SE1L118 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15 at LABCELL_X7_Y6_N6
<P><A NAME="SE1L118">SE1L118</A> = ( !<A HREF="#SE1_jtag_ram_rd_d1">SE1_jtag_ram_rd_d1</A> & ( (!<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (!<A HREF="#SE1_MonAReg[4]">SE1_MonAReg[4]</A> & (!<A HREF="#SE1_MonAReg[2]">SE1_MonAReg[2]</A> & ((<A HREF="#SE1_MonAReg[3]">SE1_MonAReg[3]</A>))))) # (<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & ((((<A HREF="#UE1_jdo[21]">UE1_jdo[21]</A>))))) ) ) # ( <A HREF="#SE1_jtag_ram_rd_d1">SE1_jtag_ram_rd_d1</A> & ( ((!<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (<A HREF="#DF1_q_a[18]">DF1_q_a[18]</A>)) # (<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (((<A HREF="#UE1_jdo[21]">UE1_jdo[21]</A>))))) ) );


<P> --SE1L122 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19 at LABCELL_X7_Y6_N0
<P><A NAME="SE1L122">SE1L122</A> = ( !<A HREF="#SE1_jtag_ram_rd_d1">SE1_jtag_ram_rd_d1</A> & ( (!<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (((!<A HREF="#SE1_MonAReg[2]">SE1_MonAReg[2]</A> & (<A HREF="#SE1L43Q">SE1L43Q</A> & !<A HREF="#SE1_MonAReg[3]">SE1_MonAReg[3]</A>))))) # (<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (<A HREF="#UE1_jdo[32]">UE1_jdo[32]</A>)) ) ) # ( <A HREF="#SE1_jtag_ram_rd_d1">SE1_jtag_ram_rd_d1</A> & ( (!<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (((<A HREF="#DF1_q_a[29]">DF1_q_a[29]</A>)))) # (<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (<A HREF="#UE1_jdo[32]">UE1_jdo[32]</A>)) ) );


<P> --SE1L126 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23 at LABCELL_X7_Y6_N18
<P><A NAME="SE1L126">SE1L126</A> = ( !<A HREF="#SE1_jtag_ram_rd_d1">SE1_jtag_ram_rd_d1</A> & ( (!<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (((!<A HREF="#SE1L43Q">SE1L43Q</A> & (!<A HREF="#SE1_MonAReg[2]">SE1_MonAReg[2]</A> & !<A HREF="#SE1_MonAReg[3]">SE1_MonAReg[3]</A>))))) # (<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (<A HREF="#UE1_jdo[8]">UE1_jdo[8]</A>)) ) ) # ( <A HREF="#SE1_jtag_ram_rd_d1">SE1_jtag_ram_rd_d1</A> & ( ((!<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (((<A HREF="#DF1_q_a[5]">DF1_q_a[5]</A>)))) # (<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (<A HREF="#UE1_jdo[8]">UE1_jdo[8]</A>))) ) );


<P> --T1L108 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~14 at LABCELL_X19_Y7_N30
<P><A NAME="T1L108">T1L108</A> = ( !<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( ((!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (((<A HREF="#T1_control_reg[1]">T1_control_reg[1]</A>)))) # (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (!<A HREF="#T1_start_external_transfer">T1_start_external_transfer</A> & ((<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A>))))) ) ) # ( <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( ((!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (((<A HREF="#T1_address_reg[1]">T1_address_reg[1]</A>)))) # (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (<A HREF="#XB1_shiftreg_data[2]">XB1_shiftreg_data[2]</A>))) ) );


<P> --ZD1L391 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[1]~3 at LABCELL_X37_Y12_N54
<P><A NAME="ZD1L391">ZD1L391</A> = ( !<A HREF="#ZD1_D_iw[7]">ZD1_D_iw[7]</A> & ( (!<A HREF="#ZD1_D_iw[6]">ZD1_D_iw[6]</A> & (!<A HREF="#ZD1_D_iw[10]">ZD1_D_iw[10]</A> & (<A HREF="#ZD1_W_ipending_reg[1]">ZD1_W_ipending_reg[1]</A> & (<A HREF="#ZD1_D_iw[8]">ZD1_D_iw[8]</A> & !<A HREF="#ZD1_D_iw[9]">ZD1_D_iw[9]</A>)))) ) ) # ( <A HREF="#ZD1_D_iw[7]">ZD1_D_iw[7]</A> & ( (<A HREF="#ZD1_D_iw[6]">ZD1_D_iw[6]</A> & (!<A HREF="#ZD1_D_iw[10]">ZD1_D_iw[10]</A> & (<A HREF="#ZD1_W_ienable_reg[1]">ZD1_W_ienable_reg[1]</A> & (!<A HREF="#ZD1_D_iw[8]">ZD1_D_iw[8]</A> & !<A HREF="#ZD1_D_iw[9]">ZD1_D_iw[9]</A>)))) ) );


<P> --T1L112 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~18 at LABCELL_X16_Y8_N6
<P><A NAME="T1L112">T1L112</A> = ( !<A HREF="#NC2_m0_read">NC2_m0_read</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (((!<A HREF="#VB1_auto_init_error">VB1_auto_init_error</A> & <A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A>)) # (<A HREF="#T1L104">T1L104</A>)))) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#T1L104">T1L104</A>)) ) ) # ( <A HREF="#NC2_m0_read">NC2_m0_read</A> & ( (((<A HREF="#T1_readdata[8]">T1_readdata[8]</A>))) ) );


<P> --ZD1L900 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0 at LABCELL_X37_Y12_N48
<P><A NAME="ZD1L900">ZD1L900</A> = ( !<A HREF="#ZD1_R_ctrl_break">ZD1_R_ctrl_break</A> & ( (!<A HREF="#ZD1L782Q">ZD1L782Q</A> & (((<A HREF="#ZD1L904Q">ZD1L904Q</A>)))) # (<A HREF="#ZD1L782Q">ZD1L782Q</A> & ((!<A HREF="#ZD1L656">ZD1L656</A> & (((<A HREF="#ZD1L904Q">ZD1L904Q</A>)))) # (<A HREF="#ZD1L656">ZD1L656</A> & ((!<A HREF="#ZD1_D_iw[6]">ZD1_D_iw[6]</A> & (<A HREF="#ZD1L522Q">ZD1L522Q</A>)) # (<A HREF="#ZD1_D_iw[6]">ZD1_D_iw[6]</A> & ((<A HREF="#ZD1L904Q">ZD1L904Q</A>))))))) ) ) # ( <A HREF="#ZD1_R_ctrl_break">ZD1_R_ctrl_break</A> & ( (((<A HREF="#ZD1_W_status_reg_pie">ZD1_W_status_reg_pie</A>))) ) );


<P> --ZD1L1019 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~27 at LABCELL_X24_Y10_N21
<P><A NAME="ZD1L1019">ZD1L1019</A> = ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( ((!<A HREF="#UC2L1">UC2L1</A> & (<A HREF="#EF1_ram_block1a12">EF1_ram_block1a12</A> & ((<A HREF="#UC3L1">UC3L1</A>)))) # (<A HREF="#UC2L1">UC2L1</A> & (((<A HREF="#EF1_ram_block1a12">EF1_ram_block1a12</A> & <A HREF="#UC3L1">UC3L1</A>)) # (<A HREF="#QC5_av_readdata_pre[12]">QC5_av_readdata_pre[12]</A>)))) # (<A HREF="#ZD1L1018">ZD1L1018</A>) ) ) # ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( ((!<A HREF="#UC2L1">UC2L1</A> & (<A HREF="#EF1_ram_block1a44">EF1_ram_block1a44</A> & ((<A HREF="#UC3L1">UC3L1</A>)))) # (<A HREF="#UC2L1">UC2L1</A> & (((<A HREF="#EF1_ram_block1a44">EF1_ram_block1a44</A> & <A HREF="#UC3L1">UC3L1</A>)) # (<A HREF="#QC5_av_readdata_pre[12]">QC5_av_readdata_pre[12]</A>)))) # (<A HREF="#ZD1L1018">ZD1L1018</A>) ) );


<P> --ZD1L1006 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~31 at LABCELL_X24_Y10_N48
<P><A NAME="ZD1L1006">ZD1L1006</A> = ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( ((!<A HREF="#UC2L1">UC2L1</A> & (<A HREF="#UC3L1">UC3L1</A> & (<A HREF="#EF1_ram_block1a10">EF1_ram_block1a10</A>))) # (<A HREF="#UC2L1">UC2L1</A> & (((<A HREF="#UC3L1">UC3L1</A> & <A HREF="#EF1_ram_block1a10">EF1_ram_block1a10</A>)) # (<A HREF="#QC5_av_readdata_pre[10]">QC5_av_readdata_pre[10]</A>)))) # (<A HREF="#ZD1L1005">ZD1L1005</A>) ) ) # ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( ((!<A HREF="#UC2L1">UC2L1</A> & (<A HREF="#UC3L1">UC3L1</A> & (<A HREF="#EF1_ram_block1a42">EF1_ram_block1a42</A>))) # (<A HREF="#UC2L1">UC2L1</A> & (((<A HREF="#UC3L1">UC3L1</A> & <A HREF="#EF1_ram_block1a42">EF1_ram_block1a42</A>)) # (<A HREF="#QC5_av_readdata_pre[10]">QC5_av_readdata_pre[10]</A>)))) # (<A HREF="#ZD1L1005">ZD1L1005</A>) ) );


<P> --ZD1L999 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~35 at LABCELL_X24_Y10_N6
<P><A NAME="ZD1L999">ZD1L999</A> = ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( ((!<A HREF="#UC2L1">UC2L1</A> & (((<A HREF="#EF1_ram_block1a9">EF1_ram_block1a9</A> & <A HREF="#UC3L1">UC3L1</A>)))) # (<A HREF="#UC2L1">UC2L1</A> & (((<A HREF="#EF1_ram_block1a9">EF1_ram_block1a9</A> & <A HREF="#UC3L1">UC3L1</A>)) # (<A HREF="#QC5_av_readdata_pre[9]">QC5_av_readdata_pre[9]</A>)))) # (<A HREF="#ZD1L998">ZD1L998</A>) ) ) # ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( ((!<A HREF="#UC2L1">UC2L1</A> & (((<A HREF="#EF1_ram_block1a41">EF1_ram_block1a41</A> & <A HREF="#UC3L1">UC3L1</A>)))) # (<A HREF="#UC2L1">UC2L1</A> & (((<A HREF="#EF1_ram_block1a41">EF1_ram_block1a41</A> & <A HREF="#UC3L1">UC3L1</A>)) # (<A HREF="#QC5_av_readdata_pre[9]">QC5_av_readdata_pre[9]</A>)))) # (<A HREF="#ZD1L998">ZD1L998</A>) ) );


<P> --ZD1L1034 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~39 at LABCELL_X31_Y10_N18
<P><A NAME="ZD1L1034">ZD1L1034</A> = ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( ((!<A HREF="#UC2L1">UC2L1</A> & (<A HREF="#EF1_ram_block1a14">EF1_ram_block1a14</A> & (<A HREF="#UC3L1">UC3L1</A>))) # (<A HREF="#UC2L1">UC2L1</A> & (((<A HREF="#EF1_ram_block1a14">EF1_ram_block1a14</A> & <A HREF="#UC3L1">UC3L1</A>)) # (<A HREF="#QC5_av_readdata_pre[14]">QC5_av_readdata_pre[14]</A>)))) # (<A HREF="#ZD1L1033">ZD1L1033</A>) ) ) # ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( ((!<A HREF="#UC2L1">UC2L1</A> & (<A HREF="#EF1_ram_block1a46">EF1_ram_block1a46</A> & (<A HREF="#UC3L1">UC3L1</A>))) # (<A HREF="#UC2L1">UC2L1</A> & (((<A HREF="#EF1_ram_block1a46">EF1_ram_block1a46</A> & <A HREF="#UC3L1">UC3L1</A>)) # (<A HREF="#QC5_av_readdata_pre[14]">QC5_av_readdata_pre[14]</A>)))) # (<A HREF="#ZD1L1033">ZD1L1033</A>) ) );


<P> --ZD1L1026 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~43 at MLABCELL_X28_Y10_N24
<P><A NAME="ZD1L1026">ZD1L1026</A> = ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( ((!<A HREF="#QC5_av_readdata_pre[13]">QC5_av_readdata_pre[13]</A> & (((<A HREF="#EF1_ram_block1a13">EF1_ram_block1a13</A> & <A HREF="#UC3L1">UC3L1</A>)))) # (<A HREF="#QC5_av_readdata_pre[13]">QC5_av_readdata_pre[13]</A> & (((<A HREF="#EF1_ram_block1a13">EF1_ram_block1a13</A> & <A HREF="#UC3L1">UC3L1</A>)) # (<A HREF="#UC2L1">UC2L1</A>)))) # (<A HREF="#ZD1L1025">ZD1L1025</A>) ) ) # ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( ((!<A HREF="#QC5_av_readdata_pre[13]">QC5_av_readdata_pre[13]</A> & (((<A HREF="#EF1_ram_block1a45">EF1_ram_block1a45</A> & <A HREF="#UC3L1">UC3L1</A>)))) # (<A HREF="#QC5_av_readdata_pre[13]">QC5_av_readdata_pre[13]</A> & (((<A HREF="#EF1_ram_block1a45">EF1_ram_block1a45</A> & <A HREF="#UC3L1">UC3L1</A>)) # (<A HREF="#UC2L1">UC2L1</A>)))) # (<A HREF="#ZD1L1025">ZD1L1025</A>) ) );


<P> --ZD1L852 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1 at LABCELL_X31_Y11_N12
<P><A NAME="ZD1L852">ZD1L852</A> = ( !<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( (!<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & (<A HREF="#ZD1L614">ZD1L614</A> & (!<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & (<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & !<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A>)))) ) ) # ( <A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( (!<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & (<A HREF="#ZD1L614">ZD1L614</A> & (<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & (<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & !<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A>)))) ) );


<P> --BC1L53 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1 at MLABCELL_X3_Y4_N24
<P><A NAME="BC1L53">BC1L53</A> = AMPP_FUNCTION(!<A HREF="#H1_splitter_nodes_receive_0[3]">H1_splitter_nodes_receive_0[3]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#BC1_state">BC1_state</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>);


<P> --ZD1L921 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31 at LABCELL_X27_Y12_N36
<P><A NAME="ZD1L921">ZD1L921</A> = ( !<A HREF="#ZD1_R_ctrl_rd_ctl_reg">ZD1_R_ctrl_rd_ctl_reg</A> & ( (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & ((!<A HREF="#ZD1_R_ctrl_br_cmp">ZD1_R_ctrl_br_cmp</A> & (((<A HREF="#ZD1L860Q">ZD1L860Q</A>)))) # (<A HREF="#ZD1_R_ctrl_br_cmp">ZD1_R_ctrl_br_cmp</A> & (<A HREF="#ZD1_W_cmp_result">ZD1_W_cmp_result</A>)))) # (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & ((((<A HREF="#ZD1_av_ld_byte0_data[0]">ZD1_av_ld_byte0_data[0]</A>))))) ) ) # ( <A HREF="#ZD1_R_ctrl_rd_ctl_reg">ZD1_R_ctrl_rd_ctl_reg</A> & ( (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & ((!<A HREF="#ZD1_R_ctrl_br_cmp">ZD1_R_ctrl_br_cmp</A> & (((<A HREF="#ZD1_W_control_rd_data[0]">ZD1_W_control_rd_data[0]</A>)))) # (<A HREF="#ZD1_R_ctrl_br_cmp">ZD1_R_ctrl_br_cmp</A> & (<A HREF="#ZD1_W_cmp_result">ZD1_W_cmp_result</A>)))) # (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & ((((<A HREF="#ZD1_av_ld_byte0_data[0]">ZD1_av_ld_byte0_data[0]</A>))))) ) );


<P> --X1L111 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector34~2 at LABCELL_X30_Y4_N12
<P><A NAME="X1L111">X1L111</A> = ( !<A HREF="#X1_refresh_request">X1_refresh_request</A> & ( ((!<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A> & ((!<A HREF="#X1_init_done">X1_init_done</A>) # ((<A HREF="#X1L352Q">X1L352Q</A> & <A HREF="#X1L341">X1L341</A>)))) # (<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A> & (<A HREF="#X1L352Q">X1L352Q</A> & (<A HREF="#X1L341">X1L341</A>)))) # (<A HREF="#X1_m_state.010000000">X1_m_state.010000000</A>) ) ) # ( <A HREF="#X1_refresh_request">X1_refresh_request</A> & ( (!<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A>) # ((((<A HREF="#X1_m_state.010000000">X1_m_state.010000000</A>)) # (<A HREF="#X1L109">X1L109</A>)) # (<A HREF="#X1L352Q">X1L352Q</A>)) ) );


<P> --NC8L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|cp_ready~0 at MLABCELL_X28_Y8_N48
<P><A NAME="NC8L4">NC8L4</A> = ( !<A HREF="#YC2_use_reg">YC2_use_reg</A> & ( (<A HREF="#YD1_entries[1]">YD1_entries[1]</A> & (!<A HREF="#YD1L7Q">YD1L7Q</A> & (((<A HREF="#ZD1L1101Q">ZD1L1101Q</A>)) # (<A HREF="#ZD1_d_byteenable[0]">ZD1_d_byteenable[0]</A>)))) ) ) # ( <A HREF="#YC2_use_reg">YC2_use_reg</A> & ( (<A HREF="#YD1_entries[1]">YD1_entries[1]</A> & (!<A HREF="#YD1L7Q">YD1L7Q</A> & (((<A HREF="#YC2L45Q">YC2L45Q</A>)) # (<A HREF="#YC2_byteen_reg[0]">YC2_byteen_reg[0]</A>)))) ) );


<P> --TC1L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~4 at LABCELL_X40_Y10_N36
<P><A NAME="TC1L6">TC1L6</A> = ( !<A HREF="#BD1L3">BD1L3</A> & ( (!<A HREF="#BD1L16">BD1L16</A> & (!<A HREF="#BD1L17">BD1L17</A> & (<A HREF="#NC8L8">NC8L8</A> & (<A HREF="#YC2_count[0]">YC2_count[0]</A>)))) ) ) # ( <A HREF="#BD1L3">BD1L3</A> & ( (!<A HREF="#BD1L16">BD1L16</A> & (!<A HREF="#BD1L17">BD1L17</A> & (<A HREF="#TC1L16">TC1L16</A> & ((<A HREF="#ND2L2">ND2L2</A>))))) ) );


<P> --NC8L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|cp_ready~4 at MLABCELL_X28_Y8_N30
<P><A NAME="NC8L8">NC8L8</A> = ( !<A HREF="#YC2_use_reg">YC2_use_reg</A> & ( (!<A HREF="#PC8_mem_used[7]">PC8_mem_used[7]</A> & ((!<A HREF="#YD1L1">YD1L1</A>) # ((!<A HREF="#ZD1_d_byteenable[0]">ZD1_d_byteenable[0]</A> & (!<A HREF="#ZD1L1101Q">ZD1L1101Q</A>))))) ) ) # ( <A HREF="#YC2_use_reg">YC2_use_reg</A> & ( (!<A HREF="#PC8_mem_used[7]">PC8_mem_used[7]</A> & ((!<A HREF="#YD1L1">YD1L1</A>) # ((!<A HREF="#YC2_byteen_reg[0]">YC2_byteen_reg[0]</A> & ((!<A HREF="#YC2L45Q">YC2L45Q</A>)))))) ) );


<P> --X1L378 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~9 at LABCELL_X29_Y8_N24
<P><A NAME="X1L378">X1L378</A> = ( !<A HREF="#YD1_rd_address">YD1_rd_address</A> & ( (<A HREF="#X1L370">X1L370</A> & (<A HREF="#X1L372">X1L372</A> & (<A HREF="#X1L373">X1L373</A> & (!<A HREF="#YD1_entry_0[42]">YD1_entry_0[42]</A> $ (<A HREF="#X1_active_addr[24]">X1_active_addr[24]</A>))))) ) ) # ( <A HREF="#YD1_rd_address">YD1_rd_address</A> & ( (<A HREF="#X1L370">X1L370</A> & (<A HREF="#X1L372">X1L372</A> & (<A HREF="#X1L373">X1L373</A> & (!<A HREF="#YD1_entry_1[42]">YD1_entry_1[42]</A> $ (<A HREF="#X1_active_addr[24]">X1_active_addr[24]</A>))))) ) );


<P> --A1L161 is GPIO_0[4]~output at IOOBUF_X78_Y0_N19
<P><A NAME="A1L161">A1L161</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L164 is GPIO_0[5]~output at IOOBUF_X58_Y0_N59
<P><A NAME="A1L164">A1L164</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L167 is GPIO_0[6]~output at IOOBUF_X10_Y81_N59
<P><A NAME="A1L167">A1L167</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L170 is GPIO_0[7]~output at IOOBUF_X89_Y23_N5
<P><A NAME="A1L170">A1L170</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L173 is GPIO_0[8]~output at IOOBUF_X30_Y81_N19
<P><A NAME="A1L173">A1L173</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L176 is GPIO_0[9]~output at IOOBUF_X10_Y81_N76
<P><A NAME="A1L176">A1L176</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L179 is GPIO_0[10]~output at IOOBUF_X6_Y81_N53
<P><A NAME="A1L179">A1L179</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L182 is GPIO_0[11]~output at IOOBUF_X18_Y81_N93
<P><A NAME="A1L182">A1L182</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L185 is GPIO_0[12]~output at IOOBUF_X40_Y81_N19
<P><A NAME="A1L185">A1L185</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L188 is GPIO_0[13]~output at IOOBUF_X26_Y81_N59
<P><A NAME="A1L188">A1L188</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L191 is GPIO_0[14]~output at IOOBUF_X84_Y0_N2
<P><A NAME="A1L191">A1L191</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L194 is GPIO_0[15]~output at IOOBUF_X89_Y20_N45
<P><A NAME="A1L194">A1L194</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L197 is GPIO_0[16]~output at IOOBUF_X89_Y25_N5
<P><A NAME="A1L197">A1L197</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L200 is GPIO_0[17]~output at IOOBUF_X4_Y0_N53
<P><A NAME="A1L200">A1L200</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L203 is GPIO_0[18]~output at IOOBUF_X66_Y0_N76
<P><A NAME="A1L203">A1L203</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L206 is GPIO_0[19]~output at IOOBUF_X66_Y0_N93
<P><A NAME="A1L206">A1L206</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L209 is GPIO_0[20]~output at IOOBUF_X74_Y0_N93
<P><A NAME="A1L209">A1L209</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L212 is GPIO_0[21]~output at IOOBUF_X24_Y81_N36
<P><A NAME="A1L212">A1L212</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L215 is GPIO_0[22]~output at IOOBUF_X8_Y81_N2
<P><A NAME="A1L215">A1L215</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L218 is GPIO_0[23]~output at IOOBUF_X89_Y4_N79
<P><A NAME="A1L218">A1L218</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L221 is GPIO_0[24]~output at IOOBUF_X89_Y20_N79
<P><A NAME="A1L221">A1L221</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L224 is GPIO_0[25]~output at IOOBUF_X89_Y16_N56
<P><A NAME="A1L224">A1L224</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L227 is GPIO_0[26]~output at IOOBUF_X89_Y4_N96
<P><A NAME="A1L227">A1L227</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L230 is GPIO_0[27]~output at IOOBUF_X2_Y0_N76
<P><A NAME="A1L230">A1L230</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L233 is GPIO_0[28]~output at IOOBUF_X16_Y81_N19
<P><A NAME="A1L233">A1L233</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L236 is GPIO_0[29]~output at IOOBUF_X89_Y23_N39
<P><A NAME="A1L236">A1L236</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L239 is GPIO_0[30]~output at IOOBUF_X32_Y81_N2
<P><A NAME="A1L239">A1L239</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L242 is GPIO_0[31]~output at IOOBUF_X80_Y0_N53
<P><A NAME="A1L242">A1L242</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L245 is GPIO_0[32]~output at IOOBUF_X66_Y0_N42
<P><A NAME="A1L245">A1L245</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L248 is GPIO_0[33]~output at IOOBUF_X72_Y0_N53
<P><A NAME="A1L248">A1L248</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L251 is GPIO_0[34]~output at IOOBUF_X89_Y25_N22
<P><A NAME="A1L251">A1L251</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L254 is GPIO_0[35]~output at IOOBUF_X14_Y0_N36
<P><A NAME="A1L254">A1L254</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L87 is DRAM_DQ[0]~output at IOOBUF_X24_Y0_N53
<P><A NAME="A1L87">A1L87</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_data[0]">X1_m_data[0]</A>), .OE(!<A HREF="#X1_oe">X1_oe</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L90 is DRAM_DQ[1]~output at IOOBUF_X24_Y0_N36
<P><A NAME="A1L90">A1L90</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_data[1]">X1_m_data[1]</A>), .OE(!<A HREF="#X1L354Q">X1L354Q</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L93 is DRAM_DQ[2]~output at IOOBUF_X22_Y0_N53
<P><A NAME="A1L93">A1L93</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_data[2]">X1_m_data[2]</A>), .OE(!<A HREF="#X1L355Q">X1L355Q</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L96 is DRAM_DQ[3]~output at IOOBUF_X24_Y0_N19
<P><A NAME="A1L96">A1L96</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_data[3]">X1_m_data[3]</A>), .OE(!<A HREF="#X1L356Q">X1L356Q</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L99 is DRAM_DQ[4]~output at IOOBUF_X8_Y0_N53
<P><A NAME="A1L99">A1L99</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_data[4]">X1_m_data[4]</A>), .OE(!<A HREF="#X1L357Q">X1L357Q</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L102 is DRAM_DQ[5]~output at IOOBUF_X26_Y0_N76
<P><A NAME="A1L102">A1L102</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_data[5]">X1_m_data[5]</A>), .OE(!<A HREF="#X1L358Q">X1L358Q</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L105 is DRAM_DQ[6]~output at IOOBUF_X26_Y0_N42
<P><A NAME="A1L105">A1L105</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_data[6]">X1_m_data[6]</A>), .OE(!<A HREF="#X1L359Q">X1L359Q</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L108 is DRAM_DQ[7]~output at IOOBUF_X20_Y0_N2
<P><A NAME="A1L108">A1L108</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_data[7]">X1_m_data[7]</A>), .OE(!<A HREF="#X1L360Q">X1L360Q</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L111 is DRAM_DQ[8]~output at IOOBUF_X14_Y0_N53
<P><A NAME="A1L111">A1L111</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_data[8]">X1_m_data[8]</A>), .OE(!<A HREF="#X1L361Q">X1L361Q</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L114 is DRAM_DQ[9]~output at IOOBUF_X24_Y0_N2
<P><A NAME="A1L114">A1L114</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_data[9]">X1_m_data[9]</A>), .OE(!<A HREF="#X1L362Q">X1L362Q</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L117 is DRAM_DQ[10]~output at IOOBUF_X26_Y0_N93
<P><A NAME="A1L117">A1L117</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_data[10]">X1_m_data[10]</A>), .OE(!<A HREF="#X1L363Q">X1L363Q</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L120 is DRAM_DQ[11]~output at IOOBUF_X16_Y0_N53
<P><A NAME="A1L120">A1L120</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_data[11]">X1_m_data[11]</A>), .OE(!<A HREF="#X1L364Q">X1L364Q</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L123 is DRAM_DQ[12]~output at IOOBUF_X16_Y0_N36
<P><A NAME="A1L123">A1L123</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_data[12]">X1_m_data[12]</A>), .OE(!<A HREF="#X1L365Q">X1L365Q</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L126 is DRAM_DQ[13]~output at IOOBUF_X22_Y0_N19
<P><A NAME="A1L126">A1L126</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_data[13]">X1_m_data[13]</A>), .OE(!<A HREF="#X1L366Q">X1L366Q</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L129 is DRAM_DQ[14]~output at IOOBUF_X26_Y0_N59
<P><A NAME="A1L129">A1L129</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_data[14]">X1_m_data[14]</A>), .OE(!<A HREF="#X1L367Q">X1L367Q</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L132 is DRAM_DQ[15]~output at IOOBUF_X20_Y0_N36
<P><A NAME="A1L132">A1L132</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_data[15]">X1_m_data[15]</A>), .OE(!<A HREF="#X1L368Q">X1L368Q</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L23 is AUD_ADCLRCK~output at IOOBUF_X10_Y0_N59
<P><A NAME="A1L23">A1L23</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L26 is AUD_BCLK~output at IOOBUF_X18_Y81_N42
<P><A NAME="A1L26">A1L26</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L31 is AUD_DACLRCK~output at IOOBUF_X18_Y0_N93
<P><A NAME="A1L31">A1L31</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L145 is FPGA_I2C_SDAT~output at IOOBUF_X18_Y0_N59
<P><A NAME="A1L145">A1L145</A> = OUTPUT_BUFFER.O(.I(<A HREF="#XB1L33">XB1L33</A>), .OE(<A HREF="#XB1L34">XB1L34</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L149 is GPIO_0[0]~output at IOOBUF_X18_Y81_N59
<P><A NAME="A1L149">A1L149</A> = OUTPUT_BUFFER.O(.I(<A HREF="#A1L25">A1L25</A>), .OE(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L152 is GPIO_0[1]~output at IOOBUF_X38_Y0_N36
<P><A NAME="A1L152">A1L152</A> = OUTPUT_BUFFER.O(.I(<A HREF="#JB1_serial_audio_out_data">JB1_serial_audio_out_data</A>), .OE(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L155 is GPIO_0[2]~output at IOOBUF_X18_Y0_N42
<P><A NAME="A1L155">A1L155</A> = OUTPUT_BUFFER.O(.I(<A HREF="#A1L30">A1L30</A>), .OE(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --A1L158 is GPIO_0[3]~output at IOOBUF_X12_Y0_N53
<P><A NAME="A1L158">A1L158</A> = OUTPUT_BUFFER.O(.I(<A HREF="#AB1_data_out">AB1_data_out</A>), .OE(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --X1_m_addr[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4] at DDIOOUTCELL_X30_Y0_N10
<P> --register power-up is low

<P><A NAME="X1_m_addr[4]">X1_m_addr[4]</A> = DFFEAS(<A HREF="#X1L142">X1L142</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#X1L281">X1L281</A>,  ,  ,  ,  );


<P> --X1_m_addr[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5] at DDIOOUTCELL_X36_Y0_N61
<P> --register power-up is low

<P><A NAME="X1_m_addr[5]">X1_m_addr[5]</A> = DFFEAS(<A HREF="#X1L140">X1L140</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#X1L281">X1L281</A>,  ,  ,  ,  );


<P> --X1_m_addr[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10] at DDIOOUTCELL_X50_Y0_N67
<P> --register power-up is low

<P><A NAME="X1_m_addr[10]">X1_m_addr[10]</A> = DFFEAS(<A HREF="#X1L135">X1L135</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#X1L281">X1L281</A>,  ,  ,  ,  );


<P> --X1_m_addr[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11] at DDIOOUTCELL_X50_Y0_N84
<P> --register power-up is low

<P><A NAME="X1_m_addr[11]">X1_m_addr[11]</A> = DFFEAS(<A HREF="#X1L134">X1L134</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#X1L281">X1L281</A>,  ,  ,  ,  );


<P> --X1_m_addr[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[12] at DDIOOUTCELL_X36_Y0_N27
<P> --register power-up is low

<P><A NAME="X1_m_addr[12]">X1_m_addr[12]</A> = DFFEAS(<A HREF="#X1L133">X1L133</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#X1L281">X1L281</A>,  ,  ,  ,  );


<P> --X1_m_bank[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[0] at DDIOOUTCELL_X28_Y0_N27
<P> --register power-up is low

<P><A NAME="X1_m_bank[0]">X1_m_bank[0]</A> = DFFEAS(<A HREF="#X1L148">X1L148</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#X1L170">X1L170</A>,  ,  ,  ,  );


<P> --X1_m_bank[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[1] at DDIOOUTCELL_X30_Y0_N44
<P> --register power-up is low

<P><A NAME="X1_m_bank[1]">X1_m_bank[1]</A> = DFFEAS(<A HREF="#X1L147">X1L147</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#X1L170">X1L170</A>,  ,  ,  ,  );


<P> --X1_m_cmd[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3] at DDIOOUTCELL_X16_Y0_N10
<P> --register power-up is high

<P><A NAME="X1_m_cmd[3]">X1_m_cmd[3]</A> = DFFEAS(!<A HREF="#X1L79">X1L79</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , VCC, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  );


<P> --X1L293Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1 at FF_X27_Y6_N1
<P> --register power-up is low

<P><A NAME="X1L293Q">X1L293Q</A> = DFFEAS(<A HREF="#X1L81">X1L81</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L295Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1 at FF_X25_Y4_N14
<P> --register power-up is low

<P><A NAME="X1L295Q">X1L295Q</A> = DFFEAS(<A HREF="#X1L80">X1L80</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L291Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1 at FF_X25_Y4_N8
<P> --register power-up is low

<P><A NAME="X1L291Q">X1L291Q</A> = DFFEAS(<A HREF="#X1L82">X1L82</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_m_dqm[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1] at DDIOOUTCELL_X28_Y0_N61
<P> --register power-up is low

<P><A NAME="X1_m_dqm[1]">X1_m_dqm[1]</A> = DFFEAS(<A HREF="#X1L165">X1L165</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#X1L170">X1L170</A>,  ,  ,  ,  );


<P> --X1_m_dqm[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0] at DDIOOUTCELL_X28_Y0_N10
<P> --register power-up is low

<P><A NAME="X1_m_dqm[0]">X1_m_dqm[0]</A> = DFFEAS(<A HREF="#X1L166">X1L166</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#X1L170">X1L170</A>,  ,  ,  ,  );


<P> --count[1] is count[1] at FF_X11_Y9_N4
<P> --register power-up is low

<P><A NAME="count[1]">count[1]</A> = DFFEAS(<A HREF="#A1L43">A1L43</A>, GLOBAL(<A HREF="#A1L38">A1L38</A>), <A HREF="#A1L318">A1L318</A>,  ,  ,  ,  ,  ,  );


<P> --XB1_s_serial_protocol.STATE_0_IDLE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE at FF_X16_Y4_N49
<P> --register power-up is low

<P><A NAME="XB1_s_serial_protocol.STATE_0_IDLE">XB1_s_serial_protocol.STATE_0_IDLE</A> = DFFEAS(<A HREF="#XB1L30">XB1L30</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --XB1L32 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_clk~0 at LABCELL_X16_Y4_N39
<P><A NAME="XB1L32">XB1L32</A> = (!<A HREF="#XB1_s_serial_protocol.STATE_0_IDLE">XB1_s_serial_protocol.STATE_0_IDLE</A>) # (<A HREF="#AC1_new_clk">AC1_new_clk</A>);


<P> --BC1_adapted_tdo is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo at FF_X1_Y1_N38
<P> --register power-up is low

<P><A NAME="BC1_adapted_tdo">BC1_adapted_tdo</A> = AMPP_FUNCTION(!<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L2">BC1L2</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>);


<P> --VE1_sr[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0] at FF_X2_Y5_N17
<P> --register power-up is low

<P><A NAME="VE1_sr[0]">VE1_sr[0]</A> = DFFEAS(<A HREF="#VE1L59">VE1L59</A>, <A HREF="#A1L5">A1L5</A>,  ,  ,  ,  ,  ,  ,  );


<P> --VE1_ir_out[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] at FF_X2_Y5_N11
<P> --register power-up is low

<P><A NAME="VE1_ir_out[0]">VE1_ir_out[0]</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  ,  , <A HREF="#XE3_dreg[0]">XE3_dreg[0]</A>,  ,  , VCC);


<P> --VE1_ir_out[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] at FF_X2_Y5_N4
<P> --register power-up is low

<P><A NAME="VE1_ir_out[1]">VE1_ir_out[1]</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  ,  , <A HREF="#XE2_dreg[0]">XE2_dreg[0]</A>,  ,  , VCC);


<P> --X1_active_addr[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[0] at FF_X30_Y6_N37
<P> --register power-up is low

<P><A NAME="X1_active_addr[0]">X1_active_addr[0]</A> = DFFEAS(<A HREF="#YD1L130">YD1L130</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --X1_active_addr[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[11] at FF_X29_Y8_N10
<P> --register power-up is low

<P><A NAME="X1_active_addr[11]">X1_active_addr[11]</A> = DFFEAS(<A HREF="#YD1L141">YD1L141</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --X1_m_state.000001000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000 at FF_X29_Y4_N37
<P> --register power-up is low

<P><A NAME="X1_m_state.000001000">X1_m_state.000001000</A> = DFFEAS(<A HREF="#X1L95">X1L95</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_m_state.000010000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000 at FF_X29_Y4_N41
<P> --register power-up is low

<P><A NAME="X1_m_state.000010000">X1_m_state.000010000</A> = DFFEAS(<A HREF="#X1L98">X1L98</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L169 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr9~0 at LABCELL_X29_Y4_N33
<P><A NAME="X1L169">X1L169</A> = (!<A HREF="#X1_m_state.000010000">X1_m_state.000010000</A> & !<A HREF="#X1_m_state.000001000">X1_m_state.000001000</A>);


<P> --X1_f_pop is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|f_pop at FF_X28_Y4_N4
<P> --register power-up is low

<P><A NAME="X1_f_pop">X1_f_pop</A> = DFFEAS(<A HREF="#X1L132">X1L132</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_rd_address is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address at FF_X30_Y5_N37
<P> --register power-up is low

<P><A NAME="YD1_rd_address">YD1_rd_address</A> = DFFEAS(<A HREF="#YD1L111">YD1L111</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_active_addr[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[13] at FF_X19_Y11_N31
<P> --register power-up is low

<P><A NAME="X1_active_addr[13]">X1_active_addr[13]</A> = DFFEAS(<A HREF="#YD1L143">YD1L143</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --YD1_entry_1[31] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[31] at FF_X19_Y8_N37
<P> --register power-up is low

<P><A NAME="YD1_entry_1[31]">YD1_entry_1[31]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L100">YC2L100</A>,  ,  , VCC);


<P> --YD1_entry_0[31] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[31] at FF_X30_Y7_N47
<P> --register power-up is low

<P><A NAME="YD1_entry_0[31]">YD1_entry_0[31]</A> = DFFEAS(<A HREF="#YC2L100">YC2L100</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --X1L56 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal3~0 at LABCELL_X19_Y8_N36
<P><A NAME="X1L56">X1L56</A> = ( <A HREF="#YD1_entry_1[31]">YD1_entry_1[31]</A> & ( <A HREF="#YD1_entry_0[31]">YD1_entry_0[31]</A> & ( !<A HREF="#X1_active_addr[13]">X1_active_addr[13]</A> ) ) ) # ( !<A HREF="#YD1_entry_1[31]">YD1_entry_1[31]</A> & ( <A HREF="#YD1_entry_0[31]">YD1_entry_0[31]</A> & ( !<A HREF="#YD1_rd_address">YD1_rd_address</A> $ (<A HREF="#X1_active_addr[13]">X1_active_addr[13]</A>) ) ) ) # ( <A HREF="#YD1_entry_1[31]">YD1_entry_1[31]</A> & ( !<A HREF="#YD1_entry_0[31]">YD1_entry_0[31]</A> & ( !<A HREF="#YD1_rd_address">YD1_rd_address</A> $ (!<A HREF="#X1_active_addr[13]">X1_active_addr[13]</A>) ) ) ) # ( !<A HREF="#YD1_entry_1[31]">YD1_entry_1[31]</A> & ( !<A HREF="#YD1_entry_0[31]">YD1_entry_0[31]</A> & ( <A HREF="#X1_active_addr[13]">X1_active_addr[13]</A> ) ) );


<P> --YD1_entries[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[1] at FF_X27_Y8_N55
<P> --register power-up is low

<P><A NAME="YD1_entries[1]">YD1_entries[1]</A> = DFFEAS(<A HREF="#YD1L9">YD1L9</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_entries[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[0] at FF_X28_Y8_N41
<P> --register power-up is low

<P><A NAME="YD1_entries[0]">YD1_entries[0]</A> = DFFEAS(<A HREF="#YD1L6">YD1L6</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L2 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|Equal1~0 at MLABCELL_X28_Y8_N54
<P><A NAME="YD1L2">YD1L2</A> = ( !<A HREF="#YD1L7Q">YD1L7Q</A> & ( !<A HREF="#YD1_entries[1]">YD1_entries[1]</A> ) );


<P> --X1_active_addr[20] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[20] at FF_X29_Y6_N26
<P> --register power-up is low

<P><A NAME="X1_active_addr[20]">X1_active_addr[20]</A> = DFFEAS(<A HREF="#YD1L150">YD1L150</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --YD1_entry_1[38] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[38] at FF_X29_Y6_N11
<P> --register power-up is low

<P><A NAME="YD1_entry_1[38]">YD1_entry_1[38]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L107">YC2L107</A>,  ,  , VCC);


<P> --YD1_entry_0[38] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[38] at FF_X29_Y6_N50
<P> --register power-up is low

<P><A NAME="YD1_entry_0[38]">YD1_entry_0[38]</A> = DFFEAS(<A HREF="#YC2L107">YC2L107</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L150 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[38]~0 at LABCELL_X29_Y6_N24
<P><A NAME="YD1L150">YD1L150</A> = ( <A HREF="#YD1_entry_1[38]">YD1_entry_1[38]</A> & ( (<A HREF="#YD1_entry_0[38]">YD1_entry_0[38]</A>) # (<A HREF="#YD1_rd_address">YD1_rd_address</A>) ) ) # ( !<A HREF="#YD1_entry_1[38]">YD1_entry_1[38]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_0[38]">YD1_entry_0[38]</A>) ) );


<P> --X1_active_addr[21] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[21] at FF_X29_Y6_N55
<P> --register power-up is low

<P><A NAME="X1_active_addr[21]">X1_active_addr[21]</A> = DFFEAS(<A HREF="#YD1L151">YD1L151</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --YD1_entry_1[39] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[39] at FF_X29_Y6_N1
<P> --register power-up is low

<P><A NAME="YD1_entry_1[39]">YD1_entry_1[39]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L108">YC2L108</A>,  ,  , VCC);


<P> --YD1_entry_0[39] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[39] at FF_X29_Y6_N35
<P> --register power-up is low

<P><A NAME="YD1_entry_0[39]">YD1_entry_0[39]</A> = DFFEAS(<A HREF="#YC2L108">YC2L108</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L151 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[39]~1 at LABCELL_X29_Y6_N54
<P><A NAME="YD1L151">YD1L151</A> = ( <A HREF="#YD1_entry_0[39]">YD1_entry_0[39]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A>) # (<A HREF="#YD1_entry_1[39]">YD1_entry_1[39]</A>) ) ) # ( !<A HREF="#YD1_entry_0[39]">YD1_entry_0[39]</A> & ( (<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_1[39]">YD1_entry_1[39]</A>) ) );


<P> --X1_active_addr[22] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[22] at FF_X29_Y6_N58
<P> --register power-up is low

<P><A NAME="X1_active_addr[22]">X1_active_addr[22]</A> = DFFEAS(<A HREF="#YD1L152">YD1L152</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --YD1_entry_1[40] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[40] at FF_X29_Y6_N14
<P> --register power-up is low

<P><A NAME="YD1_entry_1[40]">YD1_entry_1[40]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L109">YC2L109</A>,  ,  , VCC);


<P> --YD1_entry_0[40] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[40] at FF_X29_Y6_N53
<P> --register power-up is low

<P><A NAME="YD1_entry_0[40]">YD1_entry_0[40]</A> = DFFEAS(<A HREF="#YC2L109">YC2L109</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --X1_active_addr[23] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[23] at FF_X29_Y6_N29
<P> --register power-up is low

<P><A NAME="X1_active_addr[23]">X1_active_addr[23]</A> = DFFEAS(<A HREF="#YD1L153">YD1L153</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --YD1_entry_1[41] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[41] at FF_X29_Y6_N7
<P> --register power-up is low

<P><A NAME="YD1_entry_1[41]">YD1_entry_1[41]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L110">YC2L110</A>,  ,  , VCC);


<P> --YD1_entry_0[41] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[41] at FF_X29_Y6_N32
<P> --register power-up is low

<P><A NAME="YD1_entry_0[41]">YD1_entry_0[41]</A> = DFFEAS(<A HREF="#YC2L110">YC2L110</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --X1L369 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~0 at LABCELL_X29_Y6_N12
<P><A NAME="X1L369">X1L369</A> = ( <A HREF="#YD1_entry_1[40]">YD1_entry_1[40]</A> & ( <A HREF="#YD1_rd_address">YD1_rd_address</A> & ( (<A HREF="#X1_active_addr[22]">X1_active_addr[22]</A> & (<A HREF="#X1L376">X1L376</A> & <A HREF="#X1L377">X1L377</A>)) ) ) ) # ( !<A HREF="#YD1_entry_1[40]">YD1_entry_1[40]</A> & ( <A HREF="#YD1_rd_address">YD1_rd_address</A> & ( (!<A HREF="#X1_active_addr[22]">X1_active_addr[22]</A> & (<A HREF="#X1L376">X1L376</A> & <A HREF="#X1L377">X1L377</A>)) ) ) ) # ( <A HREF="#YD1_entry_1[40]">YD1_entry_1[40]</A> & ( !<A HREF="#YD1_rd_address">YD1_rd_address</A> & ( (<A HREF="#X1L376">X1L376</A> & (<A HREF="#X1L377">X1L377</A> & (!<A HREF="#X1_active_addr[22]">X1_active_addr[22]</A> $ (<A HREF="#YD1_entry_0[40]">YD1_entry_0[40]</A>)))) ) ) ) # ( !<A HREF="#YD1_entry_1[40]">YD1_entry_1[40]</A> & ( !<A HREF="#YD1_rd_address">YD1_rd_address</A> & ( (<A HREF="#X1L376">X1L376</A> & (<A HREF="#X1L377">X1L377</A> & (!<A HREF="#X1_active_addr[22]">X1_active_addr[22]</A> $ (<A HREF="#YD1_entry_0[40]">YD1_entry_0[40]</A>)))) ) ) );


<P> --X1_active_addr[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[10] at FF_X29_Y8_N38
<P> --register power-up is low

<P><A NAME="X1_active_addr[10]">X1_active_addr[10]</A> = DFFEAS(<A HREF="#YD1L140">YD1L140</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --YD1_entry_1[28] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[28] at FF_X30_Y4_N46
<P> --register power-up is low

<P><A NAME="YD1_entry_1[28]">YD1_entry_1[28]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L97">YC2L97</A>,  ,  , VCC);


<P> --YD1_entry_0[28] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[28] at FF_X29_Y8_N59
<P> --register power-up is low

<P><A NAME="YD1_entry_0[28]">YD1_entry_0[28]</A> = DFFEAS(<A HREF="#YC2L97">YC2L97</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L140 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[28]~2 at LABCELL_X29_Y8_N36
<P><A NAME="YD1L140">YD1L140</A> = ( <A HREF="#YD1_rd_address">YD1_rd_address</A> & ( <A HREF="#YD1_entry_1[28]">YD1_entry_1[28]</A> ) ) # ( !<A HREF="#YD1_rd_address">YD1_rd_address</A> & ( <A HREF="#YD1_entry_0[28]">YD1_entry_0[28]</A> ) );


<P> --X1_active_addr[24] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[24] at FF_X29_Y8_N14
<P> --register power-up is low

<P><A NAME="X1_active_addr[24]">X1_active_addr[24]</A> = DFFEAS(<A HREF="#YD1L154">YD1L154</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --YD1_entry_1[42] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[42] at FF_X29_Y8_N26
<P> --register power-up is low

<P><A NAME="YD1_entry_1[42]">YD1_entry_1[42]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L111">YC2L111</A>,  ,  , VCC);


<P> --YD1_entry_0[42] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[42] at FF_X29_Y8_N56
<P> --register power-up is low

<P><A NAME="YD1_entry_0[42]">YD1_entry_0[42]</A> = DFFEAS(<A HREF="#YC2L111">YC2L111</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1_entry_1[29] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[29] at FF_X29_Y8_N43
<P> --register power-up is low

<P><A NAME="YD1_entry_1[29]">YD1_entry_1[29]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L98">YC2L98</A>,  ,  , VCC);


<P> --YD1_entry_0[29] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[29] at FF_X29_Y8_N53
<P> --register power-up is low

<P><A NAME="YD1_entry_0[29]">YD1_entry_0[29]</A> = DFFEAS(<A HREF="#YC2L98">YC2L98</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --X1_active_addr[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[12] at FF_X29_Y8_N8
<P> --register power-up is low

<P><A NAME="X1_active_addr[12]">X1_active_addr[12]</A> = DFFEAS(<A HREF="#YD1L142">YD1L142</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --YD1_entry_1[30] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[30] at FF_X29_Y8_N31
<P> --register power-up is low

<P><A NAME="YD1_entry_1[30]">YD1_entry_1[30]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L99">YC2L99</A>,  ,  , VCC);


<P> --YD1_entry_0[30] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[30] at FF_X29_Y8_N50
<P> --register power-up is low

<P><A NAME="YD1_entry_0[30]">YD1_entry_0[30]</A> = DFFEAS(<A HREF="#YC2L99">YC2L99</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --X1_active_rnw is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw at FF_X29_Y8_N17
<P> --register power-up is low

<P><A NAME="X1_active_rnw">X1_active_rnw</A> = DFFEAS(<A HREF="#YD1L155">YD1L155</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --YD1_entry_1[43] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[43] at FF_X29_Y8_N1
<P> --register power-up is low

<P><A NAME="YD1_entry_1[43]">YD1_entry_1[43]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#NC8L13">NC8L13</A>,  ,  , VCC);


<P> --YD1_entry_0[43] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[43] at FF_X27_Y8_N37
<P> --register power-up is low

<P><A NAME="YD1_entry_0[43]">YD1_entry_0[43]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>, <A HREF="#NC8L13">NC8L13</A>,  ,  , VCC);


<P> --X1_active_cs_n is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n at FF_X28_Y4_N43
<P> --register power-up is low

<P><A NAME="X1_active_cs_n">X1_active_cs_n</A> = DFFEAS(<A HREF="#X1L203">X1L203</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --X1L370 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~1 at LABCELL_X29_Y8_N0
<P><A NAME="X1L370">X1L370</A> = ( <A HREF="#X1_active_rnw">X1_active_rnw</A> & ( (!<A HREF="#X1_active_cs_n">X1_active_cs_n</A> & ((!<A HREF="#YD1_rd_address">YD1_rd_address</A> & (<A HREF="#YD1_entry_0[43]">YD1_entry_0[43]</A>)) # (<A HREF="#YD1_rd_address">YD1_rd_address</A> & ((<A HREF="#YD1_entry_1[43]">YD1_entry_1[43]</A>))))) ) ) # ( !<A HREF="#X1_active_rnw">X1_active_rnw</A> & ( (!<A HREF="#X1_active_cs_n">X1_active_cs_n</A> & ((!<A HREF="#YD1_rd_address">YD1_rd_address</A> & (!<A HREF="#YD1_entry_0[43]">YD1_entry_0[43]</A>)) # (<A HREF="#YD1_rd_address">YD1_rd_address</A> & ((!<A HREF="#YD1_entry_1[43]">YD1_entry_1[43]</A>))))) ) );


<P> --X1_active_addr[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[14] at FF_X30_Y8_N5
<P> --register power-up is low

<P><A NAME="X1_active_addr[14]">X1_active_addr[14]</A> = DFFEAS(<A HREF="#YD1L144">YD1L144</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --YD1_entry_1[32] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[32] at FF_X30_Y8_N11
<P> --register power-up is low

<P><A NAME="YD1_entry_1[32]">YD1_entry_1[32]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L101">YC2L101</A>,  ,  , VCC);


<P> --YD1_entry_0[32] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[32] at FF_X30_Y8_N17
<P> --register power-up is low

<P><A NAME="YD1_entry_0[32]">YD1_entry_0[32]</A> = DFFEAS(<A HREF="#YC2L101">YC2L101</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --X1_active_addr[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[15] at FF_X30_Y8_N56
<P> --register power-up is low

<P><A NAME="X1_active_addr[15]">X1_active_addr[15]</A> = DFFEAS(<A HREF="#YD1L145">YD1L145</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --YD1_entry_1[33] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[33] at FF_X30_Y8_N41
<P> --register power-up is low

<P><A NAME="YD1_entry_1[33]">YD1_entry_1[33]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L102">YC2L102</A>,  ,  , VCC);


<P> --YD1_entry_0[33] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[33] at FF_X30_Y8_N44
<P> --register power-up is low

<P><A NAME="YD1_entry_0[33]">YD1_entry_0[33]</A> = DFFEAS(<A HREF="#YC2L102">YC2L102</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --X1_active_addr[16] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[16] at FF_X30_Y8_N1
<P> --register power-up is low

<P><A NAME="X1_active_addr[16]">X1_active_addr[16]</A> = DFFEAS(<A HREF="#YD1L146">YD1L146</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --YD1_entry_1[34] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[34] at FF_X30_Y8_N7
<P> --register power-up is low

<P><A NAME="YD1_entry_1[34]">YD1_entry_1[34]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L103">YC2L103</A>,  ,  , VCC);


<P> --YD1_entry_0[34] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[34] at FF_X30_Y8_N53
<P> --register power-up is low

<P><A NAME="YD1_entry_0[34]">YD1_entry_0[34]</A> = DFFEAS(<A HREF="#YC2L103">YC2L103</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --X1_active_addr[17] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[17] at FF_X30_Y8_N59
<P> --register power-up is low

<P><A NAME="X1_active_addr[17]">X1_active_addr[17]</A> = DFFEAS(<A HREF="#YD1L147">YD1L147</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --YD1_entry_1[35] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[35] at FF_X30_Y8_N19
<P> --register power-up is low

<P><A NAME="YD1_entry_1[35]">YD1_entry_1[35]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L104">YC2L104</A>,  ,  , VCC);


<P> --YD1_entry_0[35] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[35] at FF_X30_Y8_N50
<P> --register power-up is low

<P><A NAME="YD1_entry_0[35]">YD1_entry_0[35]</A> = DFFEAS(<A HREF="#YC2L104">YC2L104</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --X1_active_addr[18] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[18] at FF_X30_Y8_N28
<P> --register power-up is low

<P><A NAME="X1_active_addr[18]">X1_active_addr[18]</A> = DFFEAS(<A HREF="#YD1L148">YD1L148</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --YD1_entry_1[36] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[36] at FF_X30_Y8_N34
<P> --register power-up is low

<P><A NAME="YD1_entry_1[36]">YD1_entry_1[36]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L105">YC2L105</A>,  ,  , VCC);


<P> --YD1_entry_0[36] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[36] at FF_X30_Y8_N14
<P> --register power-up is low

<P><A NAME="YD1_entry_0[36]">YD1_entry_0[36]</A> = DFFEAS(<A HREF="#YC2L105">YC2L105</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --X1L57 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal3~1 at LABCELL_X30_Y8_N33
<P><A NAME="X1L57">X1L57</A> = ( <A HREF="#X1_active_addr[18]">X1_active_addr[18]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & (!<A HREF="#YD1_entry_0[36]">YD1_entry_0[36]</A>)) # (<A HREF="#YD1_rd_address">YD1_rd_address</A> & ((!<A HREF="#YD1_entry_1[36]">YD1_entry_1[36]</A>))) ) ) # ( !<A HREF="#X1_active_addr[18]">X1_active_addr[18]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & (<A HREF="#YD1_entry_0[36]">YD1_entry_0[36]</A>)) # (<A HREF="#YD1_rd_address">YD1_rd_address</A> & ((<A HREF="#YD1_entry_1[36]">YD1_entry_1[36]</A>))) ) );


<P> --X1_active_addr[19] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[19] at FF_X30_Y8_N25
<P> --register power-up is low

<P><A NAME="X1_active_addr[19]">X1_active_addr[19]</A> = DFFEAS(<A HREF="#YD1L149">YD1L149</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --YD1_entry_1[37] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[37] at FF_X30_Y8_N31
<P> --register power-up is low

<P><A NAME="YD1_entry_1[37]">YD1_entry_1[37]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L106">YC2L106</A>,  ,  , VCC);


<P> --YD1_entry_0[37] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[37] at FF_X30_Y8_N47
<P> --register power-up is low

<P><A NAME="YD1_entry_0[37]">YD1_entry_0[37]</A> = DFFEAS(<A HREF="#YC2L106">YC2L106</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --X1L58 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal3~2 at LABCELL_X30_Y8_N30
<P><A NAME="X1L58">X1L58</A> = !<A HREF="#X1_active_addr[19]">X1_active_addr[19]</A> $ (((!<A HREF="#YD1_rd_address">YD1_rd_address</A> & (!<A HREF="#YD1_entry_0[37]">YD1_entry_0[37]</A>)) # (<A HREF="#YD1_rd_address">YD1_rd_address</A> & ((!<A HREF="#YD1_entry_1[37]">YD1_entry_1[37]</A>)))));


<P> --X1L371 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~2 at LABCELL_X30_Y8_N36
<P><A NAME="X1L371">X1L371</A> = ( <A HREF="#YD1L144">YD1L144</A> & ( !<A HREF="#X1L57">X1L57</A> & ( (<A HREF="#X1_active_addr[14]">X1_active_addr[14]</A> & (!<A HREF="#X1L58">X1L58</A> & (<A HREF="#X1L374">X1L374</A> & <A HREF="#X1L375">X1L375</A>))) ) ) ) # ( !<A HREF="#YD1L144">YD1L144</A> & ( !<A HREF="#X1L57">X1L57</A> & ( (!<A HREF="#X1_active_addr[14]">X1_active_addr[14]</A> & (!<A HREF="#X1L58">X1L58</A> & (<A HREF="#X1L374">X1L374</A> & <A HREF="#X1L375">X1L375</A>))) ) ) );


<P> --X1L131 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector41~0 at MLABCELL_X28_Y4_N15
<P><A NAME="X1L131">X1L131</A> = ( !<A HREF="#X1L56">X1L56</A> & ( (!<A HREF="#YD1L2">YD1L2</A> & (<A HREF="#X1L369">X1L369</A> & (<A HREF="#X1L371">X1L371</A> & <A HREF="#X1L378">X1L378</A>))) ) );


<P> --X1_m_state.000000010 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010 at FF_X28_Y4_N2
<P> --register power-up is low

<P><A NAME="X1_m_state.000000010">X1_m_state.000000010</A> = DFFEAS(<A HREF="#X1L88">X1L88</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L279 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]~0 at LABCELL_X29_Y5_N15
<P><A NAME="X1L279">X1L279</A> = ( <A HREF="#X1L131">X1L131</A> & ( <A HREF="#X1L169">X1L169</A> & ( <A HREF="#X1_m_state.000000010">X1_m_state.000000010</A> ) ) ) # ( !<A HREF="#X1L131">X1L131</A> & ( <A HREF="#X1L169">X1L169</A> & ( <A HREF="#X1_m_state.000000010">X1_m_state.000000010</A> ) ) ) # ( <A HREF="#X1L131">X1L131</A> & ( !<A HREF="#X1L169">X1L169</A> & ( <A HREF="#X1_f_pop">X1_f_pop</A> ) ) );


<P> --YD1_entry_1[18] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[18] at FF_X30_Y6_N35
<P> --register power-up is low

<P><A NAME="YD1_entry_1[18]">YD1_entry_1[18]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L87">YC2L87</A>,  ,  , VCC);


<P> --YD1_entry_0[18] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[18] at FF_X30_Y6_N5
<P> --register power-up is low

<P><A NAME="YD1_entry_0[18]">YD1_entry_0[18]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>, <A HREF="#YC2L87">YC2L87</A>,  ,  , VCC);


<P> --YD1L130 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[18]~3 at LABCELL_X30_Y6_N36
<P><A NAME="YD1L130">YD1L130</A> = ( <A HREF="#YD1_entry_1[18]">YD1_entry_1[18]</A> & ( (<A HREF="#YD1_entry_0[18]">YD1_entry_0[18]</A>) # (<A HREF="#YD1_rd_address">YD1_rd_address</A>) ) ) # ( !<A HREF="#YD1_entry_1[18]">YD1_entry_1[18]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_0[18]">YD1_entry_0[18]</A>) ) );


<P> --X1_i_addr[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[12] at FF_X28_Y6_N40
<P> --register power-up is low

<P><A NAME="X1_i_addr[12]">X1_i_addr[12]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#X1_i_state.111">X1_i_state.111</A>,  ,  , VCC);


<P> --X1L146 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector98~0 at LABCELL_X30_Y6_N30
<P><A NAME="X1L146">X1L146</A> = ( <A HREF="#YD1L130">YD1L130</A> & ( <A HREF="#X1L279">X1L279</A> & ( (!<A HREF="#X1L169">X1L169</A>) # (<A HREF="#X1_active_addr[11]">X1_active_addr[11]</A>) ) ) ) # ( !<A HREF="#YD1L130">YD1L130</A> & ( <A HREF="#X1L279">X1L279</A> & ( (<A HREF="#X1_active_addr[11]">X1_active_addr[11]</A> & <A HREF="#X1L169">X1L169</A>) ) ) ) # ( <A HREF="#YD1L130">YD1L130</A> & ( !<A HREF="#X1L279">X1L279</A> & ( (!<A HREF="#X1L169">X1L169</A> & ((<A HREF="#X1_active_addr[0]">X1_active_addr[0]</A>))) # (<A HREF="#X1L169">X1L169</A> & (!<A HREF="#X1_i_addr[12]">X1_i_addr[12]</A>)) ) ) ) # ( !<A HREF="#YD1L130">YD1L130</A> & ( !<A HREF="#X1L279">X1L279</A> & ( (!<A HREF="#X1L169">X1L169</A> & ((<A HREF="#X1_active_addr[0]">X1_active_addr[0]</A>))) # (<A HREF="#X1L169">X1L169</A> & (!<A HREF="#X1_i_addr[12]">X1_i_addr[12]</A>)) ) ) );


<P> --CB1_r_sync_rst is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst at FF_X10_Y6_N50
<P> --register power-up is low

<P><A NAME="CB1_r_sync_rst">CB1_r_sync_rst</A> = DFFEAS(<A HREF="#CB1L1">CB1L1</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --X1_m_state.001000000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000 at FF_X30_Y4_N4
<P> --register power-up is low

<P><A NAME="X1_m_state.001000000">X1_m_state.001000000</A> = DFFEAS(<A HREF="#X1L101">X1L101</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_m_state.010000000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000 at FF_X29_Y4_N52
<P> --register power-up is low

<P><A NAME="X1_m_state.010000000">X1_m_state.010000000</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#X1L102">X1L102</A>,  ,  , VCC);


<P> --X1_m_state.100000000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000 at FF_X28_Y4_N35
<P> --register power-up is low

<P><A NAME="X1_m_state.100000000">X1_m_state.100000000</A> = DFFEAS(<A HREF="#X1L103">X1L103</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_init_done is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done at FF_X27_Y6_N22
<P> --register power-up is low

<P><A NAME="X1_init_done">X1_init_done</A> = DFFEAS(<A HREF="#X1L267">X1L267</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_m_state.000000001 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001 at FF_X30_Y4_N7
<P> --register power-up is low

<P><A NAME="X1_m_state.000000001">X1_m_state.000000001</A> = DFFEAS(<A HREF="#X1L87">X1L87</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_m_state.000000100 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100 at FF_X30_Y4_N25
<P> --register power-up is low

<P><A NAME="X1_m_state.000000100">X1_m_state.000000100</A> = DFFEAS(<A HREF="#X1L89">X1L89</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_m_state.000100000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000 at FF_X28_Y4_N52
<P> --register power-up is low

<P><A NAME="X1_m_state.000100000">X1_m_state.000100000</A> = DFFEAS(<A HREF="#X1L99">X1L99</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L280 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]~1 at LABCELL_X30_Y4_N57
<P><A NAME="X1L280">X1L280</A> = ( !<A HREF="#X1_m_state.000100000">X1_m_state.000100000</A> & ( (!<A HREF="#X1_m_state.000000100">X1_m_state.000000100</A> & ((!<A HREF="#X1_init_done">X1_init_done</A>) # (<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A>))) ) );


<P> --X1L281 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]~2 at MLABCELL_X28_Y4_N45
<P><A NAME="X1L281">X1L281</A> = ( <A HREF="#X1L280">X1L280</A> & ( (!<A HREF="#X1_m_state.010000000">X1_m_state.010000000</A> & !<A HREF="#X1L352Q">X1L352Q</A>) ) );


<P> --X1_active_addr[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[1] at FF_X29_Y7_N1
<P> --register power-up is low

<P><A NAME="X1_active_addr[1]">X1_active_addr[1]</A> = DFFEAS(<A HREF="#YD1L131">YD1L131</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --YD1_entry_1[19] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[19] at FF_X29_Y6_N46
<P> --register power-up is low

<P><A NAME="YD1_entry_1[19]">YD1_entry_1[19]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L88">YC2L88</A>,  ,  , VCC);


<P> --YD1_entry_0[19] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[19] at FF_X30_Y7_N52
<P> --register power-up is low

<P><A NAME="YD1_entry_0[19]">YD1_entry_0[19]</A> = DFFEAS(<A HREF="#YC2L88">YC2L88</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L131 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[19]~4 at LABCELL_X29_Y7_N0
<P><A NAME="YD1L131">YD1L131</A> = ( <A HREF="#YD1_entry_1[19]">YD1_entry_1[19]</A> & ( (<A HREF="#YD1_entry_0[19]">YD1_entry_0[19]</A>) # (<A HREF="#YD1_rd_address">YD1_rd_address</A>) ) ) # ( !<A HREF="#YD1_entry_1[19]">YD1_entry_1[19]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_0[19]">YD1_entry_0[19]</A>) ) );


<P> --X1L145 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector97~0 at LABCELL_X29_Y7_N30
<P><A NAME="X1L145">X1L145</A> = ( <A HREF="#X1L279">X1L279</A> & ( <A HREF="#X1L169">X1L169</A> & ( <A HREF="#X1L187Q">X1L187Q</A> ) ) ) # ( !<A HREF="#X1L279">X1L279</A> & ( <A HREF="#X1L169">X1L169</A> & ( !<A HREF="#X1_i_addr[12]">X1_i_addr[12]</A> ) ) ) # ( <A HREF="#X1L279">X1L279</A> & ( !<A HREF="#X1L169">X1L169</A> & ( <A HREF="#YD1L131">YD1L131</A> ) ) ) # ( !<A HREF="#X1L279">X1L279</A> & ( !<A HREF="#X1L169">X1L169</A> & ( <A HREF="#X1_active_addr[1]">X1_active_addr[1]</A> ) ) );


<P> --X1_active_addr[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[2] at FF_X29_Y7_N4
<P> --register power-up is low

<P><A NAME="X1_active_addr[2]">X1_active_addr[2]</A> = DFFEAS(<A HREF="#YD1L132">YD1L132</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --YD1_entry_1[20] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[20] at FF_X29_Y7_N41
<P> --register power-up is low

<P><A NAME="YD1_entry_1[20]">YD1_entry_1[20]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L89">YC2L89</A>,  ,  , VCC);


<P> --YD1_entry_0[20] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[20] at FF_X30_Y7_N7
<P> --register power-up is low

<P><A NAME="YD1_entry_0[20]">YD1_entry_0[20]</A> = DFFEAS(<A HREF="#YC2L89">YC2L89</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L132 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[20]~5 at LABCELL_X29_Y7_N3
<P><A NAME="YD1L132">YD1L132</A> = ( <A HREF="#YD1_entry_0[20]">YD1_entry_0[20]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A>) # (<A HREF="#YD1_entry_1[20]">YD1_entry_1[20]</A>) ) ) # ( !<A HREF="#YD1_entry_0[20]">YD1_entry_0[20]</A> & ( (<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_1[20]">YD1_entry_1[20]</A>) ) );


<P> --X1L144 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector96~0 at LABCELL_X29_Y7_N36
<P><A NAME="X1L144">X1L144</A> = ( <A HREF="#YD1L132">YD1L132</A> & ( <A HREF="#X1L169">X1L169</A> & ( (!<A HREF="#X1L279">X1L279</A> & ((!<A HREF="#X1_i_addr[12]">X1_i_addr[12]</A>))) # (<A HREF="#X1L279">X1L279</A> & (<A HREF="#X1_active_addr[13]">X1_active_addr[13]</A>)) ) ) ) # ( !<A HREF="#YD1L132">YD1L132</A> & ( <A HREF="#X1L169">X1L169</A> & ( (!<A HREF="#X1L279">X1L279</A> & ((!<A HREF="#X1_i_addr[12]">X1_i_addr[12]</A>))) # (<A HREF="#X1L279">X1L279</A> & (<A HREF="#X1_active_addr[13]">X1_active_addr[13]</A>)) ) ) ) # ( <A HREF="#YD1L132">YD1L132</A> & ( !<A HREF="#X1L169">X1L169</A> & ( (<A HREF="#X1L279">X1L279</A>) # (<A HREF="#X1_active_addr[2]">X1_active_addr[2]</A>) ) ) ) # ( !<A HREF="#YD1L132">YD1L132</A> & ( !<A HREF="#X1L169">X1L169</A> & ( (<A HREF="#X1_active_addr[2]">X1_active_addr[2]</A> & !<A HREF="#X1L279">X1L279</A>) ) ) );


<P> --X1_active_addr[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[3] at FF_X29_Y7_N23
<P> --register power-up is low

<P><A NAME="X1_active_addr[3]">X1_active_addr[3]</A> = DFFEAS(<A HREF="#YD1L133">YD1L133</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --YD1_entry_1[21] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[21] at FF_X29_Y7_N26
<P> --register power-up is low

<P><A NAME="YD1_entry_1[21]">YD1_entry_1[21]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L90">YC2L90</A>,  ,  , VCC);


<P> --YD1_entry_0[21] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[21] at FF_X30_Y7_N10
<P> --register power-up is low

<P><A NAME="YD1_entry_0[21]">YD1_entry_0[21]</A> = DFFEAS(<A HREF="#YC2L90">YC2L90</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L133 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[21]~6 at LABCELL_X29_Y7_N21
<P><A NAME="YD1L133">YD1L133</A> = ( <A HREF="#YD1_entry_0[21]">YD1_entry_0[21]</A> & ( <A HREF="#YD1_entry_1[21]">YD1_entry_1[21]</A> ) ) # ( !<A HREF="#YD1_entry_0[21]">YD1_entry_0[21]</A> & ( <A HREF="#YD1_entry_1[21]">YD1_entry_1[21]</A> & ( <A HREF="#YD1_rd_address">YD1_rd_address</A> ) ) ) # ( <A HREF="#YD1_entry_0[21]">YD1_entry_0[21]</A> & ( !<A HREF="#YD1_entry_1[21]">YD1_entry_1[21]</A> & ( !<A HREF="#YD1_rd_address">YD1_rd_address</A> ) ) );


<P> --X1L143 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector95~0 at LABCELL_X29_Y7_N24
<P><A NAME="X1L143">X1L143</A> = ( <A HREF="#X1_active_addr[3]">X1_active_addr[3]</A> & ( <A HREF="#X1L169">X1L169</A> & ( (!<A HREF="#X1L279">X1L279</A> & ((!<A HREF="#X1_i_addr[12]">X1_i_addr[12]</A>))) # (<A HREF="#X1L279">X1L279</A> & (<A HREF="#X1_active_addr[14]">X1_active_addr[14]</A>)) ) ) ) # ( !<A HREF="#X1_active_addr[3]">X1_active_addr[3]</A> & ( <A HREF="#X1L169">X1L169</A> & ( (!<A HREF="#X1L279">X1L279</A> & ((!<A HREF="#X1_i_addr[12]">X1_i_addr[12]</A>))) # (<A HREF="#X1L279">X1L279</A> & (<A HREF="#X1_active_addr[14]">X1_active_addr[14]</A>)) ) ) ) # ( <A HREF="#X1_active_addr[3]">X1_active_addr[3]</A> & ( !<A HREF="#X1L169">X1L169</A> & ( (!<A HREF="#X1L279">X1L279</A>) # (<A HREF="#YD1L133">YD1L133</A>) ) ) ) # ( !<A HREF="#X1_active_addr[3]">X1_active_addr[3]</A> & ( !<A HREF="#X1L169">X1L169</A> & ( (<A HREF="#X1L279">X1L279</A> & <A HREF="#YD1L133">YD1L133</A>) ) ) );


<P> --X1_active_addr[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[4] at FF_X30_Y6_N43
<P> --register power-up is low

<P><A NAME="X1_active_addr[4]">X1_active_addr[4]</A> = DFFEAS(<A HREF="#YD1L134">YD1L134</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --X1L141 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector94~0 at LABCELL_X29_Y4_N6
<P><A NAME="X1L141">X1L141</A> = ( <A HREF="#X1L131">X1L131</A> & ( (!<A HREF="#X1L169">X1L169</A> & ((<A HREF="#X1_f_pop">X1_f_pop</A>))) # (<A HREF="#X1L169">X1L169</A> & (!<A HREF="#X1_m_state.000000010">X1_m_state.000000010</A>)) ) ) # ( !<A HREF="#X1L131">X1L131</A> & ( (<A HREF="#X1L169">X1L169</A> & !<A HREF="#X1_m_state.000000010">X1_m_state.000000010</A>) ) );


<P> --YD1_entry_1[22] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[22] at FF_X30_Y6_N29
<P> --register power-up is low

<P><A NAME="YD1_entry_1[22]">YD1_entry_1[22]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L91">YC2L91</A>,  ,  , VCC);


<P> --YD1_entry_0[22] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[22] at FF_X30_Y6_N20
<P> --register power-up is low

<P><A NAME="YD1_entry_0[22]">YD1_entry_0[22]</A> = DFFEAS(<A HREF="#YC2L91">YC2L91</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L134 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[22]~7 at LABCELL_X30_Y6_N42
<P><A NAME="YD1L134">YD1L134</A> = ( <A HREF="#YD1_entry_0[22]">YD1_entry_0[22]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A>) # (<A HREF="#YD1_entry_1[22]">YD1_entry_1[22]</A>) ) ) # ( !<A HREF="#YD1_entry_0[22]">YD1_entry_0[22]</A> & ( (<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_1[22]">YD1_entry_1[22]</A>) ) );


<P> --X1L142 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector94~1 at LABCELL_X30_Y6_N24
<P><A NAME="X1L142">X1L142</A> = ( <A HREF="#X1L141">X1L141</A> & ( <A HREF="#YD1L134">YD1L134</A> ) ) # ( !<A HREF="#X1L141">X1L141</A> & ( <A HREF="#YD1L134">YD1L134</A> & ( ((!<A HREF="#X1L279">X1L279</A> & ((<A HREF="#X1_active_addr[4]">X1_active_addr[4]</A>))) # (<A HREF="#X1L279">X1L279</A> & (<A HREF="#X1L191Q">X1L191Q</A>))) # (<A HREF="#X1_m_state.001000000">X1_m_state.001000000</A>) ) ) ) # ( <A HREF="#X1L141">X1L141</A> & ( !<A HREF="#YD1L134">YD1L134</A> & ( (!<A HREF="#X1L279">X1L279</A>) # (<A HREF="#X1_m_state.001000000">X1_m_state.001000000</A>) ) ) ) # ( !<A HREF="#X1L141">X1L141</A> & ( !<A HREF="#YD1L134">YD1L134</A> & ( ((!<A HREF="#X1L279">X1L279</A> & ((<A HREF="#X1_active_addr[4]">X1_active_addr[4]</A>))) # (<A HREF="#X1L279">X1L279</A> & (<A HREF="#X1L191Q">X1L191Q</A>))) # (<A HREF="#X1_m_state.001000000">X1_m_state.001000000</A>) ) ) );


<P> --X1_active_addr[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[5] at FF_X30_Y6_N46
<P> --register power-up is low

<P><A NAME="X1_active_addr[5]">X1_active_addr[5]</A> = DFFEAS(<A HREF="#YD1L135">YD1L135</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --YD1_entry_1[23] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[23] at FF_X30_Y6_N53
<P> --register power-up is low

<P><A NAME="YD1_entry_1[23]">YD1_entry_1[23]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L92">YC2L92</A>,  ,  , VCC);


<P> --YD1_entry_0[23] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[23] at FF_X30_Y6_N22
<P> --register power-up is low

<P><A NAME="YD1_entry_0[23]">YD1_entry_0[23]</A> = DFFEAS(<A HREF="#YC2L92">YC2L92</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L135 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[23]~8 at LABCELL_X30_Y6_N45
<P><A NAME="YD1L135">YD1L135</A> = ( <A HREF="#YD1_entry_1[23]">YD1_entry_1[23]</A> & ( (<A HREF="#YD1_entry_0[23]">YD1_entry_0[23]</A>) # (<A HREF="#YD1_rd_address">YD1_rd_address</A>) ) ) # ( !<A HREF="#YD1_entry_1[23]">YD1_entry_1[23]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_0[23]">YD1_entry_0[23]</A>) ) );


<P> --X1L140 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector93~0 at LABCELL_X30_Y6_N48
<P><A NAME="X1L140">X1L140</A> = ( <A HREF="#X1_active_addr[16]">X1_active_addr[16]</A> & ( <A HREF="#X1L279">X1L279</A> & ( ((!<A HREF="#X1L141">X1L141</A>) # (<A HREF="#YD1L135">YD1L135</A>)) # (<A HREF="#X1_m_state.001000000">X1_m_state.001000000</A>) ) ) ) # ( !<A HREF="#X1_active_addr[16]">X1_active_addr[16]</A> & ( <A HREF="#X1L279">X1L279</A> & ( ((<A HREF="#YD1L135">YD1L135</A> & <A HREF="#X1L141">X1L141</A>)) # (<A HREF="#X1_m_state.001000000">X1_m_state.001000000</A>) ) ) ) # ( <A HREF="#X1_active_addr[16]">X1_active_addr[16]</A> & ( !<A HREF="#X1L279">X1L279</A> & ( ((<A HREF="#X1_active_addr[5]">X1_active_addr[5]</A>) # (<A HREF="#X1L141">X1L141</A>)) # (<A HREF="#X1_m_state.001000000">X1_m_state.001000000</A>) ) ) ) # ( !<A HREF="#X1_active_addr[16]">X1_active_addr[16]</A> & ( !<A HREF="#X1L279">X1L279</A> & ( ((<A HREF="#X1_active_addr[5]">X1_active_addr[5]</A>) # (<A HREF="#X1L141">X1L141</A>)) # (<A HREF="#X1_m_state.001000000">X1_m_state.001000000</A>) ) ) );


<P> --X1_active_addr[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[6] at FF_X30_Y6_N41
<P> --register power-up is low

<P><A NAME="X1_active_addr[6]">X1_active_addr[6]</A> = DFFEAS(<A HREF="#YD1L136">YD1L136</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --YD1_entry_1[24] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[24] at FF_X29_Y6_N16
<P> --register power-up is low

<P><A NAME="YD1_entry_1[24]">YD1_entry_1[24]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L93">YC2L93</A>,  ,  , VCC);


<P> --YD1_entry_0[24] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[24] at FF_X27_Y8_N7
<P> --register power-up is low

<P><A NAME="YD1_entry_0[24]">YD1_entry_0[24]</A> = DFFEAS(<A HREF="#YC2L93">YC2L93</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L136 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[24]~9 at LABCELL_X30_Y6_N39
<P><A NAME="YD1L136">YD1L136</A> = ( <A HREF="#YD1_entry_0[24]">YD1_entry_0[24]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A>) # (<A HREF="#YD1_entry_1[24]">YD1_entry_1[24]</A>) ) ) # ( !<A HREF="#YD1_entry_0[24]">YD1_entry_0[24]</A> & ( (<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_1[24]">YD1_entry_1[24]</A>) ) );


<P> --X1L139 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector92~0 at LABCELL_X30_Y6_N6
<P><A NAME="X1L139">X1L139</A> = ( <A HREF="#X1L169">X1L169</A> & ( <A HREF="#YD1L136">YD1L136</A> & ( (!<A HREF="#X1L279">X1L279</A> & (!<A HREF="#X1_i_addr[12]">X1_i_addr[12]</A>)) # (<A HREF="#X1L279">X1L279</A> & ((<A HREF="#X1L194Q">X1L194Q</A>))) ) ) ) # ( !<A HREF="#X1L169">X1L169</A> & ( <A HREF="#YD1L136">YD1L136</A> & ( (<A HREF="#X1_active_addr[6]">X1_active_addr[6]</A>) # (<A HREF="#X1L279">X1L279</A>) ) ) ) # ( <A HREF="#X1L169">X1L169</A> & ( !<A HREF="#YD1L136">YD1L136</A> & ( (!<A HREF="#X1L279">X1L279</A> & (!<A HREF="#X1_i_addr[12]">X1_i_addr[12]</A>)) # (<A HREF="#X1L279">X1L279</A> & ((<A HREF="#X1L194Q">X1L194Q</A>))) ) ) ) # ( !<A HREF="#X1L169">X1L169</A> & ( !<A HREF="#YD1L136">YD1L136</A> & ( (!<A HREF="#X1L279">X1L279</A> & <A HREF="#X1_active_addr[6]">X1_active_addr[6]</A>) ) ) );


<P> --X1_active_addr[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[7] at FF_X29_Y7_N7
<P> --register power-up is low

<P><A NAME="X1_active_addr[7]">X1_active_addr[7]</A> = DFFEAS(<A HREF="#YD1L137">YD1L137</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --YD1_entry_1[25] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[25] at FF_X30_Y8_N22
<P> --register power-up is low

<P><A NAME="YD1_entry_1[25]">YD1_entry_1[25]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L94">YC2L94</A>,  ,  , VCC);


<P> --YD1_entry_0[25] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[25] at FF_X30_Y7_N14
<P> --register power-up is low

<P><A NAME="YD1_entry_0[25]">YD1_entry_0[25]</A> = DFFEAS(<A HREF="#YC2L94">YC2L94</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L137 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[25]~10 at LABCELL_X29_Y7_N6
<P><A NAME="YD1L137">YD1L137</A> = ( <A HREF="#YD1_entry_1[25]">YD1_entry_1[25]</A> & ( (<A HREF="#YD1_rd_address">YD1_rd_address</A>) # (<A HREF="#YD1_entry_0[25]">YD1_entry_0[25]</A>) ) ) # ( !<A HREF="#YD1_entry_1[25]">YD1_entry_1[25]</A> & ( (<A HREF="#YD1_entry_0[25]">YD1_entry_0[25]</A> & !<A HREF="#YD1_rd_address">YD1_rd_address</A>) ) );


<P> --X1L138 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector91~0 at LABCELL_X29_Y7_N48
<P><A NAME="X1L138">X1L138</A> = ( <A HREF="#X1_active_addr[7]">X1_active_addr[7]</A> & ( <A HREF="#X1L169">X1L169</A> & ( (!<A HREF="#X1L279">X1L279</A> & ((!<A HREF="#X1_i_addr[12]">X1_i_addr[12]</A>))) # (<A HREF="#X1L279">X1L279</A> & (<A HREF="#X1_active_addr[18]">X1_active_addr[18]</A>)) ) ) ) # ( !<A HREF="#X1_active_addr[7]">X1_active_addr[7]</A> & ( <A HREF="#X1L169">X1L169</A> & ( (!<A HREF="#X1L279">X1L279</A> & ((!<A HREF="#X1_i_addr[12]">X1_i_addr[12]</A>))) # (<A HREF="#X1L279">X1L279</A> & (<A HREF="#X1_active_addr[18]">X1_active_addr[18]</A>)) ) ) ) # ( <A HREF="#X1_active_addr[7]">X1_active_addr[7]</A> & ( !<A HREF="#X1L169">X1L169</A> & ( (!<A HREF="#X1L279">X1L279</A>) # (<A HREF="#YD1L137">YD1L137</A>) ) ) ) # ( !<A HREF="#X1_active_addr[7]">X1_active_addr[7]</A> & ( !<A HREF="#X1L169">X1L169</A> & ( (<A HREF="#X1L279">X1L279</A> & <A HREF="#YD1L137">YD1L137</A>) ) ) );


<P> --X1_active_addr[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[8] at FF_X29_Y7_N43
<P> --register power-up is low

<P><A NAME="X1_active_addr[8]">X1_active_addr[8]</A> = DFFEAS(<A HREF="#YD1L138">YD1L138</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --YD1_entry_1[26] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[26] at FF_X29_Y7_N17
<P> --register power-up is low

<P><A NAME="YD1_entry_1[26]">YD1_entry_1[26]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L95">YC2L95</A>,  ,  , VCC);


<P> --YD1_entry_0[26] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[26] at FF_X30_Y7_N16
<P> --register power-up is low

<P><A NAME="YD1_entry_0[26]">YD1_entry_0[26]</A> = DFFEAS(<A HREF="#YC2L95">YC2L95</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L138 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[26]~11 at LABCELL_X29_Y7_N42
<P><A NAME="YD1L138">YD1L138</A> = ( <A HREF="#YD1_entry_0[26]">YD1_entry_0[26]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A>) # (<A HREF="#YD1_entry_1[26]">YD1_entry_1[26]</A>) ) ) # ( !<A HREF="#YD1_entry_0[26]">YD1_entry_0[26]</A> & ( (<A HREF="#YD1_entry_1[26]">YD1_entry_1[26]</A> & <A HREF="#YD1_rd_address">YD1_rd_address</A>) ) );


<P> --X1L137 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector90~0 at LABCELL_X29_Y7_N12
<P><A NAME="X1L137">X1L137</A> = ( <A HREF="#X1_active_addr[8]">X1_active_addr[8]</A> & ( <A HREF="#X1L169">X1L169</A> & ( (!<A HREF="#X1L279">X1L279</A> & ((!<A HREF="#X1_i_addr[12]">X1_i_addr[12]</A>))) # (<A HREF="#X1L279">X1L279</A> & (<A HREF="#X1_active_addr[19]">X1_active_addr[19]</A>)) ) ) ) # ( !<A HREF="#X1_active_addr[8]">X1_active_addr[8]</A> & ( <A HREF="#X1L169">X1L169</A> & ( (!<A HREF="#X1L279">X1L279</A> & ((!<A HREF="#X1_i_addr[12]">X1_i_addr[12]</A>))) # (<A HREF="#X1L279">X1L279</A> & (<A HREF="#X1_active_addr[19]">X1_active_addr[19]</A>)) ) ) ) # ( <A HREF="#X1_active_addr[8]">X1_active_addr[8]</A> & ( !<A HREF="#X1L169">X1L169</A> & ( (!<A HREF="#X1L279">X1L279</A>) # (<A HREF="#YD1L138">YD1L138</A>) ) ) ) # ( !<A HREF="#X1_active_addr[8]">X1_active_addr[8]</A> & ( !<A HREF="#X1L169">X1L169</A> & ( (<A HREF="#X1L279">X1L279</A> & <A HREF="#YD1L138">YD1L138</A>) ) ) );


<P> --X1_active_addr[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[9] at FF_X29_Y6_N40
<P> --register power-up is low

<P><A NAME="X1_active_addr[9]">X1_active_addr[9]</A> = DFFEAS(<A HREF="#YD1L139">YD1L139</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --YD1_entry_1[27] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[27] at FF_X29_Y6_N5
<P> --register power-up is low

<P><A NAME="YD1_entry_1[27]">YD1_entry_1[27]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L96">YC2L96</A>,  ,  , VCC);


<P> --YD1_entry_0[27] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[27] at FF_X30_Y7_N19
<P> --register power-up is low

<P><A NAME="YD1_entry_0[27]">YD1_entry_0[27]</A> = DFFEAS(<A HREF="#YC2L96">YC2L96</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L139 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[27]~12 at LABCELL_X29_Y6_N39
<P><A NAME="YD1L139">YD1L139</A> = ( <A HREF="#YD1_rd_address">YD1_rd_address</A> & ( <A HREF="#YD1_entry_1[27]">YD1_entry_1[27]</A> ) ) # ( !<A HREF="#YD1_rd_address">YD1_rd_address</A> & ( <A HREF="#YD1_entry_0[27]">YD1_entry_0[27]</A> ) );


<P> --X1L136 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector89~0 at LABCELL_X29_Y6_N42
<P><A NAME="X1L136">X1L136</A> = ( <A HREF="#X1_active_addr[9]">X1_active_addr[9]</A> & ( <A HREF="#X1L279">X1L279</A> & ( (!<A HREF="#X1L169">X1L169</A> & ((<A HREF="#YD1L139">YD1L139</A>))) # (<A HREF="#X1L169">X1L169</A> & (<A HREF="#X1_active_addr[20]">X1_active_addr[20]</A>)) ) ) ) # ( !<A HREF="#X1_active_addr[9]">X1_active_addr[9]</A> & ( <A HREF="#X1L279">X1L279</A> & ( (!<A HREF="#X1L169">X1L169</A> & ((<A HREF="#YD1L139">YD1L139</A>))) # (<A HREF="#X1L169">X1L169</A> & (<A HREF="#X1_active_addr[20]">X1_active_addr[20]</A>)) ) ) ) # ( <A HREF="#X1_active_addr[9]">X1_active_addr[9]</A> & ( !<A HREF="#X1L279">X1L279</A> & ( (!<A HREF="#X1_i_addr[12]">X1_i_addr[12]</A>) # (!<A HREF="#X1L169">X1L169</A>) ) ) ) # ( !<A HREF="#X1_active_addr[9]">X1_active_addr[9]</A> & ( !<A HREF="#X1L279">X1L279</A> & ( (!<A HREF="#X1_i_addr[12]">X1_i_addr[12]</A> & <A HREF="#X1L169">X1L169</A>) ) ) );


<P> --X1L135 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector88~0 at LABCELL_X29_Y6_N21
<P><A NAME="X1L135">X1L135</A> = ( <A HREF="#X1_i_addr[12]">X1_i_addr[12]</A> & ( ((<A HREF="#X1_m_state.000000010">X1_m_state.000000010</A> & (<A HREF="#X1_active_addr[21]">X1_active_addr[21]</A> & <A HREF="#X1L169">X1L169</A>))) # (<A HREF="#X1_m_state.001000000">X1_m_state.001000000</A>) ) ) # ( !<A HREF="#X1_i_addr[12]">X1_i_addr[12]</A> & ( ((<A HREF="#X1L169">X1L169</A> & ((!<A HREF="#X1_m_state.000000010">X1_m_state.000000010</A>) # (<A HREF="#X1_active_addr[21]">X1_active_addr[21]</A>)))) # (<A HREF="#X1_m_state.001000000">X1_m_state.001000000</A>) ) );


<P> --X1L134 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector87~0 at LABCELL_X29_Y6_N36
<P><A NAME="X1L134">X1L134</A> = ( <A HREF="#X1_m_state.001000000">X1_m_state.001000000</A> ) # ( !<A HREF="#X1_m_state.001000000">X1_m_state.001000000</A> & ( (<A HREF="#X1L169">X1L169</A> & ((!<A HREF="#X1_m_state.000000010">X1_m_state.000000010</A> & (!<A HREF="#X1_i_addr[12]">X1_i_addr[12]</A>)) # (<A HREF="#X1_m_state.000000010">X1_m_state.000000010</A> & ((<A HREF="#X1_active_addr[22]">X1_active_addr[22]</A>))))) ) );


<P> --X1L133 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector86~0 at LABCELL_X29_Y6_N18
<P><A NAME="X1L133">X1L133</A> = ( <A HREF="#X1_i_addr[12]">X1_i_addr[12]</A> & ( ((<A HREF="#X1_m_state.000000010">X1_m_state.000000010</A> & (<A HREF="#X1_active_addr[23]">X1_active_addr[23]</A> & <A HREF="#X1L169">X1L169</A>))) # (<A HREF="#X1_m_state.001000000">X1_m_state.001000000</A>) ) ) # ( !<A HREF="#X1_i_addr[12]">X1_i_addr[12]</A> & ( ((<A HREF="#X1L169">X1L169</A> & ((!<A HREF="#X1_m_state.000000010">X1_m_state.000000010</A>) # (<A HREF="#X1_active_addr[23]">X1_active_addr[23]</A>)))) # (<A HREF="#X1_m_state.001000000">X1_m_state.001000000</A>) ) );


<P> --X1L288 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]~0 at LABCELL_X30_Y5_N9
<P><A NAME="X1L288">X1L288</A> = ( <A HREF="#X1L131">X1L131</A> & ( (<A HREF="#X1_f_pop">X1_f_pop</A> & !<A HREF="#X1_m_state.000000010">X1_m_state.000000010</A>) ) );


<P> --X1L148 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector100~0 at LABCELL_X29_Y8_N39
<P><A NAME="X1L148">X1L148</A> = ( <A HREF="#YD1L140">YD1L140</A> & ( (<A HREF="#X1_active_addr[10]">X1_active_addr[10]</A>) # (<A HREF="#X1L288">X1L288</A>) ) ) # ( !<A HREF="#YD1L140">YD1L140</A> & ( (!<A HREF="#X1L288">X1L288</A> & <A HREF="#X1_active_addr[10]">X1_active_addr[10]</A>) ) );


<P> --X1L170 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr16~0 at MLABCELL_X28_Y4_N30
<P><A NAME="X1L170">X1L170</A> = (!<A HREF="#X1L169">X1L169</A>) # (<A HREF="#X1_m_state.000000010">X1_m_state.000000010</A>);


<P> --YD1L154 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[42]~13 at LABCELL_X29_Y8_N12
<P><A NAME="YD1L154">YD1L154</A> = ( <A HREF="#YD1_entry_1[42]">YD1_entry_1[42]</A> & ( (<A HREF="#YD1_entry_0[42]">YD1_entry_0[42]</A>) # (<A HREF="#YD1_rd_address">YD1_rd_address</A>) ) ) # ( !<A HREF="#YD1_entry_1[42]">YD1_entry_1[42]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_0[42]">YD1_entry_0[42]</A>) ) );


<P> --X1L147 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector99~0 at LABCELL_X29_Y8_N3
<P><A NAME="X1L147">X1L147</A> = ( <A HREF="#YD1L154">YD1L154</A> & ( (<A HREF="#X1L288">X1L288</A>) # (<A HREF="#X1_active_addr[24]">X1_active_addr[24]</A>) ) ) # ( !<A HREF="#YD1L154">YD1L154</A> & ( (<A HREF="#X1_active_addr[24]">X1_active_addr[24]</A> & !<A HREF="#X1L288">X1L288</A>) ) );


<P> --X1_i_cmd[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3] at FF_X27_Y6_N53
<P> --register power-up is low

<P><A NAME="X1_i_cmd[3]">X1_i_cmd[3]</A> = DFFEAS(<A HREF="#X1L60">X1L60</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_refresh_request is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request at FF_X31_Y6_N37
<P> --register power-up is low

<P><A NAME="X1_refresh_request">X1_refresh_request</A> = DFFEAS(<A HREF="#X1L416">X1L416</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_m_next.010000000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000 at FF_X29_Y4_N10
<P> --register power-up is low

<P><A NAME="X1_m_next.010000000">X1_m_next.010000000</A> = DFFEAS(<A HREF="#X1L119">X1L119</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L78 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector19~0 at LABCELL_X30_Y4_N42
<P><A NAME="X1L78">X1L78</A> = ( <A HREF="#X1_refresh_request">X1_refresh_request</A> & ( <A HREF="#X1_m_state.010000000">X1_m_state.010000000</A> & ( (<A HREF="#X1_m_state.000000100">X1_m_state.000000100</A> & !<A HREF="#X1_m_next.010000000">X1_m_next.010000000</A>) ) ) ) # ( !<A HREF="#X1_refresh_request">X1_refresh_request</A> & ( <A HREF="#X1_m_state.010000000">X1_m_state.010000000</A> & ( ((<A HREF="#X1_m_state.000000100">X1_m_state.000000100</A> & !<A HREF="#X1_m_next.010000000">X1_m_next.010000000</A>)) # (<A HREF="#X1_m_state.001000000">X1_m_state.001000000</A>) ) ) ) # ( <A HREF="#X1_refresh_request">X1_refresh_request</A> & ( !<A HREF="#X1_m_state.010000000">X1_m_state.010000000</A> & ( (!<A HREF="#X1_m_state.000000100">X1_m_state.000000100</A> & (!<A HREF="#X1_m_state.001000000">X1_m_state.001000000</A> & (<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A>))) # (<A HREF="#X1_m_state.000000100">X1_m_state.000000100</A> & (((!<A HREF="#X1_m_next.010000000">X1_m_next.010000000</A>)))) ) ) ) # ( !<A HREF="#X1_refresh_request">X1_refresh_request</A> & ( !<A HREF="#X1_m_state.010000000">X1_m_state.010000000</A> & ( ((!<A HREF="#X1_m_state.000000100">X1_m_state.000000100</A> & (<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A>)) # (<A HREF="#X1_m_state.000000100">X1_m_state.000000100</A> & ((!<A HREF="#X1_m_next.010000000">X1_m_next.010000000</A>)))) # (<A HREF="#X1_m_state.001000000">X1_m_state.001000000</A>) ) ) );


<P> --X1L79 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector19~1 at LABCELL_X27_Y6_N6
<P><A NAME="X1L79">X1L79</A> = ( <A HREF="#X1L78">X1L78</A> & ( <A HREF="#X1_refresh_request">X1_refresh_request</A> & ( (!<A HREF="#X1_active_cs_n">X1_active_cs_n</A> & (((<A HREF="#X1_init_done">X1_init_done</A>) # (<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A>)) # (<A HREF="#X1_i_cmd[3]">X1_i_cmd[3]</A>))) ) ) ) # ( !<A HREF="#X1L78">X1L78</A> & ( <A HREF="#X1_refresh_request">X1_refresh_request</A> & ( ((<A HREF="#X1_init_done">X1_init_done</A>) # (<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A>)) # (<A HREF="#X1_i_cmd[3]">X1_i_cmd[3]</A>) ) ) ) # ( <A HREF="#X1L78">X1L78</A> & ( !<A HREF="#X1_refresh_request">X1_refresh_request</A> & ( (!<A HREF="#X1_active_cs_n">X1_active_cs_n</A> & (((<A HREF="#X1_i_cmd[3]">X1_i_cmd[3]</A> & !<A HREF="#X1_init_done">X1_init_done</A>)) # (<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A>))) ) ) ) # ( !<A HREF="#X1L78">X1L78</A> & ( !<A HREF="#X1_refresh_request">X1_refresh_request</A> & ( ((<A HREF="#X1_i_cmd[3]">X1_i_cmd[3]</A> & !<A HREF="#X1_init_done">X1_init_done</A>)) # (<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A>) ) ) );


<P> --X1L228 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|always5~0 at MLABCELL_X28_Y4_N18
<P><A NAME="X1L228">X1L228</A> = ( <A HREF="#X1L371">X1L371</A> & ( <A HREF="#X1L378">X1L378</A> & ( (!<A HREF="#X1_f_pop">X1_f_pop</A>) # ((!<A HREF="#X1L56">X1L56</A> & (!<A HREF="#YD1L2">YD1L2</A> & <A HREF="#X1L369">X1L369</A>))) ) ) ) # ( !<A HREF="#X1L371">X1L371</A> & ( <A HREF="#X1L378">X1L378</A> & ( !<A HREF="#X1_f_pop">X1_f_pop</A> ) ) ) # ( <A HREF="#X1L371">X1L371</A> & ( !<A HREF="#X1L378">X1L378</A> & ( !<A HREF="#X1_f_pop">X1_f_pop</A> ) ) ) # ( !<A HREF="#X1L371">X1L371</A> & ( !<A HREF="#X1L378">X1L378</A> & ( !<A HREF="#X1_f_pop">X1_f_pop</A> ) ) );


<P> --X1_i_cmd[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1] at FF_X27_Y6_N38
<P> --register power-up is low

<P><A NAME="X1_i_cmd[1]">X1_i_cmd[1]</A> = DFFEAS(<A HREF="#X1L62">X1L62</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L81 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector21~0 at LABCELL_X27_Y6_N0
<P><A NAME="X1L81">X1L81</A> = ( <A HREF="#X1_i_cmd[1]">X1_i_cmd[1]</A> & ( <A HREF="#X1_m_state.000000001">X1_m_state.000000001</A> & ( (!<A HREF="#X1L169">X1L169</A> & ((<A HREF="#X1L228">X1L228</A>))) # (<A HREF="#X1L169">X1L169</A> & (<A HREF="#X1_m_state.010000000">X1_m_state.010000000</A>)) ) ) ) # ( !<A HREF="#X1_i_cmd[1]">X1_i_cmd[1]</A> & ( <A HREF="#X1_m_state.000000001">X1_m_state.000000001</A> & ( (!<A HREF="#X1L169">X1L169</A> & ((<A HREF="#X1L228">X1L228</A>))) # (<A HREF="#X1L169">X1L169</A> & (<A HREF="#X1_m_state.010000000">X1_m_state.010000000</A>)) ) ) ) # ( <A HREF="#X1_i_cmd[1]">X1_i_cmd[1]</A> & ( !<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A> & ( (!<A HREF="#X1_init_done">X1_init_done</A> & ((<A HREF="#X1L228">X1L228</A>) # (<A HREF="#X1L169">X1L169</A>))) ) ) );


<P> --X1L168 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr8~0 at MLABCELL_X25_Y4_N51
<P><A NAME="X1L168">X1L168</A> = ( !<A HREF="#X1_m_state.010000000">X1_m_state.010000000</A> & ( (!<A HREF="#X1_m_state.000000010">X1_m_state.000000010</A> & !<A HREF="#X1_m_state.001000000">X1_m_state.001000000</A>) ) );


<P> --X1_i_cmd[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2] at FF_X25_Y4_N17
<P> --register power-up is low

<P><A NAME="X1_i_cmd[2]">X1_i_cmd[2]</A> = DFFEAS(<A HREF="#X1L61">X1L61</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L80 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector20~0 at MLABCELL_X25_Y4_N12
<P><A NAME="X1L80">X1L80</A> = ( <A HREF="#X1L168">X1L168</A> & ( (<A HREF="#X1_i_cmd[2]">X1_i_cmd[2]</A> & (!<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A> & !<A HREF="#X1_init_done">X1_init_done</A>)) ) ) # ( !<A HREF="#X1L168">X1L168</A> & ( ((<A HREF="#X1_i_cmd[2]">X1_i_cmd[2]</A> & !<A HREF="#X1_init_done">X1_init_done</A>)) # (<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A>) ) );


<P> --X1_i_cmd[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0] at FF_X24_Y4_N13
<P> --register power-up is low

<P><A NAME="X1_i_cmd[0]">X1_i_cmd[0]</A> = DFFEAS(<A HREF="#X1L63">X1L63</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L82 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector22~0 at MLABCELL_X25_Y4_N6
<P><A NAME="X1L82">X1L82</A> = ( <A HREF="#X1_m_state.000000001">X1_m_state.000000001</A> & ( <A HREF="#X1_m_state.001000000">X1_m_state.001000000</A> & ( (!<A HREF="#X1L347Q">X1L347Q</A>) # (<A HREF="#X1L228">X1L228</A>) ) ) ) # ( !<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A> & ( <A HREF="#X1_m_state.001000000">X1_m_state.001000000</A> & ( (!<A HREF="#X1_init_done">X1_init_done</A> & (<A HREF="#X1_i_cmd[0]">X1_i_cmd[0]</A> & ((!<A HREF="#X1L347Q">X1L347Q</A>) # (<A HREF="#X1L228">X1L228</A>)))) ) ) ) # ( <A HREF="#X1_m_state.000000001">X1_m_state.000000001</A> & ( !<A HREF="#X1_m_state.001000000">X1_m_state.001000000</A> & ( (<A HREF="#X1L347Q">X1L347Q</A> & <A HREF="#X1L228">X1L228</A>) ) ) ) # ( !<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A> & ( !<A HREF="#X1_m_state.001000000">X1_m_state.001000000</A> & ( (!<A HREF="#X1_init_done">X1_init_done</A> & (<A HREF="#X1_i_cmd[0]">X1_i_cmd[0]</A> & ((!<A HREF="#X1L347Q">X1L347Q</A>) # (<A HREF="#X1L228">X1L228</A>)))) ) ) );


<P> --YD1_entry_1[17] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[17] at FF_X28_Y7_N49
<P> --register power-up is low

<P><A NAME="YD1_entry_1[17]">YD1_entry_1[17]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#X1L229">X1L229</A>,  ,  , VCC);


<P> --YD1_entry_0[17] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[17] at FF_X28_Y8_N1
<P> --register power-up is low

<P><A NAME="YD1_entry_0[17]">YD1_entry_0[17]</A> = DFFEAS(<A HREF="#X1L229">X1L229</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L129 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[17]~14 at LABCELL_X29_Y7_N57
<P><A NAME="YD1L129">YD1L129</A> = ( <A HREF="#YD1_rd_address">YD1_rd_address</A> & ( <A HREF="#YD1_entry_1[17]">YD1_entry_1[17]</A> ) ) # ( !<A HREF="#YD1_rd_address">YD1_rd_address</A> & ( <A HREF="#YD1_entry_0[17]">YD1_entry_0[17]</A> ) );


<P> --X1_active_dqm[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_dqm[1] at FF_X29_Y7_N58
<P> --register power-up is low

<P><A NAME="X1_active_dqm[1]">X1_active_dqm[1]</A> = DFFEAS(<A HREF="#YD1L129">YD1L129</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --X1L165 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector117~0 at LABCELL_X29_Y7_N54
<P><A NAME="X1L165">X1L165</A> = ( <A HREF="#X1_active_dqm[1]">X1_active_dqm[1]</A> & ( (!<A HREF="#X1L288">X1L288</A>) # (<A HREF="#YD1L129">YD1L129</A>) ) ) # ( !<A HREF="#X1_active_dqm[1]">X1_active_dqm[1]</A> & ( (<A HREF="#YD1L129">YD1L129</A> & <A HREF="#X1L288">X1L288</A>) ) );


<P> --YD1_entry_1[16] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[16] at FF_X29_Y8_N35
<P> --register power-up is low

<P><A NAME="YD1_entry_1[16]">YD1_entry_1[16]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#X1L230">X1L230</A>,  ,  , VCC);


<P> --YD1_entry_0[16] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[16] at FF_X28_Y8_N4
<P> --register power-up is low

<P><A NAME="YD1_entry_0[16]">YD1_entry_0[16]</A> = DFFEAS(<A HREF="#X1L230">X1L230</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L128 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[16]~15 at LABCELL_X29_Y8_N18
<P><A NAME="YD1L128">YD1L128</A> = ( <A HREF="#YD1_entry_1[16]">YD1_entry_1[16]</A> & ( (<A HREF="#YD1_rd_address">YD1_rd_address</A>) # (<A HREF="#YD1_entry_0[16]">YD1_entry_0[16]</A>) ) ) # ( !<A HREF="#YD1_entry_1[16]">YD1_entry_1[16]</A> & ( (<A HREF="#YD1_entry_0[16]">YD1_entry_0[16]</A> & !<A HREF="#YD1_rd_address">YD1_rd_address</A>) ) );


<P> --X1_active_dqm[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0] at FF_X29_Y8_N19
<P> --register power-up is low

<P><A NAME="X1_active_dqm[0]">X1_active_dqm[0]</A> = DFFEAS(<A HREF="#YD1L128">YD1L128</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --X1L166 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector118~0 at LABCELL_X29_Y8_N21
<P><A NAME="X1L166">X1L166</A> = ( <A HREF="#YD1L128">YD1L128</A> & ( (<A HREF="#X1L288">X1L288</A>) # (<A HREF="#X1_active_dqm[0]">X1_active_dqm[0]</A>) ) ) # ( !<A HREF="#YD1L128">YD1L128</A> & ( (<A HREF="#X1_active_dqm[0]">X1_active_dqm[0]</A> & !<A HREF="#X1L288">X1L288</A>) ) );


<P> --S1_clear_write_fifos is nios_system:NiosII|nios_system_audio_0:audio_0|clear_write_fifos at FF_X23_Y9_N10
<P> --register power-up is low

<P><A NAME="S1_clear_write_fifos">S1_clear_write_fifos</A> = DFFEAS(<A HREF="#S1L10">S1L10</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L19">S1L19</A>,  ,  ,  ,  );


<P> --S1L11 is nios_system:NiosII|nios_system_audio_0:audio_0|comb~0 at LABCELL_X18_Y9_N15
<P><A NAME="S1L11">S1L11</A> = ( !<A HREF="#S1_clear_write_fifos">S1_clear_write_fifos</A> & ( !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> ) );


<P> --count[0] is count[0] at FF_X11_Y9_N2
<P> --register power-up is low

<P><A NAME="count[0]">count[0]</A> = DFFEAS(<A HREF="#A1L41">A1L41</A>, GLOBAL(<A HREF="#A1L38">A1L38</A>), <A HREF="#A1L318">A1L318</A>,  ,  ,  ,  ,  ,  );


<P> --A1L43 is count[1]~0 at LABCELL_X11_Y9_N3
<P><A NAME="A1L43">A1L43</A> = !<A HREF="#count[0]">count[0]</A> $ (!<A HREF="#count[1]">count[1]</A>);


<P> --BD1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal0~0 at LABCELL_X30_Y13_N12
<P><A NAME="BD1L1">BD1L1</A> = ( !<A HREF="#ZD1_W_alu_result[20]">ZD1_W_alu_result[20]</A> & ( !<A HREF="#ZD1_W_alu_result[21]">ZD1_W_alu_result[21]</A> & ( (!<A HREF="#ZD1_W_alu_result[19]">ZD1_W_alu_result[19]</A> & (!<A HREF="#ZD1_W_alu_result[25]">ZD1_W_alu_result[25]</A> & (!<A HREF="#ZD1_W_alu_result[18]">ZD1_W_alu_result[18]</A> & !<A HREF="#ZD1_W_alu_result[22]">ZD1_W_alu_result[22]</A>))) ) ) );


<P> --BD1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal0~1 at LABCELL_X30_Y14_N48
<P><A NAME="BD1L2">BD1L2</A> = ( <A HREF="#ZD1_W_alu_result[26]">ZD1_W_alu_result[26]</A> & ( (!<A HREF="#ZD1_W_alu_result[24]">ZD1_W_alu_result[24]</A> & !<A HREF="#ZD1_W_alu_result[23]">ZD1_W_alu_result[23]</A>) ) );


<P> --BD1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0 at MLABCELL_X28_Y11_N3
<P><A NAME="BD1L4">BD1L4</A> = ( !<A HREF="#ZD1_W_alu_result[14]">ZD1_W_alu_result[14]</A> & ( <A HREF="#ZD1_W_alu_result[17]">ZD1_W_alu_result[17]</A> & ( (!<A HREF="#ZD1_W_alu_result[16]">ZD1_W_alu_result[16]</A> & (!<A HREF="#ZD1_W_alu_result[15]">ZD1_W_alu_result[15]</A> & !<A HREF="#ZD1_W_alu_result[13]">ZD1_W_alu_result[13]</A>)) ) ) );


<P> --BD1L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0 at LABCELL_X30_Y15_N48
<P><A NAME="BD1L7">BD1L7</A> = ( !<A HREF="#ZD1_W_alu_result[7]">ZD1_W_alu_result[7]</A> & ( !<A HREF="#ZD1_W_alu_result[9]">ZD1_W_alu_result[9]</A> & ( (!<A HREF="#ZD1_W_alu_result[8]">ZD1_W_alu_result[8]</A> & (!<A HREF="#ZD1_W_alu_result[11]">ZD1_W_alu_result[11]</A> & (<A HREF="#ZD1_W_alu_result[12]">ZD1_W_alu_result[12]</A> & !<A HREF="#ZD1_W_alu_result[10]">ZD1_W_alu_result[10]</A>))) ) ) );


<P> --BD1L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~0 at MLABCELL_X28_Y11_N18
<P><A NAME="BD1L10">BD1L10</A> = ( <A HREF="#ZD1L867Q">ZD1L867Q</A> & ( !<A HREF="#ZD1_W_alu_result[5]">ZD1_W_alu_result[5]</A> & ( (<A HREF="#BD1L1">BD1L1</A> & (<A HREF="#BD1L2">BD1L2</A> & (<A HREF="#BD1L4">BD1L4</A> & <A HREF="#BD1L7">BD1L7</A>))) ) ) );


<P> --ZD1_d_write is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write at FF_X30_Y11_N23
<P> --register power-up is low

<P><A NAME="ZD1_d_write">ZD1_d_write</A> = DFFEAS(<A HREF="#ZD1_E_st_stall">ZD1_E_st_stall</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AD1_write_accepted is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted at FF_X27_Y11_N37
<P> --register power-up is low

<P><A NAME="AD1_write_accepted">AD1_write_accepted</A> = DFFEAS(<A HREF="#AD1L16">AD1L16</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AD1L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_write~0 at LABCELL_X27_Y11_N6
<P><A NAME="AD1L14">AD1L14</A> = ( <A HREF="#ZD1L1158Q">ZD1L1158Q</A> & ( !<A HREF="#AD1_write_accepted">AD1_write_accepted</A> ) );


<P> --PC2_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1] at FF_X22_Y9_N50
<P> --register power-up is low

<P><A NAME="PC2_mem_used[1]">PC2_mem_used[1]</A> = DFFEAS(<A HREF="#PC2L8">PC2L8</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC1_rst1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1 at FF_X24_Y12_N1
<P> --register power-up is low

<P><A NAME="BC1_rst1">BC1_rst1</A> = AMPP_FUNCTION(<A HREF="#LF1L43">LF1L43</A>, <A HREF="#BC1L45">BC1L45</A>, !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>);


<P> --ZD1_d_read is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read at FF_X29_Y11_N58
<P> --register power-up is low

<P><A NAME="ZD1_d_read">ZD1_d_read</A> = DFFEAS(<A HREF="#ZD1_d_read_nxt">ZD1_d_read_nxt</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AD1_read_accepted is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted at FF_X27_Y11_N26
<P> --register power-up is low

<P><A NAME="AD1_read_accepted">AD1_read_accepted</A> = DFFEAS(<A HREF="#AD1L11">AD1L11</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --T1L40 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|always3~0 at LABCELL_X22_Y9_N6
<P><A NAME="T1L40">T1L40</A> = ( <A HREF="#AD1L12Q">AD1L12Q</A> & ( <A HREF="#BC1_rst1">BC1_rst1</A> & ( (!<A HREF="#PC2_mem_used[1]">PC2_mem_used[1]</A> & (<A HREF="#ZD1L1158Q">ZD1L1158Q</A> & !<A HREF="#AD1_write_accepted">AD1_write_accepted</A>)) ) ) ) # ( !<A HREF="#AD1L12Q">AD1L12Q</A> & ( <A HREF="#BC1_rst1">BC1_rst1</A> & ( (!<A HREF="#PC2_mem_used[1]">PC2_mem_used[1]</A> & (((<A HREF="#ZD1L1158Q">ZD1L1158Q</A> & !<A HREF="#AD1_write_accepted">AD1_write_accepted</A>)) # (<A HREF="#ZD1_d_read">ZD1_d_read</A>))) ) ) );


<P> --ZD1_d_writedata[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0] at FF_X37_Y11_N23
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[0]">ZD1_d_writedata[0]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[0]">EE2_q_b[0]</A>,  ,  , VCC);


<P> --ZD1_d_byteenable[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0] at FF_X28_Y15_N47
<P> --register power-up is low

<P><A NAME="ZD1_d_byteenable[0]">ZD1_d_byteenable[0]</A> = DFFEAS(<A HREF="#ZD1L433">ZD1L433</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --T1L81 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|internal_reset~0 at LABCELL_X17_Y8_N45
<P><A NAME="T1L81">T1L81</A> = ( !<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( <A HREF="#ZD1L1110Q">ZD1L1110Q</A> & ( (<A HREF="#ZD1_d_byteenable[0]">ZD1_d_byteenable[0]</A> & !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>) ) ) );


<P> --T1_internal_reset is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|internal_reset at LABCELL_X17_Y8_N15
<P><A NAME="T1_internal_reset">T1_internal_reset</A> = ( <A HREF="#T1L81">T1L81</A> & ( <A HREF="#AD1L14">AD1L14</A> & ( ((<A HREF="#T1L40">T1L40</A> & (<A HREF="#BD1L10">BD1L10</A> & !<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A>))) # (<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>) ) ) ) # ( !<A HREF="#T1L81">T1L81</A> & ( <A HREF="#AD1L14">AD1L14</A> & ( <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> ) ) ) # ( <A HREF="#T1L81">T1L81</A> & ( !<A HREF="#AD1L14">AD1L14</A> & ( <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> ) ) ) # ( !<A HREF="#T1L81">T1L81</A> & ( !<A HREF="#AD1L14">AD1L14</A> & ( <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> ) ) );


<P> --T1_start_external_transfer is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer at FF_X17_Y8_N34
<P> --register power-up is low

<P><A NAME="T1_start_external_transfer">T1_start_external_transfer</A> = DFFEAS(<A HREF="#T1L132">T1L132</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --XB1L8 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|always1~0 at LABCELL_X19_Y7_N48
<P><A NAME="XB1L8">XB1L8</A> = ( !<A HREF="#XB1L159Q">XB1L159Q</A> & ( <A HREF="#T1_start_external_transfer">T1_start_external_transfer</A> & ( (<A HREF="#AC1_middle_of_high_level">AC1_middle_of_high_level</A> & ((<A HREF="#VB1_transfer_data">VB1_transfer_data</A>) # (<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A>))) ) ) ) # ( !<A HREF="#XB1L159Q">XB1L159Q</A> & ( !<A HREF="#T1_start_external_transfer">T1_start_external_transfer</A> & ( (!<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & (<A HREF="#VB1_transfer_data">VB1_transfer_data</A> & <A HREF="#AC1_middle_of_high_level">AC1_middle_of_high_level</A>)) ) ) );


<P> --XB1L30 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~11 at LABCELL_X16_Y4_N48
<P><A NAME="XB1L30">XB1L30</A> = ( <A HREF="#XB1_s_serial_protocol.STATE_5_STOP_BIT">XB1_s_serial_protocol.STATE_5_STOP_BIT</A> & ( (!<A HREF="#T1_internal_reset">T1_internal_reset</A> & (!<A HREF="#AC1_middle_of_high_level">AC1_middle_of_high_level</A> & ((<A HREF="#XB1_s_serial_protocol.STATE_0_IDLE">XB1_s_serial_protocol.STATE_0_IDLE</A>) # (<A HREF="#XB1L8">XB1L8</A>)))) ) ) # ( !<A HREF="#XB1_s_serial_protocol.STATE_5_STOP_BIT">XB1_s_serial_protocol.STATE_5_STOP_BIT</A> & ( (!<A HREF="#T1_internal_reset">T1_internal_reset</A> & ((<A HREF="#XB1_s_serial_protocol.STATE_0_IDLE">XB1_s_serial_protocol.STATE_0_IDLE</A>) # (<A HREF="#XB1L8">XB1L8</A>))) ) );


<P> --TE1L3 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 at LABCELL_X2_Y6_N15
<P><A NAME="TE1L3">TE1L3</A> = ( <A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & ( (<A HREF="#Q1_state[4]">Q1_state[4]</A> & !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>) ) );


<P> --VE1L57 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5 at LABCELL_X2_Y5_N30
<P><A NAME="VE1L57">VE1L57</A> = ( <A HREF="#Q1_state[3]">Q1_state[3]</A> & ( (<A HREF="#VE1_sr[0]">VE1_sr[0]</A> & ((!<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A>) # (<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>))) ) ) # ( !<A HREF="#Q1_state[3]">Q1_state[3]</A> & ( <A HREF="#VE1_sr[0]">VE1_sr[0]</A> ) );


<P> --XE3_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] at FF_X2_Y5_N14
<P> --register power-up is low

<P><A NAME="XE3_dreg[0]">XE3_dreg[0]</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  ,  , <A HREF="#XE3_din_s1">XE3_din_s1</A>,  ,  , VCC);


<P> --VE1L58 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6 at LABCELL_X2_Y5_N9
<P><A NAME="VE1L58">VE1L58</A> = ( !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & ( <A HREF="#XE3_dreg[0]">XE3_dreg[0]</A> & ( (!<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & <A HREF="#Q1_state[3]">Q1_state[3]</A>))) ) ) );


<P> --VE1_DRsize.000 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 at FF_X2_Y5_N25
<P> --register power-up is low

<P><A NAME="VE1_DRsize.000">VE1_DRsize.000</A> = DFFEAS(<A HREF="#VE1L2">VE1L2</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#TE1_virtual_state_uir">TE1_virtual_state_uir</A>,  ,  ,  ,  );


<P> --VE1L59 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7 at LABCELL_X2_Y5_N15
<P><A NAME="VE1L59">VE1L59</A> = ( <A HREF="#VE1L57">VE1L57</A> & ( <A HREF="#VE1L58">VE1L58</A> & ( (!<A HREF="#TE1L3">TE1L3</A>) # ((!<A HREF="#VE1_DRsize.000">VE1_DRsize.000</A> & ((<A HREF="#A1L6">A1L6</A>))) # (<A HREF="#VE1_DRsize.000">VE1_DRsize.000</A> & (<A HREF="#VE1_sr[1]">VE1_sr[1]</A>))) ) ) ) # ( !<A HREF="#VE1L57">VE1L57</A> & ( <A HREF="#VE1L58">VE1L58</A> & ( (!<A HREF="#TE1L3">TE1L3</A>) # ((!<A HREF="#VE1_DRsize.000">VE1_DRsize.000</A> & ((<A HREF="#A1L6">A1L6</A>))) # (<A HREF="#VE1_DRsize.000">VE1_DRsize.000</A> & (<A HREF="#VE1_sr[1]">VE1_sr[1]</A>))) ) ) ) # ( <A HREF="#VE1L57">VE1L57</A> & ( !<A HREF="#VE1L58">VE1L58</A> & ( (!<A HREF="#TE1L3">TE1L3</A>) # ((!<A HREF="#VE1_DRsize.000">VE1_DRsize.000</A> & ((<A HREF="#A1L6">A1L6</A>))) # (<A HREF="#VE1_DRsize.000">VE1_DRsize.000</A> & (<A HREF="#VE1_sr[1]">VE1_sr[1]</A>))) ) ) ) # ( !<A HREF="#VE1L57">VE1L57</A> & ( !<A HREF="#VE1L58">VE1L58</A> & ( (<A HREF="#TE1L3">TE1L3</A> & ((!<A HREF="#VE1_DRsize.000">VE1_DRsize.000</A> & ((<A HREF="#A1L6">A1L6</A>))) # (<A HREF="#VE1_DRsize.000">VE1_DRsize.000</A> & (<A HREF="#VE1_sr[1]">VE1_sr[1]</A>)))) ) ) );


<P> --XE2_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] at FF_X2_Y5_N35
<P> --register power-up is low

<P><A NAME="XE2_dreg[0]">XE2_dreg[0]</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  ,  , <A HREF="#XE2_din_s1">XE2_din_s1</A>,  ,  , VCC);


<P> --X1L225 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw~0 at MLABCELL_X28_Y8_N6
<P><A NAME="X1L225">X1L225</A> = ( <A HREF="#YD1_entries[0]">YD1_entries[0]</A> & ( <A HREF="#X1_init_done">X1_init_done</A> ) ) # ( !<A HREF="#YD1_entries[0]">YD1_entries[0]</A> & ( (<A HREF="#YD1_entries[1]">YD1_entries[1]</A> & <A HREF="#X1_init_done">X1_init_done</A>) ) );


<P> --X1L226 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw~1 at LABCELL_X30_Y6_N15
<P><A NAME="X1L226">X1L226</A> = ( !<A HREF="#X1_refresh_request">X1_refresh_request</A> & ( !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> ) );


<P> --X1L227 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw~2 at LABCELL_X30_Y6_N54
<P><A NAME="X1L227">X1L227</A> = ( <A HREF="#X1L169">X1L169</A> & ( <A HREF="#X1L225">X1L225</A> & ( (<A HREF="#X1L226">X1L226</A> & ((!<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A>) # ((<A HREF="#X1L352Q">X1L352Q</A> & <A HREF="#X1L131">X1L131</A>)))) ) ) ) # ( !<A HREF="#X1L169">X1L169</A> & ( <A HREF="#X1L225">X1L225</A> & ( (<A HREF="#X1L226">X1L226</A> & ((!<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A>) # (<A HREF="#X1L131">X1L131</A>))) ) ) ) # ( <A HREF="#X1L169">X1L169</A> & ( !<A HREF="#X1L225">X1L225</A> & ( (<A HREF="#X1L352Q">X1L352Q</A> & (<A HREF="#X1L226">X1L226</A> & <A HREF="#X1L131">X1L131</A>)) ) ) ) # ( !<A HREF="#X1L169">X1L169</A> & ( !<A HREF="#X1L225">X1L225</A> & ( (<A HREF="#X1L226">X1L226</A> & (<A HREF="#X1L131">X1L131</A> & ((<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A>) # (<A HREF="#X1L352Q">X1L352Q</A>)))) ) ) );


<P> --YD1L141 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[29]~16 at LABCELL_X29_Y8_N9
<P><A NAME="YD1L141">YD1L141</A> = ( <A HREF="#YD1_entry_0[29]">YD1_entry_0[29]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A>) # (<A HREF="#YD1_entry_1[29]">YD1_entry_1[29]</A>) ) ) # ( !<A HREF="#YD1_entry_0[29]">YD1_entry_0[29]</A> & ( (<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_1[29]">YD1_entry_1[29]</A>) ) );


<P> --YD1L155 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[43]~17 at LABCELL_X29_Y8_N15
<P><A NAME="YD1L155">YD1L155</A> = ( <A HREF="#YD1_entry_0[43]">YD1_entry_0[43]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A>) # (<A HREF="#YD1_entry_1[43]">YD1_entry_1[43]</A>) ) ) # ( !<A HREF="#YD1_entry_0[43]">YD1_entry_0[43]</A> & ( (<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_1[43]">YD1_entry_1[43]</A>) ) );


<P> --X1_m_next.000001000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000 at FF_X29_Y4_N17
<P> --register power-up is low

<P><A NAME="X1_m_next.000001000">X1_m_next.000001000</A> = DFFEAS(<A HREF="#X1L110">X1L110</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L90 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~0 at MLABCELL_X28_Y4_N12
<P><A NAME="X1L90">X1L90</A> = ( <A HREF="#X1_refresh_request">X1_refresh_request</A> & ( <A HREF="#X1_m_state.100000000">X1_m_state.100000000</A> ) ) # ( !<A HREF="#X1_refresh_request">X1_refresh_request</A> & ( (!<A HREF="#YD1L2">YD1L2</A> & <A HREF="#X1_m_state.100000000">X1_m_state.100000000</A>) ) );


<P> --X1L91 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~1 at MLABCELL_X28_Y4_N36
<P><A NAME="X1L91">X1L91</A> = ( <A HREF="#X1L371">X1L371</A> & ( <A HREF="#X1L56">X1L56</A> & ( <A HREF="#X1L90">X1L90</A> ) ) ) # ( !<A HREF="#X1L371">X1L371</A> & ( <A HREF="#X1L56">X1L56</A> & ( <A HREF="#X1L90">X1L90</A> ) ) ) # ( <A HREF="#X1L371">X1L371</A> & ( !<A HREF="#X1L56">X1L56</A> & ( (<A HREF="#X1L90">X1L90</A> & (((!<A HREF="#X1L369">X1L369</A>) # (!<A HREF="#X1L378">X1L378</A>)) # (<A HREF="#X1_refresh_request">X1_refresh_request</A>))) ) ) ) # ( !<A HREF="#X1L371">X1L371</A> & ( !<A HREF="#X1L56">X1L56</A> & ( <A HREF="#X1L90">X1L90</A> ) ) );


<P> --X1_m_count[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1] at FF_X29_Y4_N19
<P> --register power-up is low

<P><A NAME="X1_m_count[1]">X1_m_count[1]</A> = DFFEAS(<A HREF="#X1L125">X1L125</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L84 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector24~0 at LABCELL_X29_Y4_N3
<P><A NAME="X1L84">X1L84</A> = ( !<A HREF="#X1_m_count[1]">X1_m_count[1]</A> & ( <A HREF="#X1_m_state.000000100">X1_m_state.000000100</A> ) );


<P> --X1L92 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~2 at LABCELL_X29_Y4_N42
<P><A NAME="X1L92">X1L92</A> = ( !<A HREF="#X1L91">X1L91</A> & ( (<A HREF="#X1L84">X1L84</A>) # (<A HREF="#X1L90">X1L90</A>) ) );


<P> --X1L93 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~3 at MLABCELL_X28_Y4_N9
<P><A NAME="X1L93">X1L93</A> = ( <A HREF="#X1L131">X1L131</A> & ( <A HREF="#X1L168">X1L168</A> ) ) # ( !<A HREF="#X1L131">X1L131</A> & ( (<A HREF="#X1L169">X1L169</A> & <A HREF="#X1L168">X1L168</A>) ) );


<P> --X1L94 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~4 at LABCELL_X29_Y4_N48
<P><A NAME="X1L94">X1L94</A> = ( <A HREF="#X1L96">X1L96</A> & ( !<A HREF="#X1L91">X1L91</A> & ( (!<A HREF="#X1L84">X1L84</A> & ((!<A HREF="#X1L93">X1L93</A> $ (!<A HREF="#X1L97">X1L97</A>)) # (<A HREF="#X1L90">X1L90</A>))) ) ) ) # ( !<A HREF="#X1L96">X1L96</A> & ( !<A HREF="#X1L91">X1L91</A> & ( (!<A HREF="#X1L84">X1L84</A> & ((<A HREF="#X1L97">X1L97</A>) # (<A HREF="#X1L90">X1L90</A>))) ) ) );


<P> --X1L95 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~5 at LABCELL_X29_Y4_N36
<P><A NAME="X1L95">X1L95</A> = ( <A HREF="#X1_m_next.000001000">X1_m_next.000001000</A> & ( (!<A HREF="#X1L94">X1L94</A> & (((<A HREF="#X1L92">X1L92</A>)))) # (<A HREF="#X1L94">X1L94</A> & ((!<A HREF="#X1L92">X1L92</A> & ((<A HREF="#X1_m_state.000001000">X1_m_state.000001000</A>))) # (<A HREF="#X1L92">X1L92</A> & (<A HREF="#YD1L155">YD1L155</A>)))) ) ) # ( !<A HREF="#X1_m_next.000001000">X1_m_next.000001000</A> & ( (<A HREF="#X1L94">X1L94</A> & ((!<A HREF="#X1L92">X1L92</A> & ((<A HREF="#X1_m_state.000001000">X1_m_state.000001000</A>))) # (<A HREF="#X1L92">X1L92</A> & (<A HREF="#YD1L155">YD1L155</A>)))) ) );


<P> --X1_m_next.000010000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000 at FF_X29_Y4_N14
<P> --register power-up is low

<P><A NAME="X1_m_next.000010000">X1_m_next.000010000</A> = DFFEAS(<A HREF="#X1L115">X1L115</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L98 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector28~0 at LABCELL_X29_Y4_N39
<P><A NAME="X1L98">X1L98</A> = ( <A HREF="#X1L92">X1L92</A> & ( (!<A HREF="#X1L94">X1L94</A> & ((<A HREF="#X1_m_next.000010000">X1_m_next.000010000</A>))) # (<A HREF="#X1L94">X1L94</A> & (!<A HREF="#YD1L155">YD1L155</A>)) ) ) # ( !<A HREF="#X1L92">X1L92</A> & ( (<A HREF="#X1L94">X1L94</A> & <A HREF="#X1_m_state.000010000">X1_m_state.000010000</A>) ) );


<P> --X1L100 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector30~0 at LABCELL_X27_Y4_N36
<P><A NAME="X1L100">X1L100</A> = ( !<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A> & ( <A HREF="#X1_init_done">X1_init_done</A> ) );


<P> --X1L88 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector25~0 at MLABCELL_X28_Y4_N0
<P><A NAME="X1L88">X1L88</A> = ( !<A HREF="#YD1L2">YD1L2</A> & ( (!<A HREF="#X1_refresh_request">X1_refresh_request</A> & <A HREF="#X1L100">X1L100</A>) ) );


<P> --X1L132 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector41~1 at MLABCELL_X28_Y4_N3
<P><A NAME="X1L132">X1L132</A> = ( <A HREF="#X1_m_state.100000000">X1_m_state.100000000</A> & ( ((!<A HREF="#X1_refresh_request">X1_refresh_request</A> & <A HREF="#X1L131">X1L131</A>)) # (<A HREF="#X1L88">X1L88</A>) ) ) # ( !<A HREF="#X1_m_state.100000000">X1_m_state.100000000</A> & ( ((!<A HREF="#X1_refresh_request">X1_refresh_request</A> & (<A HREF="#X1L131">X1L131</A> & !<A HREF="#X1L169">X1L169</A>))) # (<A HREF="#X1L88">X1L88</A>) ) );


<P> --YD1L111 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address~0 at LABCELL_X30_Y5_N36
<P><A NAME="YD1L111">YD1L111</A> = !<A HREF="#YD1_rd_address">YD1_rd_address</A> $ (((!<A HREF="#X1L131">X1L131</A>) # (!<A HREF="#X1_f_pop">X1_f_pop</A>)));


<P> --YD1L143 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[31]~18 at LABCELL_X19_Y11_N30
<P><A NAME="YD1L143">YD1L143</A> = ( <A HREF="#YD1_entry_1[31]">YD1_entry_1[31]</A> & ( <A HREF="#YD1_rd_address">YD1_rd_address</A> ) ) # ( <A HREF="#YD1_entry_1[31]">YD1_entry_1[31]</A> & ( !<A HREF="#YD1_rd_address">YD1_rd_address</A> & ( <A HREF="#YD1_entry_0[31]">YD1_entry_0[31]</A> ) ) ) # ( !<A HREF="#YD1_entry_1[31]">YD1_entry_1[31]</A> & ( !<A HREF="#YD1_rd_address">YD1_rd_address</A> & ( <A HREF="#YD1_entry_0[31]">YD1_entry_0[31]</A> ) ) );


<P> --YC2_use_reg is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|use_reg at FF_X25_Y7_N5
<P> --register power-up is low

<P><A NAME="YC2_use_reg">YC2_use_reg</A> = DFFEAS(<A HREF="#YC2L114">YC2L114</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC2_address_reg[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[14] at FF_X30_Y7_N29
<P> --register power-up is low

<P><A NAME="YC2_address_reg[14]">YC2_address_reg[14]</A> = DFFEAS(<A HREF="#YC2L22">YC2L22</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>,  ,  ,  ,  );


<P> --YC2L100 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[32]~0 at LABCELL_X30_Y7_N45
<P><A NAME="YC2L100">YC2L100</A> = ( <A HREF="#YC2_address_reg[14]">YC2_address_reg[14]</A> & ( <A HREF="#YC2_use_reg">YC2_use_reg</A> ) ) # ( <A HREF="#YC2_address_reg[14]">YC2_address_reg[14]</A> & ( !<A HREF="#YC2_use_reg">YC2_use_reg</A> & ( <A HREF="#ZD1_W_alu_result[14]">ZD1_W_alu_result[14]</A> ) ) ) # ( !<A HREF="#YC2_address_reg[14]">YC2_address_reg[14]</A> & ( !<A HREF="#YC2_use_reg">YC2_use_reg</A> & ( <A HREF="#ZD1_W_alu_result[14]">ZD1_W_alu_result[14]</A> ) ) );


<P> --ZC1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|cp_valid~0 at LABCELL_X27_Y11_N57
<P><A NAME="ZC1L2">ZC1L2</A> = ( <A HREF="#ZD1L1158Q">ZD1L1158Q</A> & ( (<A HREF="#BC1_rst1">BC1_rst1</A> & ((!<A HREF="#AD1_write_accepted">AD1_write_accepted</A>) # ((!<A HREF="#AD1_read_accepted">AD1_read_accepted</A> & <A HREF="#ZD1_d_read">ZD1_d_read</A>)))) ) ) # ( !<A HREF="#ZD1L1158Q">ZD1L1158Q</A> & ( (!<A HREF="#AD1_read_accepted">AD1_read_accepted</A> & (<A HREF="#ZD1_d_read">ZD1_d_read</A> & <A HREF="#BC1_rst1">BC1_rst1</A>)) ) );


<P> --BD1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal0~2 at MLABCELL_X28_Y11_N48
<P><A NAME="BD1L3">BD1L3</A> = ( <A HREF="#BD1L2">BD1L2</A> & ( <A HREF="#BD1L1">BD1L1</A> & ( (!<A HREF="#ZD1_W_alu_result[17]">ZD1_W_alu_result[17]</A> & <A HREF="#ZD1_W_alu_result[16]">ZD1_W_alu_result[16]</A>) ) ) );


<P> --BD1L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~1 at MLABCELL_X28_Y11_N54
<P><A NAME="BD1L8">BD1L8</A> = ( !<A HREF="#ZD1_W_alu_result[5]">ZD1_W_alu_result[5]</A> & ( !<A HREF="#ZD1L867Q">ZD1L867Q</A> & ( (<A HREF="#BD1L4">BD1L4</A> & (<A HREF="#BD1L7">BD1L7</A> & (<A HREF="#BD1L1">BD1L1</A> & <A HREF="#BD1L2">BD1L2</A>))) ) ) );


<P> --BD1L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal8~0 at MLABCELL_X28_Y11_N36
<P><A NAME="BD1L12">BD1L12</A> = ( <A HREF="#ZD1L867Q">ZD1L867Q</A> & ( !<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> ) );


<P> --BD1L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal8~1 at MLABCELL_X28_Y11_N6
<P><A NAME="BD1L13">BD1L13</A> = ( <A HREF="#BD1L12">BD1L12</A> & ( <A HREF="#ZD1_W_alu_result[5]">ZD1_W_alu_result[5]</A> & ( (<A HREF="#BD1L4">BD1L4</A> & (<A HREF="#BD1L7">BD1L7</A> & (<A HREF="#BD1L1">BD1L1</A> & <A HREF="#BD1L2">BD1L2</A>))) ) ) );


<P> --BD1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~1 at LABCELL_X30_Y15_N6
<P><A NAME="BD1L5">BD1L5</A> = ( <A HREF="#ZD1_W_alu_result[11]">ZD1_W_alu_result[11]</A> & ( !<A HREF="#ZD1_W_alu_result[12]">ZD1_W_alu_result[12]</A> ) );


<P> --BD1L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~2 at MLABCELL_X28_Y11_N24
<P><A NAME="BD1L6">BD1L6</A> = ( <A HREF="#BD1L5">BD1L5</A> & ( (<A HREF="#BD1L1">BD1L1</A> & (<A HREF="#BD1L4">BD1L4</A> & <A HREF="#BD1L2">BD1L2</A>)) ) );


<P> --BD1L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[7]~0 at MLABCELL_X28_Y11_N42
<P><A NAME="BD1L16">BD1L16</A> = ( <A HREF="#BD1L8">BD1L8</A> & ( <A HREF="#BD1L6">BD1L6</A> ) ) # ( !<A HREF="#BD1L8">BD1L8</A> & ( <A HREF="#BD1L6">BD1L6</A> ) ) # ( <A HREF="#BD1L8">BD1L8</A> & ( !<A HREF="#BD1L6">BD1L6</A> ) ) # ( !<A HREF="#BD1L8">BD1L8</A> & ( !<A HREF="#BD1L6">BD1L6</A> & ( (<A HREF="#BD1L13">BD1L13</A> & (((!<A HREF="#AD1L12Q">AD1L12Q</A> & <A HREF="#ZD1_d_read">ZD1_d_read</A>)) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>))) ) ) );


<P> --BD1L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~0 at MLABCELL_X28_Y11_N21
<P><A NAME="BD1L9">BD1L9</A> = ( <A HREF="#ZD1_W_alu_result[5]">ZD1_W_alu_result[5]</A> & ( !<A HREF="#ZD1L867Q">ZD1L867Q</A> & ( (<A HREF="#BD1L1">BD1L1</A> & (<A HREF="#BD1L2">BD1L2</A> & (<A HREF="#BD1L7">BD1L7</A> & <A HREF="#BD1L4">BD1L4</A>))) ) ) );


<P> --BD1L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[7]~1 at MLABCELL_X28_Y11_N12
<P><A NAME="BD1L17">BD1L17</A> = ( <A HREF="#ZD1_W_alu_result[5]">ZD1_W_alu_result[5]</A> & ( <A HREF="#BD1L1">BD1L1</A> & ( (<A HREF="#BD1L4">BD1L4</A> & (<A HREF="#BD1L7">BD1L7</A> & (!<A HREF="#ZD1L867Q">ZD1L867Q</A> & <A HREF="#BD1L2">BD1L2</A>))) ) ) ) # ( !<A HREF="#ZD1_W_alu_result[5]">ZD1_W_alu_result[5]</A> & ( <A HREF="#BD1L1">BD1L1</A> & ( (<A HREF="#BD1L4">BD1L4</A> & (<A HREF="#BD1L7">BD1L7</A> & (<A HREF="#ZD1L867Q">ZD1L867Q</A> & <A HREF="#BD1L2">BD1L2</A>))) ) ) );


<P> --PC8_mem_used[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[7] at FF_X25_Y7_N7
<P> --register power-up is low

<P><A NAME="PC8_mem_used[7]">PC8_mem_used[7]</A> = DFFEAS(<A HREF="#PC8L86">PC8L86</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_d_byteenable[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1] at FF_X28_Y15_N26
<P> --register power-up is low

<P><A NAME="ZD1_d_byteenable[1]">ZD1_d_byteenable[1]</A> = DFFEAS(<A HREF="#ZD1L430">ZD1L430</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC8L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|m0_write~0 at MLABCELL_X28_Y8_N24
<P><A NAME="NC8L12">NC8L12</A> = ( <A HREF="#ZD1_d_byteenable[0]">ZD1_d_byteenable[0]</A> & ( <A HREF="#ZD1L1101Q">ZD1L1101Q</A> & ( (!<A HREF="#PC8_mem_used[7]">PC8_mem_used[7]</A> & (((!<A HREF="#YC2_use_reg">YC2_use_reg</A>) # (<A HREF="#YC2L45Q">YC2L45Q</A>)) # (<A HREF="#YC2_byteen_reg[0]">YC2_byteen_reg[0]</A>))) ) ) ) # ( !<A HREF="#ZD1_d_byteenable[0]">ZD1_d_byteenable[0]</A> & ( <A HREF="#ZD1L1101Q">ZD1L1101Q</A> & ( (!<A HREF="#PC8_mem_used[7]">PC8_mem_used[7]</A> & (((!<A HREF="#YC2_use_reg">YC2_use_reg</A>) # (<A HREF="#YC2L45Q">YC2L45Q</A>)) # (<A HREF="#YC2_byteen_reg[0]">YC2_byteen_reg[0]</A>))) ) ) ) # ( <A HREF="#ZD1_d_byteenable[0]">ZD1_d_byteenable[0]</A> & ( !<A HREF="#ZD1L1101Q">ZD1L1101Q</A> & ( (!<A HREF="#PC8_mem_used[7]">PC8_mem_used[7]</A> & (((!<A HREF="#YC2_use_reg">YC2_use_reg</A>) # (<A HREF="#YC2L45Q">YC2L45Q</A>)) # (<A HREF="#YC2_byteen_reg[0]">YC2_byteen_reg[0]</A>))) ) ) ) # ( !<A HREF="#ZD1_d_byteenable[0]">ZD1_d_byteenable[0]</A> & ( !<A HREF="#ZD1L1101Q">ZD1L1101Q</A> & ( (!<A HREF="#PC8_mem_used[7]">PC8_mem_used[7]</A> & (<A HREF="#YC2_use_reg">YC2_use_reg</A> & ((<A HREF="#YC2L45Q">YC2L45Q</A>) # (<A HREF="#YC2_byteen_reg[0]">YC2_byteen_reg[0]</A>)))) ) ) );


<P> --NC8L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|m0_write~1 at LABCELL_X27_Y8_N3
<P><A NAME="NC8L13">NC8L13</A> = ( <A HREF="#NC8L12">NC8L12</A> & ( <A HREF="#BD1L3">BD1L3</A> ) ) # ( !<A HREF="#NC8L12">NC8L12</A> & ( <A HREF="#BD1L3">BD1L3</A> ) ) # ( <A HREF="#NC8L12">NC8L12</A> & ( !<A HREF="#BD1L3">BD1L3</A> & ( (((!<A HREF="#AD1L14">AD1L14</A>) # (!<A HREF="#ZC1L2">ZC1L2</A>)) # (<A HREF="#BD1L17">BD1L17</A>)) # (<A HREF="#BD1L16">BD1L16</A>) ) ) ) # ( !<A HREF="#NC8L12">NC8L12</A> & ( !<A HREF="#BD1L3">BD1L3</A> ) );


<P> --YD1_wr_address is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address at FF_X27_Y8_N19
<P> --register power-up is low

<P><A NAME="YD1_wr_address">YD1_wr_address</A> = DFFEAS(<A HREF="#YD1L157">YD1L157</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L1 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|Equal0~0 at LABCELL_X27_Y8_N15
<P><A NAME="YD1L1">YD1L1</A> = ( <A HREF="#YD1_entries[1]">YD1_entries[1]</A> & ( !<A HREF="#YD1L7Q">YD1L7Q</A> ) );


<P> --AD1L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0 at LABCELL_X22_Y9_N39
<P><A NAME="AD1L13">AD1L13</A> = (<A HREF="#ZD1_d_read">ZD1_d_read</A> & !<A HREF="#AD1L12Q">AD1L12Q</A>);


<P> --YD1L3 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|always2~0 at LABCELL_X27_Y8_N48
<P><A NAME="YD1L3">YD1L3</A> = ( <A HREF="#AD1L13">AD1L13</A> & ( <A HREF="#ZC1L2">ZC1L2</A> & ( (!<A HREF="#BD1L16">BD1L16</A> & (!<A HREF="#BD1L17">BD1L17</A> & (!<A HREF="#BD1L3">BD1L3</A> & <A HREF="#NC8L12">NC8L12</A>))) ) ) );


<P> --YD1L109 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[43]~0 at LABCELL_X27_Y8_N21
<P><A NAME="YD1L109">YD1L109</A> = ( <A HREF="#YD1L3">YD1L3</A> & ( (!<A HREF="#YD1L1">YD1L1</A> & <A HREF="#YD1_wr_address">YD1_wr_address</A>) ) ) # ( !<A HREF="#YD1L3">YD1L3</A> & ( (!<A HREF="#NC8L13">NC8L13</A> & (!<A HREF="#YD1L1">YD1L1</A> & <A HREF="#YD1_wr_address">YD1_wr_address</A>)) ) );


<P> --YD1L55 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[43]~0 at LABCELL_X27_Y8_N9
<P><A NAME="YD1L55">YD1L55</A> = ( !<A HREF="#YD1L1">YD1L1</A> & ( (!<A HREF="#YD1_wr_address">YD1_wr_address</A> & ((!<A HREF="#NC8L13">NC8L13</A>) # (<A HREF="#YD1L3">YD1L3</A>))) ) );


<P> --YD1L9 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[1]~0 at LABCELL_X27_Y8_N54
<P><A NAME="YD1L9">YD1L9</A> = ( <A HREF="#YD1_entries[1]">YD1_entries[1]</A> & ( <A HREF="#YD1L3">YD1L3</A> & ( !<A HREF="#YD1L7Q">YD1L7Q</A> $ (((<A HREF="#X1_f_pop">X1_f_pop</A> & <A HREF="#X1L131">X1L131</A>))) ) ) ) # ( !<A HREF="#YD1_entries[1]">YD1_entries[1]</A> & ( <A HREF="#YD1L3">YD1L3</A> & ( (<A HREF="#YD1L7Q">YD1L7Q</A> & ((!<A HREF="#X1_f_pop">X1_f_pop</A>) # (!<A HREF="#X1L131">X1L131</A>))) ) ) ) # ( <A HREF="#YD1_entries[1]">YD1_entries[1]</A> & ( !<A HREF="#YD1L3">YD1L3</A> & ( (!<A HREF="#YD1L7Q">YD1L7Q</A> & ((!<A HREF="#X1_f_pop">X1_f_pop</A>) # ((!<A HREF="#X1L131">X1L131</A>)))) # (<A HREF="#YD1L7Q">YD1L7Q</A> & (((<A HREF="#X1_f_pop">X1_f_pop</A> & <A HREF="#X1L131">X1L131</A>)) # (<A HREF="#NC8L13">NC8L13</A>))) ) ) ) # ( !<A HREF="#YD1_entries[1]">YD1_entries[1]</A> & ( !<A HREF="#YD1L3">YD1L3</A> & ( (!<A HREF="#NC8L13">NC8L13</A> & (<A HREF="#YD1L7Q">YD1L7Q</A> & ((!<A HREF="#X1_f_pop">X1_f_pop</A>) # (!<A HREF="#X1L131">X1L131</A>)))) # (<A HREF="#NC8L13">NC8L13</A> & (<A HREF="#X1_f_pop">X1_f_pop</A> & (<A HREF="#X1L131">X1L131</A> & !<A HREF="#YD1L7Q">YD1L7Q</A>))) ) ) );


<P> --YD1L6 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[0]~1 at MLABCELL_X28_Y8_N39
<P><A NAME="YD1L6">YD1L6</A> = ( <A HREF="#YD1_entries[0]">YD1_entries[0]</A> & ( <A HREF="#YD1_entries[1]">YD1_entries[1]</A> & ( (!<A HREF="#NC8L13">NC8L13</A> & (<A HREF="#X1L131">X1L131</A> & ((<A HREF="#X1_f_pop">X1_f_pop</A>)))) # (<A HREF="#NC8L13">NC8L13</A> & (!<A HREF="#YD1L3">YD1L3</A> $ (((<A HREF="#X1L131">X1L131</A> & <A HREF="#X1_f_pop">X1_f_pop</A>))))) ) ) ) # ( !<A HREF="#YD1_entries[0]">YD1_entries[0]</A> & ( <A HREF="#YD1_entries[1]">YD1_entries[1]</A> & ( (<A HREF="#X1L131">X1L131</A> & <A HREF="#X1_f_pop">X1_f_pop</A>) ) ) ) # ( <A HREF="#YD1_entries[0]">YD1_entries[0]</A> & ( !<A HREF="#YD1_entries[1]">YD1_entries[1]</A> & ( (!<A HREF="#NC8L13">NC8L13</A> & (<A HREF="#X1L131">X1L131</A> & ((<A HREF="#X1_f_pop">X1_f_pop</A>)))) # (<A HREF="#NC8L13">NC8L13</A> & (!<A HREF="#YD1L3">YD1L3</A> $ (((<A HREF="#X1L131">X1L131</A> & <A HREF="#X1_f_pop">X1_f_pop</A>))))) ) ) ) # ( !<A HREF="#YD1_entries[0]">YD1_entries[0]</A> & ( !<A HREF="#YD1_entries[1]">YD1_entries[1]</A> & ( (!<A HREF="#NC8L13">NC8L13</A> & ((!<A HREF="#X1L131">X1L131</A>) # ((!<A HREF="#X1_f_pop">X1_f_pop</A>)))) # (<A HREF="#NC8L13">NC8L13</A> & (!<A HREF="#YD1L3">YD1L3</A> $ (((!<A HREF="#X1L131">X1L131</A>) # (!<A HREF="#X1_f_pop">X1_f_pop</A>))))) ) ) );


<P> --YC2_address_reg[21] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[21] at FF_X34_Y12_N28
<P> --register power-up is low

<P><A NAME="YC2_address_reg[21]">YC2_address_reg[21]</A> = DFFEAS(<A HREF="#YC2L32">YC2L32</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>,  ,  ,  ,  );


<P> --YC2L107 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[39]~1 at LABCELL_X29_Y6_N48
<P><A NAME="YC2L107">YC2L107</A> = ( <A HREF="#YC2_address_reg[21]">YC2_address_reg[21]</A> & ( (<A HREF="#ZD1_W_alu_result[21]">ZD1_W_alu_result[21]</A>) # (<A HREF="#YC2_use_reg">YC2_use_reg</A>) ) ) # ( !<A HREF="#YC2_address_reg[21]">YC2_address_reg[21]</A> & ( (!<A HREF="#YC2_use_reg">YC2_use_reg</A> & <A HREF="#ZD1_W_alu_result[21]">ZD1_W_alu_result[21]</A>) ) );


<P> --YC2_address_reg[22] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[22] at FF_X31_Y6_N58
<P> --register power-up is low

<P><A NAME="YC2_address_reg[22]">YC2_address_reg[22]</A> = DFFEAS(<A HREF="#YC2L34">YC2L34</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>,  ,  ,  ,  );


<P> --YC2L108 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[40]~2 at LABCELL_X29_Y6_N33
<P><A NAME="YC2L108">YC2L108</A> = ( <A HREF="#ZD1_W_alu_result[22]">ZD1_W_alu_result[22]</A> & ( (!<A HREF="#YC2_use_reg">YC2_use_reg</A>) # (<A HREF="#YC2_address_reg[22]">YC2_address_reg[22]</A>) ) ) # ( !<A HREF="#ZD1_W_alu_result[22]">ZD1_W_alu_result[22]</A> & ( (<A HREF="#YC2_use_reg">YC2_use_reg</A> & <A HREF="#YC2_address_reg[22]">YC2_address_reg[22]</A>) ) );


<P> --YD1L152 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[40]~19 at LABCELL_X29_Y6_N57
<P><A NAME="YD1L152">YD1L152</A> = ( <A HREF="#YD1_entry_1[40]">YD1_entry_1[40]</A> & ( (<A HREF="#YD1_entry_0[40]">YD1_entry_0[40]</A>) # (<A HREF="#YD1_rd_address">YD1_rd_address</A>) ) ) # ( !<A HREF="#YD1_entry_1[40]">YD1_entry_1[40]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_0[40]">YD1_entry_0[40]</A>) ) );


<P> --YC2_address_reg[23] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[23] at FF_X31_Y6_N13
<P> --register power-up is low

<P><A NAME="YC2_address_reg[23]">YC2_address_reg[23]</A> = DFFEAS(<A HREF="#YC2L36">YC2L36</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>,  ,  ,  ,  );


<P> --YC2L109 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[41]~3 at LABCELL_X29_Y6_N51
<P><A NAME="YC2L109">YC2L109</A> = ( <A HREF="#YC2_address_reg[23]">YC2_address_reg[23]</A> & ( (<A HREF="#ZD1L890Q">ZD1L890Q</A>) # (<A HREF="#YC2_use_reg">YC2_use_reg</A>) ) ) # ( !<A HREF="#YC2_address_reg[23]">YC2_address_reg[23]</A> & ( (!<A HREF="#YC2_use_reg">YC2_use_reg</A> & <A HREF="#ZD1L890Q">ZD1L890Q</A>) ) );


<P> --YD1L153 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[41]~20 at LABCELL_X29_Y6_N27
<P><A NAME="YD1L153">YD1L153</A> = ( <A HREF="#YD1_entry_0[41]">YD1_entry_0[41]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A>) # (<A HREF="#YD1_entry_1[41]">YD1_entry_1[41]</A>) ) ) # ( !<A HREF="#YD1_entry_0[41]">YD1_entry_0[41]</A> & ( (<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_1[41]">YD1_entry_1[41]</A>) ) );


<P> --YC2_address_reg[24] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[24] at FF_X31_Y6_N10
<P> --register power-up is low

<P><A NAME="YC2_address_reg[24]">YC2_address_reg[24]</A> = DFFEAS(<A HREF="#YC2L38">YC2L38</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>,  ,  ,  ,  );


<P> --YC2L110 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[42]~4 at LABCELL_X29_Y6_N30
<P><A NAME="YC2L110">YC2L110</A> = ( <A HREF="#YC2_address_reg[24]">YC2_address_reg[24]</A> & ( (<A HREF="#ZD1_W_alu_result[24]">ZD1_W_alu_result[24]</A>) # (<A HREF="#YC2_use_reg">YC2_use_reg</A>) ) ) # ( !<A HREF="#YC2_address_reg[24]">YC2_address_reg[24]</A> & ( (!<A HREF="#YC2_use_reg">YC2_use_reg</A> & <A HREF="#ZD1_W_alu_result[24]">ZD1_W_alu_result[24]</A>) ) );


<P> --YC2_address_reg[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[11] at FF_X31_Y11_N46
<P> --register power-up is low

<P><A NAME="YC2_address_reg[11]">YC2_address_reg[11]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>, <A HREF="#ZD1L876Q">ZD1L876Q</A>,  ,  , VCC);


<P> --YC2L97 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[29]~5 at LABCELL_X29_Y8_N57
<P><A NAME="YC2L97">YC2L97</A> = ( <A HREF="#YC2_address_reg[11]">YC2_address_reg[11]</A> & ( (<A HREF="#ZD1L876Q">ZD1L876Q</A>) # (<A HREF="#YC2_use_reg">YC2_use_reg</A>) ) ) # ( !<A HREF="#YC2_address_reg[11]">YC2_address_reg[11]</A> & ( (!<A HREF="#YC2_use_reg">YC2_use_reg</A> & <A HREF="#ZD1L876Q">ZD1L876Q</A>) ) );


<P> --YC2_address_reg[25] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[25] at FF_X34_Y11_N28
<P> --register power-up is low

<P><A NAME="YC2_address_reg[25]">YC2_address_reg[25]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>, <A HREF="#ZD1_W_alu_result[25]">ZD1_W_alu_result[25]</A>,  ,  , VCC);


<P> --YC2L111 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[43]~6 at LABCELL_X29_Y8_N54
<P><A NAME="YC2L111">YC2L111</A> = ( <A HREF="#ZD1_W_alu_result[25]">ZD1_W_alu_result[25]</A> & ( (!<A HREF="#YC2_use_reg">YC2_use_reg</A>) # (<A HREF="#YC2_address_reg[25]">YC2_address_reg[25]</A>) ) ) # ( !<A HREF="#ZD1_W_alu_result[25]">ZD1_W_alu_result[25]</A> & ( (<A HREF="#YC2_use_reg">YC2_use_reg</A> & <A HREF="#YC2_address_reg[25]">YC2_address_reg[25]</A>) ) );


<P> --YC2_address_reg[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[12] at FF_X34_Y10_N4
<P> --register power-up is low

<P><A NAME="YC2_address_reg[12]">YC2_address_reg[12]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>, <A HREF="#ZD1L878Q">ZD1L878Q</A>,  ,  , VCC);


<P> --YC2L98 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[30]~7 at LABCELL_X29_Y8_N51
<P><A NAME="YC2L98">YC2L98</A> = ( <A HREF="#YC2_address_reg[12]">YC2_address_reg[12]</A> & ( (<A HREF="#ZD1L878Q">ZD1L878Q</A>) # (<A HREF="#YC2_use_reg">YC2_use_reg</A>) ) ) # ( !<A HREF="#YC2_address_reg[12]">YC2_address_reg[12]</A> & ( (!<A HREF="#YC2_use_reg">YC2_use_reg</A> & <A HREF="#ZD1L878Q">ZD1L878Q</A>) ) );


<P> --YD1L142 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[30]~21 at LABCELL_X29_Y8_N6
<P><A NAME="YD1L142">YD1L142</A> = ( <A HREF="#YD1_entry_1[30]">YD1_entry_1[30]</A> & ( (<A HREF="#YD1_entry_0[30]">YD1_entry_0[30]</A>) # (<A HREF="#YD1_rd_address">YD1_rd_address</A>) ) ) # ( !<A HREF="#YD1_entry_1[30]">YD1_entry_1[30]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_0[30]">YD1_entry_0[30]</A>) ) );


<P> --YC2_address_reg[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[13] at FF_X31_Y8_N16
<P> --register power-up is low

<P><A NAME="YC2_address_reg[13]">YC2_address_reg[13]</A> = DFFEAS(<A HREF="#YC2L20">YC2L20</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>,  ,  ,  ,  );


<P> --YC2L99 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[31]~8 at LABCELL_X29_Y8_N48
<P><A NAME="YC2L99">YC2L99</A> = (!<A HREF="#YC2_use_reg">YC2_use_reg</A> & (<A HREF="#ZD1_W_alu_result[13]">ZD1_W_alu_result[13]</A>)) # (<A HREF="#YC2_use_reg">YC2_use_reg</A> & ((<A HREF="#YC2_address_reg[13]">YC2_address_reg[13]</A>)));


<P> --X1L203 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n~0 at MLABCELL_X28_Y4_N42
<P><A NAME="X1L203">X1L203</A> = ( <A HREF="#YD1L2">YD1L2</A> & ( ((<A HREF="#X1L100">X1L100</A> & (!<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> & <A HREF="#X1_refresh_request">X1_refresh_request</A>))) # (<A HREF="#X1_active_cs_n">X1_active_cs_n</A>) ) ) # ( !<A HREF="#YD1L2">YD1L2</A> & ( (!<A HREF="#X1L100">X1L100</A> & (((<A HREF="#X1_active_cs_n">X1_active_cs_n</A>)))) # (<A HREF="#X1L100">X1L100</A> & ((!<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> & (<A HREF="#X1_refresh_request">X1_refresh_request</A>)) # (<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> & ((<A HREF="#X1_active_cs_n">X1_active_cs_n</A>))))) ) );


<P> --YD1L144 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[32]~22 at LABCELL_X30_Y8_N3
<P><A NAME="YD1L144">YD1L144</A> = ( <A HREF="#YD1_entry_1[32]">YD1_entry_1[32]</A> & ( (<A HREF="#YD1_entry_0[32]">YD1_entry_0[32]</A>) # (<A HREF="#YD1_rd_address">YD1_rd_address</A>) ) ) # ( !<A HREF="#YD1_entry_1[32]">YD1_entry_1[32]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_0[32]">YD1_entry_0[32]</A>) ) );


<P> --YC2_address_reg[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[15] at FF_X31_Y7_N49
<P> --register power-up is low

<P><A NAME="YC2_address_reg[15]">YC2_address_reg[15]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>, <A HREF="#ZD1_W_alu_result[15]">ZD1_W_alu_result[15]</A>,  ,  , VCC);


<P> --YC2L101 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[33]~9 at LABCELL_X30_Y8_N15
<P><A NAME="YC2L101">YC2L101</A> = (!<A HREF="#YC2_use_reg">YC2_use_reg</A> & (<A HREF="#ZD1_W_alu_result[15]">ZD1_W_alu_result[15]</A>)) # (<A HREF="#YC2_use_reg">YC2_use_reg</A> & ((<A HREF="#YC2_address_reg[15]">YC2_address_reg[15]</A>)));


<P> --YD1L145 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[33]~23 at LABCELL_X30_Y8_N54
<P><A NAME="YD1L145">YD1L145</A> = ( <A HREF="#YD1_entry_1[33]">YD1_entry_1[33]</A> & ( (<A HREF="#YD1_entry_0[33]">YD1_entry_0[33]</A>) # (<A HREF="#YD1_rd_address">YD1_rd_address</A>) ) ) # ( !<A HREF="#YD1_entry_1[33]">YD1_entry_1[33]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_0[33]">YD1_entry_0[33]</A>) ) );


<P> --YC2_address_reg[16] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[16] at FF_X34_Y11_N58
<P> --register power-up is low

<P><A NAME="YC2_address_reg[16]">YC2_address_reg[16]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>, <A HREF="#ZD1_W_alu_result[16]">ZD1_W_alu_result[16]</A>,  ,  , VCC);


<P> --YC2L102 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[34]~10 at LABCELL_X30_Y8_N42
<P><A NAME="YC2L102">YC2L102</A> = ( <A HREF="#YC2_address_reg[16]">YC2_address_reg[16]</A> & ( (<A HREF="#ZD1_W_alu_result[16]">ZD1_W_alu_result[16]</A>) # (<A HREF="#YC2_use_reg">YC2_use_reg</A>) ) ) # ( !<A HREF="#YC2_address_reg[16]">YC2_address_reg[16]</A> & ( (!<A HREF="#YC2_use_reg">YC2_use_reg</A> & <A HREF="#ZD1_W_alu_result[16]">ZD1_W_alu_result[16]</A>) ) );


<P> --YD1L146 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[34]~24 at LABCELL_X30_Y8_N0
<P><A NAME="YD1L146">YD1L146</A> = ( <A HREF="#YD1_entry_0[34]">YD1_entry_0[34]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A>) # (<A HREF="#YD1_entry_1[34]">YD1_entry_1[34]</A>) ) ) # ( !<A HREF="#YD1_entry_0[34]">YD1_entry_0[34]</A> & ( (<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_1[34]">YD1_entry_1[34]</A>) ) );


<P> --YC2_address_reg[17] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[17] at FF_X33_Y11_N17
<P> --register power-up is low

<P><A NAME="YC2_address_reg[17]">YC2_address_reg[17]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>, <A HREF="#ZD1_W_alu_result[17]">ZD1_W_alu_result[17]</A>,  ,  , VCC);


<P> --YC2L103 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[35]~11 at LABCELL_X30_Y8_N51
<P><A NAME="YC2L103">YC2L103</A> = ( <A HREF="#YC2_address_reg[17]">YC2_address_reg[17]</A> & ( (<A HREF="#ZD1_W_alu_result[17]">ZD1_W_alu_result[17]</A>) # (<A HREF="#YC2_use_reg">YC2_use_reg</A>) ) ) # ( !<A HREF="#YC2_address_reg[17]">YC2_address_reg[17]</A> & ( (!<A HREF="#YC2_use_reg">YC2_use_reg</A> & <A HREF="#ZD1_W_alu_result[17]">ZD1_W_alu_result[17]</A>) ) );


<P> --YD1L147 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[35]~25 at LABCELL_X30_Y8_N57
<P><A NAME="YD1L147">YD1L147</A> = ( <A HREF="#YD1_entry_0[35]">YD1_entry_0[35]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A>) # (<A HREF="#YD1_entry_1[35]">YD1_entry_1[35]</A>) ) ) # ( !<A HREF="#YD1_entry_0[35]">YD1_entry_0[35]</A> & ( (<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_1[35]">YD1_entry_1[35]</A>) ) );


<P> --YC2_address_reg[18] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[18] at FF_X34_Y10_N22
<P> --register power-up is low

<P><A NAME="YC2_address_reg[18]">YC2_address_reg[18]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>, <A HREF="#ZD1_W_alu_result[18]">ZD1_W_alu_result[18]</A>,  ,  , VCC);


<P> --YC2L104 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[36]~12 at LABCELL_X30_Y8_N48
<P><A NAME="YC2L104">YC2L104</A> = ( <A HREF="#YC2_address_reg[18]">YC2_address_reg[18]</A> & ( (<A HREF="#ZD1_W_alu_result[18]">ZD1_W_alu_result[18]</A>) # (<A HREF="#YC2_use_reg">YC2_use_reg</A>) ) ) # ( !<A HREF="#YC2_address_reg[18]">YC2_address_reg[18]</A> & ( (!<A HREF="#YC2_use_reg">YC2_use_reg</A> & <A HREF="#ZD1_W_alu_result[18]">ZD1_W_alu_result[18]</A>) ) );


<P> --YD1L148 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[36]~26 at LABCELL_X30_Y8_N27
<P><A NAME="YD1L148">YD1L148</A> = ( <A HREF="#YD1_entry_1[36]">YD1_entry_1[36]</A> & ( (<A HREF="#YD1_entry_0[36]">YD1_entry_0[36]</A>) # (<A HREF="#YD1_rd_address">YD1_rd_address</A>) ) ) # ( !<A HREF="#YD1_entry_1[36]">YD1_entry_1[36]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_0[36]">YD1_entry_0[36]</A>) ) );


<P> --YC2_address_reg[19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[19] at FF_X33_Y8_N26
<P> --register power-up is low

<P><A NAME="YC2_address_reg[19]">YC2_address_reg[19]</A> = DFFEAS(<A HREF="#YC2L28">YC2L28</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>,  ,  ,  ,  );


<P> --YC2L105 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[37]~13 at LABCELL_X30_Y8_N12
<P><A NAME="YC2L105">YC2L105</A> = ( <A HREF="#YC2_address_reg[19]">YC2_address_reg[19]</A> & ( (<A HREF="#ZD1_W_alu_result[19]">ZD1_W_alu_result[19]</A>) # (<A HREF="#YC2_use_reg">YC2_use_reg</A>) ) ) # ( !<A HREF="#YC2_address_reg[19]">YC2_address_reg[19]</A> & ( (!<A HREF="#YC2_use_reg">YC2_use_reg</A> & <A HREF="#ZD1_W_alu_result[19]">ZD1_W_alu_result[19]</A>) ) );


<P> --YD1L149 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[37]~27 at LABCELL_X30_Y8_N24
<P><A NAME="YD1L149">YD1L149</A> = ( <A HREF="#YD1_entry_1[37]">YD1_entry_1[37]</A> & ( (<A HREF="#YD1_entry_0[37]">YD1_entry_0[37]</A>) # (<A HREF="#YD1_rd_address">YD1_rd_address</A>) ) ) # ( !<A HREF="#YD1_entry_1[37]">YD1_entry_1[37]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_0[37]">YD1_entry_0[37]</A>) ) );


<P> --YC2_address_reg[20] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[20] at FF_X28_Y8_N22
<P> --register power-up is low

<P><A NAME="YC2_address_reg[20]">YC2_address_reg[20]</A> = DFFEAS(<A HREF="#YC2L30">YC2L30</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>,  ,  ,  ,  );


<P> --YC2L106 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[38]~14 at LABCELL_X30_Y8_N45
<P><A NAME="YC2L106">YC2L106</A> = ( <A HREF="#ZD1_W_alu_result[20]">ZD1_W_alu_result[20]</A> & ( (!<A HREF="#YC2_use_reg">YC2_use_reg</A>) # (<A HREF="#YC2_address_reg[20]">YC2_address_reg[20]</A>) ) ) # ( !<A HREF="#ZD1_W_alu_result[20]">ZD1_W_alu_result[20]</A> & ( (<A HREF="#YC2_use_reg">YC2_use_reg</A> & <A HREF="#YC2_address_reg[20]">YC2_address_reg[20]</A>) ) );


<P> --YC2L87 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[19]~15 at LABCELL_X30_Y7_N39
<P><A NAME="YC2L87">YC2L87</A> = (<A HREF="#YC2_address_reg[1]">YC2_address_reg[1]</A> & <A HREF="#YC2_use_reg">YC2_use_reg</A>);


<P> --X1_i_state.111 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111 at FF_X24_Y4_N7
<P> --register power-up is low

<P><A NAME="X1_i_state.111">X1_i_state.111</A> = DFFEAS(<A HREF="#X1L71">X1L71</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --CB1_altera_reset_synchronizer_int_chain[4] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4] at FF_X10_Y6_N44
<P> --register power-up is low

<P><A NAME="CB1_altera_reset_synchronizer_int_chain[4]">CB1_altera_reset_synchronizer_int_chain[4]</A> = DFFEAS(<A HREF="#CB1L12">CB1L12</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CB1_r_sync_rst_chain[1] is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain[1] at FF_X10_Y6_N53
<P> --register power-up is low

<P><A NAME="CB1_r_sync_rst_chain[1]">CB1_r_sync_rst_chain[1]</A> = DFFEAS(<A HREF="#CB1L21">CB1L21</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CB1L1 is nios_system:NiosII|altera_reset_controller:rst_controller|WideOr0~0 at LABCELL_X10_Y6_N48
<P><A NAME="CB1L1">CB1L1</A> = ( <A HREF="#CB1_altera_reset_synchronizer_int_chain[4]">CB1_altera_reset_synchronizer_int_chain[4]</A> ) # ( !<A HREF="#CB1_altera_reset_synchronizer_int_chain[4]">CB1_altera_reset_synchronizer_int_chain[4]</A> & ( (!<A HREF="#CB1_r_sync_rst_chain[1]">CB1_r_sync_rst_chain[1]</A> & <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>) ) );


<P> --X1L101 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector30~1 at LABCELL_X30_Y4_N3
<P><A NAME="X1L101">X1L101</A> = ( <A HREF="#X1_m_state.000100000">X1_m_state.000100000</A> & ( (!<A HREF="#X1_m_count[1]">X1_m_count[1]</A>) # ((<A HREF="#X1_refresh_request">X1_refresh_request</A> & <A HREF="#X1L100">X1L100</A>)) ) ) # ( !<A HREF="#X1_m_state.000100000">X1_m_state.000100000</A> & ( (<A HREF="#X1_refresh_request">X1_refresh_request</A> & <A HREF="#X1L100">X1L100</A>) ) );


<P> --X1L121 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~0 at MLABCELL_X28_Y4_N24
<P><A NAME="X1L121">X1L121</A> = ( <A HREF="#X1L371">X1L371</A> & ( <A HREF="#X1_refresh_request">X1_refresh_request</A> & ( (!<A HREF="#YD1L2">YD1L2</A> & (<A HREF="#X1L369">X1L369</A> & (!<A HREF="#X1L56">X1L56</A> & <A HREF="#X1L378">X1L378</A>))) ) ) );


<P> --X1L104 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector33~0 at LABCELL_X29_Y4_N0
<P><A NAME="X1L104">X1L104</A> = (!<A HREF="#X1L169">X1L169</A> & <A HREF="#X1L121">X1L121</A>);


<P> --X1L85 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector24~1 at LABCELL_X30_Y4_N36
<P><A NAME="X1L85">X1L85</A> = ( <A HREF="#YD1L2">YD1L2</A> & ( (!<A HREF="#X1_refresh_request">X1_refresh_request</A> & (((<A HREF="#X1_init_done">X1_init_done</A>) # (<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A>)))) # (<A HREF="#X1_refresh_request">X1_refresh_request</A> & (!<A HREF="#X1L352Q">X1L352Q</A> & (<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A>))) ) ) # ( !<A HREF="#YD1L2">YD1L2</A> & ( (!<A HREF="#X1L352Q">X1L352Q</A> & <A HREF="#X1_m_state.000000001">X1_m_state.000000001</A>) ) );


<P> --X1L86 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector24~2 at LABCELL_X30_Y4_N18
<P><A NAME="X1L86">X1L86</A> = ( <A HREF="#X1L104">X1L104</A> & ( (<A HREF="#X1_m_state.000100000">X1_m_state.000100000</A> & !<A HREF="#X1_m_count[1]">X1_m_count[1]</A>) ) ) # ( !<A HREF="#X1L104">X1L104</A> & ( (!<A HREF="#X1_m_state.000100000">X1_m_state.000100000</A> & (((<A HREF="#X1L93">X1L93</A> & <A HREF="#X1L85">X1L85</A>)))) # (<A HREF="#X1_m_state.000100000">X1_m_state.000100000</A> & (!<A HREF="#X1_m_count[1]">X1_m_count[1]</A> $ (((<A HREF="#X1L93">X1L93</A> & <A HREF="#X1L85">X1L85</A>))))) ) );


<P> --X1L102 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector31~0 at LABCELL_X31_Y4_N15
<P><A NAME="X1L102">X1L102</A> = ( <A HREF="#X1L84">X1L84</A> & ( <A HREF="#X1L86">X1L86</A> & ( <A HREF="#X1_m_next.010000000">X1_m_next.010000000</A> ) ) );


<P> --X1L103 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector32~0 at MLABCELL_X28_Y4_N33
<P><A NAME="X1L103">X1L103</A> = ( <A HREF="#X1_refresh_request">X1_refresh_request</A> & ( (!<A HREF="#X1L169">X1L169</A> & !<A HREF="#X1L131">X1L131</A>) ) ) # ( !<A HREF="#X1_refresh_request">X1_refresh_request</A> & ( (!<A HREF="#X1L169">X1L169</A> & (((!<A HREF="#X1L131">X1L131</A>) # (<A HREF="#X1_m_state.100000000">X1_m_state.100000000</A>)))) # (<A HREF="#X1L169">X1L169</A> & (<A HREF="#YD1L2">YD1L2</A> & ((<A HREF="#X1_m_state.100000000">X1_m_state.100000000</A>)))) ) );


<P> --X1_i_state.101 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101 at FF_X24_Y4_N41
<P> --register power-up is low

<P><A NAME="X1_i_state.101">X1_i_state.101</A> = DFFEAS(<A HREF="#X1L263">X1L263</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L267 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done~0 at LABCELL_X27_Y6_N21
<P><A NAME="X1L267">X1L267</A> = (<A HREF="#X1_init_done">X1_init_done</A>) # (<A HREF="#X1L264Q">X1L264Q</A>);


<P> --X1_m_next.000000001 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001 at FF_X30_Y4_N41
<P> --register power-up is low

<P><A NAME="X1_m_next.000000001">X1_m_next.000000001</A> = DFFEAS(<A HREF="#X1L108">X1L108</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L87 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector24~3 at LABCELL_X30_Y4_N6
<P><A NAME="X1L87">X1L87</A> = ( <A HREF="#X1_m_state.000000001">X1_m_state.000000001</A> & ( <A HREF="#X1_m_next.000000001">X1_m_next.000000001</A> ) ) # ( !<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A> & ( <A HREF="#X1_m_next.000000001">X1_m_next.000000001</A> & ( (!<A HREF="#X1L86">X1L86</A> & ((!<A HREF="#X1L168">X1L168</A>) # ((<A HREF="#X1_init_done">X1_init_done</A>)))) # (<A HREF="#X1L86">X1L86</A> & (((<A HREF="#X1L84">X1L84</A>)))) ) ) ) # ( <A HREF="#X1_m_state.000000001">X1_m_state.000000001</A> & ( !<A HREF="#X1_m_next.000000001">X1_m_next.000000001</A> & ( (!<A HREF="#X1L84">X1L84</A>) # (!<A HREF="#X1L86">X1L86</A>) ) ) ) # ( !<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A> & ( !<A HREF="#X1_m_next.000000001">X1_m_next.000000001</A> & ( (!<A HREF="#X1L86">X1L86</A> & ((!<A HREF="#X1L168">X1L168</A>) # (<A HREF="#X1_init_done">X1_init_done</A>))) ) ) );


<P> --X1L109 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector34~0 at LABCELL_X30_Y6_N0
<P><A NAME="X1L109">X1L109</A> = ( !<A HREF="#X1L169">X1L169</A> & ( <A HREF="#X1L131">X1L131</A> ) );


<P> --X1L89 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector26~0 at LABCELL_X30_Y4_N24
<P><A NAME="X1L89">X1L89</A> = ( <A HREF="#X1_m_state.000000100">X1_m_state.000000100</A> & ( <A HREF="#X1_m_count[1]">X1_m_count[1]</A> ) ) # ( !<A HREF="#X1_m_state.000000100">X1_m_state.000000100</A> & ( <A HREF="#X1_m_count[1]">X1_m_count[1]</A> & ( (!<A HREF="#X1L168">X1L168</A>) # ((<A HREF="#X1_refresh_request">X1_refresh_request</A> & ((<A HREF="#X1L352Q">X1L352Q</A>) # (<A HREF="#X1L109">X1L109</A>)))) ) ) ) # ( <A HREF="#X1_m_state.000000100">X1_m_state.000000100</A> & ( !<A HREF="#X1_m_count[1]">X1_m_count[1]</A> & ( (!<A HREF="#X1L168">X1L168</A>) # (((<A HREF="#X1_refresh_request">X1_refresh_request</A> & <A HREF="#X1L352Q">X1L352Q</A>)) # (<A HREF="#X1L109">X1L109</A>)) ) ) ) # ( !<A HREF="#X1_m_state.000000100">X1_m_state.000000100</A> & ( !<A HREF="#X1_m_count[1]">X1_m_count[1]</A> & ( (!<A HREF="#X1L168">X1L168</A>) # ((<A HREF="#X1_refresh_request">X1_refresh_request</A> & ((<A HREF="#X1L352Q">X1L352Q</A>) # (<A HREF="#X1L109">X1L109</A>)))) ) ) );


<P> --X1L341 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next~17 at MLABCELL_X28_Y4_N6
<P><A NAME="X1L341">X1L341</A> = ( !<A HREF="#YD1L2">YD1L2</A> & ( ((!<A HREF="#X1L369">X1L369</A>) # ((!<A HREF="#X1L378">X1L378</A>) # (!<A HREF="#X1L371">X1L371</A>))) # (<A HREF="#X1L56">X1L56</A>) ) );


<P> --X1L99 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector29~0 at MLABCELL_X28_Y4_N51
<P><A NAME="X1L99">X1L99</A> = ( <A HREF="#X1_m_count[1]">X1_m_count[1]</A> & ( ((!<A HREF="#X1_refresh_request">X1_refresh_request</A> & (<A HREF="#X1L352Q">X1L352Q</A> & <A HREF="#X1L341">X1L341</A>))) # (<A HREF="#X1_m_state.000100000">X1_m_state.000100000</A>) ) ) # ( !<A HREF="#X1_m_count[1]">X1_m_count[1]</A> & ( (!<A HREF="#X1_refresh_request">X1_refresh_request</A> & (<A HREF="#X1L352Q">X1L352Q</A> & <A HREF="#X1L341">X1L341</A>)) ) );


<P> --YC2_address_reg[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[2] at FF_X30_Y7_N59
<P> --register power-up is low

<P><A NAME="YC2_address_reg[2]">YC2_address_reg[2]</A> = DFFEAS(<A HREF="#YC2L4">YC2L4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>,  ,  ,  ,  );


<P> --YC2L88 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[20]~16 at LABCELL_X30_Y7_N51
<P><A NAME="YC2L88">YC2L88</A> = ( <A HREF="#YC2_address_reg[2]">YC2_address_reg[2]</A> & ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> ) ) # ( !<A HREF="#YC2_address_reg[2]">YC2_address_reg[2]</A> & ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( !<A HREF="#YC2_use_reg">YC2_use_reg</A> ) ) ) # ( <A HREF="#YC2_address_reg[2]">YC2_address_reg[2]</A> & ( !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( <A HREF="#YC2_use_reg">YC2_use_reg</A> ) ) );


<P> --YC2_address_reg[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[3] at FF_X30_Y7_N26
<P> --register power-up is low

<P><A NAME="YC2_address_reg[3]">YC2_address_reg[3]</A> = DFFEAS(<A HREF="#YC2L6">YC2L6</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>,  ,  ,  ,  );


<P> --YC2L89 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[21]~17 at LABCELL_X30_Y7_N6
<P><A NAME="YC2L89">YC2L89</A> = ( <A HREF="#YC2_address_reg[3]">YC2_address_reg[3]</A> & ( (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>) # (<A HREF="#YC2_use_reg">YC2_use_reg</A>) ) ) # ( !<A HREF="#YC2_address_reg[3]">YC2_address_reg[3]</A> & ( (!<A HREF="#YC2_use_reg">YC2_use_reg</A> & <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>) ) );


<P> --YC2_address_reg[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[4] at FF_X30_Y11_N29
<P> --register power-up is low

<P><A NAME="YC2_address_reg[4]">YC2_address_reg[4]</A> = DFFEAS(<A HREF="#YC2L8">YC2L8</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>,  ,  ,  ,  );


<P> --YC2L90 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[22]~18 at LABCELL_X30_Y7_N9
<P><A NAME="YC2L90">YC2L90</A> = ( <A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & ( (!<A HREF="#YC2_use_reg">YC2_use_reg</A>) # (<A HREF="#YC2_address_reg[4]">YC2_address_reg[4]</A>) ) ) # ( !<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & ( (<A HREF="#YC2_use_reg">YC2_use_reg</A> & <A HREF="#YC2_address_reg[4]">YC2_address_reg[4]</A>) ) );


<P> --YC2_address_reg[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[5] at FF_X34_Y9_N28
<P> --register power-up is low

<P><A NAME="YC2_address_reg[5]">YC2_address_reg[5]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>, <A HREF="#ZD1_W_alu_result[5]">ZD1_W_alu_result[5]</A>,  ,  , VCC);


<P> --YC2L91 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[23]~19 at LABCELL_X30_Y6_N18
<P><A NAME="YC2L91">YC2L91</A> = ( <A HREF="#YC2_address_reg[5]">YC2_address_reg[5]</A> & ( (<A HREF="#ZD1_W_alu_result[5]">ZD1_W_alu_result[5]</A>) # (<A HREF="#YC2_use_reg">YC2_use_reg</A>) ) ) # ( !<A HREF="#YC2_address_reg[5]">YC2_address_reg[5]</A> & ( (!<A HREF="#YC2_use_reg">YC2_use_reg</A> & <A HREF="#ZD1_W_alu_result[5]">ZD1_W_alu_result[5]</A>) ) );


<P> --YC2_address_reg[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[6] at FF_X34_Y9_N25
<P> --register power-up is low

<P><A NAME="YC2_address_reg[6]">YC2_address_reg[6]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>, <A HREF="#ZD1L867Q">ZD1L867Q</A>,  ,  , VCC);


<P> --YC2L92 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[24]~20 at LABCELL_X30_Y6_N21
<P><A NAME="YC2L92">YC2L92</A> = ( <A HREF="#YC2_address_reg[6]">YC2_address_reg[6]</A> & ( (<A HREF="#ZD1L867Q">ZD1L867Q</A>) # (<A HREF="#YC2_use_reg">YC2_use_reg</A>) ) ) # ( !<A HREF="#YC2_address_reg[6]">YC2_address_reg[6]</A> & ( (!<A HREF="#YC2_use_reg">YC2_use_reg</A> & <A HREF="#ZD1L867Q">ZD1L867Q</A>) ) );


<P> --YC2_address_reg[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[7] at FF_X27_Y8_N35
<P> --register power-up is low

<P><A NAME="YC2_address_reg[7]">YC2_address_reg[7]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>, <A HREF="#ZD1L869Q">ZD1L869Q</A>,  ,  , VCC);


<P> --YC2L93 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[25]~21 at LABCELL_X27_Y8_N6
<P><A NAME="YC2L93">YC2L93</A> = ( <A HREF="#YC2_address_reg[7]">YC2_address_reg[7]</A> & ( (<A HREF="#ZD1L869Q">ZD1L869Q</A>) # (<A HREF="#YC2_use_reg">YC2_use_reg</A>) ) ) # ( !<A HREF="#YC2_address_reg[7]">YC2_address_reg[7]</A> & ( (!<A HREF="#YC2_use_reg">YC2_use_reg</A> & <A HREF="#ZD1L869Q">ZD1L869Q</A>) ) );


<P> --YC2_address_reg[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[8] at FF_X30_Y7_N2
<P> --register power-up is low

<P><A NAME="YC2_address_reg[8]">YC2_address_reg[8]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>, <A HREF="#ZD1L871Q">ZD1L871Q</A>,  ,  , VCC);


<P> --YC2L94 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[26]~22 at LABCELL_X30_Y7_N12
<P><A NAME="YC2L94">YC2L94</A> = (!<A HREF="#YC2_use_reg">YC2_use_reg</A> & ((<A HREF="#ZD1L871Q">ZD1L871Q</A>))) # (<A HREF="#YC2_use_reg">YC2_use_reg</A> & (<A HREF="#YC2_address_reg[8]">YC2_address_reg[8]</A>));


<P> --YC2_address_reg[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[9] at FF_X30_Y7_N5
<P> --register power-up is low

<P><A NAME="YC2_address_reg[9]">YC2_address_reg[9]</A> = DFFEAS(<A HREF="#YC2L14">YC2L14</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>,  ,  ,  ,  );


<P> --YC2L95 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[27]~23 at LABCELL_X30_Y7_N15
<P><A NAME="YC2L95">YC2L95</A> = ( <A HREF="#ZD1L873Q">ZD1L873Q</A> & ( (!<A HREF="#YC2_use_reg">YC2_use_reg</A>) # (<A HREF="#YC2_address_reg[9]">YC2_address_reg[9]</A>) ) ) # ( !<A HREF="#ZD1L873Q">ZD1L873Q</A> & ( (<A HREF="#YC2_use_reg">YC2_use_reg</A> & <A HREF="#YC2_address_reg[9]">YC2_address_reg[9]</A>) ) );


<P> --YC2_address_reg[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[10] at FF_X30_Y7_N32
<P> --register power-up is low

<P><A NAME="YC2_address_reg[10]">YC2_address_reg[10]</A> = DFFEAS(<A HREF="#YC2L16">YC2L16</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>,  ,  ,  ,  );


<P> --YC2L96 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[28]~24 at LABCELL_X30_Y7_N18
<P><A NAME="YC2L96">YC2L96</A> = ( <A HREF="#YC2_use_reg">YC2_use_reg</A> & ( <A HREF="#YC2_address_reg[10]">YC2_address_reg[10]</A> ) ) # ( !<A HREF="#YC2_use_reg">YC2_use_reg</A> & ( <A HREF="#ZD1_W_alu_result[10]">ZD1_W_alu_result[10]</A> ) );


<P> --X1_i_state.000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000 at FF_X27_Y6_N31
<P> --register power-up is low

<P><A NAME="X1_i_state.000">X1_i_state.000</A> = DFFEAS(<A HREF="#X1L67">X1L67</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L60 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector0~0 at LABCELL_X27_Y6_N51
<P><A NAME="X1L60">X1L60</A> = (<A HREF="#X1_i_state.000">X1_i_state.000</A> & ((!<A HREF="#X1L264Q">X1L264Q</A>) # (<A HREF="#X1_i_cmd[3]">X1_i_cmd[3]</A>)));


<P> --X1_ack_refresh_request is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request at FF_X27_Y6_N19
<P> --register power-up is low

<P><A NAME="X1_ack_refresh_request">X1_ack_refresh_request</A> = DFFEAS(<A HREF="#X1L83">X1L83</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_refresh_counter[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7] at FF_X28_Y6_N47
<P> --register power-up is low

<P><A NAME="X1_refresh_counter[7]">X1_refresh_counter[7]</A> = DFFEAS(<A HREF="#X1L397">X1L397</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_refresh_counter[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1] at FF_X28_Y6_N5
<P> --register power-up is low

<P><A NAME="X1_refresh_counter[1]">X1_refresh_counter[1]</A> = DFFEAS(<A HREF="#X1L6">X1L6</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_refresh_counter[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0] at FF_X28_Y6_N52
<P> --register power-up is low

<P><A NAME="X1_refresh_counter[0]">X1_refresh_counter[0]</A> = DFFEAS(<A HREF="#X1L406">X1L406</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_refresh_counter[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12] at FF_X27_Y6_N28
<P> --register power-up is low

<P><A NAME="X1_refresh_counter[12]">X1_refresh_counter[12]</A> = DFFEAS(<A HREF="#X1L407">X1L407</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_refresh_counter[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11] at FF_X27_Y6_N43
<P> --register power-up is low

<P><A NAME="X1_refresh_counter[11]">X1_refresh_counter[11]</A> = DFFEAS(<A HREF="#X1L408">X1L408</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_refresh_counter[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10] at FF_X27_Y6_N46
<P> --register power-up is low

<P><A NAME="X1_refresh_counter[10]">X1_refresh_counter[10]</A> = DFFEAS(<A HREF="#X1L409">X1L409</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_refresh_counter[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9] at FF_X27_Y6_N14
<P> --register power-up is low

<P><A NAME="X1_refresh_counter[9]">X1_refresh_counter[9]</A> = DFFEAS(<A HREF="#X1L410">X1L410</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_refresh_counter[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8] at FF_X27_Y6_N26
<P> --register power-up is low

<P><A NAME="X1_refresh_counter[8]">X1_refresh_counter[8]</A> = DFFEAS(<A HREF="#X1L399">X1L399</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L53 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal0~0 at LABCELL_X27_Y6_N54
<P><A NAME="X1L53">X1L53</A> = ( <A HREF="#X1_refresh_counter[9]">X1_refresh_counter[9]</A> & ( (!<A HREF="#X1_refresh_counter[10]">X1_refresh_counter[10]</A> & (<A HREF="#X1_refresh_counter[12]">X1_refresh_counter[12]</A> & (<A HREF="#X1_refresh_counter[8]">X1_refresh_counter[8]</A> & !<A HREF="#X1_refresh_counter[11]">X1_refresh_counter[11]</A>))) ) );


<P> --X1_refresh_counter[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6] at FF_X28_Y6_N56
<P> --register power-up is low

<P><A NAME="X1_refresh_counter[6]">X1_refresh_counter[6]</A> = DFFEAS(<A HREF="#X1L411">X1L411</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_refresh_counter[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5] at FF_X27_Y6_N16
<P> --register power-up is low

<P><A NAME="X1_refresh_counter[5]">X1_refresh_counter[5]</A> = DFFEAS(<A HREF="#X1L412">X1L412</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_refresh_counter[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4] at FF_X27_Y6_N58
<P> --register power-up is low

<P><A NAME="X1_refresh_counter[4]">X1_refresh_counter[4]</A> = DFFEAS(<A HREF="#X1L413">X1L413</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_refresh_counter[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3] at FF_X28_Y6_N58
<P> --register power-up is low

<P><A NAME="X1_refresh_counter[3]">X1_refresh_counter[3]</A> = DFFEAS(<A HREF="#X1L414">X1L414</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_refresh_counter[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2] at FF_X28_Y6_N8
<P> --register power-up is low

<P><A NAME="X1_refresh_counter[2]">X1_refresh_counter[2]</A> = DFFEAS(<A HREF="#X1L50">X1L50</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L54 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal0~1 at MLABCELL_X28_Y6_N48
<P><A NAME="X1L54">X1L54</A> = ( !<A HREF="#X1_refresh_counter[2]">X1_refresh_counter[2]</A> & ( (<A HREF="#X1_refresh_counter[3]">X1_refresh_counter[3]</A> & (!<A HREF="#X1_refresh_counter[5]">X1_refresh_counter[5]</A> & (!<A HREF="#X1_refresh_counter[6]">X1_refresh_counter[6]</A> & !<A HREF="#X1_refresh_counter[4]">X1_refresh_counter[4]</A>))) ) );


<P> --X1L55 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal0~2 at MLABCELL_X28_Y6_N42
<P><A NAME="X1L55">X1L55</A> = ( <A HREF="#X1L53">X1L53</A> & ( (<A HREF="#X1L54">X1L54</A> & (!<A HREF="#X1_refresh_counter[0]">X1_refresh_counter[0]</A> & (!<A HREF="#X1_refresh_counter[1]">X1_refresh_counter[1]</A> & <A HREF="#X1_refresh_counter[7]">X1_refresh_counter[7]</A>))) ) );


<P> --X1L416 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request~0 at LABCELL_X31_Y6_N36
<P><A NAME="X1L416">X1L416</A> = ( <A HREF="#X1_refresh_request">X1_refresh_request</A> & ( <A HREF="#X1L55">X1L55</A> & ( (!<A HREF="#X1_ack_refresh_request">X1_ack_refresh_request</A> & <A HREF="#X1_init_done">X1_init_done</A>) ) ) ) # ( !<A HREF="#X1_refresh_request">X1_refresh_request</A> & ( <A HREF="#X1L55">X1L55</A> & ( (!<A HREF="#X1_ack_refresh_request">X1_ack_refresh_request</A> & <A HREF="#X1_init_done">X1_init_done</A>) ) ) ) # ( <A HREF="#X1_refresh_request">X1_refresh_request</A> & ( !<A HREF="#X1L55">X1L55</A> & ( (!<A HREF="#X1_ack_refresh_request">X1_ack_refresh_request</A> & <A HREF="#X1_init_done">X1_init_done</A>) ) ) );


<P> --X1L116 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector36~0 at MLABCELL_X28_Y4_N54
<P><A NAME="X1L116">X1L116</A> = ( <A HREF="#X1L371">X1L371</A> & ( <A HREF="#YD1L2">YD1L2</A> & ( <A HREF="#X1L120">X1L120</A> ) ) ) # ( !<A HREF="#X1L371">X1L371</A> & ( <A HREF="#YD1L2">YD1L2</A> & ( <A HREF="#X1L120">X1L120</A> ) ) ) # ( <A HREF="#X1L371">X1L371</A> & ( !<A HREF="#YD1L2">YD1L2</A> & ( (<A HREF="#X1L120">X1L120</A> & (<A HREF="#X1L369">X1L369</A> & (!<A HREF="#X1L56">X1L56</A> & <A HREF="#X1L378">X1L378</A>))) ) ) );


<P> --X1L117 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector36~1 at LABCELL_X29_Y4_N21
<P><A NAME="X1L117">X1L117</A> = ( !<A HREF="#X1L116">X1L116</A> & ( !<A HREF="#X1_m_state.001000000">X1_m_state.001000000</A> ) );


<P> --X1L118 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector36~2 at LABCELL_X29_Y4_N30
<P><A NAME="X1L118">X1L118</A> = ( <A HREF="#X1L280">X1L280</A> & ( (<A HREF="#X1_m_next.010000000">X1_m_next.010000000</A> & ((!<A HREF="#X1L117">X1L117</A>) # ((!<A HREF="#X1L169">X1L169</A> & !<A HREF="#X1L121">X1L121</A>)))) ) ) # ( !<A HREF="#X1L280">X1L280</A> & ( <A HREF="#X1_m_next.010000000">X1_m_next.010000000</A> ) );


<P> --X1L119 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector36~3 at LABCELL_X29_Y4_N9
<P><A NAME="X1L119">X1L119</A> = ( <A HREF="#X1_refresh_request">X1_refresh_request</A> & ( (<A HREF="#X1L118">X1L118</A>) # (<A HREF="#X1L100">X1L100</A>) ) ) # ( !<A HREF="#X1_refresh_request">X1_refresh_request</A> & ( <A HREF="#X1L118">X1L118</A> ) );


<P> --X1_i_state.001 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.001 at FF_X27_Y6_N41
<P> --register power-up is low

<P><A NAME="X1_i_state.001">X1_i_state.001</A> = DFFEAS(<A HREF="#X1L68">X1L68</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_i_state.011 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011 at FF_X24_Y4_N32
<P> --register power-up is low

<P><A NAME="X1_i_state.011">X1_i_state.011</A> = DFFEAS(<A HREF="#X1L70">X1L70</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L62 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector2~0 at LABCELL_X27_Y6_N36
<P><A NAME="X1L62">X1L62</A> = ( !<A HREF="#X1_i_state.001">X1_i_state.001</A> & ( (<A HREF="#X1_i_state.000">X1_i_state.000</A> & (!<A HREF="#X1L261Q">X1L261Q</A> & ((!<A HREF="#X1L264Q">X1L264Q</A>) # (<A HREF="#X1_i_cmd[1]">X1_i_cmd[1]</A>)))) ) );


<P> --X1L61 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector1~0 at MLABCELL_X25_Y4_N15
<P><A NAME="X1L61">X1L61</A> = ( !<A HREF="#X1L261Q">X1L261Q</A> & ( (<A HREF="#X1_i_state.000">X1_i_state.000</A> & ((!<A HREF="#X1L264Q">X1L264Q</A>) # (<A HREF="#X1_i_cmd[2]">X1_i_cmd[2]</A>))) ) );


<P> --X1_i_state.010 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010 at FF_X24_Y4_N11
<P> --register power-up is low

<P><A NAME="X1_i_state.010">X1_i_state.010</A> = DFFEAS(<A HREF="#X1L69">X1L69</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L63 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector3~0 at LABCELL_X24_Y4_N12
<P><A NAME="X1L63">X1L63</A> = ( !<A HREF="#X1_i_state.010">X1_i_state.010</A> & ( (<A HREF="#X1_i_state.000">X1_i_state.000</A> & (!<A HREF="#X1L261Q">X1L261Q</A> & ((!<A HREF="#X1_i_state.101">X1_i_state.101</A>) # (<A HREF="#X1_i_cmd[0]">X1_i_cmd[0]</A>)))) ) );


<P> --X1L229 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|comb~0 at MLABCELL_X28_Y8_N0
<P><A NAME="X1L229">X1L229</A> = ( <A HREF="#ZD1L1101Q">ZD1L1101Q</A> & ( (!<A HREF="#NC8L13">NC8L13</A> & (<A HREF="#YC2_use_reg">YC2_use_reg</A> & !<A HREF="#YC2_byteen_reg[1]">YC2_byteen_reg[1]</A>)) ) ) # ( !<A HREF="#ZD1L1101Q">ZD1L1101Q</A> & ( (!<A HREF="#NC8L13">NC8L13</A> & ((!<A HREF="#YC2_use_reg">YC2_use_reg</A>) # (!<A HREF="#YC2_byteen_reg[1]">YC2_byteen_reg[1]</A>))) ) );


<P> --X1L230 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|comb~1 at MLABCELL_X28_Y8_N3
<P><A NAME="X1L230">X1L230</A> = ( <A HREF="#YC2_byteen_reg[0]">YC2_byteen_reg[0]</A> & ( (!<A HREF="#NC8L13">NC8L13</A> & (!<A HREF="#YC2_use_reg">YC2_use_reg</A> & !<A HREF="#ZD1_d_byteenable[0]">ZD1_d_byteenable[0]</A>)) ) ) # ( !<A HREF="#YC2_byteen_reg[0]">YC2_byteen_reg[0]</A> & ( (!<A HREF="#NC8L13">NC8L13</A> & ((!<A HREF="#ZD1_d_byteenable[0]">ZD1_d_byteenable[0]</A>) # (<A HREF="#YC2_use_reg">YC2_use_reg</A>))) ) );


<P> --GB3_cur_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|cur_test_clk at FF_X17_Y10_N59
<P> --register power-up is low

<P><A NAME="GB3_cur_test_clk">GB3_cur_test_clk</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#A1L30">A1L30</A>,  ,  , VCC);


<P> --PB3_empty_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff at FF_X13_Y7_N37
<P> --register power-up is low

<P><A NAME="PB3_empty_dff">PB3_empty_dff</A> = DFFEAS(<A HREF="#PB3L3">PB3L3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB4_empty_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff at FF_X18_Y9_N55
<P> --register power-up is low

<P><A NAME="PB4_empty_dff">PB4_empty_dff</A> = DFFEAS(<A HREF="#PB4L3">PB4L3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --GB3_last_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|last_test_clk at FF_X17_Y10_N38
<P> --register power-up is low

<P><A NAME="GB3_last_test_clk">GB3_last_test_clk</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#GB3_cur_test_clk">GB3_cur_test_clk</A>,  ,  , VCC);


<P> --JB1_read_left_channel is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|read_left_channel at LABCELL_X17_Y10_N48
<P><A NAME="JB1_read_left_channel">JB1_read_left_channel</A> = ( <A HREF="#GB3_cur_test_clk">GB3_cur_test_clk</A> & ( <A HREF="#PB4_empty_dff">PB4_empty_dff</A> & ( (!<A HREF="#GB3_last_test_clk">GB3_last_test_clk</A> & (<A HREF="#S1_done_dac_channel_sync">S1_done_dac_channel_sync</A> & <A HREF="#PB3_empty_dff">PB3_empty_dff</A>)) ) ) );


<P> --JB1_left_channel_was_read is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_was_read at FF_X17_Y10_N35
<P> --register power-up is low

<P><A NAME="JB1_left_channel_was_read">JB1_left_channel_was_read</A> = DFFEAS(<A HREF="#JB1L123">JB1L123</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --JB1L125 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|read_right_channel~0 at LABCELL_X17_Y10_N27
<P><A NAME="JB1L125">JB1L125</A> = ( <A HREF="#JB1_left_channel_was_read">JB1_left_channel_was_read</A> & ( (<A HREF="#S1_done_dac_channel_sync">S1_done_dac_channel_sync</A> & (!<A HREF="#GB3_cur_test_clk">GB3_cur_test_clk</A> & <A HREF="#GB3_last_test_clk">GB3_last_test_clk</A>)) ) );


<P> --JB1L93 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~0 at LABCELL_X13_Y9_N3
<P><A NAME="JB1L93">JB1L93</A> = ( <A HREF="#JB1_data_out_shift_reg[14]">JB1_data_out_shift_reg[14]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & ((!<A HREF="#JB1L125">JB1L125</A>) # ((<A HREF="#RB4_q_b[15]">RB4_q_b[15]</A>)))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#RB3_q_b[15]">RB3_q_b[15]</A>)))) ) ) # ( !<A HREF="#JB1_data_out_shift_reg[14]">JB1_data_out_shift_reg[14]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (<A HREF="#JB1L125">JB1L125</A> & (<A HREF="#RB4_q_b[15]">RB4_q_b[15]</A>))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#RB3_q_b[15]">RB3_q_b[15]</A>)))) ) );


<P> --JB1L67 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|always4~0 at LABCELL_X17_Y10_N54
<P><A NAME="JB1L67">JB1L67</A> = ( <A HREF="#GB3_cur_test_clk">GB3_cur_test_clk</A> & ( (<A HREF="#S1_done_dac_channel_sync">S1_done_dac_channel_sync</A> & !<A HREF="#GB3_last_test_clk">GB3_last_test_clk</A>) ) ) # ( !<A HREF="#GB3_cur_test_clk">GB3_cur_test_clk</A> & ( (<A HREF="#S1_done_dac_channel_sync">S1_done_dac_channel_sync</A> & <A HREF="#GB3_last_test_clk">GB3_last_test_clk</A>) ) );


<P> --JB1L83 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[8]~1 at LABCELL_X17_Y10_N24
<P><A NAME="JB1L83">JB1L83</A> = ( <A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & ( !<A HREF="#S1L11">S1L11</A> ) ) # ( !<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & ( (!<A HREF="#S1L11">S1L11</A>) # ((!<A HREF="#JB1L125">JB1L125</A> & <A HREF="#JB1L67">JB1L67</A>)) ) );


<P> --GB1_last_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges|last_test_clk at FF_X16_Y11_N28
<P> --register power-up is low

<P><A NAME="GB1_last_test_clk">GB1_last_test_clk</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#GB1_cur_test_clk">GB1_cur_test_clk</A>,  ,  , VCC);


<P> --GB1_cur_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges|cur_test_clk at FF_X16_Y11_N11
<P> --register power-up is low

<P><A NAME="GB1_cur_test_clk">GB1_cur_test_clk</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#A1L25">A1L25</A>,  ,  , VCC);


<P> --JB1L84 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[8]~2 at LABCELL_X16_Y11_N12
<P><A NAME="JB1L84">JB1L84</A> = ( <A HREF="#GB1_cur_test_clk">GB1_cur_test_clk</A> & ( !<A HREF="#JB1L67">JB1L67</A> ) ) # ( !<A HREF="#GB1_cur_test_clk">GB1_cur_test_clk</A> & ( (!<A HREF="#GB1_last_test_clk">GB1_last_test_clk</A> & !<A HREF="#JB1L67">JB1L67</A>) ) );


<P> --JB1L85 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[8]~3 at LABCELL_X13_Y9_N54
<P><A NAME="JB1L85">JB1L85</A> = ( <A HREF="#JB1L84">JB1L84</A> & ( !<A HREF="#S1L11">S1L11</A> ) ) # ( !<A HREF="#JB1L84">JB1L84</A> );


<P> --ZD1_d_writedata[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3] at FF_X37_Y11_N26
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[3]">ZD1_d_writedata[3]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[3]">EE2_q_b[3]</A>,  ,  , VCC);


<P> --S1L10 is nios_system:NiosII|nios_system_audio_0:audio_0|clear_write_fifos~0 at LABCELL_X23_Y9_N9
<P><A NAME="S1L10">S1L10</A> = ( !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> & ( <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A> ) );


<P> --S1L6 is nios_system:NiosII|nios_system_audio_0:audio_0|Equal0~0 at LABCELL_X27_Y12_N6
<P><A NAME="S1L6">S1L6</A> = ( !<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> ) );


<P> --PC1_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem_used[1] at FF_X22_Y10_N25
<P> --register power-up is low

<P><A NAME="PC1_mem_used[1]">PC1_mem_used[1]</A> = DFFEAS(<A HREF="#PC1L5">PC1L5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --JB1L68 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~0 at LABCELL_X17_Y10_N30
<P><A NAME="JB1L68">JB1L68</A> = ( <A HREF="#BD1L10">BD1L10</A> & ( (<A HREF="#BC1_rst1">BC1_rst1</A> & (<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & !<A HREF="#PC1_mem_used[1]">PC1_mem_used[1]</A>)) ) );


<P> --S1L19 is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt_en~0 at LABCELL_X22_Y10_N45
<P><A NAME="S1L19">S1L19</A> = ( <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> ) # ( !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> & ( (<A HREF="#JB1L68">JB1L68</A> & (<A HREF="#AD1L14">AD1L14</A> & <A HREF="#S1L6">S1L6</A>)) ) );


<P> --ZD1_R_ctrl_shift_rot is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot at FF_X34_Y9_N56
<P> --register power-up is low

<P><A NAME="ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> = DFFEAS(<A HREF="#ZD1L290">ZD1L290</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_R_ctrl_logic is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic at FF_X33_Y11_N43
<P> --register power-up is low

<P><A NAME="ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> = DFFEAS(<A HREF="#ZD1L275">ZD1L275</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_R_logic_op[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1] at FF_X33_Y14_N38
<P> --register power-up is low

<P><A NAME="ZD1_R_logic_op[1]">ZD1_R_logic_op[1]</A> = DFFEAS(<A HREF="#ZD1L343">ZD1L343</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_R_logic_op[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0] at FF_X33_Y10_N16
<P> --register power-up is low

<P><A NAME="ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> = DFFEAS(<A HREF="#ZD1L342">ZD1L342</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_E_src1[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4] at FF_X36_Y14_N37
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[4]">ZD1_E_src1[4]</A> = DFFEAS(<A HREF="#ZD1L797">ZD1L797</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_E_src2[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4] at FF_X37_Y12_N35
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[4]">ZD1_E_src2[4]</A> = DFFEAS(<A HREF="#ZD1L848">ZD1L848</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L402 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~0 at LABCELL_X31_Y15_N0
<P><A NAME="ZD1L402">ZD1L402</A> = (!<A HREF="#ZD1_E_src1[4]">ZD1_E_src1[4]</A> & ((!<A HREF="#ZD1L792Q">ZD1L792Q</A> & (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & !<A HREF="#ZD1_E_src2[4]">ZD1_E_src2[4]</A>)) # (<A HREF="#ZD1L792Q">ZD1L792Q</A> & ((<A HREF="#ZD1_E_src2[4]">ZD1_E_src2[4]</A>))))) # (<A HREF="#ZD1_E_src1[4]">ZD1_E_src1[4]</A> & (!<A HREF="#ZD1L792Q">ZD1L792Q</A> $ (((!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>) # (!<A HREF="#ZD1_E_src2[4]">ZD1_E_src2[4]</A>)))));


<P> --ZD1L356 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~0 at LABCELL_X30_Y15_N24
<P><A NAME="ZD1L356">ZD1L356</A> = ( <A HREF="#ZD1L102">ZD1L102</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ((!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>) # ((<A HREF="#ZD1L402">ZD1L402</A>)))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (((<A HREF="#ZD1L450Q">ZD1L450Q</A>)))) ) ) # ( !<A HREF="#ZD1L102">ZD1L102</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & (<A HREF="#ZD1L402">ZD1L402</A>))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (((<A HREF="#ZD1L450Q">ZD1L450Q</A>)))) ) );


<P> --ZD1_R_ctrl_rd_ctl_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg at FF_X28_Y12_N7
<P> --register power-up is low

<P><A NAME="ZD1_R_ctrl_rd_ctl_reg">ZD1_R_ctrl_rd_ctl_reg</A> = DFFEAS(<A HREF="#ZD1_D_op_rdctl">ZD1_D_op_rdctl</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_R_ctrl_br_cmp is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp at FF_X34_Y11_N38
<P> --register power-up is low

<P><A NAME="ZD1_R_ctrl_br_cmp">ZD1_R_ctrl_br_cmp</A> = DFFEAS(<A HREF="#ZD1L251">ZD1L251</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L384 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1 at LABCELL_X27_Y12_N24
<P><A NAME="ZD1L384">ZD1L384</A> = ( <A HREF="#ZD1_R_ctrl_rd_ctl_reg">ZD1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#ZD1_R_ctrl_br_cmp">ZD1_R_ctrl_br_cmp</A> ) ) # ( !<A HREF="#ZD1_R_ctrl_rd_ctl_reg">ZD1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#ZD1_R_ctrl_br_cmp">ZD1_R_ctrl_br_cmp</A> ) ) # ( <A HREF="#ZD1_R_ctrl_rd_ctl_reg">ZD1_R_ctrl_rd_ctl_reg</A> & ( !<A HREF="#ZD1_R_ctrl_br_cmp">ZD1_R_ctrl_br_cmp</A> ) );


<P> --ZD1_E_src1[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6] at FF_X33_Y16_N16
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[6]">ZD1_E_src1[6]</A> = DFFEAS(<A HREF="#ZD1L799">ZD1L799</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L404 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~1 at LABCELL_X31_Y15_N3
<P><A NAME="ZD1L404">ZD1L404</A> = ( <A HREF="#ZD1_E_src2[6]">ZD1_E_src2[6]</A> & ( !<A HREF="#ZD1L792Q">ZD1L792Q</A> $ (((!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>) # (!<A HREF="#ZD1_E_src1[6]">ZD1_E_src1[6]</A>))) ) ) # ( !<A HREF="#ZD1_E_src2[6]">ZD1_E_src2[6]</A> & ( (!<A HREF="#ZD1L792Q">ZD1L792Q</A> & (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & !<A HREF="#ZD1_E_src1[6]">ZD1_E_src1[6]</A>)) # (<A HREF="#ZD1L792Q">ZD1L792Q</A> & ((<A HREF="#ZD1_E_src1[6]">ZD1_E_src1[6]</A>))) ) );


<P> --ZD1L358 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~2 at MLABCELL_X28_Y15_N48
<P><A NAME="ZD1L358">ZD1L358</A> = ( <A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ( <A HREF="#ZD1_E_shift_rot_result[6]">ZD1_E_shift_rot_result[6]</A> ) ) # ( !<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ( (!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ((<A HREF="#ZD1L106">ZD1L106</A>))) # (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & (<A HREF="#ZD1L404">ZD1L404</A>)) ) );


<P> --ZD1_E_src1[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5] at FF_X36_Y14_N34
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[5]">ZD1_E_src1[5]</A> = DFFEAS(<A HREF="#ZD1L798">ZD1L798</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L403 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~2 at LABCELL_X31_Y15_N54
<P><A NAME="ZD1L403">ZD1L403</A> = ( <A HREF="#ZD1_E_src1[5]">ZD1_E_src1[5]</A> & ( !<A HREF="#ZD1L792Q">ZD1L792Q</A> $ (((!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>) # (!<A HREF="#ZD1_E_src2[5]">ZD1_E_src2[5]</A>))) ) ) # ( !<A HREF="#ZD1_E_src1[5]">ZD1_E_src1[5]</A> & ( (!<A HREF="#ZD1L792Q">ZD1L792Q</A> & (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & !<A HREF="#ZD1_E_src2[5]">ZD1_E_src2[5]</A>)) # (<A HREF="#ZD1L792Q">ZD1L792Q</A> & ((<A HREF="#ZD1_E_src2[5]">ZD1_E_src2[5]</A>))) ) );


<P> --ZD1L357 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~3 at LABCELL_X30_Y15_N27
<P><A NAME="ZD1L357">ZD1L357</A> = ( <A HREF="#ZD1_E_shift_rot_result[5]">ZD1_E_shift_rot_result[5]</A> & ( ((!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ((<A HREF="#ZD1L110">ZD1L110</A>))) # (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & (<A HREF="#ZD1L403">ZD1L403</A>))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[5]">ZD1_E_shift_rot_result[5]</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ((!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ((<A HREF="#ZD1L110">ZD1L110</A>))) # (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & (<A HREF="#ZD1L403">ZD1L403</A>)))) ) );


<P> --ZD1_E_src1[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20] at FF_X36_Y14_N16
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[20]">ZD1_E_src1[20]</A> = DFFEAS(<A HREF="#ZD1L813">ZD1L813</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L418 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~3 at LABCELL_X31_Y15_N15
<P><A NAME="ZD1L418">ZD1L418</A> = ( <A HREF="#ZD1L792Q">ZD1L792Q</A> & ( (!<A HREF="#ZD1_E_src1[20]">ZD1_E_src1[20]</A> & ((<A HREF="#ZD1_E_src2[20]">ZD1_E_src2[20]</A>))) # (<A HREF="#ZD1_E_src1[20]">ZD1_E_src1[20]</A> & ((!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>) # (!<A HREF="#ZD1_E_src2[20]">ZD1_E_src2[20]</A>))) ) ) # ( !<A HREF="#ZD1L792Q">ZD1L792Q</A> & ( (!<A HREF="#ZD1_E_src1[20]">ZD1_E_src1[20]</A> & (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & !<A HREF="#ZD1_E_src2[20]">ZD1_E_src2[20]</A>)) # (<A HREF="#ZD1_E_src1[20]">ZD1_E_src1[20]</A> & (<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & <A HREF="#ZD1_E_src2[20]">ZD1_E_src2[20]</A>)) ) );


<P> --ZD1L372 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~4 at LABCELL_X30_Y15_N21
<P><A NAME="ZD1L372">ZD1L372</A> = ( <A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ( <A HREF="#ZD1L472Q">ZD1L472Q</A> & ( (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A>) # (<A HREF="#ZD1L418">ZD1L418</A>) ) ) ) # ( !<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ( <A HREF="#ZD1L472Q">ZD1L472Q</A> & ( (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A>) # (<A HREF="#ZD1L114">ZD1L114</A>) ) ) ) # ( <A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ( !<A HREF="#ZD1L472Q">ZD1L472Q</A> & ( (<A HREF="#ZD1L418">ZD1L418</A> & !<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A>) ) ) ) # ( !<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ( !<A HREF="#ZD1L472Q">ZD1L472Q</A> & ( (<A HREF="#ZD1L114">ZD1L114</A> & !<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A>) ) ) );


<P> --ZD1_E_src1[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25] at FF_X36_Y14_N55
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[25]">ZD1_E_src1[25]</A> = DFFEAS(<A HREF="#ZD1L818">ZD1L818</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L423 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~4 at LABCELL_X35_Y14_N54
<P><A NAME="ZD1L423">ZD1L423</A> = ( <A HREF="#ZD1_E_src2[25]">ZD1_E_src2[25]</A> & ( !<A HREF="#ZD1L792Q">ZD1L792Q</A> $ (((!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>) # (!<A HREF="#ZD1_E_src1[25]">ZD1_E_src1[25]</A>))) ) ) # ( !<A HREF="#ZD1_E_src2[25]">ZD1_E_src2[25]</A> & ( (!<A HREF="#ZD1L792Q">ZD1L792Q</A> & (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & !<A HREF="#ZD1_E_src1[25]">ZD1_E_src1[25]</A>)) # (<A HREF="#ZD1L792Q">ZD1L792Q</A> & ((<A HREF="#ZD1_E_src1[25]">ZD1_E_src1[25]</A>))) ) );


<P> --ZD1L377 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~5 at LABCELL_X30_Y14_N0
<P><A NAME="ZD1L377">ZD1L377</A> = ( <A HREF="#ZD1L118">ZD1L118</A> & ( <A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (<A HREF="#ZD1L423">ZD1L423</A>)) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ((<A HREF="#ZD1L481Q">ZD1L481Q</A>))) ) ) ) # ( !<A HREF="#ZD1L118">ZD1L118</A> & ( <A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (<A HREF="#ZD1L423">ZD1L423</A>)) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ((<A HREF="#ZD1L481Q">ZD1L481Q</A>))) ) ) ) # ( <A HREF="#ZD1L118">ZD1L118</A> & ( !<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A>) # (<A HREF="#ZD1L481Q">ZD1L481Q</A>) ) ) ) # ( !<A HREF="#ZD1L118">ZD1L118</A> & ( !<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ( (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & <A HREF="#ZD1L481Q">ZD1L481Q</A>) ) ) );


<P> --ZD1_E_src1[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21] at FF_X37_Y14_N49
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[21]">ZD1_E_src1[21]</A> = DFFEAS(<A HREF="#ZD1L814">ZD1L814</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L419 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~5 at LABCELL_X35_Y14_N48
<P><A NAME="ZD1L419">ZD1L419</A> = ( <A HREF="#ZD1_E_src2[21]">ZD1_E_src2[21]</A> & ( !<A HREF="#ZD1L792Q">ZD1L792Q</A> $ (((!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>) # (!<A HREF="#ZD1_E_src1[21]">ZD1_E_src1[21]</A>))) ) ) # ( !<A HREF="#ZD1_E_src2[21]">ZD1_E_src2[21]</A> & ( (!<A HREF="#ZD1L792Q">ZD1L792Q</A> & (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & !<A HREF="#ZD1_E_src1[21]">ZD1_E_src1[21]</A>)) # (<A HREF="#ZD1L792Q">ZD1L792Q</A> & ((<A HREF="#ZD1_E_src1[21]">ZD1_E_src1[21]</A>))) ) );


<P> --ZD1L373 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~6 at LABCELL_X33_Y14_N0
<P><A NAME="ZD1L373">ZD1L373</A> = ( <A HREF="#ZD1_E_shift_rot_result[21]">ZD1_E_shift_rot_result[21]</A> & ( ((!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ((<A HREF="#ZD1L122">ZD1L122</A>))) # (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & (<A HREF="#ZD1L419">ZD1L419</A>))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[21]">ZD1_E_shift_rot_result[21]</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ((!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ((<A HREF="#ZD1L122">ZD1L122</A>))) # (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & (<A HREF="#ZD1L419">ZD1L419</A>)))) ) );


<P> --ZD1_E_src1[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18] at FF_X36_Y14_N28
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[18]">ZD1_E_src1[18]</A> = DFFEAS(<A HREF="#ZD1L811">ZD1L811</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L416 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~6 at LABCELL_X36_Y15_N18
<P><A NAME="ZD1L416">ZD1L416</A> = ( <A HREF="#ZD1_E_src2[18]">ZD1_E_src2[18]</A> & ( !<A HREF="#ZD1L792Q">ZD1L792Q</A> $ (((!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>) # (!<A HREF="#ZD1_E_src1[18]">ZD1_E_src1[18]</A>))) ) ) # ( !<A HREF="#ZD1_E_src2[18]">ZD1_E_src2[18]</A> & ( (!<A HREF="#ZD1L792Q">ZD1L792Q</A> & (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & !<A HREF="#ZD1_E_src1[18]">ZD1_E_src1[18]</A>)) # (<A HREF="#ZD1L792Q">ZD1L792Q</A> & ((<A HREF="#ZD1_E_src1[18]">ZD1_E_src1[18]</A>))) ) );


<P> --ZD1L370 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~7 at LABCELL_X33_Y14_N3
<P><A NAME="ZD1L370">ZD1L370</A> = ( <A HREF="#ZD1L468Q">ZD1L468Q</A> & ( ((!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ((<A HREF="#ZD1L126">ZD1L126</A>))) # (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & (<A HREF="#ZD1L416">ZD1L416</A>))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#ZD1L468Q">ZD1L468Q</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ((!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ((<A HREF="#ZD1L126">ZD1L126</A>))) # (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & (<A HREF="#ZD1L416">ZD1L416</A>)))) ) );


<P> --ZD1_E_src1[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19] at FF_X37_Y14_N19
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[19]">ZD1_E_src1[19]</A> = DFFEAS(<A HREF="#ZD1L812">ZD1L812</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L417 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~7 at LABCELL_X36_Y15_N21
<P><A NAME="ZD1L417">ZD1L417</A> = ( <A HREF="#ZD1_E_src1[19]">ZD1_E_src1[19]</A> & ( !<A HREF="#ZD1L792Q">ZD1L792Q</A> $ (((!<A HREF="#ZD1_E_src2[19]">ZD1_E_src2[19]</A>) # (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>))) ) ) # ( !<A HREF="#ZD1_E_src1[19]">ZD1_E_src1[19]</A> & ( (!<A HREF="#ZD1L792Q">ZD1L792Q</A> & (!<A HREF="#ZD1_E_src2[19]">ZD1_E_src2[19]</A> & !<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>)) # (<A HREF="#ZD1L792Q">ZD1L792Q</A> & (<A HREF="#ZD1_E_src2[19]">ZD1_E_src2[19]</A>)) ) );


<P> --ZD1L371 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~8 at LABCELL_X33_Y13_N3
<P><A NAME="ZD1L371">ZD1L371</A> = ( <A HREF="#ZD1L130">ZD1L130</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ((!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>) # ((<A HREF="#ZD1L417">ZD1L417</A>)))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (((<A HREF="#ZD1L470Q">ZD1L470Q</A>)))) ) ) # ( !<A HREF="#ZD1L130">ZD1L130</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & (<A HREF="#ZD1L417">ZD1L417</A>))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (((<A HREF="#ZD1L470Q">ZD1L470Q</A>)))) ) );


<P> --ZD1_E_src1[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22] at FF_X36_Y14_N46
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[22]">ZD1_E_src1[22]</A> = DFFEAS(<A HREF="#ZD1L815">ZD1L815</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L420 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~8 at LABCELL_X35_Y14_N51
<P><A NAME="ZD1L420">ZD1L420</A> = (!<A HREF="#ZD1_E_src1[22]">ZD1_E_src1[22]</A> & ((!<A HREF="#ZD1L792Q">ZD1L792Q</A> & (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & !<A HREF="#ZD1_E_src2[22]">ZD1_E_src2[22]</A>)) # (<A HREF="#ZD1L792Q">ZD1L792Q</A> & ((<A HREF="#ZD1_E_src2[22]">ZD1_E_src2[22]</A>))))) # (<A HREF="#ZD1_E_src1[22]">ZD1_E_src1[22]</A> & (!<A HREF="#ZD1L792Q">ZD1L792Q</A> $ (((!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>) # (!<A HREF="#ZD1_E_src2[22]">ZD1_E_src2[22]</A>)))));


<P> --ZD1L374 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~9 at LABCELL_X33_Y13_N57
<P><A NAME="ZD1L374">ZD1L374</A> = ( <A HREF="#ZD1L475Q">ZD1L475Q</A> & ( <A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ( (<A HREF="#ZD1L420">ZD1L420</A>) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A>) ) ) ) # ( !<A HREF="#ZD1L475Q">ZD1L475Q</A> & ( <A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & <A HREF="#ZD1L420">ZD1L420</A>) ) ) ) # ( <A HREF="#ZD1L475Q">ZD1L475Q</A> & ( !<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ( (<A HREF="#ZD1L134">ZD1L134</A>) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A>) ) ) ) # ( !<A HREF="#ZD1L475Q">ZD1L475Q</A> & ( !<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & <A HREF="#ZD1L134">ZD1L134</A>) ) ) );


<P> --ZD1_E_src1[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23] at FF_X37_Y14_N14
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[23]">ZD1_E_src1[23]</A> = DFFEAS(<A HREF="#ZD1L816">ZD1L816</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L421 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~9 at LABCELL_X35_Y14_N42
<P><A NAME="ZD1L421">ZD1L421</A> = ( <A HREF="#ZD1_E_src2[23]">ZD1_E_src2[23]</A> & ( !<A HREF="#ZD1L792Q">ZD1L792Q</A> $ (((!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>) # (!<A HREF="#ZD1_E_src1[23]">ZD1_E_src1[23]</A>))) ) ) # ( !<A HREF="#ZD1_E_src2[23]">ZD1_E_src2[23]</A> & ( (!<A HREF="#ZD1L792Q">ZD1L792Q</A> & (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & !<A HREF="#ZD1_E_src1[23]">ZD1_E_src1[23]</A>)) # (<A HREF="#ZD1L792Q">ZD1L792Q</A> & ((<A HREF="#ZD1_E_src1[23]">ZD1_E_src1[23]</A>))) ) );


<P> --ZD1L375 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~10 at LABCELL_X30_Y14_N21
<P><A NAME="ZD1L375">ZD1L375</A> = ( <A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ( <A HREF="#ZD1L138">ZD1L138</A> & ( <A HREF="#ZD1L477Q">ZD1L477Q</A> ) ) ) # ( !<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ( <A HREF="#ZD1L138">ZD1L138</A> & ( (!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>) # (<A HREF="#ZD1L421">ZD1L421</A>) ) ) ) # ( <A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ( !<A HREF="#ZD1L138">ZD1L138</A> & ( <A HREF="#ZD1L477Q">ZD1L477Q</A> ) ) ) # ( !<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ( !<A HREF="#ZD1L138">ZD1L138</A> & ( (<A HREF="#ZD1L421">ZD1L421</A> & <A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>) ) ) );


<P> --ZD1_E_src1[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26] at FF_X37_Y14_N59
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[26]">ZD1_E_src1[26]</A> = DFFEAS(<A HREF="#ZD1L819">ZD1L819</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L424 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~10 at MLABCELL_X34_Y14_N15
<P><A NAME="ZD1L424">ZD1L424</A> = (!<A HREF="#ZD1_E_src2[26]">ZD1_E_src2[26]</A> & ((!<A HREF="#ZD1L792Q">ZD1L792Q</A> & (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & !<A HREF="#ZD1_E_src1[26]">ZD1_E_src1[26]</A>)) # (<A HREF="#ZD1L792Q">ZD1L792Q</A> & ((<A HREF="#ZD1_E_src1[26]">ZD1_E_src1[26]</A>))))) # (<A HREF="#ZD1_E_src2[26]">ZD1_E_src2[26]</A> & (!<A HREF="#ZD1L792Q">ZD1L792Q</A> $ (((!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>) # (!<A HREF="#ZD1_E_src1[26]">ZD1_E_src1[26]</A>)))));


<P> --ZD1L378 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~11 at LABCELL_X30_Y14_N51
<P><A NAME="ZD1L378">ZD1L378</A> = ( <A HREF="#ZD1L142">ZD1L142</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (((!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>)) # (<A HREF="#ZD1L424">ZD1L424</A>))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (((<A HREF="#ZD1_E_shift_rot_result[26]">ZD1_E_shift_rot_result[26]</A>)))) ) ) # ( !<A HREF="#ZD1L142">ZD1L142</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (<A HREF="#ZD1L424">ZD1L424</A> & (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (((<A HREF="#ZD1_E_shift_rot_result[26]">ZD1_E_shift_rot_result[26]</A>)))) ) );


<P> --ZD1_E_src1[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24] at FF_X36_Y14_N4
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[24]">ZD1_E_src1[24]</A> = DFFEAS(<A HREF="#ZD1L817">ZD1L817</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L422 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~11 at LABCELL_X35_Y14_N45
<P><A NAME="ZD1L422">ZD1L422</A> = ( <A HREF="#ZD1_E_src1[24]">ZD1_E_src1[24]</A> & ( !<A HREF="#ZD1L792Q">ZD1L792Q</A> $ (((!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>) # (!<A HREF="#ZD1_E_src2[24]">ZD1_E_src2[24]</A>))) ) ) # ( !<A HREF="#ZD1_E_src1[24]">ZD1_E_src1[24]</A> & ( (!<A HREF="#ZD1L792Q">ZD1L792Q</A> & (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & !<A HREF="#ZD1_E_src2[24]">ZD1_E_src2[24]</A>)) # (<A HREF="#ZD1L792Q">ZD1L792Q</A> & ((<A HREF="#ZD1_E_src2[24]">ZD1_E_src2[24]</A>))) ) );


<P> --ZD1L376 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~12 at LABCELL_X33_Y13_N12
<P><A NAME="ZD1L376">ZD1L376</A> = ( <A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ( <A HREF="#ZD1L479Q">ZD1L479Q</A> ) ) # ( !<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ( (!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ((<A HREF="#ZD1L146">ZD1L146</A>))) # (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & (<A HREF="#ZD1L422">ZD1L422</A>)) ) );


<P> --ZD1_E_src1[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13] at FF_X37_Y14_N16
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[13]">ZD1_E_src1[13]</A> = DFFEAS(<A HREF="#ZD1L806">ZD1L806</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L411 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~12 at LABCELL_X36_Y15_N24
<P><A NAME="ZD1L411">ZD1L411</A> = ( <A HREF="#ZD1_E_src2[13]">ZD1_E_src2[13]</A> & ( !<A HREF="#ZD1L792Q">ZD1L792Q</A> $ (((!<A HREF="#ZD1_E_src1[13]">ZD1_E_src1[13]</A>) # (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>))) ) ) # ( !<A HREF="#ZD1_E_src2[13]">ZD1_E_src2[13]</A> & ( (!<A HREF="#ZD1L792Q">ZD1L792Q</A> & (!<A HREF="#ZD1_E_src1[13]">ZD1_E_src1[13]</A> & !<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>)) # (<A HREF="#ZD1L792Q">ZD1L792Q</A> & (<A HREF="#ZD1_E_src1[13]">ZD1_E_src1[13]</A>)) ) );


<P> --ZD1L365 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~13 at LABCELL_X33_Y13_N6
<P><A NAME="ZD1L365">ZD1L365</A> = ( <A HREF="#ZD1L462Q">ZD1L462Q</A> & ( <A HREF="#ZD1L411">ZD1L411</A> & ( ((<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A>) # (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>)) # (<A HREF="#ZD1L150">ZD1L150</A>) ) ) ) # ( !<A HREF="#ZD1L462Q">ZD1L462Q</A> & ( <A HREF="#ZD1L411">ZD1L411</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ((<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>) # (<A HREF="#ZD1L150">ZD1L150</A>))) ) ) ) # ( <A HREF="#ZD1L462Q">ZD1L462Q</A> & ( !<A HREF="#ZD1L411">ZD1L411</A> & ( ((<A HREF="#ZD1L150">ZD1L150</A> & !<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>)) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A>) ) ) ) # ( !<A HREF="#ZD1L462Q">ZD1L462Q</A> & ( !<A HREF="#ZD1L411">ZD1L411</A> & ( (<A HREF="#ZD1L150">ZD1L150</A> & (!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & !<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A>)) ) ) );


<P> --ZD1_E_src1[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14] at FF_X37_Y14_N52
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[14]">ZD1_E_src1[14]</A> = DFFEAS(<A HREF="#ZD1L807">ZD1L807</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L412 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~13 at LABCELL_X36_Y15_N57
<P><A NAME="ZD1L412">ZD1L412</A> = ( <A HREF="#ZD1_E_src1[14]">ZD1_E_src1[14]</A> & ( !<A HREF="#ZD1L792Q">ZD1L792Q</A> $ (((!<A HREF="#ZD1_E_src2[14]">ZD1_E_src2[14]</A>) # (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>))) ) ) # ( !<A HREF="#ZD1_E_src1[14]">ZD1_E_src1[14]</A> & ( (!<A HREF="#ZD1L792Q">ZD1L792Q</A> & (!<A HREF="#ZD1_E_src2[14]">ZD1_E_src2[14]</A> & !<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>)) # (<A HREF="#ZD1L792Q">ZD1L792Q</A> & (<A HREF="#ZD1_E_src2[14]">ZD1_E_src2[14]</A>)) ) );


<P> --ZD1L366 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~14 at LABCELL_X33_Y13_N24
<P><A NAME="ZD1L366">ZD1L366</A> = ( <A HREF="#ZD1L412">ZD1L412</A> & ( <A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ( <A HREF="#ZD1_E_shift_rot_result[14]">ZD1_E_shift_rot_result[14]</A> ) ) ) # ( !<A HREF="#ZD1L412">ZD1L412</A> & ( <A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ( <A HREF="#ZD1_E_shift_rot_result[14]">ZD1_E_shift_rot_result[14]</A> ) ) ) # ( <A HREF="#ZD1L412">ZD1L412</A> & ( !<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ( (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>) # (<A HREF="#ZD1L154">ZD1L154</A>) ) ) ) # ( !<A HREF="#ZD1L412">ZD1L412</A> & ( !<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ( (<A HREF="#ZD1L154">ZD1L154</A> & !<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>) ) ) );


<P> --ZD1_E_src1[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15] at FF_X36_Y14_N10
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[15]">ZD1_E_src1[15]</A> = DFFEAS(<A HREF="#ZD1L808">ZD1L808</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L413 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~14 at LABCELL_X36_Y15_N39
<P><A NAME="ZD1L413">ZD1L413</A> = ( <A HREF="#ZD1_E_src1[15]">ZD1_E_src1[15]</A> & ( !<A HREF="#ZD1L792Q">ZD1L792Q</A> $ (((!<A HREF="#ZD1_E_src2[15]">ZD1_E_src2[15]</A>) # (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>))) ) ) # ( !<A HREF="#ZD1_E_src1[15]">ZD1_E_src1[15]</A> & ( (!<A HREF="#ZD1L792Q">ZD1L792Q</A> & (!<A HREF="#ZD1_E_src2[15]">ZD1_E_src2[15]</A> & !<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>)) # (<A HREF="#ZD1L792Q">ZD1L792Q</A> & (<A HREF="#ZD1_E_src2[15]">ZD1_E_src2[15]</A>)) ) );


<P> --ZD1L367 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~15 at LABCELL_X33_Y13_N33
<P><A NAME="ZD1L367">ZD1L367</A> = ( <A HREF="#ZD1L158">ZD1L158</A> & ( <A HREF="#ZD1L413">ZD1L413</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A>) # (<A HREF="#ZD1_E_shift_rot_result[15]">ZD1_E_shift_rot_result[15]</A>) ) ) ) # ( !<A HREF="#ZD1L158">ZD1L158</A> & ( <A HREF="#ZD1L413">ZD1L413</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>)) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ((<A HREF="#ZD1_E_shift_rot_result[15]">ZD1_E_shift_rot_result[15]</A>))) ) ) ) # ( <A HREF="#ZD1L158">ZD1L158</A> & ( !<A HREF="#ZD1L413">ZD1L413</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>)) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ((<A HREF="#ZD1_E_shift_rot_result[15]">ZD1_E_shift_rot_result[15]</A>))) ) ) ) # ( !<A HREF="#ZD1L158">ZD1L158</A> & ( !<A HREF="#ZD1L413">ZD1L413</A> & ( (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & <A HREF="#ZD1_E_shift_rot_result[15]">ZD1_E_shift_rot_result[15]</A>) ) ) );


<P> --ZD1_E_src1[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17] at FF_X37_Y14_N37
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[17]">ZD1_E_src1[17]</A> = DFFEAS(<A HREF="#ZD1L810">ZD1L810</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L415 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~15 at LABCELL_X36_Y15_N27
<P><A NAME="ZD1L415">ZD1L415</A> = ( <A HREF="#ZD1_E_src1[17]">ZD1_E_src1[17]</A> & ( !<A HREF="#ZD1L792Q">ZD1L792Q</A> $ (((!<A HREF="#ZD1_E_src2[17]">ZD1_E_src2[17]</A>) # (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>))) ) ) # ( !<A HREF="#ZD1_E_src1[17]">ZD1_E_src1[17]</A> & ( (!<A HREF="#ZD1L792Q">ZD1L792Q</A> & (!<A HREF="#ZD1_E_src2[17]">ZD1_E_src2[17]</A> & !<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>)) # (<A HREF="#ZD1L792Q">ZD1L792Q</A> & (<A HREF="#ZD1_E_src2[17]">ZD1_E_src2[17]</A>)) ) );


<P> --ZD1L369 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~16 at LABCELL_X33_Y13_N0
<P><A NAME="ZD1L369">ZD1L369</A> = ( <A HREF="#ZD1_E_shift_rot_result[17]">ZD1_E_shift_rot_result[17]</A> & ( ((!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ((<A HREF="#ZD1L162">ZD1L162</A>))) # (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & (<A HREF="#ZD1L415">ZD1L415</A>))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[17]">ZD1_E_shift_rot_result[17]</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ((!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ((<A HREF="#ZD1L162">ZD1L162</A>))) # (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & (<A HREF="#ZD1L415">ZD1L415</A>)))) ) );


<P> --ZD1_E_src1[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16] at FF_X36_Y14_N52
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[16]">ZD1_E_src1[16]</A> = DFFEAS(<A HREF="#ZD1L809">ZD1L809</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L414 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~16 at LABCELL_X36_Y15_N42
<P><A NAME="ZD1L414">ZD1L414</A> = ( <A HREF="#ZD1_E_src1[16]">ZD1_E_src1[16]</A> & ( !<A HREF="#ZD1L792Q">ZD1L792Q</A> $ (((!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>) # (!<A HREF="#ZD1_E_src2[16]">ZD1_E_src2[16]</A>))) ) ) # ( !<A HREF="#ZD1_E_src1[16]">ZD1_E_src1[16]</A> & ( (!<A HREF="#ZD1_E_src2[16]">ZD1_E_src2[16]</A> & (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & !<A HREF="#ZD1L792Q">ZD1L792Q</A>)) # (<A HREF="#ZD1_E_src2[16]">ZD1_E_src2[16]</A> & ((<A HREF="#ZD1L792Q">ZD1L792Q</A>))) ) );


<P> --ZD1L368 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~17 at LABCELL_X33_Y13_N48
<P><A NAME="ZD1L368">ZD1L368</A> = ( <A HREF="#ZD1L166">ZD1L166</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (((!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>) # (<A HREF="#ZD1L414">ZD1L414</A>)))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (<A HREF="#ZD1_E_shift_rot_result[16]">ZD1_E_shift_rot_result[16]</A>)) ) ) # ( !<A HREF="#ZD1L166">ZD1L166</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (((<A HREF="#ZD1L414">ZD1L414</A> & <A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>)))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (<A HREF="#ZD1_E_shift_rot_result[16]">ZD1_E_shift_rot_result[16]</A>)) ) );


<P> --ZD1_E_src1[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7] at FF_X29_Y15_N46
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[7]">ZD1_E_src1[7]</A> = DFFEAS(<A HREF="#ZD1L800">ZD1L800</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L405 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~17 at LABCELL_X31_Y15_N24
<P><A NAME="ZD1L405">ZD1L405</A> = (!<A HREF="#ZD1_E_src2[7]">ZD1_E_src2[7]</A> & ((!<A HREF="#ZD1L792Q">ZD1L792Q</A> & (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & !<A HREF="#ZD1_E_src1[7]">ZD1_E_src1[7]</A>)) # (<A HREF="#ZD1L792Q">ZD1L792Q</A> & ((<A HREF="#ZD1_E_src1[7]">ZD1_E_src1[7]</A>))))) # (<A HREF="#ZD1_E_src2[7]">ZD1_E_src2[7]</A> & (!<A HREF="#ZD1L792Q">ZD1L792Q</A> $ (((!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>) # (!<A HREF="#ZD1_E_src1[7]">ZD1_E_src1[7]</A>)))));


<P> --ZD1L359 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~18 at LABCELL_X30_Y15_N3
<P><A NAME="ZD1L359">ZD1L359</A> = ( <A HREF="#ZD1L405">ZD1L405</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (((<A HREF="#ZD1L170">ZD1L170</A>)) # (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (((<A HREF="#ZD1_E_shift_rot_result[7]">ZD1_E_shift_rot_result[7]</A>)))) ) ) # ( !<A HREF="#ZD1L405">ZD1L405</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ((<A HREF="#ZD1L170">ZD1L170</A>)))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (((<A HREF="#ZD1_E_shift_rot_result[7]">ZD1_E_shift_rot_result[7]</A>)))) ) );


<P> --ZD1_E_src1[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8] at FF_X29_Y15_N13
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[8]">ZD1_E_src1[8]</A> = DFFEAS(<A HREF="#ZD1L801">ZD1L801</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L406 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~18 at LABCELL_X31_Y15_N27
<P><A NAME="ZD1L406">ZD1L406</A> = ( <A HREF="#ZD1_E_src1[8]">ZD1_E_src1[8]</A> & ( !<A HREF="#ZD1L792Q">ZD1L792Q</A> $ (((!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>) # (!<A HREF="#ZD1_E_src2[8]">ZD1_E_src2[8]</A>))) ) ) # ( !<A HREF="#ZD1_E_src1[8]">ZD1_E_src1[8]</A> & ( (!<A HREF="#ZD1L792Q">ZD1L792Q</A> & (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & !<A HREF="#ZD1_E_src2[8]">ZD1_E_src2[8]</A>)) # (<A HREF="#ZD1L792Q">ZD1L792Q</A> & ((<A HREF="#ZD1_E_src2[8]">ZD1_E_src2[8]</A>))) ) );


<P> --ZD1L360 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~19 at LABCELL_X30_Y15_N0
<P><A NAME="ZD1L360">ZD1L360</A> = ( <A HREF="#ZD1L406">ZD1L406</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (((<A HREF="#ZD1L174">ZD1L174</A>)) # (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (((<A HREF="#ZD1L455Q">ZD1L455Q</A>)))) ) ) # ( !<A HREF="#ZD1L406">ZD1L406</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & (<A HREF="#ZD1L174">ZD1L174</A>))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (((<A HREF="#ZD1L455Q">ZD1L455Q</A>)))) ) );


<P> --ZD1_E_src1[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9] at FF_X33_Y16_N7
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[9]">ZD1_E_src1[9]</A> = DFFEAS(<A HREF="#ZD1L802">ZD1L802</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L407 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~19 at LABCELL_X31_Y15_N30
<P><A NAME="ZD1L407">ZD1L407</A> = (!<A HREF="#ZD1_E_src1[9]">ZD1_E_src1[9]</A> & ((!<A HREF="#ZD1L792Q">ZD1L792Q</A> & (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & !<A HREF="#ZD1_E_src2[9]">ZD1_E_src2[9]</A>)) # (<A HREF="#ZD1L792Q">ZD1L792Q</A> & ((<A HREF="#ZD1_E_src2[9]">ZD1_E_src2[9]</A>))))) # (<A HREF="#ZD1_E_src1[9]">ZD1_E_src1[9]</A> & (!<A HREF="#ZD1L792Q">ZD1L792Q</A> $ (((!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>) # (!<A HREF="#ZD1_E_src2[9]">ZD1_E_src2[9]</A>)))));


<P> --ZD1L361 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~20 at LABCELL_X30_Y15_N42
<P><A NAME="ZD1L361">ZD1L361</A> = ( <A HREF="#ZD1L407">ZD1L407</A> & ( <A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ( <A HREF="#ZD1_E_shift_rot_result[9]">ZD1_E_shift_rot_result[9]</A> ) ) ) # ( !<A HREF="#ZD1L407">ZD1L407</A> & ( <A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ( <A HREF="#ZD1_E_shift_rot_result[9]">ZD1_E_shift_rot_result[9]</A> ) ) ) # ( <A HREF="#ZD1L407">ZD1L407</A> & ( !<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ( (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>) # (<A HREF="#ZD1L178">ZD1L178</A>) ) ) ) # ( !<A HREF="#ZD1L407">ZD1L407</A> & ( !<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ( (<A HREF="#ZD1L178">ZD1L178</A> & !<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>) ) ) );


<P> --ZD1_E_src1[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10] at FF_X37_Y14_N34
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[10]">ZD1_E_src1[10]</A> = DFFEAS(<A HREF="#ZD1L803">ZD1L803</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L408 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~20 at LABCELL_X31_Y15_N33
<P><A NAME="ZD1L408">ZD1L408</A> = (!<A HREF="#ZD1_E_src2[10]">ZD1_E_src2[10]</A> & ((!<A HREF="#ZD1L792Q">ZD1L792Q</A> & (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & !<A HREF="#ZD1_E_src1[10]">ZD1_E_src1[10]</A>)) # (<A HREF="#ZD1L792Q">ZD1L792Q</A> & ((<A HREF="#ZD1_E_src1[10]">ZD1_E_src1[10]</A>))))) # (<A HREF="#ZD1_E_src2[10]">ZD1_E_src2[10]</A> & (!<A HREF="#ZD1L792Q">ZD1L792Q</A> $ (((!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>) # (!<A HREF="#ZD1_E_src1[10]">ZD1_E_src1[10]</A>)))));


<P> --ZD1L362 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~21 at LABCELL_X30_Y15_N36
<P><A NAME="ZD1L362">ZD1L362</A> = ( <A HREF="#ZD1L458Q">ZD1L458Q</A> & ( ((!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ((<A HREF="#ZD1L182">ZD1L182</A>))) # (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & (<A HREF="#ZD1L408">ZD1L408</A>))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#ZD1L458Q">ZD1L458Q</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ((!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ((<A HREF="#ZD1L182">ZD1L182</A>))) # (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & (<A HREF="#ZD1L408">ZD1L408</A>)))) ) );


<P> --ZD1_E_src1[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11] at FF_X36_Y14_N19
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[11]">ZD1_E_src1[11]</A> = DFFEAS(<A HREF="#ZD1L804">ZD1L804</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L409 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~21 at LABCELL_X36_Y15_N9
<P><A NAME="ZD1L409">ZD1L409</A> = (!<A HREF="#ZD1_E_src2[11]">ZD1_E_src2[11]</A> & ((!<A HREF="#ZD1_E_src1[11]">ZD1_E_src1[11]</A> & (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & !<A HREF="#ZD1L792Q">ZD1L792Q</A>)) # (<A HREF="#ZD1_E_src1[11]">ZD1_E_src1[11]</A> & ((<A HREF="#ZD1L792Q">ZD1L792Q</A>))))) # (<A HREF="#ZD1_E_src2[11]">ZD1_E_src2[11]</A> & (!<A HREF="#ZD1L792Q">ZD1L792Q</A> $ (((!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>) # (!<A HREF="#ZD1_E_src1[11]">ZD1_E_src1[11]</A>)))));


<P> --ZD1L363 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~22 at LABCELL_X30_Y15_N57
<P><A NAME="ZD1L363">ZD1L363</A> = ( <A HREF="#ZD1_E_shift_rot_result[11]">ZD1_E_shift_rot_result[11]</A> & ( ((!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ((<A HREF="#ZD1L186">ZD1L186</A>))) # (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & (<A HREF="#ZD1L409">ZD1L409</A>))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[11]">ZD1_E_shift_rot_result[11]</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ((!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ((<A HREF="#ZD1L186">ZD1L186</A>))) # (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & (<A HREF="#ZD1L409">ZD1L409</A>)))) ) );


<P> --ZD1_E_src1[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12] at FF_X37_Y14_N2
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[12]">ZD1_E_src1[12]</A> = DFFEAS(<A HREF="#ZD1L805">ZD1L805</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L410 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~22 at LABCELL_X36_Y15_N30
<P><A NAME="ZD1L410">ZD1L410</A> = ( <A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & ( <A HREF="#ZD1_E_src2[12]">ZD1_E_src2[12]</A> & ( !<A HREF="#ZD1_E_src1[12]">ZD1_E_src1[12]</A> $ (!<A HREF="#ZD1L792Q">ZD1L792Q</A>) ) ) ) # ( !<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & ( <A HREF="#ZD1_E_src2[12]">ZD1_E_src2[12]</A> & ( <A HREF="#ZD1L792Q">ZD1L792Q</A> ) ) ) # ( <A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & ( !<A HREF="#ZD1_E_src2[12]">ZD1_E_src2[12]</A> & ( (<A HREF="#ZD1_E_src1[12]">ZD1_E_src1[12]</A> & <A HREF="#ZD1L792Q">ZD1L792Q</A>) ) ) ) # ( !<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & ( !<A HREF="#ZD1_E_src2[12]">ZD1_E_src2[12]</A> & ( !<A HREF="#ZD1_E_src1[12]">ZD1_E_src1[12]</A> $ (<A HREF="#ZD1L792Q">ZD1L792Q</A>) ) ) );


<P> --ZD1L364 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~23 at LABCELL_X30_Y15_N54
<P><A NAME="ZD1L364">ZD1L364</A> = ( <A HREF="#ZD1L410">ZD1L410</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (((<A HREF="#ZD1L190">ZD1L190</A>)) # (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (((<A HREF="#ZD1_E_shift_rot_result[12]">ZD1_E_shift_rot_result[12]</A>)))) ) ) # ( !<A HREF="#ZD1L410">ZD1L410</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ((<A HREF="#ZD1L190">ZD1L190</A>)))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (((<A HREF="#ZD1_E_shift_rot_result[12]">ZD1_E_shift_rot_result[12]</A>)))) ) );


<P> --ZD1_E_new_inst is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst at FF_X30_Y11_N11
<P> --register power-up is low

<P><A NAME="ZD1_E_new_inst">ZD1_E_new_inst</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_R_valid">ZD1_R_valid</A>,  ,  , VCC);


<P> --ZD1L1107 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0 at LABCELL_X30_Y11_N6
<P><A NAME="ZD1L1107">ZD1L1107</A> = (<A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A> & <A HREF="#ZD1_R_ctrl_st">ZD1_R_ctrl_st</A>);


<P> --AD1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0 at LABCELL_X22_Y9_N36
<P><A NAME="AD1L1">AD1L1</A> = ( !<A HREF="#AD1_write_accepted">AD1_write_accepted</A> & ( !<A HREF="#ZD1_d_read">ZD1_d_read</A> ) );


<P> --QC10_wait_latency_counter[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|wait_latency_counter[0] at FF_X22_Y10_N37
<P> --register power-up is low

<P><A NAME="QC10_wait_latency_counter[0]">QC10_wait_latency_counter[0]</A> = DFFEAS(<A HREF="#QC10L12">QC10L12</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC11_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[1] at FF_X22_Y10_N55
<P> --register power-up is low

<P><A NAME="PC11_mem_used[1]">PC11_mem_used[1]</A> = DFFEAS(<A HREF="#PC11L7">PC11L7</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC10L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_s1_agent|m0_write~0 at LABCELL_X22_Y10_N15
<P><A NAME="NC10L1">NC10L1</A> = ( !<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & ( (!<A HREF="#PC11_mem_used[1]">PC11_mem_used[1]</A> & <A HREF="#BD1L9">BD1L9</A>) ) );


<P> --QC10_wait_latency_counter[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|wait_latency_counter[1] at FF_X22_Y10_N41
<P> --register power-up is low

<P><A NAME="QC10_wait_latency_counter[1]">QC10_wait_latency_counter[1]</A> = DFFEAS(<A HREF="#QC10L13">QC10L13</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0 at LABCELL_X23_Y10_N24
<P><A NAME="TC1L10">TC1L10</A> = ( <A HREF="#ZC1L2">ZC1L2</A> & ( <A HREF="#NC10L1">NC10L1</A> & ( (!<A HREF="#QC10L11Q">QC10L11Q</A> & (<A HREF="#BC1_rst1">BC1_rst1</A> & (!<A HREF="#QC10_wait_latency_counter[0]">QC10_wait_latency_counter[0]</A> $ (!<A HREF="#AD1L14">AD1L14</A>)))) ) ) ) # ( !<A HREF="#ZC1L2">ZC1L2</A> & ( <A HREF="#NC10L1">NC10L1</A> & ( (!<A HREF="#QC10L11Q">QC10L11Q</A> & (<A HREF="#BC1_rst1">BC1_rst1</A> & <A HREF="#QC10_wait_latency_counter[0]">QC10_wait_latency_counter[0]</A>)) ) ) );


<P> --BD1L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~1 at LABCELL_X17_Y8_N27
<P><A NAME="BD1L11">BD1L11</A> = (!<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & <A HREF="#BD1L10">BD1L10</A>);


<P> --T1_s_serial_transfer.STATE_1_PRE_WRITE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_1_PRE_WRITE at FF_X21_Y8_N31
<P> --register power-up is low

<P><A NAME="T1_s_serial_transfer.STATE_1_PRE_WRITE">T1_s_serial_transfer.STATE_1_PRE_WRITE</A> = DFFEAS(<A HREF="#T1L123">T1L123</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --T1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Equal1~0 at LABCELL_X17_Y8_N9
<P><A NAME="T1L3">T1L3</A> = ( <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> ) );


<P> --T1L134 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|waitrequest~0 at MLABCELL_X21_Y8_N36
<P><A NAME="T1L134">T1L134</A> = ( !<A HREF="#T1_s_serial_transfer.STATE_1_PRE_WRITE">T1_s_serial_transfer.STATE_1_PRE_WRITE</A> & ( <A HREF="#AD1L14">AD1L14</A> & ( (<A HREF="#BD1L10">BD1L10</A> & (!<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & (<A HREF="#T1L3">T1L3</A> & <A HREF="#T1L40">T1L40</A>))) ) ) );


<P> --T1L135 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|waitrequest~1 at MLABCELL_X21_Y8_N39
<P><A NAME="T1L135">T1L135</A> = ( !<A HREF="#T1_s_serial_transfer.STATE_6_POST_READ">T1_s_serial_transfer.STATE_6_POST_READ</A> & ( <A HREF="#AD1L13">AD1L13</A> & ( (<A HREF="#BD1L10">BD1L10</A> & (!<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & (<A HREF="#T1L40">T1L40</A> & <A HREF="#T1L3">T1L3</A>))) ) ) );


<P> --NC10L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_s1_agent|m0_write~1 at LABCELL_X23_Y10_N33
<P><A NAME="NC10L2">NC10L2</A> = (<A HREF="#AD1L14">AD1L14</A> & <A HREF="#ZC1L2">ZC1L2</A>);


<P> --QC7_wait_latency_counter[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0] at FF_X23_Y10_N50
<P> --register power-up is low

<P><A NAME="QC7_wait_latency_counter[0]">QC7_wait_latency_counter[0]</A> = DFFEAS(<A HREF="#QC7L18">QC7L18</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC7_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1] at FF_X23_Y10_N55
<P> --register power-up is low

<P><A NAME="PC7_mem_used[1]">PC7_mem_used[1]</A> = DFFEAS(<A HREF="#PC7L7">PC7L7</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QC7_wait_latency_counter[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1] at FF_X23_Y10_N53
<P> --register power-up is low

<P><A NAME="QC7_wait_latency_counter[1]">QC7_wait_latency_counter[1]</A> = DFFEAS(<A HREF="#QC7L19">QC7L19</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QC7L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|read_latency_shift_reg~0 at LABCELL_X23_Y10_N36
<P><A NAME="QC7L13">QC7L13</A> = ( <A HREF="#BD1L9">BD1L9</A> & ( <A HREF="#QC7_wait_latency_counter[0]">QC7_wait_latency_counter[0]</A> & ( (!<A HREF="#NC10L2">NC10L2</A> & (!<A HREF="#PC7_mem_used[1]">PC7_mem_used[1]</A> & (!<A HREF="#QC7_wait_latency_counter[1]">QC7_wait_latency_counter[1]</A> & <A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A>))) ) ) ) # ( <A HREF="#BD1L9">BD1L9</A> & ( !<A HREF="#QC7_wait_latency_counter[0]">QC7_wait_latency_counter[0]</A> & ( (<A HREF="#NC10L2">NC10L2</A> & (!<A HREF="#PC7_mem_used[1]">PC7_mem_used[1]</A> & (!<A HREF="#QC7_wait_latency_counter[1]">QC7_wait_latency_counter[1]</A> & <A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A>))) ) ) );


<P> --TC1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0 at LABCELL_X22_Y9_N42
<P><A NAME="TC1L2">TC1L2</A> = ( <A HREF="#T1L135">T1L135</A> & ( <A HREF="#BD1L11">BD1L11</A> & ( (<A HREF="#QC7L13">QC7L13</A> & <A HREF="#BC1_rst1">BC1_rst1</A>) ) ) ) # ( !<A HREF="#T1L135">T1L135</A> & ( <A HREF="#BD1L11">BD1L11</A> & ( (!<A HREF="#QC7L13">QC7L13</A> & (((!<A HREF="#PC2_mem_used[1]">PC2_mem_used[1]</A> & !<A HREF="#T1L134">T1L134</A>)))) # (<A HREF="#QC7L13">QC7L13</A> & (((!<A HREF="#PC2_mem_used[1]">PC2_mem_used[1]</A> & !<A HREF="#T1L134">T1L134</A>)) # (<A HREF="#BC1_rst1">BC1_rst1</A>))) ) ) ) # ( <A HREF="#T1L135">T1L135</A> & ( !<A HREF="#BD1L11">BD1L11</A> & ( (<A HREF="#QC7L13">QC7L13</A> & <A HREF="#BC1_rst1">BC1_rst1</A>) ) ) ) # ( !<A HREF="#T1L135">T1L135</A> & ( !<A HREF="#BD1L11">BD1L11</A> & ( (<A HREF="#QC7L13">QC7L13</A> & <A HREF="#BC1_rst1">BC1_rst1</A>) ) ) );


<P> --PC4_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1] at FF_X24_Y11_N17
<P> --register power-up is low

<P><A NAME="PC4_mem_used[1]">PC4_mem_used[1]</A> = DFFEAS(<A HREF="#PC4L5">PC4L5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BD1L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0 at MLABCELL_X28_Y11_N27
<P><A NAME="BD1L14">BD1L14</A> = ( !<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( (!<A HREF="#AD1L12Q">AD1L12Q</A> & <A HREF="#ZD1_d_read">ZD1_d_read</A>) ) );


<P> --QC4_wait_latency_counter[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1] at FF_X24_Y11_N32
<P> --register power-up is low

<P><A NAME="QC4_wait_latency_counter[1]">QC4_wait_latency_counter[1]</A> = DFFEAS(<A HREF="#QC4L11">QC4L11</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QC4_wait_latency_counter[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0] at FF_X24_Y11_N14
<P> --register power-up is low

<P><A NAME="QC4_wait_latency_counter[0]">QC4_wait_latency_counter[0]</A> = DFFEAS(<A HREF="#QC4L12">QC4L12</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QC4L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_waitrequest_generated~0 at LABCELL_X24_Y11_N48
<P><A NAME="QC4L5">QC4L5</A> = ( <A HREF="#BD1L14">BD1L14</A> & ( <A HREF="#PC4_mem_used[1]">PC4_mem_used[1]</A> & ( (<A HREF="#QC4_wait_latency_counter[0]">QC4_wait_latency_counter[0]</A> & !<A HREF="#QC4_wait_latency_counter[1]">QC4_wait_latency_counter[1]</A>) ) ) ) # ( !<A HREF="#BD1L14">BD1L14</A> & ( <A HREF="#PC4_mem_used[1]">PC4_mem_used[1]</A> & ( (<A HREF="#QC4_wait_latency_counter[0]">QC4_wait_latency_counter[0]</A> & !<A HREF="#QC4_wait_latency_counter[1]">QC4_wait_latency_counter[1]</A>) ) ) ) # ( <A HREF="#BD1L14">BD1L14</A> & ( !<A HREF="#PC4_mem_used[1]">PC4_mem_used[1]</A> & ( (!<A HREF="#QC4_wait_latency_counter[1]">QC4_wait_latency_counter[1]</A> & (!<A HREF="#QC4_wait_latency_counter[0]">QC4_wait_latency_counter[0]</A> $ (((!<A HREF="#NC10L2">NC10L2</A>) # (!<A HREF="#BD1L13">BD1L13</A>))))) ) ) ) # ( !<A HREF="#BD1L14">BD1L14</A> & ( !<A HREF="#PC4_mem_used[1]">PC4_mem_used[1]</A> & ( (<A HREF="#QC4_wait_latency_counter[0]">QC4_wait_latency_counter[0]</A> & !<A HREF="#QC4_wait_latency_counter[1]">QC4_wait_latency_counter[1]</A>) ) ) );


<P> --TC1L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1 at LABCELL_X24_Y11_N18
<P><A NAME="TC1L11">TC1L11</A> = ( <A HREF="#BD1L13">BD1L13</A> & ( (<A HREF="#ZD1_d_read">ZD1_d_read</A> & (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#BC1_rst1">BC1_rst1</A> & !<A HREF="#AD1L12Q">AD1L12Q</A>))) ) );


<P> --PC3_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] at FF_X18_Y8_N25
<P> --register power-up is low

<P><A NAME="PC3_mem_used[1]">PC3_mem_used[1]</A> = DFFEAS(<A HREF="#PC3L5">PC3L5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --V1_av_waitrequest is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest at FF_X18_Y8_N56
<P> --register power-up is low

<P><A NAME="V1_av_waitrequest">V1_av_waitrequest</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#V1L64">V1L64</A>,  ,  , VCC);


<P> --TC1L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2 at LABCELL_X18_Y8_N36
<P><A NAME="TC1L12">TC1L12</A> = ( !<A HREF="#PC3L6Q">PC3L6Q</A> & ( (<A HREF="#V1_av_waitrequest">V1_av_waitrequest</A> & (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & <A HREF="#BD1L13">BD1L13</A>)) ) );


<P> --QC9_wait_latency_counter[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0] at FF_X27_Y13_N14
<P> --register power-up is low

<P><A NAME="QC9_wait_latency_counter[0]">QC9_wait_latency_counter[0]</A> = DFFEAS(<A HREF="#QC9L12">QC9L12</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC10_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1] at FF_X27_Y13_N44
<P> --register power-up is low

<P><A NAME="PC10_mem_used[1]">PC10_mem_used[1]</A> = DFFEAS(<A HREF="#PC10L5">PC10L5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QC9_wait_latency_counter[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1] at FF_X27_Y13_N2
<P> --register power-up is low

<P><A NAME="QC9_wait_latency_counter[1]">QC9_wait_latency_counter[1]</A> = DFFEAS(<A HREF="#QC9L13">QC9L13</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3 at LABCELL_X27_Y13_N54
<P><A NAME="TC1L13">TC1L13</A> = ( <A HREF="#BD1L8">BD1L8</A> & ( <A HREF="#BC1_rst1">BC1_rst1</A> & ( (!<A HREF="#PC10_mem_used[1]">PC10_mem_used[1]</A> & (!<A HREF="#QC9_wait_latency_counter[1]">QC9_wait_latency_counter[1]</A> & (!<A HREF="#NC10L2">NC10L2</A> $ (!<A HREF="#QC9_wait_latency_counter[0]">QC9_wait_latency_counter[0]</A>)))) ) ) );


<P> --ND1_top_priority_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X28_Y13_N38
<P> --register power-up is low

<P><A NAME="ND1_top_priority_reg[0]">ND1_top_priority_reg[0]</A> = DFFEAS(<A HREF="#ND1L8">ND1L8</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ND1_top_priority_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X28_Y13_N55
<P> --register power-up is low

<P><A NAME="ND1_top_priority_reg[1]">ND1_top_priority_reg[1]</A> = DFFEAS(<A HREF="#ND1L9">ND1L9</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --CD1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0 at MLABCELL_X34_Y15_N36
<P><A NAME="CD1L1">CD1L1</A> = ( !<A HREF="#ZD1_F_pc[23]">ZD1_F_pc[23]</A> & ( (!<A HREF="#ZD1_F_pc[10]">ZD1_F_pc[10]</A> & (!<A HREF="#ZD1_F_pc[12]">ZD1_F_pc[12]</A> & <A HREF="#ZD1_F_pc[9]">ZD1_F_pc[9]</A>)) ) );


<P> --ZD1_F_pc[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[24] at FF_X34_Y15_N2
<P> --register power-up is low

<P><A NAME="ZD1_F_pc[24]">ZD1_F_pc[24]</A> = DFFEAS(<A HREF="#ZD1L748">ZD1L748</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>,  ,  ,  ,  );


<P> --ZD1_F_pc[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[14] at FF_X34_Y15_N5
<P> --register power-up is low

<P><A NAME="ZD1_F_pc[14]">ZD1_F_pc[14]</A> = DFFEAS(<A HREF="#ZD1L738">ZD1L738</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>,  ,  ,  ,  );


<P> --CD1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~1 at LABCELL_X33_Y15_N48
<P><A NAME="CD1L2">CD1L2</A> = ( !<A HREF="#ZD1_F_pc[24]">ZD1_F_pc[24]</A> & ( !<A HREF="#ZD1_F_pc[21]">ZD1_F_pc[21]</A> & ( (<A HREF="#ZD1_F_pc[14]">ZD1_F_pc[14]</A> & (!<A HREF="#ZD1_F_pc[20]">ZD1_F_pc[20]</A> & (!<A HREF="#ZD1_F_pc[22]">ZD1_F_pc[22]</A> & !<A HREF="#ZD1_F_pc[19]">ZD1_F_pc[19]</A>))) ) ) );


<P> --CD1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~2 at LABCELL_X33_Y15_N54
<P><A NAME="CD1L3">CD1L3</A> = ( !<A HREF="#ZD1_F_pc[13]">ZD1_F_pc[13]</A> & ( !<A HREF="#ZD1_F_pc[16]">ZD1_F_pc[16]</A> & ( (!<A HREF="#ZD1_F_pc[18]">ZD1_F_pc[18]</A> & (!<A HREF="#ZD1_F_pc[11]">ZD1_F_pc[11]</A> & (!<A HREF="#ZD1_F_pc[17]">ZD1_F_pc[17]</A> & <A HREF="#ZD1_F_pc[15]">ZD1_F_pc[15]</A>))) ) ) );


<P> --ZD1_i_read is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read at FF_X27_Y11_N1
<P> --register power-up is low

<P><A NAME="ZD1_i_read">ZD1_i_read</A> = DFFEAS(<A HREF="#ZD1L1165">ZD1L1165</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AD2_read_accepted is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted at FF_X27_Y13_N50
<P> --register power-up is low

<P><A NAME="AD2_read_accepted">AD2_read_accepted</A> = DFFEAS(<A HREF="#AD2L7">AD2L7</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --WC1L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~0 at LABCELL_X27_Y13_N3
<P><A NAME="WC1L16">WC1L16</A> = ( !<A HREF="#AD2_read_accepted">AD2_read_accepted</A> & ( (!<A HREF="#ZD1_i_read">ZD1_i_read</A> & <A HREF="#BC1_rst1">BC1_rst1</A>) ) );


<P> --ND1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~0 at MLABCELL_X28_Y13_N48
<P><A NAME="ND1L2">ND1L2</A> = ( <A HREF="#ND1L7Q">ND1L7Q</A> & ( <A HREF="#CD1L3">CD1L3</A> & ( (<A HREF="#CD1L1">CD1L1</A> & (<A HREF="#WC1L16">WC1L16</A> & (<A HREF="#ND1_top_priority_reg[0]">ND1_top_priority_reg[0]</A> & <A HREF="#CD1L2">CD1L2</A>))) ) ) ) # ( !<A HREF="#ND1L7Q">ND1L7Q</A> & ( <A HREF="#CD1L3">CD1L3</A> & ( <A HREF="#ND1_top_priority_reg[0]">ND1_top_priority_reg[0]</A> ) ) ) # ( !<A HREF="#ND1L7Q">ND1L7Q</A> & ( !<A HREF="#CD1L3">CD1L3</A> & ( <A HREF="#ND1_top_priority_reg[0]">ND1_top_priority_reg[0]</A> ) ) );


<P> --ZC1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|always2~0 at LABCELL_X27_Y11_N54
<P><A NAME="ZC1L1">ZC1L1</A> = ( <A HREF="#ZD1L1158Q">ZD1L1158Q</A> & ( (!<A HREF="#AD1_write_accepted">AD1_write_accepted</A>) # ((!<A HREF="#AD1_read_accepted">AD1_read_accepted</A> & <A HREF="#ZD1_d_read">ZD1_d_read</A>)) ) ) # ( !<A HREF="#ZD1L1158Q">ZD1L1158Q</A> & ( (!<A HREF="#AD1_read_accepted">AD1_read_accepted</A> & <A HREF="#ZD1_d_read">ZD1_d_read</A>) ) );


<P> --SE1_waitrequest is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest at FF_X22_Y13_N28
<P> --register power-up is low

<P><A NAME="SE1_waitrequest">SE1_waitrequest</A> = DFFEAS(<A HREF="#SE1L190">SE1L190</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PC5_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] at FF_X22_Y13_N20
<P> --register power-up is low

<P><A NAME="PC5_mem_used[1]">PC5_mem_used[1]</A> = DFFEAS(<A HREF="#PC5L11">PC5L11</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~4 at LABCELL_X22_Y13_N15
<P><A NAME="TC1L14">TC1L14</A> = ( <A HREF="#BC1_rst1">BC1_rst1</A> & ( !<A HREF="#SE1_waitrequest">SE1_waitrequest</A> & ( !<A HREF="#PC5_mem_used[1]">PC5_mem_used[1]</A> ) ) );


<P> --TC1L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~5 at MLABCELL_X28_Y13_N18
<P><A NAME="TC1L15">TC1L15</A> = ( <A HREF="#BD1L2">BD1L2</A> & ( <A HREF="#BD1L5">BD1L5</A> & ( (<A HREF="#BD1L4">BD1L4</A> & (<A HREF="#BD1L1">BD1L1</A> & (<A HREF="#ZC1L1">ZC1L1</A> & <A HREF="#TC1L14">TC1L14</A>))) ) ) );


<P> --TC1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1 at LABCELL_X23_Y12_N3
<P><A NAME="TC1L3">TC1L3</A> = ( <A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & ( <A HREF="#BD1L10">BD1L10</A> & ( (!<A HREF="#TC1L15">TC1L15</A> & (<A HREF="#BC1_rst1">BC1_rst1</A> & ((!<A HREF="#PC1_mem_used[1]">PC1_mem_used[1]</A>)))) # (<A HREF="#TC1L15">TC1L15</A> & ((!<A HREF="#ND1L2">ND1L2</A>) # ((<A HREF="#BC1_rst1">BC1_rst1</A> & !<A HREF="#PC1_mem_used[1]">PC1_mem_used[1]</A>)))) ) ) ) # ( !<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & ( <A HREF="#BD1L10">BD1L10</A> & ( (<A HREF="#TC1L15">TC1L15</A> & !<A HREF="#ND1L2">ND1L2</A>) ) ) ) # ( <A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & ( !<A HREF="#BD1L10">BD1L10</A> & ( (<A HREF="#TC1L15">TC1L15</A> & !<A HREF="#ND1L2">ND1L2</A>) ) ) ) # ( !<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & ( !<A HREF="#BD1L10">BD1L10</A> & ( (<A HREF="#TC1L15">TC1L15</A> & !<A HREF="#ND1L2">ND1L2</A>) ) ) );


<P> --TC1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~2 at LABCELL_X24_Y11_N36
<P><A NAME="TC1L4">TC1L4</A> = ( !<A HREF="#TC1L3">TC1L3</A> & ( <A HREF="#TC1L11">TC1L11</A> & ( (!<A HREF="#TC1L12">TC1L12</A> & (!<A HREF="#TC1L13">TC1L13</A> & ((!<A HREF="#QC4L5">QC4L5</A>) # (<A HREF="#PC4_mem_used[1]">PC4_mem_used[1]</A>)))) ) ) ) # ( !<A HREF="#TC1L3">TC1L3</A> & ( !<A HREF="#TC1L11">TC1L11</A> & ( (!<A HREF="#TC1L12">TC1L12</A> & !<A HREF="#TC1L13">TC1L13</A>) ) ) );


<P> --YC2_count[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|count[0] at FF_X27_Y8_N25
<P> --register power-up is low

<P><A NAME="YC2_count[0]">YC2_count[0]</A> = DFFEAS(<A HREF="#YC2L49">YC2L49</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ND2_top_priority_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X24_Y13_N37
<P> --register power-up is low

<P><A NAME="ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A> = DFFEAS(<A HREF="#ND2L6">ND2L6</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ND2_top_priority_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X24_Y13_N40
<P> --register power-up is low

<P><A NAME="ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> = DFFEAS(<A HREF="#ND2L7">ND2L7</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ND2L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|grant[0]~0 at MLABCELL_X28_Y13_N24
<P><A NAME="ND2L2">ND2L2</A> = ( <A HREF="#CD1L3">CD1L3</A> & ( <A HREF="#CD1L1">CD1L1</A> & ( (!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # ((<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & ((!<A HREF="#WC1L16">WC1L16</A>) # (<A HREF="#CD1L2">CD1L2</A>)))) ) ) ) # ( !<A HREF="#CD1L3">CD1L3</A> & ( <A HREF="#CD1L1">CD1L1</A> & ( (!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # ((<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & !<A HREF="#WC1L16">WC1L16</A>)) ) ) ) # ( <A HREF="#CD1L3">CD1L3</A> & ( !<A HREF="#CD1L1">CD1L1</A> & ( (!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # ((<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & !<A HREF="#WC1L16">WC1L16</A>)) ) ) ) # ( !<A HREF="#CD1L3">CD1L3</A> & ( !<A HREF="#CD1L1">CD1L1</A> & ( (!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # ((<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & !<A HREF="#WC1L16">WC1L16</A>)) ) ) );


<P> --PC6_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1] at FF_X24_Y13_N46
<P> --register power-up is low

<P><A NAME="PC6_mem_used[1]">PC6_mem_used[1]</A> = DFFEAS(<A HREF="#PC6L11">PC6L11</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QC6L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|read_latency_shift_reg~0 at LABCELL_X24_Y13_N27
<P><A NAME="QC6L3">QC6L3</A> = (<A HREF="#BC1_rst1">BC1_rst1</A> & !<A HREF="#PC6_mem_used[1]">PC6_mem_used[1]</A>);


<P> --TC1L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~6 at LABCELL_X27_Y10_N57
<P><A NAME="TC1L16">TC1L16</A> = (<A HREF="#QC6L3">QC6L3</A> & <A HREF="#ZC1L1">ZC1L1</A>);


<P> --PC9_out_valid is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_valid at FF_X23_Y8_N20
<P> --register power-up is low

<P><A NAME="PC9_out_valid">PC9_out_valid</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A>, <A HREF="#PC9L10Q">PC9L10Q</A>,  ,  , VCC);


<P> --PC8_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0] at FF_X23_Y8_N49
<P> --register power-up is low

<P><A NAME="PC8_mem_used[0]">PC8_mem_used[0]</A> = DFFEAS(<A HREF="#PC8L77">PC8L77</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC8_rp_valid is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|rp_valid at LABCELL_X23_Y8_N54
<P><A NAME="NC8_rp_valid">NC8_rp_valid</A> = ((<A HREF="#PC8_mem_used[0]">PC8_mem_used[0]</A> & <A HREF="#PC8_mem[0][87]">PC8_mem[0][87]</A>)) # (<A HREF="#PC9_out_valid">PC9_out_valid</A>);


<P> --KD8L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0 at LABCELL_X23_Y8_N24
<P><A NAME="KD8L15">KD8L15</A> = ( <A HREF="#PC8_mem[0][19]">PC8_mem[0][19]</A> & ( <A HREF="#PC9_out_valid">PC9_out_valid</A> & ( (!<A HREF="#KD8_burst_uncompress_address_base[1]">KD8_burst_uncompress_address_base[1]</A> & (!<A HREF="#PC8_mem_used[0]">PC8_mem_used[0]</A> & !<A HREF="#KD8_burst_uncompress_address_offset[1]">KD8_burst_uncompress_address_offset[1]</A>)) ) ) ) # ( !<A HREF="#PC8_mem[0][19]">PC8_mem[0][19]</A> & ( <A HREF="#PC9_out_valid">PC9_out_valid</A> & ( ((!<A HREF="#KD8_burst_uncompress_address_base[1]">KD8_burst_uncompress_address_base[1]</A> & !<A HREF="#KD8_burst_uncompress_address_offset[1]">KD8_burst_uncompress_address_offset[1]</A>)) # (<A HREF="#PC8_mem_used[0]">PC8_mem_used[0]</A>) ) ) ) # ( <A HREF="#PC8_mem[0][19]">PC8_mem[0][19]</A> & ( !<A HREF="#PC9_out_valid">PC9_out_valid</A> & ( (!<A HREF="#KD8_burst_uncompress_address_base[1]">KD8_burst_uncompress_address_base[1]</A> & (!<A HREF="#KD8_burst_uncompress_address_offset[1]">KD8_burst_uncompress_address_offset[1]</A> & ((!<A HREF="#PC8_mem_used[0]">PC8_mem_used[0]</A>) # (!<A HREF="#PC8_mem[0][87]">PC8_mem[0][87]</A>)))) ) ) ) # ( !<A HREF="#PC8_mem[0][19]">PC8_mem[0][19]</A> & ( !<A HREF="#PC9_out_valid">PC9_out_valid</A> & ( (!<A HREF="#KD8_burst_uncompress_address_base[1]">KD8_burst_uncompress_address_base[1]</A> & ((!<A HREF="#KD8_burst_uncompress_address_offset[1]">KD8_burst_uncompress_address_offset[1]</A>) # ((<A HREF="#PC8_mem_used[0]">PC8_mem_used[0]</A> & <A HREF="#PC8_mem[0][87]">PC8_mem[0][87]</A>)))) # (<A HREF="#KD8_burst_uncompress_address_base[1]">KD8_burst_uncompress_address_base[1]</A> & (<A HREF="#PC8_mem_used[0]">PC8_mem_used[0]</A> & (<A HREF="#PC8_mem[0][87]">PC8_mem[0][87]</A>))) ) ) );


<P> --PC8_mem[0][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][52] at FF_X23_Y8_N14
<P> --register power-up is low

<P><A NAME="PC8_mem[0][52]">PC8_mem[0][52]</A> = DFFEAS(<A HREF="#PC8L12">PC8L12</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|always10~0 at LABCELL_X23_Y8_N9
<P><A NAME="YC1L1">YC1L1</A> = ( !<A HREF="#PC8_mem[0][88]">PC8_mem[0][88]</A> & ( <A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> ) );


<P> --QC6_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|read_latency_shift_reg[0] at FF_X24_Y13_N32
<P> --register power-up is low

<P><A NAME="QC6_read_latency_shift_reg[0]">QC6_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#QC6L4">QC6L4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC6_mem[0][84] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][84] at FF_X24_Y13_N2
<P> --register power-up is low

<P><A NAME="PC6_mem[0][84]">PC6_mem[0][84]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC6L12">PC6L12</A>, <A HREF="#PC6L13">PC6L13</A>,  ,  , VCC);


<P> --PC6_mem[0][66] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][66] at FF_X24_Y13_N5
<P> --register power-up is low

<P><A NAME="PC6_mem[0][66]">PC6_mem[0][66]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC6L12">PC6L12</A>, <A HREF="#PC6L14">PC6L14</A>,  ,  , VCC);


<P> --UC3L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_005|src0_valid~0 at LABCELL_X24_Y13_N0
<P><A NAME="UC3L1">UC3L1</A> = (<A HREF="#QC6_read_latency_shift_reg[0]">QC6_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC6_mem[0][66]">PC6_mem[0][66]</A>) # (!<A HREF="#PC6_mem[0][84]">PC6_mem[0][84]</A>)));


<P> --QC2_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|read_latency_shift_reg[0] at FF_X22_Y9_N52
<P> --register power-up is low

<P><A NAME="QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#QC2L3">QC2L3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QC1_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|read_latency_shift_reg[0] at FF_X31_Y11_N25
<P> --register power-up is low

<P><A NAME="QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#QC1L5">QC1L5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QC3_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] at FF_X18_Y8_N11
<P> --register power-up is low

<P><A NAME="QC3_read_latency_shift_reg[0]">QC3_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#QC3L36">QC3L36</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QC4_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0] at FF_X24_Y11_N56
<P> --register power-up is low

<P><A NAME="QC4_read_latency_shift_reg[0]">QC4_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#TC1L17">TC1L17</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QC7_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|read_latency_shift_reg[0] at FF_X22_Y9_N16
<P> --register power-up is low

<P><A NAME="QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#QC7L14">QC7L14</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QC9_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg[0] at FF_X27_Y13_N23
<P> --register power-up is low

<P><A NAME="QC9_read_latency_shift_reg[0]">QC9_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#QC9L8">QC9L8</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --HD1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0 at MLABCELL_X25_Y11_N6
<P><A NAME="HD1L2">HD1L2</A> = ( !<A HREF="#QC4_read_latency_shift_reg[0]">QC4_read_latency_shift_reg[0]</A> & ( !<A HREF="#QC9L7Q">QC9L7Q</A> & ( (!<A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A> & (!<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A> & (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & !<A HREF="#QC3L35Q">QC3L35Q</A>))) ) ) );


<P> --QC10_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|read_latency_shift_reg[0] at FF_X24_Y11_N5
<P> --register power-up is low

<P><A NAME="QC10_read_latency_shift_reg[0]">QC10_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#QC10L7">QC10L7</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QC5_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] at FF_X22_Y13_N44
<P> --register power-up is low

<P><A NAME="QC5_read_latency_shift_reg[0]">QC5_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#QC5L46">QC5L46</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC5_mem[0][84] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][84] at FF_X22_Y13_N53
<P> --register power-up is low

<P><A NAME="PC5_mem[0][84]">PC5_mem[0][84]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC5L12">PC5L12</A>, <A HREF="#PC5L14">PC5L14</A>,  ,  , VCC);


<P> --PC5_mem[0][66] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66] at FF_X22_Y13_N50
<P> --register power-up is low

<P><A NAME="PC5_mem[0][66]">PC5_mem[0][66]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC5L12">PC5L12</A>, <A HREF="#PC5L15">PC5L15</A>,  ,  , VCC);


<P> --UC2L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src0_valid~0 at LABCELL_X22_Y13_N51
<P><A NAME="UC2L1">UC2L1</A> = (<A HREF="#QC5_read_latency_shift_reg[0]">QC5_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC5_mem[0][66]">PC5_mem[0][66]</A>) # (!<A HREF="#PC5_mem[0][84]">PC5_mem[0][84]</A>)));


<P> --HD1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~1 at LABCELL_X24_Y10_N24
<P><A NAME="HD1L3">HD1L3</A> = ( !<A HREF="#QC10L5Q">QC10L5Q</A> & ( !<A HREF="#UC2L1">UC2L1</A> ) );


<P> --HD1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~2 at LABCELL_X29_Y11_N3
<P><A NAME="HD1L4">HD1L4</A> = ( <A HREF="#HD1L3">HD1L3</A> & ( (!<A HREF="#UC3L1">UC3L1</A> & <A HREF="#HD1L2">HD1L2</A>) ) );


<P> --AD1_end_begintransfer is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer at FF_X27_Y11_N20
<P> --register power-up is low

<P><A NAME="AD1_end_begintransfer">AD1_end_begintransfer</A> = DFFEAS(<A HREF="#AD1L7">AD1L7</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AD1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1 at LABCELL_X27_Y11_N39
<P><A NAME="AD1L2">AD1L2</A> = ( <A HREF="#AD1_end_begintransfer">AD1_end_begintransfer</A> & ( (!<A HREF="#ZD1_d_read">ZD1_d_read</A> & ((!<A HREF="#ZD1L1158Q">ZD1L1158Q</A>) # ((!<A HREF="#BC1_rst1">BC1_rst1</A> & !<A HREF="#AD1_write_accepted">AD1_write_accepted</A>)))) ) ) # ( !<A HREF="#AD1_end_begintransfer">AD1_end_begintransfer</A> & ( (!<A HREF="#ZD1_d_read">ZD1_d_read</A> & ((!<A HREF="#ZD1L1158Q">ZD1L1158Q</A>) # (!<A HREF="#AD1_write_accepted">AD1_write_accepted</A>))) ) );


<P> --AD1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~2 at LABCELL_X29_Y11_N18
<P><A NAME="AD1L3">AD1L3</A> = ( <A HREF="#ZD1_d_read">ZD1_d_read</A> & ( !<A HREF="#AD1L2">AD1L2</A> & ( (!<A HREF="#HD1L4">HD1L4</A>) # ((<A HREF="#NC8_rp_valid">NC8_rp_valid</A> & ((!<A HREF="#YC1L1">YC1L1</A>) # (!<A HREF="#KD8L15">KD8L15</A>)))) ) ) ) # ( !<A HREF="#ZD1_d_read">ZD1_d_read</A> & ( !<A HREF="#AD1L2">AD1L2</A> ) );


<P> --AD1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~3 at LABCELL_X27_Y11_N48
<P><A NAME="AD1L4">AD1L4</A> = ( <A HREF="#TC1L4">TC1L4</A> & ( <A HREF="#AD1L3">AD1L3</A> & ( ((!<A HREF="#AD1L1">AD1L1</A>) # ((<A HREF="#TC1L2">TC1L2</A>) # (<A HREF="#TC1L6">TC1L6</A>))) # (<A HREF="#TC1L10">TC1L10</A>) ) ) ) # ( !<A HREF="#TC1L4">TC1L4</A> & ( <A HREF="#AD1L3">AD1L3</A> ) );


<P> --ZD1_E_st_stall is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall at LABCELL_X30_Y11_N21
<P><A NAME="ZD1_E_st_stall">ZD1_E_st_stall</A> = ((!<A HREF="#AD1L4">AD1L4</A> & <A HREF="#ZD1_d_write">ZD1_d_write</A>)) # (<A HREF="#ZD1L1107">ZD1L1107</A>);


<P> --TC1_WideOr0 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0 at LABCELL_X27_Y11_N30
<P><A NAME="TC1_WideOr0">TC1_WideOr0</A> = (!<A HREF="#TC1L10">TC1L10</A> & (!<A HREF="#TC1L2">TC1L2</A> & (!<A HREF="#TC1L6">TC1L6</A> & <A HREF="#TC1L4">TC1L4</A>)));


<P> --AD1L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0 at LABCELL_X27_Y11_N36
<P><A NAME="AD1L16">AD1L16</A> = ( <A HREF="#TC1_WideOr0">TC1_WideOr0</A> & ( (!<A HREF="#AD1L4">AD1L4</A> & <A HREF="#AD1_write_accepted">AD1_write_accepted</A>) ) ) # ( !<A HREF="#TC1_WideOr0">TC1_WideOr0</A> & ( (!<A HREF="#AD1L4">AD1L4</A> & (((<A HREF="#BC1_rst1">BC1_rst1</A> & <A HREF="#ZD1L1158Q">ZD1L1158Q</A>)) # (<A HREF="#AD1_write_accepted">AD1_write_accepted</A>))) ) );


<P> --PC2_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[0] at FF_X22_Y9_N20
<P> --register power-up is low

<P><A NAME="PC2_mem_used[0]">PC2_mem_used[0]</A> = DFFEAS(<A HREF="#PC2L4">PC2L4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC2L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X22_Y9_N27
<P><A NAME="PC2L6">PC2L6</A> = ( <A HREF="#PC2_mem_used[0]">PC2_mem_used[0]</A> & ( (<A HREF="#PC2_mem_used[1]">PC2_mem_used[1]</A> & !<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A>) ) ) # ( !<A HREF="#PC2_mem_used[0]">PC2_mem_used[0]</A> & ( <A HREF="#PC2_mem_used[1]">PC2_mem_used[1]</A> ) );


<P> --QC1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|read_latency_shift_reg~0 at LABCELL_X22_Y9_N33
<P><A NAME="QC1L3">QC1L3</A> = ( !<A HREF="#AD1L12Q">AD1L12Q</A> & ( <A HREF="#BC1_rst1">BC1_rst1</A> & ( <A HREF="#ZD1_d_read">ZD1_d_read</A> ) ) );


<P> --PC2L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X22_Y9_N12
<P><A NAME="PC2L7">PC2L7</A> = (<A HREF="#QC1L3">QC1L3</A> & (<A HREF="#PC2_mem_used[0]">PC2_mem_used[0]</A> & !<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A>));


<P> --PC2L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]~2 at LABCELL_X22_Y9_N48
<P><A NAME="PC2L8">PC2L8</A> = ( <A HREF="#PC2L7">PC2L7</A> & ( ((<A HREF="#BD1L11">BD1L11</A> & (!<A HREF="#T1L134">T1L134</A> & !<A HREF="#T1L135">T1L135</A>))) # (<A HREF="#PC2L6">PC2L6</A>) ) ) # ( !<A HREF="#PC2L7">PC2L7</A> & ( <A HREF="#PC2L6">PC2L6</A> ) );


<P> --HD1_WideOr1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1 at LABCELL_X29_Y11_N36
<P><A NAME="HD1_WideOr1">HD1_WideOr1</A> = ( <A HREF="#NC8_rp_valid">NC8_rp_valid</A> & ( <A HREF="#HD1L3">HD1L3</A> & ( (!<A HREF="#UC3L1">UC3L1</A> & (<A HREF="#HD1L2">HD1L2</A> & (<A HREF="#YC1L1">YC1L1</A> & <A HREF="#KD8L15">KD8L15</A>))) ) ) ) # ( !<A HREF="#NC8_rp_valid">NC8_rp_valid</A> & ( <A HREF="#HD1L3">HD1L3</A> & ( (!<A HREF="#UC3L1">UC3L1</A> & <A HREF="#HD1L2">HD1L2</A>) ) ) );


<P> --AD1L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0 at LABCELL_X24_Y11_N9
<P><A NAME="AD1L9">AD1L9</A> = ( <A HREF="#HD1_WideOr1">HD1_WideOr1</A> & ( <A HREF="#ZD1_d_read">ZD1_d_read</A> ) );


<P> --ZD1_R_ctrl_ld is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld at FF_X31_Y9_N44
<P> --register power-up is low

<P><A NAME="ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> = DFFEAS(<A HREF="#ZD1L273">ZD1L273</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_d_read_nxt is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt at LABCELL_X29_Y11_N57
<P><A NAME="ZD1_d_read_nxt">ZD1_d_read_nxt</A> = ( <A HREF="#AD1L9">AD1L9</A> ) # ( !<A HREF="#AD1L9">AD1L9</A> & ( (<A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A> & <A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) ) );


<P> --BD1L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1 at LABCELL_X24_Y11_N21
<P><A NAME="BD1L15">BD1L15</A> = ( <A HREF="#BD1L13">BD1L13</A> & ( (<A HREF="#ZD1_d_read">ZD1_d_read</A> & (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & !<A HREF="#AD1L12Q">AD1L12Q</A>)) ) );


<P> --TC1L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~7 at LABCELL_X24_Y11_N54
<P><A NAME="TC1L17">TC1L17</A> = ( <A HREF="#BD1L15">BD1L15</A> & ( !<A HREF="#QC4_wait_latency_counter[1]">QC4_wait_latency_counter[1]</A> & ( (!<A HREF="#PC4_mem_used[1]">PC4_mem_used[1]</A> & (<A HREF="#BC1_rst1">BC1_rst1</A> & (!<A HREF="#NC10L2">NC10L2</A> $ (!<A HREF="#QC4_wait_latency_counter[0]">QC4_wait_latency_counter[0]</A>)))) ) ) );


<P> --BD1L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[7]~2 at LABCELL_X27_Y8_N30
<P><A NAME="BD1L18">BD1L18</A> = ( !<A HREF="#NC8L4">NC8L4</A> & ( !<A HREF="#BD1L3">BD1L3</A> & ( (!<A HREF="#PC8_mem_used[7]">PC8_mem_used[7]</A> & (!<A HREF="#BD1L17">BD1L17</A> & (!<A HREF="#BD1L16">BD1L16</A> & <A HREF="#YC2_count[0]">YC2_count[0]</A>))) ) ) );


<P> --TC1L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~8 at LABCELL_X40_Y10_N42
<P><A NAME="TC1L18">TC1L18</A> = ( <A HREF="#ND2L2">ND2L2</A> & ( (<A HREF="#BD1L3">BD1L3</A> & (!<A HREF="#BD1L17">BD1L17</A> & (!<A HREF="#BD1L16">BD1L16</A> & <A HREF="#TC1L16">TC1L16</A>))) ) );


<P> --TC1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~3 at LABCELL_X24_Y11_N24
<P><A NAME="TC1L5">TC1L5</A> = ( !<A HREF="#TC1L17">TC1L17</A> & ( !<A HREF="#TC1L12">TC1L12</A> & ( (!<A HREF="#TC1L3">TC1L3</A> & (!<A HREF="#TC1L18">TC1L18</A> & (!<A HREF="#TC1L13">TC1L13</A> & !<A HREF="#BD1L18">BD1L18</A>))) ) ) );


<P> --AD1L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~1 at LABCELL_X27_Y11_N15
<P><A NAME="AD1L10">AD1L10</A> = ( <A HREF="#HD1_WideOr1">HD1_WideOr1</A> & ( <A HREF="#AD1L12Q">AD1L12Q</A> ) );


<P> --AD1L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~2 at LABCELL_X27_Y11_N24
<P><A NAME="AD1L11">AD1L11</A> = ( <A HREF="#TC1L5">TC1L5</A> & ( <A HREF="#AD1L10">AD1L10</A> ) ) # ( !<A HREF="#TC1L5">TC1L5</A> & ( <A HREF="#AD1L10">AD1L10</A> ) ) # ( <A HREF="#TC1L5">TC1L5</A> & ( !<A HREF="#AD1L10">AD1L10</A> & ( (<A HREF="#AD1L9">AD1L9</A> & (<A HREF="#BC1_rst1">BC1_rst1</A> & ((<A HREF="#TC1L2">TC1L2</A>) # (<A HREF="#TC1L10">TC1L10</A>)))) ) ) ) # ( !<A HREF="#TC1L5">TC1L5</A> & ( !<A HREF="#AD1L10">AD1L10</A> & ( (<A HREF="#AD1L9">AD1L9</A> & <A HREF="#BC1_rst1">BC1_rst1</A>) ) ) );


<P> --ZD1_D_iw[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4] at FF_X25_Y11_N49
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[4]">ZD1_D_iw[4]</A> = DFFEAS(<A HREF="#ZD1L661">ZD1L661</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  ,  ,  );


<P> --ZD1_D_iw[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1] at FF_X25_Y11_N19
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[1]">ZD1_D_iw[1]</A> = DFFEAS(<A HREF="#ZD1L658">ZD1L658</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  ,  ,  );


<P> --ZD1_D_iw[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3] at FF_X29_Y10_N13
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[3]">ZD1_D_iw[3]</A> = DFFEAS(<A HREF="#ZD1L660">ZD1L660</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  ,  ,  );


<P> --ZD1L277 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0 at LABCELL_X31_Y9_N36
<P><A NAME="ZD1L277">ZD1L277</A> = ( <A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & ( (!<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & ((<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A>) # (<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A>))) ) );


<P> --ZD1L278 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1 at LABCELL_X31_Y9_N39
<P><A NAME="ZD1L278">ZD1L278</A> = ( <A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> ) # ( !<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & ( !<A HREF="#ZD1L277">ZD1L277</A> ) );


<P> --ZD1L279 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0 at LABCELL_X31_Y9_N9
<P><A NAME="ZD1L279">ZD1L279</A> = ( <A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & ( <A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & ( <A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> ) ) ) # ( !<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & ( <A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & ( (<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & <A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A>) ) ) );


<P> --ZD1L280 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1 at LABCELL_X29_Y11_N9
<P><A NAME="ZD1L280">ZD1L280</A> = ( <A HREF="#ZD1L279">ZD1L279</A> & ( !<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> ) );


<P> --ZD1L433 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0 at MLABCELL_X28_Y15_N45
<P><A NAME="ZD1L433">ZD1L433</A> = ( <A HREF="#ZD1L198">ZD1L198</A> & ( !<A HREF="#ZD1L280">ZD1L280</A> $ (!<A HREF="#ZD1L278">ZD1L278</A>) ) ) # ( !<A HREF="#ZD1L198">ZD1L198</A> & ( (!<A HREF="#ZD1L194">ZD1L194</A>) # ((<A HREF="#ZD1L278">ZD1L278</A>) # (<A HREF="#ZD1L280">ZD1L280</A>)) ) );


<P> --ZD1_E_src1[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2] at FF_X33_Y16_N10
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[2]">ZD1_E_src1[2]</A> = DFFEAS(<A HREF="#ZD1L795">ZD1L795</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_E_src2[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2] at FF_X37_Y12_N37
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[2]">ZD1_E_src2[2]</A> = DFFEAS(<A HREF="#ZD1L846">ZD1L846</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L400 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~23 at LABCELL_X31_Y15_N57
<P><A NAME="ZD1L400">ZD1L400</A> = ( <A HREF="#ZD1_E_src2[2]">ZD1_E_src2[2]</A> & ( !<A HREF="#ZD1L792Q">ZD1L792Q</A> $ (((!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>) # (!<A HREF="#ZD1_E_src1[2]">ZD1_E_src1[2]</A>))) ) ) # ( !<A HREF="#ZD1_E_src2[2]">ZD1_E_src2[2]</A> & ( (!<A HREF="#ZD1L792Q">ZD1L792Q</A> & (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & !<A HREF="#ZD1_E_src1[2]">ZD1_E_src1[2]</A>)) # (<A HREF="#ZD1L792Q">ZD1L792Q</A> & ((<A HREF="#ZD1_E_src1[2]">ZD1_E_src1[2]</A>))) ) );


<P> --ZD1L354 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~24 at LABCELL_X33_Y13_N21
<P><A NAME="ZD1L354">ZD1L354</A> = ( <A HREF="#ZD1_E_shift_rot_result[2]">ZD1_E_shift_rot_result[2]</A> & ( <A HREF="#ZD1L202">ZD1L202</A> & ( ((!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>) # (<A HREF="#ZD1L400">ZD1L400</A>)) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A>) ) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[2]">ZD1_E_shift_rot_result[2]</A> & ( <A HREF="#ZD1L202">ZD1L202</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ((!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>) # (<A HREF="#ZD1L400">ZD1L400</A>))) ) ) ) # ( <A HREF="#ZD1_E_shift_rot_result[2]">ZD1_E_shift_rot_result[2]</A> & ( !<A HREF="#ZD1L202">ZD1L202</A> & ( ((<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & <A HREF="#ZD1L400">ZD1L400</A>)) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A>) ) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[2]">ZD1_E_shift_rot_result[2]</A> & ( !<A HREF="#ZD1L202">ZD1L202</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & <A HREF="#ZD1L400">ZD1L400</A>)) ) ) );


<P> --ZD1_E_src1[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3] at FF_X33_Y16_N4
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[3]">ZD1_E_src1[3]</A> = DFFEAS(<A HREF="#ZD1L796">ZD1L796</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_E_src2[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3] at FF_X37_Y12_N41
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[3]">ZD1_E_src2[3]</A> = DFFEAS(<A HREF="#ZD1L847">ZD1L847</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L401 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~24 at LABCELL_X33_Y14_N51
<P><A NAME="ZD1L401">ZD1L401</A> = ( <A HREF="#ZD1_E_src1[3]">ZD1_E_src1[3]</A> & ( !<A HREF="#ZD1_R_logic_op[1]">ZD1_R_logic_op[1]</A> $ (((!<A HREF="#ZD1_E_src2[3]">ZD1_E_src2[3]</A>) # (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>))) ) ) # ( !<A HREF="#ZD1_E_src1[3]">ZD1_E_src1[3]</A> & ( (!<A HREF="#ZD1_R_logic_op[1]">ZD1_R_logic_op[1]</A> & (!<A HREF="#ZD1_E_src2[3]">ZD1_E_src2[3]</A> & !<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>)) # (<A HREF="#ZD1_R_logic_op[1]">ZD1_R_logic_op[1]</A> & (<A HREF="#ZD1_E_src2[3]">ZD1_E_src2[3]</A>)) ) );


<P> --ZD1L355 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~25 at LABCELL_X33_Y14_N6
<P><A NAME="ZD1L355">ZD1L355</A> = ( <A HREF="#ZD1L401">ZD1L401</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (((<A HREF="#ZD1L206">ZD1L206</A>)) # (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (((<A HREF="#ZD1_E_shift_rot_result[3]">ZD1_E_shift_rot_result[3]</A>)))) ) ) # ( !<A HREF="#ZD1L401">ZD1L401</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ((<A HREF="#ZD1L206">ZD1L206</A>)))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (((<A HREF="#ZD1_E_shift_rot_result[3]">ZD1_E_shift_rot_result[3]</A>)))) ) );


<P> --AC1L58 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level~0 at LABCELL_X16_Y4_N57
<P><A NAME="AC1L58">AC1L58</A> = ( <A HREF="#AC1_clk_counter[4]">AC1_clk_counter[4]</A> & ( (<A HREF="#AC1_clk_counter[6]">AC1_clk_counter[6]</A> & (<A HREF="#AC1_clk_counter[3]">AC1_clk_counter[3]</A> & <A HREF="#AC1_clk_counter[2]">AC1_clk_counter[2]</A>)) ) );


<P> --AC1L59 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level~1 at LABCELL_X16_Y4_N54
<P><A NAME="AC1L59">AC1L59</A> = ( !<A HREF="#AC1_clk_counter[10]">AC1_clk_counter[10]</A> & ( (<A HREF="#AC1_clk_counter[7]">AC1_clk_counter[7]</A> & (<A HREF="#AC1_clk_counter[9]">AC1_clk_counter[9]</A> & <A HREF="#AC1_clk_counter[8]">AC1_clk_counter[8]</A>)) ) );


<P> --AC1L60 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level~2 at LABCELL_X16_Y4_N42
<P><A NAME="AC1L60">AC1L60</A> = ( <A HREF="#AC1_clk_counter[5]">AC1_clk_counter[5]</A> & ( (<A HREF="#AC1_clk_counter[1]">AC1_clk_counter[1]</A> & (<A HREF="#AC1L58">AC1L58</A> & <A HREF="#AC1L59">AC1L59</A>)) ) );


<P> --AC1L61 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level~3 at LABCELL_X16_Y4_N45
<P><A NAME="AC1L61">AC1L61</A> = ( <A HREF="#AC1_clk_counter[11]">AC1_clk_counter[11]</A> & ( <A HREF="#AC1L60">AC1L60</A> ) );


<P> --XB1L9 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|always1~1 at LABCELL_X16_Y5_N18
<P><A NAME="XB1L9">XB1L9</A> = ( <A HREF="#XB1_counter[1]">XB1_counter[1]</A> & ( !<A HREF="#XB1_counter[0]">XB1_counter[0]</A> & ( (!<A HREF="#XB1_counter[2]">XB1_counter[2]</A> & (<A HREF="#XB1_counter[3]">XB1_counter[3]</A> & (<A HREF="#XB1_counter[4]">XB1_counter[4]</A> & <A HREF="#AC1_middle_of_low_level">AC1_middle_of_low_level</A>))) ) ) );


<P> --XB1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector4~0 at LABCELL_X16_Y5_N0
<P><A NAME="XB1L6">XB1L6</A> = ( <A HREF="#XB1L9">XB1L9</A> & ( ((!<A HREF="#AC1_middle_of_high_level">AC1_middle_of_high_level</A> & <A HREF="#XB1_s_serial_protocol.STATE_5_STOP_BIT">XB1_s_serial_protocol.STATE_5_STOP_BIT</A>)) # (<A HREF="#XB1_s_serial_protocol.STATE_4_TRANSFER">XB1_s_serial_protocol.STATE_4_TRANSFER</A>) ) ) # ( !<A HREF="#XB1L9">XB1L9</A> & ( (!<A HREF="#AC1_middle_of_high_level">AC1_middle_of_high_level</A> & <A HREF="#XB1_s_serial_protocol.STATE_5_STOP_BIT">XB1_s_serial_protocol.STATE_5_STOP_BIT</A>) ) );


<P> --XB1L158 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|transfer_complete~0 at LABCELL_X16_Y8_N39
<P><A NAME="XB1L158">XB1L158</A> = ( <A HREF="#XB1_transfer_complete">XB1_transfer_complete</A> & ( <A HREF="#VB1_transfer_data">VB1_transfer_data</A> & ( ((!<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A>) # (<A HREF="#XB1_s_serial_protocol.STATE_5_STOP_BIT">XB1_s_serial_protocol.STATE_5_STOP_BIT</A>)) # (<A HREF="#T1_start_external_transfer">T1_start_external_transfer</A>) ) ) ) # ( !<A HREF="#XB1_transfer_complete">XB1_transfer_complete</A> & ( <A HREF="#VB1_transfer_data">VB1_transfer_data</A> & ( <A HREF="#XB1_s_serial_protocol.STATE_5_STOP_BIT">XB1_s_serial_protocol.STATE_5_STOP_BIT</A> ) ) ) # ( <A HREF="#XB1_transfer_complete">XB1_transfer_complete</A> & ( !<A HREF="#VB1_transfer_data">VB1_transfer_data</A> & ( ((<A HREF="#T1_start_external_transfer">T1_start_external_transfer</A> & <A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A>)) # (<A HREF="#XB1_s_serial_protocol.STATE_5_STOP_BIT">XB1_s_serial_protocol.STATE_5_STOP_BIT</A>) ) ) ) # ( !<A HREF="#XB1_transfer_complete">XB1_transfer_complete</A> & ( !<A HREF="#VB1_transfer_data">VB1_transfer_data</A> & ( <A HREF="#XB1_s_serial_protocol.STATE_5_STOP_BIT">XB1_s_serial_protocol.STATE_5_STOP_BIT</A> ) ) );


<P> --T1_s_serial_transfer.STATE_4_PRE_READ is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_4_PRE_READ at FF_X16_Y8_N25
<P> --register power-up is low

<P><A NAME="T1_s_serial_transfer.STATE_4_PRE_READ">T1_s_serial_transfer.STATE_4_PRE_READ</A> = DFFEAS(<A HREF="#T1L125">T1L125</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --T1L132 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer~0 at LABCELL_X17_Y8_N33
<P><A NAME="T1L132">T1L132</A> = ( !<A HREF="#T1_internal_reset">T1_internal_reset</A> & ( (!<A HREF="#XB1L159Q">XB1L159Q</A> & (((<A HREF="#T1_start_external_transfer">T1_start_external_transfer</A>) # (<A HREF="#T1_s_serial_transfer.STATE_1_PRE_WRITE">T1_s_serial_transfer.STATE_1_PRE_WRITE</A>)) # (<A HREF="#T1_s_serial_transfer.STATE_4_PRE_READ">T1_s_serial_transfer.STATE_4_PRE_READ</A>))) ) );


<P> --VB1L7 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|always3~0 at LABCELL_X19_Y7_N21
<P><A NAME="VB1L7">VB1L7</A> = ( <A HREF="#XB1L159Q">XB1L159Q</A> & ( <A HREF="#VB1_transfer_data">VB1_transfer_data</A> ) );


<P> --YB1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM|Decoder0~0 at MLABCELL_X21_Y6_N48
<P><A NAME="YB1L1">YB1L1</A> = ( !<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( !<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> ) );


<P> --VB1_rom_address[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[0] at FF_X21_Y6_N37
<P> --register power-up is low

<P><A NAME="VB1_rom_address[0]">VB1_rom_address[0]</A> = DFFEAS(<A HREF="#VB1L42">VB1L42</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#VB1L38">VB1L38</A>,  ,  ,  ,  );


<P> --VB1L8 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|always3~1 at LABCELL_X19_Y6_N3
<P><A NAME="VB1L8">VB1L8</A> = ( <A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A> & ( (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A>) ) );


<P> --VB1L10 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_complete~0 at MLABCELL_X21_Y6_N51
<P><A NAME="VB1L10">VB1L10</A> = ( <A HREF="#YB1L1">YB1L1</A> & ( ((<A HREF="#VB1L8">VB1L8</A> & (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & <A HREF="#VB1L7">VB1L7</A>))) # (<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A>) ) ) # ( !<A HREF="#YB1L1">YB1L1</A> & ( <A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> ) );


<P> --VB1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|always1~0 at LABCELL_X16_Y8_N30
<P><A NAME="VB1L6">VB1L6</A> = (!<A HREF="#XB1_transfer_complete">XB1_transfer_complete</A> & !<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A>);


<P> --BC1_state is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state at FF_X3_Y4_N26
<P> --register power-up is low

<P><A NAME="BC1_state">BC1_state</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L53">BC1L53</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>);


<P> --BC1_user_saw_rvalid is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid at FF_X3_Y4_N10
<P> --register power-up is low

<P><A NAME="BC1_user_saw_rvalid">BC1_user_saw_rvalid</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L89">BC1L89</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND);


<P> --BC1L76 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0 at LABCELL_X4_Y4_N3
<P><A NAME="BC1L76">BC1L76</A> = AMPP_FUNCTION(!<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#BC1_state">BC1_state</A>, !<A HREF="#BC1_user_saw_rvalid">BC1_user_saw_rvalid</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#BC1_td_shift[9]">BC1_td_shift[9]</A>, !<A HREF="#BC1_count[1]">BC1_count[1]</A>);


<P> --BC1_tck_t_dav is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav at FF_X3_Y4_N2
<P> --register power-up is low

<P><A NAME="BC1_tck_t_dav">BC1_tck_t_dav</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L62">BC1L62</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>);


<P> --BC1_td_shift[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1] at FF_X3_Y4_N19
<P> --register power-up is low

<P><A NAME="BC1_td_shift[1]">BC1_td_shift[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L80">BC1L80</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#BC1L65">BC1L65</A>);


<P> --BC1_count[9] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9] at FF_X4_Y4_N26
<P> --register power-up is low

<P><A NAME="BC1_count[9]">BC1_count[9]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L17">BC1L17</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#BC1L65">BC1L65</A>);


<P> --BC1_rvalid is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid at FF_X6_Y4_N58
<P> --register power-up is low

<P><A NAME="BC1_rvalid">BC1_rvalid</A> = AMPP_FUNCTION(<A HREF="#LF1L43">LF1L43</A>, <A HREF="#BC1_rvalid0">BC1_rvalid0</A>, !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>, GND);


<P> --BC1L77 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1 at LABCELL_X4_Y4_N42
<P><A NAME="BC1L77">BC1L77</A> = AMPP_FUNCTION(!<A HREF="#BC1L76">BC1L76</A>, !<A HREF="#BC1_count[9]">BC1_count[9]</A>, !<A HREF="#BC1_tck_t_dav">BC1_tck_t_dav</A>, !<A HREF="#BC1_td_shift[1]">BC1_td_shift[1]</A>, !<A HREF="#BC1_rvalid">BC1_rvalid</A>, !<A HREF="#BC1_state">BC1_state</A>);


<P> --BC1L65 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 at MLABCELL_X3_Y4_N51
<P><A NAME="BC1L65">BC1L65</A> = AMPP_FUNCTION(!<A HREF="#H1_splitter_nodes_receive_0[3]">H1_splitter_nodes_receive_0[3]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>);


<P> --XE3_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 at FF_X2_Y5_N43
<P> --register power-up is low

<P><A NAME="XE3_din_s1">XE3_din_s1</A> = DFFEAS(<A HREF="#XE3L2">XE3L2</A>, <A HREF="#A1L5">A1L5</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SE1_MonDReg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] at FF_X6_Y6_N37
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[0]">SE1_MonDReg[0]</A> = DFFEAS(<A HREF="#SE1L106">SE1L106</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>,  ,  ,  ,  );


<P> --VE1L60 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8 at LABCELL_X2_Y6_N0
<P><A NAME="VE1L60">VE1L60</A> = ( <A HREF="#SE1_MonDReg[0]">SE1_MonDReg[0]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # ((<A HREF="#HE1_break_readreg[0]">HE1_break_readreg[0]</A>)))) # (<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#VE1_sr[2]">VE1_sr[2]</A>)))) ) ) # ( !<A HREF="#SE1_MonDReg[0]">SE1_MonDReg[0]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#HE1_break_readreg[0]">HE1_break_readreg[0]</A>)))) # (<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#VE1_sr[2]">VE1_sr[2]</A>)))) ) );


<P> --VE1L26 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]~9 at LABCELL_X2_Y6_N18
<P><A NAME="VE1L26">VE1L26</A> = ( <A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & ( (!<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A>) # ((!<A HREF="#Q1_state[4]">Q1_state[4]</A>) # (<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>)) ) );


<P> --VE1L27 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]~10 at LABCELL_X2_Y6_N21
<P><A NAME="VE1L27">VE1L27</A> = ( <A HREF="#Q1_state[3]">Q1_state[3]</A> & ( (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>) ) ) # ( !<A HREF="#Q1_state[3]">Q1_state[3]</A> & ( (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & (<A HREF="#Q1_state[4]">Q1_state[4]</A> & !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>)) ) );


<P> --TE1_virtual_state_uir is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir at MLABCELL_X3_Y4_N3
<P><A NAME="TE1_virtual_state_uir">TE1_virtual_state_uir</A> = ( <A HREF="#Q1_state[8]">Q1_state[8]</A> & ( (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & <A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>) ) );


<P> --XE2_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 at FF_X2_Y5_N40
<P> --register power-up is low

<P><A NAME="XE2_din_s1">XE2_din_s1</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  ,  , <A HREF="#ZD1_hbreak_enabled">ZD1_hbreak_enabled</A>,  ,  , VCC);


<P> --X1L302Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1 at FF_X30_Y5_N26
<P> --register power-up is low

<P><A NAME="X1L302Q">X1L302Q</A> = DFFEAS(<A HREF="#X1L164">X1L164</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L304Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1 at FF_X28_Y5_N5
<P> --register power-up is low

<P><A NAME="X1L304Q">X1L304Q</A> = DFFEAS(<A HREF="#X1L163">X1L163</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L306Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1 at FF_X27_Y7_N14
<P> --register power-up is low

<P><A NAME="X1L306Q">X1L306Q</A> = DFFEAS(<A HREF="#X1L162">X1L162</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L308Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1 at FF_X27_Y7_N35
<P> --register power-up is low

<P><A NAME="X1L308Q">X1L308Q</A> = DFFEAS(<A HREF="#X1L161">X1L161</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L310Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1 at FF_X28_Y5_N20
<P> --register power-up is low

<P><A NAME="X1L310Q">X1L310Q</A> = DFFEAS(<A HREF="#X1L160">X1L160</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L312Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1 at FF_X28_Y5_N29
<P> --register power-up is low

<P><A NAME="X1L312Q">X1L312Q</A> = DFFEAS(<A HREF="#X1L159">X1L159</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L314Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1 at FF_X30_Y5_N29
<P> --register power-up is low

<P><A NAME="X1L314Q">X1L314Q</A> = DFFEAS(<A HREF="#X1L158">X1L158</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L316Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1 at FF_X27_Y7_N50
<P> --register power-up is low

<P><A NAME="X1L316Q">X1L316Q</A> = DFFEAS(<A HREF="#X1L157">X1L157</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L318Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1 at FF_X30_Y5_N56
<P> --register power-up is low

<P><A NAME="X1L318Q">X1L318Q</A> = DFFEAS(<A HREF="#X1L156">X1L156</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L320Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1 at FF_X28_Y5_N56
<P> --register power-up is low

<P><A NAME="X1L320Q">X1L320Q</A> = DFFEAS(<A HREF="#X1L155">X1L155</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L322Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1 at FF_X30_Y5_N59
<P> --register power-up is low

<P><A NAME="X1L322Q">X1L322Q</A> = DFFEAS(<A HREF="#X1L154">X1L154</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L325Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1 at FF_X28_Y5_N14
<P> --register power-up is low

<P><A NAME="X1L325Q">X1L325Q</A> = DFFEAS(<A HREF="#X1L153">X1L153</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L327Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1 at FF_X27_Y7_N59
<P> --register power-up is low

<P><A NAME="X1L327Q">X1L327Q</A> = DFFEAS(<A HREF="#X1L152">X1L152</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L329Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1 at FF_X27_Y7_N26
<P> --register power-up is low

<P><A NAME="X1L329Q">X1L329Q</A> = DFFEAS(<A HREF="#X1L151">X1L151</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L331Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1 at FF_X28_Y5_N17
<P> --register power-up is low

<P><A NAME="X1L331Q">X1L331Q</A> = DFFEAS(<A HREF="#X1L150">X1L150</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L333Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1 at FF_X27_Y7_N23
<P> --register power-up is low

<P><A NAME="X1L333Q">X1L333Q</A> = DFFEAS(<A HREF="#X1L149">X1L149</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB1L33 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data~1 at LABCELL_X16_Y5_N3
<P><A NAME="XB1L33">XB1L33</A> = ( <A HREF="#XB1_s_serial_protocol.STATE_2_RESTART_BIT">XB1_s_serial_protocol.STATE_2_RESTART_BIT</A> ) # ( !<A HREF="#XB1_s_serial_protocol.STATE_2_RESTART_BIT">XB1_s_serial_protocol.STATE_2_RESTART_BIT</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_0_IDLE">XB1_s_serial_protocol.STATE_0_IDLE</A>) # ((<A HREF="#XB1_s_serial_protocol.STATE_4_TRANSFER">XB1_s_serial_protocol.STATE_4_TRANSFER</A> & <A HREF="#XB1_shiftreg_data[26]">XB1_shiftreg_data[26]</A>)) ) );


<P> --XB1L34 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data~2 at LABCELL_X18_Y1_N27
<P><A NAME="XB1L34">XB1L34</A> = ( <A HREF="#XB1L129Q">XB1L129Q</A> & ( !<A HREF="#XB1_s_serial_protocol.STATE_4_TRANSFER">XB1_s_serial_protocol.STATE_4_TRANSFER</A> ) ) # ( !<A HREF="#XB1L129Q">XB1L129Q</A> );


<P> --AB1_data_out is nios_system:NiosII|nios_system_pin:pin|data_out at FF_X22_Y10_N13
<P> --register power-up is low

<P><A NAME="AB1_data_out">AB1_data_out</A> = DFFEAS(<A HREF="#AB1L3">AB1L3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L110 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector34~1 at LABCELL_X29_Y4_N15
<P><A NAME="X1L110">X1L110</A> = ( <A HREF="#X1_active_rnw">X1_active_rnw</A> & ( (!<A HREF="#X1L111">X1L111</A> & ((<A HREF="#X1_m_next.000001000">X1_m_next.000001000</A>) # (<A HREF="#X1_m_state.000000010">X1_m_state.000000010</A>))) ) ) # ( !<A HREF="#X1_active_rnw">X1_active_rnw</A> & ( (!<A HREF="#X1_m_state.000000010">X1_m_state.000000010</A> & (!<A HREF="#X1L111">X1L111</A> & <A HREF="#X1_m_next.000001000">X1_m_next.000001000</A>)) ) );


<P> --X1L122 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~1 at LABCELL_X29_Y4_N45
<P><A NAME="X1L122">X1L122</A> = (!<A HREF="#X1_m_state.000001000">X1_m_state.000001000</A> & (((<A HREF="#X1_refresh_request">X1_refresh_request</A> & <A HREF="#X1_init_done">X1_init_done</A>)) # (<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A>)));


<P> --X1L123 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~2 at LABCELL_X29_Y4_N24
<P><A NAME="X1L123">X1L123</A> = ( <A HREF="#X1_m_count[1]">X1_m_count[1]</A> & ( (!<A HREF="#X1L117">X1L117</A>) # ((!<A HREF="#X1L122">X1L122</A>) # ((!<A HREF="#X1L121">X1L121</A> & <A HREF="#X1_m_state.000010000">X1_m_state.000010000</A>))) ) );


<P> --X1_m_count[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_count[0] at FF_X29_Y4_N28
<P> --register power-up is low

<P><A NAME="X1_m_count[0]">X1_m_count[0]</A> = DFFEAS(<A HREF="#X1L130">X1L130</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L124 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~3 at LABCELL_X30_Y4_N48
<P><A NAME="X1L124">X1L124</A> = ( <A HREF="#X1_m_count[1]">X1_m_count[1]</A> & ( (<A HREF="#X1_m_count[0]">X1_m_count[0]</A> & ((<A HREF="#X1_m_state.000000100">X1_m_state.000000100</A>) # (<A HREF="#X1_m_state.000100000">X1_m_state.000100000</A>))) ) );


<P> --X1L125 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~4 at LABCELL_X29_Y4_N18
<P><A NAME="X1L125">X1L125</A> = ( <A HREF="#X1L124">X1L124</A> ) # ( !<A HREF="#X1L124">X1L124</A> & ( (((<A HREF="#X1_m_state.000001000">X1_m_state.000001000</A> & <A HREF="#X1L121">X1L121</A>)) # (<A HREF="#X1_m_state.010000000">X1_m_state.010000000</A>)) # (<A HREF="#X1L123">X1L123</A>) ) );


<P> --X1L115 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector35~0 at LABCELL_X29_Y4_N12
<P><A NAME="X1L115">X1L115</A> = ( <A HREF="#X1_active_rnw">X1_active_rnw</A> & ( (!<A HREF="#X1_m_state.000000010">X1_m_state.000000010</A> & (!<A HREF="#X1L111">X1L111</A> & <A HREF="#X1_m_next.000010000">X1_m_next.000010000</A>)) ) ) # ( !<A HREF="#X1_active_rnw">X1_active_rnw</A> & ( (!<A HREF="#X1L111">X1L111</A> & ((<A HREF="#X1_m_next.000010000">X1_m_next.000010000</A>) # (<A HREF="#X1_m_state.000000010">X1_m_state.000000010</A>))) ) );


<P> --BD1L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[7]~3 at LABCELL_X24_Y7_N15
<P><A NAME="BD1L19">BD1L19</A> = ( !<A HREF="#BD1L16">BD1L16</A> & ( (!<A HREF="#BD1L3">BD1L3</A> & !<A HREF="#BD1L17">BD1L17</A>) ) );


<P> --YC2L114 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|use_reg~0 at MLABCELL_X25_Y7_N3
<P><A NAME="YC2L114">YC2L114</A> = ( <A HREF="#YC2_count[0]">YC2_count[0]</A> & ( (!<A HREF="#NC8L8">NC8L8</A> & (((<A HREF="#YC2_use_reg">YC2_use_reg</A>)))) # (<A HREF="#NC8L8">NC8L8</A> & (<A HREF="#BD1L19">BD1L19</A> & (<A HREF="#ZC1L2">ZC1L2</A> & !<A HREF="#YC2_use_reg">YC2_use_reg</A>))) ) ) # ( !<A HREF="#YC2_count[0]">YC2_count[0]</A> & ( ((<A HREF="#BD1L19">BD1L19</A> & (<A HREF="#NC8L8">NC8L8</A> & <A HREF="#ZC1L2">ZC1L2</A>))) # (<A HREF="#YC2_use_reg">YC2_use_reg</A>) ) );


<P> --YC2L56 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[4]~0 at LABCELL_X27_Y8_N45
<P><A NAME="YC2L56">YC2L56</A> = ( !<A HREF="#NC8L4">NC8L4</A> & ( <A HREF="#YC2_use_reg">YC2_use_reg</A> & ( !<A HREF="#PC8_mem_used[7]">PC8_mem_used[7]</A> ) ) ) # ( <A HREF="#NC8L4">NC8L4</A> & ( !<A HREF="#YC2_use_reg">YC2_use_reg</A> ) ) # ( !<A HREF="#NC8L4">NC8L4</A> & ( !<A HREF="#YC2_use_reg">YC2_use_reg</A> ) );


<P> --NC8L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|comb~0 at LABCELL_X23_Y8_N39
<P><A NAME="NC8L2">NC8L2</A> = (<A HREF="#PC8_mem_used[0]">PC8_mem_used[0]</A> & ((<A HREF="#PC8_mem[0][87]">PC8_mem[0][87]</A>) # (<A HREF="#PC9_out_valid">PC9_out_valid</A>)));


<P> --PC8_mem_used[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[6] at FF_X24_Y7_N23
<P> --register power-up is low

<P><A NAME="PC8_mem_used[6]">PC8_mem_used[6]</A> = DFFEAS(<A HREF="#PC8L87">PC8L87</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L79">PC8L79</A>,  ,  ,  ,  );


<P> --PC8L86 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~0 at MLABCELL_X25_Y7_N6
<P><A NAME="PC8L86">PC8L86</A> = ( <A HREF="#PC8_mem_used[7]">PC8_mem_used[7]</A> & ( <A HREF="#NC8L8">NC8L8</A> & ( (!<A HREF="#BD1L19">BD1L19</A> & (!<A HREF="#NC8L2">NC8L2</A>)) # (<A HREF="#BD1L19">BD1L19</A> & ((!<A HREF="#NC8L2">NC8L2</A> & ((!<A HREF="#QC1L3">QC1L3</A>) # (<A HREF="#PC8_mem_used[6]">PC8_mem_used[6]</A>))) # (<A HREF="#NC8L2">NC8L2</A> & ((<A HREF="#QC1L3">QC1L3</A>))))) ) ) ) # ( !<A HREF="#PC8_mem_used[7]">PC8_mem_used[7]</A> & ( <A HREF="#NC8L8">NC8L8</A> & ( (<A HREF="#BD1L19">BD1L19</A> & (!<A HREF="#NC8L2">NC8L2</A> & (<A HREF="#PC8_mem_used[6]">PC8_mem_used[6]</A> & <A HREF="#QC1L3">QC1L3</A>))) ) ) ) # ( <A HREF="#PC8_mem_used[7]">PC8_mem_used[7]</A> & ( !<A HREF="#NC8L8">NC8L8</A> & ( !<A HREF="#NC8L2">NC8L2</A> ) ) );


<P> --ZD1_d_byteenable[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2] at FF_X28_Y15_N29
<P> --register power-up is low

<P><A NAME="ZD1_d_byteenable[2]">ZD1_d_byteenable[2]</A> = DFFEAS(<A HREF="#ZD1L431">ZD1L431</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_d_byteenable[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3] at FF_X28_Y15_N44
<P> --register power-up is low

<P><A NAME="ZD1_d_byteenable[3]">ZD1_d_byteenable[3]</A> = DFFEAS(<A HREF="#ZD1L432">ZD1L432</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L430 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~1 at MLABCELL_X28_Y15_N24
<P><A NAME="ZD1L430">ZD1L430</A> = ( <A HREF="#ZD1L280">ZD1L280</A> & ( (!<A HREF="#ZD1L278">ZD1L278</A>) # (!<A HREF="#ZD1L198">ZD1L198</A>) ) ) # ( !<A HREF="#ZD1L280">ZD1L280</A> & ( ((<A HREF="#ZD1L194">ZD1L194</A> & !<A HREF="#ZD1L198">ZD1L198</A>)) # (<A HREF="#ZD1L278">ZD1L278</A>) ) );


<P> --YD1L157 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address~0 at LABCELL_X27_Y8_N18
<P><A NAME="YD1L157">YD1L157</A> = ( <A HREF="#YD1L3">YD1L3</A> & ( !<A HREF="#YD1L1">YD1L1</A> $ (<A HREF="#YD1_wr_address">YD1_wr_address</A>) ) ) # ( !<A HREF="#YD1L3">YD1L3</A> & ( !<A HREF="#YD1_wr_address">YD1_wr_address</A> $ (((<A HREF="#YD1L1">YD1L1</A>) # (<A HREF="#NC8L13">NC8L13</A>))) ) );


<P> --YC2L40 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg~0 at LABCELL_X30_Y7_N36
<P><A NAME="YC2L40">YC2L40</A> = ( <A HREF="#NC8L8">NC8L8</A> & ( !<A HREF="#YC2_address_reg[1]">YC2_address_reg[1]</A> ) ) # ( !<A HREF="#NC8L8">NC8L8</A> & ( <A HREF="#YC2_address_reg[1]">YC2_address_reg[1]</A> ) );


<P> --X1_i_next.111 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111 at FF_X24_Y4_N50
<P> --register power-up is low

<P><A NAME="X1_i_next.111">X1_i_next.111</A> = DFFEAS(<A HREF="#X1L77">X1L77</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_i_count[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2] at FF_X24_Y4_N59
<P> --register power-up is low

<P><A NAME="X1_i_count[2]">X1_i_count[2]</A> = DFFEAS(<A HREF="#X1L73">X1L73</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_i_count[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1] at FF_X24_Y4_N1
<P> --register power-up is low

<P><A NAME="X1_i_count[1]">X1_i_count[1]</A> = DFFEAS(<A HREF="#X1L244">X1L244</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L71 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector12~0 at LABCELL_X24_Y4_N6
<P><A NAME="X1L71">X1L71</A> = ( <A HREF="#X1_i_next.111">X1_i_next.111</A> & ( (!<A HREF="#X1L246Q">X1L246Q</A> & (<A HREF="#X1_i_state.011">X1_i_state.011</A> & !<A HREF="#X1_i_count[1]">X1_i_count[1]</A>)) ) );


<P> --CB1_altera_reset_synchronizer_int_chain[3] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3] at FF_X10_Y6_N47
<P> --register power-up is low

<P><A NAME="CB1_altera_reset_synchronizer_int_chain[3]">CB1_altera_reset_synchronizer_int_chain[3]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#CB1_altera_reset_synchronizer_int_chain[2]">CB1_altera_reset_synchronizer_int_chain[2]</A>,  ,  , VCC);


<P> --CB1_altera_reset_synchronizer_int_chain[2] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2] at FF_X10_Y6_N38
<P> --register power-up is low

<P><A NAME="CB1_altera_reset_synchronizer_int_chain[2]">CB1_altera_reset_synchronizer_int_chain[2]</A> = DFFEAS(<A HREF="#CB1L9">CB1L9</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CB1_r_sync_rst_chain[2] is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain[2] at FF_X10_Y6_N32
<P> --register power-up is low

<P><A NAME="CB1_r_sync_rst_chain[2]">CB1_r_sync_rst_chain[2]</A> = DFFEAS(<A HREF="#CB1L22">CB1L22</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CB1L21 is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain~0 at LABCELL_X10_Y6_N51
<P><A NAME="CB1L21">CB1L21</A> = (<A HREF="#CB1_altera_reset_synchronizer_int_chain[2]">CB1_altera_reset_synchronizer_int_chain[2]</A> & <A HREF="#CB1_r_sync_rst_chain[2]">CB1_r_sync_rst_chain[2]</A>);


<P> --X1_i_next.101 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101 at FF_X24_Y4_N22
<P> --register power-up is low

<P><A NAME="X1_i_next.101">X1_i_next.101</A> = DFFEAS(<A HREF="#X1L75">X1L75</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L263 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101~0 at LABCELL_X24_Y4_N39
<P><A NAME="X1L263">X1L263</A> = ( <A HREF="#X1L246Q">X1L246Q</A> & ( <A HREF="#X1_i_state.101">X1_i_state.101</A> ) ) # ( !<A HREF="#X1L246Q">X1L246Q</A> & ( ((!<A HREF="#X1_i_count[1]">X1_i_count[1]</A> & (<A HREF="#X1_i_state.011">X1_i_state.011</A> & <A HREF="#X1_i_next.101">X1_i_next.101</A>))) # (<A HREF="#X1_i_state.101">X1_i_state.101</A>) ) );


<P> --X1L105 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector33~1 at LABCELL_X30_Y4_N54
<P><A NAME="X1L105">X1L105</A> = ( !<A HREF="#X1_m_state.000100000">X1_m_state.000100000</A> & ( (!<A HREF="#X1_m_state.000000100">X1_m_state.000000100</A> & (!<A HREF="#X1_m_state.001000000">X1_m_state.001000000</A> & ((<A HREF="#X1_refresh_request">X1_refresh_request</A>) # (<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A>)))) ) );


<P> --X1L106 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector33~2 at LABCELL_X30_Y4_N30
<P><A NAME="X1L106">X1L106</A> = ( !<A HREF="#X1_m_next.000000001">X1_m_next.000000001</A> & ( (!<A HREF="#X1L169">X1L169</A>) # ((!<A HREF="#X1L105">X1L105</A>) # (<A HREF="#X1L352Q">X1L352Q</A>)) ) );


<P> --X1L107 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector33~3 at LABCELL_X30_Y4_N33
<P><A NAME="X1L107">X1L107</A> = ( !<A HREF="#X1L106">X1L106</A> & ( (!<A HREF="#X1_m_state.010000000">X1_m_state.010000000</A> & ((<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A>) # (<A HREF="#X1_init_done">X1_init_done</A>))) ) );


<P> --X1L108 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector33~4 at LABCELL_X30_Y4_N39
<P><A NAME="X1L108">X1L108</A> = ( <A HREF="#X1L107">X1L107</A> & ( (!<A HREF="#X1L104">X1L104</A> & ((!<A HREF="#X1L352Q">X1L352Q</A>) # ((!<A HREF="#X1_refresh_request">X1_refresh_request</A> & !<A HREF="#X1L341">X1L341</A>)))) ) );


<P> --X1_i_next.000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000 at FF_X27_Y6_N50
<P> --register power-up is low

<P><A NAME="X1_i_next.000">X1_i_next.000</A> = DFFEAS(<A HREF="#X1L248">X1L248</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L67 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector7~0 at LABCELL_X27_Y6_N30
<P><A NAME="X1L67">X1L67</A> = ( <A HREF="#X1_i_state.000">X1_i_state.000</A> & ( <A HREF="#X1L246Q">X1L246Q</A> ) ) # ( !<A HREF="#X1_i_state.000">X1_i_state.000</A> & ( <A HREF="#X1L246Q">X1L246Q</A> & ( <A HREF="#X1L55">X1L55</A> ) ) ) # ( <A HREF="#X1_i_state.000">X1_i_state.000</A> & ( !<A HREF="#X1L246Q">X1L246Q</A> & ( (!<A HREF="#X1L261Q">X1L261Q</A>) # ((<A HREF="#X1_i_count[1]">X1_i_count[1]</A>) # (<A HREF="#X1_i_next.000">X1_i_next.000</A>)) ) ) ) # ( !<A HREF="#X1_i_state.000">X1_i_state.000</A> & ( !<A HREF="#X1L246Q">X1L246Q</A> & ( (<A HREF="#X1L55">X1L55</A> & ((!<A HREF="#X1L261Q">X1L261Q</A>) # ((<A HREF="#X1_i_count[1]">X1_i_count[1]</A>) # (<A HREF="#X1_i_next.000">X1_i_next.000</A>)))) ) ) );


<P> --X1L83 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector23~0 at LABCELL_X27_Y6_N18
<P><A NAME="X1L83">X1L83</A> = ( <A HREF="#X1_m_state.000000001">X1_m_state.000000001</A> & ( (<A HREF="#X1_ack_refresh_request">X1_ack_refresh_request</A>) # (<A HREF="#X1_m_state.010000000">X1_m_state.010000000</A>) ) ) # ( !<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A> & ( (!<A HREF="#X1_init_done">X1_init_done</A> & <A HREF="#X1_ack_refresh_request">X1_ack_refresh_request</A>) ) );


<P> --X1L406 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~0 at MLABCELL_X28_Y6_N51
<P><A NAME="X1L406">X1L406</A> = ( !<A HREF="#X1L55">X1L55</A> & ( <A HREF="#X1L10">X1L10</A> ) );


<P> --X1L407 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~1 at LABCELL_X27_Y6_N27
<P><A NAME="X1L407">X1L407</A> = (!<A HREF="#X1L14">X1L14</A>) # (<A HREF="#X1L55">X1L55</A>);


<P> --X1L408 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~2 at LABCELL_X27_Y6_N42
<P><A NAME="X1L408">X1L408</A> = (!<A HREF="#X1L55">X1L55</A> & <A HREF="#X1L18">X1L18</A>);


<P> --X1L409 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~3 at LABCELL_X27_Y6_N45
<P><A NAME="X1L409">X1L409</A> = (!<A HREF="#X1L55">X1L55</A> & <A HREF="#X1L22">X1L22</A>);


<P> --X1L410 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~4 at LABCELL_X27_Y6_N12
<P><A NAME="X1L410">X1L410</A> = (!<A HREF="#X1L26">X1L26</A>) # (<A HREF="#X1L55">X1L55</A>);


<P> --X1L411 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~5 at MLABCELL_X28_Y6_N54
<P><A NAME="X1L411">X1L411</A> = (!<A HREF="#X1L55">X1L55</A> & <A HREF="#X1L34">X1L34</A>);


<P> --X1L412 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~6 at LABCELL_X27_Y6_N15
<P><A NAME="X1L412">X1L412</A> = (!<A HREF="#X1L55">X1L55</A> & <A HREF="#X1L38">X1L38</A>);


<P> --X1L413 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~7 at LABCELL_X27_Y6_N57
<P><A NAME="X1L413">X1L413</A> = ( <A HREF="#X1L42">X1L42</A> & ( !<A HREF="#X1L55">X1L55</A> ) );


<P> --X1L414 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~8 at MLABCELL_X28_Y6_N57
<P><A NAME="X1L414">X1L414</A> = (!<A HREF="#X1L46">X1L46</A>) # (<A HREF="#X1L55">X1L55</A>);


<P> --X1L68 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector8~0 at LABCELL_X27_Y6_N39
<P><A NAME="X1L68">X1L68</A> = (!<A HREF="#X1_i_state.000">X1_i_state.000</A> & <A HREF="#X1L55">X1L55</A>);


<P> --X1L70 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector10~0 at LABCELL_X24_Y4_N30
<P><A NAME="X1L70">X1L70</A> = ( <A HREF="#X1_i_state.011">X1_i_state.011</A> & ( <A HREF="#X1L258Q">X1L258Q</A> ) ) # ( !<A HREF="#X1_i_state.011">X1_i_state.011</A> & ( <A HREF="#X1L258Q">X1L258Q</A> ) ) # ( <A HREF="#X1_i_state.011">X1_i_state.011</A> & ( !<A HREF="#X1L258Q">X1L258Q</A> & ( (((<A HREF="#X1_i_count[2]">X1_i_count[2]</A>) # (<A HREF="#X1_i_state.111">X1_i_state.111</A>)) # (<A HREF="#X1_i_state.010">X1_i_state.010</A>)) # (<A HREF="#X1_i_count[1]">X1_i_count[1]</A>) ) ) ) # ( !<A HREF="#X1_i_state.011">X1_i_state.011</A> & ( !<A HREF="#X1L258Q">X1L258Q</A> & ( (<A HREF="#X1_i_state.111">X1_i_state.111</A>) # (<A HREF="#X1_i_state.010">X1_i_state.010</A>) ) ) );


<P> --X1_i_next.010 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.010 at FF_X24_Y4_N53
<P> --register power-up is low

<P><A NAME="X1_i_next.010">X1_i_next.010</A> = DFFEAS(<A HREF="#X1L74">X1L74</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L69 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector9~0 at LABCELL_X24_Y4_N9
<P><A NAME="X1L69">X1L69</A> = ( <A HREF="#X1_i_next.010">X1_i_next.010</A> & ( (!<A HREF="#X1L246Q">X1L246Q</A> & (<A HREF="#X1_i_state.011">X1_i_state.011</A> & !<A HREF="#X1_i_count[1]">X1_i_count[1]</A>)) ) );


<P> --PB3_full_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff at FF_X17_Y10_N19
<P> --register power-up is low

<P><A NAME="PB3_full_dff">PB3_full_dff</A> = DFFEAS(<A HREF="#PB3L8">PB3L8</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --JB1L69 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~1 at LABCELL_X17_Y10_N21
<P><A NAME="JB1L69">JB1L69</A> = ( <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( (!<A HREF="#PB3_full_dff">PB3_full_dff</A> & !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>) ) );


<P> --JB1L70 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~2 at LABCELL_X17_Y10_N0
<P><A NAME="JB1L70">JB1L70</A> = ( <A HREF="#JB1L69">JB1L69</A> & ( <A HREF="#AD1L14">AD1L14</A> & ( (<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & (!<A HREF="#PC1_mem_used[1]">PC1_mem_used[1]</A> & (<A HREF="#BD1L10">BD1L10</A> & <A HREF="#BC1_rst1">BC1_rst1</A>))) ) ) );


<P> --PB3_low_addressa[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0] at FF_X13_Y7_N56
<P> --register power-up is low

<P><A NAME="PB3_low_addressa[0]">PB3_low_addressa[0]</A> = DFFEAS(<A HREF="#PB3L11">PB3L11</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB3_rd_ptr_lsb is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb at FF_X13_Y7_N16
<P> --register power-up is low

<P><A NAME="PB3_rd_ptr_lsb">PB3_rd_ptr_lsb</A> = DFFEAS(<A HREF="#PB3L32">PB3L32</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#PB3L33">PB3L33</A>,  ,  ,  ,  );


<P> --PB3L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[0]~0 at LABCELL_X13_Y7_N57
<P><A NAME="PB3L24">PB3L24</A> = ( <A HREF="#PB3_rd_ptr_lsb">PB3_rd_ptr_lsb</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & <A HREF="#PB3_low_addressa[0]">PB3_low_addressa[0]</A>) ) ) # ( !<A HREF="#PB3_rd_ptr_lsb">PB3_rd_ptr_lsb</A> & ( (<A HREF="#PB3_low_addressa[0]">PB3_low_addressa[0]</A>) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A>) ) );


<P> --PB3_low_addressa[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1] at FF_X15_Y9_N50
<P> --register power-up is low

<P><A NAME="PB3_low_addressa[1]">PB3_low_addressa[1]</A> = DFFEAS(<A HREF="#PB3L13">PB3L13</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB3L25 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[1]~1 at MLABCELL_X15_Y9_N54
<P><A NAME="PB3L25">PB3L25</A> = ( <A HREF="#SB3_counter_reg_bit[0]">SB3_counter_reg_bit[0]</A> & ( (<A HREF="#PB3_low_addressa[1]">PB3_low_addressa[1]</A>) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A>) ) ) # ( !<A HREF="#SB3_counter_reg_bit[0]">SB3_counter_reg_bit[0]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & <A HREF="#PB3_low_addressa[1]">PB3_low_addressa[1]</A>) ) );


<P> --PB3_low_addressa[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2] at FF_X15_Y9_N26
<P> --register power-up is low

<P><A NAME="PB3_low_addressa[2]">PB3_low_addressa[2]</A> = DFFEAS(<A HREF="#PB3L15">PB3L15</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB3L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[2]~2 at MLABCELL_X15_Y9_N6
<P><A NAME="PB3L26">PB3L26</A> = ( <A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & ( <A HREF="#PB3_low_addressa[2]">PB3_low_addressa[2]</A> & ( <A HREF="#SB3_counter_reg_bit[1]">SB3_counter_reg_bit[1]</A> ) ) ) # ( !<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & ( <A HREF="#PB3_low_addressa[2]">PB3_low_addressa[2]</A> ) ) # ( <A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & ( !<A HREF="#PB3_low_addressa[2]">PB3_low_addressa[2]</A> & ( <A HREF="#SB3_counter_reg_bit[1]">SB3_counter_reg_bit[1]</A> ) ) );


<P> --PB3_low_addressa[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3] at FF_X15_Y9_N29
<P> --register power-up is low

<P><A NAME="PB3_low_addressa[3]">PB3_low_addressa[3]</A> = DFFEAS(<A HREF="#PB3L17">PB3L17</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB3L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[3]~3 at MLABCELL_X15_Y9_N57
<P><A NAME="PB3L27">PB3L27</A> = (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & ((<A HREF="#PB3_low_addressa[3]">PB3_low_addressa[3]</A>))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (<A HREF="#SB3_counter_reg_bit[2]">SB3_counter_reg_bit[2]</A>));


<P> --PB3_low_addressa[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4] at FF_X13_Y7_N20
<P> --register power-up is low

<P><A NAME="PB3_low_addressa[4]">PB3_low_addressa[4]</A> = DFFEAS(<A HREF="#PB3L19">PB3L19</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB3L28 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[4]~4 at LABCELL_X13_Y7_N21
<P><A NAME="PB3L28">PB3L28</A> = ( <A HREF="#PB3_low_addressa[4]">PB3_low_addressa[4]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A>) # (<A HREF="#SB3_counter_reg_bit[3]">SB3_counter_reg_bit[3]</A>) ) ) # ( !<A HREF="#PB3_low_addressa[4]">PB3_low_addressa[4]</A> & ( (<A HREF="#SB3_counter_reg_bit[3]">SB3_counter_reg_bit[3]</A> & <A HREF="#JB1_read_left_channel">JB1_read_left_channel</A>) ) );


<P> --PB3_low_addressa[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5] at FF_X15_Y9_N53
<P> --register power-up is low

<P><A NAME="PB3_low_addressa[5]">PB3_low_addressa[5]</A> = DFFEAS(<A HREF="#PB3L21">PB3L21</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB3L29 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[5]~5 at MLABCELL_X15_Y9_N12
<P><A NAME="PB3L29">PB3L29</A> = ( <A HREF="#SB3_counter_reg_bit[4]">SB3_counter_reg_bit[4]</A> & ( (<A HREF="#PB3_low_addressa[5]">PB3_low_addressa[5]</A>) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A>) ) ) # ( !<A HREF="#SB3_counter_reg_bit[4]">SB3_counter_reg_bit[4]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & <A HREF="#PB3_low_addressa[5]">PB3_low_addressa[5]</A>) ) );


<P> --PB3_low_addressa[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6] at FF_X15_Y9_N5
<P> --register power-up is low

<P><A NAME="PB3_low_addressa[6]">PB3_low_addressa[6]</A> = DFFEAS(<A HREF="#PB3L23">PB3L23</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB3L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[6]~6 at MLABCELL_X15_Y9_N15
<P><A NAME="PB3L30">PB3L30</A> = (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & ((<A HREF="#PB3_low_addressa[6]">PB3_low_addressa[6]</A>))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (<A HREF="#SB3_counter_reg_bit[5]">SB3_counter_reg_bit[5]</A>));


<P> --PB3_usedw_is_1_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_1_dff at FF_X13_Y7_N25
<P> --register power-up is low

<P><A NAME="PB3_usedw_is_1_dff">PB3_usedw_is_1_dff</A> = DFFEAS(<A HREF="#PB3L41">PB3L41</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB3_usedw_is_0_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff at FF_X13_Y7_N35
<P> --register power-up is low

<P><A NAME="PB3_usedw_is_0_dff">PB3_usedw_is_0_dff</A> = DFFEAS(<A HREF="#PB3L40">PB3L40</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB3_usedw_is_2_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff at FF_X13_Y7_N52
<P> --register power-up is low

<P><A NAME="PB3_usedw_is_2_dff">PB3_usedw_is_2_dff</A> = DFFEAS(<A HREF="#PB3L44">PB3L44</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB3L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~0 at LABCELL_X13_Y7_N36
<P><A NAME="PB3L3">PB3L3</A> = ( <A HREF="#JB1L70">JB1L70</A> & ( <A HREF="#PB3_usedw_is_0_dff">PB3_usedw_is_0_dff</A> & ( (<A HREF="#S1L11">S1L11</A> & ((!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A>) # (!<A HREF="#PB3_usedw_is_1_dff">PB3_usedw_is_1_dff</A>))) ) ) ) # ( !<A HREF="#JB1L70">JB1L70</A> & ( <A HREF="#PB3_usedw_is_0_dff">PB3_usedw_is_0_dff</A> & ( (<A HREF="#S1L11">S1L11</A> & ((!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A>) # (!<A HREF="#PB3_usedw_is_1_dff">PB3_usedw_is_1_dff</A>))) ) ) ) # ( !<A HREF="#JB1L70">JB1L70</A> & ( !<A HREF="#PB3_usedw_is_0_dff">PB3_usedw_is_0_dff</A> & ( (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (!<A HREF="#PB3_usedw_is_1_dff">PB3_usedw_is_1_dff</A> & <A HREF="#S1L11">S1L11</A>)) ) ) );


<P> --PB4_full_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff at FF_X18_Y9_N49
<P> --register power-up is low

<P><A NAME="PB4_full_dff">PB4_full_dff</A> = DFFEAS(<A HREF="#PB4L8">PB4L8</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --JB1L71 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~3 at LABCELL_X18_Y9_N33
<P><A NAME="JB1L71">JB1L71</A> = ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & !<A HREF="#PB4_full_dff">PB4_full_dff</A>) ) );


<P> --JB1L72 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~4 at LABCELL_X17_Y10_N3
<P><A NAME="JB1L72">JB1L72</A> = ( <A HREF="#JB1L71">JB1L71</A> & ( <A HREF="#AD1L14">AD1L14</A> & ( (<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & (!<A HREF="#PC1_mem_used[1]">PC1_mem_used[1]</A> & (<A HREF="#BC1_rst1">BC1_rst1</A> & <A HREF="#BD1L10">BD1L10</A>))) ) ) );


<P> --PB4_usedw_is_1_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_1_dff at FF_X18_Y9_N26
<P> --register power-up is low

<P><A NAME="PB4_usedw_is_1_dff">PB4_usedw_is_1_dff</A> = DFFEAS(<A HREF="#PB4L41">PB4L41</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB4_usedw_is_0_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff at FF_X18_Y9_N11
<P> --register power-up is low

<P><A NAME="PB4_usedw_is_0_dff">PB4_usedw_is_0_dff</A> = DFFEAS(<A HREF="#PB4L40">PB4L40</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB4_usedw_is_2_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff at FF_X18_Y9_N2
<P> --register power-up is low

<P><A NAME="PB4_usedw_is_2_dff">PB4_usedw_is_2_dff</A> = DFFEAS(<A HREF="#PB4L44">PB4L44</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB4L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~0 at LABCELL_X18_Y9_N54
<P><A NAME="PB4L3">PB4L3</A> = ( <A HREF="#PB4_usedw_is_0_dff">PB4_usedw_is_0_dff</A> & ( (<A HREF="#S1L11">S1L11</A> & ((!<A HREF="#PB4_usedw_is_1_dff">PB4_usedw_is_1_dff</A>) # (!<A HREF="#JB1L125">JB1L125</A>))) ) ) # ( !<A HREF="#PB4_usedw_is_0_dff">PB4_usedw_is_0_dff</A> & ( (!<A HREF="#PB4_usedw_is_1_dff">PB4_usedw_is_1_dff</A> & (<A HREF="#S1L11">S1L11</A> & (!<A HREF="#JB1L72">JB1L72</A> & <A HREF="#JB1L125">JB1L125</A>))) ) );


<P> --S1L16 is nios_system:NiosII|nios_system_audio_0:audio_0|done_dac_channel_sync~0 at LABCELL_X17_Y10_N39
<P><A NAME="S1L16">S1L16</A> = ( <A HREF="#S1_done_dac_channel_sync">S1_done_dac_channel_sync</A> ) # ( !<A HREF="#S1_done_dac_channel_sync">S1_done_dac_channel_sync</A> & ( (<A HREF="#GB3_last_test_clk">GB3_last_test_clk</A> & !<A HREF="#GB3_cur_test_clk">GB3_cur_test_clk</A>) ) );


<P> --PB4_low_addressa[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0] at FF_X13_Y8_N2
<P> --register power-up is low

<P><A NAME="PB4_low_addressa[0]">PB4_low_addressa[0]</A> = DFFEAS(<A HREF="#PB4L11">PB4L11</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB4_rd_ptr_lsb is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb at FF_X13_Y8_N11
<P> --register power-up is low

<P><A NAME="PB4_rd_ptr_lsb">PB4_rd_ptr_lsb</A> = DFFEAS(<A HREF="#PB4L32">PB4L32</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#PB4L33">PB4L33</A>,  ,  ,  ,  );


<P> --PB4L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[0]~0 at LABCELL_X13_Y8_N3
<P><A NAME="PB4L24">PB4L24</A> = ( <A HREF="#JB1L125">JB1L125</A> & ( !<A HREF="#PB4_rd_ptr_lsb">PB4_rd_ptr_lsb</A> ) ) # ( !<A HREF="#JB1L125">JB1L125</A> & ( <A HREF="#PB4_low_addressa[0]">PB4_low_addressa[0]</A> ) );


<P> --PB4_low_addressa[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1] at FF_X13_Y8_N50
<P> --register power-up is low

<P><A NAME="PB4_low_addressa[1]">PB4_low_addressa[1]</A> = DFFEAS(<A HREF="#PB4L13">PB4L13</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB4L25 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[1]~1 at LABCELL_X13_Y8_N54
<P><A NAME="PB4L25">PB4L25</A> = ( <A HREF="#SB4_counter_reg_bit[0]">SB4_counter_reg_bit[0]</A> & ( (<A HREF="#PB4_low_addressa[1]">PB4_low_addressa[1]</A>) # (<A HREF="#JB1L125">JB1L125</A>) ) ) # ( !<A HREF="#SB4_counter_reg_bit[0]">SB4_counter_reg_bit[0]</A> & ( (!<A HREF="#JB1L125">JB1L125</A> & <A HREF="#PB4_low_addressa[1]">PB4_low_addressa[1]</A>) ) );


<P> --PB4_low_addressa[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2] at FF_X13_Y8_N28
<P> --register power-up is low

<P><A NAME="PB4_low_addressa[2]">PB4_low_addressa[2]</A> = DFFEAS(<A HREF="#PB4L15">PB4L15</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB4L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[2]~2 at LABCELL_X13_Y8_N57
<P><A NAME="PB4L26">PB4L26</A> = ( <A HREF="#SB4_counter_reg_bit[1]">SB4_counter_reg_bit[1]</A> & ( (<A HREF="#PB4_low_addressa[2]">PB4_low_addressa[2]</A>) # (<A HREF="#JB1L125">JB1L125</A>) ) ) # ( !<A HREF="#SB4_counter_reg_bit[1]">SB4_counter_reg_bit[1]</A> & ( (!<A HREF="#JB1L125">JB1L125</A> & <A HREF="#PB4_low_addressa[2]">PB4_low_addressa[2]</A>) ) );


<P> --PB4_low_addressa[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3] at FF_X13_Y8_N53
<P> --register power-up is low

<P><A NAME="PB4_low_addressa[3]">PB4_low_addressa[3]</A> = DFFEAS(<A HREF="#PB4L17">PB4L17</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB4L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[3]~3 at LABCELL_X13_Y8_N12
<P><A NAME="PB4L27">PB4L27</A> = ( <A HREF="#PB4_low_addressa[3]">PB4_low_addressa[3]</A> & ( (!<A HREF="#JB1L125">JB1L125</A>) # (<A HREF="#SB4_counter_reg_bit[2]">SB4_counter_reg_bit[2]</A>) ) ) # ( !<A HREF="#PB4_low_addressa[3]">PB4_low_addressa[3]</A> & ( (<A HREF="#JB1L125">JB1L125</A> & <A HREF="#SB4_counter_reg_bit[2]">SB4_counter_reg_bit[2]</A>) ) );


<P> --PB4_low_addressa[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4] at FF_X13_Y10_N28
<P> --register power-up is low

<P><A NAME="PB4_low_addressa[4]">PB4_low_addressa[4]</A> = DFFEAS(<A HREF="#PB4L19">PB4L19</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB4L28 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[4]~4 at LABCELL_X13_Y10_N24
<P><A NAME="PB4L28">PB4L28</A> = ( <A HREF="#PB4_low_addressa[4]">PB4_low_addressa[4]</A> & ( (!<A HREF="#JB1L125">JB1L125</A>) # (<A HREF="#SB4_counter_reg_bit[3]">SB4_counter_reg_bit[3]</A>) ) ) # ( !<A HREF="#PB4_low_addressa[4]">PB4_low_addressa[4]</A> & ( (<A HREF="#JB1L125">JB1L125</A> & <A HREF="#SB4_counter_reg_bit[3]">SB4_counter_reg_bit[3]</A>) ) );


<P> --PB4_low_addressa[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5] at FF_X12_Y7_N14
<P> --register power-up is low

<P><A NAME="PB4_low_addressa[5]">PB4_low_addressa[5]</A> = DFFEAS(<A HREF="#PB4L21">PB4L21</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB4L29 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[5]~5 at LABCELL_X12_Y7_N15
<P><A NAME="PB4L29">PB4L29</A> = ( <A HREF="#JB1L125">JB1L125</A> & ( <A HREF="#SB4_counter_reg_bit[4]">SB4_counter_reg_bit[4]</A> ) ) # ( !<A HREF="#JB1L125">JB1L125</A> & ( <A HREF="#PB4_low_addressa[5]">PB4_low_addressa[5]</A> ) );


<P> --PB4_low_addressa[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6] at FF_X13_Y8_N25
<P> --register power-up is low

<P><A NAME="PB4_low_addressa[6]">PB4_low_addressa[6]</A> = DFFEAS(<A HREF="#PB4L23">PB4L23</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB4L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[6]~6 at LABCELL_X13_Y8_N15
<P><A NAME="PB4L30">PB4L30</A> = ( <A HREF="#PB4_low_addressa[6]">PB4_low_addressa[6]</A> & ( (!<A HREF="#JB1L125">JB1L125</A>) # (<A HREF="#SB4_counter_reg_bit[5]">SB4_counter_reg_bit[5]</A>) ) ) # ( !<A HREF="#PB4_low_addressa[6]">PB4_low_addressa[6]</A> & ( (<A HREF="#JB1L125">JB1L125</A> & <A HREF="#SB4_counter_reg_bit[5]">SB4_counter_reg_bit[5]</A>) ) );


<P> --JB1L123 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_was_read~0 at LABCELL_X17_Y10_N33
<P><A NAME="JB1L123">JB1L123</A> = ( <A HREF="#S1L11">S1L11</A> & ( ((!<A HREF="#JB1L125">JB1L125</A> & <A HREF="#JB1_left_channel_was_read">JB1_left_channel_was_read</A>)) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A>) ) );


<P> --JB1L94 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~4 at LABCELL_X13_Y9_N30
<P><A NAME="JB1L94">JB1L94</A> = ( <A HREF="#JB1_data_out_shift_reg[13]">JB1_data_out_shift_reg[13]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & ((!<A HREF="#JB1L125">JB1L125</A>) # ((<A HREF="#RB4_q_b[14]">RB4_q_b[14]</A>)))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#RB3_q_b[14]">RB3_q_b[14]</A>)))) ) ) # ( !<A HREF="#JB1_data_out_shift_reg[13]">JB1_data_out_shift_reg[13]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (<A HREF="#JB1L125">JB1L125</A> & (<A HREF="#RB4_q_b[14]">RB4_q_b[14]</A>))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#RB3_q_b[14]">RB3_q_b[14]</A>)))) ) );


<P> --PC1_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem_used[0] at FF_X22_Y10_N44
<P> --register power-up is low

<P><A NAME="PC1_mem_used[0]">PC1_mem_used[0]</A> = DFFEAS(<A HREF="#PC1L3">PC1L3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X22_Y10_N24
<P><A NAME="PC1L5">PC1L5</A> = ( <A HREF="#PC1_mem_used[1]">PC1_mem_used[1]</A> & ( <A HREF="#QC1L3">QC1L3</A> & ( (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC1_mem_used[0]">PC1_mem_used[0]</A>) ) ) ) # ( !<A HREF="#PC1_mem_used[1]">PC1_mem_used[1]</A> & ( <A HREF="#QC1L3">QC1L3</A> & ( (<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & (<A HREF="#BD1L10">BD1L10</A> & (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & <A HREF="#PC1_mem_used[0]">PC1_mem_used[0]</A>))) ) ) ) # ( <A HREF="#PC1_mem_used[1]">PC1_mem_used[1]</A> & ( !<A HREF="#QC1L3">QC1L3</A> & ( (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC1_mem_used[0]">PC1_mem_used[0]</A>) ) ) );


<P> --ZD1_D_iw[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11] at FF_X27_Y9_N37
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[11]">ZD1_D_iw[11]</A> = DFFEAS(<A HREF="#ZD1L668">ZD1L668</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  ,  ,  );


<P> --ZD1_D_iw[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13] at FF_X28_Y10_N46
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[13]">ZD1_D_iw[13]</A> = DFFEAS(<A HREF="#ZD1L671">ZD1L671</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  ,  ,  );


<P> --ZD1_D_iw[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15] at FF_X29_Y9_N37
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[15]">ZD1_D_iw[15]</A> = DFFEAS(<A HREF="#ZD1L674">ZD1L674</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  ,  ,  );


<P> --ZD1_D_iw[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16] at FF_X27_Y11_N10
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[16]">ZD1_D_iw[16]</A> = DFFEAS(<A HREF="#ZD1L676">ZD1L676</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  ,  ,  );


<P> --ZD1L629 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0 at MLABCELL_X34_Y10_N36
<P><A NAME="ZD1L629">ZD1L629</A> = ( !<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & ( <A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & ( (<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & (!<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & (!<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & <A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A>))) ) ) );


<P> --ZD1_D_iw[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5] at FF_X29_Y10_N16
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[5]">ZD1_D_iw[5]</A> = DFFEAS(<A HREF="#ZD1L662">ZD1L662</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  ,  ,  );


<P> --ZD1L614 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0 at LABCELL_X33_Y11_N54
<P><A NAME="ZD1L614">ZD1L614</A> = ( !<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & ( <A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & ( (!<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & (<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & (<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & <A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A>))) ) ) );


<P> --ZD1L630 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1 at MLABCELL_X34_Y10_N39
<P><A NAME="ZD1L630">ZD1L630</A> = ( !<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & ( <A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & ( (<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & (!<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & (<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & !<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A>))) ) ) );


<P> --ZD1L252 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0 at LABCELL_X36_Y12_N6
<P><A NAME="ZD1L252">ZD1L252</A> = ( !<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( <A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> ) );


<P> --ZD1L274 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0 at MLABCELL_X34_Y9_N57
<P><A NAME="ZD1L274">ZD1L274</A> = ( !<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & ( (!<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & (<A HREF="#ZD1L614">ZD1L614</A> & (<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & <A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A>))) ) );


<P> --ZD1_R_ctrl_shift_rot_right is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right at FF_X36_Y12_N13
<P> --register power-up is low

<P><A NAME="ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> = DFFEAS(<A HREF="#ZD1L288">ZD1L288</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L492 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~0 at LABCELL_X31_Y15_N48
<P><A NAME="ZD1L492">ZD1L492</A> = ( <A HREF="#ZD1_E_shift_rot_result[5]">ZD1_E_shift_rot_result[5]</A> & ( (<A HREF="#ZD1_E_shift_rot_result[3]">ZD1_E_shift_rot_result[3]</A>) # (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[5]">ZD1_E_shift_rot_result[5]</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & <A HREF="#ZD1_E_shift_rot_result[3]">ZD1_E_shift_rot_result[3]</A>) ) );


<P> --ZD1L345 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0 at LABCELL_X36_Y12_N45
<P><A NAME="ZD1L345">ZD1L345</A> = ( <A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & ( (!<A HREF="#ZD1L614">ZD1L614</A>) # (<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A>) ) ) # ( !<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & ( (<A HREF="#ZD1L614">ZD1L614</A> & <A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A>) ) );


<P> --ZD1L631 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2 at MLABCELL_X34_Y10_N54
<P><A NAME="ZD1L631">ZD1L631</A> = ( <A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( !<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & ( (!<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & (!<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & (!<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & !<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A>))) ) ) );


<P> --ZD1L615 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1 at MLABCELL_X34_Y11_N33
<P><A NAME="ZD1L615">ZD1L615</A> = ( !<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & ( <A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & ( (!<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & (<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & (!<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & !<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A>))) ) ) );


<P> --ZD1L616 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2 at MLABCELL_X34_Y11_N48
<P><A NAME="ZD1L616">ZD1L616</A> = ( !<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & ( <A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & ( (!<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & (!<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & (!<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & !<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A>))) ) ) );


<P> --ZD1L617 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3 at MLABCELL_X34_Y11_N42
<P><A NAME="ZD1L617">ZD1L617</A> = ( <A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & ( !<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & ( (<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & (!<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & (<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & !<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A>))) ) ) );


<P> --ZD1L618 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4 at LABCELL_X33_Y11_N36
<P><A NAME="ZD1L618">ZD1L618</A> = ( !<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & ( !<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & ( (<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & (!<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & (<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & !<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A>))) ) ) );


<P> --ZD1L619 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5 at MLABCELL_X34_Y11_N24
<P><A NAME="ZD1L619">ZD1L619</A> = ( <A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & ( !<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & ( (!<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & (!<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & (!<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & <A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A>))) ) ) );


<P> --ZD1L620 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6 at MLABCELL_X34_Y11_N0
<P><A NAME="ZD1L620">ZD1L620</A> = ( !<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & ( <A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & ( (!<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & (!<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & (!<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & !<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A>))) ) ) );


<P> --ZD1L343 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0 at LABCELL_X33_Y14_N36
<P><A NAME="ZD1L343">ZD1L343</A> = (<A HREF="#ZD1L345">ZD1L345</A>) # (<A HREF="#ZD1L243">ZD1L243</A>);


<P> --ZD1L344 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1 at LABCELL_X33_Y10_N45
<P><A NAME="ZD1L344">ZD1L344</A> = ( <A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( (<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A>) # (<A HREF="#ZD1L614">ZD1L614</A>) ) ) # ( !<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( (!<A HREF="#ZD1L614">ZD1L614</A> & <A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A>) ) );


<P> --ZD1L342 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1 at LABCELL_X33_Y10_N15
<P><A NAME="ZD1L342">ZD1L342</A> = (<A HREF="#ZD1L243">ZD1L243</A>) # (<A HREF="#ZD1L344">ZD1L344</A>);


<P> --ZD1_E_valid_from_R is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R at FF_X30_Y11_N2
<P> --register power-up is low

<P><A NAME="ZD1_E_valid_from_R">ZD1_E_valid_from_R</A> = DFFEAS(<A HREF="#ZD1L613">ZD1L613</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_R_ctrl_br is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br at FF_X33_Y11_N22
<P> --register power-up is low

<P><A NAME="ZD1_R_ctrl_br">ZD1_R_ctrl_br</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1L760">ZD1L760</A>,  ,  , VCC);


<P> --ZD1_R_valid is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid at FF_X31_Y11_N14
<P> --register power-up is low

<P><A NAME="ZD1_R_valid">ZD1_R_valid</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_D_valid">ZD1_D_valid</A>,  ,  , VCC);


<P> --ZD1_R_ctrl_retaddr is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr at FF_X33_Y10_N37
<P> --register power-up is low

<P><A NAME="ZD1_R_ctrl_retaddr">ZD1_R_ctrl_retaddr</A> = DFFEAS(<A HREF="#ZD1L283">ZD1L283</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L825 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0 at LABCELL_X35_Y11_N12
<P><A NAME="ZD1L825">ZD1L825</A> = ( <A HREF="#ZD1_R_ctrl_retaddr">ZD1_R_ctrl_retaddr</A> & ( <A HREF="#ZD1_E_valid_from_R">ZD1_E_valid_from_R</A> & ( (<A HREF="#ZD1_R_ctrl_br">ZD1_R_ctrl_br</A>) # (<A HREF="#ZD1_R_valid">ZD1_R_valid</A>) ) ) ) # ( !<A HREF="#ZD1_R_ctrl_retaddr">ZD1_R_ctrl_retaddr</A> & ( <A HREF="#ZD1_E_valid_from_R">ZD1_E_valid_from_R</A> & ( <A HREF="#ZD1_R_ctrl_br">ZD1_R_ctrl_br</A> ) ) ) # ( <A HREF="#ZD1_R_ctrl_retaddr">ZD1_R_ctrl_retaddr</A> & ( !<A HREF="#ZD1_E_valid_from_R">ZD1_E_valid_from_R</A> & ( <A HREF="#ZD1_R_valid">ZD1_R_valid</A> ) ) );


<P> --ZD1_R_ctrl_jmp_direct is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct at FF_X31_Y11_N59
<P> --register power-up is low

<P><A NAME="ZD1_R_ctrl_jmp_direct">ZD1_R_ctrl_jmp_direct</A> = DFFEAS(<A HREF="#ZD1L271">ZD1L271</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L826 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1 at LABCELL_X31_Y11_N51
<P><A NAME="ZD1L826">ZD1L826</A> = (<A HREF="#ZD1_R_ctrl_jmp_direct">ZD1_R_ctrl_jmp_direct</A> & <A HREF="#ZD1_E_valid_from_R">ZD1_E_valid_from_R</A>);


<P> --ZD1L797 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~2 at LABCELL_X36_Y14_N36
<P><A NAME="ZD1L797">ZD1L797</A> = ( <A HREF="#EE1_q_b[4]">EE1_q_b[4]</A> & ( <A HREF="#ZD1_D_iw[8]">ZD1_D_iw[8]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A>) # (<A HREF="#ZD1L2">ZD1L2</A>) ) ) ) # ( !<A HREF="#EE1_q_b[4]">EE1_q_b[4]</A> & ( <A HREF="#ZD1_D_iw[8]">ZD1_D_iw[8]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & ((<A HREF="#ZD1L826">ZD1L826</A>))) # (<A HREF="#ZD1L825">ZD1L825</A> & (<A HREF="#ZD1L2">ZD1L2</A>)) ) ) ) # ( <A HREF="#EE1_q_b[4]">EE1_q_b[4]</A> & ( !<A HREF="#ZD1_D_iw[8]">ZD1_D_iw[8]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & ((!<A HREF="#ZD1L826">ZD1L826</A>))) # (<A HREF="#ZD1L825">ZD1L825</A> & (<A HREF="#ZD1L2">ZD1L2</A>)) ) ) ) # ( !<A HREF="#EE1_q_b[4]">EE1_q_b[4]</A> & ( !<A HREF="#ZD1_D_iw[8]">ZD1_D_iw[8]</A> & ( (<A HREF="#ZD1L2">ZD1L2</A> & <A HREF="#ZD1L825">ZD1L825</A>) ) ) );


<P> --ZD1_R_src2_use_imm is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm at FF_X31_Y11_N50
<P> --register power-up is low

<P><A NAME="ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> = DFFEAS(<A HREF="#ZD1L851">ZD1L851</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_R_ctrl_src_imm5_shift_rot is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot at FF_X36_Y12_N25
<P> --register power-up is low

<P><A NAME="ZD1_R_ctrl_src_imm5_shift_rot">ZD1_R_ctrl_src_imm5_shift_rot</A> = DFFEAS(<A HREF="#ZD1L293">ZD1L293</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L849 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0 at LABCELL_X36_Y13_N42
<P><A NAME="ZD1L849">ZD1L849</A> = ( !<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & ( !<A HREF="#ZD1_R_ctrl_src_imm5_shift_rot">ZD1_R_ctrl_src_imm5_shift_rot</A> ) );


<P> --ZD1_R_ctrl_hi_imm16 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16 at FF_X33_Y10_N19
<P> --register power-up is low

<P><A NAME="ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> = DFFEAS(<A HREF="#ZD1L259">ZD1L259</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_R_ctrl_force_src2_zero is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero at FF_X33_Y10_N25
<P> --register power-up is low

<P><A NAME="ZD1_R_ctrl_force_src2_zero">ZD1_R_ctrl_force_src2_zero</A> = DFFEAS(<A HREF="#ZD1L258">ZD1L258</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L848 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~1 at LABCELL_X37_Y12_N33
<P><A NAME="ZD1L848">ZD1L848</A> = ( <A HREF="#ZD1L849">ZD1L849</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (!<A HREF="#ZD1_R_ctrl_force_src2_zero">ZD1_R_ctrl_force_src2_zero</A> & <A HREF="#EE2_q_b[4]">EE2_q_b[4]</A>)) ) ) # ( !<A HREF="#ZD1L849">ZD1L849</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (!<A HREF="#ZD1_R_ctrl_force_src2_zero">ZD1_R_ctrl_force_src2_zero</A> & <A HREF="#ZD1_D_iw[10]">ZD1_D_iw[10]</A>)) ) );


<P> --ZD1_E_alu_sub is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub at FF_X31_Y11_N31
<P> --register power-up is low

<P><A NAME="ZD1_E_alu_sub">ZD1_E_alu_sub</A> = DFFEAS(<A HREF="#ZD1L386">ZD1L386</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L632 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3 at LABCELL_X36_Y12_N30
<P><A NAME="ZD1L632">ZD1L632</A> = ( !<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & ( <A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & ( (!<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & (!<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & (<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & <A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A>))) ) ) );


<P> --ZD1_D_op_rdctl is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl at MLABCELL_X28_Y12_N6
<P><A NAME="ZD1_D_op_rdctl">ZD1_D_op_rdctl</A> = ( <A HREF="#ZD1L614">ZD1L614</A> & ( <A HREF="#ZD1L632">ZD1L632</A> ) );


<P> --ZD1L633 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4 at MLABCELL_X34_Y10_N57
<P><A NAME="ZD1L633">ZD1L633</A> = ( <A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & ( !<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( (!<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & (!<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & (!<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & !<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A>))) ) ) );


<P> --ZD1L634 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5 at MLABCELL_X34_Y9_N0
<P><A NAME="ZD1L634">ZD1L634</A> = ( !<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & ( !<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & ( (!<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & (<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & (<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & !<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A>))) ) ) );


<P> --ZD1L249 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0 at MLABCELL_X34_Y11_N18
<P><A NAME="ZD1L249">ZD1L249</A> = (<A HREF="#ZD1L614">ZD1L614</A> & (((<A HREF="#ZD1L634">ZD1L634</A>) # (<A HREF="#ZD1L633">ZD1L633</A>)) # (<A HREF="#ZD1L244">ZD1L244</A>)));


<P> --ZD1L621 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7 at MLABCELL_X34_Y11_N30
<P><A NAME="ZD1L621">ZD1L621</A> = ( !<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & ( <A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & ( (!<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & (<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & (!<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & !<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A>))) ) ) );


<P> --ZD1L622 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8 at MLABCELL_X34_Y11_N3
<P><A NAME="ZD1L622">ZD1L622</A> = ( !<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & ( <A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & ( (!<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & (!<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & (!<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & !<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A>))) ) ) );


<P> --ZD1L760 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0 at LABCELL_X31_Y11_N3
<P><A NAME="ZD1L760">ZD1L760</A> = ( <A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & ( !<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & ( (<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & ((!<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A>) # ((!<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A>) # (!<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A>)))) ) ) );


<P> --ZD1L250 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1 at MLABCELL_X34_Y11_N21
<P><A NAME="ZD1L250">ZD1L250</A> = ( !<A HREF="#ZD1L616">ZD1L616</A> & ( (!<A HREF="#ZD1L760">ZD1L760</A> & !<A HREF="#ZD1L622">ZD1L622</A>) ) );


<P> --ZD1L251 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~2 at MLABCELL_X34_Y11_N36
<P><A NAME="ZD1L251">ZD1L251</A> = ( <A HREF="#ZD1L620">ZD1L620</A> & ( <A HREF="#ZD1L615">ZD1L615</A> ) ) # ( !<A HREF="#ZD1L620">ZD1L620</A> & ( <A HREF="#ZD1L615">ZD1L615</A> ) ) # ( <A HREF="#ZD1L620">ZD1L620</A> & ( !<A HREF="#ZD1L615">ZD1L615</A> ) ) # ( !<A HREF="#ZD1L620">ZD1L620</A> & ( !<A HREF="#ZD1L615">ZD1L615</A> & ( ((!<A HREF="#ZD1L250">ZD1L250</A>) # ((<A HREF="#ZD1L621">ZD1L621</A>) # (<A HREF="#ZD1L619">ZD1L619</A>))) # (<A HREF="#ZD1L249">ZD1L249</A>) ) ) );


<P> --ZD1L494 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~1 at LABCELL_X31_Y15_N6
<P><A NAME="ZD1L494">ZD1L494</A> = ( <A HREF="#ZD1_E_shift_rot_result[5]">ZD1_E_shift_rot_result[5]</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A>) # (<A HREF="#ZD1_E_shift_rot_result[7]">ZD1_E_shift_rot_result[7]</A>) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[5]">ZD1_E_shift_rot_result[5]</A> & ( (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & <A HREF="#ZD1_E_shift_rot_result[7]">ZD1_E_shift_rot_result[7]</A>) ) );


<P> --ZD1L799 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~3 at LABCELL_X33_Y16_N15
<P><A NAME="ZD1L799">ZD1L799</A> = ( <A HREF="#ZD1L826">ZD1L826</A> & ( <A HREF="#EE1_q_b[6]">EE1_q_b[6]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & (<A HREF="#ZD1_D_iw[10]">ZD1_D_iw[10]</A>)) # (<A HREF="#ZD1L825">ZD1L825</A> & ((<A HREF="#ZD1L6">ZD1L6</A>))) ) ) ) # ( !<A HREF="#ZD1L826">ZD1L826</A> & ( <A HREF="#EE1_q_b[6]">EE1_q_b[6]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A>) # (<A HREF="#ZD1L6">ZD1L6</A>) ) ) ) # ( <A HREF="#ZD1L826">ZD1L826</A> & ( !<A HREF="#EE1_q_b[6]">EE1_q_b[6]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & (<A HREF="#ZD1_D_iw[10]">ZD1_D_iw[10]</A>)) # (<A HREF="#ZD1L825">ZD1L825</A> & ((<A HREF="#ZD1L6">ZD1L6</A>))) ) ) ) # ( !<A HREF="#ZD1L826">ZD1L826</A> & ( !<A HREF="#EE1_q_b[6]">EE1_q_b[6]</A> & ( (<A HREF="#ZD1L825">ZD1L825</A> & <A HREF="#ZD1L6">ZD1L6</A>) ) ) );


<P> --ZD1L577 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]~0 at LABCELL_X36_Y13_N45
<P><A NAME="ZD1L577">ZD1L577</A> = ( <A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> ) # ( !<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & ( (<A HREF="#ZD1_R_ctrl_src_imm5_shift_rot">ZD1_R_ctrl_src_imm5_shift_rot</A>) # (<A HREF="#ZD1_R_ctrl_force_src2_zero">ZD1_R_ctrl_force_src2_zero</A>) ) );


<P> --ZD1L493 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~2 at LABCELL_X31_Y15_N39
<P><A NAME="ZD1L493">ZD1L493</A> = (!<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & (<A HREF="#ZD1_E_shift_rot_result[4]">ZD1_E_shift_rot_result[4]</A>)) # (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#ZD1_E_shift_rot_result[6]">ZD1_E_shift_rot_result[6]</A>)));


<P> --ZD1L798 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~4 at LABCELL_X36_Y14_N33
<P><A NAME="ZD1L798">ZD1L798</A> = ( <A HREF="#EE1_q_b[5]">EE1_q_b[5]</A> & ( <A HREF="#ZD1L826">ZD1L826</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & (<A HREF="#ZD1_D_iw[9]">ZD1_D_iw[9]</A>)) # (<A HREF="#ZD1L825">ZD1L825</A> & ((<A HREF="#ZD1L10">ZD1L10</A>))) ) ) ) # ( !<A HREF="#EE1_q_b[5]">EE1_q_b[5]</A> & ( <A HREF="#ZD1L826">ZD1L826</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & (<A HREF="#ZD1_D_iw[9]">ZD1_D_iw[9]</A>)) # (<A HREF="#ZD1L825">ZD1L825</A> & ((<A HREF="#ZD1L10">ZD1L10</A>))) ) ) ) # ( <A HREF="#EE1_q_b[5]">EE1_q_b[5]</A> & ( !<A HREF="#ZD1L826">ZD1L826</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A>) # (<A HREF="#ZD1L10">ZD1L10</A>) ) ) ) # ( !<A HREF="#EE1_q_b[5]">EE1_q_b[5]</A> & ( !<A HREF="#ZD1L826">ZD1L826</A> & ( (<A HREF="#ZD1L825">ZD1L825</A> & <A HREF="#ZD1L10">ZD1L10</A>) ) ) );


<P> --ZD1L508 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~3 at MLABCELL_X34_Y14_N12
<P><A NAME="ZD1L508">ZD1L508</A> = ( <A HREF="#ZD1_E_shift_rot_result[21]">ZD1_E_shift_rot_result[21]</A> & ( (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A>) # (<A HREF="#ZD1L470Q">ZD1L470Q</A>) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[21]">ZD1_E_shift_rot_result[21]</A> & ( (<A HREF="#ZD1L470Q">ZD1L470Q</A> & !<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A>) ) );


<P> --ZD1L813 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[20]~5 at LABCELL_X36_Y14_N15
<P><A NAME="ZD1L813">ZD1L813</A> = ( <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A> & ( <A HREF="#EE1_q_b[20]">EE1_q_b[20]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A>) # (<A HREF="#ZD1L14">ZD1L14</A>) ) ) ) # ( !<A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A> & ( <A HREF="#EE1_q_b[20]">EE1_q_b[20]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & (!<A HREF="#ZD1L826">ZD1L826</A>)) # (<A HREF="#ZD1L825">ZD1L825</A> & ((<A HREF="#ZD1L14">ZD1L14</A>))) ) ) ) # ( <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A> & ( !<A HREF="#EE1_q_b[20]">EE1_q_b[20]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & (<A HREF="#ZD1L826">ZD1L826</A>)) # (<A HREF="#ZD1L825">ZD1L825</A> & ((<A HREF="#ZD1L14">ZD1L14</A>))) ) ) ) # ( !<A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A> & ( !<A HREF="#EE1_q_b[20]">EE1_q_b[20]</A> & ( (<A HREF="#ZD1L825">ZD1L825</A> & <A HREF="#ZD1L14">ZD1L14</A>) ) ) );


<P> --ZD1_D_iw[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21] at FF_X28_Y10_N1
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[21]">ZD1_D_iw[21]</A> = DFFEAS(<A HREF="#ZD1L685">ZD1L685</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  ,  ,  );


<P> --ZD1L831 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~0 at LABCELL_X35_Y13_N24
<P><A NAME="ZD1L831">ZD1L831</A> = ( <A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & ( <A HREF="#ZD1_D_iw[10]">ZD1_D_iw[10]</A> & ( (<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A>) # (<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A>) ) ) ) # ( !<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & ( <A HREF="#ZD1_D_iw[10]">ZD1_D_iw[10]</A> & ( (<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A>) # (<A HREF="#EE2_q_b[20]">EE2_q_b[20]</A>) ) ) ) # ( <A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & ( !<A HREF="#ZD1_D_iw[10]">ZD1_D_iw[10]</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & <A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A>) ) ) ) # ( !<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & ( !<A HREF="#ZD1_D_iw[10]">ZD1_D_iw[10]</A> & ( (<A HREF="#EE2_q_b[20]">EE2_q_b[20]</A> & !<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A>) ) ) );


<P> --ZD1_R_ctrl_unsigned_lo_imm16 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16 at FF_X34_Y11_N13
<P> --register power-up is low

<P><A NAME="ZD1_R_ctrl_unsigned_lo_imm16">ZD1_R_ctrl_unsigned_lo_imm16</A> = DFFEAS(<A HREF="#ZD1L297">ZD1L297</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L843 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1 at LABCELL_X35_Y13_N6
<P><A NAME="ZD1L843">ZD1L843</A> = ( <A HREF="#ZD1_R_ctrl_unsigned_lo_imm16">ZD1_R_ctrl_unsigned_lo_imm16</A> & ( <A HREF="#ZD1_R_ctrl_force_src2_zero">ZD1_R_ctrl_force_src2_zero</A> ) ) # ( !<A HREF="#ZD1_R_ctrl_unsigned_lo_imm16">ZD1_R_ctrl_unsigned_lo_imm16</A> & ( <A HREF="#ZD1_R_ctrl_force_src2_zero">ZD1_R_ctrl_force_src2_zero</A> ) ) # ( <A HREF="#ZD1_R_ctrl_unsigned_lo_imm16">ZD1_R_ctrl_unsigned_lo_imm16</A> & ( !<A HREF="#ZD1_R_ctrl_force_src2_zero">ZD1_R_ctrl_force_src2_zero</A> ) );


<P> --ZD1L513 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~4 at MLABCELL_X34_Y14_N6
<P><A NAME="ZD1L513">ZD1L513</A> = (!<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#ZD1_E_shift_rot_result[24]">ZD1_E_shift_rot_result[24]</A>))) # (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & (<A HREF="#ZD1_E_shift_rot_result[26]">ZD1_E_shift_rot_result[26]</A>));


<P> --ZD1L818 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[25]~6 at LABCELL_X36_Y14_N54
<P><A NAME="ZD1L818">ZD1L818</A> = ( <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A> & ( <A HREF="#EE1_q_b[25]">EE1_q_b[25]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A>) # (<A HREF="#ZD1L18">ZD1L18</A>) ) ) ) # ( !<A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A> & ( <A HREF="#EE1_q_b[25]">EE1_q_b[25]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & ((!<A HREF="#ZD1L826">ZD1L826</A>))) # (<A HREF="#ZD1L825">ZD1L825</A> & (<A HREF="#ZD1L18">ZD1L18</A>)) ) ) ) # ( <A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A> & ( !<A HREF="#EE1_q_b[25]">EE1_q_b[25]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & ((<A HREF="#ZD1L826">ZD1L826</A>))) # (<A HREF="#ZD1L825">ZD1L825</A> & (<A HREF="#ZD1L18">ZD1L18</A>)) ) ) ) # ( !<A HREF="#ZD1_D_iw[29]">ZD1_D_iw[29]</A> & ( !<A HREF="#EE1_q_b[25]">EE1_q_b[25]</A> & ( (<A HREF="#ZD1L18">ZD1L18</A> & <A HREF="#ZD1L825">ZD1L825</A>) ) ) );


<P> --ZD1L836 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~2 at LABCELL_X35_Y13_N33
<P><A NAME="ZD1L836">ZD1L836</A> = ( <A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & ( <A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> ) ) # ( <A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & ( !<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & ( (!<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & (<A HREF="#EE2_q_b[25]">EE2_q_b[25]</A>)) # (<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & ((<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A>))) ) ) ) # ( !<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & ( !<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & ( (!<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & (<A HREF="#EE2_q_b[25]">EE2_q_b[25]</A>)) # (<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & ((<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A>))) ) ) );


<P> --ZD1L509 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~5 at MLABCELL_X34_Y14_N51
<P><A NAME="ZD1L509">ZD1L509</A> = (!<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & (<A HREF="#ZD1_E_shift_rot_result[20]">ZD1_E_shift_rot_result[20]</A>)) # (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#ZD1_E_shift_rot_result[22]">ZD1_E_shift_rot_result[22]</A>)));


<P> --ZD1L832 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~3 at LABCELL_X35_Y13_N36
<P><A NAME="ZD1L832">ZD1L832</A> = ( <A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (((<A HREF="#EE2_q_b[21]">EE2_q_b[21]</A>)) # (<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A>))) # (<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A>)))) ) ) # ( !<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (!<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & (<A HREF="#EE2_q_b[21]">EE2_q_b[21]</A>))) # (<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A>)))) ) );


<P> --ZD1L814 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[21]~7 at LABCELL_X37_Y14_N48
<P><A NAME="ZD1L814">ZD1L814</A> = ( <A HREF="#EE1_q_b[21]">EE1_q_b[21]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & ((!<A HREF="#ZD1L826">ZD1L826</A>) # ((<A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>)))) # (<A HREF="#ZD1L825">ZD1L825</A> & (((<A HREF="#ZD1L22">ZD1L22</A>)))) ) ) # ( !<A HREF="#EE1_q_b[21]">EE1_q_b[21]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & (<A HREF="#ZD1L826">ZD1L826</A> & ((<A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A>)))) # (<A HREF="#ZD1L825">ZD1L825</A> & (((<A HREF="#ZD1L22">ZD1L22</A>)))) ) );


<P> --ZD1L506 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~6 at LABCELL_X36_Y15_N15
<P><A NAME="ZD1L506">ZD1L506</A> = (!<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#ZD1_E_shift_rot_result[17]">ZD1_E_shift_rot_result[17]</A>))) # (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & (<A HREF="#ZD1_E_shift_rot_result[19]">ZD1_E_shift_rot_result[19]</A>));


<P> --ZD1L829 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~4 at LABCELL_X35_Y13_N18
<P><A NAME="ZD1L829">ZD1L829</A> = ( <A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (((<A HREF="#EE2_q_b[18]">EE2_q_b[18]</A>)) # (<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A>))) # (<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZD1_D_iw[8]">ZD1_D_iw[8]</A>)))) ) ) # ( !<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (!<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & (<A HREF="#EE2_q_b[18]">EE2_q_b[18]</A>))) # (<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZD1_D_iw[8]">ZD1_D_iw[8]</A>)))) ) );


<P> --ZD1L811 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[18]~8 at LABCELL_X36_Y14_N27
<P><A NAME="ZD1L811">ZD1L811</A> = ( <A HREF="#ZD1L26">ZD1L26</A> & ( <A HREF="#EE1_q_b[18]">EE1_q_b[18]</A> & ( (!<A HREF="#ZD1L826">ZD1L826</A>) # ((<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>) # (<A HREF="#ZD1L825">ZD1L825</A>)) ) ) ) # ( !<A HREF="#ZD1L26">ZD1L26</A> & ( <A HREF="#EE1_q_b[18]">EE1_q_b[18]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & ((!<A HREF="#ZD1L826">ZD1L826</A>) # (<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>))) ) ) ) # ( <A HREF="#ZD1L26">ZD1L26</A> & ( !<A HREF="#EE1_q_b[18]">EE1_q_b[18]</A> & ( ((<A HREF="#ZD1L826">ZD1L826</A> & <A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>)) # (<A HREF="#ZD1L825">ZD1L825</A>) ) ) ) # ( !<A HREF="#ZD1L26">ZD1L26</A> & ( !<A HREF="#EE1_q_b[18]">EE1_q_b[18]</A> & ( (<A HREF="#ZD1L826">ZD1L826</A> & (!<A HREF="#ZD1L825">ZD1L825</A> & <A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A>)) ) ) );


<P> --ZD1L507 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~7 at LABCELL_X36_Y15_N6
<P><A NAME="ZD1L507">ZD1L507</A> = ( <A HREF="#ZD1_E_shift_rot_result[18]">ZD1_E_shift_rot_result[18]</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A>) # (<A HREF="#ZD1L472Q">ZD1L472Q</A>) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[18]">ZD1_E_shift_rot_result[18]</A> & ( (<A HREF="#ZD1L472Q">ZD1L472Q</A> & <A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A>) ) );


<P> --ZD1L830 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~5 at LABCELL_X35_Y13_N21
<P><A NAME="ZD1L830">ZD1L830</A> = ( <A HREF="#EE2_q_b[19]">EE2_q_b[19]</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & ((!<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A>) # ((<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A>)))) # (<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZD1_D_iw[9]">ZD1_D_iw[9]</A>)))) ) ) # ( !<A HREF="#EE2_q_b[19]">EE2_q_b[19]</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & ((<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A>)))) # (<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZD1_D_iw[9]">ZD1_D_iw[9]</A>)))) ) );


<P> --ZD1L812 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[19]~9 at LABCELL_X37_Y14_N18
<P><A NAME="ZD1L812">ZD1L812</A> = ( <A HREF="#ZD1L825">ZD1L825</A> & ( <A HREF="#EE1_q_b[19]">EE1_q_b[19]</A> & ( <A HREF="#ZD1L30">ZD1L30</A> ) ) ) # ( !<A HREF="#ZD1L825">ZD1L825</A> & ( <A HREF="#EE1_q_b[19]">EE1_q_b[19]</A> & ( (!<A HREF="#ZD1L826">ZD1L826</A>) # (<A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A>) ) ) ) # ( <A HREF="#ZD1L825">ZD1L825</A> & ( !<A HREF="#EE1_q_b[19]">EE1_q_b[19]</A> & ( <A HREF="#ZD1L30">ZD1L30</A> ) ) ) # ( !<A HREF="#ZD1L825">ZD1L825</A> & ( !<A HREF="#EE1_q_b[19]">EE1_q_b[19]</A> & ( (<A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A> & <A HREF="#ZD1L826">ZD1L826</A>) ) ) );


<P> --ZD1L510 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~8 at MLABCELL_X34_Y14_N45
<P><A NAME="ZD1L510">ZD1L510</A> = ( <A HREF="#ZD1_E_shift_rot_result[21]">ZD1_E_shift_rot_result[21]</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A>) # (<A HREF="#ZD1_E_shift_rot_result[23]">ZD1_E_shift_rot_result[23]</A>) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[21]">ZD1_E_shift_rot_result[21]</A> & ( (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & <A HREF="#ZD1_E_shift_rot_result[23]">ZD1_E_shift_rot_result[23]</A>) ) );


<P> --ZD1L833 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~6 at LABCELL_X35_Y13_N12
<P><A NAME="ZD1L833">ZD1L833</A> = ( <A HREF="#EE2_q_b[22]">EE2_q_b[22]</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & ((!<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A>) # ((<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A>)))) # (<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A>)))) ) ) # ( !<A HREF="#EE2_q_b[22]">EE2_q_b[22]</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & ((<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A>)))) # (<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A>)))) ) );


<P> --ZD1L815 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[22]~10 at LABCELL_X36_Y14_N45
<P><A NAME="ZD1L815">ZD1L815</A> = ( <A HREF="#EE1_q_b[22]">EE1_q_b[22]</A> & ( <A HREF="#ZD1L826">ZD1L826</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & ((<A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>))) # (<A HREF="#ZD1L825">ZD1L825</A> & (<A HREF="#ZD1L34">ZD1L34</A>)) ) ) ) # ( !<A HREF="#EE1_q_b[22]">EE1_q_b[22]</A> & ( <A HREF="#ZD1L826">ZD1L826</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & ((<A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>))) # (<A HREF="#ZD1L825">ZD1L825</A> & (<A HREF="#ZD1L34">ZD1L34</A>)) ) ) ) # ( <A HREF="#EE1_q_b[22]">EE1_q_b[22]</A> & ( !<A HREF="#ZD1L826">ZD1L826</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A>) # (<A HREF="#ZD1L34">ZD1L34</A>) ) ) ) # ( !<A HREF="#EE1_q_b[22]">EE1_q_b[22]</A> & ( !<A HREF="#ZD1L826">ZD1L826</A> & ( (<A HREF="#ZD1L34">ZD1L34</A> & <A HREF="#ZD1L825">ZD1L825</A>) ) ) );


<P> --ZD1L511 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~9 at MLABCELL_X34_Y14_N39
<P><A NAME="ZD1L511">ZD1L511</A> = ( <A HREF="#ZD1_E_shift_rot_result[24]">ZD1_E_shift_rot_result[24]</A> & ( (<A HREF="#ZD1_E_shift_rot_result[22]">ZD1_E_shift_rot_result[22]</A>) # (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[24]">ZD1_E_shift_rot_result[24]</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & <A HREF="#ZD1_E_shift_rot_result[22]">ZD1_E_shift_rot_result[22]</A>) ) );


<P> --ZD1L834 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~7 at LABCELL_X35_Y13_N15
<P><A NAME="ZD1L834">ZD1L834</A> = ( <A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & ( ((!<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & (<A HREF="#EE2_q_b[23]">EE2_q_b[23]</A>)) # (<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & ((<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A>)))) # (<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A>) ) ) # ( !<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & ((!<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & (<A HREF="#EE2_q_b[23]">EE2_q_b[23]</A>)) # (<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & ((<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A>))))) ) );


<P> --ZD1L816 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[23]~11 at LABCELL_X37_Y14_N12
<P><A NAME="ZD1L816">ZD1L816</A> = ( <A HREF="#ZD1L38">ZD1L38</A> & ( ((!<A HREF="#ZD1L826">ZD1L826</A> & (<A HREF="#EE1_q_b[23]">EE1_q_b[23]</A>)) # (<A HREF="#ZD1L826">ZD1L826</A> & ((<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>)))) # (<A HREF="#ZD1L825">ZD1L825</A>) ) ) # ( !<A HREF="#ZD1L38">ZD1L38</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & ((!<A HREF="#ZD1L826">ZD1L826</A> & (<A HREF="#EE1_q_b[23]">EE1_q_b[23]</A>)) # (<A HREF="#ZD1L826">ZD1L826</A> & ((<A HREF="#ZD1_D_iw[27]">ZD1_D_iw[27]</A>))))) ) );


<P> --ZD1L514 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~10 at MLABCELL_X34_Y14_N30
<P><A NAME="ZD1L514">ZD1L514</A> = ( <A HREF="#ZD1_E_shift_rot_result[27]">ZD1_E_shift_rot_result[27]</A> & ( (<A HREF="#ZD1_E_shift_rot_result[25]">ZD1_E_shift_rot_result[25]</A>) # (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[27]">ZD1_E_shift_rot_result[27]</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & <A HREF="#ZD1_E_shift_rot_result[25]">ZD1_E_shift_rot_result[25]</A>) ) );


<P> --ZD1L819 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[26]~12 at LABCELL_X37_Y14_N57
<P><A NAME="ZD1L819">ZD1L819</A> = ( <A HREF="#ZD1L42">ZD1L42</A> & ( ((!<A HREF="#ZD1L826">ZD1L826</A> & (<A HREF="#EE1_q_b[26]">EE1_q_b[26]</A>)) # (<A HREF="#ZD1L826">ZD1L826</A> & ((<A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>)))) # (<A HREF="#ZD1L825">ZD1L825</A>) ) ) # ( !<A HREF="#ZD1L42">ZD1L42</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & ((!<A HREF="#ZD1L826">ZD1L826</A> & (<A HREF="#EE1_q_b[26]">EE1_q_b[26]</A>)) # (<A HREF="#ZD1L826">ZD1L826</A> & ((<A HREF="#ZD1_D_iw[30]">ZD1_D_iw[30]</A>))))) ) );


<P> --ZD1L837 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~8 at LABCELL_X35_Y13_N42
<P><A NAME="ZD1L837">ZD1L837</A> = ( <A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & ( ((!<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & (<A HREF="#EE2_q_b[26]">EE2_q_b[26]</A>)) # (<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & ((<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A>)))) # (<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A>) ) ) # ( !<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & ((!<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & (<A HREF="#EE2_q_b[26]">EE2_q_b[26]</A>)) # (<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & ((<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A>))))) ) );


<P> --ZD1L512 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~11 at MLABCELL_X34_Y14_N33
<P><A NAME="ZD1L512">ZD1L512</A> = ( <A HREF="#ZD1_E_shift_rot_result[23]">ZD1_E_shift_rot_result[23]</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A>) # (<A HREF="#ZD1_E_shift_rot_result[25]">ZD1_E_shift_rot_result[25]</A>) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[23]">ZD1_E_shift_rot_result[23]</A> & ( (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & <A HREF="#ZD1_E_shift_rot_result[25]">ZD1_E_shift_rot_result[25]</A>) ) );


<P> --ZD1L835 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~9 at LABCELL_X35_Y13_N45
<P><A NAME="ZD1L835">ZD1L835</A> = ( <A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( ((!<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & ((<A HREF="#EE2_q_b[24]">EE2_q_b[24]</A>))) # (<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & (<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A>))) # (<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A>) ) ) # ( !<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & ((!<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & ((<A HREF="#EE2_q_b[24]">EE2_q_b[24]</A>))) # (<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & (<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A>)))) ) );


<P> --ZD1L817 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[24]~13 at LABCELL_X36_Y14_N3
<P><A NAME="ZD1L817">ZD1L817</A> = ( <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A> & ( <A HREF="#EE1_q_b[24]">EE1_q_b[24]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A>) # (<A HREF="#ZD1L46">ZD1L46</A>) ) ) ) # ( !<A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A> & ( <A HREF="#EE1_q_b[24]">EE1_q_b[24]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & (!<A HREF="#ZD1L826">ZD1L826</A>)) # (<A HREF="#ZD1L825">ZD1L825</A> & ((<A HREF="#ZD1L46">ZD1L46</A>))) ) ) ) # ( <A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A> & ( !<A HREF="#EE1_q_b[24]">EE1_q_b[24]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & (<A HREF="#ZD1L826">ZD1L826</A>)) # (<A HREF="#ZD1L825">ZD1L825</A> & ((<A HREF="#ZD1L46">ZD1L46</A>))) ) ) ) # ( !<A HREF="#ZD1_D_iw[28]">ZD1_D_iw[28]</A> & ( !<A HREF="#EE1_q_b[24]">EE1_q_b[24]</A> & ( (<A HREF="#ZD1L825">ZD1L825</A> & <A HREF="#ZD1L46">ZD1L46</A>) ) ) );


<P> --ZD1L501 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~12 at LABCELL_X36_Y15_N3
<P><A NAME="ZD1L501">ZD1L501</A> = ( <A HREF="#ZD1_E_shift_rot_result[12]">ZD1_E_shift_rot_result[12]</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A>) # (<A HREF="#ZD1_E_shift_rot_result[14]">ZD1_E_shift_rot_result[14]</A>) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[12]">ZD1_E_shift_rot_result[12]</A> & ( (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & <A HREF="#ZD1_E_shift_rot_result[14]">ZD1_E_shift_rot_result[14]</A>) ) );


<P> --ZD1L806 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~14 at LABCELL_X37_Y14_N15
<P><A NAME="ZD1L806">ZD1L806</A> = ( <A HREF="#EE1_q_b[13]">EE1_q_b[13]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & ((!<A HREF="#ZD1L826">ZD1L826</A>) # ((<A HREF="#ZD1_D_iw[17]">ZD1_D_iw[17]</A>)))) # (<A HREF="#ZD1L825">ZD1L825</A> & (((<A HREF="#ZD1L50">ZD1L50</A>)))) ) ) # ( !<A HREF="#EE1_q_b[13]">EE1_q_b[13]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & (<A HREF="#ZD1L826">ZD1L826</A> & ((<A HREF="#ZD1_D_iw[17]">ZD1_D_iw[17]</A>)))) # (<A HREF="#ZD1L825">ZD1L825</A> & (((<A HREF="#ZD1L50">ZD1L50</A>)))) ) );


<P> --ZD1_D_iw[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19] at FF_X25_Y10_N43
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[19]">ZD1_D_iw[19]</A> = DFFEAS(<A HREF="#ZD1L681">ZD1L681</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  ,  ,  );


<P> --ZD1L502 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~13 at LABCELL_X36_Y15_N54
<P><A NAME="ZD1L502">ZD1L502</A> = ( <A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & ( <A HREF="#ZD1_E_shift_rot_result[15]">ZD1_E_shift_rot_result[15]</A> ) ) # ( !<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & ( <A HREF="#ZD1_E_shift_rot_result[13]">ZD1_E_shift_rot_result[13]</A> ) );


<P> --ZD1_D_iw[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18] at FF_X29_Y10_N43
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[18]">ZD1_D_iw[18]</A> = DFFEAS(<A HREF="#ZD1L679">ZD1L679</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  ,  ,  );


<P> --ZD1L807 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~15 at LABCELL_X37_Y14_N51
<P><A NAME="ZD1L807">ZD1L807</A> = ( <A HREF="#ZD1_D_iw[18]">ZD1_D_iw[18]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & (((<A HREF="#EE1_q_b[14]">EE1_q_b[14]</A>)) # (<A HREF="#ZD1L826">ZD1L826</A>))) # (<A HREF="#ZD1L825">ZD1L825</A> & (((<A HREF="#ZD1L54">ZD1L54</A>)))) ) ) # ( !<A HREF="#ZD1_D_iw[18]">ZD1_D_iw[18]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & (!<A HREF="#ZD1L826">ZD1L826</A> & (<A HREF="#EE1_q_b[14]">EE1_q_b[14]</A>))) # (<A HREF="#ZD1L825">ZD1L825</A> & (((<A HREF="#ZD1L54">ZD1L54</A>)))) ) );


<P> --ZD1_D_iw[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20] at FF_X29_Y10_N28
<P> --register power-up is low

<P><A NAME="ZD1_D_iw[20]">ZD1_D_iw[20]</A> = DFFEAS(<A HREF="#ZD1L683">ZD1L683</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  ,  ,  );


<P> --ZD1L503 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~14 at LABCELL_X36_Y15_N36
<P><A NAME="ZD1L503">ZD1L503</A> = ( <A HREF="#ZD1_E_shift_rot_result[16]">ZD1_E_shift_rot_result[16]</A> & ( (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A>) # (<A HREF="#ZD1_E_shift_rot_result[14]">ZD1_E_shift_rot_result[14]</A>) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[16]">ZD1_E_shift_rot_result[16]</A> & ( (<A HREF="#ZD1_E_shift_rot_result[14]">ZD1_E_shift_rot_result[14]</A> & !<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A>) ) );


<P> --ZD1L808 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~16 at LABCELL_X36_Y14_N9
<P><A NAME="ZD1L808">ZD1L808</A> = ( <A HREF="#EE1_q_b[15]">EE1_q_b[15]</A> & ( <A HREF="#ZD1L826">ZD1L826</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & (<A HREF="#ZD1_D_iw[19]">ZD1_D_iw[19]</A>)) # (<A HREF="#ZD1L825">ZD1L825</A> & ((<A HREF="#ZD1L58">ZD1L58</A>))) ) ) ) # ( !<A HREF="#EE1_q_b[15]">EE1_q_b[15]</A> & ( <A HREF="#ZD1L826">ZD1L826</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & (<A HREF="#ZD1_D_iw[19]">ZD1_D_iw[19]</A>)) # (<A HREF="#ZD1L825">ZD1L825</A> & ((<A HREF="#ZD1L58">ZD1L58</A>))) ) ) ) # ( <A HREF="#EE1_q_b[15]">EE1_q_b[15]</A> & ( !<A HREF="#ZD1L826">ZD1L826</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A>) # (<A HREF="#ZD1L58">ZD1L58</A>) ) ) ) # ( !<A HREF="#EE1_q_b[15]">EE1_q_b[15]</A> & ( !<A HREF="#ZD1L826">ZD1L826</A> & ( (<A HREF="#ZD1L825">ZD1L825</A> & <A HREF="#ZD1L58">ZD1L58</A>) ) ) );


<P> --ZD1L505 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~15 at LABCELL_X36_Y15_N12
<P><A NAME="ZD1L505">ZD1L505</A> = ( <A HREF="#ZD1_E_shift_rot_result[18]">ZD1_E_shift_rot_result[18]</A> & ( (<A HREF="#ZD1_E_shift_rot_result[16]">ZD1_E_shift_rot_result[16]</A>) # (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[18]">ZD1_E_shift_rot_result[18]</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & <A HREF="#ZD1_E_shift_rot_result[16]">ZD1_E_shift_rot_result[16]</A>) ) );


<P> --ZD1L810 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[17]~17 at LABCELL_X37_Y14_N36
<P><A NAME="ZD1L810">ZD1L810</A> = ( <A HREF="#EE1_q_b[17]">EE1_q_b[17]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & ((!<A HREF="#ZD1L826">ZD1L826</A>) # ((<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A>)))) # (<A HREF="#ZD1L825">ZD1L825</A> & (((<A HREF="#ZD1L62">ZD1L62</A>)))) ) ) # ( !<A HREF="#EE1_q_b[17]">EE1_q_b[17]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & (<A HREF="#ZD1L826">ZD1L826</A> & ((<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A>)))) # (<A HREF="#ZD1L825">ZD1L825</A> & (((<A HREF="#ZD1L62">ZD1L62</A>)))) ) );


<P> --ZD1L828 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~10 at LABCELL_X35_Y13_N0
<P><A NAME="ZD1L828">ZD1L828</A> = ( <A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (((<A HREF="#EE2_q_b[17]">EE2_q_b[17]</A>)) # (<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A>))) # (<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZD1_D_iw[7]">ZD1_D_iw[7]</A>)))) ) ) # ( !<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (!<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & ((<A HREF="#EE2_q_b[17]">EE2_q_b[17]</A>)))) # (<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZD1_D_iw[7]">ZD1_D_iw[7]</A>)))) ) );


<P> --ZD1L504 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~16 at LABCELL_X36_Y15_N45
<P><A NAME="ZD1L504">ZD1L504</A> = ( <A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & ( <A HREF="#ZD1_E_shift_rot_result[17]">ZD1_E_shift_rot_result[17]</A> ) ) # ( !<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & ( <A HREF="#ZD1_E_shift_rot_result[15]">ZD1_E_shift_rot_result[15]</A> ) );


<P> --ZD1L827 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~11 at LABCELL_X35_Y13_N3
<P><A NAME="ZD1L827">ZD1L827</A> = ( <A HREF="#EE2_q_b[16]">EE2_q_b[16]</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & ((!<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A>) # ((<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A>)))) # (<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZD1_D_iw[6]">ZD1_D_iw[6]</A>)))) ) ) # ( !<A HREF="#EE2_q_b[16]">EE2_q_b[16]</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & ((<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A>)))) # (<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZD1_D_iw[6]">ZD1_D_iw[6]</A>)))) ) );


<P> --ZD1L809 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[16]~18 at LABCELL_X36_Y14_N51
<P><A NAME="ZD1L809">ZD1L809</A> = ( <A HREF="#ZD1_D_iw[20]">ZD1_D_iw[20]</A> & ( <A HREF="#EE1_q_b[16]">EE1_q_b[16]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A>) # (<A HREF="#ZD1L66">ZD1L66</A>) ) ) ) # ( !<A HREF="#ZD1_D_iw[20]">ZD1_D_iw[20]</A> & ( <A HREF="#EE1_q_b[16]">EE1_q_b[16]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & (!<A HREF="#ZD1L826">ZD1L826</A>)) # (<A HREF="#ZD1L825">ZD1L825</A> & ((<A HREF="#ZD1L66">ZD1L66</A>))) ) ) ) # ( <A HREF="#ZD1_D_iw[20]">ZD1_D_iw[20]</A> & ( !<A HREF="#EE1_q_b[16]">EE1_q_b[16]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & (<A HREF="#ZD1L826">ZD1L826</A>)) # (<A HREF="#ZD1L825">ZD1L825</A> & ((<A HREF="#ZD1L66">ZD1L66</A>))) ) ) ) # ( !<A HREF="#ZD1_D_iw[20]">ZD1_D_iw[20]</A> & ( !<A HREF="#EE1_q_b[16]">EE1_q_b[16]</A> & ( (<A HREF="#ZD1L825">ZD1L825</A> & <A HREF="#ZD1L66">ZD1L66</A>) ) ) );


<P> --ZD1L495 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~17 at LABCELL_X31_Y15_N9
<P><A NAME="ZD1L495">ZD1L495</A> = ( <A HREF="#ZD1_E_shift_rot_result[8]">ZD1_E_shift_rot_result[8]</A> & ( (<A HREF="#ZD1_E_shift_rot_result[6]">ZD1_E_shift_rot_result[6]</A>) # (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[8]">ZD1_E_shift_rot_result[8]</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & <A HREF="#ZD1_E_shift_rot_result[6]">ZD1_E_shift_rot_result[6]</A>) ) );


<P> --ZD1L800 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~19 at LABCELL_X29_Y15_N45
<P><A NAME="ZD1L800">ZD1L800</A> = ( <A HREF="#ZD1L826">ZD1L826</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & ((<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A>))) # (<A HREF="#ZD1L825">ZD1L825</A> & (<A HREF="#ZD1L70">ZD1L70</A>)) ) ) # ( !<A HREF="#ZD1L826">ZD1L826</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & (<A HREF="#EE1_q_b[7]">EE1_q_b[7]</A>)) # (<A HREF="#ZD1L825">ZD1L825</A> & ((<A HREF="#ZD1L70">ZD1L70</A>))) ) );


<P> --ZD1L496 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~18 at LABCELL_X31_Y15_N18
<P><A NAME="ZD1L496">ZD1L496</A> = ( <A HREF="#ZD1_E_shift_rot_result[9]">ZD1_E_shift_rot_result[9]</A> & ( (<A HREF="#ZD1_E_shift_rot_result[7]">ZD1_E_shift_rot_result[7]</A>) # (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[9]">ZD1_E_shift_rot_result[9]</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & <A HREF="#ZD1_E_shift_rot_result[7]">ZD1_E_shift_rot_result[7]</A>) ) );


<P> --ZD1L801 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~20 at LABCELL_X29_Y15_N12
<P><A NAME="ZD1L801">ZD1L801</A> = ( <A HREF="#ZD1L74">ZD1L74</A> & ( <A HREF="#ZD1L825">ZD1L825</A> ) ) # ( <A HREF="#ZD1L74">ZD1L74</A> & ( !<A HREF="#ZD1L825">ZD1L825</A> & ( (!<A HREF="#ZD1L826">ZD1L826</A> & (<A HREF="#EE1_q_b[8]">EE1_q_b[8]</A>)) # (<A HREF="#ZD1L826">ZD1L826</A> & ((<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A>))) ) ) ) # ( !<A HREF="#ZD1L74">ZD1L74</A> & ( !<A HREF="#ZD1L825">ZD1L825</A> & ( (!<A HREF="#ZD1L826">ZD1L826</A> & (<A HREF="#EE1_q_b[8]">EE1_q_b[8]</A>)) # (<A HREF="#ZD1L826">ZD1L826</A> & ((<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A>))) ) ) );


<P> --ZD1L497 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~19 at LABCELL_X31_Y15_N21
<P><A NAME="ZD1L497">ZD1L497</A> = ( <A HREF="#ZD1_E_shift_rot_result[8]">ZD1_E_shift_rot_result[8]</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A>) # (<A HREF="#ZD1_E_shift_rot_result[10]">ZD1_E_shift_rot_result[10]</A>) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[8]">ZD1_E_shift_rot_result[8]</A> & ( (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & <A HREF="#ZD1_E_shift_rot_result[10]">ZD1_E_shift_rot_result[10]</A>) ) );


<P> --ZD1L802 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~21 at LABCELL_X33_Y16_N6
<P><A NAME="ZD1L802">ZD1L802</A> = ( <A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & (((<A HREF="#EE1_q_b[9]">EE1_q_b[9]</A>)) # (<A HREF="#ZD1L826">ZD1L826</A>))) # (<A HREF="#ZD1L825">ZD1L825</A> & (((<A HREF="#ZD1L78">ZD1L78</A>)))) ) ) # ( !<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & (!<A HREF="#ZD1L826">ZD1L826</A> & ((<A HREF="#EE1_q_b[9]">EE1_q_b[9]</A>)))) # (<A HREF="#ZD1L825">ZD1L825</A> & (((<A HREF="#ZD1L78">ZD1L78</A>)))) ) );


<P> --ZD1L498 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~20 at LABCELL_X31_Y15_N12
<P><A NAME="ZD1L498">ZD1L498</A> = ( <A HREF="#ZD1_E_shift_rot_result[11]">ZD1_E_shift_rot_result[11]</A> & ( (<A HREF="#ZD1_E_shift_rot_result[9]">ZD1_E_shift_rot_result[9]</A>) # (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[11]">ZD1_E_shift_rot_result[11]</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & <A HREF="#ZD1_E_shift_rot_result[9]">ZD1_E_shift_rot_result[9]</A>) ) );


<P> --ZD1L803 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~22 at LABCELL_X37_Y14_N33
<P><A NAME="ZD1L803">ZD1L803</A> = ( <A HREF="#ZD1L82">ZD1L82</A> & ( ((!<A HREF="#ZD1L826">ZD1L826</A> & (<A HREF="#EE1_q_b[10]">EE1_q_b[10]</A>)) # (<A HREF="#ZD1L826">ZD1L826</A> & ((<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A>)))) # (<A HREF="#ZD1L825">ZD1L825</A>) ) ) # ( !<A HREF="#ZD1L82">ZD1L82</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & ((!<A HREF="#ZD1L826">ZD1L826</A> & (<A HREF="#EE1_q_b[10]">EE1_q_b[10]</A>)) # (<A HREF="#ZD1L826">ZD1L826</A> & ((<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A>))))) ) );


<P> --ZD1L499 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~21 at LABCELL_X36_Y15_N51
<P><A NAME="ZD1L499">ZD1L499</A> = ( <A HREF="#ZD1_E_shift_rot_result[12]">ZD1_E_shift_rot_result[12]</A> & ( (<A HREF="#ZD1L458Q">ZD1L458Q</A>) # (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[12]">ZD1_E_shift_rot_result[12]</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & <A HREF="#ZD1L458Q">ZD1L458Q</A>) ) );


<P> --ZD1L804 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~23 at LABCELL_X36_Y14_N18
<P><A NAME="ZD1L804">ZD1L804</A> = ( <A HREF="#ZD1L825">ZD1L825</A> & ( <A HREF="#EE1_q_b[11]">EE1_q_b[11]</A> & ( <A HREF="#ZD1L86">ZD1L86</A> ) ) ) # ( !<A HREF="#ZD1L825">ZD1L825</A> & ( <A HREF="#EE1_q_b[11]">EE1_q_b[11]</A> & ( (!<A HREF="#ZD1L826">ZD1L826</A>) # (<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A>) ) ) ) # ( <A HREF="#ZD1L825">ZD1L825</A> & ( !<A HREF="#EE1_q_b[11]">EE1_q_b[11]</A> & ( <A HREF="#ZD1L86">ZD1L86</A> ) ) ) # ( !<A HREF="#ZD1L825">ZD1L825</A> & ( !<A HREF="#EE1_q_b[11]">EE1_q_b[11]</A> & ( (<A HREF="#ZD1L826">ZD1L826</A> & <A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A>) ) ) );


<P> --ZD1L500 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~22 at LABCELL_X36_Y15_N0
<P><A NAME="ZD1L500">ZD1L500</A> = ( <A HREF="#ZD1_E_shift_rot_result[11]">ZD1_E_shift_rot_result[11]</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A>) # (<A HREF="#ZD1_E_shift_rot_result[13]">ZD1_E_shift_rot_result[13]</A>) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[11]">ZD1_E_shift_rot_result[11]</A> & ( (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & <A HREF="#ZD1_E_shift_rot_result[13]">ZD1_E_shift_rot_result[13]</A>) ) );


<P> --ZD1L805 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~24 at LABCELL_X37_Y14_N0
<P><A NAME="ZD1L805">ZD1L805</A> = ( <A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & ( <A HREF="#EE1_q_b[12]">EE1_q_b[12]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A>) # (<A HREF="#ZD1L90">ZD1L90</A>) ) ) ) # ( !<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & ( <A HREF="#EE1_q_b[12]">EE1_q_b[12]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & ((!<A HREF="#ZD1L826">ZD1L826</A>))) # (<A HREF="#ZD1L825">ZD1L825</A> & (<A HREF="#ZD1L90">ZD1L90</A>)) ) ) ) # ( <A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & ( !<A HREF="#EE1_q_b[12]">EE1_q_b[12]</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & ((<A HREF="#ZD1L826">ZD1L826</A>))) # (<A HREF="#ZD1L825">ZD1L825</A> & (<A HREF="#ZD1L90">ZD1L90</A>)) ) ) ) # ( !<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & ( !<A HREF="#EE1_q_b[12]">EE1_q_b[12]</A> & ( (<A HREF="#ZD1L90">ZD1L90</A> & <A HREF="#ZD1L825">ZD1L825</A>) ) ) );


<P> --ZD1L294 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0 at LABCELL_X31_Y9_N3
<P><A NAME="ZD1L294">ZD1L294</A> = ( !<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & ( <A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & ( (!<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & <A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A>) ) ) ) # ( !<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & ( !<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & ( <A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> ) ) );


<P> --QC10L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|wait_latency_counter~0 at LABCELL_X22_Y10_N36
<P><A NAME="QC10L12">QC10L12</A> = ( <A HREF="#NC10L1">NC10L1</A> & ( (<A HREF="#ZC1L2">ZC1L2</A> & (!<A HREF="#QC10_wait_latency_counter[0]">QC10_wait_latency_counter[0]</A> & ((!<A HREF="#AD1L14">AD1L14</A>) # (<A HREF="#QC10L11Q">QC10L11Q</A>)))) ) );


<P> --PC11_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[0] at FF_X22_Y10_N8
<P> --register power-up is low

<P><A NAME="PC11_mem_used[0]">PC11_mem_used[0]</A> = DFFEAS(<A HREF="#PC11L3">PC11L3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC11L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X22_Y10_N3
<P><A NAME="PC11L5">PC11L5</A> = (<A HREF="#PC11L8Q">PC11L8Q</A> & ((!<A HREF="#QC10L5Q">QC10L5Q</A>) # (!<A HREF="#PC11_mem_used[0]">PC11_mem_used[0]</A>)));


<P> --PC11L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X22_Y10_N0
<P><A NAME="PC11L6">PC11L6</A> = ( <A HREF="#QC1L3">QC1L3</A> & ( (!<A HREF="#QC10L5Q">QC10L5Q</A> & (<A HREF="#PC11_mem_used[0]">PC11_mem_used[0]</A> & (<A HREF="#BD1L9">BD1L9</A> & !<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A>))) ) );


<P> --PC11L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[1]~2 at LABCELL_X22_Y10_N54
<P><A NAME="PC11L7">PC11L7</A> = ( <A HREF="#PC11L6">PC11L6</A> & ( <A HREF="#NC10L2">NC10L2</A> & ( ((!<A HREF="#QC10L11Q">QC10L11Q</A> & (!<A HREF="#NC10L1">NC10L1</A> $ (!<A HREF="#QC10_wait_latency_counter[0]">QC10_wait_latency_counter[0]</A>)))) # (<A HREF="#PC11L5">PC11L5</A>) ) ) ) # ( !<A HREF="#PC11L6">PC11L6</A> & ( <A HREF="#NC10L2">NC10L2</A> & ( <A HREF="#PC11L5">PC11L5</A> ) ) ) # ( <A HREF="#PC11L6">PC11L6</A> & ( !<A HREF="#NC10L2">NC10L2</A> & ( ((!<A HREF="#QC10L11Q">QC10L11Q</A> & <A HREF="#QC10_wait_latency_counter[0]">QC10_wait_latency_counter[0]</A>)) # (<A HREF="#PC11L5">PC11L5</A>) ) ) ) # ( !<A HREF="#PC11L6">PC11L6</A> & ( !<A HREF="#NC10L2">NC10L2</A> & ( <A HREF="#PC11L5">PC11L5</A> ) ) );


<P> --QC10L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|wait_latency_counter~1 at LABCELL_X22_Y10_N39
<P><A NAME="QC10L13">QC10L13</A> = ( <A HREF="#NC10L1">NC10L1</A> & ( (<A HREF="#ZC1L2">ZC1L2</A> & ((!<A HREF="#QC10_wait_latency_counter[0]">QC10_wait_latency_counter[0]</A> & ((<A HREF="#QC10_wait_latency_counter[1]">QC10_wait_latency_counter[1]</A>))) # (<A HREF="#QC10_wait_latency_counter[0]">QC10_wait_latency_counter[0]</A> & (<A HREF="#AD1L14">AD1L14</A> & !<A HREF="#QC10_wait_latency_counter[1]">QC10_wait_latency_counter[1]</A>)))) ) );


<P> --T1L136 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|waitrequest~2 at MLABCELL_X21_Y8_N9
<P><A NAME="T1L136">T1L136</A> = ( <A HREF="#BD1L10">BD1L10</A> & ( (<A HREF="#T1L3">T1L3</A> & (!<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & (<A HREF="#AD1L14">AD1L14</A> & <A HREF="#T1L40">T1L40</A>))) ) );


<P> --T1_s_serial_transfer.STATE_0_IDLE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_0_IDLE at FF_X21_Y8_N53
<P> --register power-up is low

<P><A NAME="T1_s_serial_transfer.STATE_0_IDLE">T1_s_serial_transfer.STATE_0_IDLE</A> = DFFEAS(<A HREF="#T1L128">T1L128</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --T1L123 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~12 at MLABCELL_X21_Y8_N30
<P><A NAME="T1L123">T1L123</A> = ( <A HREF="#T1L136">T1L136</A> & ( (!<A HREF="#XB1L159Q">XB1L159Q</A> & (<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & (!<A HREF="#T1_s_serial_transfer.STATE_0_IDLE">T1_s_serial_transfer.STATE_0_IDLE</A> & !<A HREF="#T1_internal_reset">T1_internal_reset</A>))) ) );


<P> --NC2_m0_read is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|m0_read at LABCELL_X22_Y10_N33
<P><A NAME="NC2_m0_read">NC2_m0_read</A> = ( <A HREF="#AD1L13">AD1L13</A> & ( (!<A HREF="#T1L40">T1L40</A>) # ((!<A HREF="#BD1L10">BD1L10</A>) # (<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A>)) ) ) # ( !<A HREF="#AD1L13">AD1L13</A> );


<P> --T1L8 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Selector3~0 at LABCELL_X16_Y8_N48
<P><A NAME="T1L8">T1L8</A> = ( <A HREF="#T1_s_serial_transfer.STATE_5_READ_TRANSFER">T1_s_serial_transfer.STATE_5_READ_TRANSFER</A> & ( <A HREF="#XB1_transfer_complete">XB1_transfer_complete</A> ) );


<P> --T1_control_reg[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[16] at FF_X16_Y8_N22
<P> --register power-up is low

<P><A NAME="T1_control_reg[16]">T1_control_reg[16]</A> = DFFEAS(<A HREF="#T1L49">T1L49</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L48">T1L48</A>,  ,  ,  ,  );


<P> --T1_control_reg[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[17] at FF_X15_Y8_N49
<P> --register power-up is low

<P><A NAME="T1_control_reg[17]">T1_control_reg[17]</A> = DFFEAS(<A HREF="#T1L50">T1L50</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L48">T1L48</A>,  ,  ,  ,  );


<P> --T1L124 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~13 at MLABCELL_X21_Y8_N48
<P><A NAME="T1L124">T1L124</A> = ( <A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & ( (!<A HREF="#T1_s_serial_transfer.STATE_0_IDLE">T1_s_serial_transfer.STATE_0_IDLE</A> & (!<A HREF="#XB1L159Q">XB1L159Q</A> & <A HREF="#T1L3">T1L3</A>)) ) );


<P> --T1L9 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Selector3~1 at LABCELL_X16_Y8_N12
<P><A NAME="T1L9">T1L9</A> = ( <A HREF="#T1_control_reg[17]">T1_control_reg[17]</A> & ( <A HREF="#T1_control_reg[16]">T1_control_reg[16]</A> & ( <A HREF="#T1L8">T1L8</A> ) ) ) # ( !<A HREF="#T1_control_reg[17]">T1_control_reg[17]</A> & ( <A HREF="#T1_control_reg[16]">T1_control_reg[16]</A> & ( <A HREF="#T1L8">T1L8</A> ) ) ) # ( <A HREF="#T1_control_reg[17]">T1_control_reg[17]</A> & ( !<A HREF="#T1_control_reg[16]">T1_control_reg[16]</A> & ( <A HREF="#T1L8">T1L8</A> ) ) ) # ( !<A HREF="#T1_control_reg[17]">T1_control_reg[17]</A> & ( !<A HREF="#T1_control_reg[16]">T1_control_reg[16]</A> & ( ((!<A HREF="#T1L136">T1L136</A> & (<A HREF="#T1L124">T1L124</A> & !<A HREF="#NC2_m0_read">NC2_m0_read</A>))) # (<A HREF="#T1L8">T1L8</A>) ) ) );


<P> --NC7L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|m0_write~0 at LABCELL_X23_Y10_N21
<P><A NAME="NC7L1">NC7L1</A> = (<A HREF="#BD1L9">BD1L9</A> & (<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & !<A HREF="#PC7_mem_used[1]">PC7_mem_used[1]</A>));


<P> --QC7L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter~0 at LABCELL_X23_Y10_N48
<P><A NAME="QC7L18">QC7L18</A> = ( <A HREF="#NC7L1">NC7L1</A> & ( (<A HREF="#ZC1L2">ZC1L2</A> & (!<A HREF="#QC7_wait_latency_counter[0]">QC7_wait_latency_counter[0]</A> & ((!<A HREF="#AD1L14">AD1L14</A>) # (<A HREF="#QC7_wait_latency_counter[1]">QC7_wait_latency_counter[1]</A>)))) ) );


<P> --PC7_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0] at FF_X23_Y10_N1
<P> --register power-up is low

<P><A NAME="PC7_mem_used[0]">PC7_mem_used[0]</A> = DFFEAS(<A HREF="#PC7L3">PC7L3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC7L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X23_Y10_N42
<P><A NAME="PC7L5">PC7L5</A> = (<A HREF="#PC7_mem_used[1]">PC7_mem_used[1]</A> & ((!<A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC7_mem_used[0]">PC7_mem_used[0]</A>)));


<P> --PC7L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X23_Y10_N45
<P><A NAME="PC7L6">PC7L6</A> = ( <A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & ( (!<A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A> & (<A HREF="#PC7_mem_used[0]">PC7_mem_used[0]</A> & (<A HREF="#QC1L3">QC1L3</A> & <A HREF="#BD1L9">BD1L9</A>))) ) );


<P> --PC7L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]~2 at LABCELL_X23_Y10_N54
<P><A NAME="PC7L7">PC7L7</A> = ( <A HREF="#NC7L1">NC7L1</A> & ( <A HREF="#QC7_wait_latency_counter[0]">QC7_wait_latency_counter[0]</A> & ( ((!<A HREF="#QC7_wait_latency_counter[1]">QC7_wait_latency_counter[1]</A> & (<A HREF="#PC7L6">PC7L6</A> & !<A HREF="#NC10L2">NC10L2</A>))) # (<A HREF="#PC7L5">PC7L5</A>) ) ) ) # ( !<A HREF="#NC7L1">NC7L1</A> & ( <A HREF="#QC7_wait_latency_counter[0]">QC7_wait_latency_counter[0]</A> & ( ((!<A HREF="#QC7_wait_latency_counter[1]">QC7_wait_latency_counter[1]</A> & <A HREF="#PC7L6">PC7L6</A>)) # (<A HREF="#PC7L5">PC7L5</A>) ) ) ) # ( <A HREF="#NC7L1">NC7L1</A> & ( !<A HREF="#QC7_wait_latency_counter[0]">QC7_wait_latency_counter[0]</A> & ( ((!<A HREF="#QC7_wait_latency_counter[1]">QC7_wait_latency_counter[1]</A> & (<A HREF="#PC7L6">PC7L6</A> & <A HREF="#NC10L2">NC10L2</A>))) # (<A HREF="#PC7L5">PC7L5</A>) ) ) ) # ( !<A HREF="#NC7L1">NC7L1</A> & ( !<A HREF="#QC7_wait_latency_counter[0]">QC7_wait_latency_counter[0]</A> & ( <A HREF="#PC7L5">PC7L5</A> ) ) );


<P> --QC7L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter~1 at LABCELL_X23_Y10_N51
<P><A NAME="QC7L19">QC7L19</A> = ( <A HREF="#QC7_wait_latency_counter[0]">QC7_wait_latency_counter[0]</A> & ( (<A HREF="#ZC1L2">ZC1L2</A> & (<A HREF="#AD1L14">AD1L14</A> & (<A HREF="#NC7L1">NC7L1</A> & !<A HREF="#QC7_wait_latency_counter[1]">QC7_wait_latency_counter[1]</A>))) ) ) # ( !<A HREF="#QC7_wait_latency_counter[0]">QC7_wait_latency_counter[0]</A> & ( (<A HREF="#ZC1L2">ZC1L2</A> & (<A HREF="#NC7L1">NC7L1</A> & <A HREF="#QC7_wait_latency_counter[1]">QC7_wait_latency_counter[1]</A>)) ) );


<P> --PC4_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0] at FF_X24_Y11_N1
<P> --register power-up is low

<P><A NAME="PC4_mem_used[0]">PC4_mem_used[0]</A> = DFFEAS(<A HREF="#PC4L3">PC4L3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC4L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X24_Y11_N15
<P><A NAME="PC4L5">PC4L5</A> = ( <A HREF="#QC4_read_latency_shift_reg[0]">QC4_read_latency_shift_reg[0]</A> & ( (<A HREF="#PC4_mem_used[1]">PC4_mem_used[1]</A> & !<A HREF="#PC4_mem_used[0]">PC4_mem_used[0]</A>) ) ) # ( !<A HREF="#QC4_read_latency_shift_reg[0]">QC4_read_latency_shift_reg[0]</A> & ( ((<A HREF="#QC4L5">QC4L5</A> & (<A HREF="#TC1L11">TC1L11</A> & <A HREF="#PC4_mem_used[0]">PC4_mem_used[0]</A>))) # (<A HREF="#PC4_mem_used[1]">PC4_mem_used[1]</A>) ) );


<P> --QC4L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter~0 at LABCELL_X24_Y11_N30
<P><A NAME="QC4L11">QC4L11</A> = ( !<A HREF="#QC4_wait_latency_counter[1]">QC4_wait_latency_counter[1]</A> & ( <A HREF="#QC4_wait_latency_counter[0]">QC4_wait_latency_counter[0]</A> & ( (<A HREF="#BD1L15">BD1L15</A> & (!<A HREF="#PC4_mem_used[1]">PC4_mem_used[1]</A> & (<A HREF="#AD1L14">AD1L14</A> & <A HREF="#ZC1L2">ZC1L2</A>))) ) ) ) # ( <A HREF="#QC4_wait_latency_counter[1]">QC4_wait_latency_counter[1]</A> & ( !<A HREF="#QC4_wait_latency_counter[0]">QC4_wait_latency_counter[0]</A> & ( (<A HREF="#BD1L15">BD1L15</A> & (!<A HREF="#PC4_mem_used[1]">PC4_mem_used[1]</A> & <A HREF="#ZC1L2">ZC1L2</A>)) ) ) );


<P> --QC4L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter~1 at LABCELL_X24_Y11_N12
<P><A NAME="QC4L12">QC4L12</A> = ( <A HREF="#ZC1L2">ZC1L2</A> & ( (!<A HREF="#QC4L5">QC4L5</A> & (!<A HREF="#PC4_mem_used[1]">PC4_mem_used[1]</A> & (<A HREF="#BD1L15">BD1L15</A> & !<A HREF="#QC4_wait_latency_counter[0]">QC4_wait_latency_counter[0]</A>))) ) );


<P> --TC1L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~9 at LABCELL_X18_Y8_N39
<P><A NAME="TC1L19">TC1L19</A> = ( <A HREF="#BD1L13">BD1L13</A> & ( (<A HREF="#V1_av_waitrequest">V1_av_waitrequest</A> & <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>) ) );


<P> --PC3_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] at FF_X18_Y8_N29
<P> --register power-up is low

<P><A NAME="PC3_mem_used[0]">PC3_mem_used[0]</A> = DFFEAS(<A HREF="#PC3L3">PC3L3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC3L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X18_Y8_N24
<P><A NAME="PC3L5">PC3L5</A> = ( <A HREF="#TC1L19">TC1L19</A> & ( (!<A HREF="#PC3_mem_used[0]">PC3_mem_used[0]</A> & (((<A HREF="#PC3_mem_used[1]">PC3_mem_used[1]</A>)))) # (<A HREF="#PC3_mem_used[0]">PC3_mem_used[0]</A> & (!<A HREF="#QC3_read_latency_shift_reg[0]">QC3_read_latency_shift_reg[0]</A> & ((<A HREF="#PC3_mem_used[1]">PC3_mem_used[1]</A>) # (<A HREF="#QC1L3">QC1L3</A>)))) ) ) # ( !<A HREF="#TC1L19">TC1L19</A> & ( (<A HREF="#PC3_mem_used[1]">PC3_mem_used[1]</A> & ((!<A HREF="#QC3_read_latency_shift_reg[0]">QC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_mem_used[0]">PC3_mem_used[0]</A>))) ) );


<P> --V1L64 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|always2~0 at LABCELL_X18_Y8_N15
<P><A NAME="V1L64">V1L64</A> = ( <A HREF="#BD1L13">BD1L13</A> & ( (<A HREF="#ZC1L2">ZC1L2</A> & (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (!<A HREF="#PC3_mem_used[1]">PC3_mem_used[1]</A> & !<A HREF="#V1_av_waitrequest">V1_av_waitrequest</A>))) ) );


<P> --NC9L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|m0_write~0 at LABCELL_X27_Y13_N27
<P><A NAME="NC9L1">NC9L1</A> = (!<A HREF="#PC10_mem_used[1]">PC10_mem_used[1]</A> & <A HREF="#BD1L8">BD1L8</A>);


<P> --QC9L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_waitrequest_generated~0 at LABCELL_X27_Y13_N15
<P><A NAME="QC9L4">QC9L4</A> = ( <A HREF="#PC10_mem_used[1]">PC10_mem_used[1]</A> & ( (<A HREF="#QC9_wait_latency_counter[0]">QC9_wait_latency_counter[0]</A> & !<A HREF="#QC9_wait_latency_counter[1]">QC9_wait_latency_counter[1]</A>) ) ) # ( !<A HREF="#PC10_mem_used[1]">PC10_mem_used[1]</A> & ( (!<A HREF="#QC9_wait_latency_counter[1]">QC9_wait_latency_counter[1]</A> & (!<A HREF="#QC9_wait_latency_counter[0]">QC9_wait_latency_counter[0]</A> $ (((!<A HREF="#NC10L2">NC10L2</A>) # (!<A HREF="#BD1L8">BD1L8</A>))))) ) );


<P> --QC9L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter~0 at LABCELL_X27_Y13_N12
<P><A NAME="QC9L12">QC9L12</A> = ( !<A HREF="#QC9L4">QC9L4</A> & ( (!<A HREF="#QC9_wait_latency_counter[0]">QC9_wait_latency_counter[0]</A> & (<A HREF="#ZC1L2">ZC1L2</A> & <A HREF="#NC9L1">NC9L1</A>)) ) );


<P> --PC10_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0] at FF_X27_Y13_N25
<P> --register power-up is low

<P><A NAME="PC10_mem_used[0]">PC10_mem_used[0]</A> = DFFEAS(<A HREF="#PC10L3">PC10L3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC10L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X27_Y13_N42
<P><A NAME="PC10L5">PC10L5</A> = ( <A HREF="#PC10_mem_used[1]">PC10_mem_used[1]</A> & ( <A HREF="#PC10_mem_used[0]">PC10_mem_used[0]</A> & ( !<A HREF="#QC9_read_latency_shift_reg[0]">QC9_read_latency_shift_reg[0]</A> ) ) ) # ( !<A HREF="#PC10_mem_used[1]">PC10_mem_used[1]</A> & ( <A HREF="#PC10_mem_used[0]">PC10_mem_used[0]</A> & ( (<A HREF="#QC1L3">QC1L3</A> & (<A HREF="#BD1L8">BD1L8</A> & (!<A HREF="#QC9_read_latency_shift_reg[0]">QC9_read_latency_shift_reg[0]</A> & <A HREF="#QC9L4">QC9L4</A>))) ) ) ) # ( <A HREF="#PC10_mem_used[1]">PC10_mem_used[1]</A> & ( !<A HREF="#PC10_mem_used[0]">PC10_mem_used[0]</A> ) );


<P> --QC9L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter~1 at LABCELL_X27_Y13_N0
<P><A NAME="QC9L13">QC9L13</A> = ( <A HREF="#ZC1L2">ZC1L2</A> & ( (<A HREF="#NC9L1">NC9L1</A> & ((!<A HREF="#QC9_wait_latency_counter[0]">QC9_wait_latency_counter[0]</A> & ((<A HREF="#QC9_wait_latency_counter[1]">QC9_wait_latency_counter[1]</A>))) # (<A HREF="#QC9_wait_latency_counter[0]">QC9_wait_latency_counter[0]</A> & (<A HREF="#AD1L14">AD1L14</A> & !<A HREF="#QC9_wait_latency_counter[1]">QC9_wait_latency_counter[1]</A>)))) ) );


<P> --UC1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0 at MLABCELL_X28_Y13_N45
<P><A NAME="UC1L1">UC1L1</A> = ( <A HREF="#WC1L16">WC1L16</A> & ( (<A HREF="#CD1L1">CD1L1</A> & (<A HREF="#CD1L2">CD1L2</A> & <A HREF="#CD1L3">CD1L3</A>)) ) );


<P> --TC1_src4_valid is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid at MLABCELL_X28_Y13_N3
<P><A NAME="TC1_src4_valid">TC1_src4_valid</A> = ( <A HREF="#BD1L5">BD1L5</A> & ( (<A HREF="#BD1L4">BD1L4</A> & (<A HREF="#ZC1L2">ZC1L2</A> & (<A HREF="#BD1L1">BD1L1</A> & <A HREF="#BD1L2">BD1L2</A>))) ) );


<P> --ND1L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg~0 at MLABCELL_X28_Y13_N36
<P><A NAME="ND1L8">ND1L8</A> = ( <A HREF="#ND1_top_priority_reg[0]">ND1_top_priority_reg[0]</A> & ( <A HREF="#SE1_waitrequest">SE1_waitrequest</A> & ( (!<A HREF="#ND1L7Q">ND1L7Q</A>) # ((!<A HREF="#TC1_src4_valid">TC1_src4_valid</A>) # (<A HREF="#UC1L1">UC1L1</A>)) ) ) ) # ( !<A HREF="#ND1_top_priority_reg[0]">ND1_top_priority_reg[0]</A> & ( <A HREF="#SE1_waitrequest">SE1_waitrequest</A> & ( (<A HREF="#UC1L1">UC1L1</A> & !<A HREF="#TC1_src4_valid">TC1_src4_valid</A>) ) ) ) # ( <A HREF="#ND1_top_priority_reg[0]">ND1_top_priority_reg[0]</A> & ( !<A HREF="#SE1_waitrequest">SE1_waitrequest</A> & ( (!<A HREF="#ND1L7Q">ND1L7Q</A>) # ((!<A HREF="#UC1L1">UC1L1</A> & ((!<A HREF="#TC1_src4_valid">TC1_src4_valid</A>) # (!<A HREF="#PC5L13Q">PC5L13Q</A>))) # (<A HREF="#UC1L1">UC1L1</A> & ((<A HREF="#PC5L13Q">PC5L13Q</A>)))) ) ) ) # ( !<A HREF="#ND1_top_priority_reg[0]">ND1_top_priority_reg[0]</A> & ( !<A HREF="#SE1_waitrequest">SE1_waitrequest</A> & ( (!<A HREF="#TC1_src4_valid">TC1_src4_valid</A> & (((<A HREF="#UC1L1">UC1L1</A> & <A HREF="#PC5L13Q">PC5L13Q</A>)))) # (<A HREF="#TC1_src4_valid">TC1_src4_valid</A> & (!<A HREF="#PC5L13Q">PC5L13Q</A> & ((!<A HREF="#ND1L7Q">ND1L7Q</A>) # (!<A HREF="#UC1L1">UC1L1</A>)))) ) ) );


<P> --ND1L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg~1 at MLABCELL_X28_Y13_N54
<P><A NAME="ND1L9">ND1L9</A> = ( <A HREF="#ND1_top_priority_reg[1]">ND1_top_priority_reg[1]</A> & ( <A HREF="#PC5L13Q">PC5L13Q</A> & ( (!<A HREF="#TC1_src4_valid">TC1_src4_valid</A>) # (<A HREF="#UC1L1">UC1L1</A>) ) ) ) # ( !<A HREF="#ND1_top_priority_reg[1]">ND1_top_priority_reg[1]</A> & ( <A HREF="#PC5L13Q">PC5L13Q</A> & ( (!<A HREF="#TC1_src4_valid">TC1_src4_valid</A> & (!<A HREF="#ND1_top_priority_reg[0]">ND1_top_priority_reg[0]</A> & <A HREF="#UC1L1">UC1L1</A>)) ) ) ) # ( <A HREF="#ND1_top_priority_reg[1]">ND1_top_priority_reg[1]</A> & ( !<A HREF="#PC5L13Q">PC5L13Q</A> & ( (!<A HREF="#SE1_waitrequest">SE1_waitrequest</A> & ((!<A HREF="#UC1L1">UC1L1</A>) # ((<A HREF="#TC1_src4_valid">TC1_src4_valid</A> & !<A HREF="#ND1_top_priority_reg[0]">ND1_top_priority_reg[0]</A>)))) # (<A HREF="#SE1_waitrequest">SE1_waitrequest</A> & ((!<A HREF="#TC1_src4_valid">TC1_src4_valid</A>) # ((<A HREF="#UC1L1">UC1L1</A>)))) ) ) ) # ( !<A HREF="#ND1_top_priority_reg[1]">ND1_top_priority_reg[1]</A> & ( !<A HREF="#PC5L13Q">PC5L13Q</A> & ( (!<A HREF="#ND1_top_priority_reg[0]">ND1_top_priority_reg[0]</A> & ((!<A HREF="#TC1_src4_valid">TC1_src4_valid</A> & (<A HREF="#SE1_waitrequest">SE1_waitrequest</A> & <A HREF="#UC1L1">UC1L1</A>)) # (<A HREF="#TC1_src4_valid">TC1_src4_valid</A> & (!<A HREF="#SE1_waitrequest">SE1_waitrequest</A>)))) ) ) );


<P> --ZD1_W_cmp_result is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result at FF_X36_Y12_N1
<P> --register power-up is low

<P><A NAME="ZD1_W_cmp_result">ZD1_W_cmp_result</A> = DFFEAS(<A HREF="#ZD1L387">ZD1L387</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_R_ctrl_uncond_cti_non_br is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br at FF_X36_Y12_N17
<P> --register power-up is low

<P><A NAME="ZD1_R_ctrl_uncond_cti_non_br">ZD1_R_ctrl_uncond_cti_non_br</A> = DFFEAS(<A HREF="#ZD1L296">ZD1L296</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_R_ctrl_br_uncond is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond at FF_X33_Y11_N37
<P> --register power-up is low

<P><A NAME="ZD1_R_ctrl_br_uncond">ZD1_R_ctrl_br_uncond</A> = DFFEAS(<A HREF="#ZD1L618">ZD1L618</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L752 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0 at LABCELL_X36_Y12_N54
<P><A NAME="ZD1L752">ZD1L752</A> = ( !<A HREF="#ZD1_R_ctrl_br_uncond">ZD1_R_ctrl_br_uncond</A> & ( (!<A HREF="#ZD1_R_ctrl_uncond_cti_non_br">ZD1_R_ctrl_uncond_cti_non_br</A> & ((!<A HREF="#ZD1_R_ctrl_br">ZD1_R_ctrl_br</A>) # (!<A HREF="#ZD1_W_cmp_result">ZD1_W_cmp_result</A>))) ) );


<P> --ZD1_R_ctrl_exception is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception at FF_X36_Y11_N17
<P> --register power-up is low

<P><A NAME="ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A> = DFFEAS(<A HREF="#ZD1L254">ZD1L254</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_R_ctrl_break is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break at FF_X36_Y12_N40
<P> --register power-up is low

<P><A NAME="ZD1_R_ctrl_break">ZD1_R_ctrl_break</A> = DFFEAS(<A HREF="#ZD1L253">ZD1L253</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L751 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0 at MLABCELL_X34_Y15_N6
<P><A NAME="ZD1L751">ZD1L751</A> = (!<A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A> & (!<A HREF="#ZD1_R_ctrl_break">ZD1_R_ctrl_break</A> & !<A HREF="#ZD1L752">ZD1L752</A>));


<P> --ZD1L750 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0 at MLABCELL_X34_Y15_N9
<P><A NAME="ZD1L750">ZD1L750</A> = (!<A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A> & <A HREF="#ZD1_R_ctrl_break">ZD1_R_ctrl_break</A>);


<P> --ZD1L734 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~0 at MLABCELL_X34_Y15_N12
<P><A NAME="ZD1L734">ZD1L734</A> = ( <A HREF="#ZD1L190">ZD1L190</A> & ( (!<A HREF="#ZD1L750">ZD1L750</A> & ((<A HREF="#ZD1L90">ZD1L90</A>) # (<A HREF="#ZD1L751">ZD1L751</A>))) ) ) # ( !<A HREF="#ZD1L190">ZD1L190</A> & ( (!<A HREF="#ZD1L751">ZD1L751</A> & (!<A HREF="#ZD1L750">ZD1L750</A> & <A HREF="#ZD1L90">ZD1L90</A>)) ) );


<P> --ZD1_W_valid is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid at FF_X30_Y11_N44
<P> --register power-up is low

<P><A NAME="ZD1_W_valid">ZD1_W_valid</A> = DFFEAS(<A HREF="#ZD1L962">ZD1L962</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L733 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~1 at MLABCELL_X34_Y15_N45
<P><A NAME="ZD1L733">ZD1L733</A> = ((!<A HREF="#ZD1L751">ZD1L751</A> & ((<A HREF="#ZD1L86">ZD1L86</A>))) # (<A HREF="#ZD1L751">ZD1L751</A> & (<A HREF="#ZD1L186">ZD1L186</A>))) # (<A HREF="#ZD1L750">ZD1L750</A>);


<P> --ZD1L736 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~2 at MLABCELL_X34_Y15_N42
<P><A NAME="ZD1L736">ZD1L736</A> = ( <A HREF="#ZD1L154">ZD1L154</A> & ( (!<A HREF="#ZD1L750">ZD1L750</A> & ((<A HREF="#ZD1L54">ZD1L54</A>) # (<A HREF="#ZD1L751">ZD1L751</A>))) ) ) # ( !<A HREF="#ZD1L154">ZD1L154</A> & ( (!<A HREF="#ZD1L751">ZD1L751</A> & (!<A HREF="#ZD1L750">ZD1L750</A> & <A HREF="#ZD1L54">ZD1L54</A>)) ) );


<P> --ZD1L747 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[23]~3 at MLABCELL_X34_Y15_N15
<P><A NAME="ZD1L747">ZD1L747</A> = ( <A HREF="#ZD1L118">ZD1L118</A> & ( (!<A HREF="#ZD1L750">ZD1L750</A> & ((<A HREF="#ZD1L18">ZD1L18</A>) # (<A HREF="#ZD1L751">ZD1L751</A>))) ) ) # ( !<A HREF="#ZD1L118">ZD1L118</A> & ( (!<A HREF="#ZD1L751">ZD1L751</A> & (!<A HREF="#ZD1L750">ZD1L750</A> & <A HREF="#ZD1L18">ZD1L18</A>)) ) );


<P> --ZD1L748 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[24]~4 at MLABCELL_X34_Y15_N0
<P><A NAME="ZD1L748">ZD1L748</A> = ( <A HREF="#ZD1L42">ZD1L42</A> & ( (!<A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A> & (!<A HREF="#ZD1_R_ctrl_break">ZD1_R_ctrl_break</A> & (!<A HREF="#ZD1L142">ZD1L142</A> & !<A HREF="#ZD1L752">ZD1L752</A>))) ) ) # ( !<A HREF="#ZD1L42">ZD1L42</A> & ( (!<A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A> & (!<A HREF="#ZD1_R_ctrl_break">ZD1_R_ctrl_break</A> & ((!<A HREF="#ZD1L142">ZD1L142</A>) # (<A HREF="#ZD1L752">ZD1L752</A>)))) ) );


<P> --ZD1L738 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[14]~5 at MLABCELL_X34_Y15_N3
<P><A NAME="ZD1L738">ZD1L738</A> = ( <A HREF="#ZD1L166">ZD1L166</A> & ( (!<A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A> & (((!<A HREF="#ZD1L751">ZD1L751</A> & !<A HREF="#ZD1L66">ZD1L66</A>)) # (<A HREF="#ZD1_R_ctrl_break">ZD1_R_ctrl_break</A>))) ) ) # ( !<A HREF="#ZD1L166">ZD1L166</A> & ( (!<A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A> & (((!<A HREF="#ZD1L66">ZD1L66</A>) # (<A HREF="#ZD1L751">ZD1L751</A>)) # (<A HREF="#ZD1_R_ctrl_break">ZD1_R_ctrl_break</A>))) ) );


<P> --ZD1L746 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[22]~6 at MLABCELL_X34_Y15_N27
<P><A NAME="ZD1L746">ZD1L746</A> = ( <A HREF="#ZD1L46">ZD1L46</A> & ( (!<A HREF="#ZD1L750">ZD1L750</A> & ((!<A HREF="#ZD1L751">ZD1L751</A>) # (<A HREF="#ZD1L146">ZD1L146</A>))) ) ) # ( !<A HREF="#ZD1L46">ZD1L46</A> & ( (<A HREF="#ZD1L751">ZD1L751</A> & (!<A HREF="#ZD1L750">ZD1L750</A> & <A HREF="#ZD1L146">ZD1L146</A>)) ) );


<P> --ZD1L745 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[21]~7 at MLABCELL_X34_Y15_N24
<P><A NAME="ZD1L745">ZD1L745</A> = ( <A HREF="#ZD1L138">ZD1L138</A> & ( (!<A HREF="#ZD1L750">ZD1L750</A> & ((<A HREF="#ZD1L38">ZD1L38</A>) # (<A HREF="#ZD1L751">ZD1L751</A>))) ) ) # ( !<A HREF="#ZD1L138">ZD1L138</A> & ( (!<A HREF="#ZD1L751">ZD1L751</A> & (!<A HREF="#ZD1L750">ZD1L750</A> & <A HREF="#ZD1L38">ZD1L38</A>)) ) );


<P> --ZD1L744 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[20]~8 at MLABCELL_X34_Y15_N54
<P><A NAME="ZD1L744">ZD1L744</A> = (!<A HREF="#ZD1L750">ZD1L750</A> & ((!<A HREF="#ZD1L751">ZD1L751</A> & (<A HREF="#ZD1L34">ZD1L34</A>)) # (<A HREF="#ZD1L751">ZD1L751</A> & ((<A HREF="#ZD1L134">ZD1L134</A>)))));


<P> --ZD1L743 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[19]~9 at MLABCELL_X34_Y15_N57
<P><A NAME="ZD1L743">ZD1L743</A> = ( <A HREF="#ZD1L22">ZD1L22</A> & ( (!<A HREF="#ZD1L750">ZD1L750</A> & ((!<A HREF="#ZD1L751">ZD1L751</A>) # (<A HREF="#ZD1L122">ZD1L122</A>))) ) ) # ( !<A HREF="#ZD1L22">ZD1L22</A> & ( (<A HREF="#ZD1L751">ZD1L751</A> & (!<A HREF="#ZD1L750">ZD1L750</A> & <A HREF="#ZD1L122">ZD1L122</A>)) ) );


<P> --ZD1L742 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[18]~10 at MLABCELL_X34_Y15_N39
<P><A NAME="ZD1L742">ZD1L742</A> = ( !<A HREF="#ZD1L750">ZD1L750</A> & ( (!<A HREF="#ZD1L751">ZD1L751</A> & ((<A HREF="#ZD1L14">ZD1L14</A>))) # (<A HREF="#ZD1L751">ZD1L751</A> & (<A HREF="#ZD1L114">ZD1L114</A>)) ) );


<P> --ZD1L741 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[17]~11 at LABCELL_X33_Y12_N12
<P><A NAME="ZD1L741">ZD1L741</A> = ( !<A HREF="#ZD1L750">ZD1L750</A> & ( <A HREF="#ZD1L130">ZD1L130</A> & ( (<A HREF="#ZD1L30">ZD1L30</A>) # (<A HREF="#ZD1L751">ZD1L751</A>) ) ) ) # ( !<A HREF="#ZD1L750">ZD1L750</A> & ( !<A HREF="#ZD1L130">ZD1L130</A> & ( (!<A HREF="#ZD1L751">ZD1L751</A> & <A HREF="#ZD1L30">ZD1L30</A>) ) ) );


<P> --ZD1L740 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[16]~12 at MLABCELL_X34_Y15_N33
<P><A NAME="ZD1L740">ZD1L740</A> = ( <A HREF="#ZD1L126">ZD1L126</A> & ( <A HREF="#ZD1L26">ZD1L26</A> & ( !<A HREF="#ZD1L750">ZD1L750</A> ) ) ) # ( !<A HREF="#ZD1L126">ZD1L126</A> & ( <A HREF="#ZD1L26">ZD1L26</A> & ( (!<A HREF="#ZD1L750">ZD1L750</A> & !<A HREF="#ZD1L751">ZD1L751</A>) ) ) ) # ( <A HREF="#ZD1L126">ZD1L126</A> & ( !<A HREF="#ZD1L26">ZD1L26</A> & ( (!<A HREF="#ZD1L750">ZD1L750</A> & <A HREF="#ZD1L751">ZD1L751</A>) ) ) );


<P> --ZD1L739 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[15]~13 at MLABCELL_X34_Y15_N48
<P><A NAME="ZD1L739">ZD1L739</A> = ( <A HREF="#ZD1L62">ZD1L62</A> & ( (!<A HREF="#ZD1L751">ZD1L751</A>) # ((<A HREF="#ZD1L162">ZD1L162</A>) # (<A HREF="#ZD1L750">ZD1L750</A>)) ) ) # ( !<A HREF="#ZD1L62">ZD1L62</A> & ( ((<A HREF="#ZD1L751">ZD1L751</A> & <A HREF="#ZD1L162">ZD1L162</A>)) # (<A HREF="#ZD1L750">ZD1L750</A>) ) );


<P> --ZD1L737 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~14 at MLABCELL_X34_Y15_N18
<P><A NAME="ZD1L737">ZD1L737</A> = ( <A HREF="#ZD1L58">ZD1L58</A> & ( (!<A HREF="#ZD1L750">ZD1L750</A> & ((!<A HREF="#ZD1L751">ZD1L751</A>) # (<A HREF="#ZD1L158">ZD1L158</A>))) ) ) # ( !<A HREF="#ZD1L58">ZD1L58</A> & ( (<A HREF="#ZD1L751">ZD1L751</A> & (!<A HREF="#ZD1L750">ZD1L750</A> & <A HREF="#ZD1L158">ZD1L158</A>)) ) );


<P> --ZD1L735 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~15 at MLABCELL_X34_Y15_N51
<P><A NAME="ZD1L735">ZD1L735</A> = ( <A HREF="#ZD1L50">ZD1L50</A> & ( (!<A HREF="#ZD1L750">ZD1L750</A> & ((!<A HREF="#ZD1L751">ZD1L751</A>) # (<A HREF="#ZD1L150">ZD1L150</A>))) ) ) # ( !<A HREF="#ZD1L50">ZD1L50</A> & ( (<A HREF="#ZD1L751">ZD1L751</A> & (!<A HREF="#ZD1L750">ZD1L750</A> & <A HREF="#ZD1L150">ZD1L150</A>)) ) );


<P> --UC2L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src1_valid~0 at LABCELL_X22_Y13_N48
<P><A NAME="UC2L2">UC2L2</A> = (<A HREF="#QC5_read_latency_shift_reg[0]">QC5_read_latency_shift_reg[0]</A> & (<A HREF="#PC5_mem[0][84]">PC5_mem[0][84]</A> & <A HREF="#PC5_mem[0][66]">PC5_mem[0][66]</A>));


<P> --UC3L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_005|src1_valid~0 at LABCELL_X24_Y13_N3
<P><A NAME="UC3L2">UC3L2</A> = (<A HREF="#PC6_mem[0][84]">PC6_mem[0][84]</A> & (<A HREF="#QC6_read_latency_shift_reg[0]">QC6_read_latency_shift_reg[0]</A> & <A HREF="#PC6_mem[0][66]">PC6_mem[0][66]</A>));


<P> --ZD1L1165 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0 at LABCELL_X27_Y11_N0
<P><A NAME="ZD1L1165">ZD1L1165</A> = ( !<A HREF="#ZD1_W_valid">ZD1_W_valid</A> & ( ((<A HREF="#ZD1_i_read">ZD1_i_read</A>) # (<A HREF="#UC2L2">UC2L2</A>)) # (<A HREF="#UC3L2">UC3L2</A>) ) );


<P> --WC1L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~1 at MLABCELL_X28_Y13_N30
<P><A NAME="WC1L17">WC1L17</A> = (<A HREF="#UC1L1">UC1L1</A> & (((!<A HREF="#TC1_src4_valid">TC1_src4_valid</A> & !<A HREF="#ND1_top_priority_reg[0]">ND1_top_priority_reg[0]</A>)) # (<A HREF="#ND1L7Q">ND1L7Q</A>)));


<P> --AD2L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0 at LABCELL_X27_Y13_N30
<P><A NAME="AD2L2">AD2L2</A> = ( <A HREF="#AD2_read_accepted">AD2_read_accepted</A> & ( (!<A HREF="#UC3L2">UC3L2</A> & !<A HREF="#UC2L2">UC2L2</A>) ) );


<P> --WC2L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~0 at MLABCELL_X28_Y13_N12
<P><A NAME="WC2L21">WC2L21</A> = ( <A HREF="#CD1L3">CD1L3</A> & ( <A HREF="#WC1L16">WC1L16</A> & ( (!<A HREF="#CD1L1">CD1L1</A>) # (!<A HREF="#CD1L2">CD1L2</A>) ) ) ) # ( !<A HREF="#CD1L3">CD1L3</A> & ( <A HREF="#WC1L16">WC1L16</A> ) );


<P> --TC1L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src5_valid~0 at LABCELL_X40_Y10_N45
<P><A NAME="TC1L21">TC1L21</A> = ( !<A HREF="#BD1L16">BD1L16</A> & ( (<A HREF="#BD1L3">BD1L3</A> & (!<A HREF="#BD1L17">BD1L17</A> & <A HREF="#ZC1L2">ZC1L2</A>)) ) );


<P> --WC2L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~1 at MLABCELL_X25_Y13_N0
<P><A NAME="WC2L22">WC2L22</A> = ( <A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A> & ( <A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & ( <A HREF="#WC2L21">WC2L21</A> ) ) ) # ( !<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A> & ( <A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & ( <A HREF="#WC2L21">WC2L21</A> ) ) ) # ( !<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A> & ( !<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & ( (!<A HREF="#TC1L21">TC1L21</A> & <A HREF="#WC2L21">WC2L21</A>) ) ) );


<P> --AD2L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1 at MLABCELL_X28_Y13_N9
<P><A NAME="AD2L3">AD2L3</A> = ( <A HREF="#CD1L1">CD1L1</A> & ( (<A HREF="#CD1L3">CD1L3</A> & (<A HREF="#CD1L2">CD1L2</A> & <A HREF="#TC1L14">TC1L14</A>)) ) );


<P> --AD2L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~2 at MLABCELL_X28_Y13_N6
<P><A NAME="AD2L4">AD2L4</A> = ( !<A HREF="#ZD1_i_read">ZD1_i_read</A> & ( (<A HREF="#AD2L3">AD2L3</A> & (!<A HREF="#UC2L2">UC2L2</A> & !<A HREF="#UC3L2">UC3L2</A>)) ) );


<P> --AD2L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~3 at LABCELL_X27_Y13_N33
<P><A NAME="AD2L5">AD2L5</A> = ( <A HREF="#BC1_rst1">BC1_rst1</A> & ( (!<A HREF="#UC3L2">UC3L2</A> & (!<A HREF="#UC2L2">UC2L2</A> & !<A HREF="#ZD1_i_read">ZD1_i_read</A>)) ) );


<P> --AD2L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~4 at MLABCELL_X28_Y13_N42
<P><A NAME="AD2L6">AD2L6</A> = (<A HREF="#AD2L5">AD2L5</A> & ((!<A HREF="#CD1L1">CD1L1</A>) # ((!<A HREF="#CD1L2">CD1L2</A>) # (!<A HREF="#CD1L3">CD1L3</A>))));


<P> --AD2L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~5 at LABCELL_X27_Y13_N48
<P><A NAME="AD2L7">AD2L7</A> = ( <A HREF="#AD2L6">AD2L6</A> & ( <A HREF="#WC2L22">WC2L22</A> & ( ((!<A HREF="#PC6_mem_used[1]">PC6_mem_used[1]</A>) # ((<A HREF="#AD2L4">AD2L4</A> & <A HREF="#WC1L17">WC1L17</A>))) # (<A HREF="#AD2L2">AD2L2</A>) ) ) ) # ( !<A HREF="#AD2L6">AD2L6</A> & ( <A HREF="#WC2L22">WC2L22</A> & ( ((<A HREF="#AD2L4">AD2L4</A> & <A HREF="#WC1L17">WC1L17</A>)) # (<A HREF="#AD2L2">AD2L2</A>) ) ) ) # ( <A HREF="#AD2L6">AD2L6</A> & ( !<A HREF="#WC2L22">WC2L22</A> & ( ((<A HREF="#AD2L4">AD2L4</A> & <A HREF="#WC1L17">WC1L17</A>)) # (<A HREF="#AD2L2">AD2L2</A>) ) ) ) # ( !<A HREF="#AD2L6">AD2L6</A> & ( !<A HREF="#WC2L22">WC2L22</A> & ( ((<A HREF="#AD2L4">AD2L4</A> & <A HREF="#WC1L17">WC1L17</A>)) # (<A HREF="#AD2L2">AD2L2</A>) ) ) );


<P> --CE1_write is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write at FF_X22_Y13_N55
<P> --register power-up is low

<P><A NAME="CE1_write">CE1_write</A> = DFFEAS(<A HREF="#CE1L132">CE1L132</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CE1_address[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8] at FF_X16_Y10_N50
<P> --register power-up is low

<P><A NAME="CE1_address[8]">CE1_address[8]</A> = DFFEAS(<A HREF="#WC1_src_data[46]">WC1_src_data[46]</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1_jtag_ram_access is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access at FF_X7_Y8_N19
<P> --register power-up is low

<P><A NAME="SE1_jtag_ram_access">SE1_jtag_ram_access</A> = DFFEAS(<A HREF="#SE1L133">SE1L133</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L189 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 at LABCELL_X11_Y9_N33
<P><A NAME="SE1L189">SE1L189</A> = ( <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( !<A HREF="#CE1_address[8]">CE1_address[8]</A> ) );


<P> --CE1_read is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read at FF_X22_Y13_N5
<P> --register power-up is low

<P><A NAME="CE1_read">CE1_read</A> = DFFEAS(<A HREF="#CE1L83">CE1L83</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1_avalon_ociram_readdata_ready is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready at FF_X22_Y13_N26
<P> --register power-up is low

<P><A NAME="SE1_avalon_ociram_readdata_ready">SE1_avalon_ociram_readdata_ready</A> = DFFEAS(<A HREF="#SE1L131">SE1L131</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L190 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 at LABCELL_X22_Y13_N27
<P><A NAME="SE1L190">SE1L190</A> = ( <A HREF="#SE1_avalon_ociram_readdata_ready">SE1_avalon_ociram_readdata_ready</A> & ( (!<A HREF="#SE1_waitrequest">SE1_waitrequest</A>) # ((!<A HREF="#CE1_write">CE1_write</A> & ((!<A HREF="#CE1L84Q">CE1L84Q</A>))) # (<A HREF="#CE1_write">CE1_write</A> & (<A HREF="#SE1L189">SE1L189</A>))) ) ) # ( !<A HREF="#SE1_avalon_ociram_readdata_ready">SE1_avalon_ociram_readdata_ready</A> & ( ((!<A HREF="#CE1_write">CE1_write</A>) # (!<A HREF="#SE1_waitrequest">SE1_waitrequest</A>)) # (<A HREF="#SE1L189">SE1L189</A>) ) );


<P> --NC5L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|local_read~0 at MLABCELL_X28_Y13_N33
<P><A NAME="NC5L1">NC5L1</A> = ( <A HREF="#AD1L13">AD1L13</A> & ( (!<A HREF="#TC1_src4_valid">TC1_src4_valid</A> & (<A HREF="#UC1L1">UC1L1</A> & ((!<A HREF="#ND1_top_priority_reg[0]">ND1_top_priority_reg[0]</A>) # (<A HREF="#ND1_top_priority_reg[1]">ND1_top_priority_reg[1]</A>)))) # (<A HREF="#TC1_src4_valid">TC1_src4_valid</A> & (((!<A HREF="#ND1_top_priority_reg[0]">ND1_top_priority_reg[0]</A>) # (<A HREF="#ND1_top_priority_reg[1]">ND1_top_priority_reg[1]</A>)))) ) ) # ( !<A HREF="#AD1L13">AD1L13</A> & ( (<A HREF="#UC1L1">UC1L1</A> & (((!<A HREF="#TC1_src4_valid">TC1_src4_valid</A> & !<A HREF="#ND1_top_priority_reg[0]">ND1_top_priority_reg[0]</A>)) # (<A HREF="#ND1_top_priority_reg[1]">ND1_top_priority_reg[1]</A>))) ) );


<P> --PC5_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] at FF_X22_Y13_N35
<P> --register power-up is low

<P><A NAME="PC5_mem_used[0]">PC5_mem_used[0]</A> = DFFEAS(<A HREF="#PC5L9">PC5L9</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC5L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X22_Y13_N18
<P><A NAME="PC5L11">PC5L11</A> = ( <A HREF="#PC5_mem_used[1]">PC5_mem_used[1]</A> & ( <A HREF="#QC5_read_latency_shift_reg[0]">QC5_read_latency_shift_reg[0]</A> & ( !<A HREF="#PC5_mem_used[0]">PC5_mem_used[0]</A> ) ) ) # ( <A HREF="#PC5_mem_used[1]">PC5_mem_used[1]</A> & ( !<A HREF="#QC5_read_latency_shift_reg[0]">QC5_read_latency_shift_reg[0]</A> ) ) # ( !<A HREF="#PC5_mem_used[1]">PC5_mem_used[1]</A> & ( !<A HREF="#QC5_read_latency_shift_reg[0]">QC5_read_latency_shift_reg[0]</A> & ( (<A HREF="#NC5L1">NC5L1</A> & (!<A HREF="#SE1_waitrequest">SE1_waitrequest</A> & <A HREF="#PC5_mem_used[0]">PC5_mem_used[0]</A>)) ) ) );


<P> --YC2L49 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|count[0]~0 at LABCELL_X27_Y8_N24
<P><A NAME="YC2L49">YC2L49</A> = ( <A HREF="#YC2_count[0]">YC2_count[0]</A> & ( (!<A HREF="#NC8L8">NC8L8</A>) # (!<A HREF="#YC2_use_reg">YC2_use_reg</A>) ) ) # ( !<A HREF="#YC2_count[0]">YC2_count[0]</A> & ( (<A HREF="#NC8L8">NC8L8</A> & (((<A HREF="#BD1L19">BD1L19</A> & <A HREF="#ZC1L2">ZC1L2</A>)) # (<A HREF="#YC2_use_reg">YC2_use_reg</A>))) ) );


<P> --ND2L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg~0 at LABCELL_X24_Y13_N36
<P><A NAME="ND2L6">ND2L6</A> = ( <A HREF="#QC6L3">QC6L3</A> & ( (!<A HREF="#WC2L21">WC2L21</A> & (((<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)) # (<A HREF="#TC1L21">TC1L21</A>))) # (<A HREF="#WC2L21">WC2L21</A> & (!<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & ((<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # (<A HREF="#TC1L21">TC1L21</A>)))) ) ) # ( !<A HREF="#QC6L3">QC6L3</A> & ( (!<A HREF="#WC2L21">WC2L21</A> & (<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A> & ((!<A HREF="#TC1L21">TC1L21</A>) # (!<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) # (<A HREF="#WC2L21">WC2L21</A> & ((!<A HREF="#TC1L21">TC1L21</A>) # ((<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)))) ) );


<P> --ND2L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg~1 at LABCELL_X24_Y13_N39
<P><A NAME="ND2L7">ND2L7</A> = ( <A HREF="#QC6L3">QC6L3</A> & ( (!<A HREF="#WC2L21">WC2L21</A> & (((<A HREF="#TC1L21">TC1L21</A> & !<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) # (<A HREF="#WC2L21">WC2L21</A> & (<A HREF="#TC1L21">TC1L21</A> & (!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>))) ) ) # ( !<A HREF="#QC6L3">QC6L3</A> & ( (!<A HREF="#WC2L21">WC2L21</A> & (!<A HREF="#TC1L21">TC1L21</A> & ((<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) # (<A HREF="#WC2L21">WC2L21</A> & (((!<A HREF="#TC1L21">TC1L21</A> & !<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) );


<P> --NC6L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|local_read~0 at MLABCELL_X25_Y13_N18
<P><A NAME="NC6L1">NC6L1</A> = ( <A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A> & ( <A HREF="#TC1L21">TC1L21</A> & ( (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & ((<A HREF="#WC2L21">WC2L21</A>) # (<A HREF="#AD1L13">AD1L13</A>))) ) ) ) # ( !<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A> & ( <A HREF="#TC1L21">TC1L21</A> & ( ((<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & <A HREF="#WC2L21">WC2L21</A>)) # (<A HREF="#AD1L13">AD1L13</A>) ) ) ) # ( <A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A> & ( !<A HREF="#TC1L21">TC1L21</A> & ( (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & <A HREF="#WC2L21">WC2L21</A>) ) ) ) # ( !<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A> & ( !<A HREF="#TC1L21">TC1L21</A> & ( <A HREF="#WC2L21">WC2L21</A> ) ) );


<P> --PC6_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0] at FF_X24_Y13_N44
<P> --register power-up is low

<P><A NAME="PC6_mem_used[0]">PC6_mem_used[0]</A> = DFFEAS(<A HREF="#PC6L9">PC6L9</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC6L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X24_Y13_N45
<P><A NAME="PC6L11">PC6L11</A> = ( <A HREF="#NC6L1">NC6L1</A> & ( (!<A HREF="#PC6_mem_used[0]">PC6_mem_used[0]</A> & (((<A HREF="#PC6_mem_used[1]">PC6_mem_used[1]</A>)))) # (<A HREF="#PC6_mem_used[0]">PC6_mem_used[0]</A> & (!<A HREF="#QC6_read_latency_shift_reg[0]">QC6_read_latency_shift_reg[0]</A> & ((<A HREF="#PC6_mem_used[1]">PC6_mem_used[1]</A>) # (<A HREF="#BC1_rst1">BC1_rst1</A>)))) ) ) # ( !<A HREF="#NC6L1">NC6L1</A> & ( (<A HREF="#PC6_mem_used[1]">PC6_mem_used[1]</A> & ((!<A HREF="#QC6_read_latency_shift_reg[0]">QC6_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC6_mem_used[0]">PC6_mem_used[0]</A>))) ) );


<P> --PC9_internal_out_valid is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid at FF_X25_Y4_N55
<P> --register power-up is low

<P><A NAME="PC9_internal_out_valid">PC9_internal_out_valid</A> = DFFEAS(<A HREF="#PC9L9">PC9L9</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC9_internal_out_ready is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready at LABCELL_X23_Y8_N21
<P><A NAME="PC9_internal_out_ready">PC9_internal_out_ready</A> = ( <A HREF="#PC8_mem[0][87]">PC8_mem[0][87]</A> & ( (!<A HREF="#PC9_out_valid">PC9_out_valid</A>) # (!<A HREF="#PC8_mem_used[0]">PC8_mem_used[0]</A>) ) ) # ( !<A HREF="#PC8_mem[0][87]">PC8_mem[0][87]</A> );


<P> --NC8L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|WideOr0~0 at MLABCELL_X28_Y8_N9
<P><A NAME="NC8L1">NC8L1</A> = ( <A HREF="#ZD1L1101Q">ZD1L1101Q</A> & ( (!<A HREF="#YC2_byteen_reg[0]">YC2_byteen_reg[0]</A> & (!<A HREF="#YC2L45Q">YC2L45Q</A> & <A HREF="#YC2_use_reg">YC2_use_reg</A>)) ) ) # ( !<A HREF="#ZD1L1101Q">ZD1L1101Q</A> & ( (!<A HREF="#YC2_use_reg">YC2_use_reg</A> & (((!<A HREF="#ZD1_d_byteenable[0]">ZD1_d_byteenable[0]</A>)))) # (<A HREF="#YC2_use_reg">YC2_use_reg</A> & (!<A HREF="#YC2_byteen_reg[0]">YC2_byteen_reg[0]</A> & (!<A HREF="#YC2L45Q">YC2L45Q</A>))) ) );


<P> --NC8L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|rf_source_data[87]~0 at MLABCELL_X25_Y7_N24
<P><A NAME="NC8L14">NC8L14</A> = ( <A HREF="#ZC1L2">ZC1L2</A> & ( !<A HREF="#BD1L3">BD1L3</A> & ( (!<A HREF="#BD1L16">BD1L16</A> & (!<A HREF="#BD1L17">BD1L17</A> & (<A HREF="#NC8L1">NC8L1</A> & <A HREF="#AD1L13">AD1L13</A>))) ) ) );


<P> --PC8_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[1] at FF_X24_Y7_N26
<P> --register power-up is low

<P><A NAME="PC8_mem_used[1]">PC8_mem_used[1]</A> = DFFEAS(<A HREF="#PC8L88">PC8L88</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L79">PC8L79</A>,  ,  ,  ,  );


<P> --NC8L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|comb~1 at LABCELL_X23_Y8_N3
<P><A NAME="NC8L3">NC8L3</A> = ( <A HREF="#PC9_out_valid">PC9_out_valid</A> ) # ( !<A HREF="#PC9_out_valid">PC9_out_valid</A> & ( <A HREF="#PC8_mem[0][87]">PC8_mem[0][87]</A> ) );


<P> --PC8L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always0~0 at LABCELL_X23_Y8_N57
<P><A NAME="PC8L1">PC8L1</A> = (!<A HREF="#PC8_mem_used[0]">PC8_mem_used[0]</A>) # (<A HREF="#NC8L3">NC8L3</A>);


<P> --PC8L76 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X23_Y8_N6
<P><A NAME="PC8L76">PC8L76</A> = (<A HREF="#PC8_mem_used[0]">PC8_mem_used[0]</A> & ((!<A HREF="#NC8L3">NC8L3</A>) # (<A HREF="#PC8_mem_used[1]">PC8_mem_used[1]</A>)));


<P> --PC8L77 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X23_Y8_N48
<P><A NAME="PC8L77">PC8L77</A> = ( <A HREF="#BD1L3">BD1L3</A> & ( <A HREF="#PC8L76">PC8L76</A> ) ) # ( !<A HREF="#BD1L3">BD1L3</A> & ( <A HREF="#PC8L76">PC8L76</A> ) ) # ( !<A HREF="#BD1L3">BD1L3</A> & ( !<A HREF="#PC8L76">PC8L76</A> & ( (<A HREF="#QC1L3">QC1L3</A> & (!<A HREF="#BD1L16">BD1L16</A> & (<A HREF="#NC8L8">NC8L8</A> & !<A HREF="#BD1L17">BD1L17</A>))) ) ) );


<P> --PC8_mem[1][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][52] at FF_X24_Y7_N13
<P> --register power-up is low

<P><A NAME="PC8_mem[1][52]">PC8_mem[1][52]</A> = DFFEAS(<A HREF="#PC8L21">PC8L21</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC8L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][52]~0 at LABCELL_X23_Y8_N12
<P><A NAME="PC8L12">PC8L12</A> = ( <A HREF="#PC8_mem[1][52]">PC8_mem[1][52]</A> & ( (<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A>) # (<A HREF="#PC8L1">PC8L1</A>) ) ) # ( !<A HREF="#PC8_mem[1][52]">PC8_mem[1][52]</A> & ( (!<A HREF="#PC8L1">PC8L1</A> & ((<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A>))) # (<A HREF="#PC8L1">PC8L1</A> & (!<A HREF="#PC8_mem_used[1]">PC8_mem_used[1]</A>)) ) );


<P> --YC2_endofpacket_reg is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg at FF_X25_Y7_N37
<P> --register power-up is low

<P><A NAME="YC2_endofpacket_reg">YC2_endofpacket_reg</A> = DFFEAS(<A HREF="#YC2L70">YC2L70</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC2L112 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0 at MLABCELL_X25_Y7_N39
<P><A NAME="YC2L112">YC2L112</A> = ( <A HREF="#YC2_count[0]">YC2_count[0]</A> & ( (<A HREF="#YC2_use_reg">YC2_use_reg</A> & <A HREF="#YC2_endofpacket_reg">YC2_endofpacket_reg</A>) ) );


<P> --QC6L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|read_latency_shift_reg~1 at LABCELL_X24_Y13_N30
<P><A NAME="QC6L4">QC6L4</A> = ( <A HREF="#WC2L21">WC2L21</A> & ( <A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & ( <A HREF="#QC6L3">QC6L3</A> ) ) ) # ( !<A HREF="#WC2L21">WC2L21</A> & ( <A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & ( (<A HREF="#QC6L3">QC6L3</A> & (<A HREF="#AD1L13">AD1L13</A> & <A HREF="#TC1L21">TC1L21</A>)) ) ) ) # ( <A HREF="#WC2L21">WC2L21</A> & ( !<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & ( (<A HREF="#QC6L3">QC6L3</A> & (!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A> & ((!<A HREF="#TC1L21">TC1L21</A>) # (<A HREF="#AD1L13">AD1L13</A>)))) ) ) ) # ( !<A HREF="#WC2L21">WC2L21</A> & ( !<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & ( (<A HREF="#QC6L3">QC6L3</A> & (!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A> & (<A HREF="#AD1L13">AD1L13</A> & <A HREF="#TC1L21">TC1L21</A>))) ) ) );


<P> --PC6_mem[1][84] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][84] at FF_X24_Y13_N56
<P> --register power-up is low

<P><A NAME="PC6_mem[1][84]">PC6_mem[1][84]</A> = DFFEAS(<A HREF="#PC6L13">PC6L13</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC6L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem~0 at LABCELL_X24_Y13_N54
<P><A NAME="PC6L13">PC6L13</A> = ( <A HREF="#PC6_mem[1][84]">PC6_mem[1][84]</A> & ( <A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & ( (<A HREF="#WC2L21">WC2L21</A>) # (<A HREF="#PC6_mem_used[1]">PC6_mem_used[1]</A>) ) ) ) # ( !<A HREF="#PC6_mem[1][84]">PC6_mem[1][84]</A> & ( <A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & ( (!<A HREF="#PC6_mem_used[1]">PC6_mem_used[1]</A> & <A HREF="#WC2L21">WC2L21</A>) ) ) ) # ( <A HREF="#PC6_mem[1][84]">PC6_mem[1][84]</A> & ( !<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & ( ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A> & (<A HREF="#WC2L21">WC2L21</A> & !<A HREF="#TC1L21">TC1L21</A>))) # (<A HREF="#PC6_mem_used[1]">PC6_mem_used[1]</A>) ) ) ) # ( !<A HREF="#PC6_mem[1][84]">PC6_mem[1][84]</A> & ( !<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & ( (!<A HREF="#PC6_mem_used[1]">PC6_mem_used[1]</A> & (!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A> & (<A HREF="#WC2L21">WC2L21</A> & !<A HREF="#TC1L21">TC1L21</A>))) ) ) );


<P> --PC6L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X24_Y13_N24
<P><A NAME="PC6L12">PC6L12</A> = ( <A HREF="#QC6_read_latency_shift_reg[0]">QC6_read_latency_shift_reg[0]</A> ) # ( !<A HREF="#QC6_read_latency_shift_reg[0]">QC6_read_latency_shift_reg[0]</A> & ( !<A HREF="#PC6_mem_used[0]">PC6_mem_used[0]</A> ) );


<P> --PC6_mem[1][66] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][66] at FF_X27_Y13_N38
<P> --register power-up is low

<P><A NAME="PC6_mem[1][66]">PC6_mem[1][66]</A> = DFFEAS(<A HREF="#PC6L14">PC6L14</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC6L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem~1 at LABCELL_X27_Y13_N36
<P><A NAME="PC6L14">PC6L14</A> = ( <A HREF="#PC6_mem[1][66]">PC6_mem[1][66]</A> & ( <A HREF="#WC2L22">WC2L22</A> ) ) # ( !<A HREF="#PC6_mem[1][66]">PC6_mem[1][66]</A> & ( <A HREF="#WC2L22">WC2L22</A> & ( !<A HREF="#PC6_mem_used[1]">PC6_mem_used[1]</A> ) ) ) # ( <A HREF="#PC6_mem[1][66]">PC6_mem[1][66]</A> & ( !<A HREF="#WC2L22">WC2L22</A> & ( ((<A HREF="#TC1L21">TC1L21</A> & (<A HREF="#AD1L13">AD1L13</A> & <A HREF="#ND2L2">ND2L2</A>))) # (<A HREF="#PC6_mem_used[1]">PC6_mem_used[1]</A>) ) ) ) # ( !<A HREF="#PC6_mem[1][66]">PC6_mem[1][66]</A> & ( !<A HREF="#WC2L22">WC2L22</A> & ( (<A HREF="#TC1L21">TC1L21</A> & (!<A HREF="#PC6_mem_used[1]">PC6_mem_used[1]</A> & (<A HREF="#AD1L13">AD1L13</A> & <A HREF="#ND2L2">ND2L2</A>))) ) ) );


<P> --QC2L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|read_latency_shift_reg~0 at LABCELL_X22_Y9_N51
<P><A NAME="QC2L3">QC2L3</A> = ( !<A HREF="#PC2_mem_used[1]">PC2_mem_used[1]</A> & ( (<A HREF="#BD1L11">BD1L11</A> & (!<A HREF="#T1L134">T1L134</A> & (<A HREF="#QC1L3">QC1L3</A> & !<A HREF="#T1L135">T1L135</A>))) ) );


<P> --QC1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|read_latency_shift_reg~1 at MLABCELL_X21_Y11_N15
<P><A NAME="QC1L4">QC1L4</A> = ( <A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & ( <A HREF="#BD1L10">BD1L10</A> & ( !<A HREF="#PC1_mem_used[1]">PC1_mem_used[1]</A> ) ) );


<P> --QC1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|read_latency_shift_reg~2 at LABCELL_X31_Y11_N24
<P><A NAME="QC1L5">QC1L5</A> = ( <A HREF="#QC1L4">QC1L4</A> & ( <A HREF="#QC1L3">QC1L3</A> ) );


<P> --QC3L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 at LABCELL_X18_Y8_N9
<P><A NAME="QC3L36">QC3L36</A> = ( <A HREF="#QC1L3">QC1L3</A> & ( (<A HREF="#BD1L13">BD1L13</A> & (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (!<A HREF="#PC3_mem_used[1]">PC3_mem_used[1]</A> & <A HREF="#V1_av_waitrequest">V1_av_waitrequest</A>))) ) );


<P> --QC7L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|read_latency_shift_reg~1 at LABCELL_X22_Y9_N15
<P><A NAME="QC7L14">QC7L14</A> = ( <A HREF="#QC7L13">QC7L13</A> & ( <A HREF="#QC1L3">QC1L3</A> ) );


<P> --QC9L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg~0 at LABCELL_X27_Y13_N21
<P><A NAME="QC9L8">QC9L8</A> = ( <A HREF="#NC9L1">NC9L1</A> & ( <A HREF="#NC10L2">NC10L2</A> & ( (<A HREF="#QC1L3">QC1L3</A> & (!<A HREF="#QC9_wait_latency_counter[0]">QC9_wait_latency_counter[0]</A> & !<A HREF="#QC9_wait_latency_counter[1]">QC9_wait_latency_counter[1]</A>)) ) ) ) # ( <A HREF="#NC9L1">NC9L1</A> & ( !<A HREF="#NC10L2">NC10L2</A> & ( (<A HREF="#QC1L3">QC1L3</A> & (<A HREF="#QC9_wait_latency_counter[0]">QC9_wait_latency_counter[0]</A> & !<A HREF="#QC9_wait_latency_counter[1]">QC9_wait_latency_counter[1]</A>)) ) ) );


<P> --QC10L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|read_latency_shift_reg~0 at LABCELL_X22_Y10_N48
<P><A NAME="QC10L6">QC10L6</A> = ( <A HREF="#BD1L9">BD1L9</A> & ( <A HREF="#NC10L2">NC10L2</A> & ( (!<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & (!<A HREF="#QC10_wait_latency_counter[0]">QC10_wait_latency_counter[0]</A> & (!<A HREF="#PC11L8Q">PC11L8Q</A> & !<A HREF="#QC10_wait_latency_counter[1]">QC10_wait_latency_counter[1]</A>))) ) ) ) # ( <A HREF="#BD1L9">BD1L9</A> & ( !<A HREF="#NC10L2">NC10L2</A> & ( (!<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & (<A HREF="#QC10_wait_latency_counter[0]">QC10_wait_latency_counter[0]</A> & (!<A HREF="#PC11L8Q">PC11L8Q</A> & !<A HREF="#QC10_wait_latency_counter[1]">QC10_wait_latency_counter[1]</A>))) ) ) );


<P> --QC10L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|read_latency_shift_reg~1 at LABCELL_X24_Y11_N3
<P><A NAME="QC10L7">QC10L7</A> = ( <A HREF="#QC10L6">QC10L6</A> & ( <A HREF="#QC1L3">QC1L3</A> ) );


<P> --QC5L46 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 at LABCELL_X22_Y13_N42
<P><A NAME="QC5L46">QC5L46</A> = ( <A HREF="#NC5L1">NC5L1</A> & ( <A HREF="#TC1L14">TC1L14</A> ) );


<P> --PC5_mem[1][84] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][84] at FF_X22_Y13_N38
<P> --register power-up is low

<P><A NAME="PC5_mem[1][84]">PC5_mem[1][84]</A> = DFFEAS(<A HREF="#PC5L14">PC5L14</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC5L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 at LABCELL_X22_Y13_N36
<P><A NAME="PC5L14">PC5L14</A> = ( <A HREF="#PC5_mem[1][84]">PC5_mem[1][84]</A> & ( <A HREF="#WC1L17">WC1L17</A> ) ) # ( !<A HREF="#PC5_mem[1][84]">PC5_mem[1][84]</A> & ( <A HREF="#WC1L17">WC1L17</A> & ( !<A HREF="#PC5_mem_used[1]">PC5_mem_used[1]</A> ) ) ) # ( <A HREF="#PC5_mem[1][84]">PC5_mem[1][84]</A> & ( !<A HREF="#WC1L17">WC1L17</A> & ( <A HREF="#PC5_mem_used[1]">PC5_mem_used[1]</A> ) ) );


<P> --PC5L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X22_Y13_N6
<P><A NAME="PC5L12">PC5L12</A> = ( <A HREF="#QC5_read_latency_shift_reg[0]">QC5_read_latency_shift_reg[0]</A> ) # ( !<A HREF="#QC5_read_latency_shift_reg[0]">QC5_read_latency_shift_reg[0]</A> & ( !<A HREF="#PC5_mem_used[0]">PC5_mem_used[0]</A> ) );


<P> --PC5_mem[1][66] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][66] at FF_X22_Y13_N11
<P> --register power-up is low

<P><A NAME="PC5_mem[1][66]">PC5_mem[1][66]</A> = DFFEAS(<A HREF="#PC5L15">PC5L15</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC5L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 at LABCELL_X22_Y13_N9
<P><A NAME="PC5L15">PC5L15</A> = ( <A HREF="#NC5L1">NC5L1</A> & ( (!<A HREF="#PC5_mem_used[1]">PC5_mem_used[1]</A>) # (<A HREF="#PC5_mem[1][66]">PC5_mem[1][66]</A>) ) ) # ( !<A HREF="#NC5L1">NC5L1</A> & ( (<A HREF="#PC5_mem_used[1]">PC5_mem_used[1]</A> & <A HREF="#PC5_mem[1][66]">PC5_mem[1][66]</A>) ) );


<P> --AD1L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0 at LABCELL_X27_Y11_N33
<P><A NAME="AD1L6">AD1L6</A> = ( !<A HREF="#AD1_end_begintransfer">AD1_end_begintransfer</A> & ( !<A HREF="#ZC1L1">ZC1L1</A> ) );


<P> --AD1L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~1 at LABCELL_X27_Y11_N18
<P><A NAME="AD1L7">AD1L7</A> = ( <A HREF="#TC1L4">TC1L4</A> & ( !<A HREF="#AD1L6">AD1L6</A> & ( (!<A HREF="#BC1_rst1">BC1_rst1</A>) # ((!<A HREF="#TC1L10">TC1L10</A> & (!<A HREF="#TC1L2">TC1L2</A> & !<A HREF="#TC1L6">TC1L6</A>))) ) ) ) # ( !<A HREF="#TC1L4">TC1L4</A> & ( !<A HREF="#AD1L6">AD1L6</A> & ( !<A HREF="#BC1_rst1">BC1_rst1</A> ) ) );


<P> --PC2L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[0]~3 at LABCELL_X22_Y9_N24
<P><A NAME="PC2L3">PC2L3</A> = ( <A HREF="#PC2_mem_used[0]">PC2_mem_used[0]</A> & ( (!<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A>) # (<A HREF="#PC2_mem_used[1]">PC2_mem_used[1]</A>) ) );


<P> --PC2L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[0]~4 at LABCELL_X22_Y9_N18
<P><A NAME="PC2L4">PC2L4</A> = ( <A HREF="#T1L135">T1L135</A> & ( <A HREF="#QC1L3">QC1L3</A> & ( <A HREF="#PC2L3">PC2L3</A> ) ) ) # ( !<A HREF="#T1L135">T1L135</A> & ( <A HREF="#QC1L3">QC1L3</A> & ( ((<A HREF="#BD1L11">BD1L11</A> & (!<A HREF="#PC2_mem_used[1]">PC2_mem_used[1]</A> & !<A HREF="#T1L134">T1L134</A>))) # (<A HREF="#PC2L3">PC2L3</A>) ) ) ) # ( <A HREF="#T1L135">T1L135</A> & ( !<A HREF="#QC1L3">QC1L3</A> & ( <A HREF="#PC2L3">PC2L3</A> ) ) ) # ( !<A HREF="#T1L135">T1L135</A> & ( !<A HREF="#QC1L3">QC1L3</A> & ( <A HREF="#PC2L3">PC2L3</A> ) ) );


<P> --ZD1L272 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0 at LABCELL_X31_Y9_N15
<P><A NAME="ZD1L272">ZD1L272</A> = ( <A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & ( (<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & (<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & ((!<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A>) # (!<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A>)))) ) );


<P> --ZD1_R_wr_dst_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg at FF_X36_Y11_N31
<P> --register power-up is low

<P><A NAME="ZD1_R_wr_dst_reg">ZD1_R_wr_dst_reg</A> = DFFEAS(<A HREF="#ZD1_D_wr_dst_reg">ZD1_D_wr_dst_reg</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_W_rf_wren is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren at LABCELL_X27_Y11_N12
<P><A NAME="ZD1_W_rf_wren">ZD1_W_rf_wren</A> = ( <A HREF="#ZD1_W_valid">ZD1_W_valid</A> & ( (<A HREF="#ZD1_R_wr_dst_reg">ZD1_R_wr_dst_reg</A>) # (<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>) ) ) # ( !<A HREF="#ZD1_W_valid">ZD1_W_valid</A> & ( <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> ) );


<P> --ZD1_W_control_rd_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0] at FF_X37_Y12_N46
<P> --register power-up is low

<P><A NAME="ZD1_W_control_rd_data[0]">ZD1_W_control_rd_data[0]</A> = DFFEAS(<A HREF="#ZD1L390">ZD1L390</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_R_dst_regnum[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0] at FF_X36_Y11_N38
<P> --register power-up is low

<P><A NAME="ZD1_R_dst_regnum[0]">ZD1_R_dst_regnum[0]</A> = DFFEAS(<A HREF="#ZD1L299">ZD1L299</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_R_dst_regnum[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1] at FF_X36_Y11_N44
<P> --register power-up is low

<P><A NAME="ZD1_R_dst_regnum[1]">ZD1_R_dst_regnum[1]</A> = DFFEAS(<A HREF="#ZD1L301">ZD1L301</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_R_dst_regnum[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2] at FF_X36_Y11_N41
<P> --register power-up is low

<P><A NAME="ZD1_R_dst_regnum[2]">ZD1_R_dst_regnum[2]</A> = DFFEAS(<A HREF="#ZD1L303">ZD1L303</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_R_dst_regnum[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3] at FF_X36_Y11_N50
<P> --register power-up is low

<P><A NAME="ZD1_R_dst_regnum[3]">ZD1_R_dst_regnum[3]</A> = DFFEAS(<A HREF="#ZD1L305">ZD1L305</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_R_dst_regnum[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4] at FF_X36_Y11_N53
<P> --register power-up is low

<P><A NAME="ZD1_R_dst_regnum[4]">ZD1_R_dst_regnum[4]</A> = DFFEAS(<A HREF="#ZD1L307">ZD1L307</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_E_src2[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0] at FF_X37_Y12_N31
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[0]">ZD1_E_src2[0]</A> = DFFEAS(<A HREF="#ZD1L844">ZD1L844</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_E_src1[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0] at FF_X37_Y14_N46
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[0]">ZD1_E_src1[0]</A> = DFFEAS(<A HREF="#ZD1L793">ZD1L793</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QC5_av_readdata_pre[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] at FF_X25_Y11_N17
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[4]">QC5_av_readdata_pre[4]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#CE1_readdata[4]">CE1_readdata[4]</A>,  ,  , VCC);


<P> --ZD1_W_status_reg_pie is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie at FF_X36_Y12_N58
<P> --register power-up is low

<P><A NAME="ZD1_W_status_reg_pie">ZD1_W_status_reg_pie</A> = DFFEAS(<A HREF="#ZD1L960">ZD1L960</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_E_valid_from_R">ZD1_E_valid_from_R</A>,  ,  ,  ,  );


<P> --ZD1_W_ipending_reg[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[1] at FF_X22_Y8_N25
<P> --register power-up is low

<P><A NAME="ZD1_W_ipending_reg[1]">ZD1_W_ipending_reg[1]</A> = DFFEAS(<A HREF="#ZD1L920">ZD1L920</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_W_ipending_reg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0] at FF_X22_Y11_N31
<P> --register power-up is low

<P><A NAME="ZD1_W_ipending_reg[0]">ZD1_W_ipending_reg[0]</A> = DFFEAS(<A HREF="#ZD1_W_ipending_reg_nxt[0]">ZD1_W_ipending_reg_nxt[0]</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L1166 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req~0 at LABCELL_X29_Y9_N30
<P><A NAME="ZD1L1166">ZD1L1166</A> = ( <A HREF="#ZD1_W_status_reg_pie">ZD1_W_status_reg_pie</A> & ( (<A HREF="#ZD1_W_ipending_reg[1]">ZD1_W_ipending_reg[1]</A>) # (<A HREF="#ZD1_W_ipending_reg[0]">ZD1_W_ipending_reg[0]</A>) ) );


<P> --ZD1_hbreak_enabled is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled at FF_X31_Y11_N40
<P> --register power-up is low

<P><A NAME="ZD1_hbreak_enabled">ZD1_hbreak_enabled</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_E_valid_from_R">ZD1_E_valid_from_R</A>, <A HREF="#ZD1L1160">ZD1L1160</A>,  ,  , VCC);


<P> --ZD1_hbreak_pending is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending at FF_X28_Y10_N20
<P> --register power-up is low

<P><A NAME="ZD1_hbreak_pending">ZD1_hbreak_pending</A> = DFFEAS(<A HREF="#ZD1L1162">ZD1L1162</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --KE1_jtag_break is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break at FF_X9_Y6_N13
<P> --register power-up is low

<P><A NAME="KE1_jtag_break">KE1_jtag_break</A> = DFFEAS(<A HREF="#KE1L4">KE1L4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --ZD1_wait_for_one_post_bret_inst is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst at FF_X28_Y10_N14
<P> --register power-up is low

<P><A NAME="ZD1_wait_for_one_post_bret_inst">ZD1_wait_for_one_post_bret_inst</A> = DFFEAS(<A HREF="#ZD1L1172">ZD1L1172</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L1163 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0 at MLABCELL_X28_Y10_N21
<P><A NAME="ZD1L1163">ZD1L1163</A> = ( <A HREF="#ZD1_hbreak_pending">ZD1_hbreak_pending</A> & ( (!<A HREF="#ZD1_hbreak_enabled">ZD1_hbreak_enabled</A> & ((!<A HREF="#ZD1_wait_for_one_post_bret_inst">ZD1_wait_for_one_post_bret_inst</A>) # (<A HREF="#ZD1_W_valid">ZD1_W_valid</A>))) ) ) # ( !<A HREF="#ZD1_hbreak_pending">ZD1_hbreak_pending</A> & ( (!<A HREF="#ZD1_hbreak_enabled">ZD1_hbreak_enabled</A> & (<A HREF="#KE1_jtag_break">KE1_jtag_break</A> & ((!<A HREF="#ZD1_wait_for_one_post_bret_inst">ZD1_wait_for_one_post_bret_inst</A>) # (<A HREF="#ZD1_W_valid">ZD1_W_valid</A>)))) ) );


<P> --ZD1L331 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21]~0 at LABCELL_X29_Y10_N45
<P><A NAME="ZD1L331">ZD1L331</A> = (!<A HREF="#ZD1L1166">ZD1L1166</A> & !<A HREF="#ZD1L1163">ZD1L1163</A>);


<P> --EF1_address_reg_a[0] is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|address_reg_a[0] at FF_X24_Y13_N13
<P> --register power-up is low

<P><A NAME="EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> = DFFEAS(<A HREF="#WC2_src_data[51]">WC2_src_data[51]</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A>,  ,  ,  ,  );


<P> --HD1L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0 at MLABCELL_X25_Y11_N51
<P><A NAME="HD1L13">HD1L13</A> = ( <A HREF="#EF1_ram_block1a36">EF1_ram_block1a36</A> & ( (<A HREF="#EF1_ram_block1a4">EF1_ram_block1a4</A>) # (<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>) ) ) # ( !<A HREF="#EF1_ram_block1a36">EF1_ram_block1a36</A> & ( (!<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & <A HREF="#EF1_ram_block1a4">EF1_ram_block1a4</A>) ) );


<P> --ZD1L661 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~0 at MLABCELL_X25_Y11_N48
<P><A NAME="ZD1L661">ZD1L661</A> = ( <A HREF="#QC5_av_readdata_pre[4]">QC5_av_readdata_pre[4]</A> & ( (!<A HREF="#ZD1L331">ZD1L331</A>) # (((<A HREF="#HD1L13">HD1L13</A> & <A HREF="#UC3L2">UC3L2</A>)) # (<A HREF="#UC2L2">UC2L2</A>)) ) ) # ( !<A HREF="#QC5_av_readdata_pre[4]">QC5_av_readdata_pre[4]</A> & ( (!<A HREF="#ZD1L331">ZD1L331</A>) # ((<A HREF="#HD1L13">HD1L13</A> & <A HREF="#UC3L2">UC3L2</A>)) ) );


<P> --ZD1L753 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0 at MLABCELL_X25_Y11_N45
<P><A NAME="ZD1L753">ZD1L753</A> = ( !<A HREF="#ZD1_i_read">ZD1_i_read</A> & ( <A HREF="#UC3L2">UC3L2</A> ) ) # ( !<A HREF="#ZD1_i_read">ZD1_i_read</A> & ( !<A HREF="#UC3L2">UC3L2</A> & ( <A HREF="#UC2L2">UC2L2</A> ) ) );


<P> --QC5_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] at FF_X24_Y11_N7
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[0]">QC5_av_readdata_pre[0]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#CE1_readdata[0]">CE1_readdata[0]</A>,  ,  , VCC);


<P> --HD1L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0 at LABCELL_X22_Y8_N33
<P><A NAME="HD1L6">HD1L6</A> = ( <A HREF="#EF1_ram_block1a32">EF1_ram_block1a32</A> & ( (<A HREF="#EF1_ram_block1a0">EF1_ram_block1a0</A>) # (<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>) ) ) # ( !<A HREF="#EF1_ram_block1a32">EF1_ram_block1a32</A> & ( (!<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & <A HREF="#EF1_ram_block1a0">EF1_ram_block1a0</A>) ) );


<P> --ZD1L657 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~1 at LABCELL_X24_Y10_N36
<P><A NAME="ZD1L657">ZD1L657</A> = ( <A HREF="#HD1L6">HD1L6</A> & ( (!<A HREF="#ZD1L1166">ZD1L1166</A> & (((<A HREF="#QC5_av_readdata_pre[0]">QC5_av_readdata_pre[0]</A> & <A HREF="#UC2L2">UC2L2</A>)) # (<A HREF="#UC3L2">UC3L2</A>))) ) ) # ( !<A HREF="#HD1L6">HD1L6</A> & ( (!<A HREF="#ZD1L1166">ZD1L1166</A> & (<A HREF="#QC5_av_readdata_pre[0]">QC5_av_readdata_pre[0]</A> & <A HREF="#UC2L2">UC2L2</A>)) ) );


<P> --QC5_av_readdata_pre[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] at FF_X25_Y11_N5
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[1]">QC5_av_readdata_pre[1]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#CE1_readdata[1]">CE1_readdata[1]</A>,  ,  , VCC);


<P> --HD1L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1 at MLABCELL_X25_Y11_N21
<P><A NAME="HD1L14">HD1L14</A> = ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( <A HREF="#EF1_ram_block1a33">EF1_ram_block1a33</A> ) ) # ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( <A HREF="#EF1_ram_block1a1">EF1_ram_block1a1</A> ) );


<P> --ZD1L658 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~2 at MLABCELL_X25_Y11_N18
<P><A NAME="ZD1L658">ZD1L658</A> = ( <A HREF="#UC3L2">UC3L2</A> & ( (!<A HREF="#ZD1L331">ZD1L331</A>) # (((<A HREF="#QC5_av_readdata_pre[1]">QC5_av_readdata_pre[1]</A> & <A HREF="#UC2L2">UC2L2</A>)) # (<A HREF="#HD1L14">HD1L14</A>)) ) ) # ( !<A HREF="#UC3L2">UC3L2</A> & ( (!<A HREF="#ZD1L331">ZD1L331</A>) # ((<A HREF="#QC5_av_readdata_pre[1]">QC5_av_readdata_pre[1]</A> & <A HREF="#UC2L2">UC2L2</A>)) ) );


<P> --QC5_av_readdata_pre[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] at FF_X28_Y12_N4
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[2]">QC5_av_readdata_pre[2]</A> = DFFEAS(<A HREF="#QC5L5">QC5L5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --HD1L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2 at LABCELL_X29_Y12_N3
<P><A NAME="HD1L15">HD1L15</A> = ( <A HREF="#EF1_ram_block1a2">EF1_ram_block1a2</A> & ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( <A HREF="#EF1_ram_block1a34">EF1_ram_block1a34</A> ) ) ) # ( !<A HREF="#EF1_ram_block1a2">EF1_ram_block1a2</A> & ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( <A HREF="#EF1_ram_block1a34">EF1_ram_block1a34</A> ) ) ) # ( <A HREF="#EF1_ram_block1a2">EF1_ram_block1a2</A> & ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> ) );


<P> --ZD1L659 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~3 at LABCELL_X30_Y10_N0
<P><A NAME="ZD1L659">ZD1L659</A> = ( <A HREF="#UC3L2">UC3L2</A> & ( (!<A HREF="#ZD1L1166">ZD1L1166</A> & (((<A HREF="#QC5_av_readdata_pre[2]">QC5_av_readdata_pre[2]</A> & <A HREF="#UC2L2">UC2L2</A>)) # (<A HREF="#HD1L15">HD1L15</A>))) ) ) # ( !<A HREF="#UC3L2">UC3L2</A> & ( (<A HREF="#QC5_av_readdata_pre[2]">QC5_av_readdata_pre[2]</A> & (<A HREF="#UC2L2">UC2L2</A> & !<A HREF="#ZD1L1166">ZD1L1166</A>)) ) );


<P> --QC5_av_readdata_pre[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] at FF_X29_Y10_N58
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[3]">QC5_av_readdata_pre[3]</A> = DFFEAS(<A HREF="#QC5L7">QC5L7</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --HD1L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3 at MLABCELL_X34_Y7_N39
<P><A NAME="HD1L16">HD1L16</A> = ( <A HREF="#EF1_ram_block1a3">EF1_ram_block1a3</A> & ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( <A HREF="#EF1_ram_block1a35">EF1_ram_block1a35</A> ) ) ) # ( !<A HREF="#EF1_ram_block1a3">EF1_ram_block1a3</A> & ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( <A HREF="#EF1_ram_block1a35">EF1_ram_block1a35</A> ) ) ) # ( <A HREF="#EF1_ram_block1a3">EF1_ram_block1a3</A> & ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> ) );


<P> --ZD1L660 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~4 at LABCELL_X29_Y10_N12
<P><A NAME="ZD1L660">ZD1L660</A> = ( <A HREF="#QC5_av_readdata_pre[3]">QC5_av_readdata_pre[3]</A> & ( (!<A HREF="#ZD1L331">ZD1L331</A>) # (((<A HREF="#UC3L2">UC3L2</A> & <A HREF="#HD1L16">HD1L16</A>)) # (<A HREF="#UC2L2">UC2L2</A>)) ) ) # ( !<A HREF="#QC5_av_readdata_pre[3]">QC5_av_readdata_pre[3]</A> & ( (!<A HREF="#ZD1L331">ZD1L331</A>) # ((<A HREF="#UC3L2">UC3L2</A> & <A HREF="#HD1L16">HD1L16</A>)) ) );


<P> --ZD1_E_src2[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1] at FF_X37_Y12_N13
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[1]">ZD1_E_src2[1]</A> = DFFEAS(<A HREF="#ZD1L845">ZD1L845</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_E_src1[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1] at FF_X37_Y14_N25
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[1]">ZD1_E_src1[1]</A> = DFFEAS(<A HREF="#ZD1L794">ZD1L794</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L490 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~23 at LABCELL_X31_Y15_N45
<P><A NAME="ZD1L490">ZD1L490</A> = ( <A HREF="#ZD1_E_shift_rot_result[3]">ZD1_E_shift_rot_result[3]</A> & ( (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A>) # (<A HREF="#ZD1_E_shift_rot_result[1]">ZD1_E_shift_rot_result[1]</A>) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[3]">ZD1_E_shift_rot_result[3]</A> & ( (<A HREF="#ZD1_E_shift_rot_result[1]">ZD1_E_shift_rot_result[1]</A> & !<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A>) ) );


<P> --ZD1L795 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~25 at LABCELL_X33_Y16_N9
<P><A NAME="ZD1L795">ZD1L795</A> = ( <A HREF="#ZD1L94">ZD1L94</A> & ( ((!<A HREF="#ZD1L826">ZD1L826</A> & ((<A HREF="#EE1_q_b[2]">EE1_q_b[2]</A>))) # (<A HREF="#ZD1L826">ZD1L826</A> & (<A HREF="#ZD1_D_iw[6]">ZD1_D_iw[6]</A>))) # (<A HREF="#ZD1L825">ZD1L825</A>) ) ) # ( !<A HREF="#ZD1L94">ZD1L94</A> & ( (!<A HREF="#ZD1L825">ZD1L825</A> & ((!<A HREF="#ZD1L826">ZD1L826</A> & ((<A HREF="#EE1_q_b[2]">EE1_q_b[2]</A>))) # (<A HREF="#ZD1L826">ZD1L826</A> & (<A HREF="#ZD1_D_iw[6]">ZD1_D_iw[6]</A>)))) ) );


<P> --ZD1L846 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~2 at LABCELL_X37_Y12_N36
<P><A NAME="ZD1L846">ZD1L846</A> = ( <A HREF="#ZD1_D_iw[8]">ZD1_D_iw[8]</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (!<A HREF="#ZD1_R_ctrl_force_src2_zero">ZD1_R_ctrl_force_src2_zero</A> & ((!<A HREF="#ZD1L849">ZD1L849</A>) # (<A HREF="#EE2_q_b[2]">EE2_q_b[2]</A>)))) ) ) # ( !<A HREF="#ZD1_D_iw[8]">ZD1_D_iw[8]</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (!<A HREF="#ZD1_R_ctrl_force_src2_zero">ZD1_R_ctrl_force_src2_zero</A> & (<A HREF="#ZD1L849">ZD1L849</A> & <A HREF="#EE2_q_b[2]">EE2_q_b[2]</A>))) ) );


<P> --ZD1L491 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~24 at LABCELL_X31_Y15_N36
<P><A NAME="ZD1L491">ZD1L491</A> = (!<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#ZD1_E_shift_rot_result[2]">ZD1_E_shift_rot_result[2]</A>))) # (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & (<A HREF="#ZD1_E_shift_rot_result[4]">ZD1_E_shift_rot_result[4]</A>));


<P> --ZD1L796 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~26 at LABCELL_X33_Y16_N3
<P><A NAME="ZD1L796">ZD1L796</A> = ( <A HREF="#ZD1L826">ZD1L826</A> & ( <A HREF="#ZD1L98">ZD1L98</A> & ( (<A HREF="#ZD1L825">ZD1L825</A>) # (<A HREF="#ZD1_D_iw[7]">ZD1_D_iw[7]</A>) ) ) ) # ( !<A HREF="#ZD1L826">ZD1L826</A> & ( <A HREF="#ZD1L98">ZD1L98</A> & ( (<A HREF="#ZD1L825">ZD1L825</A>) # (<A HREF="#EE1_q_b[3]">EE1_q_b[3]</A>) ) ) ) # ( <A HREF="#ZD1L826">ZD1L826</A> & ( !<A HREF="#ZD1L98">ZD1L98</A> & ( (<A HREF="#ZD1_D_iw[7]">ZD1_D_iw[7]</A> & !<A HREF="#ZD1L825">ZD1L825</A>) ) ) ) # ( !<A HREF="#ZD1L826">ZD1L826</A> & ( !<A HREF="#ZD1L98">ZD1L98</A> & ( (<A HREF="#EE1_q_b[3]">EE1_q_b[3]</A> & !<A HREF="#ZD1L825">ZD1L825</A>) ) ) );


<P> --ZD1L847 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~3 at LABCELL_X37_Y12_N39
<P><A NAME="ZD1L847">ZD1L847</A> = ( <A HREF="#ZD1L849">ZD1L849</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (!<A HREF="#ZD1_R_ctrl_force_src2_zero">ZD1_R_ctrl_force_src2_zero</A> & <A HREF="#EE2_q_b[3]">EE2_q_b[3]</A>)) ) ) # ( !<A HREF="#ZD1L849">ZD1L849</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (!<A HREF="#ZD1_R_ctrl_force_src2_zero">ZD1_R_ctrl_force_src2_zero</A> & <A HREF="#ZD1_D_iw[9]">ZD1_D_iw[9]</A>)) ) );


<P> --XB1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector1~0 at LABCELL_X16_Y5_N9
<P><A NAME="XB1L2">XB1L2</A> = ( !<A HREF="#XB1L9">XB1L9</A> & ( <A HREF="#XB1_s_serial_protocol.STATE_4_TRANSFER">XB1_s_serial_protocol.STATE_4_TRANSFER</A> ) );


<P> --XB1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector3~0 at LABCELL_X16_Y5_N57
<P><A NAME="XB1L5">XB1L5</A> = ( <A HREF="#XB1_shiftreg_mask[26]">XB1_shiftreg_mask[26]</A> & ( (!<A HREF="#AC1_middle_of_low_level">AC1_middle_of_low_level</A> & (((<A HREF="#XB1L2">XB1L2</A>)))) # (<A HREF="#AC1_middle_of_low_level">AC1_middle_of_low_level</A> & (((<A HREF="#XB1L2">XB1L2</A> & !<A HREF="#XB1_shiftreg_data[26]">XB1_shiftreg_data[26]</A>)) # (<A HREF="#XB1_s_serial_protocol.STATE_3_START_BIT">XB1_s_serial_protocol.STATE_3_START_BIT</A>))) ) ) # ( !<A HREF="#XB1_shiftreg_mask[26]">XB1_shiftreg_mask[26]</A> & ( ((<A HREF="#XB1_s_serial_protocol.STATE_3_START_BIT">XB1_s_serial_protocol.STATE_3_START_BIT</A> & <A HREF="#AC1_middle_of_low_level">AC1_middle_of_low_level</A>)) # (<A HREF="#XB1L2">XB1L2</A>) ) );


<P> --AC1L63 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_low_level~0 at LABCELL_X16_Y4_N36
<P><A NAME="AC1L63">AC1L63</A> = ( !<A HREF="#AC1_clk_counter[11]">AC1_clk_counter[11]</A> & ( <A HREF="#AC1L60">AC1L60</A> ) );


<P> --XB1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Add0~0 at LABCELL_X16_Y5_N45
<P><A NAME="XB1L1">XB1L1</A> = ( <A HREF="#XB1_counter[2]">XB1_counter[2]</A> & ( (<A HREF="#XB1_counter[1]">XB1_counter[1]</A> & <A HREF="#XB1_counter[0]">XB1_counter[0]</A>) ) );


<P> --XB1L10 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|always4~0 at LABCELL_X18_Y5_N12
<P><A NAME="XB1L10">XB1L10</A> = ( <A HREF="#XB1_s_serial_protocol.STATE_2_RESTART_BIT">XB1_s_serial_protocol.STATE_2_RESTART_BIT</A> & ( <A HREF="#AC1_middle_of_high_level">AC1_middle_of_high_level</A> ) );


<P> --XB1_s_serial_protocol.STATE_1_INITIALIZE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE at FF_X16_Y4_N53
<P> --register power-up is low

<P><A NAME="XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> = DFFEAS(<A HREF="#XB1L31">XB1L31</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --XB1L17 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~0 at LABCELL_X16_Y5_N51
<P><A NAME="XB1L17">XB1L17</A> = ( <A HREF="#XB1_counter[3]">XB1_counter[3]</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (!<A HREF="#XB1L10">XB1L10</A> & (!<A HREF="#XB1L1">XB1L1</A> $ (!<A HREF="#XB1_counter[4]">XB1_counter[4]</A>)))) ) ) # ( !<A HREF="#XB1_counter[3]">XB1_counter[3]</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (!<A HREF="#XB1L10">XB1L10</A> & <A HREF="#XB1_counter[4]">XB1_counter[4]</A>)) ) );


<P> --XB1L120 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[19]~0 at LABCELL_X16_Y8_N45
<P><A NAME="XB1L120">XB1L120</A> = ( !<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ( (!<A HREF="#XB1L10">XB1L10</A> & ((!<A HREF="#AC1_middle_of_low_level">AC1_middle_of_low_level</A>) # (!<A HREF="#XB1_s_serial_protocol.STATE_4_TRANSFER">XB1_s_serial_protocol.STATE_4_TRANSFER</A>))) ) );


<P> --XB1L121 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[19]~1 at LABCELL_X17_Y8_N36
<P><A NAME="XB1L121">XB1L121</A> = ( <A HREF="#BD1L11">BD1L11</A> & ( <A HREF="#AD1L14">AD1L14</A> & ( (!<A HREF="#XB1L120">XB1L120</A>) # (((<A HREF="#T1L81">T1L81</A> & <A HREF="#T1L40">T1L40</A>)) # (<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>)) ) ) ) # ( !<A HREF="#BD1L11">BD1L11</A> & ( <A HREF="#AD1L14">AD1L14</A> & ( (!<A HREF="#XB1L120">XB1L120</A>) # (<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>) ) ) ) # ( <A HREF="#BD1L11">BD1L11</A> & ( !<A HREF="#AD1L14">AD1L14</A> & ( (!<A HREF="#XB1L120">XB1L120</A>) # (<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>) ) ) ) # ( !<A HREF="#BD1L11">BD1L11</A> & ( !<A HREF="#AD1L14">AD1L14</A> & ( (!<A HREF="#XB1L120">XB1L120</A>) # (<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>) ) ) );


<P> --XB1L18 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~1 at LABCELL_X16_Y5_N42
<P><A NAME="XB1L18">XB1L18</A> = ( <A HREF="#XB1L10">XB1L10</A> & ( !<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> ) ) # ( !<A HREF="#XB1L10">XB1L10</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (!<A HREF="#XB1L1">XB1L1</A> $ (!<A HREF="#XB1_counter[3]">XB1_counter[3]</A>))) ) );


<P> --XB1L19 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~2 at LABCELL_X16_Y5_N24
<P><A NAME="XB1L19">XB1L19</A> = ( !<A HREF="#XB1L10">XB1L10</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (!<A HREF="#XB1_counter[2]">XB1_counter[2]</A> $ (((!<A HREF="#XB1_counter[0]">XB1_counter[0]</A>) # (!<A HREF="#XB1_counter[1]">XB1_counter[1]</A>))))) ) );


<P> --XB1L20 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~3 at LABCELL_X16_Y5_N6
<P><A NAME="XB1L20">XB1L20</A> = ( <A HREF="#XB1L10">XB1L10</A> & ( !<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> ) ) # ( !<A HREF="#XB1L10">XB1L10</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & !<A HREF="#XB1_counter[0]">XB1_counter[0]</A>) ) );


<P> --XB1L21 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~4 at LABCELL_X16_Y5_N27
<P><A NAME="XB1L21">XB1L21</A> = ( !<A HREF="#XB1L10">XB1L10</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (!<A HREF="#XB1_counter[0]">XB1_counter[0]</A> $ (!<A HREF="#XB1_counter[1]">XB1_counter[1]</A>))) ) );


<P> --T1L125 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~14 at LABCELL_X16_Y8_N24
<P><A NAME="T1L125">T1L125</A> = ( <A HREF="#T1_control_reg[17]">T1_control_reg[17]</A> & ( <A HREF="#T1_control_reg[16]">T1_control_reg[16]</A> & ( (!<A HREF="#T1L136">T1L136</A> & (<A HREF="#T1L124">T1L124</A> & (!<A HREF="#T1_internal_reset">T1_internal_reset</A> & !<A HREF="#NC2_m0_read">NC2_m0_read</A>))) ) ) ) # ( !<A HREF="#T1_control_reg[17]">T1_control_reg[17]</A> & ( <A HREF="#T1_control_reg[16]">T1_control_reg[16]</A> & ( (!<A HREF="#T1L136">T1L136</A> & (<A HREF="#T1L124">T1L124</A> & (!<A HREF="#T1_internal_reset">T1_internal_reset</A> & !<A HREF="#NC2_m0_read">NC2_m0_read</A>))) ) ) ) # ( <A HREF="#T1_control_reg[17]">T1_control_reg[17]</A> & ( !<A HREF="#T1_control_reg[16]">T1_control_reg[16]</A> & ( (!<A HREF="#T1L136">T1L136</A> & (<A HREF="#T1L124">T1L124</A> & (!<A HREF="#T1_internal_reset">T1_internal_reset</A> & !<A HREF="#NC2_m0_read">NC2_m0_read</A>))) ) ) );


<P> --VB1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~0 at MLABCELL_X21_Y6_N33
<P><A NAME="VB1L1">VB1L1</A> = ( <A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & ( <A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (!<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A>) # (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>) ) ) ) # ( !<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & ( <A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & <A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>) ) ) ) # ( <A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & ( !<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> ) );


<P> --VB1L38 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[3]~0 at LABCELL_X17_Y8_N21
<P><A NAME="VB1L38">VB1L38</A> = ( <A HREF="#VB1L7">VB1L7</A> & ( <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> ) ) # ( !<A HREF="#VB1L7">VB1L7</A> & ( <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> ) ) # ( <A HREF="#VB1L7">VB1L7</A> & ( !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> ) ) # ( !<A HREF="#VB1L7">VB1L7</A> & ( !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> & ( (<A HREF="#AD1L14">AD1L14</A> & (<A HREF="#T1L81">T1L81</A> & (<A HREF="#BD1L11">BD1L11</A> & <A HREF="#T1L40">T1L40</A>))) ) ) );


<P> --VB1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~1 at MLABCELL_X21_Y6_N15
<P><A NAME="VB1L2">VB1L2</A> = ( <A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( !<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> ) ) # ( !<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( <A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> ) );


<P> --VB1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~2 at MLABCELL_X21_Y6_N18
<P><A NAME="VB1L3">VB1L3</A> = ( <A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( <A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( !<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> ) ) ) # ( !<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( <A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( <A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> ) ) ) # ( <A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( !<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> ) );


<P> --VB1L42 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address~1 at MLABCELL_X21_Y6_N36
<P><A NAME="VB1L42">VB1L42</A> = ( !<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & ( !<A HREF="#T1_internal_reset">T1_internal_reset</A> ) );


<P> --VB1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~3 at LABCELL_X19_Y6_N0
<P><A NAME="VB1L4">VB1L4</A> = ( <A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> $ (((!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>) # ((!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A>) # (!<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A>)))) ) ) # ( !<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> ) );


<P> --VB1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~4 at LABCELL_X19_Y6_N6
<P><A NAME="VB1L5">VB1L5</A> = ( <A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A> & ( <A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (!<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A>) # ((!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A>) # ((!<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A>) # (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>))) ) ) ) # ( !<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A> & ( <A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & <A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>))) ) ) ) # ( <A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A> & ( !<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> ) );


<P> --BC1L52 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0 at MLABCELL_X3_Y4_N15
<P><A NAME="BC1L52">BC1L52</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#H1_splitter_nodes_receive_0[3]">H1_splitter_nodes_receive_0[3]</A>);


<P> --BC1L89 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 at MLABCELL_X3_Y4_N6
<P><A NAME="BC1L89">BC1L89</A> = AMPP_FUNCTION(!<A HREF="#BC1_user_saw_rvalid">BC1_user_saw_rvalid</A>, !<A HREF="#BC1L52">BC1L52</A>, !<A HREF="#BC1_count[0]">BC1_count[0]</A>, !<A HREF="#BC1_td_shift[0]">BC1_td_shift[0]</A>, !<A HREF="#BC1_state">BC1_state</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>);


<P> --BC1L78 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3 at LABCELL_X4_Y4_N27
<P><A NAME="BC1L78">BC1L78</A> = AMPP_FUNCTION(!<A HREF="#BC1_count[9]">BC1_count[9]</A>, !<A HREF="#BC1_td_shift[10]">BC1_td_shift[10]</A>, !<A HREF="#BC1_rdata[7]">BC1_rdata[7]</A>);


<P> --V1_t_dav is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|t_dav at FF_X11_Y8_N52
<P> --register power-up is low

<P><A NAME="V1_t_dav">V1_t_dav</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#JC2_b_full">JC2_b_full</A>,  ,  , VCC);


<P> --BC1_write_stalled is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled at FF_X4_Y3_N26
<P> --register power-up is low

<P><A NAME="BC1_write_stalled">BC1_write_stalled</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L114">BC1L114</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#BC1L113">BC1L113</A>);


<P> --BC1L79 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4 at LABCELL_X4_Y4_N39
<P><A NAME="BC1L79">BC1L79</A> = AMPP_FUNCTION(!<A HREF="#BC1_count[1]">BC1_count[1]</A>, !<A HREF="#BC1_user_saw_rvalid">BC1_user_saw_rvalid</A>, !<A HREF="#BC1_state">BC1_state</A>, !<A HREF="#BC1_td_shift[9]">BC1_td_shift[9]</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>);


<P> --BC1_td_shift[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2] at FF_X2_Y4_N19
<P> --register power-up is low

<P><A NAME="BC1_td_shift[2]">BC1_td_shift[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L81">BC1L81</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#BC1L65">BC1L65</A>);


<P> --BC1L80 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5 at MLABCELL_X3_Y4_N18
<P><A NAME="BC1L80">BC1L80</A> = AMPP_FUNCTION(!<A HREF="#BC1_count[9]">BC1_count[9]</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#BC1_td_shift[2]">BC1_td_shift[2]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#BC1L79">BC1L79</A>, !<A HREF="#BC1_write_stalled">BC1_write_stalled</A>);


<P> --BC1L17 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0 at LABCELL_X4_Y4_N24
<P><A NAME="BC1L17">BC1L17</A> = AMPP_FUNCTION(!<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#BC1_state">BC1_state</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#BC1_count[8]">BC1_count[8]</A>);


<P> --BC1_rvalid0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0 at FF_X6_Y4_N50
<P> --register power-up is low

<P><A NAME="BC1_rvalid0">BC1_rvalid0</A> = AMPP_FUNCTION(<A HREF="#LF1L43">LF1L43</A>, <A HREF="#BC1L50">BC1L50</A>, !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>);


<P> --KE1_monitor_ready is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready at FF_X7_Y6_N58
<P> --register power-up is low

<P><A NAME="KE1_monitor_ready">KE1_monitor_ready</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#KE1L11">KE1L11</A>,  ,  , VCC);


<P> --SE1_MonDReg[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] at FF_X6_Y6_N40
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[1]">SE1_MonDReg[1]</A> = DFFEAS(<A HREF="#SE1L107">SE1L107</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>,  ,  ,  ,  );


<P> --VE1L61 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11 at LABCELL_X2_Y6_N3
<P><A NAME="VE1L61">VE1L61</A> = ( <A HREF="#HE1_break_readreg[1]">HE1_break_readreg[1]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#SE1_MonDReg[1]">SE1_MonDReg[1]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>))) # (<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#VE1_sr[3]">VE1_sr[3]</A>)))) ) ) # ( !<A HREF="#HE1_break_readreg[1]">HE1_break_readreg[1]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#SE1_MonDReg[1]">SE1_MonDReg[1]</A>)))) # (<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#VE1_sr[3]">VE1_sr[3]</A>)))) ) );


<P> --UE1_jdo[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] at FF_X1_Y6_N1
<P> --register power-up is low

<P><A NAME="UE1_jdo[0]">UE1_jdo[0]</A> = DFFEAS(<A HREF="#UE1L7">UE1L7</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --UE1_jdo[36] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] at FF_X1_Y6_N35
<P> --register power-up is low

<P><A NAME="UE1_jdo[36]">UE1_jdo[36]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>, <A HREF="#VE1_sr[36]">VE1_sr[36]</A>,  ,  , VCC);


<P> --UE1_jdo[37] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] at FF_X1_Y6_N32
<P> --register power-up is low

<P><A NAME="UE1_jdo[37]">UE1_jdo[37]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>, <A HREF="#VE1_sr[37]">VE1_sr[37]</A>,  ,  , VCC);


<P> --UE1_ir[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] at FF_X7_Y7_N38
<P> --register power-up is low

<P><A NAME="UE1_ir[1]">UE1_ir[1]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_jxuir">UE1_jxuir</A>, <A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>,  ,  , VCC);


<P> --UE1_ir[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] at FF_X7_Y7_N40
<P> --register power-up is low

<P><A NAME="UE1_ir[0]">UE1_ir[0]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_jxuir">UE1_jxuir</A>, <A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A>,  ,  , VCC);


<P> --UE1_enable_action_strobe is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe at FF_X8_Y7_N40
<P> --register power-up is low

<P><A NAME="UE1_enable_action_strobe">UE1_enable_action_strobe</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>,  ,  , VCC);


<P> --HE1L24 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~0 at LABCELL_X7_Y7_N39
<P><A NAME="HE1L24">HE1L24</A> = ( !<A HREF="#UE1_ir[0]">UE1_ir[0]</A> & ( (<A HREF="#UE1_ir[1]">UE1_ir[1]</A> & <A HREF="#UE1_enable_action_strobe">UE1_enable_action_strobe</A>) ) );


<P> --HE1L25 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~1 at LABCELL_X1_Y6_N30
<P><A NAME="HE1L25">HE1L25</A> = ( !<A HREF="#UE1_jdo[37]">UE1_jdo[37]</A> & ( <A HREF="#HE1L24">HE1L24</A> & ( !<A HREF="#UE1_jdo[36]">UE1_jdo[36]</A> ) ) );


<P> --UE1_jdo[35] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] at FF_X1_Y5_N47
<P> --register power-up is low

<P><A NAME="UE1_jdo[35]">UE1_jdo[35]</A> = DFFEAS(<A HREF="#UE1L59">UE1L59</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --UE1L68 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 at MLABCELL_X8_Y7_N39
<P><A NAME="UE1L68">UE1L68</A> = ( <A HREF="#UE1_enable_action_strobe">UE1_enable_action_strobe</A> & ( !<A HREF="#UE1_ir[1]">UE1_ir[1]</A> & ( !<A HREF="#UE1_ir[0]">UE1_ir[0]</A> ) ) );


<P> --UE1_take_action_ocimem_b is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b at LABCELL_X7_Y7_N57
<P><A NAME="UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> = ( <A HREF="#UE1L68">UE1L68</A> & ( <A HREF="#UE1_jdo[35]">UE1_jdo[35]</A> ) );


<P> --UE1_jdo[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] at FF_X1_Y6_N53
<P> --register power-up is low

<P><A NAME="UE1_jdo[3]">UE1_jdo[3]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>, <A HREF="#VE1_sr[3]">VE1_sr[3]</A>,  ,  , VCC);


<P> --SE1_jtag_ram_rd_d1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 at FF_X7_Y6_N29
<P> --register power-up is low

<P><A NAME="SE1_jtag_ram_rd_d1">SE1_jtag_ram_rd_d1</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#SE1_jtag_ram_rd">SE1_jtag_ram_rd</A>,  ,  , VCC);


<P> --SE1L105 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~0 at LABCELL_X7_Y6_N15
<P><A NAME="SE1L105">SE1L105</A> = ( !<A HREF="#SE1_MonAReg[3]">SE1_MonAReg[3]</A> & ( (!<A HREF="#SE1_MonAReg[4]">SE1_MonAReg[4]</A> & (<A HREF="#SE1_MonAReg[2]">SE1_MonAReg[2]</A> & !<A HREF="#SE1_jtag_ram_rd_d1">SE1_jtag_ram_rd_d1</A>)) ) );


<P> --SE1L106 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~1 at MLABCELL_X6_Y6_N36
<P><A NAME="SE1L106">SE1L106</A> = ( <A HREF="#SE1L105">SE1L105</A> & ( (!<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>) # (<A HREF="#UE1_jdo[3]">UE1_jdo[3]</A>) ) ) # ( !<A HREF="#SE1L105">SE1L105</A> & ( (!<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (<A HREF="#SE1_jtag_ram_rd_d1">SE1_jtag_ram_rd_d1</A> & ((<A HREF="#DF1_q_a[0]">DF1_q_a[0]</A>)))) # (<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (((<A HREF="#UE1_jdo[3]">UE1_jdo[3]</A>)))) ) );


<P> --SE1_jtag_rd_d1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 at FF_X7_Y8_N22
<P> --register power-up is low

<P><A NAME="SE1_jtag_rd_d1">SE1_jtag_rd_d1</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#SE1_jtag_rd">SE1_jtag_rd</A>,  ,  , VCC);


<P> --SE1L52 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2 at LABCELL_X7_Y8_N21
<P><A NAME="SE1L52">SE1L52</A> = (!<A HREF="#UE1L68">UE1L68</A> & ((<A HREF="#SE1_jtag_rd_d1">SE1_jtag_rd_d1</A>))) # (<A HREF="#UE1L68">UE1L68</A> & (<A HREF="#UE1_jdo[35]">UE1_jdo[35]</A>));


<P> --X1L324 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~0 at LABCELL_X30_Y5_N39
<P><A NAME="X1L324">X1L324</A> = ( <A HREF="#X1L347Q">X1L347Q</A> & ( (<A HREF="#X1L131">X1L131</A> & <A HREF="#X1_f_pop">X1_f_pop</A>) ) );


<P> --YD1_entry_1[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[0] at FF_X30_Y5_N2
<P> --register power-up is low

<P><A NAME="YD1_entry_1[0]">YD1_entry_1[0]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L71">YC2L71</A>,  ,  , VCC);


<P> --YD1_entry_0[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[0] at FF_X30_Y6_N14
<P> --register power-up is low

<P><A NAME="YD1_entry_0[0]">YD1_entry_0[0]</A> = DFFEAS(<A HREF="#YC2L71">YC2L71</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L112 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[0]~28 at LABCELL_X30_Y5_N30
<P><A NAME="YD1L112">YD1L112</A> = ( <A HREF="#YD1_entry_0[0]">YD1_entry_0[0]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A>) # (<A HREF="#YD1_entry_1[0]">YD1_entry_1[0]</A>) ) ) # ( !<A HREF="#YD1_entry_0[0]">YD1_entry_0[0]</A> & ( (<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_1[0]">YD1_entry_1[0]</A>) ) );


<P> --X1_active_data[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[0] at FF_X30_Y5_N31
<P> --register power-up is low

<P><A NAME="X1_active_data[0]">X1_active_data[0]</A> = DFFEAS(<A HREF="#YD1L112">YD1L112</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --X1L171 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr17~0 at LABCELL_X30_Y5_N3
<P><A NAME="X1L171">X1L171</A> = (!<A HREF="#X1L347Q">X1L347Q</A> & !<A HREF="#X1_m_state.000000010">X1_m_state.000000010</A>);


<P> --X1L164 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector116~0 at LABCELL_X30_Y5_N24
<P><A NAME="X1L164">X1L164</A> = ( <A HREF="#YD1L112">YD1L112</A> & ( ((!<A HREF="#X1L171">X1L171</A> & (<A HREF="#X1_active_data[0]">X1_active_data[0]</A>)) # (<A HREF="#X1L171">X1L171</A> & ((<A HREF="#X1L302Q">X1L302Q</A>)))) # (<A HREF="#X1L324">X1L324</A>) ) ) # ( !<A HREF="#YD1L112">YD1L112</A> & ( (!<A HREF="#X1L324">X1L324</A> & ((!<A HREF="#X1L171">X1L171</A> & (<A HREF="#X1_active_data[0]">X1_active_data[0]</A>)) # (<A HREF="#X1L171">X1L171</A> & ((<A HREF="#X1L302Q">X1L302Q</A>))))) ) );


<P> --YD1_entry_1[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[1] at FF_X28_Y5_N8
<P> --register power-up is low

<P><A NAME="YD1_entry_1[1]">YD1_entry_1[1]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L72">YC2L72</A>,  ,  , VCC);


<P> --YD1_entry_0[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[1] at FF_X31_Y7_N31
<P> --register power-up is low

<P><A NAME="YD1_entry_0[1]">YD1_entry_0[1]</A> = DFFEAS(<A HREF="#YC2L72">YC2L72</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L113 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[1]~29 at MLABCELL_X28_Y5_N51
<P><A NAME="YD1L113">YD1L113</A> = ( <A HREF="#YD1_entry_0[1]">YD1_entry_0[1]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A>) # (<A HREF="#YD1_entry_1[1]">YD1_entry_1[1]</A>) ) ) # ( !<A HREF="#YD1_entry_0[1]">YD1_entry_0[1]</A> & ( (<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_1[1]">YD1_entry_1[1]</A>) ) );


<P> --X1_active_data[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[1] at FF_X28_Y5_N52
<P> --register power-up is low

<P><A NAME="X1_active_data[1]">X1_active_data[1]</A> = DFFEAS(<A HREF="#YD1L113">YD1L113</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --X1L163 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector115~0 at MLABCELL_X28_Y5_N3
<P><A NAME="X1L163">X1L163</A> = ( <A HREF="#X1L304Q">X1L304Q</A> & ( <A HREF="#YD1L113">YD1L113</A> & ( ((<A HREF="#X1_active_data[1]">X1_active_data[1]</A>) # (<A HREF="#X1L171">X1L171</A>)) # (<A HREF="#X1L324">X1L324</A>) ) ) ) # ( !<A HREF="#X1L304Q">X1L304Q</A> & ( <A HREF="#YD1L113">YD1L113</A> & ( ((!<A HREF="#X1L171">X1L171</A> & <A HREF="#X1_active_data[1]">X1_active_data[1]</A>)) # (<A HREF="#X1L324">X1L324</A>) ) ) ) # ( <A HREF="#X1L304Q">X1L304Q</A> & ( !<A HREF="#YD1L113">YD1L113</A> & ( (!<A HREF="#X1L324">X1L324</A> & ((<A HREF="#X1_active_data[1]">X1_active_data[1]</A>) # (<A HREF="#X1L171">X1L171</A>))) ) ) ) # ( !<A HREF="#X1L304Q">X1L304Q</A> & ( !<A HREF="#YD1L113">YD1L113</A> & ( (!<A HREF="#X1L324">X1L324</A> & (!<A HREF="#X1L171">X1L171</A> & <A HREF="#X1_active_data[1]">X1_active_data[1]</A>)) ) ) );


<P> --YD1_entry_1[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[2] at FF_X28_Y7_N20
<P> --register power-up is low

<P><A NAME="YD1_entry_1[2]">YD1_entry_1[2]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L73">YC2L73</A>,  ,  , VCC);


<P> --YD1_entry_0[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[2] at FF_X28_Y7_N2
<P> --register power-up is low

<P><A NAME="YD1_entry_0[2]">YD1_entry_0[2]</A> = DFFEAS(<A HREF="#YC2L73">YC2L73</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L114 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[2]~30 at LABCELL_X27_Y7_N0
<P><A NAME="YD1L114">YD1L114</A> = ( <A HREF="#YD1_entry_0[2]">YD1_entry_0[2]</A> & ( <A HREF="#YD1_entry_1[2]">YD1_entry_1[2]</A> ) ) # ( !<A HREF="#YD1_entry_0[2]">YD1_entry_0[2]</A> & ( <A HREF="#YD1_entry_1[2]">YD1_entry_1[2]</A> & ( <A HREF="#YD1_rd_address">YD1_rd_address</A> ) ) ) # ( <A HREF="#YD1_entry_0[2]">YD1_entry_0[2]</A> & ( !<A HREF="#YD1_entry_1[2]">YD1_entry_1[2]</A> & ( !<A HREF="#YD1_rd_address">YD1_rd_address</A> ) ) );


<P> --X1_active_data[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[2] at FF_X27_Y7_N1
<P> --register power-up is low

<P><A NAME="X1_active_data[2]">X1_active_data[2]</A> = DFFEAS(<A HREF="#YD1L114">YD1L114</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --X1L162 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector114~0 at LABCELL_X27_Y7_N12
<P><A NAME="X1L162">X1L162</A> = ( <A HREF="#X1L306Q">X1L306Q</A> & ( <A HREF="#X1L324">X1L324</A> & ( <A HREF="#YD1L114">YD1L114</A> ) ) ) # ( !<A HREF="#X1L306Q">X1L306Q</A> & ( <A HREF="#X1L324">X1L324</A> & ( <A HREF="#YD1L114">YD1L114</A> ) ) ) # ( <A HREF="#X1L306Q">X1L306Q</A> & ( !<A HREF="#X1L324">X1L324</A> & ( (<A HREF="#X1_active_data[2]">X1_active_data[2]</A>) # (<A HREF="#X1L171">X1L171</A>) ) ) ) # ( !<A HREF="#X1L306Q">X1L306Q</A> & ( !<A HREF="#X1L324">X1L324</A> & ( (!<A HREF="#X1L171">X1L171</A> & <A HREF="#X1_active_data[2]">X1_active_data[2]</A>) ) ) );


<P> --YD1_entry_1[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[3] at FF_X31_Y9_N20
<P> --register power-up is low

<P><A NAME="YD1_entry_1[3]">YD1_entry_1[3]</A> = DFFEAS(<A HREF="#YD1L61">YD1L61</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>,  ,  ,  ,  );


<P> --YD1_entry_0[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[3] at FF_X31_Y9_N26
<P> --register power-up is low

<P><A NAME="YD1_entry_0[3]">YD1_entry_0[3]</A> = DFFEAS(<A HREF="#YC2L74">YC2L74</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L115 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[3]~31 at LABCELL_X27_Y7_N45
<P><A NAME="YD1L115">YD1L115</A> = ( <A HREF="#YD1_entry_0[3]">YD1_entry_0[3]</A> & ( <A HREF="#YD1_entry_1[3]">YD1_entry_1[3]</A> ) ) # ( !<A HREF="#YD1_entry_0[3]">YD1_entry_0[3]</A> & ( <A HREF="#YD1_entry_1[3]">YD1_entry_1[3]</A> & ( <A HREF="#YD1_rd_address">YD1_rd_address</A> ) ) ) # ( <A HREF="#YD1_entry_0[3]">YD1_entry_0[3]</A> & ( !<A HREF="#YD1_entry_1[3]">YD1_entry_1[3]</A> & ( !<A HREF="#YD1_rd_address">YD1_rd_address</A> ) ) );


<P> --X1_active_data[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[3] at FF_X27_Y7_N46
<P> --register power-up is low

<P><A NAME="X1_active_data[3]">X1_active_data[3]</A> = DFFEAS(<A HREF="#YD1L115">YD1L115</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --X1L161 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector113~0 at LABCELL_X27_Y7_N33
<P><A NAME="X1L161">X1L161</A> = ( <A HREF="#X1L308Q">X1L308Q</A> & ( <A HREF="#X1L324">X1L324</A> & ( <A HREF="#YD1L115">YD1L115</A> ) ) ) # ( !<A HREF="#X1L308Q">X1L308Q</A> & ( <A HREF="#X1L324">X1L324</A> & ( <A HREF="#YD1L115">YD1L115</A> ) ) ) # ( <A HREF="#X1L308Q">X1L308Q</A> & ( !<A HREF="#X1L324">X1L324</A> & ( (<A HREF="#X1_active_data[3]">X1_active_data[3]</A>) # (<A HREF="#X1L171">X1L171</A>) ) ) ) # ( !<A HREF="#X1L308Q">X1L308Q</A> & ( !<A HREF="#X1L324">X1L324</A> & ( (!<A HREF="#X1L171">X1L171</A> & <A HREF="#X1_active_data[3]">X1_active_data[3]</A>) ) ) );


<P> --YD1_entry_1[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[4] at FF_X28_Y5_N44
<P> --register power-up is low

<P><A NAME="YD1_entry_1[4]">YD1_entry_1[4]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L75">YC2L75</A>,  ,  , VCC);


<P> --YD1_entry_0[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[4] at FF_X31_Y9_N28
<P> --register power-up is low

<P><A NAME="YD1_entry_0[4]">YD1_entry_0[4]</A> = DFFEAS(<A HREF="#YC2L75">YC2L75</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L116 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[4]~32 at MLABCELL_X28_Y5_N36
<P><A NAME="YD1L116">YD1L116</A> = ( <A HREF="#YD1_entry_1[4]">YD1_entry_1[4]</A> & ( (<A HREF="#YD1_entry_0[4]">YD1_entry_0[4]</A>) # (<A HREF="#YD1_rd_address">YD1_rd_address</A>) ) ) # ( !<A HREF="#YD1_entry_1[4]">YD1_entry_1[4]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_0[4]">YD1_entry_0[4]</A>) ) );


<P> --X1_active_data[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[4] at FF_X28_Y5_N37
<P> --register power-up is low

<P><A NAME="X1_active_data[4]">X1_active_data[4]</A> = DFFEAS(<A HREF="#YD1L116">YD1L116</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --X1L160 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector112~0 at MLABCELL_X28_Y5_N18
<P><A NAME="X1L160">X1L160</A> = ( <A HREF="#X1L310Q">X1L310Q</A> & ( <A HREF="#X1L171">X1L171</A> & ( (!<A HREF="#X1L324">X1L324</A>) # (<A HREF="#YD1L116">YD1L116</A>) ) ) ) # ( !<A HREF="#X1L310Q">X1L310Q</A> & ( <A HREF="#X1L171">X1L171</A> & ( (<A HREF="#YD1L116">YD1L116</A> & <A HREF="#X1L324">X1L324</A>) ) ) ) # ( <A HREF="#X1L310Q">X1L310Q</A> & ( !<A HREF="#X1L171">X1L171</A> & ( (!<A HREF="#X1L324">X1L324</A> & ((<A HREF="#X1_active_data[4]">X1_active_data[4]</A>))) # (<A HREF="#X1L324">X1L324</A> & (<A HREF="#YD1L116">YD1L116</A>)) ) ) ) # ( !<A HREF="#X1L310Q">X1L310Q</A> & ( !<A HREF="#X1L171">X1L171</A> & ( (!<A HREF="#X1L324">X1L324</A> & ((<A HREF="#X1_active_data[4]">X1_active_data[4]</A>))) # (<A HREF="#X1L324">X1L324</A> & (<A HREF="#YD1L116">YD1L116</A>)) ) ) );


<P> --YD1_entry_1[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[5] at FF_X28_Y5_N11
<P> --register power-up is low

<P><A NAME="YD1_entry_1[5]">YD1_entry_1[5]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L76">YC2L76</A>,  ,  , VCC);


<P> --YD1_entry_0[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[5] at FF_X28_Y7_N10
<P> --register power-up is low

<P><A NAME="YD1_entry_0[5]">YD1_entry_0[5]</A> = DFFEAS(<A HREF="#YC2L76">YC2L76</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L117 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[5]~33 at MLABCELL_X28_Y5_N39
<P><A NAME="YD1L117">YD1L117</A> = ( <A HREF="#YD1_entry_1[5]">YD1_entry_1[5]</A> & ( (<A HREF="#YD1_entry_0[5]">YD1_entry_0[5]</A>) # (<A HREF="#YD1_rd_address">YD1_rd_address</A>) ) ) # ( !<A HREF="#YD1_entry_1[5]">YD1_entry_1[5]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_0[5]">YD1_entry_0[5]</A>) ) );


<P> --X1_active_data[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[5] at FF_X28_Y5_N40
<P> --register power-up is low

<P><A NAME="X1_active_data[5]">X1_active_data[5]</A> = DFFEAS(<A HREF="#YD1L117">YD1L117</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --X1L159 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector111~0 at MLABCELL_X28_Y5_N27
<P><A NAME="X1L159">X1L159</A> = ( <A HREF="#X1L312Q">X1L312Q</A> & ( <A HREF="#YD1L117">YD1L117</A> & ( ((<A HREF="#X1_active_data[5]">X1_active_data[5]</A>) # (<A HREF="#X1L171">X1L171</A>)) # (<A HREF="#X1L324">X1L324</A>) ) ) ) # ( !<A HREF="#X1L312Q">X1L312Q</A> & ( <A HREF="#YD1L117">YD1L117</A> & ( ((!<A HREF="#X1L171">X1L171</A> & <A HREF="#X1_active_data[5]">X1_active_data[5]</A>)) # (<A HREF="#X1L324">X1L324</A>) ) ) ) # ( <A HREF="#X1L312Q">X1L312Q</A> & ( !<A HREF="#YD1L117">YD1L117</A> & ( (!<A HREF="#X1L324">X1L324</A> & ((<A HREF="#X1_active_data[5]">X1_active_data[5]</A>) # (<A HREF="#X1L171">X1L171</A>))) ) ) ) # ( !<A HREF="#X1L312Q">X1L312Q</A> & ( !<A HREF="#YD1L117">YD1L117</A> & ( (!<A HREF="#X1L324">X1L324</A> & (!<A HREF="#X1L171">X1L171</A> & <A HREF="#X1_active_data[5]">X1_active_data[5]</A>)) ) ) );


<P> --YD1_entry_1[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[6] at FF_X30_Y5_N14
<P> --register power-up is low

<P><A NAME="YD1_entry_1[6]">YD1_entry_1[6]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L77">YC2L77</A>,  ,  , VCC);


<P> --YD1_entry_0[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[6] at FF_X31_Y7_N4
<P> --register power-up is low

<P><A NAME="YD1_entry_0[6]">YD1_entry_0[6]</A> = DFFEAS(<A HREF="#YC2L77">YC2L77</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L118 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[6]~34 at LABCELL_X30_Y5_N33
<P><A NAME="YD1L118">YD1L118</A> = ( <A HREF="#YD1_entry_1[6]">YD1_entry_1[6]</A> & ( (<A HREF="#YD1_entry_0[6]">YD1_entry_0[6]</A>) # (<A HREF="#YD1_rd_address">YD1_rd_address</A>) ) ) # ( !<A HREF="#YD1_entry_1[6]">YD1_entry_1[6]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_0[6]">YD1_entry_0[6]</A>) ) );


<P> --X1_active_data[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[6] at FF_X30_Y5_N34
<P> --register power-up is low

<P><A NAME="X1_active_data[6]">X1_active_data[6]</A> = DFFEAS(<A HREF="#YD1L118">YD1L118</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --X1L158 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector110~0 at LABCELL_X30_Y5_N27
<P><A NAME="X1L158">X1L158</A> = ( <A HREF="#YD1L118">YD1L118</A> & ( ((!<A HREF="#X1L171">X1L171</A> & (<A HREF="#X1_active_data[6]">X1_active_data[6]</A>)) # (<A HREF="#X1L171">X1L171</A> & ((<A HREF="#X1L314Q">X1L314Q</A>)))) # (<A HREF="#X1L324">X1L324</A>) ) ) # ( !<A HREF="#YD1L118">YD1L118</A> & ( (!<A HREF="#X1L324">X1L324</A> & ((!<A HREF="#X1L171">X1L171</A> & (<A HREF="#X1_active_data[6]">X1_active_data[6]</A>)) # (<A HREF="#X1L171">X1L171</A> & ((<A HREF="#X1L314Q">X1L314Q</A>))))) ) );


<P> --YD1_entry_1[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[7] at FF_X28_Y7_N26
<P> --register power-up is low

<P><A NAME="YD1_entry_1[7]">YD1_entry_1[7]</A> = DFFEAS(<A HREF="#YD1L66">YD1L66</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>,  ,  ,  ,  );


<P> --YD1_entry_0[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[7] at FF_X28_Y7_N43
<P> --register power-up is low

<P><A NAME="YD1_entry_0[7]">YD1_entry_0[7]</A> = DFFEAS(<A HREF="#YC2L78">YC2L78</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L119 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[7]~35 at LABCELL_X27_Y7_N36
<P><A NAME="YD1L119">YD1L119</A> = ( <A HREF="#YD1_entry_1[7]">YD1_entry_1[7]</A> & ( (<A HREF="#YD1_entry_0[7]">YD1_entry_0[7]</A>) # (<A HREF="#YD1_rd_address">YD1_rd_address</A>) ) ) # ( !<A HREF="#YD1_entry_1[7]">YD1_entry_1[7]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_0[7]">YD1_entry_0[7]</A>) ) );


<P> --X1_active_data[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[7] at FF_X27_Y7_N37
<P> --register power-up is low

<P><A NAME="X1_active_data[7]">X1_active_data[7]</A> = DFFEAS(<A HREF="#YD1L119">YD1L119</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --X1L157 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector109~0 at LABCELL_X27_Y7_N48
<P><A NAME="X1L157">X1L157</A> = ( <A HREF="#X1L316Q">X1L316Q</A> & ( <A HREF="#X1L324">X1L324</A> & ( <A HREF="#YD1L119">YD1L119</A> ) ) ) # ( !<A HREF="#X1L316Q">X1L316Q</A> & ( <A HREF="#X1L324">X1L324</A> & ( <A HREF="#YD1L119">YD1L119</A> ) ) ) # ( <A HREF="#X1L316Q">X1L316Q</A> & ( !<A HREF="#X1L324">X1L324</A> & ( (<A HREF="#X1L171">X1L171</A>) # (<A HREF="#X1_active_data[7]">X1_active_data[7]</A>) ) ) ) # ( !<A HREF="#X1L316Q">X1L316Q</A> & ( !<A HREF="#X1L324">X1L324</A> & ( (<A HREF="#X1_active_data[7]">X1_active_data[7]</A> & !<A HREF="#X1L171">X1L171</A>) ) ) );


<P> --YD1_entry_1[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[8] at FF_X30_Y5_N47
<P> --register power-up is low

<P><A NAME="YD1_entry_1[8]">YD1_entry_1[8]</A> = DFFEAS(<A HREF="#YD1L68">YD1L68</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>,  ,  ,  ,  );


<P> --YD1_entry_0[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[8] at FF_X28_Y7_N40
<P> --register power-up is low

<P><A NAME="YD1_entry_0[8]">YD1_entry_0[8]</A> = DFFEAS(<A HREF="#YC2L79">YC2L79</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L120 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[8]~36 at LABCELL_X30_Y5_N48
<P><A NAME="YD1L120">YD1L120</A> = ( <A HREF="#YD1_entry_0[8]">YD1_entry_0[8]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A>) # (<A HREF="#YD1_entry_1[8]">YD1_entry_1[8]</A>) ) ) # ( !<A HREF="#YD1_entry_0[8]">YD1_entry_0[8]</A> & ( (<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_1[8]">YD1_entry_1[8]</A>) ) );


<P> --X1_active_data[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[8] at FF_X30_Y5_N49
<P> --register power-up is low

<P><A NAME="X1_active_data[8]">X1_active_data[8]</A> = DFFEAS(<A HREF="#YD1L120">YD1L120</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --X1L156 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector108~0 at LABCELL_X30_Y5_N54
<P><A NAME="X1L156">X1L156</A> = ( <A HREF="#YD1L120">YD1L120</A> & ( ((!<A HREF="#X1L171">X1L171</A> & (<A HREF="#X1_active_data[8]">X1_active_data[8]</A>)) # (<A HREF="#X1L171">X1L171</A> & ((<A HREF="#X1L318Q">X1L318Q</A>)))) # (<A HREF="#X1L324">X1L324</A>) ) ) # ( !<A HREF="#YD1L120">YD1L120</A> & ( (!<A HREF="#X1L324">X1L324</A> & ((!<A HREF="#X1L171">X1L171</A> & (<A HREF="#X1_active_data[8]">X1_active_data[8]</A>)) # (<A HREF="#X1L171">X1L171</A> & ((<A HREF="#X1L318Q">X1L318Q</A>))))) ) );


<P> --YD1_entry_1[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[9] at FF_X31_Y9_N22
<P> --register power-up is low

<P><A NAME="YD1_entry_1[9]">YD1_entry_1[9]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L80">YC2L80</A>,  ,  , VCC);


<P> --YD1_entry_0[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[9] at FF_X31_Y9_N55
<P> --register power-up is low

<P><A NAME="YD1_entry_0[9]">YD1_entry_0[9]</A> = DFFEAS(<A HREF="#YC2L80">YC2L80</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L121 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[9]~37 at MLABCELL_X28_Y5_N48
<P><A NAME="YD1L121">YD1L121</A> = ( <A HREF="#YD1_entry_0[9]">YD1_entry_0[9]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A>) # (<A HREF="#YD1_entry_1[9]">YD1_entry_1[9]</A>) ) ) # ( !<A HREF="#YD1_entry_0[9]">YD1_entry_0[9]</A> & ( (<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_1[9]">YD1_entry_1[9]</A>) ) );


<P> --X1_active_data[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[9] at FF_X28_Y5_N49
<P> --register power-up is low

<P><A NAME="X1_active_data[9]">X1_active_data[9]</A> = DFFEAS(<A HREF="#YD1L121">YD1L121</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --X1L155 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector107~0 at MLABCELL_X28_Y5_N54
<P><A NAME="X1L155">X1L155</A> = ( <A HREF="#X1L320Q">X1L320Q</A> & ( <A HREF="#X1L171">X1L171</A> & ( (!<A HREF="#X1L324">X1L324</A>) # (<A HREF="#YD1L121">YD1L121</A>) ) ) ) # ( !<A HREF="#X1L320Q">X1L320Q</A> & ( <A HREF="#X1L171">X1L171</A> & ( (<A HREF="#YD1L121">YD1L121</A> & <A HREF="#X1L324">X1L324</A>) ) ) ) # ( <A HREF="#X1L320Q">X1L320Q</A> & ( !<A HREF="#X1L171">X1L171</A> & ( (!<A HREF="#X1L324">X1L324</A> & ((<A HREF="#X1_active_data[9]">X1_active_data[9]</A>))) # (<A HREF="#X1L324">X1L324</A> & (<A HREF="#YD1L121">YD1L121</A>)) ) ) ) # ( !<A HREF="#X1L320Q">X1L320Q</A> & ( !<A HREF="#X1L171">X1L171</A> & ( (!<A HREF="#X1L324">X1L324</A> & ((<A HREF="#X1_active_data[9]">X1_active_data[9]</A>))) # (<A HREF="#X1L324">X1L324</A> & (<A HREF="#YD1L121">YD1L121</A>)) ) ) );


<P> --YD1_entry_1[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[10] at FF_X30_Y5_N22
<P> --register power-up is low

<P><A NAME="YD1_entry_1[10]">YD1_entry_1[10]</A> = DFFEAS(<A HREF="#YD1L71">YD1L71</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>,  ,  ,  ,  );


<P> --YD1_entry_0[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[10] at FF_X31_Y7_N46
<P> --register power-up is low

<P><A NAME="YD1_entry_0[10]">YD1_entry_0[10]</A> = DFFEAS(<A HREF="#YC2L81">YC2L81</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L122 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[10]~38 at LABCELL_X30_Y5_N51
<P><A NAME="YD1L122">YD1L122</A> = (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & ((<A HREF="#YD1_entry_0[10]">YD1_entry_0[10]</A>))) # (<A HREF="#YD1_rd_address">YD1_rd_address</A> & (<A HREF="#YD1_entry_1[10]">YD1_entry_1[10]</A>));


<P> --X1_active_data[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[10] at FF_X30_Y5_N52
<P> --register power-up is low

<P><A NAME="X1_active_data[10]">X1_active_data[10]</A> = DFFEAS(<A HREF="#YD1L122">YD1L122</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --X1L154 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector106~0 at LABCELL_X30_Y5_N57
<P><A NAME="X1L154">X1L154</A> = ( <A HREF="#YD1L122">YD1L122</A> & ( ((!<A HREF="#X1L171">X1L171</A> & (<A HREF="#X1_active_data[10]">X1_active_data[10]</A>)) # (<A HREF="#X1L171">X1L171</A> & ((<A HREF="#X1L322Q">X1L322Q</A>)))) # (<A HREF="#X1L324">X1L324</A>) ) ) # ( !<A HREF="#YD1L122">YD1L122</A> & ( (!<A HREF="#X1L324">X1L324</A> & ((!<A HREF="#X1L171">X1L171</A> & (<A HREF="#X1_active_data[10]">X1_active_data[10]</A>)) # (<A HREF="#X1L171">X1L171</A> & ((<A HREF="#X1L322Q">X1L322Q</A>))))) ) );


<P> --YD1_entry_1[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[11] at FF_X31_Y9_N49
<P> --register power-up is low

<P><A NAME="YD1_entry_1[11]">YD1_entry_1[11]</A> = DFFEAS(<A HREF="#YD1L73">YD1L73</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>,  ,  ,  ,  );


<P> --YD1_entry_0[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[11] at FF_X30_Y9_N49
<P> --register power-up is low

<P><A NAME="YD1_entry_0[11]">YD1_entry_0[11]</A> = DFFEAS(<A HREF="#YC2L82">YC2L82</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L123 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[11]~39 at MLABCELL_X28_Y5_N30
<P><A NAME="YD1L123">YD1L123</A> = ( <A HREF="#YD1_entry_1[11]">YD1_entry_1[11]</A> & ( (<A HREF="#YD1_entry_0[11]">YD1_entry_0[11]</A>) # (<A HREF="#YD1_rd_address">YD1_rd_address</A>) ) ) # ( !<A HREF="#YD1_entry_1[11]">YD1_entry_1[11]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_0[11]">YD1_entry_0[11]</A>) ) );


<P> --X1_active_data[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[11] at FF_X28_Y5_N31
<P> --register power-up is low

<P><A NAME="X1_active_data[11]">X1_active_data[11]</A> = DFFEAS(<A HREF="#YD1L123">YD1L123</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --X1L153 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector105~0 at MLABCELL_X28_Y5_N12
<P><A NAME="X1L153">X1L153</A> = ( <A HREF="#YD1L123">YD1L123</A> & ( ((!<A HREF="#X1L171">X1L171</A> & (<A HREF="#X1_active_data[11]">X1_active_data[11]</A>)) # (<A HREF="#X1L171">X1L171</A> & ((<A HREF="#X1L325Q">X1L325Q</A>)))) # (<A HREF="#X1L324">X1L324</A>) ) ) # ( !<A HREF="#YD1L123">YD1L123</A> & ( (!<A HREF="#X1L324">X1L324</A> & ((!<A HREF="#X1L171">X1L171</A> & (<A HREF="#X1_active_data[11]">X1_active_data[11]</A>)) # (<A HREF="#X1L171">X1L171</A> & ((<A HREF="#X1L325Q">X1L325Q</A>))))) ) );


<P> --YD1_entry_1[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[12] at FF_X28_Y7_N55
<P> --register power-up is low

<P><A NAME="YD1_entry_1[12]">YD1_entry_1[12]</A> = DFFEAS(<A HREF="#YD1L75">YD1L75</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>,  ,  ,  ,  );


<P> --YD1_entry_0[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[12] at FF_X28_Y7_N17
<P> --register power-up is low

<P><A NAME="YD1_entry_0[12]">YD1_entry_0[12]</A> = DFFEAS(<A HREF="#YC2L83">YC2L83</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L124 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[12]~40 at LABCELL_X27_Y7_N39
<P><A NAME="YD1L124">YD1L124</A> = (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & ((<A HREF="#YD1_entry_0[12]">YD1_entry_0[12]</A>))) # (<A HREF="#YD1_rd_address">YD1_rd_address</A> & (<A HREF="#YD1_entry_1[12]">YD1_entry_1[12]</A>));


<P> --X1_active_data[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[12] at FF_X27_Y7_N40
<P> --register power-up is low

<P><A NAME="X1_active_data[12]">X1_active_data[12]</A> = DFFEAS(<A HREF="#YD1L124">YD1L124</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --X1L152 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector104~0 at LABCELL_X27_Y7_N57
<P><A NAME="X1L152">X1L152</A> = ( <A HREF="#X1L327Q">X1L327Q</A> & ( <A HREF="#X1L324">X1L324</A> & ( <A HREF="#YD1L124">YD1L124</A> ) ) ) # ( !<A HREF="#X1L327Q">X1L327Q</A> & ( <A HREF="#X1L324">X1L324</A> & ( <A HREF="#YD1L124">YD1L124</A> ) ) ) # ( <A HREF="#X1L327Q">X1L327Q</A> & ( !<A HREF="#X1L324">X1L324</A> & ( (<A HREF="#X1_active_data[12]">X1_active_data[12]</A>) # (<A HREF="#X1L171">X1L171</A>) ) ) ) # ( !<A HREF="#X1L327Q">X1L327Q</A> & ( !<A HREF="#X1L324">X1L324</A> & ( (!<A HREF="#X1L171">X1L171</A> & <A HREF="#X1_active_data[12]">X1_active_data[12]</A>) ) ) );


<P> --YD1_entry_1[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[13] at FF_X28_Y7_N52
<P> --register power-up is low

<P><A NAME="YD1_entry_1[13]">YD1_entry_1[13]</A> = DFFEAS(<A HREF="#YD1L77">YD1L77</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>,  ,  ,  ,  );


<P> --YD1_entry_0[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[13] at FF_X28_Y7_N13
<P> --register power-up is low

<P><A NAME="YD1_entry_0[13]">YD1_entry_0[13]</A> = DFFEAS(<A HREF="#YC2L84">YC2L84</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L125 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[13]~41 at LABCELL_X27_Y7_N6
<P><A NAME="YD1L125">YD1L125</A> = ( <A HREF="#YD1_entry_1[13]">YD1_entry_1[13]</A> & ( (<A HREF="#YD1_entry_0[13]">YD1_entry_0[13]</A>) # (<A HREF="#YD1_rd_address">YD1_rd_address</A>) ) ) # ( !<A HREF="#YD1_entry_1[13]">YD1_entry_1[13]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_0[13]">YD1_entry_0[13]</A>) ) );


<P> --X1_active_data[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[13] at FF_X27_Y7_N7
<P> --register power-up is low

<P><A NAME="X1_active_data[13]">X1_active_data[13]</A> = DFFEAS(<A HREF="#YD1L125">YD1L125</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --X1L151 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector103~0 at LABCELL_X27_Y7_N24
<P><A NAME="X1L151">X1L151</A> = ( <A HREF="#X1L329Q">X1L329Q</A> & ( <A HREF="#X1L324">X1L324</A> & ( <A HREF="#YD1L125">YD1L125</A> ) ) ) # ( !<A HREF="#X1L329Q">X1L329Q</A> & ( <A HREF="#X1L324">X1L324</A> & ( <A HREF="#YD1L125">YD1L125</A> ) ) ) # ( <A HREF="#X1L329Q">X1L329Q</A> & ( !<A HREF="#X1L324">X1L324</A> & ( (<A HREF="#X1L171">X1L171</A>) # (<A HREF="#X1_active_data[13]">X1_active_data[13]</A>) ) ) ) # ( !<A HREF="#X1L329Q">X1L329Q</A> & ( !<A HREF="#X1L324">X1L324</A> & ( (<A HREF="#X1_active_data[13]">X1_active_data[13]</A> & !<A HREF="#X1L171">X1L171</A>) ) ) );


<P> --YD1_entry_1[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[14] at FF_X31_Y9_N52
<P> --register power-up is low

<P><A NAME="YD1_entry_1[14]">YD1_entry_1[14]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>, <A HREF="#YC2L85">YC2L85</A>,  ,  , VCC);


<P> --YD1_entry_0[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[14] at FF_X31_Y9_N59
<P> --register power-up is low

<P><A NAME="YD1_entry_0[14]">YD1_entry_0[14]</A> = DFFEAS(<A HREF="#YC2L85">YC2L85</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L126 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[14]~42 at MLABCELL_X28_Y5_N33
<P><A NAME="YD1L126">YD1L126</A> = ( <A HREF="#YD1_entry_1[14]">YD1_entry_1[14]</A> & ( (<A HREF="#YD1_entry_0[14]">YD1_entry_0[14]</A>) # (<A HREF="#YD1_rd_address">YD1_rd_address</A>) ) ) # ( !<A HREF="#YD1_entry_1[14]">YD1_entry_1[14]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_0[14]">YD1_entry_0[14]</A>) ) );


<P> --X1_active_data[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[14] at FF_X28_Y5_N34
<P> --register power-up is low

<P><A NAME="X1_active_data[14]">X1_active_data[14]</A> = DFFEAS(<A HREF="#YD1L126">YD1L126</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --X1L150 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector102~0 at MLABCELL_X28_Y5_N15
<P><A NAME="X1L150">X1L150</A> = ( <A HREF="#YD1L126">YD1L126</A> & ( ((!<A HREF="#X1L171">X1L171</A> & (<A HREF="#X1_active_data[14]">X1_active_data[14]</A>)) # (<A HREF="#X1L171">X1L171</A> & ((<A HREF="#X1L331Q">X1L331Q</A>)))) # (<A HREF="#X1L324">X1L324</A>) ) ) # ( !<A HREF="#YD1L126">YD1L126</A> & ( (!<A HREF="#X1L324">X1L324</A> & ((!<A HREF="#X1L171">X1L171</A> & (<A HREF="#X1_active_data[14]">X1_active_data[14]</A>)) # (<A HREF="#X1L171">X1L171</A> & ((<A HREF="#X1L331Q">X1L331Q</A>))))) ) );


<P> --YD1_entry_1[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[15] at FF_X28_Y7_N58
<P> --register power-up is low

<P><A NAME="YD1_entry_1[15]">YD1_entry_1[15]</A> = DFFEAS(<A HREF="#YD1L80">YD1L80</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L109">YD1L109</A>,  ,  ,  ,  );


<P> --YD1_entry_0[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[15] at FF_X28_Y7_N34
<P> --register power-up is low

<P><A NAME="YD1_entry_0[15]">YD1_entry_0[15]</A> = DFFEAS(<A HREF="#YC2L86">YC2L86</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#YD1L55">YD1L55</A>,  ,  ,  ,  );


<P> --YD1L127 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[15]~43 at LABCELL_X27_Y7_N9
<P><A NAME="YD1L127">YD1L127</A> = ( <A HREF="#YD1_entry_1[15]">YD1_entry_1[15]</A> & ( (<A HREF="#YD1_entry_0[15]">YD1_entry_0[15]</A>) # (<A HREF="#YD1_rd_address">YD1_rd_address</A>) ) ) # ( !<A HREF="#YD1_entry_1[15]">YD1_entry_1[15]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & <A HREF="#YD1_entry_0[15]">YD1_entry_0[15]</A>) ) );


<P> --X1_active_data[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[15] at FF_X27_Y7_N10
<P> --register power-up is low

<P><A NAME="X1_active_data[15]">X1_active_data[15]</A> = DFFEAS(<A HREF="#YD1L127">YD1L127</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --X1L149 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector101~0 at LABCELL_X27_Y7_N21
<P><A NAME="X1L149">X1L149</A> = ( <A HREF="#X1L333Q">X1L333Q</A> & ( <A HREF="#X1L324">X1L324</A> & ( <A HREF="#YD1L127">YD1L127</A> ) ) ) # ( !<A HREF="#X1L333Q">X1L333Q</A> & ( <A HREF="#X1L324">X1L324</A> & ( <A HREF="#YD1L127">YD1L127</A> ) ) ) # ( <A HREF="#X1L333Q">X1L333Q</A> & ( !<A HREF="#X1L324">X1L324</A> & ( (<A HREF="#X1_active_data[15]">X1_active_data[15]</A>) # (<A HREF="#X1L171">X1L171</A>) ) ) ) # ( !<A HREF="#X1L333Q">X1L333Q</A> & ( !<A HREF="#X1L324">X1L324</A> & ( (!<A HREF="#X1L171">X1L171</A> & <A HREF="#X1_active_data[15]">X1_active_data[15]</A>) ) ) );


<P> --XB1L70 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~0 at MLABCELL_X15_Y7_N27
<P><A NAME="XB1L70">XB1L70</A> = ( !<A HREF="#XB1L10">XB1L10</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#XB1_shiftreg_data[25]">XB1_shiftreg_data[25]</A>) ) );


<P> --XB1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector1~1 at LABCELL_X16_Y5_N12
<P><A NAME="XB1L3">XB1L3</A> = ( <A HREF="#XB1_s_serial_protocol.STATE_2_RESTART_BIT">XB1_s_serial_protocol.STATE_2_RESTART_BIT</A> & ( <A HREF="#XB1_shiftreg_mask[26]">XB1_shiftreg_mask[26]</A> & ( (!<A HREF="#AC1_middle_of_high_level">AC1_middle_of_high_level</A>) # ((<A HREF="#AC1_middle_of_low_level">AC1_middle_of_low_level</A> & (<A HREF="#XB1_shiftreg_data[26]">XB1_shiftreg_data[26]</A> & <A HREF="#XB1L2">XB1L2</A>))) ) ) ) # ( !<A HREF="#XB1_s_serial_protocol.STATE_2_RESTART_BIT">XB1_s_serial_protocol.STATE_2_RESTART_BIT</A> & ( <A HREF="#XB1_shiftreg_mask[26]">XB1_shiftreg_mask[26]</A> & ( (<A HREF="#AC1_middle_of_low_level">AC1_middle_of_low_level</A> & (<A HREF="#XB1_shiftreg_data[26]">XB1_shiftreg_data[26]</A> & <A HREF="#XB1L2">XB1L2</A>)) ) ) ) # ( <A HREF="#XB1_s_serial_protocol.STATE_2_RESTART_BIT">XB1_s_serial_protocol.STATE_2_RESTART_BIT</A> & ( !<A HREF="#XB1_shiftreg_mask[26]">XB1_shiftreg_mask[26]</A> & ( !<A HREF="#AC1_middle_of_high_level">AC1_middle_of_high_level</A> ) ) );


<P> --XB1L130 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~2 at LABCELL_X16_Y5_N48
<P><A NAME="XB1L130">XB1L130</A> = ( <A HREF="#XB1_shiftreg_mask[25]">XB1_shiftreg_mask[25]</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & !<A HREF="#XB1L10">XB1L10</A>) ) );


<P> --AB1L1 is nios_system:NiosII|nios_system_pin:pin|always0~0 at LABCELL_X22_Y10_N30
<P><A NAME="AB1L1">AB1L1</A> = ( !<A HREF="#QC10_wait_latency_counter[0]">QC10_wait_latency_counter[0]</A> & ( (<A HREF="#BC1_rst1">BC1_rst1</A> & (<A HREF="#S1L6">S1L6</A> & <A HREF="#AD1L14">AD1L14</A>)) ) );


<P> --AB1L3 is nios_system:NiosII|nios_system_pin:pin|data_out~0 at LABCELL_X22_Y10_N12
<P><A NAME="AB1L3">AB1L3</A> = ( <A HREF="#AB1L1">AB1L1</A> & ( (!<A HREF="#QC10L11Q">QC10L11Q</A> & ((!<A HREF="#NC10L1">NC10L1</A> & ((<A HREF="#AB1_data_out">AB1_data_out</A>))) # (<A HREF="#NC10L1">NC10L1</A> & (<A HREF="#ZD1L1110Q">ZD1L1110Q</A>)))) # (<A HREF="#QC10L11Q">QC10L11Q</A> & (((<A HREF="#AB1_data_out">AB1_data_out</A>)))) ) ) # ( !<A HREF="#AB1L1">AB1L1</A> & ( <A HREF="#AB1_data_out">AB1_data_out</A> ) );


<P> --X1L126 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~0 at LABCELL_X30_Y4_N21
<P><A NAME="X1L126">X1L126</A> = ( <A HREF="#X1_m_state.000000100">X1_m_state.000000100</A> & ( (<A HREF="#X1_m_count[1]">X1_m_count[1]</A> & !<A HREF="#X1_m_count[0]">X1_m_count[0]</A>) ) ) # ( !<A HREF="#X1_m_state.000000100">X1_m_state.000000100</A> & ( (!<A HREF="#X1_m_state.000100000">X1_m_state.000100000</A>) # ((<A HREF="#X1_m_count[1]">X1_m_count[1]</A> & !<A HREF="#X1_m_count[0]">X1_m_count[0]</A>)) ) );


<P> --X1L127 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~1 at LABCELL_X29_Y4_N57
<P><A NAME="X1L127">X1L127</A> = ( !<A HREF="#X1_m_state.001000000">X1_m_state.001000000</A> & ( (!<A HREF="#X1_m_state.000001000">X1_m_state.000001000</A> & (<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A> & <A HREF="#X1L126">X1L126</A>)) ) );


<P> --X1L128 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~2 at LABCELL_X30_Y4_N51
<P><A NAME="X1L128">X1L128</A> = ( <A HREF="#X1_m_count[1]">X1_m_count[1]</A> & ( (!<A HREF="#X1_m_state.000100000">X1_m_state.000100000</A> & (!<A HREF="#X1_m_state.000000100">X1_m_state.000000100</A> & <A HREF="#X1_m_count[0]">X1_m_count[0]</A>)) ) ) # ( !<A HREF="#X1_m_count[1]">X1_m_count[1]</A> & ( (!<A HREF="#X1_m_state.000100000">X1_m_state.000100000</A> & <A HREF="#X1_m_count[0]">X1_m_count[0]</A>) ) );


<P> --X1L129 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~3 at LABCELL_X29_Y4_N54
<P><A NAME="X1L129">X1L129</A> = ( <A HREF="#X1L131">X1L131</A> & ( (<A HREF="#X1L128">X1L128</A> & ((!<A HREF="#X1_refresh_request">X1_refresh_request</A>) # ((!<A HREF="#X1_m_state.000001000">X1_m_state.000001000</A> & !<A HREF="#X1L100">X1L100</A>)))) ) ) # ( !<A HREF="#X1L131">X1L131</A> & ( (<A HREF="#X1L128">X1L128</A> & ((!<A HREF="#X1L100">X1L100</A>) # (!<A HREF="#X1_refresh_request">X1_refresh_request</A>))) ) );


<P> --X1L130 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~4 at LABCELL_X29_Y4_N27
<P><A NAME="X1L130">X1L130</A> = ( <A HREF="#X1L116">X1L116</A> & ( ((<A HREF="#X1L121">X1L121</A> & <A HREF="#X1L127">X1L127</A>)) # (<A HREF="#X1L129">X1L129</A>) ) ) # ( !<A HREF="#X1L116">X1L116</A> & ( ((<A HREF="#X1L127">X1L127</A> & ((!<A HREF="#X1_m_state.000010000">X1_m_state.000010000</A>) # (<A HREF="#X1L121">X1L121</A>)))) # (<A HREF="#X1L129">X1L129</A>) ) );


<P> --PC8_mem_used[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[5] at FF_X24_Y7_N32
<P> --register power-up is low

<P><A NAME="PC8_mem_used[5]">PC8_mem_used[5]</A> = DFFEAS(<A HREF="#PC8L89">PC8L89</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L79">PC8L79</A>,  ,  ,  ,  );


<P> --PC8L87 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~3 at LABCELL_X24_Y7_N21
<P><A NAME="PC8L87">PC8L87</A> = ( <A HREF="#BD1L19">BD1L19</A> & ( ((<A HREF="#NC8L8">NC8L8</A> & (<A HREF="#PC8_mem_used[5]">PC8_mem_used[5]</A> & <A HREF="#QC1L3">QC1L3</A>))) # (<A HREF="#PC8_mem_used[7]">PC8_mem_used[7]</A>) ) ) # ( !<A HREF="#BD1L19">BD1L19</A> & ( <A HREF="#PC8_mem_used[7]">PC8_mem_used[7]</A> ) );


<P> --PC8L79 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~4 at LABCELL_X24_Y7_N0
<P><A NAME="PC8L79">PC8L79</A> = ( <A HREF="#BD1L17">BD1L17</A> & ( <A HREF="#BD1L3">BD1L3</A> & ( <A HREF="#NC8L2">NC8L2</A> ) ) ) # ( !<A HREF="#BD1L17">BD1L17</A> & ( <A HREF="#BD1L3">BD1L3</A> & ( <A HREF="#NC8L2">NC8L2</A> ) ) ) # ( <A HREF="#BD1L17">BD1L17</A> & ( !<A HREF="#BD1L3">BD1L3</A> & ( <A HREF="#NC8L2">NC8L2</A> ) ) ) # ( !<A HREF="#BD1L17">BD1L17</A> & ( !<A HREF="#BD1L3">BD1L3</A> & ( !<A HREF="#NC8L2">NC8L2</A> $ (((!<A HREF="#NC8L8">NC8L8</A>) # ((!<A HREF="#QC1L3">QC1L3</A>) # (<A HREF="#BD1L16">BD1L16</A>)))) ) ) );


<P> --ZD1L431 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~2 at MLABCELL_X28_Y15_N27
<P><A NAME="ZD1L431">ZD1L431</A> = ( <A HREF="#ZD1L198">ZD1L198</A> & ( (!<A HREF="#ZD1L194">ZD1L194</A>) # ((<A HREF="#ZD1L280">ZD1L280</A>) # (<A HREF="#ZD1L278">ZD1L278</A>)) ) ) # ( !<A HREF="#ZD1L198">ZD1L198</A> & ( !<A HREF="#ZD1L278">ZD1L278</A> $ (!<A HREF="#ZD1L280">ZD1L280</A>) ) );


<P> --ZD1L432 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~3 at MLABCELL_X28_Y15_N42
<P><A NAME="ZD1L432">ZD1L432</A> = ( <A HREF="#ZD1L280">ZD1L280</A> & ( (!<A HREF="#ZD1L278">ZD1L278</A>) # (<A HREF="#ZD1L198">ZD1L198</A>) ) ) # ( !<A HREF="#ZD1L280">ZD1L280</A> & ( ((<A HREF="#ZD1L194">ZD1L194</A> & <A HREF="#ZD1L198">ZD1L198</A>)) # (<A HREF="#ZD1L278">ZD1L278</A>) ) );


<P> --X1_WideOr6 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr6 at LABCELL_X24_Y4_N15
<P><A NAME="X1_WideOr6">X1_WideOr6</A> = ( !<A HREF="#X1L261Q">X1L261Q</A> & ( (<A HREF="#X1_i_state.000">X1_i_state.000</A> & !<A HREF="#X1_i_state.101">X1_i_state.101</A>) ) );


<P> --X1_i_refs[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2] at FF_X24_Y4_N28
<P> --register power-up is low

<P><A NAME="X1_i_refs[2]">X1_i_refs[2]</A> = DFFEAS(<A HREF="#X1L64">X1L64</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  );


<P> --X1_i_refs[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1] at FF_X24_Y4_N44
<P> --register power-up is low

<P><A NAME="X1_i_refs[1]">X1_i_refs[1]</A> = DFFEAS(<A HREF="#X1L65">X1L65</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  );


<P> --X1_i_refs[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0] at FF_X24_Y4_N25
<P> --register power-up is low

<P><A NAME="X1_i_refs[0]">X1_i_refs[0]</A> = DFFEAS(<A HREF="#X1L66">X1L66</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  );


<P> --X1L76 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector18~0 at LABCELL_X24_Y4_N45
<P><A NAME="X1L76">X1L76</A> = ( !<A HREF="#X1_i_refs[1]">X1_i_refs[1]</A> & ( (<A HREF="#X1_i_refs[0]">X1_i_refs[0]</A> & !<A HREF="#X1_i_refs[2]">X1_i_refs[2]</A>) ) );


<P> --X1L77 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector18~1 at LABCELL_X24_Y4_N48
<P><A NAME="X1L77">X1L77</A> = ( <A HREF="#X1_i_state.010">X1_i_state.010</A> & ( ((!<A HREF="#X1_WideOr6">X1_WideOr6</A> & <A HREF="#X1_i_next.111">X1_i_next.111</A>)) # (<A HREF="#X1L76">X1L76</A>) ) ) # ( !<A HREF="#X1_i_state.010">X1_i_state.010</A> & ( (!<A HREF="#X1_WideOr6">X1_WideOr6</A> & <A HREF="#X1_i_next.111">X1_i_next.111</A>) ) );


<P> --X1_i_count[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0] at FF_X24_Y4_N5
<P> --register power-up is low

<P><A NAME="X1_i_count[0]">X1_i_count[0]</A> = DFFEAS(<A HREF="#X1L242">X1L242</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L72 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector13~0 at LABCELL_X24_Y4_N54
<P><A NAME="X1L72">X1L72</A> = ( <A HREF="#X1L261Q">X1L261Q</A> & ( (<A HREF="#X1_i_count[0]">X1_i_count[0]</A>) # (<A HREF="#X1_i_count[1]">X1_i_count[1]</A>) ) );


<P> --X1L73 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector13~1 at LABCELL_X24_Y4_N57
<P><A NAME="X1L73">X1L73</A> = ( <A HREF="#X1_i_state.000">X1_i_state.000</A> & ( ((<A HREF="#X1_i_count[2]">X1_i_count[2]</A> & ((<A HREF="#X1_i_state.101">X1_i_state.101</A>) # (<A HREF="#X1L72">X1L72</A>)))) # (<A HREF="#X1_i_state.111">X1_i_state.111</A>) ) ) # ( !<A HREF="#X1_i_state.000">X1_i_state.000</A> & ( (<A HREF="#X1_i_count[2]">X1_i_count[2]</A>) # (<A HREF="#X1_i_state.111">X1_i_state.111</A>) ) );


<P> --X1L241 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]~0 at LABCELL_X24_Y4_N36
<P><A NAME="X1L241">X1L241</A> = ( !<A HREF="#X1_i_state.101">X1_i_state.101</A> & ( (<A HREF="#X1_i_state.000">X1_i_state.000</A> & (((!<A HREF="#X1_i_state.011">X1_i_state.011</A>) # (<A HREF="#X1_i_count[2]">X1_i_count[2]</A>)) # (<A HREF="#X1_i_count[1]">X1_i_count[1]</A>))) ) );


<P> --X1L244 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]~1 at LABCELL_X24_Y4_N0
<P><A NAME="X1L244">X1L244</A> = ( <A HREF="#X1L261Q">X1L261Q</A> & ( !<A HREF="#X1_i_count[1]">X1_i_count[1]</A> $ (((!<A HREF="#X1L241">X1L241</A>) # (<A HREF="#X1_i_count[0]">X1_i_count[0]</A>))) ) ) # ( !<A HREF="#X1L261Q">X1L261Q</A> & ( (!<A HREF="#X1L241">X1L241</A> & ((<A HREF="#X1_i_count[1]">X1_i_count[1]</A>))) # (<A HREF="#X1L241">X1L241</A> & (<A HREF="#X1_i_state.010">X1_i_state.010</A>)) ) );


<P> --CB1_altera_reset_synchronizer_int_chain[1] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1] at FF_X10_Y6_N41
<P> --register power-up is low

<P><A NAME="CB1_altera_reset_synchronizer_int_chain[1]">CB1_altera_reset_synchronizer_int_chain[1]</A> = DFFEAS(<A HREF="#CB1L7">CB1L7</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CB1_r_sync_rst_chain[3] is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain[3] at FF_X10_Y6_N17
<P> --register power-up is low

<P><A NAME="CB1_r_sync_rst_chain[3]">CB1_r_sync_rst_chain[3]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#CB1_altera_reset_synchronizer_int_chain[2]">CB1_altera_reset_synchronizer_int_chain[2]</A>,  ,  , VCC);


<P> --CB1L22 is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain~1 at LABCELL_X10_Y6_N30
<P><A NAME="CB1L22">CB1L22</A> = ( <A HREF="#CB1_altera_reset_synchronizer_int_chain[2]">CB1_altera_reset_synchronizer_int_chain[2]</A> & ( <A HREF="#CB1_r_sync_rst_chain[3]">CB1_r_sync_rst_chain[3]</A> ) );


<P> --X1L75 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector17~0 at LABCELL_X24_Y4_N21
<P><A NAME="X1L75">X1L75</A> = ( <A HREF="#X1_WideOr6">X1_WideOr6</A> & ( <A HREF="#X1_i_state.111">X1_i_state.111</A> ) ) # ( !<A HREF="#X1_WideOr6">X1_WideOr6</A> & ( (<A HREF="#X1_i_next.101">X1_i_next.101</A>) # (<A HREF="#X1_i_state.111">X1_i_state.111</A>) ) );


<P> --X1L248 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000~0 at LABCELL_X27_Y6_N48
<P><A NAME="X1L248">X1L248</A> = ( <A HREF="#X1_WideOr6">X1_WideOr6</A> ) # ( !<A HREF="#X1_WideOr6">X1_WideOr6</A> & ( <A HREF="#X1_i_next.000">X1_i_next.000</A> ) );


<P> --X1L74 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector16~0 at LABCELL_X24_Y4_N51
<P><A NAME="X1L74">X1L74</A> = ( <A HREF="#X1L258Q">X1L258Q</A> ) # ( !<A HREF="#X1L258Q">X1L258Q</A> & ( (!<A HREF="#X1_WideOr6">X1_WideOr6</A> & (((!<A HREF="#X1L76">X1L76</A> & <A HREF="#X1_i_state.010">X1_i_state.010</A>)) # (<A HREF="#X1_i_next.010">X1_i_next.010</A>))) # (<A HREF="#X1_WideOr6">X1_WideOr6</A> & (!<A HREF="#X1L76">X1L76</A> & (<A HREF="#X1_i_state.010">X1_i_state.010</A>))) ) );


<P> --PB3L6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~0 at LABCELL_X19_Y10_N27
<P><A NAME="PB3L6">PB3L6</A> = ( <A HREF="#TB3_counter_reg_bit[6]">TB3_counter_reg_bit[6]</A> & ( (<A HREF="#TB3_counter_reg_bit[3]">TB3_counter_reg_bit[3]</A> & (<A HREF="#TB3_counter_reg_bit[4]">TB3_counter_reg_bit[4]</A> & <A HREF="#TB3_counter_reg_bit[5]">TB3_counter_reg_bit[5]</A>)) ) );


<P> --PB3L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~1 at LABCELL_X19_Y10_N24
<P><A NAME="PB3L7">PB3L7</A> = ( <A HREF="#TB3_counter_reg_bit[0]">TB3_counter_reg_bit[0]</A> & ( (<A HREF="#TB3_counter_reg_bit[1]">TB3_counter_reg_bit[1]</A> & (<A HREF="#TB3_counter_reg_bit[2]">TB3_counter_reg_bit[2]</A> & <A HREF="#PB3L6">PB3L6</A>)) ) );


<P> --PB3L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~2 at LABCELL_X17_Y10_N18
<P><A NAME="PB3L8">PB3L8</A> = ( <A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & ( (<A HREF="#S1L11">S1L11</A> & (<A HREF="#JB1L70">JB1L70</A> & <A HREF="#PB3_full_dff">PB3_full_dff</A>)) ) ) # ( !<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & ( (<A HREF="#S1L11">S1L11</A> & ((!<A HREF="#JB1L70">JB1L70</A> & ((<A HREF="#PB3_full_dff">PB3_full_dff</A>))) # (<A HREF="#JB1L70">JB1L70</A> & (<A HREF="#PB3L7">PB3L7</A>)))) ) );


<P> --UB3L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0 at LABCELL_X17_Y10_N45
<P><A NAME="UB3L1">UB3L1</A> = ( <A HREF="#AD1L14">AD1L14</A> & ( (!<A HREF="#S1L11">S1L11</A>) # ((<A HREF="#JB1L68">JB1L68</A> & <A HREF="#JB1L69">JB1L69</A>)) ) ) # ( !<A HREF="#AD1L14">AD1L14</A> & ( !<A HREF="#S1L11">S1L11</A> ) );


<P> --PB3L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]~0 at LABCELL_X13_Y7_N54
<P><A NAME="PB3L11">PB3L11</A> = ( <A HREF="#PB3L24">PB3L24</A> & ( <A HREF="#S1L11">S1L11</A> ) );


<P> --PB3L32 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~0 at LABCELL_X13_Y7_N15
<P><A NAME="PB3L32">PB3L32</A> = (<A HREF="#S1L11">S1L11</A> & !<A HREF="#PB3_rd_ptr_lsb">PB3_rd_ptr_lsb</A>);


<P> --PB3L33 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1 at LABCELL_X13_Y7_N12
<P><A NAME="PB3L33">PB3L33</A> = (!<A HREF="#S1L11">S1L11</A>) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A>);


<P> --SB3L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0 at MLABCELL_X15_Y9_N21
<P><A NAME="SB3L1">SB3L1</A> = ( <A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & ( (!<A HREF="#PB3_rd_ptr_lsb">PB3_rd_ptr_lsb</A>) # (!<A HREF="#S1L11">S1L11</A>) ) ) # ( !<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & ( !<A HREF="#S1L11">S1L11</A> ) );


<P> --PB3L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]~1 at MLABCELL_X15_Y9_N48
<P><A NAME="PB3L13">PB3L13</A> = (<A HREF="#S1L11">S1L11</A> & <A HREF="#PB3L25">PB3L25</A>);


<P> --PB3L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]~2 at MLABCELL_X15_Y9_N24
<P><A NAME="PB3L15">PB3L15</A> = ( <A HREF="#PB3L26">PB3L26</A> & ( <A HREF="#S1L11">S1L11</A> ) );


<P> --PB3L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]~3 at MLABCELL_X15_Y9_N27
<P><A NAME="PB3L17">PB3L17</A> = (<A HREF="#S1L11">S1L11</A> & <A HREF="#PB3L27">PB3L27</A>);


<P> --PB3L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]~4 at LABCELL_X13_Y7_N18
<P><A NAME="PB3L19">PB3L19</A> = ( <A HREF="#PB3L28">PB3L28</A> & ( <A HREF="#S1L11">S1L11</A> ) );


<P> --PB3L21 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]~5 at MLABCELL_X15_Y9_N51
<P><A NAME="PB3L21">PB3L21</A> = ( <A HREF="#PB3L29">PB3L29</A> & ( <A HREF="#S1L11">S1L11</A> ) );


<P> --PB3L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]~6 at MLABCELL_X15_Y9_N3
<P><A NAME="PB3L23">PB3L23</A> = ( <A HREF="#PB3L30">PB3L30</A> & ( <A HREF="#S1L11">S1L11</A> ) );


<P> --PB3L41 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0 at LABCELL_X13_Y7_N24
<P><A NAME="PB3L41">PB3L41</A> = ( <A HREF="#PB3_usedw_is_1_dff">PB3_usedw_is_1_dff</A> & ( <A HREF="#S1L11">S1L11</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & ((!<A HREF="#JB1L70">JB1L70</A>) # ((!<A HREF="#PB3_usedw_is_0_dff">PB3_usedw_is_0_dff</A>)))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#PB3_usedw_is_2_dff">PB3_usedw_is_2_dff</A>)) # (<A HREF="#JB1L70">JB1L70</A>))) ) ) ) # ( !<A HREF="#PB3_usedw_is_1_dff">PB3_usedw_is_1_dff</A> & ( <A HREF="#S1L11">S1L11</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (<A HREF="#JB1L70">JB1L70</A> & (!<A HREF="#PB3_usedw_is_0_dff">PB3_usedw_is_0_dff</A>))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (!<A HREF="#JB1L70">JB1L70</A> & ((<A HREF="#PB3_usedw_is_2_dff">PB3_usedw_is_2_dff</A>)))) ) ) );


<P> --PB3L40 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_0~0 at LABCELL_X13_Y7_N33
<P><A NAME="PB3L40">PB3L40</A> = ( <A HREF="#PB3_usedw_is_0_dff">PB3_usedw_is_0_dff</A> & ( <A HREF="#S1L11">S1L11</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A>) # ((!<A HREF="#PB3_usedw_is_1_dff">PB3_usedw_is_1_dff</A>) # (<A HREF="#JB1L70">JB1L70</A>)) ) ) ) # ( !<A HREF="#PB3_usedw_is_0_dff">PB3_usedw_is_0_dff</A> & ( <A HREF="#S1L11">S1L11</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & ((<A HREF="#JB1L70">JB1L70</A>))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (!<A HREF="#PB3_usedw_is_1_dff">PB3_usedw_is_1_dff</A> & !<A HREF="#JB1L70">JB1L70</A>)) ) ) );


<P> --PB3L42 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~0 at LABCELL_X19_Y10_N57
<P><A NAME="PB3L42">PB3L42</A> = ( !<A HREF="#TB3_counter_reg_bit[4]">TB3_counter_reg_bit[4]</A> & ( (!<A HREF="#TB3_counter_reg_bit[6]">TB3_counter_reg_bit[6]</A> & (!<A HREF="#TB3_counter_reg_bit[3]">TB3_counter_reg_bit[3]</A> & !<A HREF="#TB3_counter_reg_bit[5]">TB3_counter_reg_bit[5]</A>)) ) );


<P> --PB3L43 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~1 at LABCELL_X19_Y10_N54
<P><A NAME="PB3L43">PB3L43</A> = ( <A HREF="#TB3_counter_reg_bit[0]">TB3_counter_reg_bit[0]</A> & ( (<A HREF="#PB3L42">PB3L42</A> & (<A HREF="#TB3_counter_reg_bit[1]">TB3_counter_reg_bit[1]</A> & !<A HREF="#TB3_counter_reg_bit[2]">TB3_counter_reg_bit[2]</A>)) ) );


<P> --PB3L44 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~2 at LABCELL_X13_Y7_N51
<P><A NAME="PB3L44">PB3L44</A> = ( <A HREF="#PB3_usedw_is_2_dff">PB3_usedw_is_2_dff</A> & ( <A HREF="#S1L11">S1L11</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((!<A HREF="#JB1L70">JB1L70</A>)) # (<A HREF="#PB3_usedw_is_1_dff">PB3_usedw_is_1_dff</A>))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#PB3L43">PB3L43</A>) # (<A HREF="#JB1L70">JB1L70</A>)))) ) ) ) # ( !<A HREF="#PB3_usedw_is_2_dff">PB3_usedw_is_2_dff</A> & ( <A HREF="#S1L11">S1L11</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (<A HREF="#PB3_usedw_is_1_dff">PB3_usedw_is_1_dff</A> & (<A HREF="#JB1L70">JB1L70</A>))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((!<A HREF="#JB1L70">JB1L70</A> & <A HREF="#PB3L43">PB3L43</A>)))) ) ) );


<P> --PB4L6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~0 at LABCELL_X19_Y9_N27
<P><A NAME="PB4L6">PB4L6</A> = ( <A HREF="#TB4_counter_reg_bit[6]">TB4_counter_reg_bit[6]</A> & ( (<A HREF="#TB4_counter_reg_bit[4]">TB4_counter_reg_bit[4]</A> & (<A HREF="#TB4_counter_reg_bit[3]">TB4_counter_reg_bit[3]</A> & <A HREF="#TB4_counter_reg_bit[5]">TB4_counter_reg_bit[5]</A>)) ) );


<P> --PB4L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~1 at LABCELL_X19_Y9_N24
<P><A NAME="PB4L7">PB4L7</A> = ( <A HREF="#TB4_counter_reg_bit[0]">TB4_counter_reg_bit[0]</A> & ( (<A HREF="#TB4_counter_reg_bit[1]">TB4_counter_reg_bit[1]</A> & (<A HREF="#TB4_counter_reg_bit[2]">TB4_counter_reg_bit[2]</A> & <A HREF="#PB4L6">PB4L6</A>)) ) );


<P> --PB4L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~2 at LABCELL_X18_Y9_N48
<P><A NAME="PB4L8">PB4L8</A> = ( <A HREF="#PB4_full_dff">PB4_full_dff</A> & ( <A HREF="#PB4L7">PB4L7</A> & ( (<A HREF="#S1L11">S1L11</A> & ((!<A HREF="#JB1L125">JB1L125</A>) # (<A HREF="#JB1L72">JB1L72</A>))) ) ) ) # ( !<A HREF="#PB4_full_dff">PB4_full_dff</A> & ( <A HREF="#PB4L7">PB4L7</A> & ( (!<A HREF="#JB1L125">JB1L125</A> & (<A HREF="#JB1L72">JB1L72</A> & <A HREF="#S1L11">S1L11</A>)) ) ) ) # ( <A HREF="#PB4_full_dff">PB4_full_dff</A> & ( !<A HREF="#PB4L7">PB4L7</A> & ( (<A HREF="#S1L11">S1L11</A> & (!<A HREF="#JB1L125">JB1L125</A> $ (<A HREF="#JB1L72">JB1L72</A>))) ) ) );


<P> --PB4L41 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0 at LABCELL_X18_Y9_N24
<P><A NAME="PB4L41">PB4L41</A> = ( <A HREF="#PB4_usedw_is_1_dff">PB4_usedw_is_1_dff</A> & ( <A HREF="#PB4_usedw_is_0_dff">PB4_usedw_is_0_dff</A> & ( (<A HREF="#S1L11">S1L11</A> & ((!<A HREF="#JB1L72">JB1L72</A> & ((!<A HREF="#JB1L125">JB1L125</A>) # (<A HREF="#PB4_usedw_is_2_dff">PB4_usedw_is_2_dff</A>))) # (<A HREF="#JB1L72">JB1L72</A> & (<A HREF="#JB1L125">JB1L125</A>)))) ) ) ) # ( !<A HREF="#PB4_usedw_is_1_dff">PB4_usedw_is_1_dff</A> & ( <A HREF="#PB4_usedw_is_0_dff">PB4_usedw_is_0_dff</A> & ( (!<A HREF="#JB1L72">JB1L72</A> & (<A HREF="#JB1L125">JB1L125</A> & (<A HREF="#PB4_usedw_is_2_dff">PB4_usedw_is_2_dff</A> & <A HREF="#S1L11">S1L11</A>))) ) ) ) # ( <A HREF="#PB4_usedw_is_1_dff">PB4_usedw_is_1_dff</A> & ( !<A HREF="#PB4_usedw_is_0_dff">PB4_usedw_is_0_dff</A> & ( (<A HREF="#S1L11">S1L11</A> & (((!<A HREF="#JB1L125">JB1L125</A>) # (<A HREF="#PB4_usedw_is_2_dff">PB4_usedw_is_2_dff</A>)) # (<A HREF="#JB1L72">JB1L72</A>))) ) ) ) # ( !<A HREF="#PB4_usedw_is_1_dff">PB4_usedw_is_1_dff</A> & ( !<A HREF="#PB4_usedw_is_0_dff">PB4_usedw_is_0_dff</A> & ( (<A HREF="#S1L11">S1L11</A> & ((!<A HREF="#JB1L72">JB1L72</A> & (<A HREF="#JB1L125">JB1L125</A> & <A HREF="#PB4_usedw_is_2_dff">PB4_usedw_is_2_dff</A>)) # (<A HREF="#JB1L72">JB1L72</A> & (!<A HREF="#JB1L125">JB1L125</A>)))) ) ) );


<P> --PB4L40 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_0~0 at LABCELL_X18_Y9_N9
<P><A NAME="PB4L40">PB4L40</A> = ( <A HREF="#PB4_usedw_is_0_dff">PB4_usedw_is_0_dff</A> & ( <A HREF="#PB4_usedw_is_1_dff">PB4_usedw_is_1_dff</A> & ( (<A HREF="#S1L11">S1L11</A> & ((!<A HREF="#JB1L125">JB1L125</A>) # (<A HREF="#JB1L72">JB1L72</A>))) ) ) ) # ( !<A HREF="#PB4_usedw_is_0_dff">PB4_usedw_is_0_dff</A> & ( <A HREF="#PB4_usedw_is_1_dff">PB4_usedw_is_1_dff</A> & ( (<A HREF="#JB1L72">JB1L72</A> & (!<A HREF="#JB1L125">JB1L125</A> & <A HREF="#S1L11">S1L11</A>)) ) ) ) # ( <A HREF="#PB4_usedw_is_0_dff">PB4_usedw_is_0_dff</A> & ( !<A HREF="#PB4_usedw_is_1_dff">PB4_usedw_is_1_dff</A> & ( <A HREF="#S1L11">S1L11</A> ) ) ) # ( !<A HREF="#PB4_usedw_is_0_dff">PB4_usedw_is_0_dff</A> & ( !<A HREF="#PB4_usedw_is_1_dff">PB4_usedw_is_1_dff</A> & ( (<A HREF="#S1L11">S1L11</A> & (!<A HREF="#JB1L72">JB1L72</A> $ (!<A HREF="#JB1L125">JB1L125</A>))) ) ) );


<P> --PB4L42 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~0 at LABCELL_X19_Y9_N57
<P><A NAME="PB4L42">PB4L42</A> = ( !<A HREF="#TB4_counter_reg_bit[4]">TB4_counter_reg_bit[4]</A> & ( (!<A HREF="#TB4_counter_reg_bit[6]">TB4_counter_reg_bit[6]</A> & (!<A HREF="#TB4_counter_reg_bit[3]">TB4_counter_reg_bit[3]</A> & !<A HREF="#TB4_counter_reg_bit[5]">TB4_counter_reg_bit[5]</A>)) ) );


<P> --PB4L43 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~1 at LABCELL_X19_Y9_N54
<P><A NAME="PB4L43">PB4L43</A> = ( <A HREF="#TB4_counter_reg_bit[1]">TB4_counter_reg_bit[1]</A> & ( (<A HREF="#TB4_counter_reg_bit[0]">TB4_counter_reg_bit[0]</A> & (!<A HREF="#TB4_counter_reg_bit[2]">TB4_counter_reg_bit[2]</A> & <A HREF="#PB4L42">PB4L42</A>)) ) );


<P> --PB4L44 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~2 at LABCELL_X18_Y9_N0
<P><A NAME="PB4L44">PB4L44</A> = ( <A HREF="#PB4_usedw_is_2_dff">PB4_usedw_is_2_dff</A> & ( <A HREF="#S1L11">S1L11</A> & ( (!<A HREF="#JB1L72">JB1L72</A> & (((!<A HREF="#JB1L125">JB1L125</A>) # (<A HREF="#PB4L43">PB4L43</A>)))) # (<A HREF="#JB1L72">JB1L72</A> & (((<A HREF="#JB1L125">JB1L125</A>)) # (<A HREF="#PB4_usedw_is_1_dff">PB4_usedw_is_1_dff</A>))) ) ) ) # ( !<A HREF="#PB4_usedw_is_2_dff">PB4_usedw_is_2_dff</A> & ( <A HREF="#S1L11">S1L11</A> & ( (!<A HREF="#JB1L72">JB1L72</A> & (((<A HREF="#PB4L43">PB4L43</A> & <A HREF="#JB1L125">JB1L125</A>)))) # (<A HREF="#JB1L72">JB1L72</A> & (<A HREF="#PB4_usedw_is_1_dff">PB4_usedw_is_1_dff</A> & ((!<A HREF="#JB1L125">JB1L125</A>)))) ) ) );


<P> --UB4L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0 at LABCELL_X17_Y10_N15
<P><A NAME="UB4L1">UB4L1</A> = ( <A HREF="#S1L11">S1L11</A> & ( (<A HREF="#AD1L14">AD1L14</A> & (<A HREF="#JB1L68">JB1L68</A> & <A HREF="#JB1L71">JB1L71</A>)) ) ) # ( !<A HREF="#S1L11">S1L11</A> );


<P> --PB4L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]~0 at LABCELL_X13_Y8_N0
<P><A NAME="PB4L11">PB4L11</A> = (<A HREF="#S1L11">S1L11</A> & <A HREF="#PB4L24">PB4L24</A>);


<P> --PB4L32 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~0 at LABCELL_X13_Y8_N9
<P><A NAME="PB4L32">PB4L32</A> = (<A HREF="#S1L11">S1L11</A> & !<A HREF="#PB4_rd_ptr_lsb">PB4_rd_ptr_lsb</A>);


<P> --PB4L33 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1 at LABCELL_X13_Y8_N6
<P><A NAME="PB4L33">PB4L33</A> = ( <A HREF="#JB1L125">JB1L125</A> ) # ( !<A HREF="#JB1L125">JB1L125</A> & ( !<A HREF="#S1L11">S1L11</A> ) );


<P> --SB4L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0 at LABCELL_X13_Y8_N21
<P><A NAME="SB4L1">SB4L1</A> = ( <A HREF="#JB1L125">JB1L125</A> & ( (!<A HREF="#PB4_rd_ptr_lsb">PB4_rd_ptr_lsb</A>) # (!<A HREF="#S1L11">S1L11</A>) ) ) # ( !<A HREF="#JB1L125">JB1L125</A> & ( !<A HREF="#S1L11">S1L11</A> ) );


<P> --PB4L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]~1 at LABCELL_X13_Y8_N48
<P><A NAME="PB4L13">PB4L13</A> = (<A HREF="#S1L11">S1L11</A> & <A HREF="#PB4L25">PB4L25</A>);


<P> --PB4L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]~2 at LABCELL_X13_Y8_N27
<P><A NAME="PB4L15">PB4L15</A> = ( <A HREF="#PB4L26">PB4L26</A> & ( <A HREF="#S1L11">S1L11</A> ) );


<P> --PB4L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]~3 at LABCELL_X13_Y8_N51
<P><A NAME="PB4L17">PB4L17</A> = ( <A HREF="#PB4L27">PB4L27</A> & ( <A HREF="#S1L11">S1L11</A> ) );


<P> --PB4L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]~4 at LABCELL_X13_Y10_N27
<P><A NAME="PB4L19">PB4L19</A> = ( <A HREF="#PB4L28">PB4L28</A> & ( <A HREF="#S1L11">S1L11</A> ) );


<P> --PB4L21 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]~5 at LABCELL_X12_Y7_N12
<P><A NAME="PB4L21">PB4L21</A> = ( <A HREF="#PB4L29">PB4L29</A> & ( <A HREF="#S1L11">S1L11</A> ) );


<P> --PB4L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]~6 at LABCELL_X13_Y8_N24
<P><A NAME="PB4L23">PB4L23</A> = ( <A HREF="#PB4L30">PB4L30</A> & ( <A HREF="#S1L11">S1L11</A> ) );


<P> --JB1L95 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~5 at LABCELL_X13_Y9_N33
<P><A NAME="JB1L95">JB1L95</A> = ( <A HREF="#RB3_q_b[13]">RB3_q_b[13]</A> & ( ((!<A HREF="#JB1L125">JB1L125</A> & ((<A HREF="#JB1_data_out_shift_reg[12]">JB1_data_out_shift_reg[12]</A>))) # (<A HREF="#JB1L125">JB1L125</A> & (<A HREF="#RB4_q_b[13]">RB4_q_b[13]</A>))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A>) ) ) # ( !<A HREF="#RB3_q_b[13]">RB3_q_b[13]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & ((!<A HREF="#JB1L125">JB1L125</A> & ((<A HREF="#JB1_data_out_shift_reg[12]">JB1_data_out_shift_reg[12]</A>))) # (<A HREF="#JB1L125">JB1L125</A> & (<A HREF="#RB4_q_b[13]">RB4_q_b[13]</A>)))) ) );


<P> --ZD1L927 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~0 at LABCELL_X31_Y12_N15
<P><A NAME="ZD1L927">ZD1L927</A> = ( <A HREF="#ZD1L384">ZD1L384</A> & ( <A HREF="#ZD1_av_ld_byte0_data[3]">ZD1_av_ld_byte0_data[3]</A> & ( <A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> ) ) ) # ( !<A HREF="#ZD1L384">ZD1L384</A> & ( <A HREF="#ZD1_av_ld_byte0_data[3]">ZD1_av_ld_byte0_data[3]</A> & ( (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>) # (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#ZD1L384">ZD1L384</A> & ( !<A HREF="#ZD1_av_ld_byte0_data[3]">ZD1_av_ld_byte0_data[3]</A> & ( (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>) ) ) );


<P> --PC1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X22_Y10_N42
<P><A NAME="PC1L3">PC1L3</A> = ( <A HREF="#PC1_mem_used[1]">PC1_mem_used[1]</A> & ( ((<A HREF="#JB1L68">JB1L68</A> & <A HREF="#AD1L13">AD1L13</A>)) # (<A HREF="#PC1_mem_used[0]">PC1_mem_used[0]</A>) ) ) # ( !<A HREF="#PC1_mem_used[1]">PC1_mem_used[1]</A> & ( (!<A HREF="#JB1L68">JB1L68</A> & (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & ((<A HREF="#PC1_mem_used[0]">PC1_mem_used[0]</A>)))) # (<A HREF="#JB1L68">JB1L68</A> & (((!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & <A HREF="#PC1_mem_used[0]">PC1_mem_used[0]</A>)) # (<A HREF="#AD1L13">AD1L13</A>))) ) );


<P> --QC5_av_readdata_pre[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] at FF_X27_Y9_N59
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[11]">QC5_av_readdata_pre[11]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#CE1_readdata[11]">CE1_readdata[11]</A>,  ,  , VCC);


<P> --ZD1L1010 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~0 at LABCELL_X27_Y9_N39
<P><A NAME="ZD1L1010">ZD1L1010</A> = ( <A HREF="#EF1_ram_block1a11">EF1_ram_block1a11</A> & ( (!<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>) # (<A HREF="#EF1_ram_block1a43">EF1_ram_block1a43</A>) ) ) # ( !<A HREF="#EF1_ram_block1a11">EF1_ram_block1a11</A> & ( (<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & <A HREF="#EF1_ram_block1a43">EF1_ram_block1a43</A>) ) );


<P> --ZD1L668 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~5 at LABCELL_X27_Y9_N36
<P><A NAME="ZD1L668">ZD1L668</A> = ( <A HREF="#ZD1L1010">ZD1L1010</A> & ( (!<A HREF="#ZD1L331">ZD1L331</A>) # (((<A HREF="#UC2L2">UC2L2</A> & <A HREF="#QC5_av_readdata_pre[11]">QC5_av_readdata_pre[11]</A>)) # (<A HREF="#UC3L2">UC3L2</A>)) ) ) # ( !<A HREF="#ZD1L1010">ZD1L1010</A> & ( (!<A HREF="#ZD1L331">ZD1L331</A>) # ((<A HREF="#UC2L2">UC2L2</A> & <A HREF="#QC5_av_readdata_pre[11]">QC5_av_readdata_pre[11]</A>)) ) );


<P> --QC5_av_readdata_pre[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] at FF_X24_Y10_N23
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[12]">QC5_av_readdata_pre[12]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#CE1_readdata[12]">CE1_readdata[12]</A>,  ,  , VCC);


<P> --GF1L3 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|mux_2hb:mux2|l1_w12_n0_mux_dataout~0 at LABCELL_X24_Y10_N27
<P><A NAME="GF1L3">GF1L3</A> = (!<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ((<A HREF="#EF1_ram_block1a12">EF1_ram_block1a12</A>))) # (<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & (<A HREF="#EF1_ram_block1a44">EF1_ram_block1a44</A>));


<P> --ZD1L669 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~6 at LABCELL_X29_Y10_N48
<P><A NAME="ZD1L669">ZD1L669</A> = ( !<A HREF="#ZD1L1166">ZD1L1166</A> & ( (!<A HREF="#UC2L2">UC2L2</A> & (<A HREF="#GF1L3">GF1L3</A> & (<A HREF="#UC3L2">UC3L2</A>))) # (<A HREF="#UC2L2">UC2L2</A> & (((<A HREF="#GF1L3">GF1L3</A> & <A HREF="#UC3L2">UC3L2</A>)) # (<A HREF="#QC5_av_readdata_pre[12]">QC5_av_readdata_pre[12]</A>))) ) );


<P> --QC5_av_readdata_pre[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] at FF_X28_Y10_N26
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[13]">QC5_av_readdata_pre[13]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#CE1_readdata[13]">CE1_readdata[13]</A>,  ,  , VCC);


<P> --ZD1L670 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~7 at MLABCELL_X28_Y10_N15
<P><A NAME="ZD1L670">ZD1L670</A> = ( <A HREF="#UC3L2">UC3L2</A> & ( (!<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ((<A HREF="#EF1_ram_block1a13">EF1_ram_block1a13</A>))) # (<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & (<A HREF="#EF1_ram_block1a45">EF1_ram_block1a45</A>)) ) );


<P> --ZD1L671 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~8 at MLABCELL_X28_Y10_N45
<P><A NAME="ZD1L671">ZD1L671</A> = ( <A HREF="#ZD1L331">ZD1L331</A> & ( ((<A HREF="#QC5_av_readdata_pre[13]">QC5_av_readdata_pre[13]</A> & <A HREF="#UC2L2">UC2L2</A>)) # (<A HREF="#ZD1L670">ZD1L670</A>) ) ) # ( !<A HREF="#ZD1L331">ZD1L331</A> );


<P> --QC5_av_readdata_pre[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] at FF_X31_Y10_N20
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[14]">QC5_av_readdata_pre[14]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#CE1_readdata[14]">CE1_readdata[14]</A>,  ,  , VCC);


<P> --ZD1L1030 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~1 at LABCELL_X31_Y10_N51
<P><A NAME="ZD1L1030">ZD1L1030</A> = ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( <A HREF="#EF1_ram_block1a46">EF1_ram_block1a46</A> ) ) # ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( <A HREF="#EF1_ram_block1a46">EF1_ram_block1a46</A> & ( <A HREF="#EF1_ram_block1a14">EF1_ram_block1a14</A> ) ) ) # ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( !<A HREF="#EF1_ram_block1a46">EF1_ram_block1a46</A> & ( <A HREF="#EF1_ram_block1a14">EF1_ram_block1a14</A> ) ) );


<P> --ZD1L672 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~9 at LABCELL_X30_Y10_N33
<P><A NAME="ZD1L672">ZD1L672</A> = ( <A HREF="#ZD1L1166">ZD1L1166</A> & ( <A HREF="#ZD1L1030">ZD1L1030</A> ) ) # ( !<A HREF="#ZD1L1166">ZD1L1166</A> & ( <A HREF="#ZD1L1030">ZD1L1030</A> & ( ((<A HREF="#UC2L2">UC2L2</A> & <A HREF="#QC5_av_readdata_pre[14]">QC5_av_readdata_pre[14]</A>)) # (<A HREF="#UC3L2">UC3L2</A>) ) ) ) # ( <A HREF="#ZD1L1166">ZD1L1166</A> & ( !<A HREF="#ZD1L1030">ZD1L1030</A> ) ) # ( !<A HREF="#ZD1L1166">ZD1L1166</A> & ( !<A HREF="#ZD1L1030">ZD1L1030</A> & ( (<A HREF="#UC2L2">UC2L2</A> & <A HREF="#QC5_av_readdata_pre[14]">QC5_av_readdata_pre[14]</A>) ) ) );


<P> --QC5_av_readdata_pre[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] at FF_X29_Y9_N52
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[15]">QC5_av_readdata_pre[15]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#CE1_readdata[15]">CE1_readdata[15]</A>,  ,  , VCC);


<P> --ZD1L673 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~10 at LABCELL_X29_Y9_N39
<P><A NAME="ZD1L673">ZD1L673</A> = ( <A HREF="#EF1_ram_block1a15">EF1_ram_block1a15</A> & ( (<A HREF="#UC3L2">UC3L2</A> & ((!<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>) # (<A HREF="#EF1_ram_block1a47">EF1_ram_block1a47</A>))) ) ) # ( !<A HREF="#EF1_ram_block1a15">EF1_ram_block1a15</A> & ( (<A HREF="#UC3L2">UC3L2</A> & (<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & <A HREF="#EF1_ram_block1a47">EF1_ram_block1a47</A>)) ) );


<P> --ZD1L674 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~11 at LABCELL_X29_Y9_N36
<P><A NAME="ZD1L674">ZD1L674</A> = ( <A HREF="#ZD1L673">ZD1L673</A> ) # ( !<A HREF="#ZD1L673">ZD1L673</A> & ( (!<A HREF="#ZD1L331">ZD1L331</A>) # ((<A HREF="#QC5_av_readdata_pre[15]">QC5_av_readdata_pre[15]</A> & <A HREF="#UC2L2">UC2L2</A>)) ) );


<P> --QC5_av_readdata_pre[16] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] at FF_X25_Y9_N49
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[16]">QC5_av_readdata_pre[16]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#CE1_readdata[16]">CE1_readdata[16]</A>,  ,  , VCC);


<P> --ZD1L675 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~12 at LABCELL_X29_Y10_N9
<P><A NAME="ZD1L675">ZD1L675</A> = ( <A HREF="#EF1_ram_block1a48">EF1_ram_block1a48</A> & ( (<A HREF="#UC3L2">UC3L2</A> & ((<A HREF="#EF1_ram_block1a16">EF1_ram_block1a16</A>) # (<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>))) ) ) # ( !<A HREF="#EF1_ram_block1a48">EF1_ram_block1a48</A> & ( (<A HREF="#UC3L2">UC3L2</A> & (!<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & <A HREF="#EF1_ram_block1a16">EF1_ram_block1a16</A>)) ) );


<P> --ZD1L676 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~13 at LABCELL_X27_Y11_N9
<P><A NAME="ZD1L676">ZD1L676</A> = ( <A HREF="#UC2L2">UC2L2</A> & ( ((!<A HREF="#ZD1L331">ZD1L331</A>) # (<A HREF="#ZD1L675">ZD1L675</A>)) # (<A HREF="#QC5_av_readdata_pre[16]">QC5_av_readdata_pre[16]</A>) ) ) # ( !<A HREF="#UC2L2">UC2L2</A> & ( (!<A HREF="#ZD1L331">ZD1L331</A>) # (<A HREF="#ZD1L675">ZD1L675</A>) ) );


<P> --QC5_av_readdata_pre[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] at FF_X29_Y10_N2
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[5]">QC5_av_readdata_pre[5]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#CE1_readdata[5]">CE1_readdata[5]</A>,  ,  , VCC);


<P> --HD1L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4 at LABCELL_X29_Y12_N33
<P><A NAME="HD1L17">HD1L17</A> = ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( <A HREF="#EF1_ram_block1a37">EF1_ram_block1a37</A> ) ) # ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( <A HREF="#EF1_ram_block1a5">EF1_ram_block1a5</A> ) );


<P> --ZD1L662 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~14 at LABCELL_X29_Y10_N15
<P><A NAME="ZD1L662">ZD1L662</A> = ( <A HREF="#HD1L17">HD1L17</A> & ( ((!<A HREF="#ZD1L331">ZD1L331</A>) # ((<A HREF="#UC2L2">UC2L2</A> & <A HREF="#QC5_av_readdata_pre[5]">QC5_av_readdata_pre[5]</A>))) # (<A HREF="#UC3L2">UC3L2</A>) ) ) # ( !<A HREF="#HD1L17">HD1L17</A> & ( (!<A HREF="#ZD1L331">ZD1L331</A>) # ((<A HREF="#UC2L2">UC2L2</A> & <A HREF="#QC5_av_readdata_pre[5]">QC5_av_readdata_pre[5]</A>)) ) );


<P> --ZD1L287 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0 at LABCELL_X36_Y12_N27
<P><A NAME="ZD1L287">ZD1L287</A> = ( <A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & ( (<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & ((!<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A>) # (<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A>))) ) ) # ( !<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & ( (<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & <A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A>) ) );


<P> --ZD1L288 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1 at LABCELL_X36_Y12_N12
<P><A NAME="ZD1L288">ZD1L288</A> = ( <A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( (<A HREF="#ZD1L614">ZD1L614</A> & (!<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & <A HREF="#ZD1L287">ZD1L287</A>)) ) );


<P> --ZD1L281 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0 at LABCELL_X30_Y11_N39
<P><A NAME="ZD1L281">ZD1L281</A> = ( !<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & ( (<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & (<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & <A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A>)) ) );


<P> --ZD1_av_ld_aligning_data is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data at FF_X30_Y11_N50
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> = DFFEAS(<A HREF="#ZD1L971">ZD1L971</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_av_ld_align_cycle[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1] at FF_X29_Y11_N26
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_align_cycle[1]">ZD1_av_ld_align_cycle[1]</A> = DFFEAS(<A HREF="#ZD1L968">ZD1L968</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_av_ld_align_cycle[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0] at FF_X29_Y11_N29
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_align_cycle[0]">ZD1_av_ld_align_cycle[0]</A> = DFFEAS(<A HREF="#ZD1L967">ZD1L967</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L970 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0 at LABCELL_X29_Y11_N6
<P><A NAME="ZD1L970">ZD1L970</A> = ( <A HREF="#ZD1_av_ld_align_cycle[1]">ZD1_av_ld_align_cycle[1]</A> & ( !<A HREF="#ZD1_av_ld_align_cycle[0]">ZD1_av_ld_align_cycle[0]</A> $ (((!<A HREF="#ZD1L279">ZD1L279</A>) # (<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A>))) ) );


<P> --ZD1L971 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1 at LABCELL_X30_Y11_N48
<P><A NAME="ZD1L971">ZD1L971</A> = ( <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( <A HREF="#HD1_WideOr1">HD1_WideOr1</A> & ( !<A HREF="#ZD1L970">ZD1L970</A> ) ) ) # ( <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( !<A HREF="#HD1_WideOr1">HD1_WideOr1</A> & ( !<A HREF="#ZD1L970">ZD1L970</A> ) ) ) # ( !<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( !<A HREF="#HD1_WideOr1">HD1_WideOr1</A> & ( (!<A HREF="#ZD1L281">ZD1L281</A> & <A HREF="#ZD1_d_read">ZD1_d_read</A>) ) ) );


<P> --ZD1_av_ld_waiting_for_data is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data at FF_X29_Y11_N32
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_waiting_for_data">ZD1_av_ld_waiting_for_data</A> = DFFEAS(<A HREF="#ZD1L1097">ZD1L1097</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L1096 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0 at LABCELL_X29_Y11_N0
<P><A NAME="ZD1L1096">ZD1L1096</A> = ( <A HREF="#ZD1_av_ld_waiting_for_data">ZD1_av_ld_waiting_for_data</A> & ( !<A HREF="#ZD1_d_read">ZD1_d_read</A> ) ) # ( !<A HREF="#ZD1_av_ld_waiting_for_data">ZD1_av_ld_waiting_for_data</A> & ( (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>) ) );


<P> --ZD1L1097 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~1 at LABCELL_X29_Y11_N30
<P><A NAME="ZD1L1097">ZD1L1097</A> = ( <A HREF="#ZD1_av_ld_waiting_for_data">ZD1_av_ld_waiting_for_data</A> & ( <A HREF="#YC1L1">YC1L1</A> & ( ((<A HREF="#HD1L4">HD1L4</A> & ((!<A HREF="#NC8_rp_valid">NC8_rp_valid</A>) # (<A HREF="#KD8L15">KD8L15</A>)))) # (<A HREF="#ZD1L1096">ZD1L1096</A>) ) ) ) # ( !<A HREF="#ZD1_av_ld_waiting_for_data">ZD1_av_ld_waiting_for_data</A> & ( <A HREF="#YC1L1">YC1L1</A> & ( <A HREF="#ZD1L1096">ZD1L1096</A> ) ) ) # ( <A HREF="#ZD1_av_ld_waiting_for_data">ZD1_av_ld_waiting_for_data</A> & ( !<A HREF="#YC1L1">YC1L1</A> & ( ((!<A HREF="#NC8_rp_valid">NC8_rp_valid</A> & <A HREF="#HD1L4">HD1L4</A>)) # (<A HREF="#ZD1L1096">ZD1L1096</A>) ) ) ) # ( !<A HREF="#ZD1_av_ld_waiting_for_data">ZD1_av_ld_waiting_for_data</A> & ( !<A HREF="#YC1L1">YC1L1</A> & ( <A HREF="#ZD1L1096">ZD1L1096</A> ) ) );


<P> --ZD1L609 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0 at LABCELL_X30_Y11_N54
<P><A NAME="ZD1L609">ZD1L609</A> = ( <A HREF="#ZD1_E_valid_from_R">ZD1_E_valid_from_R</A> & ( <A HREF="#ZD1L281">ZD1L281</A> & ( (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & ((<A HREF="#ZD1L1097">ZD1L1097</A>) # (<A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>))) ) ) ) # ( !<A HREF="#ZD1_E_valid_from_R">ZD1_E_valid_from_R</A> & ( <A HREF="#ZD1L281">ZD1L281</A> & ( (<A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A> & <A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) ) ) ) # ( <A HREF="#ZD1_E_valid_from_R">ZD1_E_valid_from_R</A> & ( !<A HREF="#ZD1L281">ZD1L281</A> & ( (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & (((<A HREF="#ZD1L1097">ZD1L1097</A>) # (<A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>)) # (<A HREF="#ZD1L971">ZD1L971</A>))) ) ) ) # ( !<A HREF="#ZD1_E_valid_from_R">ZD1_E_valid_from_R</A> & ( !<A HREF="#ZD1L281">ZD1L281</A> & ( (<A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A> & <A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) ) ) );


<P> --ZD1L610 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1 at LABCELL_X30_Y11_N33
<P><A NAME="ZD1L610">ZD1L610</A> = ( !<A HREF="#ZD1_E_shift_rot_cnt[2]">ZD1_E_shift_rot_cnt[2]</A> & ( (!<A HREF="#ZD1_E_shift_rot_cnt[0]">ZD1_E_shift_rot_cnt[0]</A> & (!<A HREF="#ZD1_E_shift_rot_cnt[1]">ZD1_E_shift_rot_cnt[1]</A> & !<A HREF="#ZD1_E_shift_rot_cnt[3]">ZD1_E_shift_rot_cnt[3]</A>)) ) );


<P> --ZD1L611 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2 at LABCELL_X30_Y11_N12
<P><A NAME="ZD1L611">ZD1L611</A> = ( <A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ( (<A HREF="#ZD1_E_valid_from_R">ZD1_E_valid_from_R</A> & (((!<A HREF="#ZD1L610">ZD1L610</A>) # (<A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>)) # (<A HREF="#ZD1_E_shift_rot_cnt[4]">ZD1_E_shift_rot_cnt[4]</A>))) ) );


<P> --ZD1L613 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0 at LABCELL_X30_Y11_N0
<P><A NAME="ZD1L613">ZD1L613</A> = ( <A HREF="#AD1L4">AD1L4</A> & ( <A HREF="#ZD1L1107">ZD1L1107</A> ) ) # ( !<A HREF="#AD1L4">AD1L4</A> & ( <A HREF="#ZD1L1107">ZD1L1107</A> ) ) # ( <A HREF="#AD1L4">AD1L4</A> & ( !<A HREF="#ZD1L1107">ZD1L1107</A> & ( ((<A HREF="#ZD1L611">ZD1L611</A>) # (<A HREF="#ZD1_R_valid">ZD1_R_valid</A>)) # (<A HREF="#ZD1L609">ZD1L609</A>) ) ) ) # ( !<A HREF="#AD1L4">AD1L4</A> & ( !<A HREF="#ZD1L1107">ZD1L1107</A> & ( (((<A HREF="#ZD1L611">ZD1L611</A>) # (<A HREF="#ZD1_d_write">ZD1_d_write</A>)) # (<A HREF="#ZD1_R_valid">ZD1_R_valid</A>)) # (<A HREF="#ZD1L609">ZD1L609</A>) ) ) );


<P> --ZD1_D_valid is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid at FF_X27_Y11_N43
<P> --register power-up is low

<P><A NAME="ZD1_D_valid">ZD1_D_valid</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1L753">ZD1L753</A>,  ,  , VCC);


<P> --ZD1L635 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6 at MLABCELL_X34_Y10_N24
<P><A NAME="ZD1L635">ZD1L635</A> = ( !<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & ( <A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & ( (<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & (<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & (<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & <A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A>))) ) ) );


<P> --ZD1L636 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7 at MLABCELL_X34_Y9_N24
<P><A NAME="ZD1L636">ZD1L636</A> = ( <A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( <A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & ( (<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & (<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & (<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & <A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A>))) ) ) );


<P> --ZD1L623 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9 at LABCELL_X33_Y11_N48
<P><A NAME="ZD1L623">ZD1L623</A> = ( !<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & ( <A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & ( (<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & (!<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & (!<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & !<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A>))) ) ) );


<P> --ZD1L624 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10 at LABCELL_X33_Y10_N6
<P><A NAME="ZD1L624">ZD1L624</A> = ( <A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & ( !<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & ( (<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & (<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & (!<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & !<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A>))) ) ) );


<P> --ZD1L260 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0 at LABCELL_X33_Y10_N51
<P><A NAME="ZD1L260">ZD1L260</A> = ( !<A HREF="#ZD1L624">ZD1L624</A> & ( (!<A HREF="#ZD1L266">ZD1L266</A> & (!<A HREF="#ZD1L265">ZD1L265</A> & !<A HREF="#ZD1L264">ZD1L264</A>)) ) );


<P> --ZD1L637 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8 at MLABCELL_X34_Y10_N45
<P><A NAME="ZD1L637">ZD1L637</A> = ( !<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( <A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & ( (<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & (<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & (!<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & !<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A>))) ) ) );


<P> --ZD1L638 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9 at MLABCELL_X34_Y10_N15
<P><A NAME="ZD1L638">ZD1L638</A> = ( <A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & ( !<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( (<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & (<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & (!<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & <A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A>))) ) ) );


<P> --ZD1L639 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10 at MLABCELL_X34_Y10_N27
<P><A NAME="ZD1L639">ZD1L639</A> = ( !<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & ( <A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & ( (<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & (<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & (<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & <A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A>))) ) ) );


<P> --ZD1L625 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11 at LABCELL_X33_Y11_N30
<P><A NAME="ZD1L625">ZD1L625</A> = ( !<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & ( !<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & ( (!<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & (!<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & (!<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & !<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A>))) ) ) );


<P> --ZD1L626 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12 at MLABCELL_X34_Y11_N51
<P><A NAME="ZD1L626">ZD1L626</A> = ( !<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & ( <A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & ( (!<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & (!<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & (!<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & !<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A>))) ) ) );


<P> --ZD1L640 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11 at MLABCELL_X34_Y10_N12
<P><A NAME="ZD1L640">ZD1L640</A> = ( <A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( !<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & ( (<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & (<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & (<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & !<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A>))) ) ) );


<P> --ZD1L282 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0 at LABCELL_X33_Y10_N48
<P><A NAME="ZD1L282">ZD1L282</A> = ( !<A HREF="#ZD1L626">ZD1L626</A> & ( (!<A HREF="#ZD1L625">ZD1L625</A> & ((!<A HREF="#ZD1L614">ZD1L614</A>) # (!<A HREF="#ZD1L284">ZD1L284</A>))) ) );


<P> --ZD1L283 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1 at LABCELL_X33_Y10_N36
<P><A NAME="ZD1L283">ZD1L283</A> = ( <A HREF="#ZD1L267">ZD1L267</A> & ( <A HREF="#ZD1L623">ZD1L623</A> ) ) # ( !<A HREF="#ZD1L267">ZD1L267</A> & ( <A HREF="#ZD1L623">ZD1L623</A> ) ) # ( <A HREF="#ZD1L267">ZD1L267</A> & ( !<A HREF="#ZD1L623">ZD1L623</A> & ( (!<A HREF="#ZD1L282">ZD1L282</A>) # ((!<A HREF="#ZD1L260">ZD1L260</A>) # (<A HREF="#ZD1L614">ZD1L614</A>)) ) ) ) # ( !<A HREF="#ZD1L267">ZD1L267</A> & ( !<A HREF="#ZD1L623">ZD1L623</A> & ( (!<A HREF="#ZD1L282">ZD1L282</A>) # ((!<A HREF="#ZD1L260">ZD1L260</A>) # ((<A HREF="#ZD1L614">ZD1L614</A> & <A HREF="#ZD1L285">ZD1L285</A>))) ) ) );


<P> --ZD1L271 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0 at LABCELL_X31_Y11_N57
<P><A NAME="ZD1L271">ZD1L271</A> = ( !<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & ( (!<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & (!<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & (!<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & !<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A>))) ) );


<P> --QC5_av_readdata_pre[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] at FF_X22_Y8_N52
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[8]">QC5_av_readdata_pre[8]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#CE1_readdata[8]">CE1_readdata[8]</A>,  ,  , VCC);


<P> --HD1L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5 at LABCELL_X29_Y10_N51
<P><A NAME="HD1L18">HD1L18</A> = ( <A HREF="#EF1_ram_block1a8">EF1_ram_block1a8</A> & ( (!<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>) # (<A HREF="#EF1_ram_block1a40">EF1_ram_block1a40</A>) ) ) # ( !<A HREF="#EF1_ram_block1a8">EF1_ram_block1a8</A> & ( (<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & <A HREF="#EF1_ram_block1a40">EF1_ram_block1a40</A>) ) );


<P> --ZD1L665 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~15 at LABCELL_X30_Y10_N39
<P><A NAME="ZD1L665">ZD1L665</A> = ( <A HREF="#HD1L18">HD1L18</A> & ( (!<A HREF="#ZD1L1166">ZD1L1166</A> & (((<A HREF="#UC2L2">UC2L2</A> & <A HREF="#QC5_av_readdata_pre[8]">QC5_av_readdata_pre[8]</A>)) # (<A HREF="#UC3L2">UC3L2</A>))) ) ) # ( !<A HREF="#HD1L18">HD1L18</A> & ( (<A HREF="#UC2L2">UC2L2</A> & (!<A HREF="#ZD1L1166">ZD1L1166</A> & <A HREF="#QC5_av_readdata_pre[8]">QC5_av_readdata_pre[8]</A>)) ) );


<P> --ZD1L928 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~1 at MLABCELL_X28_Y12_N33
<P><A NAME="ZD1L928">ZD1L928</A> = ( <A HREF="#ZD1_av_ld_byte0_data[4]">ZD1_av_ld_byte0_data[4]</A> & ( ((!<A HREF="#ZD1L384">ZD1L384</A> & <A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A>)) # (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#ZD1_av_ld_byte0_data[4]">ZD1_av_ld_byte0_data[4]</A> & ( (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & (!<A HREF="#ZD1L384">ZD1L384</A> & <A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A>)) ) );


<P> --ZD1L248 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0 at LABCELL_X33_Y11_N24
<P><A NAME="ZD1L248">ZD1L248</A> = ( <A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & ( <A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & ( (!<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A>) # ((!<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A>) # (!<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A>)) ) ) ) # ( <A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & ( !<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & ( (!<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & (!<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & (!<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & !<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A>))) ) ) ) # ( !<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & ( !<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & ( (!<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A>) # ((!<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & ((!<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A>) # (!<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A>))) # (<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & ((<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A>) # (<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A>)))) ) ) );


<P> --ZD1L851 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0 at LABCELL_X31_Y11_N48
<P><A NAME="ZD1L851">ZD1L851</A> = ( <A HREF="#ZD1L852">ZD1L852</A> ) # ( !<A HREF="#ZD1L852">ZD1L852</A> & ( (((<A HREF="#ZD1_R_valid">ZD1_R_valid</A> & <A HREF="#ZD1L760">ZD1L760</A>)) # (<A HREF="#ZD1L351">ZD1L351</A>)) # (<A HREF="#ZD1L248">ZD1L248</A>) ) );


<P> --ZD1L292 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0 at LABCELL_X36_Y12_N9
<P><A NAME="ZD1L292">ZD1L292</A> = ( !<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & ( (!<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & (!<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A>)) # (<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ((<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A>))) ) );


<P> --ZD1L293 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1 at LABCELL_X36_Y12_N24
<P><A NAME="ZD1L293">ZD1L293</A> = ( !<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & ( (<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & (<A HREF="#ZD1L292">ZD1L292</A> & <A HREF="#ZD1L614">ZD1L614</A>)) ) );


<P> --ZD1L259 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0 at LABCELL_X33_Y10_N18
<P><A NAME="ZD1L259">ZD1L259</A> = ( !<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & ( !<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & ( (<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & (<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & ((<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A>) # (<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A>)))) ) ) );


<P> --ZD1L261 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1 at LABCELL_X33_Y10_N12
<P><A NAME="ZD1L261">ZD1L261</A> = ( !<A HREF="#ZD1L270">ZD1L270</A> & ( (!<A HREF="#ZD1L636">ZD1L636</A> & (!<A HREF="#ZD1L635">ZD1L635</A> & (!<A HREF="#ZD1L268">ZD1L268</A> & !<A HREF="#ZD1L269">ZD1L269</A>))) ) );


<P> --ZD1L641 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12 at MLABCELL_X34_Y10_N9
<P><A NAME="ZD1L641">ZD1L641</A> = ( !<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( <A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & ( (!<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & (<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & (!<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & !<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A>))) ) ) );


<P> --ZD1L642 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13 at MLABCELL_X34_Y10_N48
<P><A NAME="ZD1L642">ZD1L642</A> = ( !<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & ( <A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( (!<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & (!<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & (<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & <A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A>))) ) ) );


<P> --ZD1L256 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0 at LABCELL_X33_Y10_N42
<P><A NAME="ZD1L256">ZD1L256</A> = ( !<A HREF="#ZD1L637">ZD1L637</A> & ( (!<A HREF="#ZD1L639">ZD1L639</A> & (!<A HREF="#ZD1L642">ZD1L642</A> & (!<A HREF="#ZD1L638">ZD1L638</A> & !<A HREF="#ZD1L641">ZD1L641</A>))) ) );


<P> --ZD1L627 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~13 at LABCELL_X31_Y11_N36
<P><A NAME="ZD1L627">ZD1L627</A> = ( !<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & ( <A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & ( (!<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & (!<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & (!<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & !<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A>))) ) ) );


<P> --ZD1L643 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14 at MLABCELL_X34_Y10_N6
<P><A NAME="ZD1L643">ZD1L643</A> = ( !<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & ( <A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( (!<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & (<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & (!<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & !<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A>))) ) ) );


<P> --ZD1L644 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15 at MLABCELL_X34_Y9_N12
<P><A NAME="ZD1L644">ZD1L644</A> = ( !<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & ( !<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & ( (!<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & (!<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & (<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & !<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A>))) ) ) );


<P> --ZD1L257 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1 at LABCELL_X33_Y12_N30
<P><A NAME="ZD1L257">ZD1L257</A> = ( <A HREF="#ZD1L644">ZD1L644</A> & ( <A HREF="#ZD1L643">ZD1L643</A> & ( (!<A HREF="#ZD1L627">ZD1L627</A> & !<A HREF="#ZD1L614">ZD1L614</A>) ) ) ) # ( !<A HREF="#ZD1L644">ZD1L644</A> & ( <A HREF="#ZD1L643">ZD1L643</A> & ( (!<A HREF="#ZD1L627">ZD1L627</A> & !<A HREF="#ZD1L614">ZD1L614</A>) ) ) ) # ( <A HREF="#ZD1L644">ZD1L644</A> & ( !<A HREF="#ZD1L643">ZD1L643</A> & ( (!<A HREF="#ZD1L627">ZD1L627</A> & !<A HREF="#ZD1L614">ZD1L614</A>) ) ) ) # ( !<A HREF="#ZD1L644">ZD1L644</A> & ( !<A HREF="#ZD1L643">ZD1L643</A> & ( !<A HREF="#ZD1L627">ZD1L627</A> ) ) );


<P> --ZD1L258 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2 at LABCELL_X33_Y10_N24
<P><A NAME="ZD1L258">ZD1L258</A> = ( <A HREF="#ZD1L614">ZD1L614</A> & ( <A HREF="#ZD1L260">ZD1L260</A> & ( (!<A HREF="#ZD1L282">ZD1L282</A>) # ((!<A HREF="#ZD1L256">ZD1L256</A>) # ((!<A HREF="#ZD1L257">ZD1L257</A>) # (!<A HREF="#ZD1L261">ZD1L261</A>))) ) ) ) # ( !<A HREF="#ZD1L614">ZD1L614</A> & ( <A HREF="#ZD1L260">ZD1L260</A> & ( (!<A HREF="#ZD1L282">ZD1L282</A>) # (!<A HREF="#ZD1L257">ZD1L257</A>) ) ) ) # ( <A HREF="#ZD1L614">ZD1L614</A> & ( !<A HREF="#ZD1L260">ZD1L260</A> ) ) # ( !<A HREF="#ZD1L614">ZD1L614</A> & ( !<A HREF="#ZD1L260">ZD1L260</A> ) );


<P> --QC5_av_readdata_pre[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] at FF_X24_Y10_N50
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[10]">QC5_av_readdata_pre[10]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#CE1_readdata[10]">CE1_readdata[10]</A>,  ,  , VCC);


<P> --GF1L2 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|mux_2hb:mux2|l1_w10_n0_mux_dataout~0 at LABCELL_X24_Y10_N57
<P><A NAME="GF1L2">GF1L2</A> = (!<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & (<A HREF="#EF1_ram_block1a10">EF1_ram_block1a10</A>)) # (<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ((<A HREF="#EF1_ram_block1a42">EF1_ram_block1a42</A>)));


<P> --ZD1L667 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~16 at LABCELL_X24_Y10_N39
<P><A NAME="ZD1L667">ZD1L667</A> = ( <A HREF="#QC5_av_readdata_pre[10]">QC5_av_readdata_pre[10]</A> & ( (!<A HREF="#ZD1L1166">ZD1L1166</A> & (((<A HREF="#UC3L2">UC3L2</A> & <A HREF="#GF1L2">GF1L2</A>)) # (<A HREF="#UC2L2">UC2L2</A>))) ) ) # ( !<A HREF="#QC5_av_readdata_pre[10]">QC5_av_readdata_pre[10]</A> & ( (<A HREF="#UC3L2">UC3L2</A> & (!<A HREF="#ZD1L1166">ZD1L1166</A> & <A HREF="#GF1L2">GF1L2</A>)) ) );


<P> --ZD1L628 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~14 at MLABCELL_X34_Y11_N45
<P><A NAME="ZD1L628">ZD1L628</A> = ( <A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & ( !<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & ( (<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & (!<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & (!<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & <A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A>))) ) ) );


<P> --ZD1L386 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0 at LABCELL_X31_Y11_N30
<P><A NAME="ZD1L386">ZD1L386</A> = ( <A HREF="#ZD1_R_valid">ZD1_R_valid</A> & ( (((<A HREF="#ZD1L246">ZD1L246</A> & <A HREF="#ZD1L614">ZD1L614</A>)) # (<A HREF="#ZD1L245">ZD1L245</A>)) # (<A HREF="#ZD1L247">ZD1L247</A>) ) );


<P> --ZD1L930 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~2 at MLABCELL_X28_Y14_N12
<P><A NAME="ZD1L930">ZD1L930</A> = ( <A HREF="#ZD1L867Q">ZD1L867Q</A> & ( <A HREF="#ZD1_av_ld_byte0_data[6]">ZD1_av_ld_byte0_data[6]</A> & ( (!<A HREF="#ZD1L384">ZD1L384</A>) # (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#ZD1L867Q">ZD1L867Q</A> & ( <A HREF="#ZD1_av_ld_byte0_data[6]">ZD1_av_ld_byte0_data[6]</A> & ( <A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> ) ) ) # ( <A HREF="#ZD1L867Q">ZD1L867Q</A> & ( !<A HREF="#ZD1_av_ld_byte0_data[6]">ZD1_av_ld_byte0_data[6]</A> & ( (!<A HREF="#ZD1L384">ZD1L384</A> & !<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) ) ) );


<P> --ZD1L929 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~3 at LABCELL_X30_Y12_N27
<P><A NAME="ZD1L929">ZD1L929</A> = ( <A HREF="#ZD1_W_alu_result[5]">ZD1_W_alu_result[5]</A> & ( <A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & ( <A HREF="#ZD1_av_ld_byte0_data[5]">ZD1_av_ld_byte0_data[5]</A> ) ) ) # ( !<A HREF="#ZD1_W_alu_result[5]">ZD1_W_alu_result[5]</A> & ( <A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & ( <A HREF="#ZD1_av_ld_byte0_data[5]">ZD1_av_ld_byte0_data[5]</A> ) ) ) # ( <A HREF="#ZD1_W_alu_result[5]">ZD1_W_alu_result[5]</A> & ( !<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & ( !<A HREF="#ZD1L384">ZD1L384</A> ) ) );


<P> --QC5_av_readdata_pre[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] at FF_X24_Y10_N8
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[9]">QC5_av_readdata_pre[9]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#CE1_readdata[9]">CE1_readdata[9]</A>,  ,  , VCC);


<P> --GF1L1 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|mux_2hb:mux2|l1_w9_n0_mux_dataout~0 at LABCELL_X24_Y10_N54
<P><A NAME="GF1L1">GF1L1</A> = ( <A HREF="#EF1_ram_block1a41">EF1_ram_block1a41</A> & ( (<A HREF="#EF1_ram_block1a9">EF1_ram_block1a9</A>) # (<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>) ) ) # ( !<A HREF="#EF1_ram_block1a41">EF1_ram_block1a41</A> & ( (!<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & <A HREF="#EF1_ram_block1a9">EF1_ram_block1a9</A>) ) );


<P> --ZD1L666 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~17 at LABCELL_X30_Y10_N57
<P><A NAME="ZD1L666">ZD1L666</A> = ( !<A HREF="#ZD1L1166">ZD1L1166</A> & ( <A HREF="#GF1L1">GF1L1</A> & ( ((<A HREF="#QC5_av_readdata_pre[9]">QC5_av_readdata_pre[9]</A> & <A HREF="#UC2L2">UC2L2</A>)) # (<A HREF="#UC3L2">UC3L2</A>) ) ) ) # ( !<A HREF="#ZD1L1166">ZD1L1166</A> & ( !<A HREF="#GF1L1">GF1L1</A> & ( (<A HREF="#QC5_av_readdata_pre[9]">QC5_av_readdata_pre[9]</A> & <A HREF="#UC2L2">UC2L2</A>) ) ) );


<P> --QC5_av_readdata_pre[24] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] at FF_X22_Y10_N28
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[24]">QC5_av_readdata_pre[24]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#CE1_readdata[24]">CE1_readdata[24]</A>,  ,  , VCC);


<P> --HD1L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6 at LABCELL_X42_Y10_N39
<P><A NAME="HD1L19">HD1L19</A> = ( <A HREF="#EF1_ram_block1a24">EF1_ram_block1a24</A> & ( (!<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>) # (<A HREF="#EF1_ram_block1a56">EF1_ram_block1a56</A>) ) ) # ( !<A HREF="#EF1_ram_block1a24">EF1_ram_block1a24</A> & ( (<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & <A HREF="#EF1_ram_block1a56">EF1_ram_block1a56</A>) ) );


<P> --ZD1L688 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~18 at LABCELL_X30_Y10_N24
<P><A NAME="ZD1L688">ZD1L688</A> = ( <A HREF="#HD1L19">HD1L19</A> & ( (!<A HREF="#ZD1L1166">ZD1L1166</A> & (((<A HREF="#UC2L2">UC2L2</A> & <A HREF="#QC5_av_readdata_pre[24]">QC5_av_readdata_pre[24]</A>)) # (<A HREF="#UC3L2">UC3L2</A>))) ) ) # ( !<A HREF="#HD1L19">HD1L19</A> & ( (!<A HREF="#ZD1L1166">ZD1L1166</A> & (<A HREF="#UC2L2">UC2L2</A> & <A HREF="#QC5_av_readdata_pre[24]">QC5_av_readdata_pre[24]</A>)) ) );


<P> --ZD1_av_ld_byte2_data[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4] at FF_X27_Y10_N28
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte2_data[4]">ZD1_av_ld_byte2_data[4]</A> = DFFEAS(<A HREF="#ZD1L1070">ZD1L1070</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L944 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~4 at MLABCELL_X28_Y10_N30
<P><A NAME="ZD1L944">ZD1L944</A> = ( <A HREF="#ZD1_W_alu_result[20]">ZD1_W_alu_result[20]</A> & ( (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & (!<A HREF="#ZD1L384">ZD1L384</A>)) # (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & ((<A HREF="#ZD1_av_ld_byte2_data[4]">ZD1_av_ld_byte2_data[4]</A>))) ) ) # ( !<A HREF="#ZD1_W_alu_result[20]">ZD1_W_alu_result[20]</A> & ( (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & <A HREF="#ZD1_av_ld_byte2_data[4]">ZD1_av_ld_byte2_data[4]</A>) ) );


<P> --QC5_av_readdata_pre[21] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] at FF_X21_Y9_N19
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[21]">QC5_av_readdata_pre[21]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#CE1_readdata[21]">CE1_readdata[21]</A>,  ,  , VCC);


<P> --ZD1L684 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~19 at MLABCELL_X28_Y10_N3
<P><A NAME="ZD1L684">ZD1L684</A> = ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( (<A HREF="#UC3L2">UC3L2</A> & <A HREF="#EF1_ram_block1a53">EF1_ram_block1a53</A>) ) ) # ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( (<A HREF="#UC3L2">UC3L2</A> & <A HREF="#EF1_ram_block1a21">EF1_ram_block1a21</A>) ) );


<P> --ZD1L685 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~20 at MLABCELL_X28_Y10_N0
<P><A NAME="ZD1L685">ZD1L685</A> = ( <A HREF="#QC5_av_readdata_pre[21]">QC5_av_readdata_pre[21]</A> & ( ((!<A HREF="#ZD1L331">ZD1L331</A>) # (<A HREF="#ZD1L684">ZD1L684</A>)) # (<A HREF="#UC2L2">UC2L2</A>) ) ) # ( !<A HREF="#QC5_av_readdata_pre[21]">QC5_av_readdata_pre[21]</A> & ( (!<A HREF="#ZD1L331">ZD1L331</A>) # (<A HREF="#ZD1L684">ZD1L684</A>) ) );


<P> --ZD1L297 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0 at MLABCELL_X34_Y11_N12
<P><A NAME="ZD1L297">ZD1L297</A> = ( <A HREF="#ZD1L615">ZD1L615</A> ) # ( !<A HREF="#ZD1L615">ZD1L615</A> & ( ((<A HREF="#ZD1L852">ZD1L852</A>) # (<A HREF="#ZD1L276">ZD1L276</A>)) # (<A HREF="#ZD1L621">ZD1L621</A>) ) );


<P> --QC5_av_readdata_pre[29] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] at FF_X29_Y10_N55
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[29]">QC5_av_readdata_pre[29]</A> = DFFEAS(<A HREF="#QC5L40">QC5L40</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --HD1L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7 at LABCELL_X42_Y10_N33
<P><A NAME="HD1L20">HD1L20</A> = ( <A HREF="#EF1_ram_block1a61">EF1_ram_block1a61</A> & ( (<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>) # (<A HREF="#EF1_ram_block1a29">EF1_ram_block1a29</A>) ) ) # ( !<A HREF="#EF1_ram_block1a61">EF1_ram_block1a61</A> & ( (<A HREF="#EF1_ram_block1a29">EF1_ram_block1a29</A> & !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>) ) );


<P> --ZD1L693 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~21 at LABCELL_X29_Y10_N6
<P><A NAME="ZD1L693">ZD1L693</A> = ( !<A HREF="#ZD1L1166">ZD1L1166</A> & ( (!<A HREF="#UC3L2">UC3L2</A> & (<A HREF="#QC5_av_readdata_pre[29]">QC5_av_readdata_pre[29]</A> & (<A HREF="#UC2L2">UC2L2</A>))) # (<A HREF="#UC3L2">UC3L2</A> & (((<A HREF="#QC5_av_readdata_pre[29]">QC5_av_readdata_pre[29]</A> & <A HREF="#UC2L2">UC2L2</A>)) # (<A HREF="#HD1L20">HD1L20</A>))) ) );


<P> --ZD1L949 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~5 at MLABCELL_X28_Y11_N39
<P><A NAME="ZD1L949">ZD1L949</A> = ( <A HREF="#ZD1L384">ZD1L384</A> & ( (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & <A HREF="#ZD1L1086Q">ZD1L1086Q</A>) ) ) # ( !<A HREF="#ZD1L384">ZD1L384</A> & ( (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & (<A HREF="#ZD1_W_alu_result[25]">ZD1_W_alu_result[25]</A>)) # (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & ((<A HREF="#ZD1L1086Q">ZD1L1086Q</A>))) ) );


<P> --ZD1_av_ld_byte2_data[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5] at FF_X28_Y10_N50
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte2_data[5]">ZD1_av_ld_byte2_data[5]</A> = DFFEAS(<A HREF="#ZD1L1074">ZD1L1074</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L945 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~6 at MLABCELL_X28_Y10_N42
<P><A NAME="ZD1L945">ZD1L945</A> = ( <A HREF="#ZD1_av_ld_byte2_data[5]">ZD1_av_ld_byte2_data[5]</A> & ( ((!<A HREF="#ZD1L384">ZD1L384</A> & <A HREF="#ZD1_W_alu_result[21]">ZD1_W_alu_result[21]</A>)) # (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#ZD1_av_ld_byte2_data[5]">ZD1_av_ld_byte2_data[5]</A> & ( (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & (!<A HREF="#ZD1L384">ZD1L384</A> & <A HREF="#ZD1_W_alu_result[21]">ZD1_W_alu_result[21]</A>)) ) );


<P> --QC5_av_readdata_pre[25] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] at FF_X21_Y10_N4
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[25]">QC5_av_readdata_pre[25]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#CE1_readdata[25]">CE1_readdata[25]</A>,  ,  , VCC);


<P> --HD1L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8 at LABCELL_X42_Y10_N27
<P><A NAME="HD1L21">HD1L21</A> = ( <A HREF="#EF1_ram_block1a57">EF1_ram_block1a57</A> & ( (<A HREF="#EF1_ram_block1a25">EF1_ram_block1a25</A>) # (<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>) ) ) # ( !<A HREF="#EF1_ram_block1a57">EF1_ram_block1a57</A> & ( (!<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & <A HREF="#EF1_ram_block1a25">EF1_ram_block1a25</A>) ) );


<P> --ZD1L689 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~22 at LABCELL_X30_Y10_N36
<P><A NAME="ZD1L689">ZD1L689</A> = ( <A HREF="#HD1L21">HD1L21</A> & ( (!<A HREF="#ZD1L1166">ZD1L1166</A> & (((<A HREF="#UC2L2">UC2L2</A> & <A HREF="#QC5_av_readdata_pre[25]">QC5_av_readdata_pre[25]</A>)) # (<A HREF="#UC3L2">UC3L2</A>))) ) ) # ( !<A HREF="#HD1L21">HD1L21</A> & ( (<A HREF="#UC2L2">UC2L2</A> & (!<A HREF="#ZD1L1166">ZD1L1166</A> & <A HREF="#QC5_av_readdata_pre[25]">QC5_av_readdata_pre[25]</A>)) ) );


<P> --ZD1_av_ld_byte2_data[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2] at FF_X27_Y10_N11
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte2_data[2]">ZD1_av_ld_byte2_data[2]</A> = DFFEAS(<A HREF="#ZD1L1062">ZD1L1062</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L942 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~7 at LABCELL_X27_Y10_N0
<P><A NAME="ZD1L942">ZD1L942</A> = ( <A HREF="#ZD1_W_alu_result[18]">ZD1_W_alu_result[18]</A> & ( (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & (!<A HREF="#ZD1L384">ZD1L384</A>)) # (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & ((<A HREF="#ZD1_av_ld_byte2_data[2]">ZD1_av_ld_byte2_data[2]</A>))) ) ) # ( !<A HREF="#ZD1_W_alu_result[18]">ZD1_W_alu_result[18]</A> & ( (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & <A HREF="#ZD1_av_ld_byte2_data[2]">ZD1_av_ld_byte2_data[2]</A>) ) );


<P> --QC5_av_readdata_pre[22] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] at FF_X18_Y8_N47
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[22]">QC5_av_readdata_pre[22]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#CE1_readdata[22]">CE1_readdata[22]</A>,  ,  , VCC);


<P> --GF1L4 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|mux_2hb:mux2|l1_w22_n0_mux_dataout~0 at MLABCELL_X34_Y7_N30
<P><A NAME="GF1L4">GF1L4</A> = ( <A HREF="#EF1_ram_block1a54">EF1_ram_block1a54</A> & ( <A HREF="#EF1_ram_block1a22">EF1_ram_block1a22</A> ) ) # ( !<A HREF="#EF1_ram_block1a54">EF1_ram_block1a54</A> & ( <A HREF="#EF1_ram_block1a22">EF1_ram_block1a22</A> & ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> ) ) ) # ( <A HREF="#EF1_ram_block1a54">EF1_ram_block1a54</A> & ( !<A HREF="#EF1_ram_block1a22">EF1_ram_block1a22</A> & ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> ) ) );


<P> --ZD1L686 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~23 at LABCELL_X30_Y10_N9
<P><A NAME="ZD1L686">ZD1L686</A> = ( <A HREF="#UC3L2">UC3L2</A> & ( (!<A HREF="#ZD1L1166">ZD1L1166</A> & (((<A HREF="#UC2L2">UC2L2</A> & <A HREF="#QC5_av_readdata_pre[22]">QC5_av_readdata_pre[22]</A>)) # (<A HREF="#GF1L4">GF1L4</A>))) ) ) # ( !<A HREF="#UC3L2">UC3L2</A> & ( (<A HREF="#UC2L2">UC2L2</A> & (!<A HREF="#ZD1L1166">ZD1L1166</A> & <A HREF="#QC5_av_readdata_pre[22]">QC5_av_readdata_pre[22]</A>)) ) );


<P> --ZD1_av_ld_byte2_data[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3] at FF_X31_Y12_N20
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte2_data[3]">ZD1_av_ld_byte2_data[3]</A> = DFFEAS(<A HREF="#ZD1L1066">ZD1L1066</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L943 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~8 at LABCELL_X31_Y12_N39
<P><A NAME="ZD1L943">ZD1L943</A> = ( <A HREF="#ZD1_av_ld_byte2_data[3]">ZD1_av_ld_byte2_data[3]</A> & ( ((!<A HREF="#ZD1L384">ZD1L384</A> & <A HREF="#ZD1_W_alu_result[19]">ZD1_W_alu_result[19]</A>)) # (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#ZD1_av_ld_byte2_data[3]">ZD1_av_ld_byte2_data[3]</A> & ( (!<A HREF="#ZD1L384">ZD1L384</A> & (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & <A HREF="#ZD1_W_alu_result[19]">ZD1_W_alu_result[19]</A>)) ) );


<P> --QC5_av_readdata_pre[23] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] at FF_X21_Y9_N13
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[23]">QC5_av_readdata_pre[23]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#CE1_readdata[23]">CE1_readdata[23]</A>,  ,  , VCC);


<P> --GF1L5 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|mux_2hb:mux2|l1_w23_n0_mux_dataout~0 at LABCELL_X42_Y10_N42
<P><A NAME="GF1L5">GF1L5</A> = ( <A HREF="#EF1_ram_block1a55">EF1_ram_block1a55</A> & ( (<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>) # (<A HREF="#EF1_ram_block1a23">EF1_ram_block1a23</A>) ) ) # ( !<A HREF="#EF1_ram_block1a55">EF1_ram_block1a55</A> & ( (<A HREF="#EF1_ram_block1a23">EF1_ram_block1a23</A> & !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>) ) );


<P> --ZD1L687 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~24 at LABCELL_X30_Y10_N6
<P><A NAME="ZD1L687">ZD1L687</A> = ( <A HREF="#GF1L5">GF1L5</A> & ( (!<A HREF="#ZD1L1166">ZD1L1166</A> & (((<A HREF="#UC2L2">UC2L2</A> & <A HREF="#QC5_av_readdata_pre[23]">QC5_av_readdata_pre[23]</A>)) # (<A HREF="#UC3L2">UC3L2</A>))) ) ) # ( !<A HREF="#GF1L5">GF1L5</A> & ( (<A HREF="#UC2L2">UC2L2</A> & (!<A HREF="#ZD1L1166">ZD1L1166</A> & <A HREF="#QC5_av_readdata_pre[23]">QC5_av_readdata_pre[23]</A>)) ) );


<P> --ZD1_av_ld_byte2_data[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6] at FF_X31_Y10_N11
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte2_data[6]">ZD1_av_ld_byte2_data[6]</A> = DFFEAS(<A HREF="#ZD1L1077">ZD1L1077</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L946 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~9 at LABCELL_X31_Y10_N39
<P><A NAME="ZD1L946">ZD1L946</A> = ( <A HREF="#ZD1L384">ZD1L384</A> & ( (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & <A HREF="#ZD1_av_ld_byte2_data[6]">ZD1_av_ld_byte2_data[6]</A>) ) ) # ( !<A HREF="#ZD1L384">ZD1L384</A> & ( (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & (<A HREF="#ZD1_W_alu_result[22]">ZD1_W_alu_result[22]</A>)) # (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & ((<A HREF="#ZD1_av_ld_byte2_data[6]">ZD1_av_ld_byte2_data[6]</A>))) ) );


<P> --QC5_av_readdata_pre[26] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] at FF_X21_Y10_N44
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[26]">QC5_av_readdata_pre[26]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#CE1_readdata[26]">CE1_readdata[26]</A>,  ,  , VCC);


<P> --HD1L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9 at LABCELL_X42_Y10_N15
<P><A NAME="HD1L22">HD1L22</A> = ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( <A HREF="#EF1_ram_block1a58">EF1_ram_block1a58</A> ) ) # ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( <A HREF="#EF1_ram_block1a26">EF1_ram_block1a26</A> ) );


<P> --ZD1L690 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~25 at LABCELL_X30_Y10_N15
<P><A NAME="ZD1L690">ZD1L690</A> = ( <A HREF="#HD1L22">HD1L22</A> & ( <A HREF="#UC3L2">UC3L2</A> & ( !<A HREF="#ZD1L1166">ZD1L1166</A> ) ) ) # ( !<A HREF="#HD1L22">HD1L22</A> & ( <A HREF="#UC3L2">UC3L2</A> & ( (<A HREF="#UC2L2">UC2L2</A> & (!<A HREF="#ZD1L1166">ZD1L1166</A> & <A HREF="#QC5L32Q">QC5L32Q</A>)) ) ) ) # ( <A HREF="#HD1L22">HD1L22</A> & ( !<A HREF="#UC3L2">UC3L2</A> & ( (<A HREF="#UC2L2">UC2L2</A> & (!<A HREF="#ZD1L1166">ZD1L1166</A> & <A HREF="#QC5L32Q">QC5L32Q</A>)) ) ) ) # ( !<A HREF="#HD1L22">HD1L22</A> & ( !<A HREF="#UC3L2">UC3L2</A> & ( (<A HREF="#UC2L2">UC2L2</A> & (!<A HREF="#ZD1L1166">ZD1L1166</A> & <A HREF="#QC5L32Q">QC5L32Q</A>)) ) ) );


<P> --ZD1_av_ld_byte2_data[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7] at FF_X31_Y10_N8
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte2_data[7]">ZD1_av_ld_byte2_data[7]</A> = DFFEAS(<A HREF="#ZD1L1080">ZD1L1080</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L947 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~10 at LABCELL_X31_Y10_N45
<P><A NAME="ZD1L947">ZD1L947</A> = ( <A HREF="#ZD1L384">ZD1L384</A> & ( (<A HREF="#ZD1_av_ld_byte2_data[7]">ZD1_av_ld_byte2_data[7]</A> & <A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#ZD1L384">ZD1L384</A> & ( (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & ((<A HREF="#ZD1L890Q">ZD1L890Q</A>))) # (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & (<A HREF="#ZD1_av_ld_byte2_data[7]">ZD1_av_ld_byte2_data[7]</A>)) ) );


<P> --QC5_av_readdata_pre[27] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] at FF_X21_Y10_N53
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[27]">QC5_av_readdata_pre[27]</A> = DFFEAS(<A HREF="#QC5L35">QC5L35</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --HD1L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10 at LABCELL_X42_Y7_N36
<P><A NAME="HD1L23">HD1L23</A> = ( <A HREF="#EF1_ram_block1a59">EF1_ram_block1a59</A> & ( (<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>) # (<A HREF="#EF1_ram_block1a27">EF1_ram_block1a27</A>) ) ) # ( !<A HREF="#EF1_ram_block1a59">EF1_ram_block1a59</A> & ( (<A HREF="#EF1_ram_block1a27">EF1_ram_block1a27</A> & !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>) ) );


<P> --ZD1L691 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~26 at LABCELL_X30_Y10_N45
<P><A NAME="ZD1L691">ZD1L691</A> = ( <A HREF="#HD1L23">HD1L23</A> & ( (!<A HREF="#ZD1L1166">ZD1L1166</A> & (((<A HREF="#UC2L2">UC2L2</A> & <A HREF="#QC5L34Q">QC5L34Q</A>)) # (<A HREF="#UC3L2">UC3L2</A>))) ) ) # ( !<A HREF="#HD1L23">HD1L23</A> & ( (<A HREF="#UC2L2">UC2L2</A> & (!<A HREF="#ZD1L1166">ZD1L1166</A> & <A HREF="#QC5L34Q">QC5L34Q</A>)) ) );


<P> --ZD1L515 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~25 at MLABCELL_X34_Y14_N9
<P><A NAME="ZD1L515">ZD1L515</A> = (!<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & (<A HREF="#ZD1_E_shift_rot_result[26]">ZD1_E_shift_rot_result[26]</A>)) # (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#ZD1_E_shift_rot_result[28]">ZD1_E_shift_rot_result[28]</A>)));


<P> --ZD1_E_src1[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27] at FF_X37_Y14_N10
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[27]">ZD1_E_src1[27]</A> = DFFEAS(<A HREF="#ZD1L820">ZD1L820</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QC5_av_readdata_pre[30] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] at FF_X21_Y10_N2
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[30]">QC5_av_readdata_pre[30]</A> = DFFEAS(<A HREF="#QC5L42">QC5L42</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --HD1L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~11 at LABCELL_X42_Y10_N18
<P><A NAME="HD1L24">HD1L24</A> = ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( <A HREF="#EF1_ram_block1a62">EF1_ram_block1a62</A> ) ) # ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( <A HREF="#EF1_ram_block1a30">EF1_ram_block1a30</A> ) );


<P> --ZD1L694 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~27 at LABCELL_X30_Y10_N48
<P><A NAME="ZD1L694">ZD1L694</A> = ( <A HREF="#HD1L24">HD1L24</A> & ( (!<A HREF="#ZD1L1166">ZD1L1166</A> & (((<A HREF="#UC2L2">UC2L2</A> & <A HREF="#QC5_av_readdata_pre[30]">QC5_av_readdata_pre[30]</A>)) # (<A HREF="#UC3L2">UC3L2</A>))) ) ) # ( !<A HREF="#HD1L24">HD1L24</A> & ( (<A HREF="#UC2L2">UC2L2</A> & (!<A HREF="#ZD1L1166">ZD1L1166</A> & <A HREF="#QC5_av_readdata_pre[30]">QC5_av_readdata_pre[30]</A>)) ) );


<P> --ZD1L950 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~11 at LABCELL_X30_Y14_N39
<P><A NAME="ZD1L950">ZD1L950</A> = ( <A HREF="#ZD1L384">ZD1L384</A> & ( <A HREF="#ZD1_W_alu_result[26]">ZD1_W_alu_result[26]</A> & ( (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & <A HREF="#ZD1_av_ld_byte3_data[2]">ZD1_av_ld_byte3_data[2]</A>) ) ) ) # ( !<A HREF="#ZD1L384">ZD1L384</A> & ( <A HREF="#ZD1_W_alu_result[26]">ZD1_W_alu_result[26]</A> & ( (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) # (<A HREF="#ZD1_av_ld_byte3_data[2]">ZD1_av_ld_byte3_data[2]</A>) ) ) ) # ( <A HREF="#ZD1L384">ZD1L384</A> & ( !<A HREF="#ZD1_W_alu_result[26]">ZD1_W_alu_result[26]</A> & ( (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & <A HREF="#ZD1_av_ld_byte3_data[2]">ZD1_av_ld_byte3_data[2]</A>) ) ) ) # ( !<A HREF="#ZD1L384">ZD1L384</A> & ( !<A HREF="#ZD1_W_alu_result[26]">ZD1_W_alu_result[26]</A> & ( (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & <A HREF="#ZD1_av_ld_byte3_data[2]">ZD1_av_ld_byte3_data[2]</A>) ) ) );


<P> --ZD1L948 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~12 at LABCELL_X31_Y10_N15
<P><A NAME="ZD1L948">ZD1L948</A> = ( <A HREF="#ZD1_W_alu_result[24]">ZD1_W_alu_result[24]</A> & ( (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & ((!<A HREF="#ZD1L384">ZD1L384</A>))) # (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & (<A HREF="#ZD1_av_ld_byte3_data[0]">ZD1_av_ld_byte3_data[0]</A>)) ) ) # ( !<A HREF="#ZD1_W_alu_result[24]">ZD1_W_alu_result[24]</A> & ( (<A HREF="#ZD1_av_ld_byte3_data[0]">ZD1_av_ld_byte3_data[0]</A> & <A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) ) );


<P> --QC5_av_readdata_pre[28] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] at FF_X21_Y10_N50
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[28]">QC5_av_readdata_pre[28]</A> = DFFEAS(<A HREF="#QC5L38">QC5L38</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --HD1L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~12 at LABCELL_X42_Y7_N9
<P><A NAME="HD1L25">HD1L25</A> = ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( <A HREF="#EF1_ram_block1a60">EF1_ram_block1a60</A> ) ) # ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( <A HREF="#EF1_ram_block1a60">EF1_ram_block1a60</A> & ( <A HREF="#EF1_ram_block1a28">EF1_ram_block1a28</A> ) ) ) # ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( !<A HREF="#EF1_ram_block1a60">EF1_ram_block1a60</A> & ( <A HREF="#EF1_ram_block1a28">EF1_ram_block1a28</A> ) ) );


<P> --ZD1L692 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28 at LABCELL_X30_Y10_N27
<P><A NAME="ZD1L692">ZD1L692</A> = ( <A HREF="#QC5L37Q">QC5L37Q</A> & ( (!<A HREF="#ZD1L1166">ZD1L1166</A> & (((<A HREF="#UC3L2">UC3L2</A> & <A HREF="#HD1L25">HD1L25</A>)) # (<A HREF="#UC2L2">UC2L2</A>))) ) ) # ( !<A HREF="#QC5L37Q">QC5L37Q</A> & ( (<A HREF="#UC3L2">UC3L2</A> & (!<A HREF="#ZD1L1166">ZD1L1166</A> & <A HREF="#HD1L25">HD1L25</A>)) ) );


<P> --QC5_av_readdata_pre[17] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] at FF_X21_Y9_N22
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[17]">QC5_av_readdata_pre[17]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#CE1_readdata[17]">CE1_readdata[17]</A>,  ,  , VCC);


<P> --ZD1L1056 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~0 at MLABCELL_X21_Y9_N45
<P><A NAME="ZD1L1056">ZD1L1056</A> = ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( <A HREF="#EF1_ram_block1a49">EF1_ram_block1a49</A> ) ) # ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( <A HREF="#EF1_ram_block1a17">EF1_ram_block1a17</A> ) );


<P> --ZD1L677 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~29 at LABCELL_X24_Y9_N12
<P><A NAME="ZD1L677">ZD1L677</A> = ( <A HREF="#QC5_av_readdata_pre[17]">QC5_av_readdata_pre[17]</A> & ( <A HREF="#ZD1L1166">ZD1L1166</A> ) ) # ( !<A HREF="#QC5_av_readdata_pre[17]">QC5_av_readdata_pre[17]</A> & ( <A HREF="#ZD1L1166">ZD1L1166</A> ) ) # ( <A HREF="#QC5_av_readdata_pre[17]">QC5_av_readdata_pre[17]</A> & ( !<A HREF="#ZD1L1166">ZD1L1166</A> & ( ((<A HREF="#ZD1L1056">ZD1L1056</A> & <A HREF="#UC3L2">UC3L2</A>)) # (<A HREF="#UC2L2">UC2L2</A>) ) ) ) # ( !<A HREF="#QC5_av_readdata_pre[17]">QC5_av_readdata_pre[17]</A> & ( !<A HREF="#ZD1L1166">ZD1L1166</A> & ( (<A HREF="#ZD1L1056">ZD1L1056</A> & <A HREF="#UC3L2">UC3L2</A>) ) ) );


<P> --ZD1_av_ld_byte1_data[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5] at FF_X28_Y10_N8
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte1_data[5]">ZD1_av_ld_byte1_data[5]</A> = DFFEAS(<A HREF="#ZD1L1024">ZD1L1024</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L994">ZD1L994</A>,  ,  ,  ,  );


<P> --ZD1L937 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~13 at MLABCELL_X28_Y10_N33
<P><A NAME="ZD1L937">ZD1L937</A> = ( <A HREF="#ZD1_av_ld_byte1_data[5]">ZD1_av_ld_byte1_data[5]</A> & ( ((!<A HREF="#ZD1L384">ZD1L384</A> & <A HREF="#ZD1_W_alu_result[13]">ZD1_W_alu_result[13]</A>)) # (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#ZD1_av_ld_byte1_data[5]">ZD1_av_ld_byte1_data[5]</A> & ( (!<A HREF="#ZD1L384">ZD1L384</A> & (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & <A HREF="#ZD1_W_alu_result[13]">ZD1_W_alu_result[13]</A>)) ) );


<P> --QC5_av_readdata_pre[19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] at FF_X21_Y10_N10
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[19]">QC5_av_readdata_pre[19]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#CE1_readdata[19]">CE1_readdata[19]</A>,  ,  , VCC);


<P> --ZD1L680 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~30 at MLABCELL_X25_Y10_N45
<P><A NAME="ZD1L680">ZD1L680</A> = ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( (<A HREF="#UC3L2">UC3L2</A> & <A HREF="#EF1_ram_block1a51">EF1_ram_block1a51</A>) ) ) # ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( (<A HREF="#UC3L2">UC3L2</A> & <A HREF="#EF1_ram_block1a19">EF1_ram_block1a19</A>) ) );


<P> --ZD1L681 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~31 at MLABCELL_X25_Y10_N42
<P><A NAME="ZD1L681">ZD1L681</A> = ( <A HREF="#ZD1L331">ZD1L331</A> & ( ((<A HREF="#UC2L2">UC2L2</A> & <A HREF="#QC5_av_readdata_pre[19]">QC5_av_readdata_pre[19]</A>)) # (<A HREF="#ZD1L680">ZD1L680</A>) ) ) # ( !<A HREF="#ZD1L331">ZD1L331</A> );


<P> --QC5_av_readdata_pre[18] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] at FF_X21_Y10_N46
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[18]">QC5_av_readdata_pre[18]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#CE1_readdata[18]">CE1_readdata[18]</A>,  ,  , VCC);


<P> --ZD1L678 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~32 at LABCELL_X29_Y10_N33
<P><A NAME="ZD1L678">ZD1L678</A> = (<A HREF="#UC3L2">UC3L2</A> & ((!<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ((<A HREF="#EF1_ram_block1a18">EF1_ram_block1a18</A>))) # (<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & (<A HREF="#EF1_ram_block1a50">EF1_ram_block1a50</A>))));


<P> --ZD1L679 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~33 at LABCELL_X29_Y10_N42
<P><A NAME="ZD1L679">ZD1L679</A> = ( <A HREF="#QC5_av_readdata_pre[18]">QC5_av_readdata_pre[18]</A> & ( ((!<A HREF="#ZD1L1166">ZD1L1166</A> & ((<A HREF="#UC2L2">UC2L2</A>) # (<A HREF="#ZD1L678">ZD1L678</A>)))) # (<A HREF="#ZD1L1163">ZD1L1163</A>) ) ) # ( !<A HREF="#QC5_av_readdata_pre[18]">QC5_av_readdata_pre[18]</A> & ( ((!<A HREF="#ZD1L1166">ZD1L1166</A> & <A HREF="#ZD1L678">ZD1L678</A>)) # (<A HREF="#ZD1L1163">ZD1L1163</A>) ) );


<P> --ZD1_av_ld_byte1_data[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6] at FF_X31_Y10_N56
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte1_data[6]">ZD1_av_ld_byte1_data[6]</A> = DFFEAS(<A HREF="#ZD1L1032">ZD1L1032</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L994">ZD1L994</A>,  ,  ,  ,  );


<P> --ZD1L938 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~14 at LABCELL_X31_Y10_N36
<P><A NAME="ZD1L938">ZD1L938</A> = ( <A HREF="#ZD1L384">ZD1L384</A> & ( (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & <A HREF="#ZD1_av_ld_byte1_data[6]">ZD1_av_ld_byte1_data[6]</A>) ) ) # ( !<A HREF="#ZD1L384">ZD1L384</A> & ( (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & (<A HREF="#ZD1_W_alu_result[14]">ZD1_W_alu_result[14]</A>)) # (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & ((<A HREF="#ZD1_av_ld_byte1_data[6]">ZD1_av_ld_byte1_data[6]</A>))) ) );


<P> --QC5_av_readdata_pre[20] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] at FF_X21_Y10_N7
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[20]">QC5_av_readdata_pre[20]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#CE1_readdata[20]">CE1_readdata[20]</A>,  ,  , VCC);


<P> --ZD1L682 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~34 at LABCELL_X29_Y10_N24
<P><A NAME="ZD1L682">ZD1L682</A> = ( <A HREF="#EF1_ram_block1a52">EF1_ram_block1a52</A> & ( (<A HREF="#UC3L2">UC3L2</A> & ((<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>) # (<A HREF="#EF1_ram_block1a20">EF1_ram_block1a20</A>))) ) ) # ( !<A HREF="#EF1_ram_block1a52">EF1_ram_block1a52</A> & ( (<A HREF="#UC3L2">UC3L2</A> & (<A HREF="#EF1_ram_block1a20">EF1_ram_block1a20</A> & !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>)) ) );


<P> --ZD1L683 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~35 at LABCELL_X29_Y10_N27
<P><A NAME="ZD1L683">ZD1L683</A> = ( <A HREF="#ZD1L682">ZD1L682</A> ) # ( !<A HREF="#ZD1L682">ZD1L682</A> & ( (!<A HREF="#ZD1L331">ZD1L331</A>) # ((<A HREF="#UC2L2">UC2L2</A> & <A HREF="#QC5_av_readdata_pre[20]">QC5_av_readdata_pre[20]</A>)) ) );


<P> --ZD1_av_ld_byte1_data[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7] at FF_X31_Y10_N44
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte1_data[7]">ZD1_av_ld_byte1_data[7]</A> = DFFEAS(<A HREF="#ZD1L1039">ZD1L1039</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L994">ZD1L994</A>,  ,  ,  ,  );


<P> --ZD1L939 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~15 at LABCELL_X31_Y10_N3
<P><A NAME="ZD1L939">ZD1L939</A> = ( <A HREF="#ZD1_av_ld_byte1_data[7]">ZD1_av_ld_byte1_data[7]</A> & ( ((!<A HREF="#ZD1L384">ZD1L384</A> & <A HREF="#ZD1_W_alu_result[15]">ZD1_W_alu_result[15]</A>)) # (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#ZD1_av_ld_byte1_data[7]">ZD1_av_ld_byte1_data[7]</A> & ( (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & (!<A HREF="#ZD1L384">ZD1L384</A> & <A HREF="#ZD1_W_alu_result[15]">ZD1_W_alu_result[15]</A>)) ) );


<P> --ZD1_av_ld_byte2_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1] at FF_X27_Y10_N7
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte2_data[1]">ZD1_av_ld_byte2_data[1]</A> = DFFEAS(<A HREF="#ZD1L1058">ZD1L1058</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L941 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~16 at LABCELL_X30_Y12_N33
<P><A NAME="ZD1L941">ZD1L941</A> = ( <A HREF="#ZD1L384">ZD1L384</A> & ( <A HREF="#ZD1_W_alu_result[17]">ZD1_W_alu_result[17]</A> & ( (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & <A HREF="#ZD1_av_ld_byte2_data[1]">ZD1_av_ld_byte2_data[1]</A>) ) ) ) # ( !<A HREF="#ZD1L384">ZD1L384</A> & ( <A HREF="#ZD1_W_alu_result[17]">ZD1_W_alu_result[17]</A> & ( (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) # (<A HREF="#ZD1_av_ld_byte2_data[1]">ZD1_av_ld_byte2_data[1]</A>) ) ) ) # ( <A HREF="#ZD1L384">ZD1L384</A> & ( !<A HREF="#ZD1_W_alu_result[17]">ZD1_W_alu_result[17]</A> & ( (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & <A HREF="#ZD1_av_ld_byte2_data[1]">ZD1_av_ld_byte2_data[1]</A>) ) ) ) # ( !<A HREF="#ZD1L384">ZD1L384</A> & ( !<A HREF="#ZD1_W_alu_result[17]">ZD1_W_alu_result[17]</A> & ( (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & <A HREF="#ZD1_av_ld_byte2_data[1]">ZD1_av_ld_byte2_data[1]</A>) ) ) );


<P> --QC5_av_readdata_pre[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] at FF_X28_Y10_N52
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[7]">QC5_av_readdata_pre[7]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#CE1_readdata[7]">CE1_readdata[7]</A>,  ,  , VCC);


<P> --HD1L26 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~13 at LABCELL_X29_Y12_N15
<P><A NAME="HD1L26">HD1L26</A> = ( <A HREF="#EF1_ram_block1a7">EF1_ram_block1a7</A> & ( (!<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>) # (<A HREF="#EF1_ram_block1a39">EF1_ram_block1a39</A>) ) ) # ( !<A HREF="#EF1_ram_block1a7">EF1_ram_block1a7</A> & ( (<A HREF="#EF1_ram_block1a39">EF1_ram_block1a39</A> & <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>) ) );


<P> --ZD1L664 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~36 at LABCELL_X30_Y10_N18
<P><A NAME="ZD1L664">ZD1L664</A> = ( <A HREF="#HD1L26">HD1L26</A> & ( <A HREF="#UC3L2">UC3L2</A> & ( !<A HREF="#ZD1L1166">ZD1L1166</A> ) ) ) # ( !<A HREF="#HD1L26">HD1L26</A> & ( <A HREF="#UC3L2">UC3L2</A> & ( (<A HREF="#QC5_av_readdata_pre[7]">QC5_av_readdata_pre[7]</A> & (!<A HREF="#ZD1L1166">ZD1L1166</A> & <A HREF="#UC2L2">UC2L2</A>)) ) ) ) # ( <A HREF="#HD1L26">HD1L26</A> & ( !<A HREF="#UC3L2">UC3L2</A> & ( (<A HREF="#QC5_av_readdata_pre[7]">QC5_av_readdata_pre[7]</A> & (!<A HREF="#ZD1L1166">ZD1L1166</A> & <A HREF="#UC2L2">UC2L2</A>)) ) ) ) # ( !<A HREF="#HD1L26">HD1L26</A> & ( !<A HREF="#UC3L2">UC3L2</A> & ( (<A HREF="#QC5_av_readdata_pre[7]">QC5_av_readdata_pre[7]</A> & (!<A HREF="#ZD1L1166">ZD1L1166</A> & <A HREF="#UC2L2">UC2L2</A>)) ) ) );


<P> --QC5_av_readdata_pre[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] at FF_X19_Y8_N19
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[6]">QC5_av_readdata_pre[6]</A> = DFFEAS(<A HREF="#QC5L11">QC5L11</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --HD1L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~14 at LABCELL_X29_Y12_N21
<P><A NAME="HD1L27">HD1L27</A> = ( <A HREF="#EF1_ram_block1a6">EF1_ram_block1a6</A> & ( (!<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>) # (<A HREF="#EF1_ram_block1a38">EF1_ram_block1a38</A>) ) ) # ( !<A HREF="#EF1_ram_block1a6">EF1_ram_block1a6</A> & ( (<A HREF="#EF1_ram_block1a38">EF1_ram_block1a38</A> & <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>) ) );


<P> --ZD1L663 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~37 at LABCELL_X30_Y10_N51
<P><A NAME="ZD1L663">ZD1L663</A> = ( <A HREF="#QC5_av_readdata_pre[6]">QC5_av_readdata_pre[6]</A> & ( (!<A HREF="#ZD1L1166">ZD1L1166</A> & (((<A HREF="#HD1L27">HD1L27</A> & <A HREF="#UC3L2">UC3L2</A>)) # (<A HREF="#UC2L2">UC2L2</A>))) ) ) # ( !<A HREF="#QC5_av_readdata_pre[6]">QC5_av_readdata_pre[6]</A> & ( (!<A HREF="#ZD1L1166">ZD1L1166</A> & (<A HREF="#HD1L27">HD1L27</A> & <A HREF="#UC3L2">UC3L2</A>)) ) );


<P> --ZD1_av_ld_byte2_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0] at FF_X31_Y10_N13
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte2_data[0]">ZD1_av_ld_byte2_data[0]</A> = DFFEAS(<A HREF="#ZD1L1053">ZD1L1053</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L940 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~17 at LABCELL_X31_Y13_N36
<P><A NAME="ZD1L940">ZD1L940</A> = ( <A HREF="#ZD1L384">ZD1L384</A> & ( <A HREF="#ZD1_av_ld_byte2_data[0]">ZD1_av_ld_byte2_data[0]</A> & ( <A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> ) ) ) # ( !<A HREF="#ZD1L384">ZD1L384</A> & ( <A HREF="#ZD1_av_ld_byte2_data[0]">ZD1_av_ld_byte2_data[0]</A> & ( (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) # (<A HREF="#ZD1_W_alu_result[16]">ZD1_W_alu_result[16]</A>) ) ) ) # ( !<A HREF="#ZD1L384">ZD1L384</A> & ( !<A HREF="#ZD1_av_ld_byte2_data[0]">ZD1_av_ld_byte2_data[0]</A> & ( (<A HREF="#ZD1_W_alu_result[16]">ZD1_W_alu_result[16]</A> & !<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) ) ) );


<P> --ZD1L931 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~18 at LABCELL_X31_Y10_N0
<P><A NAME="ZD1L931">ZD1L931</A> = ( <A HREF="#ZD1L384">ZD1L384</A> & ( (<A HREF="#ZD1_av_ld_byte0_data[7]">ZD1_av_ld_byte0_data[7]</A> & <A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#ZD1L384">ZD1L384</A> & ( (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & ((<A HREF="#ZD1L869Q">ZD1L869Q</A>))) # (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & (<A HREF="#ZD1_av_ld_byte0_data[7]">ZD1_av_ld_byte0_data[7]</A>)) ) );


<P> --ZD1_av_ld_byte1_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0] at FF_X31_Y12_N7
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte1_data[0]">ZD1_av_ld_byte1_data[0]</A> = DFFEAS(<A HREF="#ZD1L995">ZD1L995</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L994">ZD1L994</A>,  ,  ,  ,  );


<P> --ZD1L932 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~19 at MLABCELL_X28_Y12_N36
<P><A NAME="ZD1L932">ZD1L932</A> = ( <A HREF="#ZD1_av_ld_byte1_data[0]">ZD1_av_ld_byte1_data[0]</A> & ( ((<A HREF="#ZD1L871Q">ZD1L871Q</A> & !<A HREF="#ZD1L384">ZD1L384</A>)) # (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#ZD1_av_ld_byte1_data[0]">ZD1_av_ld_byte1_data[0]</A> & ( (<A HREF="#ZD1L871Q">ZD1L871Q</A> & (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & !<A HREF="#ZD1L384">ZD1L384</A>)) ) );


<P> --ZD1_av_ld_byte1_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1] at FF_X27_Y10_N2
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte1_data[1]">ZD1_av_ld_byte1_data[1]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L994">ZD1L994</A>, <A HREF="#ZD1L997">ZD1L997</A>,  ,  , VCC);


<P> --ZD1L933 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~20 at LABCELL_X27_Y12_N30
<P><A NAME="ZD1L933">ZD1L933</A> = ( <A HREF="#ZD1_av_ld_byte1_data[1]">ZD1_av_ld_byte1_data[1]</A> & ( <A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> ) ) # ( <A HREF="#ZD1_av_ld_byte1_data[1]">ZD1_av_ld_byte1_data[1]</A> & ( !<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & ( (<A HREF="#ZD1L873Q">ZD1L873Q</A> & !<A HREF="#ZD1L384">ZD1L384</A>) ) ) ) # ( !<A HREF="#ZD1_av_ld_byte1_data[1]">ZD1_av_ld_byte1_data[1]</A> & ( !<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & ( (<A HREF="#ZD1L873Q">ZD1L873Q</A> & !<A HREF="#ZD1L384">ZD1L384</A>) ) ) );


<P> --ZD1_av_ld_byte1_data[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2] at FF_X27_Y10_N19
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte1_data[2]">ZD1_av_ld_byte1_data[2]</A> = DFFEAS(<A HREF="#ZD1L1004">ZD1L1004</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L994">ZD1L994</A>,  ,  ,  ,  );


<P> --ZD1L934 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~21 at LABCELL_X33_Y9_N24
<P><A NAME="ZD1L934">ZD1L934</A> = ( <A HREF="#ZD1_W_alu_result[10]">ZD1_W_alu_result[10]</A> & ( <A HREF="#ZD1L384">ZD1L384</A> & ( (<A HREF="#ZD1_av_ld_byte1_data[2]">ZD1_av_ld_byte1_data[2]</A> & <A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#ZD1_W_alu_result[10]">ZD1_W_alu_result[10]</A> & ( <A HREF="#ZD1L384">ZD1L384</A> & ( (<A HREF="#ZD1_av_ld_byte1_data[2]">ZD1_av_ld_byte1_data[2]</A> & <A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) ) ) ) # ( <A HREF="#ZD1_W_alu_result[10]">ZD1_W_alu_result[10]</A> & ( !<A HREF="#ZD1L384">ZD1L384</A> & ( (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) # (<A HREF="#ZD1_av_ld_byte1_data[2]">ZD1_av_ld_byte1_data[2]</A>) ) ) ) # ( !<A HREF="#ZD1_W_alu_result[10]">ZD1_W_alu_result[10]</A> & ( !<A HREF="#ZD1L384">ZD1L384</A> & ( (<A HREF="#ZD1_av_ld_byte1_data[2]">ZD1_av_ld_byte1_data[2]</A> & <A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) ) ) );


<P> --ZD1_av_ld_byte1_data[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3] at FF_X31_Y12_N25
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte1_data[3]">ZD1_av_ld_byte1_data[3]</A> = DFFEAS(<A HREF="#ZD1L1012">ZD1L1012</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L994">ZD1L994</A>,  ,  ,  ,  );


<P> --ZD1L935 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~22 at LABCELL_X31_Y12_N36
<P><A NAME="ZD1L935">ZD1L935</A> = ( <A HREF="#ZD1_av_ld_byte1_data[3]">ZD1_av_ld_byte1_data[3]</A> & ( ((!<A HREF="#ZD1L384">ZD1L384</A> & <A HREF="#ZD1L876Q">ZD1L876Q</A>)) # (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#ZD1_av_ld_byte1_data[3]">ZD1_av_ld_byte1_data[3]</A> & ( (!<A HREF="#ZD1L384">ZD1L384</A> & (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & <A HREF="#ZD1L876Q">ZD1L876Q</A>)) ) );


<P> --ZD1_av_ld_byte1_data[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4] at FF_X28_Y10_N40
<P> --register power-up is low

<P><A NAME="ZD1_av_ld_byte1_data[4]">ZD1_av_ld_byte1_data[4]</A> = DFFEAS(<A HREF="#ZD1L1017">ZD1L1017</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L994">ZD1L994</A>,  ,  ,  ,  );


<P> --ZD1L936 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~23 at MLABCELL_X28_Y12_N18
<P><A NAME="ZD1L936">ZD1L936</A> = ( <A HREF="#ZD1_av_ld_byte1_data[4]">ZD1_av_ld_byte1_data[4]</A> & ( ((!<A HREF="#ZD1L384">ZD1L384</A> & <A HREF="#ZD1L878Q">ZD1L878Q</A>)) # (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#ZD1_av_ld_byte1_data[4]">ZD1_av_ld_byte1_data[4]</A> & ( (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & (!<A HREF="#ZD1L384">ZD1L384</A> & <A HREF="#ZD1L878Q">ZD1L878Q</A>)) ) );


<P> --PC11L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[0]~3 at LABCELL_X22_Y10_N6
<P><A NAME="PC11L3">PC11L3</A> = ( <A HREF="#PC11_mem_used[0]">PC11_mem_used[0]</A> & ( <A HREF="#AD1L13">AD1L13</A> & ( ((!<A HREF="#QC10L5Q">QC10L5Q</A>) # ((<A HREF="#BC1_rst1">BC1_rst1</A> & <A HREF="#QC10L6">QC10L6</A>))) # (<A HREF="#PC11L8Q">PC11L8Q</A>) ) ) ) # ( !<A HREF="#PC11_mem_used[0]">PC11_mem_used[0]</A> & ( <A HREF="#AD1L13">AD1L13</A> & ( (<A HREF="#BC1_rst1">BC1_rst1</A> & <A HREF="#QC10L6">QC10L6</A>) ) ) ) # ( <A HREF="#PC11_mem_used[0]">PC11_mem_used[0]</A> & ( !<A HREF="#AD1L13">AD1L13</A> & ( (!<A HREF="#QC10L5Q">QC10L5Q</A>) # (<A HREF="#PC11L8Q">PC11L8Q</A>) ) ) );


<P> --T1_s_serial_transfer.STATE_3_POST_WRITE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_3_POST_WRITE at FF_X21_Y8_N22
<P> --register power-up is low

<P><A NAME="T1_s_serial_transfer.STATE_3_POST_WRITE">T1_s_serial_transfer.STATE_3_POST_WRITE</A> = DFFEAS(<A HREF="#T1L129">T1L129</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --T1L126 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~15 at MLABCELL_X21_Y8_N33
<P><A NAME="T1L126">T1L126</A> = ( <A HREF="#ZC1L1">ZC1L1</A> & ( (!<A HREF="#XB1L159Q">XB1L159Q</A> & (<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & <A HREF="#T1L3">T1L3</A>)) ) );


<P> --T1L127 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~16 at MLABCELL_X21_Y8_N18
<P><A NAME="T1L127">T1L127</A> = ( <A HREF="#BD1L10">BD1L10</A> & ( (!<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & (<A HREF="#T1L126">T1L126</A> & <A HREF="#T1L40">T1L40</A>)) ) );


<P> --T1L128 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~17 at MLABCELL_X21_Y8_N51
<P><A NAME="T1L128">T1L128</A> = ( <A HREF="#T1L127">T1L127</A> & ( (!<A HREF="#T1_s_serial_transfer.STATE_3_POST_WRITE">T1_s_serial_transfer.STATE_3_POST_WRITE</A> & (!<A HREF="#T1_internal_reset">T1_internal_reset</A> & !<A HREF="#T1_s_serial_transfer.STATE_6_POST_READ">T1_s_serial_transfer.STATE_6_POST_READ</A>)) ) ) # ( !<A HREF="#T1L127">T1L127</A> & ( (<A HREF="#T1_s_serial_transfer.STATE_0_IDLE">T1_s_serial_transfer.STATE_0_IDLE</A> & (!<A HREF="#T1_s_serial_transfer.STATE_3_POST_WRITE">T1_s_serial_transfer.STATE_3_POST_WRITE</A> & (!<A HREF="#T1_internal_reset">T1_internal_reset</A> & !<A HREF="#T1_s_serial_transfer.STATE_6_POST_READ">T1_s_serial_transfer.STATE_6_POST_READ</A>))) ) );


<P> --T1L7 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Selector2~0 at LABCELL_X16_Y8_N33
<P><A NAME="T1L7">T1L7</A> = ( <A HREF="#T1_s_serial_transfer.STATE_4_PRE_READ">T1_s_serial_transfer.STATE_4_PRE_READ</A> ) # ( !<A HREF="#T1_s_serial_transfer.STATE_4_PRE_READ">T1_s_serial_transfer.STATE_4_PRE_READ</A> & ( (!<A HREF="#XB1_transfer_complete">XB1_transfer_complete</A> & <A HREF="#T1_s_serial_transfer.STATE_5_READ_TRANSFER">T1_s_serial_transfer.STATE_5_READ_TRANSFER</A>) ) );


<P> --T1L49 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg~0 at LABCELL_X16_Y8_N21
<P><A NAME="T1L49">T1L49</A> = ( !<A HREF="#T1_internal_reset">T1_internal_reset</A> & ( <A HREF="#ZD1_d_writedata[16]">ZD1_d_writedata[16]</A> ) );


<P> --T1L41 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|always3~1 at MLABCELL_X21_Y8_N27
<P><A NAME="T1L41">T1L41</A> = ( <A HREF="#BD1L10">BD1L10</A> & ( (!<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & (<A HREF="#T1L40">T1L40</A> & <A HREF="#AD1L14">AD1L14</A>)) ) );


<P> --T1L48 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[17]~1 at MLABCELL_X21_Y8_N54
<P><A NAME="T1L48">T1L48</A> = ( <A HREF="#T1L41">T1L41</A> & ( <A HREF="#ZD1_d_byteenable[2]">ZD1_d_byteenable[2]</A> & ( ((!<A HREF="#T1L134">T1L134</A> & (!<A HREF="#T1L135">T1L135</A> & <A HREF="#S1L6">S1L6</A>))) # (<A HREF="#T1_internal_reset">T1_internal_reset</A>) ) ) ) # ( !<A HREF="#T1L41">T1L41</A> & ( <A HREF="#ZD1_d_byteenable[2]">ZD1_d_byteenable[2]</A> & ( <A HREF="#T1_internal_reset">T1_internal_reset</A> ) ) ) # ( <A HREF="#T1L41">T1L41</A> & ( !<A HREF="#ZD1_d_byteenable[2]">ZD1_d_byteenable[2]</A> & ( <A HREF="#T1_internal_reset">T1_internal_reset</A> ) ) ) # ( !<A HREF="#T1L41">T1L41</A> & ( !<A HREF="#ZD1_d_byteenable[2]">ZD1_d_byteenable[2]</A> & ( <A HREF="#T1_internal_reset">T1_internal_reset</A> ) ) );


<P> --T1L50 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg~2 at MLABCELL_X15_Y8_N48
<P><A NAME="T1L50">T1L50</A> = ( !<A HREF="#T1_internal_reset">T1_internal_reset</A> & ( <A HREF="#ZD1_d_writedata[17]">ZD1_d_writedata[17]</A> ) );


<P> --PC7L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0]~3 at LABCELL_X23_Y10_N0
<P><A NAME="PC7L3">PC7L3</A> = ( <A HREF="#PC7_mem_used[0]">PC7_mem_used[0]</A> & ( <A HREF="#BC1_rst1">BC1_rst1</A> & ( ((!<A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A>) # ((<A HREF="#QC7L13">QC7L13</A> & <A HREF="#AD1L13">AD1L13</A>))) # (<A HREF="#PC7_mem_used[1]">PC7_mem_used[1]</A>) ) ) ) # ( !<A HREF="#PC7_mem_used[0]">PC7_mem_used[0]</A> & ( <A HREF="#BC1_rst1">BC1_rst1</A> & ( (<A HREF="#QC7L13">QC7L13</A> & <A HREF="#AD1L13">AD1L13</A>) ) ) ) # ( <A HREF="#PC7_mem_used[0]">PC7_mem_used[0]</A> & ( !<A HREF="#BC1_rst1">BC1_rst1</A> & ( (!<A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A>) # (<A HREF="#PC7_mem_used[1]">PC7_mem_used[1]</A>) ) ) );


<P> --PC4L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X24_Y11_N0
<P><A NAME="PC4L3">PC4L3</A> = ( <A HREF="#QC4_read_latency_shift_reg[0]">QC4_read_latency_shift_reg[0]</A> & ( (!<A HREF="#PC4_mem_used[1]">PC4_mem_used[1]</A> & (<A HREF="#QC4L5">QC4L5</A> & (<A HREF="#TC1L11">TC1L11</A>))) # (<A HREF="#PC4_mem_used[1]">PC4_mem_used[1]</A> & (((<A HREF="#PC4_mem_used[0]">PC4_mem_used[0]</A>)))) ) ) # ( !<A HREF="#QC4_read_latency_shift_reg[0]">QC4_read_latency_shift_reg[0]</A> & ( ((<A HREF="#QC4L5">QC4L5</A> & (!<A HREF="#PC4_mem_used[1]">PC4_mem_used[1]</A> & <A HREF="#TC1L11">TC1L11</A>))) # (<A HREF="#PC4_mem_used[0]">PC4_mem_used[0]</A>) ) );


<P> --PC3L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X18_Y8_N27
<P><A NAME="PC3L3">PC3L3</A> = ( <A HREF="#PC3L6Q">PC3L6Q</A> & ( <A HREF="#PC3_mem_used[0]">PC3_mem_used[0]</A> ) ) # ( !<A HREF="#PC3L6Q">PC3L6Q</A> & ( (!<A HREF="#QC1L3">QC1L3</A> & (!<A HREF="#QC3_read_latency_shift_reg[0]">QC3_read_latency_shift_reg[0]</A> & ((<A HREF="#PC3_mem_used[0]">PC3_mem_used[0]</A>)))) # (<A HREF="#QC1L3">QC1L3</A> & (((!<A HREF="#QC3_read_latency_shift_reg[0]">QC3_read_latency_shift_reg[0]</A> & <A HREF="#PC3_mem_used[0]">PC3_mem_used[0]</A>)) # (<A HREF="#TC1L19">TC1L19</A>))) ) );


<P> --PC10L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X27_Y13_N24
<P><A NAME="PC10L3">PC10L3</A> = ( <A HREF="#AD1L13">AD1L13</A> & ( ((<A HREF="#PC10_mem_used[0]">PC10_mem_used[0]</A> & ((!<A HREF="#QC9_read_latency_shift_reg[0]">QC9_read_latency_shift_reg[0]</A>) # (<A HREF="#PC10_mem_used[1]">PC10_mem_used[1]</A>)))) # (<A HREF="#TC1L13">TC1L13</A>) ) ) # ( !<A HREF="#AD1L13">AD1L13</A> & ( (<A HREF="#PC10_mem_used[0]">PC10_mem_used[0]</A> & ((!<A HREF="#QC9_read_latency_shift_reg[0]">QC9_read_latency_shift_reg[0]</A>) # (<A HREF="#PC10_mem_used[1]">PC10_mem_used[1]</A>))) ) );


<P> --ZD1_R_compare_op[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0] at FF_X33_Y10_N46
<P> --register power-up is low

<P><A NAME="ZD1_R_compare_op[0]">ZD1_R_compare_op[0]</A> = DFFEAS(<A HREF="#ZD1L344">ZD1L344</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_E_src1[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29] at FF_X37_Y14_N43
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[29]">ZD1_E_src1[29]</A> = DFFEAS(<A HREF="#ZD1L822">ZD1L822</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L427 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~25 at LABCELL_X33_Y14_N30
<P><A NAME="ZD1L427">ZD1L427</A> = (!<A HREF="#ZD1_E_src2[29]">ZD1_E_src2[29]</A> & ((!<A HREF="#ZD1L792Q">ZD1L792Q</A> & (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & !<A HREF="#ZD1_E_src1[29]">ZD1_E_src1[29]</A>)) # (<A HREF="#ZD1L792Q">ZD1L792Q</A> & ((<A HREF="#ZD1_E_src1[29]">ZD1_E_src1[29]</A>))))) # (<A HREF="#ZD1_E_src2[29]">ZD1_E_src2[29]</A> & (!<A HREF="#ZD1L792Q">ZD1L792Q</A> $ (((!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>) # (!<A HREF="#ZD1_E_src1[29]">ZD1_E_src1[29]</A>)))));


<P> --ZD1_E_src1[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28] at FF_X37_Y14_N55
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[28]">ZD1_E_src1[28]</A> = DFFEAS(<A HREF="#ZD1L821">ZD1L821</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L426 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~26 at MLABCELL_X34_Y14_N21
<P><A NAME="ZD1L426">ZD1L426</A> = ( <A HREF="#ZD1_E_src2[28]">ZD1_E_src2[28]</A> & ( !<A HREF="#ZD1L792Q">ZD1L792Q</A> $ (((!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>) # (!<A HREF="#ZD1_E_src1[28]">ZD1_E_src1[28]</A>))) ) ) # ( !<A HREF="#ZD1_E_src2[28]">ZD1_E_src2[28]</A> & ( (!<A HREF="#ZD1L792Q">ZD1L792Q</A> & (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & !<A HREF="#ZD1_E_src1[28]">ZD1_E_src1[28]</A>)) # (<A HREF="#ZD1L792Q">ZD1L792Q</A> & ((<A HREF="#ZD1_E_src1[28]">ZD1_E_src1[28]</A>))) ) );


<P> --ZD1L425 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~27 at LABCELL_X33_Y14_N27
<P><A NAME="ZD1L425">ZD1L425</A> = ( <A HREF="#ZD1_E_src1[27]">ZD1_E_src1[27]</A> & ( !<A HREF="#ZD1_R_logic_op[1]">ZD1_R_logic_op[1]</A> $ (((!<A HREF="#ZD1_E_src2[27]">ZD1_E_src2[27]</A>) # (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>))) ) ) # ( !<A HREF="#ZD1_E_src1[27]">ZD1_E_src1[27]</A> & ( (!<A HREF="#ZD1_R_logic_op[1]">ZD1_R_logic_op[1]</A> & (!<A HREF="#ZD1_E_src2[27]">ZD1_E_src2[27]</A> & !<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>)) # (<A HREF="#ZD1_R_logic_op[1]">ZD1_R_logic_op[1]</A> & (<A HREF="#ZD1_E_src2[27]">ZD1_E_src2[27]</A>)) ) );


<P> --ZD1L399 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~28 at LABCELL_X33_Y14_N33
<P><A NAME="ZD1L399">ZD1L399</A> = ( <A HREF="#ZD1_E_src2[1]">ZD1_E_src2[1]</A> & ( !<A HREF="#ZD1_R_logic_op[1]">ZD1_R_logic_op[1]</A> $ (((!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>) # (!<A HREF="#ZD1_E_src1[1]">ZD1_E_src1[1]</A>))) ) ) # ( !<A HREF="#ZD1_E_src2[1]">ZD1_E_src2[1]</A> & ( (!<A HREF="#ZD1_E_src1[1]">ZD1_E_src1[1]</A> & (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & !<A HREF="#ZD1_R_logic_op[1]">ZD1_R_logic_op[1]</A>)) # (<A HREF="#ZD1_E_src1[1]">ZD1_E_src1[1]</A> & ((<A HREF="#ZD1_R_logic_op[1]">ZD1_R_logic_op[1]</A>))) ) );


<P> --ZD1L398 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~29 at LABCELL_X33_Y14_N48
<P><A NAME="ZD1L398">ZD1L398</A> = ( <A HREF="#ZD1L522Q">ZD1L522Q</A> & ( !<A HREF="#ZD1_R_logic_op[1]">ZD1_R_logic_op[1]</A> $ (((!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>) # (!<A HREF="#ZD1_E_src2[0]">ZD1_E_src2[0]</A>))) ) ) # ( !<A HREF="#ZD1L522Q">ZD1L522Q</A> & ( (!<A HREF="#ZD1_R_logic_op[1]">ZD1_R_logic_op[1]</A> & (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & !<A HREF="#ZD1_E_src2[0]">ZD1_E_src2[0]</A>)) # (<A HREF="#ZD1_R_logic_op[1]">ZD1_R_logic_op[1]</A> & ((<A HREF="#ZD1_E_src2[0]">ZD1_E_src2[0]</A>))) ) );


<P> --ZD1_E_src2[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31] at FF_X35_Y13_N41
<P> --register power-up is low

<P><A NAME="ZD1_E_src2[31]">ZD1_E_src2[31]</A> = DFFEAS(<A HREF="#ZD1L842">ZD1L842</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_E_src1[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31] at FF_X37_Y14_N40
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[31]">ZD1_E_src1[31]</A> = DFFEAS(<A HREF="#ZD1L824">ZD1L824</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L429 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~30 at MLABCELL_X34_Y14_N18
<P><A NAME="ZD1L429">ZD1L429</A> = ( <A HREF="#ZD1_E_src2[31]">ZD1_E_src2[31]</A> & ( !<A HREF="#ZD1L792Q">ZD1L792Q</A> $ (((!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>) # (!<A HREF="#ZD1_E_src1[31]">ZD1_E_src1[31]</A>))) ) ) # ( !<A HREF="#ZD1_E_src2[31]">ZD1_E_src2[31]</A> & ( (!<A HREF="#ZD1L792Q">ZD1L792Q</A> & (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & !<A HREF="#ZD1_E_src1[31]">ZD1_E_src1[31]</A>)) # (<A HREF="#ZD1L792Q">ZD1L792Q</A> & ((<A HREF="#ZD1_E_src1[31]">ZD1_E_src1[31]</A>))) ) );


<P> --ZD1_E_src1[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30] at FF_X37_Y14_N31
<P> --register power-up is low

<P><A NAME="ZD1_E_src1[30]">ZD1_E_src1[30]</A> = DFFEAS(<A HREF="#ZD1L823">ZD1L823</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L428 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~31 at LABCELL_X35_Y14_N57
<P><A NAME="ZD1L428">ZD1L428</A> = ( <A HREF="#ZD1_E_src1[30]">ZD1_E_src1[30]</A> & ( !<A HREF="#ZD1L792Q">ZD1L792Q</A> $ (((!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A>) # (!<A HREF="#ZD1_E_src2[30]">ZD1_E_src2[30]</A>))) ) ) # ( !<A HREF="#ZD1_E_src1[30]">ZD1_E_src1[30]</A> & ( (!<A HREF="#ZD1L792Q">ZD1L792Q</A> & (!<A HREF="#ZD1_R_logic_op[0]">ZD1_R_logic_op[0]</A> & !<A HREF="#ZD1_E_src2[30]">ZD1_E_src2[30]</A>)) # (<A HREF="#ZD1L792Q">ZD1L792Q</A> & ((<A HREF="#ZD1_E_src2[30]">ZD1_E_src2[30]</A>))) ) );


<P> --ZD1L646 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0 at LABCELL_X33_Y14_N45
<P><A NAME="ZD1L646">ZD1L646</A> = ( !<A HREF="#ZD1L401">ZD1L401</A> & ( (!<A HREF="#ZD1L429">ZD1L429</A> & (!<A HREF="#ZD1L398">ZD1L398</A> & !<A HREF="#ZD1L428">ZD1L428</A>)) ) );


<P> --ZD1L647 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1 at LABCELL_X33_Y14_N12
<P><A NAME="ZD1L647">ZD1L647</A> = ( !<A HREF="#ZD1L425">ZD1L425</A> & ( !<A HREF="#ZD1L427">ZD1L427</A> & ( (!<A HREF="#ZD1L426">ZD1L426</A> & (<A HREF="#ZD1L646">ZD1L646</A> & !<A HREF="#ZD1L399">ZD1L399</A>)) ) ) );


<P> --ZD1L648 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2 at LABCELL_X30_Y15_N39
<P><A NAME="ZD1L648">ZD1L648</A> = ( !<A HREF="#ZD1L410">ZD1L410</A> & ( !<A HREF="#ZD1L409">ZD1L409</A> ) );


<P> --ZD1L649 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3 at LABCELL_X30_Y15_N12
<P><A NAME="ZD1L649">ZD1L649</A> = ( !<A HREF="#ZD1L402">ZD1L402</A> & ( !<A HREF="#ZD1L418">ZD1L418</A> & ( (!<A HREF="#ZD1L419">ZD1L419</A> & (!<A HREF="#ZD1L403">ZD1L403</A> & (!<A HREF="#ZD1L404">ZD1L404</A> & !<A HREF="#ZD1L423">ZD1L423</A>))) ) ) );


<P> --ZD1L650 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4 at LABCELL_X30_Y15_N30
<P><A NAME="ZD1L650">ZD1L650</A> = ( !<A HREF="#ZD1L407">ZD1L407</A> & ( !<A HREF="#ZD1L405">ZD1L405</A> & ( (!<A HREF="#ZD1L408">ZD1L408</A> & (!<A HREF="#ZD1L406">ZD1L406</A> & (<A HREF="#ZD1L648">ZD1L648</A> & <A HREF="#ZD1L649">ZD1L649</A>))) ) ) );


<P> --ZD1L651 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5 at LABCELL_X33_Y13_N15
<P><A NAME="ZD1L651">ZD1L651</A> = ( !<A HREF="#ZD1L421">ZD1L421</A> & ( !<A HREF="#ZD1L420">ZD1L420</A> ) );


<P> --ZD1L652 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6 at LABCELL_X33_Y13_N36
<P><A NAME="ZD1L652">ZD1L652</A> = ( !<A HREF="#ZD1L416">ZD1L416</A> & ( !<A HREF="#ZD1L411">ZD1L411</A> & ( (!<A HREF="#ZD1L413">ZD1L413</A> & (!<A HREF="#ZD1L417">ZD1L417</A> & (!<A HREF="#ZD1L412">ZD1L412</A> & !<A HREF="#ZD1L415">ZD1L415</A>))) ) ) );


<P> --ZD1L653 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7 at LABCELL_X33_Y13_N42
<P><A NAME="ZD1L653">ZD1L653</A> = ( !<A HREF="#ZD1L414">ZD1L414</A> & ( !<A HREF="#ZD1L400">ZD1L400</A> & ( (<A HREF="#ZD1L652">ZD1L652</A> & (<A HREF="#ZD1L651">ZD1L651</A> & (!<A HREF="#ZD1L422">ZD1L422</A> & !<A HREF="#ZD1L424">ZD1L424</A>))) ) ) );


<P> --ZD1_R_compare_op[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1] at FF_X36_Y12_N47
<P> --register power-up is low

<P><A NAME="ZD1_R_compare_op[1]">ZD1_R_compare_op[1]</A> = DFFEAS(<A HREF="#ZD1L345">ZD1L345</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L387 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0 at LABCELL_X36_Y12_N0
<P><A NAME="ZD1L387">ZD1L387</A> = ( <A HREF="#ZD1L650">ZD1L650</A> & ( <A HREF="#ZD1L647">ZD1L647</A> & ( (!<A HREF="#ZD1_R_compare_op[0]">ZD1_R_compare_op[0]</A> & ((!<A HREF="#ZD1_R_compare_op[1]">ZD1_R_compare_op[1]</A> & (<A HREF="#ZD1L653">ZD1L653</A>)) # (<A HREF="#ZD1_R_compare_op[1]">ZD1_R_compare_op[1]</A> & ((<A HREF="#ZD1L214">ZD1L214</A>))))) # (<A HREF="#ZD1_R_compare_op[0]">ZD1_R_compare_op[0]</A> & ((!<A HREF="#ZD1_R_compare_op[1]">ZD1_R_compare_op[1]</A> & ((!<A HREF="#ZD1L214">ZD1L214</A>))) # (<A HREF="#ZD1_R_compare_op[1]">ZD1_R_compare_op[1]</A> & (!<A HREF="#ZD1L653">ZD1L653</A>)))) ) ) ) # ( !<A HREF="#ZD1L650">ZD1L650</A> & ( <A HREF="#ZD1L647">ZD1L647</A> & ( (!<A HREF="#ZD1L214">ZD1L214</A> & (<A HREF="#ZD1_R_compare_op[0]">ZD1_R_compare_op[0]</A>)) # (<A HREF="#ZD1L214">ZD1L214</A> & ((<A HREF="#ZD1_R_compare_op[1]">ZD1_R_compare_op[1]</A>))) ) ) ) # ( <A HREF="#ZD1L650">ZD1L650</A> & ( !<A HREF="#ZD1L647">ZD1L647</A> & ( (!<A HREF="#ZD1L214">ZD1L214</A> & (<A HREF="#ZD1_R_compare_op[0]">ZD1_R_compare_op[0]</A>)) # (<A HREF="#ZD1L214">ZD1L214</A> & ((<A HREF="#ZD1_R_compare_op[1]">ZD1_R_compare_op[1]</A>))) ) ) ) # ( !<A HREF="#ZD1L650">ZD1L650</A> & ( !<A HREF="#ZD1L647">ZD1L647</A> & ( (!<A HREF="#ZD1L214">ZD1L214</A> & (<A HREF="#ZD1_R_compare_op[0]">ZD1_R_compare_op[0]</A>)) # (<A HREF="#ZD1L214">ZD1L214</A> & ((<A HREF="#ZD1_R_compare_op[1]">ZD1_R_compare_op[1]</A>))) ) ) );


<P> --ZD1L295 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0 at LABCELL_X33_Y10_N33
<P><A NAME="ZD1L295">ZD1L295</A> = ( !<A HREF="#ZD1L642">ZD1L642</A> & ( !<A HREF="#ZD1L640">ZD1L640</A> & ( !<A HREF="#ZD1L641">ZD1L641</A> ) ) );


<P> --ZD1L296 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1 at LABCELL_X36_Y12_N15
<P><A NAME="ZD1L296">ZD1L296</A> = ( <A HREF="#ZD1L644">ZD1L644</A> & ( (<A HREF="#ZD1L271">ZD1L271</A>) # (<A HREF="#ZD1L614">ZD1L614</A>) ) ) # ( !<A HREF="#ZD1L644">ZD1L644</A> & ( ((<A HREF="#ZD1L614">ZD1L614</A> & ((!<A HREF="#ZD1L295">ZD1L295</A>) # (<A HREF="#ZD1L643">ZD1L643</A>)))) # (<A HREF="#ZD1L271">ZD1L271</A>) ) );


<P> --ZD1L262 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2 at LABCELL_X33_Y10_N0
<P><A NAME="ZD1L262">ZD1L262</A> = ( !<A HREF="#ZD1L266">ZD1L266</A> & ( !<A HREF="#ZD1L626">ZD1L626</A> & ( (!<A HREF="#ZD1L623">ZD1L623</A> & (!<A HREF="#ZD1L265">ZD1L265</A> & (!<A HREF="#ZD1L264">ZD1L264</A> & !<A HREF="#ZD1L624">ZD1L624</A>))) ) ) );


<P> --ZD1L254 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0 at LABCELL_X36_Y11_N15
<P><A NAME="ZD1L254">ZD1L254</A> = ( <A HREF="#ZD1L267">ZD1L267</A> & ( <A HREF="#ZD1L614">ZD1L614</A> ) ) # ( !<A HREF="#ZD1L267">ZD1L267</A> & ( <A HREF="#ZD1L614">ZD1L614</A> & ( (!<A HREF="#ZD1L262">ZD1L262</A>) # (<A HREF="#ZD1L255">ZD1L255</A>) ) ) ) # ( <A HREF="#ZD1L267">ZD1L267</A> & ( !<A HREF="#ZD1L614">ZD1L614</A> & ( !<A HREF="#ZD1L262">ZD1L262</A> ) ) ) # ( !<A HREF="#ZD1L267">ZD1L267</A> & ( !<A HREF="#ZD1L614">ZD1L614</A> & ( !<A HREF="#ZD1L262">ZD1L262</A> ) ) );


<P> --ZD1L253 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~1 at LABCELL_X36_Y12_N39
<P><A NAME="ZD1L253">ZD1L253</A> = ( <A HREF="#ZD1L614">ZD1L614</A> & ( (!<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & (<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & (<A HREF="#ZD1L252">ZD1L252</A> & <A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A>))) ) );


<P> --ZD1L962 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0 at LABCELL_X30_Y11_N42
<P><A NAME="ZD1L962">ZD1L962</A> = ( <A HREF="#ZD1_d_write">ZD1_d_write</A> & ( !<A HREF="#ZD1L1107">ZD1L1107</A> & ( (!<A HREF="#ZD1L609">ZD1L609</A> & (!<A HREF="#ZD1L611">ZD1L611</A> & (<A HREF="#ZD1_E_valid_from_R">ZD1_E_valid_from_R</A> & <A HREF="#AD1L4">AD1L4</A>))) ) ) ) # ( !<A HREF="#ZD1_d_write">ZD1_d_write</A> & ( !<A HREF="#ZD1L1107">ZD1L1107</A> & ( (!<A HREF="#ZD1L609">ZD1L609</A> & (!<A HREF="#ZD1L611">ZD1L611</A> & <A HREF="#ZD1_E_valid_from_R">ZD1_E_valid_from_R</A>)) ) ) );


<P> --ND1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~1 at MLABCELL_X28_Y13_N0
<P><A NAME="ND1L3">ND1L3</A> = (!<A HREF="#ND1L2">ND1L2</A> & <A HREF="#TC1_src4_valid">TC1_src4_valid</A>);


<P> --CE1L132 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0 at LABCELL_X22_Y13_N54
<P><A NAME="CE1L132">CE1L132</A> = ( <A HREF="#CE1_write">CE1_write</A> & ( <A HREF="#PC5_mem_used[1]">PC5_mem_used[1]</A> & ( <A HREF="#SE1_waitrequest">SE1_waitrequest</A> ) ) ) # ( <A HREF="#CE1_write">CE1_write</A> & ( !<A HREF="#PC5_mem_used[1]">PC5_mem_used[1]</A> & ( <A HREF="#SE1_waitrequest">SE1_waitrequest</A> ) ) ) # ( !<A HREF="#CE1_write">CE1_write</A> & ( !<A HREF="#PC5_mem_used[1]">PC5_mem_used[1]</A> & ( (<A HREF="#AD1L14">AD1L14</A> & <A HREF="#ND1L3">ND1L3</A>) ) ) );


<P> --WC1_src_data[46] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[46] at LABCELL_X16_Y10_N48
<P><A NAME="WC1_src_data[46]">WC1_src_data[46]</A> = ( <A HREF="#WC1L17">WC1L17</A> & ( ((<A HREF="#ZD1_W_alu_result[10]">ZD1_W_alu_result[10]</A> & <A HREF="#ND1L3">ND1L3</A>)) # (<A HREF="#ZD1_F_pc[8]">ZD1_F_pc[8]</A>) ) ) # ( !<A HREF="#WC1L17">WC1L17</A> & ( (<A HREF="#ZD1_W_alu_result[10]">ZD1_W_alu_result[10]</A> & <A HREF="#ND1L3">ND1L3</A>) ) );


<P> --UE1_jdo[34] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] at FF_X1_Y5_N14
<P> --register power-up is low

<P><A NAME="UE1_jdo[34]">UE1_jdo[34]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>, <A HREF="#VE1_sr[34]">VE1_sr[34]</A>,  ,  , VCC);


<P> --UE1_jdo[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] at FF_X3_Y6_N20
<P> --register power-up is low

<P><A NAME="UE1_jdo[17]">UE1_jdo[17]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>, <A HREF="#VE1_sr[17]">VE1_sr[17]</A>,  ,  , VCC);


<P> --SE1L133 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 at LABCELL_X7_Y8_N18
<P><A NAME="SE1L133">SE1L133</A> = ( <A HREF="#SE1L2">SE1L2</A> & ( (<A HREF="#UE1L68">UE1L68</A> & (((!<A HREF="#UE1_jdo[34]">UE1_jdo[34]</A>) # (!<A HREF="#UE1_jdo[17]">UE1_jdo[17]</A>)) # (<A HREF="#UE1_jdo[35]">UE1_jdo[35]</A>))) ) ) # ( !<A HREF="#SE1L2">SE1L2</A> & ( (<A HREF="#UE1L68">UE1L68</A> & (!<A HREF="#UE1_jdo[35]">UE1_jdo[35]</A> & (<A HREF="#UE1_jdo[34]">UE1_jdo[34]</A> & !<A HREF="#UE1_jdo[17]">UE1_jdo[17]</A>))) ) );


<P> --CE1L83 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0 at LABCELL_X22_Y13_N3
<P><A NAME="CE1L83">CE1L83</A> = ( <A HREF="#CE1_read">CE1_read</A> & ( <A HREF="#NC5L1">NC5L1</A> & ( <A HREF="#SE1_waitrequest">SE1_waitrequest</A> ) ) ) # ( !<A HREF="#CE1_read">CE1_read</A> & ( <A HREF="#NC5L1">NC5L1</A> & ( !<A HREF="#PC5_mem_used[1]">PC5_mem_used[1]</A> ) ) ) # ( <A HREF="#CE1_read">CE1_read</A> & ( !<A HREF="#NC5L1">NC5L1</A> & ( <A HREF="#SE1_waitrequest">SE1_waitrequest</A> ) ) );


<P> --SE1L131 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 at LABCELL_X22_Y13_N24
<P><A NAME="SE1L131">SE1L131</A> = ( <A HREF="#SE1_waitrequest">SE1_waitrequest</A> & ( (!<A HREF="#CE1_write">CE1_write</A> & (!<A HREF="#SE1L189">SE1L189</A> & (<A HREF="#CE1_read">CE1_read</A>))) # (<A HREF="#CE1_write">CE1_write</A> & (((<A HREF="#SE1_avalon_ociram_readdata_ready">SE1_avalon_ociram_readdata_ready</A>)))) ) );


<P> --PC5L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X22_Y13_N33
<P><A NAME="PC5L9">PC5L9</A> = ( <A HREF="#PC5_mem_used[0]">PC5_mem_used[0]</A> & ( <A HREF="#NC5L1">NC5L1</A> & ( ((!<A HREF="#QC5_read_latency_shift_reg[0]">QC5_read_latency_shift_reg[0]</A>) # (!<A HREF="#SE1_waitrequest">SE1_waitrequest</A>)) # (<A HREF="#PC5_mem_used[1]">PC5_mem_used[1]</A>) ) ) ) # ( !<A HREF="#PC5_mem_used[0]">PC5_mem_used[0]</A> & ( <A HREF="#NC5L1">NC5L1</A> & ( (!<A HREF="#PC5_mem_used[1]">PC5_mem_used[1]</A> & !<A HREF="#SE1_waitrequest">SE1_waitrequest</A>) ) ) ) # ( <A HREF="#PC5_mem_used[0]">PC5_mem_used[0]</A> & ( !<A HREF="#NC5L1">NC5L1</A> & ( (!<A HREF="#QC5_read_latency_shift_reg[0]">QC5_read_latency_shift_reg[0]</A>) # (<A HREF="#PC5_mem_used[1]">PC5_mem_used[1]</A>) ) ) );


<P> --PC6L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X24_Y13_N42
<P><A NAME="PC6L9">PC6L9</A> = ( <A HREF="#QC6L4">QC6L4</A> ) # ( !<A HREF="#QC6L4">QC6L4</A> & ( (<A HREF="#PC6_mem_used[0]">PC6_mem_used[0]</A> & ((!<A HREF="#QC6_read_latency_shift_reg[0]">QC6_read_latency_shift_reg[0]</A>) # (<A HREF="#PC6_mem_used[1]">PC6_mem_used[1]</A>))) ) );


<P> --PC9_empty is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|empty at FF_X25_Y4_N41
<P> --register power-up is low

<P><A NAME="PC9_empty">PC9_empty</A> = DFFEAS(<A HREF="#PC9L15">PC9L15</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC9_rd_ptr[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[0] at FF_X25_Y4_N35
<P> --register power-up is low

<P><A NAME="PC9_rd_ptr[0]">PC9_rd_ptr[0]</A> = DFFEAS(<A HREF="#PC9L11">PC9L11</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC9_wr_ptr[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0] at FF_X25_Y4_N25
<P> --register power-up is low

<P><A NAME="PC9_wr_ptr[0]">PC9_wr_ptr[0]</A> = DFFEAS(<A HREF="#PC9L42">PC9L42</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC9_write">PC9_write</A>,  ,  ,  ,  );


<P> --PC9_wr_ptr[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[1] at FF_X25_Y4_N49
<P> --register power-up is low

<P><A NAME="PC9_wr_ptr[1]">PC9_wr_ptr[1]</A> = DFFEAS(<A HREF="#PC9L1">PC9L1</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC9_write">PC9_write</A>,  ,  ,  ,  );


<P> --PC9_rd_ptr[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[1] at FF_X25_Y4_N32
<P> --register power-up is low

<P><A NAME="PC9_rd_ptr[1]">PC9_rd_ptr[1]</A> = DFFEAS(<A HREF="#PC9L12">PC9L12</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC9_wr_ptr[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[2] at FF_X25_Y4_N28
<P> --register power-up is low

<P><A NAME="PC9_wr_ptr[2]">PC9_wr_ptr[2]</A> = DFFEAS(<A HREF="#PC9L2">PC9L2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC9_write">PC9_write</A>,  ,  ,  ,  );


<P> --PC9_rd_ptr[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[2] at FF_X25_Y4_N23
<P> --register power-up is low

<P><A NAME="PC9_rd_ptr[2]">PC9_rd_ptr[2]</A> = DFFEAS(<A HREF="#PC9L13">PC9L13</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC9L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0 at MLABCELL_X25_Y4_N18
<P><A NAME="PC9L7">PC9L7</A> = ( <A HREF="#PC9_wr_ptr[2]">PC9_wr_ptr[2]</A> & ( (!<A HREF="#PC9_rd_ptr[0]">PC9_rd_ptr[0]</A> & (<A HREF="#PC9_rd_ptr[2]">PC9_rd_ptr[2]</A> & (!<A HREF="#PC9_rd_ptr[1]">PC9_rd_ptr[1]</A> $ (<A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A>)))) # (<A HREF="#PC9_rd_ptr[0]">PC9_rd_ptr[0]</A> & ((!<A HREF="#PC9_rd_ptr[1]">PC9_rd_ptr[1]</A> & (<A HREF="#PC9_rd_ptr[2]">PC9_rd_ptr[2]</A> & <A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A>)) # (<A HREF="#PC9_rd_ptr[1]">PC9_rd_ptr[1]</A> & (!<A HREF="#PC9_rd_ptr[2]">PC9_rd_ptr[2]</A> & !<A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A>)))) ) ) # ( !<A HREF="#PC9_wr_ptr[2]">PC9_wr_ptr[2]</A> & ( (!<A HREF="#PC9_rd_ptr[0]">PC9_rd_ptr[0]</A> & (!<A HREF="#PC9_rd_ptr[2]">PC9_rd_ptr[2]</A> & (!<A HREF="#PC9_rd_ptr[1]">PC9_rd_ptr[1]</A> $ (<A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A>)))) # (<A HREF="#PC9_rd_ptr[0]">PC9_rd_ptr[0]</A> & ((!<A HREF="#PC9_rd_ptr[1]">PC9_rd_ptr[1]</A> & (!<A HREF="#PC9_rd_ptr[2]">PC9_rd_ptr[2]</A> & <A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A>)) # (<A HREF="#PC9_rd_ptr[1]">PC9_rd_ptr[1]</A> & (<A HREF="#PC9_rd_ptr[2]">PC9_rd_ptr[2]</A> & !<A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A>)))) ) );


<P> --PC9L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~1 at MLABCELL_X25_Y4_N36
<P><A NAME="PC9L8">PC9L8</A> = ( <A HREF="#PC9_wr_ptr[0]">PC9_wr_ptr[0]</A> & ( (<A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A> & (<A HREF="#PC9_internal_out_valid">PC9_internal_out_valid</A> & (!<A HREF="#PC9_rd_ptr[0]">PC9_rd_ptr[0]</A> & <A HREF="#PC9L7">PC9L7</A>))) ) ) # ( !<A HREF="#PC9_wr_ptr[0]">PC9_wr_ptr[0]</A> & ( (<A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A> & (<A HREF="#PC9_internal_out_valid">PC9_internal_out_valid</A> & (<A HREF="#PC9_rd_ptr[0]">PC9_rd_ptr[0]</A> & <A HREF="#PC9L7">PC9L7</A>))) ) );


<P> --PC9L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~2 at MLABCELL_X25_Y4_N54
<P><A NAME="PC9L9">PC9L9</A> = ( <A HREF="#PC9_empty">PC9_empty</A> & ( !<A HREF="#PC9L8">PC9L8</A> ) );


<P> --PC8_mem_used[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[2] at FF_X24_Y7_N47
<P> --register power-up is low

<P><A NAME="PC8_mem_used[2]">PC8_mem_used[2]</A> = DFFEAS(<A HREF="#PC8L90">PC8L90</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L79">PC8L79</A>,  ,  ,  ,  );


<P> --PC8L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always1~0 at LABCELL_X24_Y7_N27
<P><A NAME="PC8L2">PC8L2</A> = ( <A HREF="#PC8_mem_used[1]">PC8_mem_used[1]</A> & ( <A HREF="#NC8L2">NC8L2</A> ) ) # ( !<A HREF="#PC8_mem_used[1]">PC8_mem_used[1]</A> );


<P> --PC8L88 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~5 at LABCELL_X24_Y7_N24
<P><A NAME="PC8L88">PC8L88</A> = ( <A HREF="#BD1L19">BD1L19</A> & ( (!<A HREF="#QC1L3">QC1L3</A> & (<A HREF="#PC8_mem_used[2]">PC8_mem_used[2]</A>)) # (<A HREF="#QC1L3">QC1L3</A> & ((!<A HREF="#NC8L8">NC8L8</A> & (<A HREF="#PC8_mem_used[2]">PC8_mem_used[2]</A>)) # (<A HREF="#NC8L8">NC8L8</A> & ((<A HREF="#PC8_mem_used[0]">PC8_mem_used[0]</A>))))) ) ) # ( !<A HREF="#BD1L19">BD1L19</A> & ( <A HREF="#PC8_mem_used[2]">PC8_mem_used[2]</A> ) );


<P> --PC8_mem[2][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][52] at FF_X24_Y7_N41
<P> --register power-up is low

<P><A NAME="PC8_mem[2][52]">PC8_mem[2][52]</A> = DFFEAS(<A HREF="#PC8L30">PC8L30</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC8L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][52]~1 at LABCELL_X24_Y7_N12
<P><A NAME="PC8L21">PC8L21</A> = ( <A HREF="#PC8_mem[2][52]">PC8_mem[2][52]</A> & ( (<A HREF="#PC8_mem[1][52]">PC8_mem[1][52]</A>) # (<A HREF="#PC8L2">PC8L2</A>) ) ) # ( !<A HREF="#PC8_mem[2][52]">PC8_mem[2][52]</A> & ( (!<A HREF="#PC8L2">PC8L2</A> & ((<A HREF="#PC8_mem[1][52]">PC8_mem[1][52]</A>))) # (<A HREF="#PC8L2">PC8L2</A> & (!<A HREF="#PC8_mem_used[2]">PC8_mem_used[2]</A>)) ) );


<P> --YC2L70 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg~0 at MLABCELL_X25_Y7_N36
<P><A NAME="YC2L70">YC2L70</A> = (!<A HREF="#YC2_use_reg">YC2_use_reg</A>) # (<A HREF="#YC2_endofpacket_reg">YC2_endofpacket_reg</A>);


<P> --ZD1L300 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0 at LABCELL_X36_Y11_N6
<P><A NAME="ZD1L300">ZD1L300</A> = ( <A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A> & ( (<A HREF="#ZD1_D_iw[18]">ZD1_D_iw[18]</A>) # (<A HREF="#ZD1L248">ZD1L248</A>) ) ) # ( !<A HREF="#ZD1_D_iw[23]">ZD1_D_iw[23]</A> & ( (!<A HREF="#ZD1L248">ZD1L248</A> & <A HREF="#ZD1_D_iw[18]">ZD1_D_iw[18]</A>) ) );


<P> --ZD1L301 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1 at LABCELL_X36_Y11_N42
<P><A NAME="ZD1L301">ZD1L301</A> = ( <A HREF="#ZD1L263">ZD1L263</A> & ( <A HREF="#ZD1L625">ZD1L625</A> ) ) # ( !<A HREF="#ZD1L263">ZD1L263</A> & ( <A HREF="#ZD1L625">ZD1L625</A> ) ) # ( <A HREF="#ZD1L263">ZD1L263</A> & ( !<A HREF="#ZD1L625">ZD1L625</A> & ( (!<A HREF="#ZD1L614">ZD1L614</A> & (<A HREF="#ZD1L300">ZD1L300</A> & <A HREF="#ZD1L262">ZD1L262</A>)) ) ) ) # ( !<A HREF="#ZD1L263">ZD1L263</A> & ( !<A HREF="#ZD1L625">ZD1L625</A> & ( (<A HREF="#ZD1L300">ZD1L300</A> & (<A HREF="#ZD1L262">ZD1L262</A> & ((!<A HREF="#ZD1L614">ZD1L614</A>) # (!<A HREF="#ZD1L267">ZD1L267</A>)))) ) ) );


<P> --ZD1L298 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~2 at LABCELL_X36_Y11_N3
<P><A NAME="ZD1L298">ZD1L298</A> = ( <A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A> & ( (<A HREF="#ZD1_D_iw[17]">ZD1_D_iw[17]</A>) # (<A HREF="#ZD1L248">ZD1L248</A>) ) ) # ( !<A HREF="#ZD1_D_iw[22]">ZD1_D_iw[22]</A> & ( (!<A HREF="#ZD1L248">ZD1L248</A> & <A HREF="#ZD1_D_iw[17]">ZD1_D_iw[17]</A>) ) );


<P> --ZD1L299 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~3 at LABCELL_X36_Y11_N36
<P><A NAME="ZD1L299">ZD1L299</A> = ( <A HREF="#ZD1L298">ZD1L298</A> & ( <A HREF="#ZD1L625">ZD1L625</A> ) ) # ( !<A HREF="#ZD1L298">ZD1L298</A> & ( <A HREF="#ZD1L625">ZD1L625</A> ) ) # ( <A HREF="#ZD1L298">ZD1L298</A> & ( !<A HREF="#ZD1L625">ZD1L625</A> ) ) # ( !<A HREF="#ZD1L298">ZD1L298</A> & ( !<A HREF="#ZD1L625">ZD1L625</A> & ( (!<A HREF="#ZD1L262">ZD1L262</A>) # ((<A HREF="#ZD1L614">ZD1L614</A> & ((<A HREF="#ZD1L267">ZD1L267</A>) # (<A HREF="#ZD1L263">ZD1L263</A>)))) ) ) );


<P> --ZD1L302 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~4 at LABCELL_X36_Y11_N9
<P><A NAME="ZD1L302">ZD1L302</A> = ( <A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A> & ( (<A HREF="#ZD1_D_iw[19]">ZD1_D_iw[19]</A>) # (<A HREF="#ZD1L248">ZD1L248</A>) ) ) # ( !<A HREF="#ZD1_D_iw[24]">ZD1_D_iw[24]</A> & ( (!<A HREF="#ZD1L248">ZD1L248</A> & <A HREF="#ZD1_D_iw[19]">ZD1_D_iw[19]</A>) ) );


<P> --ZD1L303 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~5 at LABCELL_X36_Y11_N39
<P><A NAME="ZD1L303">ZD1L303</A> = ( <A HREF="#ZD1L625">ZD1L625</A> & ( <A HREF="#ZD1L302">ZD1L302</A> ) ) # ( !<A HREF="#ZD1L625">ZD1L625</A> & ( <A HREF="#ZD1L302">ZD1L302</A> ) ) # ( <A HREF="#ZD1L625">ZD1L625</A> & ( !<A HREF="#ZD1L302">ZD1L302</A> ) ) # ( !<A HREF="#ZD1L625">ZD1L625</A> & ( !<A HREF="#ZD1L302">ZD1L302</A> & ( (!<A HREF="#ZD1L262">ZD1L262</A>) # ((<A HREF="#ZD1L614">ZD1L614</A> & ((<A HREF="#ZD1L267">ZD1L267</A>) # (<A HREF="#ZD1L263">ZD1L263</A>)))) ) ) );


<P> --ZD1L304 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~6 at LABCELL_X36_Y11_N0
<P><A NAME="ZD1L304">ZD1L304</A> = ( <A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A> & ( (<A HREF="#ZD1_D_iw[20]">ZD1_D_iw[20]</A>) # (<A HREF="#ZD1L248">ZD1L248</A>) ) ) # ( !<A HREF="#ZD1_D_iw[25]">ZD1_D_iw[25]</A> & ( (!<A HREF="#ZD1L248">ZD1L248</A> & <A HREF="#ZD1_D_iw[20]">ZD1_D_iw[20]</A>) ) );


<P> --ZD1L305 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~7 at LABCELL_X36_Y11_N48
<P><A NAME="ZD1L305">ZD1L305</A> = ( <A HREF="#ZD1L304">ZD1L304</A> & ( <A HREF="#ZD1L625">ZD1L625</A> ) ) # ( !<A HREF="#ZD1L304">ZD1L304</A> & ( <A HREF="#ZD1L625">ZD1L625</A> ) ) # ( <A HREF="#ZD1L304">ZD1L304</A> & ( !<A HREF="#ZD1L625">ZD1L625</A> ) ) # ( !<A HREF="#ZD1L304">ZD1L304</A> & ( !<A HREF="#ZD1L625">ZD1L625</A> & ( (!<A HREF="#ZD1L262">ZD1L262</A>) # ((<A HREF="#ZD1L614">ZD1L614</A> & ((<A HREF="#ZD1L263">ZD1L263</A>) # (<A HREF="#ZD1L267">ZD1L267</A>)))) ) ) );


<P> --ZD1L306 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~8 at LABCELL_X36_Y11_N21
<P><A NAME="ZD1L306">ZD1L306</A> = ( <A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A> & ( (!<A HREF="#ZD1L248">ZD1L248</A>) # (<A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>) ) ) # ( !<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A> & ( (<A HREF="#ZD1L248">ZD1L248</A> & <A HREF="#ZD1_D_iw[26]">ZD1_D_iw[26]</A>) ) );


<P> --ZD1L307 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~9 at LABCELL_X36_Y11_N51
<P><A NAME="ZD1L307">ZD1L307</A> = ( <A HREF="#ZD1L306">ZD1L306</A> & ( <A HREF="#ZD1L625">ZD1L625</A> ) ) # ( !<A HREF="#ZD1L306">ZD1L306</A> & ( <A HREF="#ZD1L625">ZD1L625</A> ) ) # ( <A HREF="#ZD1L306">ZD1L306</A> & ( !<A HREF="#ZD1L625">ZD1L625</A> ) ) # ( !<A HREF="#ZD1L306">ZD1L306</A> & ( !<A HREF="#ZD1L625">ZD1L625</A> & ( (!<A HREF="#ZD1L262">ZD1L262</A>) # ((<A HREF="#ZD1L614">ZD1L614</A> & ((<A HREF="#ZD1L267">ZD1L267</A>) # (<A HREF="#ZD1L263">ZD1L263</A>)))) ) ) );


<P> --ZD1L350 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0 at LABCELL_X31_Y11_N27
<P><A NAME="ZD1L350">ZD1L350</A> = ( !<A HREF="#ZD1L351">ZD1L351</A> & ( (!<A HREF="#ZD1L627">ZD1L627</A> & !<A HREF="#ZD1L760">ZD1L760</A>) ) );


<P> --ZD1_D_wr_dst_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg at LABCELL_X36_Y11_N30
<P><A NAME="ZD1_D_wr_dst_reg">ZD1_D_wr_dst_reg</A> = ( <A HREF="#ZD1L299">ZD1L299</A> & ( <A HREF="#ZD1L303">ZD1L303</A> & ( <A HREF="#ZD1L350">ZD1L350</A> ) ) ) # ( !<A HREF="#ZD1L299">ZD1L299</A> & ( <A HREF="#ZD1L303">ZD1L303</A> & ( <A HREF="#ZD1L350">ZD1L350</A> ) ) ) # ( <A HREF="#ZD1L299">ZD1L299</A> & ( !<A HREF="#ZD1L303">ZD1L303</A> & ( <A HREF="#ZD1L350">ZD1L350</A> ) ) ) # ( !<A HREF="#ZD1L299">ZD1L299</A> & ( !<A HREF="#ZD1L303">ZD1L303</A> & ( (<A HREF="#ZD1L350">ZD1L350</A> & (((<A HREF="#ZD1L307">ZD1L307</A>) # (<A HREF="#ZD1L301">ZD1L301</A>)) # (<A HREF="#ZD1L305">ZD1L305</A>))) ) ) );


<P> --YC1L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|out_valid~0 at LABCELL_X23_Y8_N15
<P><A NAME="YC1L36">YC1L36</A> = ( <A HREF="#KD8L15">KD8L15</A> & ( (<A HREF="#NC8_rp_valid">NC8_rp_valid</A> & !<A HREF="#YC1L1">YC1L1</A>) ) ) # ( !<A HREF="#KD8L15">KD8L15</A> & ( <A HREF="#NC8_rp_valid">NC8_rp_valid</A> ) );


<P> --HD1L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~1 at LABCELL_X24_Y8_N18
<P><A NAME="HD1L7">HD1L7</A> = (!<A HREF="#KD8L15">KD8L15</A> & (<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & (<A HREF="#YC1_data_reg[0]">YC1_data_reg[0]</A>))) # (<A HREF="#KD8L15">KD8L15</A> & (((<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & <A HREF="#YC1_data_reg[0]">YC1_data_reg[0]</A>)) # (<A HREF="#PC9_out_payload[0]">PC9_out_payload[0]</A>)));


<P> --QC4_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0] at FF_X25_Y11_N31
<P> --register power-up is low

<P><A NAME="QC4_av_readdata_pre[0]">QC4_av_readdata_pre[0]</A> = DFFEAS(<A HREF="#QC4L3">QC4L3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QC7_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[0] at FF_X25_Y11_N29
<P> --register power-up is low

<P><A NAME="QC7_av_readdata_pre[0]">QC7_av_readdata_pre[0]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#BB1_readdata[0]">BB1_readdata[0]</A>,  ,  , VCC);


<P> --QC9_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[0] at FF_X25_Y11_N26
<P> --register power-up is low

<P><A NAME="QC9_av_readdata_pre[0]">QC9_av_readdata_pre[0]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#FB1_readdata[0]">FB1_readdata[0]</A>,  ,  , VCC);


<P> --HD1L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~2 at MLABCELL_X25_Y11_N24
<P><A NAME="HD1L8">HD1L8</A> = ( <A HREF="#QC9_av_readdata_pre[0]">QC9_av_readdata_pre[0]</A> & ( <A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A> & ( (!<A HREF="#QC7_av_readdata_pre[0]">QC7_av_readdata_pre[0]</A> & (!<A HREF="#QC9L7Q">QC9L7Q</A> & ((!<A HREF="#QC4_av_readdata_pre[0]">QC4_av_readdata_pre[0]</A>) # (!<A HREF="#QC4_read_latency_shift_reg[0]">QC4_read_latency_shift_reg[0]</A>)))) ) ) ) # ( !<A HREF="#QC9_av_readdata_pre[0]">QC9_av_readdata_pre[0]</A> & ( <A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A> & ( (!<A HREF="#QC7_av_readdata_pre[0]">QC7_av_readdata_pre[0]</A> & ((!<A HREF="#QC4_av_readdata_pre[0]">QC4_av_readdata_pre[0]</A>) # (!<A HREF="#QC4_read_latency_shift_reg[0]">QC4_read_latency_shift_reg[0]</A>))) ) ) ) # ( <A HREF="#QC9_av_readdata_pre[0]">QC9_av_readdata_pre[0]</A> & ( !<A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A> & ( (!<A HREF="#QC9L7Q">QC9L7Q</A> & ((!<A HREF="#QC4_av_readdata_pre[0]">QC4_av_readdata_pre[0]</A>) # (!<A HREF="#QC4_read_latency_shift_reg[0]">QC4_read_latency_shift_reg[0]</A>))) ) ) ) # ( !<A HREF="#QC9_av_readdata_pre[0]">QC9_av_readdata_pre[0]</A> & ( !<A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A> & ( (!<A HREF="#QC4_av_readdata_pre[0]">QC4_av_readdata_pre[0]</A>) # (!<A HREF="#QC4_read_latency_shift_reg[0]">QC4_read_latency_shift_reg[0]</A>) ) ) );


<P> --QC10_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|av_readdata_pre[0] at FF_X18_Y10_N1
<P> --register power-up is low

<P><A NAME="QC10_av_readdata_pre[0]">QC10_av_readdata_pre[0]</A> = DFFEAS(<A HREF="#AB1_readdata[0]">AB1_readdata[0]</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --HD1L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~3 at LABCELL_X24_Y11_N6
<P><A NAME="HD1L9">HD1L9</A> = ( <A HREF="#QC10_av_readdata_pre[0]">QC10_av_readdata_pre[0]</A> & ( ((<A HREF="#UC2L1">UC2L1</A> & <A HREF="#QC5_av_readdata_pre[0]">QC5_av_readdata_pre[0]</A>)) # (<A HREF="#QC10_read_latency_shift_reg[0]">QC10_read_latency_shift_reg[0]</A>) ) ) # ( !<A HREF="#QC10_av_readdata_pre[0]">QC10_av_readdata_pre[0]</A> & ( (<A HREF="#UC2L1">UC2L1</A> & <A HREF="#QC5_av_readdata_pre[0]">QC5_av_readdata_pre[0]</A>) ) );


<P> --HD1L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~4 at LABCELL_X22_Y8_N15
<P><A NAME="HD1L10">HD1L10</A> = ( <A HREF="#EF1_ram_block1a32">EF1_ram_block1a32</A> & ( (<A HREF="#HD1L12">HD1L12</A> & ((!<A HREF="#UC3L1">UC3L1</A>) # ((!<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & !<A HREF="#EF1_ram_block1a0">EF1_ram_block1a0</A>)))) ) ) # ( !<A HREF="#EF1_ram_block1a32">EF1_ram_block1a32</A> & ( (<A HREF="#HD1L12">HD1L12</A> & (((!<A HREF="#EF1_ram_block1a0">EF1_ram_block1a0</A>) # (!<A HREF="#UC3L1">UC3L1</A>)) # (<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>))) ) );


<P> --HD1L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~5 at LABCELL_X27_Y12_N51
<P><A NAME="HD1L11">HD1L11</A> = ( <A HREF="#HD1L7">HD1L7</A> & ( <A HREF="#YC1L36">YC1L36</A> ) ) # ( !<A HREF="#HD1L7">HD1L7</A> & ( <A HREF="#YC1L36">YC1L36</A> & ( ((!<A HREF="#HD1L8">HD1L8</A>) # (!<A HREF="#HD1L10">HD1L10</A>)) # (<A HREF="#HD1L9">HD1L9</A>) ) ) ) # ( <A HREF="#HD1L7">HD1L7</A> & ( !<A HREF="#YC1L36">YC1L36</A> & ( ((!<A HREF="#HD1L8">HD1L8</A>) # (!<A HREF="#HD1L10">HD1L10</A>)) # (<A HREF="#HD1L9">HD1L9</A>) ) ) ) # ( !<A HREF="#HD1L7">HD1L7</A> & ( !<A HREF="#YC1L36">YC1L36</A> & ( ((!<A HREF="#HD1L8">HD1L8</A>) # (!<A HREF="#HD1L10">HD1L10</A>)) # (<A HREF="#HD1L9">HD1L9</A>) ) ) );


<P> --ZD1L1094 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0 at LABCELL_X29_Y11_N12
<P><A NAME="ZD1L1094">ZD1L1094</A> = ( <A HREF="#ZD1_W_alu_result[0]">ZD1_W_alu_result[0]</A> & ( (<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ((!<A HREF="#ZD1_av_ld_align_cycle[1]">ZD1_av_ld_align_cycle[1]</A> & ((!<A HREF="#ZD1_av_ld_align_cycle[0]">ZD1_av_ld_align_cycle[0]</A>) # (<A HREF="#ZD1_W_alu_result[1]">ZD1_W_alu_result[1]</A>))) # (<A HREF="#ZD1_av_ld_align_cycle[1]">ZD1_av_ld_align_cycle[1]</A> & (!<A HREF="#ZD1_av_ld_align_cycle[0]">ZD1_av_ld_align_cycle[0]</A> & <A HREF="#ZD1_W_alu_result[1]">ZD1_W_alu_result[1]</A>)))) ) ) # ( !<A HREF="#ZD1_W_alu_result[0]">ZD1_W_alu_result[0]</A> & ( (!<A HREF="#ZD1_av_ld_align_cycle[1]">ZD1_av_ld_align_cycle[1]</A> & (<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & <A HREF="#ZD1_W_alu_result[1]">ZD1_W_alu_result[1]</A>)) ) );


<P> --ZD1L976 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]~0 at LABCELL_X29_Y11_N15
<P><A NAME="ZD1L976">ZD1L976</A> = ( <A HREF="#ZD1_W_alu_result[0]">ZD1_W_alu_result[0]</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>) # ((!<A HREF="#ZD1_av_ld_align_cycle[1]">ZD1_av_ld_align_cycle[1]</A> & ((!<A HREF="#ZD1_av_ld_align_cycle[0]">ZD1_av_ld_align_cycle[0]</A>) # (<A HREF="#ZD1_W_alu_result[1]">ZD1_W_alu_result[1]</A>))) # (<A HREF="#ZD1_av_ld_align_cycle[1]">ZD1_av_ld_align_cycle[1]</A> & (<A HREF="#ZD1_W_alu_result[1]">ZD1_W_alu_result[1]</A> & !<A HREF="#ZD1_av_ld_align_cycle[0]">ZD1_av_ld_align_cycle[0]</A>))) ) ) # ( !<A HREF="#ZD1_W_alu_result[0]">ZD1_W_alu_result[0]</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>) # ((!<A HREF="#ZD1_av_ld_align_cycle[1]">ZD1_av_ld_align_cycle[1]</A> & <A HREF="#ZD1_W_alu_result[1]">ZD1_W_alu_result[1]</A>)) ) );


<P> --ZD1L654 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0 at LABCELL_X37_Y12_N6
<P><A NAME="ZD1L654">ZD1L654</A> = ( !<A HREF="#ZD1_D_iw[8]">ZD1_D_iw[8]</A> & ( (!<A HREF="#ZD1_D_iw[7]">ZD1_D_iw[7]</A> & (!<A HREF="#ZD1_D_iw[9]">ZD1_D_iw[9]</A> & (!<A HREF="#ZD1_D_iw[6]">ZD1_D_iw[6]</A> & !<A HREF="#ZD1_D_iw[10]">ZD1_D_iw[10]</A>))) ) );


<P> --ZD1L655 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0 at LABCELL_X37_Y12_N9
<P><A NAME="ZD1L655">ZD1L655</A> = ( <A HREF="#ZD1_D_iw[6]">ZD1_D_iw[6]</A> & ( (!<A HREF="#ZD1_D_iw[7]">ZD1_D_iw[7]</A> & (!<A HREF="#ZD1_D_iw[9]">ZD1_D_iw[9]</A> & (!<A HREF="#ZD1_D_iw[8]">ZD1_D_iw[8]</A> & !<A HREF="#ZD1_D_iw[10]">ZD1_D_iw[10]</A>))) ) );


<P> --ZD1_W_bstatus_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg at FF_X37_Y12_N50
<P> --register power-up is low

<P><A NAME="ZD1_W_bstatus_reg">ZD1_W_bstatus_reg</A> = DFFEAS(<A HREF="#ZD1L900">ZD1L900</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_E_valid_from_R">ZD1_E_valid_from_R</A>,  ,  ,  ,  );


<P> --ZD1L656 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0 at LABCELL_X37_Y12_N15
<P><A NAME="ZD1L656">ZD1L656</A> = ( !<A HREF="#ZD1_D_iw[8]">ZD1_D_iw[8]</A> & ( (<A HREF="#ZD1_D_iw[7]">ZD1_D_iw[7]</A> & (!<A HREF="#ZD1_D_iw[9]">ZD1_D_iw[9]</A> & !<A HREF="#ZD1_D_iw[10]">ZD1_D_iw[10]</A>)) ) );


<P> --ZD1_W_ienable_reg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0] at FF_X37_Y12_N1
<P> --register power-up is low

<P><A NAME="ZD1_W_ienable_reg[0]">ZD1_W_ienable_reg[0]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L914">ZD1L914</A>, <A HREF="#ZD1_E_src1[0]">ZD1_E_src1[0]</A>,  ,  , VCC);


<P> --ZD1L388 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0 at LABCELL_X37_Y12_N18
<P><A NAME="ZD1L388">ZD1L388</A> = ( !<A HREF="#ZD1_D_iw[10]">ZD1_D_iw[10]</A> & ( !<A HREF="#ZD1_D_iw[9]">ZD1_D_iw[9]</A> & ( (!<A HREF="#ZD1_D_iw[6]">ZD1_D_iw[6]</A> & (<A HREF="#ZD1_D_iw[8]">ZD1_D_iw[8]</A> & (<A HREF="#ZD1_W_ipending_reg[0]">ZD1_W_ipending_reg[0]</A> & !<A HREF="#ZD1_D_iw[7]">ZD1_D_iw[7]</A>))) ) ) );


<P> --ZD1L389 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1 at LABCELL_X37_Y12_N0
<P><A NAME="ZD1L389">ZD1L389</A> = ( <A HREF="#ZD1_W_bstatus_reg">ZD1_W_bstatus_reg</A> & ( (!<A HREF="#ZD1L388">ZD1L388</A> & ((!<A HREF="#ZD1L656">ZD1L656</A>) # ((<A HREF="#ZD1_D_iw[6]">ZD1_D_iw[6]</A> & !<A HREF="#ZD1_W_ienable_reg[0]">ZD1_W_ienable_reg[0]</A>)))) ) ) # ( !<A HREF="#ZD1_W_bstatus_reg">ZD1_W_bstatus_reg</A> & ( (!<A HREF="#ZD1L656">ZD1L656</A> & (((!<A HREF="#ZD1L388">ZD1L388</A>)))) # (<A HREF="#ZD1L656">ZD1L656</A> & ((!<A HREF="#ZD1_D_iw[6]">ZD1_D_iw[6]</A>) # ((!<A HREF="#ZD1L388">ZD1L388</A> & !<A HREF="#ZD1_W_ienable_reg[0]">ZD1_W_ienable_reg[0]</A>)))) ) );


<P> --ZD1L390 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2 at LABCELL_X37_Y12_N45
<P><A NAME="ZD1L390">ZD1L390</A> = ( <A HREF="#ZD1L655">ZD1L655</A> & ( (!<A HREF="#ZD1L654">ZD1L654</A> & ((<A HREF="#ZD1_W_estatus_reg">ZD1_W_estatus_reg</A>))) # (<A HREF="#ZD1L654">ZD1L654</A> & (<A HREF="#ZD1_W_status_reg_pie">ZD1_W_status_reg_pie</A>)) ) ) # ( !<A HREF="#ZD1L655">ZD1L655</A> & ( (!<A HREF="#ZD1L654">ZD1L654</A> & ((!<A HREF="#ZD1L389">ZD1L389</A>))) # (<A HREF="#ZD1L654">ZD1L654</A> & (<A HREF="#ZD1_W_status_reg_pie">ZD1_W_status_reg_pie</A>)) ) );


<P> --ZD1L352 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~26 at LABCELL_X29_Y11_N48
<P><A NAME="ZD1L352">ZD1L352</A> = ( <A HREF="#ZD1L194">ZD1L194</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ((!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>) # ((<A HREF="#ZD1L398">ZD1L398</A>)))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (((<A HREF="#ZD1_E_shift_rot_result[0]">ZD1_E_shift_rot_result[0]</A>)))) ) ) # ( !<A HREF="#ZD1L194">ZD1L194</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ((<A HREF="#ZD1L398">ZD1L398</A>)))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (((<A HREF="#ZD1_E_shift_rot_result[0]">ZD1_E_shift_rot_result[0]</A>)))) ) );


<P> --ZD1L844 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~4 at LABCELL_X37_Y12_N30
<P><A NAME="ZD1L844">ZD1L844</A> = ( <A HREF="#ZD1L849">ZD1L849</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (!<A HREF="#ZD1_R_ctrl_force_src2_zero">ZD1_R_ctrl_force_src2_zero</A> & <A HREF="#EE2_q_b[0]">EE2_q_b[0]</A>)) ) ) # ( !<A HREF="#ZD1L849">ZD1L849</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (!<A HREF="#ZD1_R_ctrl_force_src2_zero">ZD1_R_ctrl_force_src2_zero</A> & <A HREF="#ZD1_D_iw[6]">ZD1_D_iw[6]</A>)) ) );


<P> --ZD1L793 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[0]~27 at LABCELL_X37_Y14_N45
<P><A NAME="ZD1L793">ZD1L793</A> = (!<A HREF="#ZD1L826">ZD1L826</A> & (!<A HREF="#ZD1L825">ZD1L825</A> & <A HREF="#EE1_q_b[0]">EE1_q_b[0]</A>));


<P> --ZD1_R_ctrl_wrctl_inst is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst at FF_X36_Y12_N44
<P> --register power-up is low

<P><A NAME="ZD1_R_ctrl_wrctl_inst">ZD1_R_ctrl_wrctl_inst</A> = DFFEAS(<A HREF="#ZD1_D_op_wrctl">ZD1_D_op_wrctl</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L958 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0 at LABCELL_X37_Y12_N42
<P><A NAME="ZD1L958">ZD1L958</A> = ( <A HREF="#ZD1L522Q">ZD1L522Q</A> & ( ((<A HREF="#ZD1L654">ZD1L654</A> & <A HREF="#ZD1L782Q">ZD1L782Q</A>)) # (<A HREF="#ZD1_W_status_reg_pie">ZD1_W_status_reg_pie</A>) ) ) # ( !<A HREF="#ZD1L522Q">ZD1L522Q</A> & ( (<A HREF="#ZD1_W_status_reg_pie">ZD1_W_status_reg_pie</A> & ((!<A HREF="#ZD1L654">ZD1L654</A>) # (!<A HREF="#ZD1L782Q">ZD1L782Q</A>))) ) );


<P> --ZD1L959 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1 at LABCELL_X36_Y12_N18
<P><A NAME="ZD1L959">ZD1L959</A> = ( <A HREF="#ZD1_W_estatus_reg">ZD1_W_estatus_reg</A> & ( <A HREF="#ZD1L614">ZD1L614</A> & ( ((!<A HREF="#ZD1L643">ZD1L643</A> & (<A HREF="#ZD1L958">ZD1L958</A>)) # (<A HREF="#ZD1L643">ZD1L643</A> & ((<A HREF="#ZD1L904Q">ZD1L904Q</A>)))) # (<A HREF="#ZD1L644">ZD1L644</A>) ) ) ) # ( !<A HREF="#ZD1_W_estatus_reg">ZD1_W_estatus_reg</A> & ( <A HREF="#ZD1L614">ZD1L614</A> & ( (!<A HREF="#ZD1L644">ZD1L644</A> & ((!<A HREF="#ZD1L643">ZD1L643</A> & (<A HREF="#ZD1L958">ZD1L958</A>)) # (<A HREF="#ZD1L643">ZD1L643</A> & ((<A HREF="#ZD1L904Q">ZD1L904Q</A>))))) ) ) ) # ( <A HREF="#ZD1_W_estatus_reg">ZD1_W_estatus_reg</A> & ( !<A HREF="#ZD1L614">ZD1L614</A> & ( <A HREF="#ZD1L958">ZD1L958</A> ) ) ) # ( !<A HREF="#ZD1_W_estatus_reg">ZD1_W_estatus_reg</A> & ( !<A HREF="#ZD1L614">ZD1L614</A> & ( <A HREF="#ZD1L958">ZD1L958</A> ) ) );


<P> --ZD1L960 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~2 at LABCELL_X36_Y12_N57
<P><A NAME="ZD1L960">ZD1L960</A> = ( <A HREF="#ZD1L959">ZD1L959</A> & ( (!<A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A> & !<A HREF="#ZD1_R_ctrl_break">ZD1_R_ctrl_break</A>) ) );


<P> --ZD1_W_ienable_reg[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1] at FF_X37_Y12_N5
<P> --register power-up is low

<P><A NAME="ZD1_W_ienable_reg[1]">ZD1_W_ienable_reg[1]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L914">ZD1L914</A>, <A HREF="#ZD1_E_src1[1]">ZD1_E_src1[1]</A>,  ,  , VCC);


<P> --GE1_oci_ienable[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] at FF_X19_Y8_N49
<P> --register power-up is low

<P><A NAME="GE1_oci_ienable[1]">GE1_oci_ienable[1]</A> = DFFEAS(<A HREF="#GE1L8">GE1L8</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#GE1L14">GE1L14</A>,  ,  ,  ,  );


<P> --V1_fifo_AE is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE at FF_X11_Y8_N25
<P> --register power-up is low

<P><A NAME="V1_fifo_AE">V1_fifo_AE</A> = DFFEAS(<A HREF="#V1L58">V1L58</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --V1_ien_AE is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ien_AE at FF_X18_Y8_N4
<P> --register power-up is low

<P><A NAME="V1_ien_AE">V1_ien_AE</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#V1L77">V1L77</A>, <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A>,  ,  , VCC);


<P> --V1_av_readdata[9] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9] at LABCELL_X22_Y8_N48
<P><A NAME="V1_av_readdata[9]">V1_av_readdata[9]</A> = (<A HREF="#V1_ien_AE">V1_ien_AE</A> & <A HREF="#V1_fifo_AE">V1_fifo_AE</A>);


<P> --V1_ien_AF is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ien_AF at FF_X12_Y8_N22
<P> --register power-up is low

<P><A NAME="V1_ien_AF">V1_ien_AF</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#V1L77">V1L77</A>, <A HREF="#ZD1L1110Q">ZD1L1110Q</A>,  ,  , VCC);


<P> --V1_pause_irq is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|pause_irq at FF_X11_Y8_N10
<P> --register power-up is low

<P><A NAME="V1_pause_irq">V1_pause_irq</A> = DFFEAS(<A HREF="#V1L81">V1L81</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --V1_fifo_AF is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF at FF_X12_Y8_N49
<P> --register power-up is low

<P><A NAME="V1_fifo_AF">V1_fifo_AF</A> = DFFEAS(<A HREF="#V1L60">V1L60</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --V1L66 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0 at LABCELL_X22_Y8_N27
<P><A NAME="V1L66">V1L66</A> = ( <A HREF="#V1_ien_AF">V1_ien_AF</A> & ( (<A HREF="#V1_fifo_AF">V1_fifo_AF</A>) # (<A HREF="#V1_pause_irq">V1_pause_irq</A>) ) );


<P> --ZD1L920 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[1]~0 at LABCELL_X22_Y8_N24
<P><A NAME="ZD1L920">ZD1L920</A> = ( <A HREF="#V1_av_readdata[9]">V1_av_readdata[9]</A> & ( (<A HREF="#ZD1_W_ienable_reg[1]">ZD1_W_ienable_reg[1]</A> & !<A HREF="#GE1_oci_ienable[1]">GE1_oci_ienable[1]</A>) ) ) # ( !<A HREF="#V1_av_readdata[9]">V1_av_readdata[9]</A> & ( (<A HREF="#V1L66">V1L66</A> & (<A HREF="#ZD1_W_ienable_reg[1]">ZD1_W_ienable_reg[1]</A> & !<A HREF="#GE1_oci_ienable[1]">GE1_oci_ienable[1]</A>)) ) );


<P> --GE1_oci_ienable[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] at FF_X22_Y8_N23
<P> --register power-up is low

<P><A NAME="GE1_oci_ienable[0]">GE1_oci_ienable[0]</A> = DFFEAS(<A HREF="#GE1L6">GE1L6</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#GE1L14">GE1L14</A>,  ,  ,  ,  );


<P> --FB1_timeout_occurred is nios_system:NiosII|nios_system_timer_0:timer_0|timeout_occurred at FF_X22_Y11_N1
<P> --register power-up is low

<P><A NAME="FB1_timeout_occurred">FB1_timeout_occurred</A> = DFFEAS(<A HREF="#FB1L80">FB1L80</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --FB1_control_register is nios_system:NiosII|nios_system_timer_0:timer_0|control_register at FF_X22_Y11_N8
<P> --register power-up is low

<P><A NAME="FB1_control_register">FB1_control_register</A> = DFFEAS(<A HREF="#FB1L46">FB1L46</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_W_ipending_reg_nxt[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0] at LABCELL_X22_Y11_N30
<P><A NAME="ZD1_W_ipending_reg_nxt[0]">ZD1_W_ipending_reg_nxt[0]</A> = ( <A HREF="#ZD1_W_ienable_reg[0]">ZD1_W_ienable_reg[0]</A> & ( (<A HREF="#FB1_control_register">FB1_control_register</A> & (<A HREF="#FB1L81Q">FB1L81Q</A> & !<A HREF="#GE1_oci_ienable[0]">GE1_oci_ienable[0]</A>)) ) );


<P> --ZD1L1160 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0 at LABCELL_X31_Y11_N33
<P><A NAME="ZD1L1160">ZD1L1160</A> = ( <A HREF="#ZD1_R_ctrl_break">ZD1_R_ctrl_break</A> ) # ( !<A HREF="#ZD1_R_ctrl_break">ZD1_R_ctrl_break</A> & ( (<A HREF="#ZD1_hbreak_enabled">ZD1_hbreak_enabled</A> & ((!<A HREF="#ZD1L614">ZD1L614</A>) # (!<A HREF="#ZD1L643">ZD1L643</A>))) ) );


<P> --ZD1L1162 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0 at MLABCELL_X28_Y10_N18
<P><A NAME="ZD1L1162">ZD1L1162</A> = (!<A HREF="#ZD1_hbreak_pending">ZD1_hbreak_pending</A> & ((<A HREF="#ZD1L1163">ZD1L1163</A>))) # (<A HREF="#ZD1_hbreak_pending">ZD1_hbreak_pending</A> & (!<A HREF="#ZD1_hbreak_enabled">ZD1_hbreak_enabled</A>));


<P> --UE1_take_action_ocimem_a is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a at LABCELL_X1_Y5_N6
<P><A NAME="UE1_take_action_ocimem_a">UE1_take_action_ocimem_a</A> = ( <A HREF="#UE1L68">UE1L68</A> & ( (!<A HREF="#UE1_jdo[35]">UE1_jdo[35]</A> & <A HREF="#UE1_jdo[34]">UE1_jdo[34]</A>) ) );


<P> --UE1_jdo[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] at FF_X1_Y6_N23
<P> --register power-up is low

<P><A NAME="UE1_jdo[21]">UE1_jdo[21]</A> = DFFEAS(<A HREF="#UE1L37">UE1L37</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --UE1_jdo[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] at FF_X3_Y6_N4
<P> --register power-up is low

<P><A NAME="UE1_jdo[20]">UE1_jdo[20]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>, <A HREF="#VE1_sr[20]">VE1_sr[20]</A>,  ,  , VCC);


<P> --KE1_break_on_reset is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset at FF_X8_Y8_N16
<P> --register power-up is low

<P><A NAME="KE1_break_on_reset">KE1_break_on_reset</A> = DFFEAS(<A HREF="#KE1L2">KE1L2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_take_action_ocimem_a">UE1_take_action_ocimem_a</A>,  ,  ,  ,  );


<P> --XE1_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] at FF_X4_Y5_N53
<P> --register power-up is low

<P><A NAME="XE1_dreg[0]">XE1_dreg[0]</A> = DFFEAS(<A HREF="#XE1L5">XE1L5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --KE1L4 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 at LABCELL_X9_Y6_N12
<P><A NAME="KE1L4">KE1L4</A> = ( <A HREF="#KE1_jtag_break">KE1_jtag_break</A> & ( <A HREF="#XE1_dreg[0]">XE1_dreg[0]</A> & ( (!<A HREF="#UE1_take_action_ocimem_a">UE1_take_action_ocimem_a</A> & (((<A HREF="#KE1_break_on_reset">KE1_break_on_reset</A>)))) # (<A HREF="#UE1_take_action_ocimem_a">UE1_take_action_ocimem_a</A> & (((!<A HREF="#UE1_jdo[20]">UE1_jdo[20]</A>)) # (<A HREF="#UE1_jdo[21]">UE1_jdo[21]</A>))) ) ) ) # ( !<A HREF="#KE1_jtag_break">KE1_jtag_break</A> & ( <A HREF="#XE1_dreg[0]">XE1_dreg[0]</A> & ( (!<A HREF="#UE1_take_action_ocimem_a">UE1_take_action_ocimem_a</A> & ((<A HREF="#KE1_break_on_reset">KE1_break_on_reset</A>))) # (<A HREF="#UE1_take_action_ocimem_a">UE1_take_action_ocimem_a</A> & (<A HREF="#UE1_jdo[21]">UE1_jdo[21]</A>)) ) ) ) # ( <A HREF="#KE1_jtag_break">KE1_jtag_break</A> & ( !<A HREF="#XE1_dreg[0]">XE1_dreg[0]</A> & ( ((!<A HREF="#UE1_jdo[20]">UE1_jdo[20]</A>) # (!<A HREF="#UE1_take_action_ocimem_a">UE1_take_action_ocimem_a</A>)) # (<A HREF="#UE1_jdo[21]">UE1_jdo[21]</A>) ) ) ) # ( !<A HREF="#KE1_jtag_break">KE1_jtag_break</A> & ( !<A HREF="#XE1_dreg[0]">XE1_dreg[0]</A> & ( (<A HREF="#UE1_jdo[21]">UE1_jdo[21]</A> & <A HREF="#UE1_take_action_ocimem_a">UE1_take_action_ocimem_a</A>) ) ) );


<P> --GE1_oci_single_step_mode is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode at FF_X10_Y9_N40
<P> --register power-up is low

<P><A NAME="GE1_oci_single_step_mode">GE1_oci_single_step_mode</A> = DFFEAS(<A HREF="#GE1L13">GE1L13</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L1172 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0 at MLABCELL_X28_Y10_N12
<P><A NAME="ZD1L1172">ZD1L1172</A> = ( <A HREF="#ZD1L753">ZD1L753</A> & ( (<A HREF="#GE1_oci_single_step_mode">GE1_oci_single_step_mode</A> & <A HREF="#ZD1_hbreak_enabled">ZD1_hbreak_enabled</A>) ) ) # ( !<A HREF="#ZD1L753">ZD1L753</A> & ( (<A HREF="#GE1_oci_single_step_mode">GE1_oci_single_step_mode</A> & ((<A HREF="#ZD1_wait_for_one_post_bret_inst">ZD1_wait_for_one_post_bret_inst</A>) # (<A HREF="#ZD1_hbreak_enabled">ZD1_hbreak_enabled</A>))) ) );


<P> --WC2_src_data[51] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[51] at LABCELL_X24_Y13_N12
<P><A NAME="WC2_src_data[51]">WC2_src_data[51]</A> = ( <A HREF="#ZD1_W_alu_result[15]">ZD1_W_alu_result[15]</A> & ( <A HREF="#ZD1_F_pc[13]">ZD1_F_pc[13]</A> & ( (!<A HREF="#WC2L21">WC2L21</A> & (<A HREF="#TC1L21">TC1L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) # (<A HREF="#WC2L21">WC2L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # ((<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) ) ) ) # ( !<A HREF="#ZD1_W_alu_result[15]">ZD1_W_alu_result[15]</A> & ( <A HREF="#ZD1_F_pc[13]">ZD1_F_pc[13]</A> & ( (<A HREF="#WC2L21">WC2L21</A> & (((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A> & !<A HREF="#TC1L21">TC1L21</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) ) ) # ( <A HREF="#ZD1_W_alu_result[15]">ZD1_W_alu_result[15]</A> & ( !<A HREF="#ZD1_F_pc[13]">ZD1_F_pc[13]</A> & ( (<A HREF="#TC1L21">TC1L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # ((!<A HREF="#WC2L21">WC2L21</A> & <A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) ) ) );


<P> --Z1L2 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|wren~0 at LABCELL_X27_Y11_N3
<P><A NAME="Z1L2">Z1L2</A> = ( <A HREF="#ZD1L1158Q">ZD1L1158Q</A> & ( (!<A HREF="#PC6_mem_used[1]">PC6_mem_used[1]</A> & !<A HREF="#AD1_write_accepted">AD1_write_accepted</A>) ) );


<P> --Z1L3 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|wren~1 at LABCELL_X37_Y11_N18
<P><A NAME="Z1L3">Z1L3</A> = ( <A HREF="#BD1L16">BD1L16</A> & ( <A HREF="#ZC1L2">ZC1L2</A> ) ) # ( !<A HREF="#BD1L16">BD1L16</A> & ( <A HREF="#ZC1L2">ZC1L2</A> & ( (!<A HREF="#BD1L3">BD1L3</A>) # ((!<A HREF="#Z1L2">Z1L2</A>) # ((!<A HREF="#ND2L2">ND2L2</A>) # (<A HREF="#BD1L17">BD1L17</A>))) ) ) ) # ( <A HREF="#BD1L16">BD1L16</A> & ( !<A HREF="#ZC1L2">ZC1L2</A> ) ) # ( !<A HREF="#BD1L16">BD1L16</A> & ( !<A HREF="#ZC1L2">ZC1L2</A> ) );


<P> --FF1_eq_node[1] is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|decode_5la:decode3|eq_node[1] at LABCELL_X24_Y13_N6
<P><A NAME="FF1_eq_node[1]">FF1_eq_node[1]</A> = ( <A HREF="#WC2L21">WC2L21</A> & ( <A HREF="#ZD1_F_pc[13]">ZD1_F_pc[13]</A> & ( (!<A HREF="#Z1L3">Z1L3</A> & (((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A> & !<A HREF="#TC1L21">TC1L21</A>)) # (<A HREF="#FF1L4">FF1L4</A>))) ) ) ) # ( !<A HREF="#WC2L21">WC2L21</A> & ( <A HREF="#ZD1_F_pc[13]">ZD1_F_pc[13]</A> & ( (!<A HREF="#Z1L3">Z1L3</A> & (<A HREF="#FF1L4">FF1L4</A> & <A HREF="#TC1L21">TC1L21</A>)) ) ) ) # ( <A HREF="#WC2L21">WC2L21</A> & ( !<A HREF="#ZD1_F_pc[13]">ZD1_F_pc[13]</A> & ( (!<A HREF="#Z1L3">Z1L3</A> & (<A HREF="#FF1L4">FF1L4</A> & <A HREF="#TC1L21">TC1L21</A>)) ) ) ) # ( !<A HREF="#WC2L21">WC2L21</A> & ( !<A HREF="#ZD1_F_pc[13]">ZD1_F_pc[13]</A> & ( (!<A HREF="#Z1L3">Z1L3</A> & (<A HREF="#FF1L4">FF1L4</A> & <A HREF="#TC1L21">TC1L21</A>)) ) ) );


<P> --CB1_r_early_rst is nios_system:NiosII|altera_reset_controller:rst_controller|r_early_rst at FF_X10_Y6_N14
<P> --register power-up is low

<P><A NAME="CB1_r_early_rst">CB1_r_early_rst</A> = DFFEAS(<A HREF="#CB1L13">CB1L13</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --ZD1_d_writedata[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4] at FF_X37_Y11_N35
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[4]">ZD1_d_writedata[4]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[4]">EE2_q_b[4]</A>,  ,  , VCC);


<P> --WC2L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~2 at LABCELL_X37_Y11_N33
<P><A NAME="WC2L23">WC2L23</A> = ( <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A> & ( <A HREF="#ND2L2">ND2L2</A> & ( (<A HREF="#ZC1L2">ZC1L2</A> & (!<A HREF="#BD1L16">BD1L16</A> & (!<A HREF="#BD1L17">BD1L17</A> & <A HREF="#BD1L3">BD1L3</A>))) ) ) );


<P> --WC2_src_data[38] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[38] at LABCELL_X24_Y13_N15
<P><A NAME="WC2_src_data[38]">WC2_src_data[38]</A> = ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( <A HREF="#ZD1L698Q">ZD1L698Q</A> & ( (!<A HREF="#WC2L21">WC2L21</A> & (<A HREF="#TC1L21">TC1L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) # (<A HREF="#WC2L21">WC2L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # ((<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) ) ) ) # ( !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( <A HREF="#ZD1L698Q">ZD1L698Q</A> & ( (<A HREF="#WC2L21">WC2L21</A> & (((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A> & !<A HREF="#TC1L21">TC1L21</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) ) ) # ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( !<A HREF="#ZD1L698Q">ZD1L698Q</A> & ( (<A HREF="#TC1L21">TC1L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # ((!<A HREF="#WC2L21">WC2L21</A> & <A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) ) ) );


<P> --WC2_src_data[39] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[39] at MLABCELL_X28_Y15_N6
<P><A NAME="WC2_src_data[39]">WC2_src_data[39]</A> = ( <A HREF="#ZD1_F_pc[1]">ZD1_F_pc[1]</A> & ( <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( (!<A HREF="#WC2L21">WC2L21</A> & (<A HREF="#TC1L21">TC1L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) # (<A HREF="#WC2L21">WC2L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # ((<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) ) ) ) # ( !<A HREF="#ZD1_F_pc[1]">ZD1_F_pc[1]</A> & ( <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( (<A HREF="#TC1L21">TC1L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # ((!<A HREF="#WC2L21">WC2L21</A> & <A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) ) ) ) # ( <A HREF="#ZD1_F_pc[1]">ZD1_F_pc[1]</A> & ( !<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( (<A HREF="#WC2L21">WC2L21</A> & (((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A> & !<A HREF="#TC1L21">TC1L21</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) ) );


<P> --WC2_src_data[40] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[40] at MLABCELL_X28_Y15_N0
<P><A NAME="WC2_src_data[40]">WC2_src_data[40]</A> = ( <A HREF="#ZD1_F_pc[2]">ZD1_F_pc[2]</A> & ( <A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & ( (!<A HREF="#TC1L21">TC1L21</A> & (<A HREF="#WC2L21">WC2L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) # (<A HREF="#TC1L21">TC1L21</A> & (((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) ) ) # ( !<A HREF="#ZD1_F_pc[2]">ZD1_F_pc[2]</A> & ( <A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & ( (<A HREF="#TC1L21">TC1L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # ((<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & !<A HREF="#WC2L21">WC2L21</A>)))) ) ) ) # ( <A HREF="#ZD1_F_pc[2]">ZD1_F_pc[2]</A> & ( !<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & ( (<A HREF="#WC2L21">WC2L21</A> & (((!<A HREF="#TC1L21">TC1L21</A> & !<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) ) );


<P> --WC2_src_data[41] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[41] at MLABCELL_X28_Y15_N3
<P><A NAME="WC2_src_data[41]">WC2_src_data[41]</A> = ( <A HREF="#ZD1_F_pc[3]">ZD1_F_pc[3]</A> & ( <A HREF="#ZD1_W_alu_result[5]">ZD1_W_alu_result[5]</A> & ( (!<A HREF="#TC1L21">TC1L21</A> & (<A HREF="#WC2L21">WC2L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) # (<A HREF="#TC1L21">TC1L21</A> & (((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) ) ) # ( !<A HREF="#ZD1_F_pc[3]">ZD1_F_pc[3]</A> & ( <A HREF="#ZD1_W_alu_result[5]">ZD1_W_alu_result[5]</A> & ( (<A HREF="#TC1L21">TC1L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # ((<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & !<A HREF="#WC2L21">WC2L21</A>)))) ) ) ) # ( <A HREF="#ZD1_F_pc[3]">ZD1_F_pc[3]</A> & ( !<A HREF="#ZD1_W_alu_result[5]">ZD1_W_alu_result[5]</A> & ( (<A HREF="#WC2L21">WC2L21</A> & (((!<A HREF="#TC1L21">TC1L21</A> & !<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) ) );


<P> --WC2_src_data[42] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[42] at MLABCELL_X28_Y15_N9
<P><A NAME="WC2_src_data[42]">WC2_src_data[42]</A> = ( <A HREF="#ZD1_F_pc[4]">ZD1_F_pc[4]</A> & ( <A HREF="#ZD1_W_alu_result[6]">ZD1_W_alu_result[6]</A> & ( (!<A HREF="#WC2L21">WC2L21</A> & (<A HREF="#TC1L21">TC1L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) # (<A HREF="#WC2L21">WC2L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # ((<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) ) ) ) # ( !<A HREF="#ZD1_F_pc[4]">ZD1_F_pc[4]</A> & ( <A HREF="#ZD1_W_alu_result[6]">ZD1_W_alu_result[6]</A> & ( (<A HREF="#TC1L21">TC1L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # ((!<A HREF="#WC2L21">WC2L21</A> & <A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) ) ) ) # ( <A HREF="#ZD1_F_pc[4]">ZD1_F_pc[4]</A> & ( !<A HREF="#ZD1_W_alu_result[6]">ZD1_W_alu_result[6]</A> & ( (<A HREF="#WC2L21">WC2L21</A> & (((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A> & !<A HREF="#TC1L21">TC1L21</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) ) );


<P> --WC2_src_data[43] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[43] at MLABCELL_X28_Y15_N33
<P><A NAME="WC2_src_data[43]">WC2_src_data[43]</A> = ( <A HREF="#ZD1L704Q">ZD1L704Q</A> & ( <A HREF="#ZD1L869Q">ZD1L869Q</A> & ( (!<A HREF="#TC1L21">TC1L21</A> & (<A HREF="#WC2L21">WC2L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) # (<A HREF="#TC1L21">TC1L21</A> & (((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) ) ) # ( !<A HREF="#ZD1L704Q">ZD1L704Q</A> & ( <A HREF="#ZD1L869Q">ZD1L869Q</A> & ( (<A HREF="#TC1L21">TC1L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # ((<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & !<A HREF="#WC2L21">WC2L21</A>)))) ) ) ) # ( <A HREF="#ZD1L704Q">ZD1L704Q</A> & ( !<A HREF="#ZD1L869Q">ZD1L869Q</A> & ( (<A HREF="#WC2L21">WC2L21</A> & (((!<A HREF="#TC1L21">TC1L21</A> & !<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) ) );


<P> --WC2_src_data[44] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[44] at MLABCELL_X28_Y14_N57
<P><A NAME="WC2_src_data[44]">WC2_src_data[44]</A> = ( <A HREF="#ZD1_F_pc[6]">ZD1_F_pc[6]</A> & ( <A HREF="#ZD1L871Q">ZD1L871Q</A> & ( (!<A HREF="#TC1L21">TC1L21</A> & (<A HREF="#WC2L21">WC2L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) # (<A HREF="#TC1L21">TC1L21</A> & (((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) ) ) # ( !<A HREF="#ZD1_F_pc[6]">ZD1_F_pc[6]</A> & ( <A HREF="#ZD1L871Q">ZD1L871Q</A> & ( (<A HREF="#TC1L21">TC1L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # ((<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & !<A HREF="#WC2L21">WC2L21</A>)))) ) ) ) # ( <A HREF="#ZD1_F_pc[6]">ZD1_F_pc[6]</A> & ( !<A HREF="#ZD1L871Q">ZD1L871Q</A> & ( (<A HREF="#WC2L21">WC2L21</A> & (((!<A HREF="#TC1L21">TC1L21</A> & !<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) ) );


<P> --WC2_src_data[45] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[45] at MLABCELL_X28_Y14_N54
<P><A NAME="WC2_src_data[45]">WC2_src_data[45]</A> = ( <A HREF="#ZD1_F_pc[7]">ZD1_F_pc[7]</A> & ( <A HREF="#ZD1L873Q">ZD1L873Q</A> & ( (!<A HREF="#TC1L21">TC1L21</A> & (<A HREF="#WC2L21">WC2L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) # (<A HREF="#TC1L21">TC1L21</A> & (((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) ) ) # ( !<A HREF="#ZD1_F_pc[7]">ZD1_F_pc[7]</A> & ( <A HREF="#ZD1L873Q">ZD1L873Q</A> & ( (<A HREF="#TC1L21">TC1L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # ((<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & !<A HREF="#WC2L21">WC2L21</A>)))) ) ) ) # ( <A HREF="#ZD1_F_pc[7]">ZD1_F_pc[7]</A> & ( !<A HREF="#ZD1L873Q">ZD1L873Q</A> & ( (<A HREF="#WC2L21">WC2L21</A> & (((!<A HREF="#TC1L21">TC1L21</A> & !<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) ) );


<P> --WC2_src_data[46] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[46] at MLABCELL_X28_Y15_N30
<P><A NAME="WC2_src_data[46]">WC2_src_data[46]</A> = ( <A HREF="#ZD1_F_pc[8]">ZD1_F_pc[8]</A> & ( <A HREF="#ZD1_W_alu_result[10]">ZD1_W_alu_result[10]</A> & ( (!<A HREF="#TC1L21">TC1L21</A> & (<A HREF="#WC2L21">WC2L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) # (<A HREF="#TC1L21">TC1L21</A> & (((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) ) ) # ( !<A HREF="#ZD1_F_pc[8]">ZD1_F_pc[8]</A> & ( <A HREF="#ZD1_W_alu_result[10]">ZD1_W_alu_result[10]</A> & ( (<A HREF="#TC1L21">TC1L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # ((<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & !<A HREF="#WC2L21">WC2L21</A>)))) ) ) ) # ( <A HREF="#ZD1_F_pc[8]">ZD1_F_pc[8]</A> & ( !<A HREF="#ZD1_W_alu_result[10]">ZD1_W_alu_result[10]</A> & ( (<A HREF="#WC2L21">WC2L21</A> & (((!<A HREF="#TC1L21">TC1L21</A> & !<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) ) );


<P> --WC2_src_data[47] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[47] at MLABCELL_X28_Y15_N36
<P><A NAME="WC2_src_data[47]">WC2_src_data[47]</A> = ( <A HREF="#ZD1L876Q">ZD1L876Q</A> & ( <A HREF="#ZD1L709Q">ZD1L709Q</A> & ( (!<A HREF="#TC1L21">TC1L21</A> & (<A HREF="#WC2L21">WC2L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) # (<A HREF="#TC1L21">TC1L21</A> & (((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) ) ) # ( !<A HREF="#ZD1L876Q">ZD1L876Q</A> & ( <A HREF="#ZD1L709Q">ZD1L709Q</A> & ( (<A HREF="#WC2L21">WC2L21</A> & (((!<A HREF="#TC1L21">TC1L21</A> & !<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) ) ) # ( <A HREF="#ZD1L876Q">ZD1L876Q</A> & ( !<A HREF="#ZD1L709Q">ZD1L709Q</A> & ( (<A HREF="#TC1L21">TC1L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # ((<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & !<A HREF="#WC2L21">WC2L21</A>)))) ) ) );


<P> --WC2_src_data[48] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[48] at MLABCELL_X28_Y15_N39
<P><A NAME="WC2_src_data[48]">WC2_src_data[48]</A> = ( <A HREF="#ZD1L878Q">ZD1L878Q</A> & ( <A HREF="#ZD1_F_pc[10]">ZD1_F_pc[10]</A> & ( (!<A HREF="#TC1L21">TC1L21</A> & (<A HREF="#WC2L21">WC2L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) # (<A HREF="#TC1L21">TC1L21</A> & (((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) ) ) # ( !<A HREF="#ZD1L878Q">ZD1L878Q</A> & ( <A HREF="#ZD1_F_pc[10]">ZD1_F_pc[10]</A> & ( (<A HREF="#WC2L21">WC2L21</A> & (((!<A HREF="#TC1L21">TC1L21</A> & !<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) ) ) # ( <A HREF="#ZD1L878Q">ZD1L878Q</A> & ( !<A HREF="#ZD1_F_pc[10]">ZD1_F_pc[10]</A> & ( (<A HREF="#TC1L21">TC1L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # ((<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & !<A HREF="#WC2L21">WC2L21</A>)))) ) ) );


<P> --WC2_src_data[49] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[49] at MLABCELL_X28_Y15_N54
<P><A NAME="WC2_src_data[49]">WC2_src_data[49]</A> = ( <A HREF="#ZD1_W_alu_result[13]">ZD1_W_alu_result[13]</A> & ( <A HREF="#ZD1_F_pc[11]">ZD1_F_pc[11]</A> & ( (!<A HREF="#TC1L21">TC1L21</A> & (<A HREF="#WC2L21">WC2L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) # (<A HREF="#TC1L21">TC1L21</A> & (((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) ) ) # ( !<A HREF="#ZD1_W_alu_result[13]">ZD1_W_alu_result[13]</A> & ( <A HREF="#ZD1_F_pc[11]">ZD1_F_pc[11]</A> & ( (<A HREF="#WC2L21">WC2L21</A> & (((!<A HREF="#TC1L21">TC1L21</A> & !<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) ) ) # ( <A HREF="#ZD1_W_alu_result[13]">ZD1_W_alu_result[13]</A> & ( !<A HREF="#ZD1_F_pc[11]">ZD1_F_pc[11]</A> & ( (<A HREF="#TC1L21">TC1L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # ((<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & !<A HREF="#WC2L21">WC2L21</A>)))) ) ) );


<P> --WC2_src_data[50] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[50] at MLABCELL_X28_Y15_N57
<P><A NAME="WC2_src_data[50]">WC2_src_data[50]</A> = ( <A HREF="#ZD1_W_alu_result[14]">ZD1_W_alu_result[14]</A> & ( <A HREF="#ZD1_F_pc[12]">ZD1_F_pc[12]</A> & ( (!<A HREF="#TC1L21">TC1L21</A> & (<A HREF="#WC2L21">WC2L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) # (<A HREF="#TC1L21">TC1L21</A> & (((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) ) ) # ( !<A HREF="#ZD1_W_alu_result[14]">ZD1_W_alu_result[14]</A> & ( <A HREF="#ZD1_F_pc[12]">ZD1_F_pc[12]</A> & ( (<A HREF="#WC2L21">WC2L21</A> & (((!<A HREF="#TC1L21">TC1L21</A> & !<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) ) ) # ( <A HREF="#ZD1_W_alu_result[14]">ZD1_W_alu_result[14]</A> & ( !<A HREF="#ZD1_F_pc[12]">ZD1_F_pc[12]</A> & ( (<A HREF="#TC1L21">TC1L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # ((<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & !<A HREF="#WC2L21">WC2L21</A>)))) ) ) );


<P> --WC2_src_data[32] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[32] at MLABCELL_X28_Y15_N15
<P><A NAME="WC2_src_data[32]">WC2_src_data[32]</A> = ( <A HREF="#WC2L21">WC2L21</A> & ( ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A> & ((!<A HREF="#TC1L21">TC1L21</A>) # (<A HREF="#ZD1_d_byteenable[0]">ZD1_d_byteenable[0]</A>)))) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>) ) ) # ( !<A HREF="#WC2L21">WC2L21</A> & ( (<A HREF="#TC1L21">TC1L21</A> & (<A HREF="#ZD1_d_byteenable[0]">ZD1_d_byteenable[0]</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) ) );


<P> --FF1_eq_node[0] is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|decode_5la:decode3|eq_node[0] at LABCELL_X24_Y13_N48
<P><A NAME="FF1_eq_node[0]">FF1_eq_node[0]</A> = ( <A HREF="#WC2L21">WC2L21</A> & ( <A HREF="#ZD1_F_pc[13]">ZD1_F_pc[13]</A> & ( (!<A HREF="#Z1L3">Z1L3</A> & (!<A HREF="#FF1L4">FF1L4</A> & ((<A HREF="#TC1L21">TC1L21</A>) # (<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)))) ) ) ) # ( !<A HREF="#WC2L21">WC2L21</A> & ( <A HREF="#ZD1_F_pc[13]">ZD1_F_pc[13]</A> & ( (!<A HREF="#Z1L3">Z1L3</A> & ((!<A HREF="#FF1L4">FF1L4</A>) # (!<A HREF="#TC1L21">TC1L21</A>))) ) ) ) # ( <A HREF="#WC2L21">WC2L21</A> & ( !<A HREF="#ZD1_F_pc[13]">ZD1_F_pc[13]</A> & ( (!<A HREF="#Z1L3">Z1L3</A> & ((!<A HREF="#FF1L4">FF1L4</A>) # (!<A HREF="#TC1L21">TC1L21</A>))) ) ) ) # ( !<A HREF="#WC2L21">WC2L21</A> & ( !<A HREF="#ZD1_F_pc[13]">ZD1_F_pc[13]</A> & ( (!<A HREF="#Z1L3">Z1L3</A> & ((!<A HREF="#FF1L4">FF1L4</A>) # (!<A HREF="#TC1L21">TC1L21</A>))) ) ) );


<P> --CE1_readdata[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0] at FF_X9_Y9_N37
<P> --register power-up is low

<P><A NAME="CE1_readdata[0]">CE1_readdata[0]</A> = DFFEAS(<A HREF="#CE1L79">CE1L79</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --WC2L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~3 at LABCELL_X37_Y11_N48
<P><A NAME="WC2L24">WC2L24</A> = ( <A HREF="#ZD1_d_writedata[0]">ZD1_d_writedata[0]</A> & ( <A HREF="#ND2L2">ND2L2</A> & ( (<A HREF="#ZC1L2">ZC1L2</A> & (!<A HREF="#BD1L16">BD1L16</A> & (<A HREF="#BD1L3">BD1L3</A> & !<A HREF="#BD1L17">BD1L17</A>))) ) ) );


<P> --CE1_readdata[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1] at FF_X7_Y8_N37
<P> --register power-up is low

<P><A NAME="CE1_readdata[1]">CE1_readdata[1]</A> = DFFEAS(<A HREF="#CE1L80">CE1L80</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --ZD1_d_writedata[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1] at FF_X37_Y11_N8
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[1]">ZD1_d_writedata[1]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[1]">EE2_q_b[1]</A>,  ,  , VCC);


<P> --WC2L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~4 at LABCELL_X37_Y11_N6
<P><A NAME="WC2L25">WC2L25</A> = ( <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A> & ( <A HREF="#ND2L2">ND2L2</A> & ( (<A HREF="#BD1L3">BD1L3</A> & (!<A HREF="#BD1L16">BD1L16</A> & (<A HREF="#ZC1L2">ZC1L2</A> & !<A HREF="#BD1L17">BD1L17</A>))) ) ) );


<P> --ZD1_d_writedata[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2] at FF_X37_Y11_N32
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[2]">ZD1_d_writedata[2]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[2]">EE2_q_b[2]</A>,  ,  , VCC);


<P> --WC2L26 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~5 at LABCELL_X37_Y11_N30
<P><A NAME="WC2L26">WC2L26</A> = ( <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A> & ( <A HREF="#ND2L2">ND2L2</A> & ( (<A HREF="#ZC1L2">ZC1L2</A> & (!<A HREF="#BD1L16">BD1L16</A> & (<A HREF="#BD1L3">BD1L3</A> & !<A HREF="#BD1L17">BD1L17</A>))) ) ) );


<P> --WC2L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~6 at LABCELL_X37_Y11_N24
<P><A NAME="WC2L27">WC2L27</A> = ( <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A> & ( <A HREF="#ND2L2">ND2L2</A> & ( (<A HREF="#ZC1L2">ZC1L2</A> & (!<A HREF="#BD1L16">BD1L16</A> & (<A HREF="#BD1L3">BD1L3</A> & !<A HREF="#BD1L17">BD1L17</A>))) ) ) );


<P> --ZD1L845 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~5 at LABCELL_X37_Y12_N12
<P><A NAME="ZD1L845">ZD1L845</A> = ( <A HREF="#EE2_q_b[1]">EE2_q_b[1]</A> & ( (!<A HREF="#ZD1_R_ctrl_force_src2_zero">ZD1_R_ctrl_force_src2_zero</A> & (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & ((<A HREF="#ZD1L849">ZD1L849</A>) # (<A HREF="#ZD1_D_iw[7]">ZD1_D_iw[7]</A>)))) ) ) # ( !<A HREF="#EE2_q_b[1]">EE2_q_b[1]</A> & ( (<A HREF="#ZD1_D_iw[7]">ZD1_D_iw[7]</A> & (!<A HREF="#ZD1_R_ctrl_force_src2_zero">ZD1_R_ctrl_force_src2_zero</A> & (!<A HREF="#ZD1L849">ZD1L849</A> & !<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A>))) ) );


<P> --ZD1L794 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[1]~28 at LABCELL_X37_Y14_N24
<P><A NAME="ZD1L794">ZD1L794</A> = ( !<A HREF="#ZD1L825">ZD1L825</A> & ( <A HREF="#EE1_q_b[1]">EE1_q_b[1]</A> & ( !<A HREF="#ZD1L826">ZD1L826</A> ) ) );


<P> --ZD1L489 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~26 at MLABCELL_X34_Y14_N27
<P><A NAME="ZD1L489">ZD1L489</A> = ( <A HREF="#ZD1_E_shift_rot_result[2]">ZD1_E_shift_rot_result[2]</A> & ( (<A HREF="#ZD1_E_shift_rot_result[0]">ZD1_E_shift_rot_result[0]</A>) # (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[2]">ZD1_E_shift_rot_result[2]</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & <A HREF="#ZD1_E_shift_rot_result[0]">ZD1_E_shift_rot_result[0]</A>) ) );


<P> --ZD1L926 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~24 at MLABCELL_X28_Y12_N15
<P><A NAME="ZD1L926">ZD1L926</A> = ( <A HREF="#ZD1_av_ld_byte0_data[2]">ZD1_av_ld_byte0_data[2]</A> & ( ((!<A HREF="#ZD1L384">ZD1L384</A> & <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>)) # (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#ZD1_av_ld_byte0_data[2]">ZD1_av_ld_byte0_data[2]</A> & ( (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & (!<A HREF="#ZD1L384">ZD1L384</A> & <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>)) ) );


<P> --XB1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector2~0 at LABCELL_X16_Y5_N54
<P><A NAME="XB1L4">XB1L4</A> = ( <A HREF="#XB1L10">XB1L10</A> ) # ( !<A HREF="#XB1L10">XB1L10</A> & ( ((!<A HREF="#AC1_middle_of_low_level">AC1_middle_of_low_level</A> & <A HREF="#XB1_s_serial_protocol.STATE_3_START_BIT">XB1_s_serial_protocol.STATE_3_START_BIT</A>)) # (<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A>) ) );


<P> --XB1L31 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~12 at LABCELL_X16_Y4_N51
<P><A NAME="XB1L31">XB1L31</A> = (<A HREF="#XB1L8">XB1L8</A> & (!<A HREF="#T1_internal_reset">T1_internal_reset</A> & !<A HREF="#XB1_s_serial_protocol.STATE_0_IDLE">XB1_s_serial_protocol.STATE_0_IDLE</A>));


<P> --V1_r_val is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|r_val at FF_X6_Y4_N28
<P> --register power-up is low

<P><A NAME="V1_r_val">V1_r_val</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#V1L83">V1L83</A>,  ,  , VCC);


<P> --BC1_r_ena1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1 at FF_X6_Y4_N19
<P> --register power-up is low

<P><A NAME="BC1_r_ena1">BC1_r_ena1</A> = AMPP_FUNCTION(<A HREF="#LF1L43">LF1L43</A>, <A HREF="#BC1L49">BC1L49</A>, !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>);


<P> --BC1L26 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0 at MLABCELL_X6_Y4_N27
<P><A NAME="BC1L26">BC1L26</A> = AMPP_FUNCTION(!<A HREF="#V1_r_val">V1_r_val</A>, !<A HREF="#BC1_r_ena1">BC1_r_ena1</A>);


<P> --JC2_b_full is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X11_Y8_N13
<P> --register power-up is low

<P><A NAME="JC2_b_full">JC2_b_full</A> = DFFEAS(<A HREF="#JC2L6">JC2L6</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC1L112 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 at LABCELL_X4_Y4_N21
<P><A NAME="BC1L112">BC1L112</A> = AMPP_FUNCTION(!<A HREF="#BC1_td_shift[10]">BC1_td_shift[10]</A>, !<A HREF="#BC1_write_stalled">BC1_write_stalled</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#BC1_tck_t_dav">BC1_tck_t_dav</A>);


<P> --BC1L113 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 at MLABCELL_X3_Y4_N36
<P><A NAME="BC1L113">BC1L113</A> = AMPP_FUNCTION(!<A HREF="#BC1_state">BC1_state</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#H1_splitter_nodes_receive_0[3]">H1_splitter_nodes_receive_0[3]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#BC1_count[1]">BC1_count[1]</A>);


<P> --BC1_td_shift[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3] at FF_X3_Y4_N22
<P> --register power-up is low

<P><A NAME="BC1_td_shift[3]">BC1_td_shift[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L82">BC1L82</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND, <A HREF="#BC1L65">BC1L65</A>);


<P> --BC1L81 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6 at LABCELL_X2_Y4_N18
<P><A NAME="BC1L81">BC1L81</A> = AMPP_FUNCTION(!<A HREF="#BC1_count[9]">BC1_count[9]</A>, !<A HREF="#BC1_td_shift[3]">BC1_td_shift[3]</A>, !<A HREF="#BC1L79">BC1L79</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#BC1_rdata[0]">BC1_rdata[0]</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>);


<P> --BC1L49 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 at MLABCELL_X6_Y4_N18
<P><A NAME="BC1L49">BC1L49</A> = AMPP_FUNCTION(!<A HREF="#V1_r_val">V1_r_val</A>, !<A HREF="#BC1_r_ena1">BC1_r_ena1</A>, !<A HREF="#BC1_rvalid0">BC1_rvalid0</A>);


<P> --BC1_read_req is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req at FF_X4_Y3_N19
<P> --register power-up is low

<P><A NAME="BC1_read_req">BC1_read_req</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L41">BC1L41</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#BC1L113">BC1L113</A>);


<P> --BC1_read1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1 at FF_X6_Y4_N53
<P> --register power-up is low

<P><A NAME="BC1_read1">BC1_read1</A> = AMPP_FUNCTION(<A HREF="#LF1L43">LF1L43</A>, <A HREF="#BC1L43Q">BC1L43Q</A>, !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>, GND);


<P> --BC1_read2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2 at FF_X7_Y4_N26
<P> --register power-up is low

<P><A NAME="BC1_read2">BC1_read2</A> = AMPP_FUNCTION(<A HREF="#LF1L43">LF1L43</A>, <A HREF="#BC1L39">BC1L39</A>, !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>);


<P> --BC1_rst2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2 at FF_X11_Y8_N58
<P> --register power-up is low

<P><A NAME="BC1_rst2">BC1_rst2</A> = AMPP_FUNCTION(<A HREF="#LF1L43">LF1L43</A>, <A HREF="#BC1_rst1">BC1_rst1</A>, !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>, GND);


<P> --BC1L50 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 at MLABCELL_X6_Y4_N48
<P><A NAME="BC1L50">BC1L50</A> = AMPP_FUNCTION(!<A HREF="#BC1_read1">BC1_read1</A>, !<A HREF="#BC1_user_saw_rvalid">BC1_user_saw_rvalid</A>, !<A HREF="#BC1L49">BC1L49</A>, !<A HREF="#BC1_read2">BC1_read2</A>, !<A HREF="#BC1_rst2">BC1_rst2</A>, !<A HREF="#BC1_read_req">BC1_read_req</A>);


<P> --UE1_jdo[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] at FF_X1_Y5_N44
<P> --register power-up is low

<P><A NAME="UE1_jdo[25]">UE1_jdo[25]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>, <A HREF="#VE1_sr[25]">VE1_sr[25]</A>,  ,  , VCC);


<P> --CE1_writedata[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0] at FF_X1_Y5_N5
<P> --register power-up is low

<P><A NAME="CE1_writedata[0]">CE1_writedata[0]</A> = DFFEAS(<A HREF="#WC1L18">WC1L18</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CE1_address[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0] at FF_X16_Y10_N22
<P> --register power-up is low

<P><A NAME="CE1_address[0]">CE1_address[0]</A> = DFFEAS(<A HREF="#WC1_src_data[38]">WC1_src_data[38]</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CE1_address[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3] at FF_X29_Y15_N10
<P> --register power-up is low

<P><A NAME="CE1_address[3]">CE1_address[3]</A> = DFFEAS(<A HREF="#WC1_src_data[41]">WC1_src_data[41]</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CE1_address[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7] at FF_X29_Y15_N49
<P> --register power-up is low

<P><A NAME="CE1_address[7]">CE1_address[7]</A> = DFFEAS(<A HREF="#WC1_src_data[45]">WC1_src_data[45]</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CE1_address[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6] at FF_X29_Y15_N56
<P> --register power-up is low

<P><A NAME="CE1_address[6]">CE1_address[6]</A> = DFFEAS(<A HREF="#WC1_src_data[44]">WC1_src_data[44]</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CE1_address[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5] at FF_X29_Y15_N1
<P> --register power-up is low

<P><A NAME="CE1_address[5]">CE1_address[5]</A> = DFFEAS(<A HREF="#WC1_src_data[43]">WC1_src_data[43]</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CE1_address[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4] at FF_X29_Y15_N22
<P> --register power-up is low

<P><A NAME="CE1_address[4]">CE1_address[4]</A> = DFFEAS(<A HREF="#WC1_src_data[42]">WC1_src_data[42]</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --GE1L1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 at MLABCELL_X8_Y8_N45
<P><A NAME="GE1L1">GE1L1</A> = ( <A HREF="#CE1_address[8]">CE1_address[8]</A> & ( (!<A HREF="#CE1_address[6]">CE1_address[6]</A> & (!<A HREF="#CE1_address[5]">CE1_address[5]</A> & (!<A HREF="#CE1_address[4]">CE1_address[4]</A> & !<A HREF="#CE1_address[7]">CE1_address[7]</A>))) ) );


<P> --CE1_address[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2] at FF_X29_Y15_N4
<P> --register power-up is low

<P><A NAME="CE1_address[2]">CE1_address[2]</A> = DFFEAS(<A HREF="#WC1_src_data[40]">WC1_src_data[40]</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CE1_address[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1] at FF_X29_Y15_N19
<P> --register power-up is low

<P><A NAME="CE1_address[1]">CE1_address[1]</A> = DFFEAS(<A HREF="#WC1_src_data[39]">WC1_src_data[39]</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --GE1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 at LABCELL_X11_Y9_N39
<P><A NAME="GE1L2">GE1L2</A> = ( !<A HREF="#CE1_address[2]">CE1_address[2]</A> & ( !<A HREF="#CE1_address[1]">CE1_address[1]</A> ) );


<P> --GE1L3 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2 at LABCELL_X7_Y8_N45
<P><A NAME="GE1L3">GE1L3</A> = ( <A HREF="#GE1L1">GE1L1</A> & ( (!<A HREF="#CE1_address[3]">CE1_address[3]</A> & <A HREF="#GE1L2">GE1L2</A>) ) );


<P> --CE1_debugaccess is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess at FF_X8_Y9_N25
<P> --register power-up is low

<P><A NAME="CE1_debugaccess">CE1_debugaccess</A> = DFFEAS(<A HREF="#WC1L19">WC1L19</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --GE1L15 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 at LABCELL_X7_Y8_N15
<P><A NAME="GE1L15">GE1L15</A> = ( <A HREF="#CE1_debugaccess">CE1_debugaccess</A> & ( (!<A HREF="#CE1_address[0]">CE1_address[0]</A> & (<A HREF="#CE1_write">CE1_write</A> & <A HREF="#GE1L3">GE1L3</A>)) ) );


<P> --KE1L11 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 at LABCELL_X1_Y5_N0
<P><A NAME="KE1L11">KE1L11</A> = ( <A HREF="#UE1_jdo[25]">UE1_jdo[25]</A> & ( (!<A HREF="#UE1_take_action_ocimem_a">UE1_take_action_ocimem_a</A> & (((<A HREF="#GE1L15">GE1L15</A> & <A HREF="#CE1_writedata[0]">CE1_writedata[0]</A>)) # (<A HREF="#KE1_monitor_ready">KE1_monitor_ready</A>))) ) ) # ( !<A HREF="#UE1_jdo[25]">UE1_jdo[25]</A> & ( ((<A HREF="#GE1L15">GE1L15</A> & <A HREF="#CE1_writedata[0]">CE1_writedata[0]</A>)) # (<A HREF="#KE1_monitor_ready">KE1_monitor_ready</A>) ) );


<P> --VE1L62 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12 at LABCELL_X2_Y6_N54
<P><A NAME="VE1L62">VE1L62</A> = ( <A HREF="#VE1_sr[4]">VE1_sr[4]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#SE1_MonDReg[2]">SE1_MonDReg[2]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#HE1_break_readreg[2]">HE1_break_readreg[2]</A>))) # (<A HREF="#TE1L3">TE1L3</A>) ) ) # ( !<A HREF="#VE1_sr[4]">VE1_sr[4]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#SE1_MonDReg[2]">SE1_MonDReg[2]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#HE1_break_readreg[2]">HE1_break_readreg[2]</A>)))) ) );


<P> --UE1_jdo[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] at FF_X1_Y6_N4
<P> --register power-up is low

<P><A NAME="UE1_jdo[1]">UE1_jdo[1]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>, <A HREF="#VE1_sr[1]">VE1_sr[1]</A>,  ,  , VCC);


<P> --UE1_jdo[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] at FF_X1_Y6_N29
<P> --register power-up is low

<P><A NAME="UE1_jdo[4]">UE1_jdo[4]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>, <A HREF="#VE1_sr[4]">VE1_sr[4]</A>,  ,  , VCC);


<P> --SE1L107 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3 at MLABCELL_X6_Y6_N39
<P><A NAME="SE1L107">SE1L107</A> = ( <A HREF="#SE1L105">SE1L105</A> & ( (!<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>) # (<A HREF="#UE1_jdo[4]">UE1_jdo[4]</A>) ) ) # ( !<A HREF="#SE1L105">SE1L105</A> & ( (!<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (<A HREF="#SE1_jtag_ram_rd_d1">SE1_jtag_ram_rd_d1</A> & (<A HREF="#DF1_q_a[1]">DF1_q_a[1]</A>))) # (<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (((<A HREF="#UE1_jdo[4]">UE1_jdo[4]</A>)))) ) );


<P> --UE1_update_jdo_strobe is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe at FF_X8_Y6_N41
<P> --register power-up is low

<P><A NAME="UE1_update_jdo_strobe">UE1_update_jdo_strobe</A> = DFFEAS(<A HREF="#UE1L74">UE1L74</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --VE1_sr[36] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36] at FF_X1_Y6_N43
<P> --register power-up is low

<P><A NAME="VE1_sr[36]">VE1_sr[36]</A> = DFFEAS(<A HREF="#VE1L64">VE1L64</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L56">VE1L56</A>,  ,  ,  ,  );


<P> --VE1_sr[37] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37] at FF_X1_Y6_N47
<P> --register power-up is low

<P><A NAME="VE1_sr[37]">VE1_sr[37]</A> = DFFEAS(<A HREF="#VE1L65">VE1L65</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L56">VE1L56</A>,  ,  ,  ,  );


<P> --UE1_jxuir is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir at FF_X7_Y8_N13
<P> --register power-up is low

<P><A NAME="UE1_jxuir">UE1_jxuir</A> = DFFEAS(<A HREF="#UE1L63">UE1L63</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --VE1_sr[35] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35] at FF_X2_Y5_N38
<P> --register power-up is low

<P><A NAME="VE1_sr[35]">VE1_sr[35]</A> = DFFEAS(<A HREF="#VE1L66">VE1L66</A>, <A HREF="#A1L5">A1L5</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SE1_jtag_ram_rd is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd at FF_X7_Y8_N32
<P> --register power-up is low

<P><A NAME="SE1_jtag_ram_rd">SE1_jtag_ram_rd</A> = DFFEAS(<A HREF="#SE1L136">SE1L136</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , !<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>,  ,  ,  ,  );


<P> --UE1_jdo[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] at FF_X3_Y6_N23
<P> --register power-up is low

<P><A NAME="UE1_jdo[27]">UE1_jdo[27]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>, <A HREF="#VE1_sr[27]">VE1_sr[27]</A>,  ,  , VCC);


<P> --UE1_jdo[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] at FF_X8_Y6_N55
<P> --register power-up is low

<P><A NAME="UE1_jdo[26]">UE1_jdo[26]</A> = DFFEAS(<A HREF="#UE1L44">UE1L44</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --UE1_jdo[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] at FF_X3_Y6_N22
<P> --register power-up is low

<P><A NAME="UE1_jdo[28]">UE1_jdo[28]</A> = DFFEAS(<A HREF="#UE1L47">UE1L47</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --SE1_jtag_ram_wr is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr at FF_X9_Y8_N13
<P> --register power-up is low

<P><A NAME="SE1_jtag_ram_wr">SE1_jtag_ram_wr</A> = DFFEAS(<A HREF="#SE1L138">SE1L138</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , !<A HREF="#UE1L69">UE1L69</A>,  ,  ,  ,  );


<P> --SE1L187 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 at LABCELL_X7_Y8_N0
<P><A NAME="SE1L187">SE1L187</A> = ( <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( <A HREF="#SE1_jtag_ram_wr">SE1_jtag_ram_wr</A> ) ) # ( !<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( (<A HREF="#CE1_debugaccess">CE1_debugaccess</A> & (<A HREF="#CE1_write">CE1_write</A> & !<A HREF="#CE1_address[8]">CE1_address[8]</A>)) ) );


<P> --SE1_ociram_reset_req is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req at LABCELL_X11_Y9_N21
<P><A NAME="SE1_ociram_reset_req">SE1_ociram_reset_req</A> = ( <A HREF="#CB1_r_early_rst">CB1_r_early_rst</A> & ( <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> ) ) # ( !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A> & ( <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> ) ) # ( !<A HREF="#CB1_r_early_rst">CB1_r_early_rst</A> & ( !<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> ) );


<P> --SE1L155 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 at LABCELL_X7_Y5_N39
<P><A NAME="SE1L155">SE1L155</A> = ( <A HREF="#CE1_writedata[0]">CE1_writedata[0]</A> & ( (!<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A>) # (<A HREF="#SE1_MonDReg[0]">SE1_MonDReg[0]</A>) ) ) # ( !<A HREF="#CE1_writedata[0]">CE1_writedata[0]</A> & ( (<A HREF="#SE1_MonDReg[0]">SE1_MonDReg[0]</A> & <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A>) ) );


<P> --SE1L142 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 at MLABCELL_X8_Y8_N27
<P><A NAME="SE1L142">SE1L142</A> = ( <A HREF="#SE1_MonAReg[2]">SE1_MonAReg[2]</A> & ( (<A HREF="#CE1_address[0]">CE1_address[0]</A>) # (<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A>) ) ) # ( !<A HREF="#SE1_MonAReg[2]">SE1_MonAReg[2]</A> & ( (!<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & <A HREF="#CE1_address[0]">CE1_address[0]</A>) ) );


<P> --SE1L143 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 at LABCELL_X11_Y9_N12
<P><A NAME="SE1L143">SE1L143</A> = ( <A HREF="#CE1_address[1]">CE1_address[1]</A> & ( <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( <A HREF="#SE1L41Q">SE1L41Q</A> ) ) ) # ( !<A HREF="#CE1_address[1]">CE1_address[1]</A> & ( <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( <A HREF="#SE1L41Q">SE1L41Q</A> ) ) ) # ( <A HREF="#CE1_address[1]">CE1_address[1]</A> & ( !<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> ) );


<P> --SE1L144 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 at LABCELL_X11_Y9_N6
<P><A NAME="SE1L144">SE1L144</A> = ( <A HREF="#SE1L43Q">SE1L43Q</A> & ( (<A HREF="#CE1_address[2]">CE1_address[2]</A>) # (<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A>) ) ) # ( !<A HREF="#SE1L43Q">SE1L43Q</A> & ( (!<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & <A HREF="#CE1_address[2]">CE1_address[2]</A>) ) );


<P> --SE1L145 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 at LABCELL_X7_Y8_N54
<P><A NAME="SE1L145">SE1L145</A> = (!<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ((<A HREF="#CE1_address[3]">CE1_address[3]</A>))) # (<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & (<A HREF="#SE1_MonAReg[5]">SE1_MonAReg[5]</A>));


<P> --SE1L146 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 at MLABCELL_X8_Y8_N18
<P><A NAME="SE1L146">SE1L146</A> = ( <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( <A HREF="#SE1_MonAReg[6]">SE1_MonAReg[6]</A> ) ) # ( !<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( <A HREF="#CE1_address[4]">CE1_address[4]</A> ) );


<P> --SE1L147 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 at MLABCELL_X8_Y8_N0
<P><A NAME="SE1L147">SE1L147</A> = ( <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( <A HREF="#SE1_MonAReg[7]">SE1_MonAReg[7]</A> ) ) # ( !<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( <A HREF="#CE1_address[5]">CE1_address[5]</A> ) );


<P> --SE1L148 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 at MLABCELL_X8_Y8_N30
<P><A NAME="SE1L148">SE1L148</A> = ( <A HREF="#SE1_MonAReg[8]">SE1_MonAReg[8]</A> & ( <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> ) ) # ( <A HREF="#SE1_MonAReg[8]">SE1_MonAReg[8]</A> & ( !<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( <A HREF="#CE1_address[6]">CE1_address[6]</A> ) ) ) # ( !<A HREF="#SE1_MonAReg[8]">SE1_MonAReg[8]</A> & ( !<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( <A HREF="#CE1_address[6]">CE1_address[6]</A> ) ) );


<P> --SE1L149 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 at MLABCELL_X8_Y8_N36
<P><A NAME="SE1L149">SE1L149</A> = ( <A HREF="#CE1_address[7]">CE1_address[7]</A> & ( (!<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A>) # (<A HREF="#SE1_MonAReg[9]">SE1_MonAReg[9]</A>) ) ) # ( !<A HREF="#CE1_address[7]">CE1_address[7]</A> & ( (<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & <A HREF="#SE1_MonAReg[9]">SE1_MonAReg[9]</A>) ) );


<P> --CE1_byteenable[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0] at FF_X16_Y10_N17
<P> --register power-up is low

<P><A NAME="CE1_byteenable[0]">CE1_byteenable[0]</A> = DFFEAS(<A HREF="#WC1_src_data[32]">WC1_src_data[32]</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L150 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 at LABCELL_X16_Y10_N12
<P><A NAME="SE1L150">SE1L150</A> = ( <A HREF="#CE1_byteenable[0]">CE1_byteenable[0]</A> ) # ( !<A HREF="#CE1_byteenable[0]">CE1_byteenable[0]</A> & ( <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> ) );


<P> --SE1_jtag_rd is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd at FF_X7_Y8_N29
<P> --register power-up is low

<P><A NAME="SE1_jtag_rd">SE1_jtag_rd</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , !<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>, <A HREF="#UE1L69">UE1L69</A>,  ,  , VCC);


<P> --YC2L71 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[0]~25 at LABCELL_X30_Y6_N12
<P><A NAME="YC2L71">YC2L71</A> = ( <A HREF="#YC2_data_reg[0]">YC2_data_reg[0]</A> & ( (<A HREF="#ZD1L1110Q">ZD1L1110Q</A>) # (<A HREF="#YC2_use_reg">YC2_use_reg</A>) ) ) # ( !<A HREF="#YC2_data_reg[0]">YC2_data_reg[0]</A> & ( (!<A HREF="#YC2_use_reg">YC2_use_reg</A> & <A HREF="#ZD1L1110Q">ZD1L1110Q</A>) ) );


<P> --YC2L72 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[1]~26 at LABCELL_X31_Y7_N30
<P><A NAME="YC2L72">YC2L72</A> = ( <A HREF="#YC2_use_reg">YC2_use_reg</A> & ( <A HREF="#YC2_data_reg[1]">YC2_data_reg[1]</A> ) ) # ( !<A HREF="#YC2_use_reg">YC2_use_reg</A> & ( <A HREF="#YC2_data_reg[1]">YC2_data_reg[1]</A> & ( <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A> ) ) ) # ( !<A HREF="#YC2_use_reg">YC2_use_reg</A> & ( !<A HREF="#YC2_data_reg[1]">YC2_data_reg[1]</A> & ( <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A> ) ) );


<P> --YC2L73 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[2]~27 at MLABCELL_X28_Y7_N0
<P><A NAME="YC2L73">YC2L73</A> = ( <A HREF="#YC2_data_reg[2]">YC2_data_reg[2]</A> & ( <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A> ) ) # ( !<A HREF="#YC2_data_reg[2]">YC2_data_reg[2]</A> & ( <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A> & ( !<A HREF="#YC2_use_reg">YC2_use_reg</A> ) ) ) # ( <A HREF="#YC2_data_reg[2]">YC2_data_reg[2]</A> & ( !<A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A> & ( <A HREF="#YC2_use_reg">YC2_use_reg</A> ) ) );


<P> --YC2L74 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[3]~28 at LABCELL_X31_Y9_N24
<P><A NAME="YC2L74">YC2L74</A> = ( <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A> & ( (!<A HREF="#YC2_use_reg">YC2_use_reg</A>) # (<A HREF="#YC2_data_reg[3]">YC2_data_reg[3]</A>) ) ) # ( !<A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A> & ( (<A HREF="#YC2_use_reg">YC2_use_reg</A> & <A HREF="#YC2_data_reg[3]">YC2_data_reg[3]</A>) ) );


<P> --YC2L75 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[4]~29 at LABCELL_X31_Y9_N27
<P><A NAME="YC2L75">YC2L75</A> = ( <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A> & ( (!<A HREF="#YC2_use_reg">YC2_use_reg</A>) # (<A HREF="#YC2_data_reg[4]">YC2_data_reg[4]</A>) ) ) # ( !<A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A> & ( (<A HREF="#YC2_use_reg">YC2_use_reg</A> & <A HREF="#YC2_data_reg[4]">YC2_data_reg[4]</A>) ) );


<P> --ZD1_d_writedata[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5] at FF_X37_Y11_N5
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[5]">ZD1_d_writedata[5]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[5]">EE2_q_b[5]</A>,  ,  , VCC);


<P> --YC2L76 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[5]~30 at MLABCELL_X28_Y7_N9
<P><A NAME="YC2L76">YC2L76</A> = ( <A HREF="#YC2_data_reg[5]">YC2_data_reg[5]</A> & ( (<A HREF="#YC2_use_reg">YC2_use_reg</A>) # (<A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A>) ) ) # ( !<A HREF="#YC2_data_reg[5]">YC2_data_reg[5]</A> & ( (<A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A> & !<A HREF="#YC2_use_reg">YC2_use_reg</A>) ) );


<P> --ZD1_d_writedata[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6] at FF_X37_Y11_N47
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[6]">ZD1_d_writedata[6]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[6]">EE2_q_b[6]</A>,  ,  , VCC);


<P> --YC2L77 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[6]~31 at LABCELL_X31_Y7_N3
<P><A NAME="YC2L77">YC2L77</A> = ( <A HREF="#YC2_use_reg">YC2_use_reg</A> & ( <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A> & ( <A HREF="#YC2_data_reg[6]">YC2_data_reg[6]</A> ) ) ) # ( !<A HREF="#YC2_use_reg">YC2_use_reg</A> & ( <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A> ) ) # ( <A HREF="#YC2_use_reg">YC2_use_reg</A> & ( !<A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A> & ( <A HREF="#YC2_data_reg[6]">YC2_data_reg[6]</A> ) ) );


<P> --ZD1_d_writedata[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7] at FF_X37_Y11_N44
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[7]">ZD1_d_writedata[7]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[7]">EE2_q_b[7]</A>,  ,  , VCC);


<P> --YC2L78 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[7]~32 at MLABCELL_X28_Y7_N42
<P><A NAME="YC2L78">YC2L78</A> = ( <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A> & ( <A HREF="#YC2_data_reg[7]">YC2_data_reg[7]</A> ) ) # ( !<A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A> & ( <A HREF="#YC2_data_reg[7]">YC2_data_reg[7]</A> & ( <A HREF="#YC2_use_reg">YC2_use_reg</A> ) ) ) # ( <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A> & ( !<A HREF="#YC2_data_reg[7]">YC2_data_reg[7]</A> & ( !<A HREF="#YC2_use_reg">YC2_use_reg</A> ) ) );


<P> --YC2L79 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[8]~33 at MLABCELL_X28_Y7_N39
<P><A NAME="YC2L79">YC2L79</A> = ( <A HREF="#YC2_data_reg[8]">YC2_data_reg[8]</A> & ( (<A HREF="#YC2_use_reg">YC2_use_reg</A>) # (<A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>) ) ) # ( !<A HREF="#YC2_data_reg[8]">YC2_data_reg[8]</A> & ( (<A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A> & !<A HREF="#YC2_use_reg">YC2_use_reg</A>) ) );


<P> --YC2L80 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[9]~34 at LABCELL_X31_Y9_N54
<P><A NAME="YC2L80">YC2L80</A> = ( <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A> & ( (!<A HREF="#YC2_use_reg">YC2_use_reg</A>) # (<A HREF="#YC2_data_reg[9]">YC2_data_reg[9]</A>) ) ) # ( !<A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A> & ( (<A HREF="#YC2_use_reg">YC2_use_reg</A> & <A HREF="#YC2_data_reg[9]">YC2_data_reg[9]</A>) ) );


<P> --YC2L81 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[10]~35 at LABCELL_X31_Y7_N45
<P><A NAME="YC2L81">YC2L81</A> = ( <A HREF="#YC2_use_reg">YC2_use_reg</A> & ( <A HREF="#YC2_data_reg[10]">YC2_data_reg[10]</A> ) ) # ( !<A HREF="#YC2_use_reg">YC2_use_reg</A> & ( <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A> ) );


<P> --YC2L82 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[11]~36 at LABCELL_X30_Y9_N48
<P><A NAME="YC2L82">YC2L82</A> = ( <A HREF="#YC2_use_reg">YC2_use_reg</A> & ( <A HREF="#YC2_data_reg[11]">YC2_data_reg[11]</A> ) ) # ( !<A HREF="#YC2_use_reg">YC2_use_reg</A> & ( <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A> ) );


<P> --YC2L83 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[12]~37 at MLABCELL_X28_Y7_N15
<P><A NAME="YC2L83">YC2L83</A> = ( <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A> & ( (!<A HREF="#YC2_use_reg">YC2_use_reg</A>) # (<A HREF="#YC2_data_reg[12]">YC2_data_reg[12]</A>) ) ) # ( !<A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A> & ( (<A HREF="#YC2_use_reg">YC2_use_reg</A> & <A HREF="#YC2_data_reg[12]">YC2_data_reg[12]</A>) ) );


<P> --YC2L84 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[13]~38 at MLABCELL_X28_Y7_N12
<P><A NAME="YC2L84">YC2L84</A> = ( <A HREF="#YC2_data_reg[13]">YC2_data_reg[13]</A> & ( (<A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>) # (<A HREF="#YC2_use_reg">YC2_use_reg</A>) ) ) # ( !<A HREF="#YC2_data_reg[13]">YC2_data_reg[13]</A> & ( (!<A HREF="#YC2_use_reg">YC2_use_reg</A> & <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A>) ) );


<P> --YC2L85 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[14]~39 at LABCELL_X31_Y9_N57
<P><A NAME="YC2L85">YC2L85</A> = (!<A HREF="#YC2_use_reg">YC2_use_reg</A> & (<A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A>)) # (<A HREF="#YC2_use_reg">YC2_use_reg</A> & ((<A HREF="#YC2_data_reg[14]">YC2_data_reg[14]</A>)));


<P> --YC2L86 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[15]~40 at MLABCELL_X28_Y7_N33
<P><A NAME="YC2L86">YC2L86</A> = ( <A HREF="#YC2_data_reg[15]">YC2_data_reg[15]</A> & ( <A HREF="#YC2_use_reg">YC2_use_reg</A> ) ) # ( <A HREF="#YC2_data_reg[15]">YC2_data_reg[15]</A> & ( !<A HREF="#YC2_use_reg">YC2_use_reg</A> & ( <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A> ) ) ) # ( !<A HREF="#YC2_data_reg[15]">YC2_data_reg[15]</A> & ( !<A HREF="#YC2_use_reg">YC2_use_reg</A> & ( <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A> ) ) );


<P> --T1_device_for_transfer[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[1] at FF_X15_Y7_N2
<P> --register power-up is low

<P><A NAME="T1_device_for_transfer[1]">T1_device_for_transfer[1]</A> = DFFEAS(<A HREF="#T1L76">T1L76</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L74">T1L74</A>,  ,  ,  ,  );


<P> --T1_device_for_transfer[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0] at FF_X15_Y7_N5
<P> --register power-up is low

<P><A NAME="T1_device_for_transfer[0]">T1_device_for_transfer[0]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L74">T1L74</A>, <A HREF="#T1L77">T1L77</A>,  ,  , VCC);


<P> --T1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Equal5~0 at MLABCELL_X15_Y7_N9
<P><A NAME="T1L5">T1L5</A> = (!<A HREF="#T1_device_for_transfer[1]">T1_device_for_transfer[1]</A> & !<A HREF="#T1_device_for_transfer[0]">T1_device_for_transfer[0]</A>);


<P> --XB1L42 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[4]~1 at MLABCELL_X15_Y7_N18
<P><A NAME="XB1L42">XB1L42</A> = (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ((<A HREF="#XB1L10">XB1L10</A>))) # (<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A>));


<P> --XB1L43 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[4]~2 at MLABCELL_X15_Y7_N21
<P><A NAME="XB1L43">XB1L43</A> = ( <A HREF="#XB1L10">XB1L10</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A>) # (!<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A>) ) ) # ( !<A HREF="#XB1L10">XB1L10</A> & ( (<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & !<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A>) ) );


<P> --XB1L71 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~3 at MLABCELL_X15_Y7_N57
<P><A NAME="XB1L71">XB1L71</A> = ( <A HREF="#XB1_shiftreg_data[24]">XB1_shiftreg_data[24]</A> & ( (!<A HREF="#XB1L42">XB1L42</A> & (((!<A HREF="#XB1L43">XB1L43</A>) # (<A HREF="#VB1_data_out[25]">VB1_data_out[25]</A>)))) # (<A HREF="#XB1L42">XB1L42</A> & ((!<A HREF="#T1L5">T1L5</A>) # ((<A HREF="#XB1L43">XB1L43</A>)))) ) ) # ( !<A HREF="#XB1_shiftreg_data[24]">XB1_shiftreg_data[24]</A> & ( (!<A HREF="#XB1L42">XB1L42</A> & (((<A HREF="#VB1_data_out[25]">VB1_data_out[25]</A> & <A HREF="#XB1L43">XB1L43</A>)))) # (<A HREF="#XB1L42">XB1L42</A> & ((!<A HREF="#T1L5">T1L5</A>) # ((<A HREF="#XB1L43">XB1L43</A>)))) ) );


<P> --XB1L131 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~3 at LABCELL_X16_Y5_N33
<P><A NAME="XB1L131">XB1L131</A> = ( <A HREF="#XB1_shiftreg_mask[24]">XB1_shiftreg_mask[24]</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & !<A HREF="#XB1L10">XB1L10</A>) ) );


<P> --PC8_mem_used[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[4] at FF_X24_Y7_N20
<P> --register power-up is low

<P><A NAME="PC8_mem_used[4]">PC8_mem_used[4]</A> = DFFEAS(<A HREF="#PC8L91">PC8L91</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L79">PC8L79</A>,  ,  ,  ,  );


<P> --PC8L89 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~6 at LABCELL_X24_Y7_N30
<P><A NAME="PC8L89">PC8L89</A> = ( <A HREF="#BD1L19">BD1L19</A> & ( (!<A HREF="#NC8L8">NC8L8</A> & (((<A HREF="#PC8_mem_used[6]">PC8_mem_used[6]</A>)))) # (<A HREF="#NC8L8">NC8L8</A> & ((!<A HREF="#QC1L3">QC1L3</A> & ((<A HREF="#PC8_mem_used[6]">PC8_mem_used[6]</A>))) # (<A HREF="#QC1L3">QC1L3</A> & (<A HREF="#PC8_mem_used[4]">PC8_mem_used[4]</A>)))) ) ) # ( !<A HREF="#BD1L19">BD1L19</A> & ( <A HREF="#PC8_mem_used[6]">PC8_mem_used[6]</A> ) );


<P> --X1L64 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector4~0 at LABCELL_X24_Y4_N27
<P><A NAME="X1L64">X1L64</A> = ( <A HREF="#X1_i_refs[1]">X1_i_refs[1]</A> & ( (!<A HREF="#X1_i_state.010">X1_i_state.010</A> & (<A HREF="#X1_i_state.000">X1_i_state.000</A> & ((<A HREF="#X1_i_refs[2]">X1_i_refs[2]</A>)))) # (<A HREF="#X1_i_state.010">X1_i_state.010</A> & ((!<A HREF="#X1_i_refs[0]">X1_i_refs[0]</A> $ (!<A HREF="#X1_i_refs[2]">X1_i_refs[2]</A>)))) ) ) # ( !<A HREF="#X1_i_refs[1]">X1_i_refs[1]</A> & ( (<A HREF="#X1_i_refs[2]">X1_i_refs[2]</A> & ((<A HREF="#X1_i_state.010">X1_i_state.010</A>) # (<A HREF="#X1_i_state.000">X1_i_state.000</A>))) ) );


<P> --X1L65 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector5~0 at LABCELL_X24_Y4_N42
<P><A NAME="X1L65">X1L65</A> = ( <A HREF="#X1_i_state.010">X1_i_state.010</A> & ( !<A HREF="#X1_i_refs[0]">X1_i_refs[0]</A> $ (!<A HREF="#X1_i_refs[1]">X1_i_refs[1]</A>) ) ) # ( !<A HREF="#X1_i_state.010">X1_i_state.010</A> & ( (<A HREF="#X1_i_state.000">X1_i_state.000</A> & <A HREF="#X1_i_refs[1]">X1_i_refs[1]</A>) ) );


<P> --X1L66 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector6~0 at LABCELL_X24_Y4_N24
<P><A NAME="X1L66">X1L66</A> = (!<A HREF="#X1_i_state.010">X1_i_state.010</A> & (<A HREF="#X1_i_state.000">X1_i_state.000</A> & <A HREF="#X1_i_refs[0]">X1_i_refs[0]</A>)) # (<A HREF="#X1_i_state.010">X1_i_state.010</A> & ((!<A HREF="#X1_i_refs[0]">X1_i_refs[0]</A>)));


<P> --X1L242 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]~2 at LABCELL_X24_Y4_N3
<P><A NAME="X1L242">X1L242</A> = ( <A HREF="#X1_i_state.011">X1_i_state.011</A> & ( !<A HREF="#X1L241">X1L241</A> $ (!<A HREF="#X1_i_count[0]">X1_i_count[0]</A>) ) ) # ( !<A HREF="#X1_i_state.011">X1_i_state.011</A> & ( (!<A HREF="#X1L241">X1L241</A> & ((<A HREF="#X1_i_count[0]">X1_i_count[0]</A>))) # (<A HREF="#X1L241">X1L241</A> & (<A HREF="#X1_i_state.010">X1_i_state.010</A>)) ) );


<P> --CB1_altera_reset_synchronizer_int_chain[0] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0] at FF_X7_Y8_N40
<P> --register power-up is low

<P><A NAME="CB1_altera_reset_synchronizer_int_chain[0]">CB1_altera_reset_synchronizer_int_chain[0]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#HF1_altera_reset_synchronizer_int_chain_out">HF1_altera_reset_synchronizer_int_chain_out</A>,  ,  , VCC);


<P> --TB3L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0 at LABCELL_X17_Y10_N12
<P><A NAME="TB3L1">TB3L1</A> = ( <A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & ( (!<A HREF="#AD1L14">AD1L14</A>) # ((!<A HREF="#JB1L68">JB1L68</A>) # ((!<A HREF="#S1L11">S1L11</A>) # (!<A HREF="#JB1L69">JB1L69</A>))) ) ) # ( !<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & ( (!<A HREF="#S1L11">S1L11</A>) # ((<A HREF="#AD1L14">AD1L14</A> & (<A HREF="#JB1L68">JB1L68</A> & <A HREF="#JB1L69">JB1L69</A>))) ) );


<P> --TB4L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0 at LABCELL_X17_Y10_N6
<P><A NAME="TB4L1">TB4L1</A> = ( <A HREF="#JB1L71">JB1L71</A> & ( <A HREF="#S1L11">S1L11</A> & ( !<A HREF="#JB1L125">JB1L125</A> $ (((!<A HREF="#AD1L14">AD1L14</A>) # (!<A HREF="#JB1L68">JB1L68</A>))) ) ) ) # ( !<A HREF="#JB1L71">JB1L71</A> & ( <A HREF="#S1L11">S1L11</A> & ( <A HREF="#JB1L125">JB1L125</A> ) ) ) # ( <A HREF="#JB1L71">JB1L71</A> & ( !<A HREF="#S1L11">S1L11</A> ) ) # ( !<A HREF="#JB1L71">JB1L71</A> & ( !<A HREF="#S1L11">S1L11</A> ) );


<P> --JB1L96 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~6 at LABCELL_X13_Y9_N36
<P><A NAME="JB1L96">JB1L96</A> = ( <A HREF="#RB4_q_b[12]">RB4_q_b[12]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#JB1_data_out_shift_reg[11]">JB1_data_out_shift_reg[11]</A>)) # (<A HREF="#JB1L125">JB1L125</A>))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#RB3_q_b[12]">RB3_q_b[12]</A>)))) ) ) # ( !<A HREF="#RB4_q_b[12]">RB4_q_b[12]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (!<A HREF="#JB1L125">JB1L125</A> & (<A HREF="#JB1_data_out_shift_reg[11]">JB1_data_out_shift_reg[11]</A>))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#RB3_q_b[12]">RB3_q_b[12]</A>)))) ) );


<P> --QC7_av_readdata_pre[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[3] at FF_X28_Y9_N37
<P> --register power-up is low

<P><A NAME="QC7_av_readdata_pre[3]">QC7_av_readdata_pre[3]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#BB1_readdata[3]">BB1_readdata[3]</A>,  ,  , VCC);


<P> --HD1L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~15 at LABCELL_X24_Y8_N42
<P><A NAME="HD1L28">HD1L28</A> = ( <A HREF="#YC1_data_reg[3]">YC1_data_reg[3]</A> & ( <A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & ( (<A HREF="#NC8_rp_valid">NC8_rp_valid</A> & ((!<A HREF="#KD8L15">KD8L15</A>) # (<A HREF="#PC8_mem[0][88]">PC8_mem[0][88]</A>))) ) ) ) # ( !<A HREF="#YC1_data_reg[3]">YC1_data_reg[3]</A> & ( <A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & ( (<A HREF="#KD8L15">KD8L15</A> & (<A HREF="#NC8_rp_valid">NC8_rp_valid</A> & (<A HREF="#PC8_mem[0][88]">PC8_mem[0][88]</A> & <A HREF="#PC9_out_payload[3]">PC9_out_payload[3]</A>))) ) ) ) # ( <A HREF="#YC1_data_reg[3]">YC1_data_reg[3]</A> & ( !<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & ( (<A HREF="#KD8L15">KD8L15</A> & (<A HREF="#NC8_rp_valid">NC8_rp_valid</A> & <A HREF="#PC9_out_payload[3]">PC9_out_payload[3]</A>)) ) ) ) # ( !<A HREF="#YC1_data_reg[3]">YC1_data_reg[3]</A> & ( !<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & ( (<A HREF="#KD8L15">KD8L15</A> & (<A HREF="#NC8_rp_valid">NC8_rp_valid</A> & <A HREF="#PC9_out_payload[3]">PC9_out_payload[3]</A>)) ) ) );


<P> --T1_readdata[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[3] at FF_X16_Y7_N28
<P> --register power-up is low

<P><A NAME="T1_readdata[3]">T1_readdata[3]</A> = DFFEAS(<A HREF="#T1L97">T1L97</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L89">T1L89</A>,  ,  ,  ,  );


<P> --HD1L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~16 at LABCELL_X22_Y7_N42
<P><A NAME="HD1L29">HD1L29</A> = ( <A HREF="#HD1L67">HD1L67</A> & ( (!<A HREF="#UC3L1">UC3L1</A>) # ((!<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & (!<A HREF="#EF1_ram_block1a3">EF1_ram_block1a3</A>)) # (<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ((!<A HREF="#EF1_ram_block1a35">EF1_ram_block1a35</A>)))) ) );


<P> --HD1L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~17 at MLABCELL_X28_Y12_N24
<P><A NAME="HD1L30">HD1L30</A> = ( <A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A> & ( <A HREF="#UC2L1">UC2L1</A> & ( (((!<A HREF="#HD1L29">HD1L29</A>) # (<A HREF="#QC7_av_readdata_pre[3]">QC7_av_readdata_pre[3]</A>)) # (<A HREF="#QC5_av_readdata_pre[3]">QC5_av_readdata_pre[3]</A>)) # (<A HREF="#HD1L28">HD1L28</A>) ) ) ) # ( !<A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A> & ( <A HREF="#UC2L1">UC2L1</A> & ( ((!<A HREF="#HD1L29">HD1L29</A>) # (<A HREF="#QC5_av_readdata_pre[3]">QC5_av_readdata_pre[3]</A>)) # (<A HREF="#HD1L28">HD1L28</A>) ) ) ) # ( <A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A> & ( !<A HREF="#UC2L1">UC2L1</A> & ( ((!<A HREF="#HD1L29">HD1L29</A>) # (<A HREF="#QC7_av_readdata_pre[3]">QC7_av_readdata_pre[3]</A>)) # (<A HREF="#HD1L28">HD1L28</A>) ) ) ) # ( !<A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A> & ( !<A HREF="#UC2L1">UC2L1</A> & ( (!<A HREF="#HD1L29">HD1L29</A>) # (<A HREF="#HD1L28">HD1L28</A>) ) ) );


<P> --WC2L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~7 at LABCELL_X40_Y10_N3
<P><A NAME="WC2L28">WC2L28</A> = ( <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A> & ( <A HREF="#ND2L2">ND2L2</A> & ( (<A HREF="#BD1L3">BD1L3</A> & (!<A HREF="#BD1L17">BD1L17</A> & (<A HREF="#ZC1L2">ZC1L2</A> & !<A HREF="#BD1L16">BD1L16</A>))) ) ) );


<P> --WC2_src_data[33] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[33] at MLABCELL_X28_Y15_N18
<P><A NAME="WC2_src_data[33]">WC2_src_data[33]</A> = ( <A HREF="#ZD1_d_byteenable[1]">ZD1_d_byteenable[1]</A> & ( (!<A HREF="#TC1L21">TC1L21</A> & (<A HREF="#WC2L21">WC2L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) # (<A HREF="#TC1L21">TC1L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # ((<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) ) ) # ( !<A HREF="#ZD1_d_byteenable[1]">ZD1_d_byteenable[1]</A> & ( (<A HREF="#WC2L21">WC2L21</A> & (((!<A HREF="#TC1L21">TC1L21</A> & !<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) );


<P> --WC2L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~8 at LABCELL_X37_Y11_N27
<P><A NAME="WC2L29">WC2L29</A> = ( <A HREF="#ND2L2">ND2L2</A> & ( <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A> & ( (<A HREF="#ZC1L2">ZC1L2</A> & (!<A HREF="#BD1L16">BD1L16</A> & (!<A HREF="#BD1L17">BD1L17</A> & <A HREF="#BD1L3">BD1L3</A>))) ) ) );


<P> --WC2L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~9 at LABCELL_X37_Y11_N9
<P><A NAME="WC2L30">WC2L30</A> = ( <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A> & ( <A HREF="#ND2L2">ND2L2</A> & ( (<A HREF="#BD1L3">BD1L3</A> & (!<A HREF="#BD1L16">BD1L16</A> & (!<A HREF="#BD1L17">BD1L17</A> & <A HREF="#ZC1L2">ZC1L2</A>))) ) ) );


<P> --WC2L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~10 at LABCELL_X37_Y11_N0
<P><A NAME="WC2L31">WC2L31</A> = ( <A HREF="#ND2L2">ND2L2</A> & ( <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A> & ( (<A HREF="#ZC1L2">ZC1L2</A> & (!<A HREF="#BD1L16">BD1L16</A> & (<A HREF="#BD1L3">BD1L3</A> & !<A HREF="#BD1L17">BD1L17</A>))) ) ) );


<P> --WC2L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~11 at LABCELL_X40_Y10_N6
<P><A NAME="WC2L32">WC2L32</A> = ( <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A> & ( <A HREF="#ND2L2">ND2L2</A> & ( (<A HREF="#BD1L3">BD1L3</A> & (!<A HREF="#BD1L17">BD1L17</A> & (!<A HREF="#BD1L16">BD1L16</A> & <A HREF="#ZC1L2">ZC1L2</A>))) ) ) );


<P> --WC2L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~12 at LABCELL_X37_Y11_N51
<P><A NAME="WC2L33">WC2L33</A> = ( <A HREF="#ND2L2">ND2L2</A> & ( <A HREF="#ZD1_d_writedata[16]">ZD1_d_writedata[16]</A> & ( (<A HREF="#ZC1L2">ZC1L2</A> & (!<A HREF="#BD1L16">BD1L16</A> & (!<A HREF="#BD1L17">BD1L17</A> & <A HREF="#BD1L3">BD1L3</A>))) ) ) );


<P> --WC2_src_data[34] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[34] at MLABCELL_X28_Y15_N21
<P><A NAME="WC2_src_data[34]">WC2_src_data[34]</A> = ( <A HREF="#WC2L21">WC2L21</A> & ( ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A> & ((!<A HREF="#TC1L21">TC1L21</A>) # (<A HREF="#ZD1_d_byteenable[2]">ZD1_d_byteenable[2]</A>)))) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>) ) ) # ( !<A HREF="#WC2L21">WC2L21</A> & ( (<A HREF="#TC1L21">TC1L21</A> & (<A HREF="#ZD1_d_byteenable[2]">ZD1_d_byteenable[2]</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) ) );


<P> --WC2L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~13 at LABCELL_X37_Y11_N3
<P><A NAME="WC2L34">WC2L34</A> = ( <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A> & ( <A HREF="#ND2L2">ND2L2</A> & ( (<A HREF="#ZC1L2">ZC1L2</A> & (!<A HREF="#BD1L16">BD1L16</A> & (!<A HREF="#BD1L17">BD1L17</A> & <A HREF="#BD1L3">BD1L3</A>))) ) ) );


<P> --ZD1L968 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0 at LABCELL_X29_Y11_N24
<P><A NAME="ZD1L968">ZD1L968</A> = (!<A HREF="#ZD1_d_read">ZD1_d_read</A> & ((!<A HREF="#ZD1_av_ld_align_cycle[0]">ZD1_av_ld_align_cycle[0]</A> $ (!<A HREF="#ZD1_av_ld_align_cycle[1]">ZD1_av_ld_align_cycle[1]</A>)))) # (<A HREF="#ZD1_d_read">ZD1_d_read</A> & (<A HREF="#HD1_WideOr1">HD1_WideOr1</A> & (!<A HREF="#ZD1_av_ld_align_cycle[0]">ZD1_av_ld_align_cycle[0]</A> $ (!<A HREF="#ZD1_av_ld_align_cycle[1]">ZD1_av_ld_align_cycle[1]</A>))));


<P> --ZD1L967 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1 at LABCELL_X29_Y11_N27
<P><A NAME="ZD1L967">ZD1L967</A> = (!<A HREF="#ZD1_av_ld_align_cycle[0]">ZD1_av_ld_align_cycle[0]</A> & ((!<A HREF="#ZD1_d_read">ZD1_d_read</A>) # (<A HREF="#HD1_WideOr1">HD1_WideOr1</A>)));


<P> --ZD1L237 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0 at LABCELL_X30_Y11_N36
<P><A NAME="ZD1L237">ZD1L237</A> = ( <A HREF="#ZD1L610">ZD1L610</A> & ( !<A HREF="#ZD1_E_shift_rot_cnt[4]">ZD1_E_shift_rot_cnt[4]</A> ) ) # ( !<A HREF="#ZD1L610">ZD1L610</A> & ( <A HREF="#ZD1_E_shift_rot_cnt[4]">ZD1_E_shift_rot_cnt[4]</A> ) );


<P> --ZD1L238 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1 at LABCELL_X30_Y11_N30
<P><A NAME="ZD1L238">ZD1L238</A> = ( <A HREF="#ZD1_E_shift_rot_cnt[2]">ZD1_E_shift_rot_cnt[2]</A> & ( <A HREF="#ZD1_E_shift_rot_cnt[3]">ZD1_E_shift_rot_cnt[3]</A> ) ) # ( !<A HREF="#ZD1_E_shift_rot_cnt[2]">ZD1_E_shift_rot_cnt[2]</A> & ( !<A HREF="#ZD1_E_shift_rot_cnt[3]">ZD1_E_shift_rot_cnt[3]</A> $ (((<A HREF="#ZD1_E_shift_rot_cnt[0]">ZD1_E_shift_rot_cnt[0]</A>) # (<A HREF="#ZD1_E_shift_rot_cnt[1]">ZD1_E_shift_rot_cnt[1]</A>))) ) );


<P> --ZD1L239 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2 at LABCELL_X30_Y11_N15
<P><A NAME="ZD1L239">ZD1L239</A> = ( <A HREF="#ZD1_E_shift_rot_cnt[0]">ZD1_E_shift_rot_cnt[0]</A> & ( <A HREF="#ZD1_E_shift_rot_cnt[2]">ZD1_E_shift_rot_cnt[2]</A> ) ) # ( !<A HREF="#ZD1_E_shift_rot_cnt[0]">ZD1_E_shift_rot_cnt[0]</A> & ( !<A HREF="#ZD1_E_shift_rot_cnt[1]">ZD1_E_shift_rot_cnt[1]</A> $ (<A HREF="#ZD1_E_shift_rot_cnt[2]">ZD1_E_shift_rot_cnt[2]</A>) ) );


<P> --ZD1L240 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3 at LABCELL_X30_Y11_N18
<P><A NAME="ZD1L240">ZD1L240</A> = !<A HREF="#ZD1_E_shift_rot_cnt[0]">ZD1_E_shift_rot_cnt[0]</A> $ (<A HREF="#ZD1_E_shift_rot_cnt[1]">ZD1_E_shift_rot_cnt[1]</A>);


<P> --WC2L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~14 at LABCELL_X40_Y10_N9
<P><A NAME="WC2L35">WC2L35</A> = ( <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A> & ( <A HREF="#ND2L2">ND2L2</A> & ( (<A HREF="#BD1L3">BD1L3</A> & (!<A HREF="#BD1L17">BD1L17</A> & (<A HREF="#ZC1L2">ZC1L2</A> & !<A HREF="#BD1L16">BD1L16</A>))) ) ) );


<P> --ZD1L727 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~16 at LABCELL_X33_Y16_N24
<P><A NAME="ZD1L727">ZD1L727</A> = ( <A HREF="#ZD1L102">ZD1L102</A> & ( (!<A HREF="#ZD1L750">ZD1L750</A> & ((<A HREF="#ZD1L2">ZD1L2</A>) # (<A HREF="#ZD1L751">ZD1L751</A>))) ) ) # ( !<A HREF="#ZD1L102">ZD1L102</A> & ( (!<A HREF="#ZD1L751">ZD1L751</A> & (!<A HREF="#ZD1L750">ZD1L750</A> & <A HREF="#ZD1L2">ZD1L2</A>)) ) );


<P> --QC7_av_readdata_pre[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[4] at FF_X25_Y11_N59
<P> --register power-up is low

<P><A NAME="QC7_av_readdata_pre[4]">QC7_av_readdata_pre[4]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#BB1_readdata[4]">BB1_readdata[4]</A>,  ,  , VCC);


<P> --HD1L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~18 at LABCELL_X24_Y8_N15
<P><A NAME="HD1L31">HD1L31</A> = ( <A HREF="#PC9_out_payload[4]">PC9_out_payload[4]</A> & ( <A HREF="#YC1_data_reg[4]">YC1_data_reg[4]</A> & ( (<A HREF="#NC8_rp_valid">NC8_rp_valid</A> & ((!<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & ((<A HREF="#KD8L15">KD8L15</A>))) # (<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & ((!<A HREF="#KD8L15">KD8L15</A>) # (<A HREF="#PC8_mem[0][88]">PC8_mem[0][88]</A>))))) ) ) ) # ( !<A HREF="#PC9_out_payload[4]">PC9_out_payload[4]</A> & ( <A HREF="#YC1_data_reg[4]">YC1_data_reg[4]</A> & ( (<A HREF="#NC8_rp_valid">NC8_rp_valid</A> & (<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & ((!<A HREF="#KD8L15">KD8L15</A>) # (<A HREF="#PC8_mem[0][88]">PC8_mem[0][88]</A>)))) ) ) ) # ( <A HREF="#PC9_out_payload[4]">PC9_out_payload[4]</A> & ( !<A HREF="#YC1_data_reg[4]">YC1_data_reg[4]</A> & ( (<A HREF="#NC8_rp_valid">NC8_rp_valid</A> & (<A HREF="#KD8L15">KD8L15</A> & ((!<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A>) # (<A HREF="#PC8_mem[0][88]">PC8_mem[0][88]</A>)))) ) ) );


<P> --T1_readdata[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[4] at FF_X16_Y7_N10
<P> --register power-up is low

<P><A NAME="T1_readdata[4]">T1_readdata[4]</A> = DFFEAS(<A HREF="#T1L98">T1L98</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L89">T1L89</A>,  ,  ,  ,  );


<P> --HD1L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~19 at MLABCELL_X25_Y11_N54
<P><A NAME="HD1L32">HD1L32</A> = ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( (<A HREF="#HD1L71">HD1L71</A> & ((!<A HREF="#UC3L1">UC3L1</A>) # (!<A HREF="#EF1_ram_block1a36">EF1_ram_block1a36</A>))) ) ) # ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( (<A HREF="#HD1L71">HD1L71</A> & ((!<A HREF="#UC3L1">UC3L1</A>) # (!<A HREF="#EF1_ram_block1a4">EF1_ram_block1a4</A>))) ) );


<P> --HD1L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~20 at MLABCELL_X25_Y11_N36
<P><A NAME="HD1L33">HD1L33</A> = ( <A HREF="#UC2L1">UC2L1</A> & ( <A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A> & ( (((!<A HREF="#HD1L32">HD1L32</A>) # (<A HREF="#QC7_av_readdata_pre[4]">QC7_av_readdata_pre[4]</A>)) # (<A HREF="#QC5_av_readdata_pre[4]">QC5_av_readdata_pre[4]</A>)) # (<A HREF="#HD1L31">HD1L31</A>) ) ) ) # ( !<A HREF="#UC2L1">UC2L1</A> & ( <A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A> & ( ((!<A HREF="#HD1L32">HD1L32</A>) # (<A HREF="#QC7_av_readdata_pre[4]">QC7_av_readdata_pre[4]</A>)) # (<A HREF="#HD1L31">HD1L31</A>) ) ) ) # ( <A HREF="#UC2L1">UC2L1</A> & ( !<A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A> & ( ((!<A HREF="#HD1L32">HD1L32</A>) # (<A HREF="#QC5_av_readdata_pre[4]">QC5_av_readdata_pre[4]</A>)) # (<A HREF="#HD1L31">HD1L31</A>) ) ) ) # ( !<A HREF="#UC2L1">UC2L1</A> & ( !<A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A> & ( (!<A HREF="#HD1L32">HD1L32</A>) # (<A HREF="#HD1L31">HD1L31</A>) ) ) );


<P> --QC5_av_readdata_pre[31] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] at FF_X21_Y10_N1
<P> --register power-up is low

<P><A NAME="QC5_av_readdata_pre[31]">QC5_av_readdata_pre[31]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#CE1_readdata[31]">CE1_readdata[31]</A>,  ,  , VCC);


<P> --HD1L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~21 at LABCELL_X42_Y10_N0
<P><A NAME="HD1L34">HD1L34</A> = ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( <A HREF="#EF1_ram_block1a63">EF1_ram_block1a63</A> ) ) # ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( <A HREF="#EF1_ram_block1a31">EF1_ram_block1a31</A> ) );


<P> --ZD1L695 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~38 at LABCELL_X30_Y10_N42
<P><A NAME="ZD1L695">ZD1L695</A> = ( <A HREF="#QC5_av_readdata_pre[31]">QC5_av_readdata_pre[31]</A> & ( (!<A HREF="#ZD1L1166">ZD1L1166</A> & (((<A HREF="#UC3L2">UC3L2</A> & <A HREF="#HD1L34">HD1L34</A>)) # (<A HREF="#UC2L2">UC2L2</A>))) ) ) # ( !<A HREF="#QC5_av_readdata_pre[31]">QC5_av_readdata_pre[31]</A> & ( (!<A HREF="#ZD1L1166">ZD1L1166</A> & (<A HREF="#UC3L2">UC3L2</A> & <A HREF="#HD1L34">HD1L34</A>)) ) );


<P> --WC2L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~15 at LABCELL_X37_Y11_N36
<P><A NAME="WC2L36">WC2L36</A> = ( <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A> & ( <A HREF="#ND2L2">ND2L2</A> & ( (<A HREF="#ZC1L2">ZC1L2</A> & (!<A HREF="#BD1L16">BD1L16</A> & (<A HREF="#BD1L3">BD1L3</A> & !<A HREF="#BD1L17">BD1L17</A>))) ) ) );


<P> --ZD1L728 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~17 at LABCELL_X33_Y16_N27
<P><A NAME="ZD1L728">ZD1L728</A> = ( <A HREF="#ZD1L6">ZD1L6</A> & ( (!<A HREF="#ZD1L750">ZD1L750</A> & ((!<A HREF="#ZD1L751">ZD1L751</A>) # (<A HREF="#ZD1L106">ZD1L106</A>))) ) ) # ( !<A HREF="#ZD1L6">ZD1L6</A> & ( (<A HREF="#ZD1L751">ZD1L751</A> & (!<A HREF="#ZD1L750">ZD1L750</A> & <A HREF="#ZD1L106">ZD1L106</A>)) ) );


<P> --HD1L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~22 at LABCELL_X24_Y8_N54
<P><A NAME="HD1L35">HD1L35</A> = ( <A HREF="#PC9_out_payload[6]">PC9_out_payload[6]</A> & ( ((<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & <A HREF="#YC1_data_reg[6]">YC1_data_reg[6]</A>)) # (<A HREF="#KD8L15">KD8L15</A>) ) ) # ( !<A HREF="#PC9_out_payload[6]">PC9_out_payload[6]</A> & ( (<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & <A HREF="#YC1_data_reg[6]">YC1_data_reg[6]</A>) ) );


<P> --QC4_av_readdata_pre[30] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30] at FF_X24_Y11_N44
<P> --register power-up is low

<P><A NAME="QC4_av_readdata_pre[30]">QC4_av_readdata_pre[30]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>,  ,  , VCC);


<P> --HD1L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~23 at LABCELL_X24_Y11_N42
<P><A NAME="HD1L36">HD1L36</A> = ( <A HREF="#QC4_av_readdata_pre[30]">QC4_av_readdata_pre[30]</A> & ( <A HREF="#QC4_read_latency_shift_reg[0]">QC4_read_latency_shift_reg[0]</A> ) );


<P> --QC7_av_readdata_pre[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[6] at FF_X28_Y9_N59
<P> --register power-up is low

<P><A NAME="QC7_av_readdata_pre[6]">QC7_av_readdata_pre[6]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#BB1_readdata[6]">BB1_readdata[6]</A>,  ,  , VCC);


<P> --HD1L37 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~24 at MLABCELL_X28_Y9_N57
<P><A NAME="HD1L37">HD1L37</A> = ( <A HREF="#QC7_av_readdata_pre[6]">QC7_av_readdata_pre[6]</A> & ( (!<A HREF="#HD1L36">HD1L36</A> & !<A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A>) ) ) # ( !<A HREF="#QC7_av_readdata_pre[6]">QC7_av_readdata_pre[6]</A> & ( !<A HREF="#HD1L36">HD1L36</A> ) );


<P> --T1_readdata[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[6] at FF_X16_Y7_N1
<P> --register power-up is low

<P><A NAME="T1_readdata[6]">T1_readdata[6]</A> = DFFEAS(<A HREF="#T1L99">T1L99</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L89">T1L89</A>,  ,  ,  ,  );


<P> --HD1L38 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~25 at LABCELL_X29_Y12_N48
<P><A NAME="HD1L38">HD1L38</A> = ( <A HREF="#HD1L72">HD1L72</A> & ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( (!<A HREF="#EF1_ram_block1a38">EF1_ram_block1a38</A>) # (!<A HREF="#UC3L1">UC3L1</A>) ) ) ) # ( <A HREF="#HD1L72">HD1L72</A> & ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( (!<A HREF="#UC3L1">UC3L1</A>) # (!<A HREF="#EF1_ram_block1a6">EF1_ram_block1a6</A>) ) ) );


<P> --HD1L39 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~26 at MLABCELL_X25_Y10_N36
<P><A NAME="HD1L39">HD1L39</A> = ( <A HREF="#QC5_av_readdata_pre[6]">QC5_av_readdata_pre[6]</A> & ( <A HREF="#UC2L1">UC2L1</A> ) ) # ( !<A HREF="#QC5_av_readdata_pre[6]">QC5_av_readdata_pre[6]</A> & ( <A HREF="#UC2L1">UC2L1</A> & ( (!<A HREF="#HD1L37">HD1L37</A>) # ((!<A HREF="#HD1L38">HD1L38</A>) # ((<A HREF="#HD1L35">HD1L35</A> & <A HREF="#YC1L36">YC1L36</A>))) ) ) ) # ( <A HREF="#QC5_av_readdata_pre[6]">QC5_av_readdata_pre[6]</A> & ( !<A HREF="#UC2L1">UC2L1</A> & ( (!<A HREF="#HD1L37">HD1L37</A>) # ((!<A HREF="#HD1L38">HD1L38</A>) # ((<A HREF="#HD1L35">HD1L35</A> & <A HREF="#YC1L36">YC1L36</A>))) ) ) ) # ( !<A HREF="#QC5_av_readdata_pre[6]">QC5_av_readdata_pre[6]</A> & ( !<A HREF="#UC2L1">UC2L1</A> & ( (!<A HREF="#HD1L37">HD1L37</A>) # ((!<A HREF="#HD1L38">HD1L38</A>) # ((<A HREF="#HD1L35">HD1L35</A> & <A HREF="#YC1L36">YC1L36</A>))) ) ) );


<P> --QC7_av_readdata_pre[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[5] at FF_X28_Y12_N56
<P> --register power-up is low

<P><A NAME="QC7_av_readdata_pre[5]">QC7_av_readdata_pre[5]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#BB1_readdata[5]">BB1_readdata[5]</A>,  ,  , VCC);


<P> --HD1L40 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~27 at LABCELL_X24_Y8_N12
<P><A NAME="HD1L40">HD1L40</A> = ( <A HREF="#PC9_out_payload[5]">PC9_out_payload[5]</A> & ( <A HREF="#YC1_data_reg[5]">YC1_data_reg[5]</A> & ( (<A HREF="#NC8_rp_valid">NC8_rp_valid</A> & ((!<A HREF="#KD8L15">KD8L15</A> & ((<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A>))) # (<A HREF="#KD8L15">KD8L15</A> & ((!<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A>) # (<A HREF="#PC8_mem[0][88]">PC8_mem[0][88]</A>))))) ) ) ) # ( !<A HREF="#PC9_out_payload[5]">PC9_out_payload[5]</A> & ( <A HREF="#YC1_data_reg[5]">YC1_data_reg[5]</A> & ( (<A HREF="#NC8_rp_valid">NC8_rp_valid</A> & (<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & ((!<A HREF="#KD8L15">KD8L15</A>) # (<A HREF="#PC8_mem[0][88]">PC8_mem[0][88]</A>)))) ) ) ) # ( <A HREF="#PC9_out_payload[5]">PC9_out_payload[5]</A> & ( !<A HREF="#YC1_data_reg[5]">YC1_data_reg[5]</A> & ( (<A HREF="#NC8_rp_valid">NC8_rp_valid</A> & (<A HREF="#KD8L15">KD8L15</A> & ((!<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A>) # (<A HREF="#PC8_mem[0][88]">PC8_mem[0][88]</A>)))) ) ) );


<P> --T1_readdata[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[5] at FF_X16_Y7_N7
<P> --register power-up is low

<P><A NAME="T1_readdata[5]">T1_readdata[5]</A> = DFFEAS(<A HREF="#T1L100">T1L100</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L89">T1L89</A>,  ,  ,  ,  );


<P> --HD1L41 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~28 at LABCELL_X29_Y12_N54
<P><A NAME="HD1L41">HD1L41</A> = ( <A HREF="#EF1_ram_block1a37">EF1_ram_block1a37</A> & ( <A HREF="#EF1_ram_block1a5">EF1_ram_block1a5</A> & ( (!<A HREF="#UC3L1">UC3L1</A> & <A HREF="#HD1L73">HD1L73</A>) ) ) ) # ( !<A HREF="#EF1_ram_block1a37">EF1_ram_block1a37</A> & ( <A HREF="#EF1_ram_block1a5">EF1_ram_block1a5</A> & ( (<A HREF="#HD1L73">HD1L73</A> & ((!<A HREF="#UC3L1">UC3L1</A>) # (<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>))) ) ) ) # ( <A HREF="#EF1_ram_block1a37">EF1_ram_block1a37</A> & ( !<A HREF="#EF1_ram_block1a5">EF1_ram_block1a5</A> & ( (<A HREF="#HD1L73">HD1L73</A> & ((!<A HREF="#UC3L1">UC3L1</A>) # (!<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>))) ) ) ) # ( !<A HREF="#EF1_ram_block1a37">EF1_ram_block1a37</A> & ( !<A HREF="#EF1_ram_block1a5">EF1_ram_block1a5</A> & ( <A HREF="#HD1L73">HD1L73</A> ) ) );


<P> --HD1L42 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~29 at MLABCELL_X28_Y12_N42
<P><A NAME="HD1L42">HD1L42</A> = ( <A HREF="#QC7_av_readdata_pre[5]">QC7_av_readdata_pre[5]</A> & ( <A HREF="#UC2L1">UC2L1</A> & ( ((!<A HREF="#HD1L41">HD1L41</A>) # ((<A HREF="#HD1L40">HD1L40</A>) # (<A HREF="#QC5_av_readdata_pre[5]">QC5_av_readdata_pre[5]</A>))) # (<A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#QC7_av_readdata_pre[5]">QC7_av_readdata_pre[5]</A> & ( <A HREF="#UC2L1">UC2L1</A> & ( (!<A HREF="#HD1L41">HD1L41</A>) # ((<A HREF="#HD1L40">HD1L40</A>) # (<A HREF="#QC5_av_readdata_pre[5]">QC5_av_readdata_pre[5]</A>)) ) ) ) # ( <A HREF="#QC7_av_readdata_pre[5]">QC7_av_readdata_pre[5]</A> & ( !<A HREF="#UC2L1">UC2L1</A> & ( ((!<A HREF="#HD1L41">HD1L41</A>) # (<A HREF="#HD1L40">HD1L40</A>)) # (<A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#QC7_av_readdata_pre[5]">QC7_av_readdata_pre[5]</A> & ( !<A HREF="#UC2L1">UC2L1</A> & ( (!<A HREF="#HD1L41">HD1L41</A>) # (<A HREF="#HD1L40">HD1L40</A>) ) ) );


<P> --WC2L37 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~16 at LABCELL_X37_Y11_N39
<P><A NAME="WC2L37">WC2L37</A> = ( <A HREF="#ND2L2">ND2L2</A> & ( <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A> & ( (<A HREF="#ZC1L2">ZC1L2</A> & (!<A HREF="#BD1L16">BD1L16</A> & (!<A HREF="#BD1L17">BD1L17</A> & <A HREF="#BD1L3">BD1L3</A>))) ) ) );


<P> --ZD1L749 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~18 at LABCELL_X31_Y14_N24
<P><A NAME="ZD1L749">ZD1L749</A> = ( <A HREF="#ZD1L750">ZD1L750</A> & ( <A HREF="#ZD1L110">ZD1L110</A> ) ) # ( !<A HREF="#ZD1L750">ZD1L750</A> & ( <A HREF="#ZD1L110">ZD1L110</A> & ( (<A HREF="#ZD1L10">ZD1L10</A>) # (<A HREF="#ZD1L751">ZD1L751</A>) ) ) ) # ( <A HREF="#ZD1L750">ZD1L750</A> & ( !<A HREF="#ZD1L110">ZD1L110</A> ) ) # ( !<A HREF="#ZD1L750">ZD1L750</A> & ( !<A HREF="#ZD1L110">ZD1L110</A> & ( (!<A HREF="#ZD1L751">ZD1L751</A> & <A HREF="#ZD1L10">ZD1L10</A>) ) ) );


<P> --ZD1_d_writedata[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24] at FF_X40_Y13_N25
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[24]">ZD1_d_writedata[24]</A> = DFFEAS(<A HREF="#ZD1L600">ZD1L600</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --WC2L38 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~17 at LABCELL_X40_Y10_N12
<P><A NAME="WC2L38">WC2L38</A> = ( <A HREF="#ZD1_d_writedata[24]">ZD1_d_writedata[24]</A> & ( <A HREF="#ND2L2">ND2L2</A> & ( (<A HREF="#BD1L3">BD1L3</A> & (!<A HREF="#BD1L17">BD1L17</A> & (!<A HREF="#BD1L16">BD1L16</A> & <A HREF="#ZC1L2">ZC1L2</A>))) ) ) );


<P> --WC2_src_data[35] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[35] at MLABCELL_X28_Y15_N12
<P><A NAME="WC2_src_data[35]">WC2_src_data[35]</A> = ( <A HREF="#ZD1_d_byteenable[3]">ZD1_d_byteenable[3]</A> & ( (!<A HREF="#TC1L21">TC1L21</A> & (<A HREF="#WC2L21">WC2L21</A> & ((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>)))) # (<A HREF="#TC1L21">TC1L21</A> & (((!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) ) # ( !<A HREF="#ZD1_d_byteenable[3]">ZD1_d_byteenable[3]</A> & ( (<A HREF="#WC2L21">WC2L21</A> & (((!<A HREF="#TC1L21">TC1L21</A> & !<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>)) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>))) ) );


<P> --ZD1L754 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0 at LABCELL_X29_Y11_N54
<P><A NAME="ZD1L754">ZD1L754</A> = ( <A HREF="#ZD1_W_alu_result[0]">ZD1_W_alu_result[0]</A> & ( (!<A HREF="#ZD1_W_alu_result[1]">ZD1_W_alu_result[1]</A> & (!<A HREF="#ZD1_av_ld_align_cycle[1]">ZD1_av_ld_align_cycle[1]</A> & !<A HREF="#ZD1_av_ld_align_cycle[0]">ZD1_av_ld_align_cycle[0]</A>)) # (<A HREF="#ZD1_W_alu_result[1]">ZD1_W_alu_result[1]</A> & ((!<A HREF="#ZD1_av_ld_align_cycle[1]">ZD1_av_ld_align_cycle[1]</A>) # (!<A HREF="#ZD1_av_ld_align_cycle[0]">ZD1_av_ld_align_cycle[0]</A>))) ) ) # ( !<A HREF="#ZD1_W_alu_result[0]">ZD1_W_alu_result[0]</A> & ( (<A HREF="#ZD1_W_alu_result[1]">ZD1_W_alu_result[1]</A> & !<A HREF="#ZD1_av_ld_align_cycle[1]">ZD1_av_ld_align_cycle[1]</A>) ) );


<P> --ZD1_R_ctrl_ld_signed is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed at FF_X31_Y9_N16
<P> --register power-up is low

<P><A NAME="ZD1_R_ctrl_ld_signed">ZD1_R_ctrl_ld_signed</A> = DFFEAS(<A HREF="#ZD1L272">ZD1L272</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L963 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0 at LABCELL_X31_Y10_N33
<P><A NAME="ZD1L963">ZD1L963</A> = ( <A HREF="#ZD1_av_ld_byte0_data[7]">ZD1_av_ld_byte0_data[7]</A> & ( (<A HREF="#ZD1_R_ctrl_ld_signed">ZD1_R_ctrl_ld_signed</A> & ((!<A HREF="#ZD1L280">ZD1L280</A>) # (<A HREF="#ZD1_av_ld_byte1_data[7]">ZD1_av_ld_byte1_data[7]</A>))) ) ) # ( !<A HREF="#ZD1_av_ld_byte0_data[7]">ZD1_av_ld_byte0_data[7]</A> & ( (<A HREF="#ZD1L280">ZD1L280</A> & (<A HREF="#ZD1_av_ld_byte1_data[7]">ZD1_av_ld_byte1_data[7]</A> & <A HREF="#ZD1_R_ctrl_ld_signed">ZD1_R_ctrl_ld_signed</A>)) ) );


<P> --HD1L43 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~30 at LABCELL_X27_Y10_N24
<P><A NAME="HD1L43">HD1L43</A> = ( !<A HREF="#KD8L15">KD8L15</A> & ( <A HREF="#NC8_rp_valid">NC8_rp_valid</A> ) );


<P> --ZD1L1069 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~1 at MLABCELL_X25_Y10_N51
<P><A NAME="ZD1L1069">ZD1L1069</A> = ( <A HREF="#ZD1L1072">ZD1L1072</A> & ( <A HREF="#UC3L1">UC3L1</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ((!<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & (<A HREF="#EF1_ram_block1a20">EF1_ram_block1a20</A>)) # (<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ((<A HREF="#EF1_ram_block1a52">EF1_ram_block1a52</A>))))) ) ) ) # ( !<A HREF="#ZD1L1072">ZD1L1072</A> & ( <A HREF="#UC3L1">UC3L1</A> & ( !<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> ) ) ) # ( !<A HREF="#ZD1L1072">ZD1L1072</A> & ( !<A HREF="#UC3L1">UC3L1</A> & ( !<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> ) ) );


<P> --ZD1L1070 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~2 at LABCELL_X27_Y10_N27
<P><A NAME="ZD1L1070">ZD1L1070</A> = ( <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( ((!<A HREF="#ZD1L754">ZD1L754</A> & (<A HREF="#ZD1L963">ZD1L963</A>)) # (<A HREF="#ZD1L754">ZD1L754</A> & ((<A HREF="#ZD1_av_ld_byte3_data[4]">ZD1_av_ld_byte3_data[4]</A>)))) # (<A HREF="#ZD1L1069">ZD1L1069</A>) ) ) # ( !<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( <A HREF="#ZD1L1069">ZD1L1069</A> ) );


<P> --WC2L39 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~18 at LABCELL_X40_Y10_N15
<P><A NAME="WC2L39">WC2L39</A> = ( <A HREF="#ZD1_d_writedata[21]">ZD1_d_writedata[21]</A> & ( <A HREF="#ND2L2">ND2L2</A> & ( (<A HREF="#BD1L3">BD1L3</A> & (!<A HREF="#BD1L17">BD1L17</A> & (<A HREF="#ZC1L2">ZC1L2</A> & !<A HREF="#BD1L16">BD1L16</A>))) ) ) );


<P> --ZD1_d_writedata[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29] at FF_X40_Y13_N8
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[29]">ZD1_d_writedata[29]</A> = DFFEAS(<A HREF="#ZD1L605">ZD1L605</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --WC2L40 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~19 at LABCELL_X40_Y10_N54
<P><A NAME="WC2L40">WC2L40</A> = ( <A HREF="#ZD1_d_writedata[29]">ZD1_d_writedata[29]</A> & ( <A HREF="#ND2L2">ND2L2</A> & ( (<A HREF="#BD1L3">BD1L3</A> & (!<A HREF="#BD1L17">BD1L17</A> & (!<A HREF="#BD1L16">BD1L16</A> & <A HREF="#ZC1L2">ZC1L2</A>))) ) ) );


<P> --HD1L44 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~31 at LABCELL_X27_Y10_N36
<P><A NAME="HD1L44">HD1L44</A> = ( <A HREF="#PC9_out_payload[9]">PC9_out_payload[9]</A> & ( <A HREF="#UC3L1">UC3L1</A> & ( (((<A HREF="#HD1L75">HD1L75</A>) # (<A HREF="#HD1L43">HD1L43</A>)) # (<A HREF="#HD1L36">HD1L36</A>)) # (<A HREF="#HD1L21">HD1L21</A>) ) ) ) # ( !<A HREF="#PC9_out_payload[9]">PC9_out_payload[9]</A> & ( <A HREF="#UC3L1">UC3L1</A> & ( ((<A HREF="#HD1L75">HD1L75</A>) # (<A HREF="#HD1L36">HD1L36</A>)) # (<A HREF="#HD1L21">HD1L21</A>) ) ) ) # ( <A HREF="#PC9_out_payload[9]">PC9_out_payload[9]</A> & ( !<A HREF="#UC3L1">UC3L1</A> & ( ((<A HREF="#HD1L75">HD1L75</A>) # (<A HREF="#HD1L43">HD1L43</A>)) # (<A HREF="#HD1L36">HD1L36</A>) ) ) ) # ( !<A HREF="#PC9_out_payload[9]">PC9_out_payload[9]</A> & ( !<A HREF="#UC3L1">UC3L1</A> & ( (<A HREF="#HD1L75">HD1L75</A>) # (<A HREF="#HD1L36">HD1L36</A>) ) ) );


<P> --ZD1L1073 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~3 at MLABCELL_X28_Y10_N54
<P><A NAME="ZD1L1073">ZD1L1073</A> = ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( !<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( (!<A HREF="#ZD1L1076">ZD1L1076</A>) # ((<A HREF="#EF1_ram_block1a53">EF1_ram_block1a53</A> & <A HREF="#UC3L1">UC3L1</A>)) ) ) ) # ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( !<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( (!<A HREF="#ZD1L1076">ZD1L1076</A>) # ((<A HREF="#EF1_ram_block1a21">EF1_ram_block1a21</A> & <A HREF="#UC3L1">UC3L1</A>)) ) ) );


<P> --ZD1L1074 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~4 at MLABCELL_X28_Y10_N48
<P><A NAME="ZD1L1074">ZD1L1074</A> = ( <A HREF="#ZD1_av_ld_byte3_data[5]">ZD1_av_ld_byte3_data[5]</A> & ( <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( ((<A HREF="#ZD1L963">ZD1L963</A>) # (<A HREF="#ZD1L754">ZD1L754</A>)) # (<A HREF="#ZD1L1073">ZD1L1073</A>) ) ) ) # ( !<A HREF="#ZD1_av_ld_byte3_data[5]">ZD1_av_ld_byte3_data[5]</A> & ( <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( ((!<A HREF="#ZD1L754">ZD1L754</A> & <A HREF="#ZD1L963">ZD1L963</A>)) # (<A HREF="#ZD1L1073">ZD1L1073</A>) ) ) ) # ( <A HREF="#ZD1_av_ld_byte3_data[5]">ZD1_av_ld_byte3_data[5]</A> & ( !<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( <A HREF="#ZD1L1073">ZD1L1073</A> ) ) ) # ( !<A HREF="#ZD1_av_ld_byte3_data[5]">ZD1_av_ld_byte3_data[5]</A> & ( !<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( <A HREF="#ZD1L1073">ZD1L1073</A> ) ) );


<P> --ZD1_d_writedata[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25] at FF_X40_Y13_N32
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[25]">ZD1_d_writedata[25]</A> = DFFEAS(<A HREF="#ZD1L601">ZD1L601</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --WC2L41 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~20 at LABCELL_X40_Y10_N57
<P><A NAME="WC2L41">WC2L41</A> = ( <A HREF="#ZD1_d_writedata[25]">ZD1_d_writedata[25]</A> & ( <A HREF="#ND2L2">ND2L2</A> & ( (<A HREF="#BD1L3">BD1L3</A> & (!<A HREF="#BD1L17">BD1L17</A> & (<A HREF="#ZC1L2">ZC1L2</A> & !<A HREF="#BD1L16">BD1L16</A>))) ) ) );


<P> --ZD1L1061 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~5 at LABCELL_X29_Y10_N3
<P><A NAME="ZD1L1061">ZD1L1061</A> = ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( <A HREF="#EF1_ram_block1a18">EF1_ram_block1a18</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ((!<A HREF="#ZD1L1064">ZD1L1064</A>) # ((<A HREF="#EF1_ram_block1a50">EF1_ram_block1a50</A> & <A HREF="#UC3L1">UC3L1</A>)))) ) ) ) # ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( <A HREF="#EF1_ram_block1a18">EF1_ram_block1a18</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ((!<A HREF="#ZD1L1064">ZD1L1064</A>) # (<A HREF="#UC3L1">UC3L1</A>))) ) ) ) # ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( !<A HREF="#EF1_ram_block1a18">EF1_ram_block1a18</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ((!<A HREF="#ZD1L1064">ZD1L1064</A>) # ((<A HREF="#EF1_ram_block1a50">EF1_ram_block1a50</A> & <A HREF="#UC3L1">UC3L1</A>)))) ) ) ) # ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( !<A HREF="#EF1_ram_block1a18">EF1_ram_block1a18</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & !<A HREF="#ZD1L1064">ZD1L1064</A>) ) ) );


<P> --ZD1L1062 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~6 at LABCELL_X27_Y10_N9
<P><A NAME="ZD1L1062">ZD1L1062</A> = ( <A HREF="#ZD1_av_ld_byte3_data[2]">ZD1_av_ld_byte3_data[2]</A> & ( ((<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ((<A HREF="#ZD1L754">ZD1L754</A>) # (<A HREF="#ZD1L963">ZD1L963</A>)))) # (<A HREF="#ZD1L1061">ZD1L1061</A>) ) ) # ( !<A HREF="#ZD1_av_ld_byte3_data[2]">ZD1_av_ld_byte3_data[2]</A> & ( ((<A HREF="#ZD1L963">ZD1L963</A> & (!<A HREF="#ZD1L754">ZD1L754</A> & <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>))) # (<A HREF="#ZD1L1061">ZD1L1061</A>) ) );


<P> --WC2L42 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~21 at LABCELL_X40_Y10_N24
<P><A NAME="WC2L42">WC2L42</A> = ( <A HREF="#ZD1_d_writedata[22]">ZD1_d_writedata[22]</A> & ( <A HREF="#ND2L2">ND2L2</A> & ( (<A HREF="#BD1L3">BD1L3</A> & (!<A HREF="#BD1L17">BD1L17</A> & (!<A HREF="#BD1L16">BD1L16</A> & <A HREF="#ZC1L2">ZC1L2</A>))) ) ) );


<P> --ZD1L1065 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~7 at MLABCELL_X25_Y10_N54
<P><A NAME="ZD1L1065">ZD1L1065</A> = ( <A HREF="#EF1_ram_block1a19">EF1_ram_block1a19</A> & ( <A HREF="#UC3L1">UC3L1</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ((!<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>) # ((!<A HREF="#ZD1L1068">ZD1L1068</A>) # (<A HREF="#EF1_ram_block1a51">EF1_ram_block1a51</A>)))) ) ) ) # ( !<A HREF="#EF1_ram_block1a19">EF1_ram_block1a19</A> & ( <A HREF="#UC3L1">UC3L1</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ((!<A HREF="#ZD1L1068">ZD1L1068</A>) # ((<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & <A HREF="#EF1_ram_block1a51">EF1_ram_block1a51</A>)))) ) ) ) # ( <A HREF="#EF1_ram_block1a19">EF1_ram_block1a19</A> & ( !<A HREF="#UC3L1">UC3L1</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & !<A HREF="#ZD1L1068">ZD1L1068</A>) ) ) ) # ( !<A HREF="#EF1_ram_block1a19">EF1_ram_block1a19</A> & ( !<A HREF="#UC3L1">UC3L1</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & !<A HREF="#ZD1L1068">ZD1L1068</A>) ) ) );


<P> --ZD1L1066 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~8 at LABCELL_X31_Y12_N18
<P><A NAME="ZD1L1066">ZD1L1066</A> = ( <A HREF="#ZD1L963">ZD1L963</A> & ( ((<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ((!<A HREF="#ZD1L754">ZD1L754</A>) # (<A HREF="#ZD1_av_ld_byte3_data[3]">ZD1_av_ld_byte3_data[3]</A>)))) # (<A HREF="#ZD1L1065">ZD1L1065</A>) ) ) # ( !<A HREF="#ZD1L963">ZD1L963</A> & ( ((<A HREF="#ZD1L754">ZD1L754</A> & (<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & <A HREF="#ZD1_av_ld_byte3_data[3]">ZD1_av_ld_byte3_data[3]</A>))) # (<A HREF="#ZD1L1065">ZD1L1065</A>) ) );


<P> --WC2L43 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~22 at LABCELL_X40_Y10_N27
<P><A NAME="WC2L43">WC2L43</A> = ( <A HREF="#ND2L2">ND2L2</A> & ( <A HREF="#ZD1_d_writedata[23]">ZD1_d_writedata[23]</A> & ( (<A HREF="#BD1L3">BD1L3</A> & (!<A HREF="#BD1L17">BD1L17</A> & (<A HREF="#ZC1L2">ZC1L2</A> & !<A HREF="#BD1L16">BD1L16</A>))) ) ) );


<P> --ZD1L1077 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~9 at LABCELL_X31_Y10_N9
<P><A NAME="ZD1L1077">ZD1L1077</A> = ( <A HREF="#GF1L4">GF1L4</A> & ( <A HREF="#ZD1L1079">ZD1L1079</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & (((<A HREF="#UC3L1">UC3L1</A>)))) # (<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & (<A HREF="#ZD1L963">ZD1L963</A> & (!<A HREF="#ZD1L754">ZD1L754</A>))) ) ) ) # ( !<A HREF="#GF1L4">GF1L4</A> & ( <A HREF="#ZD1L1079">ZD1L1079</A> & ( (<A HREF="#ZD1L963">ZD1L963</A> & (!<A HREF="#ZD1L754">ZD1L754</A> & <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>)) ) ) ) # ( <A HREF="#GF1L4">GF1L4</A> & ( !<A HREF="#ZD1L1079">ZD1L1079</A> & ( ((!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>) # (<A HREF="#ZD1L754">ZD1L754</A>)) # (<A HREF="#ZD1L963">ZD1L963</A>) ) ) ) # ( !<A HREF="#GF1L4">GF1L4</A> & ( !<A HREF="#ZD1L1079">ZD1L1079</A> & ( ((!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>) # (<A HREF="#ZD1L754">ZD1L754</A>)) # (<A HREF="#ZD1L963">ZD1L963</A>) ) ) );


<P> --ZD1_d_writedata[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26] at FF_X40_Y13_N13
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[26]">ZD1_d_writedata[26]</A> = DFFEAS(<A HREF="#ZD1L602">ZD1L602</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --WC2L44 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~23 at LABCELL_X40_Y10_N30
<P><A NAME="WC2L44">WC2L44</A> = ( <A HREF="#ND2L2">ND2L2</A> & ( <A HREF="#ZD1_d_writedata[26]">ZD1_d_writedata[26]</A> & ( (<A HREF="#BD1L3">BD1L3</A> & (!<A HREF="#BD1L17">BD1L17</A> & (!<A HREF="#BD1L16">BD1L16</A> & <A HREF="#ZC1L2">ZC1L2</A>))) ) ) );


<P> --ZD1L1080 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~10 at LABCELL_X31_Y10_N6
<P><A NAME="ZD1L1080">ZD1L1080</A> = ( <A HREF="#GF1L5">GF1L5</A> & ( <A HREF="#ZD1L1082">ZD1L1082</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & (((<A HREF="#UC3L1">UC3L1</A>)))) # (<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & (<A HREF="#ZD1L963">ZD1L963</A> & (!<A HREF="#ZD1L754">ZD1L754</A>))) ) ) ) # ( !<A HREF="#GF1L5">GF1L5</A> & ( <A HREF="#ZD1L1082">ZD1L1082</A> & ( (<A HREF="#ZD1L963">ZD1L963</A> & (!<A HREF="#ZD1L754">ZD1L754</A> & <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>)) ) ) ) # ( <A HREF="#GF1L5">GF1L5</A> & ( !<A HREF="#ZD1L1082">ZD1L1082</A> & ( ((!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>) # (<A HREF="#ZD1L754">ZD1L754</A>)) # (<A HREF="#ZD1L963">ZD1L963</A>) ) ) ) # ( !<A HREF="#GF1L5">GF1L5</A> & ( !<A HREF="#ZD1L1082">ZD1L1082</A> & ( ((!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>) # (<A HREF="#ZD1L754">ZD1L754</A>)) # (<A HREF="#ZD1L963">ZD1L963</A>) ) ) );


<P> --ZD1_d_writedata[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27] at FF_X40_Y13_N55
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[27]">ZD1_d_writedata[27]</A> = DFFEAS(<A HREF="#ZD1L603">ZD1L603</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --WC2L45 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~24 at LABCELL_X40_Y10_N33
<P><A NAME="WC2L45">WC2L45</A> = ( <A HREF="#ND2L2">ND2L2</A> & ( <A HREF="#ZD1_d_writedata[27]">ZD1_d_writedata[27]</A> & ( (<A HREF="#BD1L3">BD1L3</A> & (!<A HREF="#BD1L17">BD1L17</A> & (<A HREF="#ZC1L2">ZC1L2</A> & !<A HREF="#BD1L16">BD1L16</A>))) ) ) );


<P> --ZD1L516 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~27 at MLABCELL_X34_Y14_N36
<P><A NAME="ZD1L516">ZD1L516</A> = (!<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & (<A HREF="#ZD1_E_shift_rot_result[27]">ZD1_E_shift_rot_result[27]</A>)) # (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#ZD1_E_shift_rot_result[29]">ZD1_E_shift_rot_result[29]</A>)));


<P> --ZD1L820 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[27]~29 at LABCELL_X37_Y14_N9
<P><A NAME="ZD1L820">ZD1L820</A> = ( !<A HREF="#ZD1L825">ZD1L825</A> & ( <A HREF="#EE1_q_b[27]">EE1_q_b[27]</A> & ( !<A HREF="#ZD1L826">ZD1L826</A> ) ) );


<P> --ZD1_d_writedata[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30] at FF_X40_Y13_N1
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[30]">ZD1_d_writedata[30]</A> = DFFEAS(<A HREF="#ZD1L606">ZD1L606</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --WC2L46 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~25 at LABCELL_X40_Y10_N48
<P><A NAME="WC2L46">WC2L46</A> = ( <A HREF="#ZD1_d_writedata[30]">ZD1_d_writedata[30]</A> & ( <A HREF="#ND2L2">ND2L2</A> & ( (<A HREF="#BD1L3">BD1L3</A> & (!<A HREF="#BD1L17">BD1L17</A> & (!<A HREF="#BD1L16">BD1L16</A> & <A HREF="#ZC1L2">ZC1L2</A>))) ) ) );


<P> --HD1L45 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~32 at LABCELL_X27_Y10_N30
<P><A NAME="HD1L45">HD1L45</A> = ( <A HREF="#HD1L36">HD1L36</A> & ( <A HREF="#PC9_out_payload[10]">PC9_out_payload[10]</A> ) ) # ( !<A HREF="#HD1L36">HD1L36</A> & ( <A HREF="#PC9_out_payload[10]">PC9_out_payload[10]</A> & ( (((<A HREF="#HD1L22">HD1L22</A> & <A HREF="#UC3L1">UC3L1</A>)) # (<A HREF="#HD1L76">HD1L76</A>)) # (<A HREF="#HD1L43">HD1L43</A>) ) ) ) # ( <A HREF="#HD1L36">HD1L36</A> & ( !<A HREF="#PC9_out_payload[10]">PC9_out_payload[10]</A> ) ) # ( !<A HREF="#HD1L36">HD1L36</A> & ( !<A HREF="#PC9_out_payload[10]">PC9_out_payload[10]</A> & ( ((<A HREF="#HD1L22">HD1L22</A> & <A HREF="#UC3L1">UC3L1</A>)) # (<A HREF="#HD1L76">HD1L76</A>) ) ) );


<P> --HD1L46 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~33 at LABCELL_X31_Y10_N24
<P><A NAME="HD1L46">HD1L46</A> = ( <A HREF="#UC3L1">UC3L1</A> & ( <A HREF="#HD1L19">HD1L19</A> ) ) # ( !<A HREF="#UC3L1">UC3L1</A> & ( <A HREF="#HD1L19">HD1L19</A> & ( (((<A HREF="#HD1L43">HD1L43</A> & <A HREF="#PC9_out_payload[8]">PC9_out_payload[8]</A>)) # (<A HREF="#HD1L36">HD1L36</A>)) # (<A HREF="#HD1L77">HD1L77</A>) ) ) ) # ( <A HREF="#UC3L1">UC3L1</A> & ( !<A HREF="#HD1L19">HD1L19</A> & ( (((<A HREF="#HD1L43">HD1L43</A> & <A HREF="#PC9_out_payload[8]">PC9_out_payload[8]</A>)) # (<A HREF="#HD1L36">HD1L36</A>)) # (<A HREF="#HD1L77">HD1L77</A>) ) ) ) # ( !<A HREF="#UC3L1">UC3L1</A> & ( !<A HREF="#HD1L19">HD1L19</A> & ( (((<A HREF="#HD1L43">HD1L43</A> & <A HREF="#PC9_out_payload[8]">PC9_out_payload[8]</A>)) # (<A HREF="#HD1L36">HD1L36</A>)) # (<A HREF="#HD1L77">HD1L77</A>) ) ) );


<P> --ZD1_d_writedata[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28] at FF_X40_Y13_N37
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[28]">ZD1_d_writedata[28]</A> = DFFEAS(<A HREF="#ZD1L604">ZD1L604</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --WC2L47 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~26 at LABCELL_X40_Y10_N51
<P><A NAME="WC2L47">WC2L47</A> = ( <A HREF="#ZD1_d_writedata[28]">ZD1_d_writedata[28]</A> & ( <A HREF="#ND2L2">ND2L2</A> & ( (<A HREF="#BD1L3">BD1L3</A> & (!<A HREF="#BD1L17">BD1L17</A> & (<A HREF="#ZC1L2">ZC1L2</A> & !<A HREF="#BD1L16">BD1L16</A>))) ) ) );


<P> --WC2L48 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~27 at LABCELL_X40_Y10_N21
<P><A NAME="WC2L48">WC2L48</A> = ( <A HREF="#ZD1_d_writedata[17]">ZD1_d_writedata[17]</A> & ( <A HREF="#ND2L2">ND2L2</A> & ( (<A HREF="#BD1L3">BD1L3</A> & (!<A HREF="#BD1L17">BD1L17</A> & (<A HREF="#ZC1L2">ZC1L2</A> & !<A HREF="#BD1L16">BD1L16</A>))) ) ) );


<P> --ZD1L1023 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~2 at LABCELL_X24_Y8_N36
<P><A NAME="ZD1L1023">ZD1L1023</A> = ( <A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & ( (<A HREF="#YC1L36">YC1L36</A> & (((<A HREF="#PC9_out_payload[13]">PC9_out_payload[13]</A> & <A HREF="#KD8L15">KD8L15</A>)) # (<A HREF="#YC1_data_reg[13]">YC1_data_reg[13]</A>))) ) ) # ( !<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & ( (<A HREF="#PC9_out_payload[13]">PC9_out_payload[13]</A> & (<A HREF="#KD8L15">KD8L15</A> & <A HREF="#YC1L36">YC1L36</A>)) ) );


<P> --QC3_av_readdata_pre[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] at FF_X18_Y8_N19
<P> --register power-up is low

<P><A NAME="QC3_av_readdata_pre[13]">QC3_av_readdata_pre[13]</A> = DFFEAS(<A HREF="#QC3L23">QC3L23</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L1024 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~3 at MLABCELL_X28_Y10_N6
<P><A NAME="ZD1L1024">ZD1L1024</A> = ( <A HREF="#ZD1L1023">ZD1L1023</A> & ( <A HREF="#ZD1_av_ld_byte2_data[5]">ZD1_av_ld_byte2_data[5]</A> & ( ((!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>) # (<A HREF="#ZD1L754">ZD1L754</A>)) # (<A HREF="#ZD1L963">ZD1L963</A>) ) ) ) # ( !<A HREF="#ZD1L1023">ZD1L1023</A> & ( <A HREF="#ZD1_av_ld_byte2_data[5]">ZD1_av_ld_byte2_data[5]</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & (((<A HREF="#ZD1L1026">ZD1L1026</A>)))) # (<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & (((<A HREF="#ZD1L754">ZD1L754</A>)) # (<A HREF="#ZD1L963">ZD1L963</A>))) ) ) ) # ( <A HREF="#ZD1L1023">ZD1L1023</A> & ( !<A HREF="#ZD1_av_ld_byte2_data[5]">ZD1_av_ld_byte2_data[5]</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>) # ((<A HREF="#ZD1L963">ZD1L963</A> & !<A HREF="#ZD1L754">ZD1L754</A>)) ) ) ) # ( !<A HREF="#ZD1L1023">ZD1L1023</A> & ( !<A HREF="#ZD1_av_ld_byte2_data[5]">ZD1_av_ld_byte2_data[5]</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & (((<A HREF="#ZD1L1026">ZD1L1026</A>)))) # (<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & (<A HREF="#ZD1L963">ZD1L963</A> & (!<A HREF="#ZD1L754">ZD1L754</A>))) ) ) );


<P> --ZD1L994 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0 at LABCELL_X29_Y11_N45
<P><A NAME="ZD1L994">ZD1L994</A> = ( <A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & ( <A HREF="#ZD1L279">ZD1L279</A> ) ) # ( !<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & ( <A HREF="#ZD1L279">ZD1L279</A> & ( <A HREF="#ZD1L976">ZD1L976</A> ) ) ) # ( <A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & ( !<A HREF="#ZD1L279">ZD1L279</A> ) ) # ( !<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & ( !<A HREF="#ZD1L279">ZD1L279</A> ) );


<P> --WC2L49 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~28 at LABCELL_X37_Y11_N54
<P><A NAME="WC2L49">WC2L49</A> = ( <A HREF="#ZD1_d_writedata[19]">ZD1_d_writedata[19]</A> & ( <A HREF="#ND2L2">ND2L2</A> & ( (<A HREF="#BD1L3">BD1L3</A> & (!<A HREF="#BD1L16">BD1L16</A> & (<A HREF="#ZC1L2">ZC1L2</A> & !<A HREF="#BD1L17">BD1L17</A>))) ) ) );


<P> --WC2L50 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~29 at LABCELL_X40_Y10_N18
<P><A NAME="WC2L50">WC2L50</A> = ( <A HREF="#ZD1_d_writedata[18]">ZD1_d_writedata[18]</A> & ( <A HREF="#ND2L2">ND2L2</A> & ( (<A HREF="#BD1L3">BD1L3</A> & (!<A HREF="#BD1L17">BD1L17</A> & (!<A HREF="#BD1L16">BD1L16</A> & <A HREF="#ZC1L2">ZC1L2</A>))) ) ) );


<P> --ZD1L1031 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~4 at LABCELL_X27_Y9_N24
<P><A NAME="ZD1L1031">ZD1L1031</A> = ( <A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & ( (<A HREF="#YC1L36">YC1L36</A> & (((<A HREF="#PC9_out_payload[14]">PC9_out_payload[14]</A> & <A HREF="#KD8L15">KD8L15</A>)) # (<A HREF="#YC1_data_reg[14]">YC1_data_reg[14]</A>))) ) ) # ( !<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & ( (<A HREF="#PC9_out_payload[14]">PC9_out_payload[14]</A> & (<A HREF="#KD8L15">KD8L15</A> & <A HREF="#YC1L36">YC1L36</A>)) ) );


<P> --QC3_av_readdata_pre[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] at FF_X24_Y10_N14
<P> --register power-up is low

<P><A NAME="QC3_av_readdata_pre[14]">QC3_av_readdata_pre[14]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#V1_woverflow">V1_woverflow</A>,  ,  , VCC);


<P> --ZD1L1032 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~5 at LABCELL_X31_Y10_N54
<P><A NAME="ZD1L1032">ZD1L1032</A> = ( <A HREF="#ZD1L1031">ZD1L1031</A> & ( <A HREF="#ZD1L754">ZD1L754</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>) # (<A HREF="#ZD1_av_ld_byte2_data[6]">ZD1_av_ld_byte2_data[6]</A>) ) ) ) # ( !<A HREF="#ZD1L1031">ZD1L1031</A> & ( <A HREF="#ZD1L754">ZD1L754</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ((<A HREF="#ZD1L1034">ZD1L1034</A>))) # (<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & (<A HREF="#ZD1_av_ld_byte2_data[6]">ZD1_av_ld_byte2_data[6]</A>)) ) ) ) # ( <A HREF="#ZD1L1031">ZD1L1031</A> & ( !<A HREF="#ZD1L754">ZD1L754</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>) # (<A HREF="#ZD1L963">ZD1L963</A>) ) ) ) # ( !<A HREF="#ZD1L1031">ZD1L1031</A> & ( !<A HREF="#ZD1L754">ZD1L754</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ((<A HREF="#ZD1L1034">ZD1L1034</A>))) # (<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & (<A HREF="#ZD1L963">ZD1L963</A>)) ) ) );


<P> --WC2L51 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~30 at LABCELL_X37_Y11_N57
<P><A NAME="WC2L51">WC2L51</A> = ( <A HREF="#ZD1_d_writedata[20]">ZD1_d_writedata[20]</A> & ( <A HREF="#ND2L2">ND2L2</A> & ( (<A HREF="#BD1L3">BD1L3</A> & (!<A HREF="#BD1L16">BD1L16</A> & (!<A HREF="#BD1L17">BD1L17</A> & <A HREF="#ZC1L2">ZC1L2</A>))) ) ) );


<P> --QC3_av_readdata_pre[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] at FF_X29_Y9_N50
<P> --register power-up is low

<P><A NAME="QC3_av_readdata_pre[15]">QC3_av_readdata_pre[15]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#V1_rvalid">V1_rvalid</A>,  ,  , VCC);


<P> --ZD1L1038 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~6 at LABCELL_X29_Y9_N57
<P><A NAME="ZD1L1038">ZD1L1038</A> = ( <A HREF="#UC3L1">UC3L1</A> & ( !<A HREF="#ZD1L1041">ZD1L1041</A> & ( (<A HREF="#ZD1L1040">ZD1L1040</A> & ((!<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ((!<A HREF="#EF1_ram_block1a15">EF1_ram_block1a15</A>))) # (<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & (!<A HREF="#EF1_ram_block1a47">EF1_ram_block1a47</A>)))) ) ) ) # ( !<A HREF="#UC3L1">UC3L1</A> & ( !<A HREF="#ZD1L1041">ZD1L1041</A> & ( <A HREF="#ZD1L1040">ZD1L1040</A> ) ) );


<P> --ZD1L1039 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~7 at LABCELL_X31_Y10_N42
<P><A NAME="ZD1L1039">ZD1L1039</A> = ( <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( (!<A HREF="#ZD1L754">ZD1L754</A> & ((<A HREF="#ZD1L963">ZD1L963</A>))) # (<A HREF="#ZD1L754">ZD1L754</A> & (<A HREF="#ZD1_av_ld_byte2_data[7]">ZD1_av_ld_byte2_data[7]</A>)) ) ) # ( !<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( !<A HREF="#ZD1L1038">ZD1L1038</A> ) );


<P> --ZD1L1057 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~11 at MLABCELL_X21_Y9_N36
<P><A NAME="ZD1L1057">ZD1L1057</A> = ( <A HREF="#ZD1L1060">ZD1L1060</A> & ( <A HREF="#EF1_ram_block1a49">EF1_ram_block1a49</A> & ( (<A HREF="#ZD1L1059">ZD1L1059</A> & ((!<A HREF="#UC3L1">UC3L1</A>) # ((!<A HREF="#EF1_ram_block1a17">EF1_ram_block1a17</A> & !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>)))) ) ) ) # ( <A HREF="#ZD1L1060">ZD1L1060</A> & ( !<A HREF="#EF1_ram_block1a49">EF1_ram_block1a49</A> & ( (<A HREF="#ZD1L1059">ZD1L1059</A> & ((!<A HREF="#EF1_ram_block1a17">EF1_ram_block1a17</A>) # ((!<A HREF="#UC3L1">UC3L1</A>) # (<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>)))) ) ) );


<P> --ZD1L1058 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~12 at LABCELL_X27_Y10_N6
<P><A NAME="ZD1L1058">ZD1L1058</A> = ( <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( (!<A HREF="#ZD1L754">ZD1L754</A> & (<A HREF="#ZD1L963">ZD1L963</A>)) # (<A HREF="#ZD1L754">ZD1L754</A> & ((<A HREF="#ZD1_av_ld_byte3_data[1]">ZD1_av_ld_byte3_data[1]</A>))) ) ) # ( !<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( !<A HREF="#ZD1L1057">ZD1L1057</A> ) );


<P> --WC2L52 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~31 at LABCELL_X37_Y11_N42
<P><A NAME="WC2L52">WC2L52</A> = ( <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A> & ( <A HREF="#ND2L2">ND2L2</A> & ( (<A HREF="#ZC1L2">ZC1L2</A> & (!<A HREF="#BD1L16">BD1L16</A> & (<A HREF="#BD1L3">BD1L3</A> & !<A HREF="#BD1L17">BD1L17</A>))) ) ) );


<P> --WC2L53 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~32 at LABCELL_X37_Y11_N45
<P><A NAME="WC2L53">WC2L53</A> = ( <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A> & ( <A HREF="#ND2L2">ND2L2</A> & ( (<A HREF="#ZC1L2">ZC1L2</A> & (!<A HREF="#BD1L16">BD1L16</A> & (!<A HREF="#BD1L17">BD1L17</A> & <A HREF="#BD1L3">BD1L3</A>))) ) ) );


<P> --ZD1L1051 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~13 at MLABCELL_X21_Y9_N0
<P><A NAME="ZD1L1051">ZD1L1051</A> = ( <A HREF="#S1_readdata[16]">S1_readdata[16]</A> & ( !<A HREF="#HD1L36">HD1L36</A> & ( (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A>) # (!<A HREF="#T1_readdata[16]">T1_readdata[16]</A>))) ) ) ) # ( !<A HREF="#S1_readdata[16]">S1_readdata[16]</A> & ( !<A HREF="#HD1L36">HD1L36</A> & ( (!<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A>) # (!<A HREF="#T1_readdata[16]">T1_readdata[16]</A>) ) ) );


<P> --ZD1L1052 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~14 at LABCELL_X29_Y10_N36
<P><A NAME="ZD1L1052">ZD1L1052</A> = ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( <A HREF="#EF1_ram_block1a48">EF1_ram_block1a48</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ((!<A HREF="#ZD1L1055">ZD1L1055</A>) # (<A HREF="#UC3L1">UC3L1</A>))) ) ) ) # ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( <A HREF="#EF1_ram_block1a48">EF1_ram_block1a48</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ((!<A HREF="#ZD1L1055">ZD1L1055</A>) # ((<A HREF="#EF1_ram_block1a16">EF1_ram_block1a16</A> & <A HREF="#UC3L1">UC3L1</A>)))) ) ) ) # ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( !<A HREF="#EF1_ram_block1a48">EF1_ram_block1a48</A> & ( (!<A HREF="#ZD1L1055">ZD1L1055</A> & !<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>) ) ) ) # ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( !<A HREF="#EF1_ram_block1a48">EF1_ram_block1a48</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ((!<A HREF="#ZD1L1055">ZD1L1055</A>) # ((<A HREF="#EF1_ram_block1a16">EF1_ram_block1a16</A> & <A HREF="#UC3L1">UC3L1</A>)))) ) ) );


<P> --ZD1L1053 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~15 at LABCELL_X31_Y10_N12
<P><A NAME="ZD1L1053">ZD1L1053</A> = ( <A HREF="#ZD1L754">ZD1L754</A> & ( ((<A HREF="#ZD1_av_ld_byte3_data[0]">ZD1_av_ld_byte3_data[0]</A> & <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>)) # (<A HREF="#ZD1L1052">ZD1L1052</A>) ) ) # ( !<A HREF="#ZD1L754">ZD1L754</A> & ( ((<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & <A HREF="#ZD1L963">ZD1L963</A>)) # (<A HREF="#ZD1L1052">ZD1L1052</A>) ) );


<P> --ZD1L729 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~19 at LABCELL_X29_Y15_N27
<P><A NAME="ZD1L729">ZD1L729</A> = ( !<A HREF="#ZD1L750">ZD1L750</A> & ( <A HREF="#ZD1L751">ZD1L751</A> & ( <A HREF="#ZD1L170">ZD1L170</A> ) ) ) # ( !<A HREF="#ZD1L750">ZD1L750</A> & ( !<A HREF="#ZD1L751">ZD1L751</A> & ( <A HREF="#ZD1L70">ZD1L70</A> ) ) );


<P> --QC7_av_readdata_pre[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[7] at FF_X28_Y12_N40
<P> --register power-up is low

<P><A NAME="QC7_av_readdata_pre[7]">QC7_av_readdata_pre[7]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#BB1_readdata[7]">BB1_readdata[7]</A>,  ,  , VCC);


<P> --HD1L47 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~34 at LABCELL_X24_Y8_N30
<P><A NAME="HD1L47">HD1L47</A> = ( <A HREF="#PC8_mem[0][88]">PC8_mem[0][88]</A> & ( <A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & ( (<A HREF="#NC8_rp_valid">NC8_rp_valid</A> & (((<A HREF="#KD8L15">KD8L15</A> & <A HREF="#PC9_out_payload[7]">PC9_out_payload[7]</A>)) # (<A HREF="#YC1_data_reg[7]">YC1_data_reg[7]</A>))) ) ) ) # ( !<A HREF="#PC8_mem[0][88]">PC8_mem[0][88]</A> & ( <A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & ( (!<A HREF="#KD8L15">KD8L15</A> & (<A HREF="#YC1_data_reg[7]">YC1_data_reg[7]</A> & <A HREF="#NC8_rp_valid">NC8_rp_valid</A>)) ) ) ) # ( <A HREF="#PC8_mem[0][88]">PC8_mem[0][88]</A> & ( !<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & ( (<A HREF="#KD8L15">KD8L15</A> & (<A HREF="#PC9_out_payload[7]">PC9_out_payload[7]</A> & <A HREF="#NC8_rp_valid">NC8_rp_valid</A>)) ) ) ) # ( !<A HREF="#PC8_mem[0][88]">PC8_mem[0][88]</A> & ( !<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & ( (<A HREF="#KD8L15">KD8L15</A> & (<A HREF="#PC9_out_payload[7]">PC9_out_payload[7]</A> & <A HREF="#NC8_rp_valid">NC8_rp_valid</A>)) ) ) );


<P> --T1_readdata[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[7] at FF_X16_Y7_N58
<P> --register power-up is low

<P><A NAME="T1_readdata[7]">T1_readdata[7]</A> = DFFEAS(<A HREF="#T1L103">T1L103</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L89">T1L89</A>,  ,  ,  ,  );


<P> --HD1L48 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~35 at LABCELL_X29_Y12_N36
<P><A NAME="HD1L48">HD1L48</A> = ( <A HREF="#HD1L74">HD1L74</A> & ( <A HREF="#EF1_ram_block1a7">EF1_ram_block1a7</A> & ( (!<A HREF="#UC3L1">UC3L1</A>) # ((!<A HREF="#EF1_ram_block1a39">EF1_ram_block1a39</A> & <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>)) ) ) ) # ( <A HREF="#HD1L74">HD1L74</A> & ( !<A HREF="#EF1_ram_block1a7">EF1_ram_block1a7</A> & ( (!<A HREF="#EF1_ram_block1a39">EF1_ram_block1a39</A>) # ((!<A HREF="#UC3L1">UC3L1</A>) # (!<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>)) ) ) );


<P> --HD1L49 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~36 at MLABCELL_X25_Y12_N51
<P><A NAME="HD1L49">HD1L49</A> = ( <A HREF="#QC7_av_readdata_pre[7]">QC7_av_readdata_pre[7]</A> & ( <A HREF="#HD1L48">HD1L48</A> & ( (((<A HREF="#QC5_av_readdata_pre[7]">QC5_av_readdata_pre[7]</A> & <A HREF="#UC2L1">UC2L1</A>)) # (<A HREF="#HD1L47">HD1L47</A>)) # (<A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#QC7_av_readdata_pre[7]">QC7_av_readdata_pre[7]</A> & ( <A HREF="#HD1L48">HD1L48</A> & ( ((<A HREF="#QC5_av_readdata_pre[7]">QC5_av_readdata_pre[7]</A> & <A HREF="#UC2L1">UC2L1</A>)) # (<A HREF="#HD1L47">HD1L47</A>) ) ) ) # ( <A HREF="#QC7_av_readdata_pre[7]">QC7_av_readdata_pre[7]</A> & ( !<A HREF="#HD1L48">HD1L48</A> ) ) # ( !<A HREF="#QC7_av_readdata_pre[7]">QC7_av_readdata_pre[7]</A> & ( !<A HREF="#HD1L48">HD1L48</A> ) );


<P> --ZD1L730 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~20 at LABCELL_X29_Y15_N30
<P><A NAME="ZD1L730">ZD1L730</A> = ( <A HREF="#ZD1L74">ZD1L74</A> & ( <A HREF="#ZD1L751">ZD1L751</A> & ( (<A HREF="#ZD1L174">ZD1L174</A> & !<A HREF="#ZD1L750">ZD1L750</A>) ) ) ) # ( !<A HREF="#ZD1L74">ZD1L74</A> & ( <A HREF="#ZD1L751">ZD1L751</A> & ( (<A HREF="#ZD1L174">ZD1L174</A> & !<A HREF="#ZD1L750">ZD1L750</A>) ) ) ) # ( <A HREF="#ZD1L74">ZD1L74</A> & ( !<A HREF="#ZD1L751">ZD1L751</A> & ( !<A HREF="#ZD1L750">ZD1L750</A> ) ) );


<P> --HD1L50 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~37 at LABCELL_X27_Y9_N12
<P><A NAME="HD1L50">HD1L50</A> = ( <A HREF="#YC1_data_reg[8]">YC1_data_reg[8]</A> & ( (<A HREF="#YC1L36">YC1L36</A> & (((<A HREF="#KD8L15">KD8L15</A> & <A HREF="#PC9_out_payload[8]">PC9_out_payload[8]</A>)) # (<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A>))) ) ) # ( !<A HREF="#YC1_data_reg[8]">YC1_data_reg[8]</A> & ( (<A HREF="#KD8L15">KD8L15</A> & (<A HREF="#PC9_out_payload[8]">PC9_out_payload[8]</A> & <A HREF="#YC1L36">YC1L36</A>)) ) );


<P> --QC3_av_readdata_pre[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] at FF_X22_Y8_N28
<P> --register power-up is low

<P><A NAME="QC3_av_readdata_pre[8]">QC3_av_readdata_pre[8]</A> = DFFEAS(<A HREF="#V1L66">V1L66</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --HD1L51 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~38 at LABCELL_X29_Y10_N18
<P><A NAME="HD1L51">HD1L51</A> = ( !<A HREF="#HD1L36">HD1L36</A> & ( <A HREF="#EF1_ram_block1a8">EF1_ram_block1a8</A> & ( (<A HREF="#HD1L69">HD1L69</A> & ((!<A HREF="#UC3L1">UC3L1</A>) # ((!<A HREF="#EF1_ram_block1a40">EF1_ram_block1a40</A> & <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>)))) ) ) ) # ( !<A HREF="#HD1L36">HD1L36</A> & ( !<A HREF="#EF1_ram_block1a8">EF1_ram_block1a8</A> & ( (<A HREF="#HD1L69">HD1L69</A> & ((!<A HREF="#EF1_ram_block1a40">EF1_ram_block1a40</A>) # ((!<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>) # (!<A HREF="#UC3L1">UC3L1</A>)))) ) ) );


<P> --ZD1L995 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~8 at LABCELL_X31_Y12_N6
<P><A NAME="ZD1L995">ZD1L995</A> = ( <A HREF="#ZD1L754">ZD1L754</A> & ( <A HREF="#ZD1L963">ZD1L963</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ((!<A HREF="#HD1L51">HD1L51</A>) # ((<A HREF="#HD1L50">HD1L50</A>)))) # (<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & (((<A HREF="#ZD1_av_ld_byte2_data[0]">ZD1_av_ld_byte2_data[0]</A>)))) ) ) ) # ( !<A HREF="#ZD1L754">ZD1L754</A> & ( <A HREF="#ZD1L963">ZD1L963</A> & ( (!<A HREF="#HD1L51">HD1L51</A>) # ((<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>) # (<A HREF="#HD1L50">HD1L50</A>)) ) ) ) # ( <A HREF="#ZD1L754">ZD1L754</A> & ( !<A HREF="#ZD1L963">ZD1L963</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ((!<A HREF="#HD1L51">HD1L51</A>) # ((<A HREF="#HD1L50">HD1L50</A>)))) # (<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & (((<A HREF="#ZD1_av_ld_byte2_data[0]">ZD1_av_ld_byte2_data[0]</A>)))) ) ) ) # ( !<A HREF="#ZD1L754">ZD1L754</A> & ( !<A HREF="#ZD1L963">ZD1L963</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ((!<A HREF="#HD1L51">HD1L51</A>) # (<A HREF="#HD1L50">HD1L50</A>))) ) ) );


<P> --ZD1L731 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~21 at LABCELL_X33_Y16_N18
<P><A NAME="ZD1L731">ZD1L731</A> = ( <A HREF="#ZD1L178">ZD1L178</A> & ( (!<A HREF="#ZD1L750">ZD1L750</A> & ((<A HREF="#ZD1L78">ZD1L78</A>) # (<A HREF="#ZD1L751">ZD1L751</A>))) ) ) # ( !<A HREF="#ZD1L178">ZD1L178</A> & ( (!<A HREF="#ZD1L751">ZD1L751</A> & (!<A HREF="#ZD1L750">ZD1L750</A> & <A HREF="#ZD1L78">ZD1L78</A>)) ) );


<P> --ZD1L996 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~9 at LABCELL_X27_Y9_N18
<P><A NAME="ZD1L996">ZD1L996</A> = ( <A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & ( (<A HREF="#YC1L36">YC1L36</A> & (((<A HREF="#KD8L15">KD8L15</A> & <A HREF="#PC9_out_payload[9]">PC9_out_payload[9]</A>)) # (<A HREF="#YC1_data_reg[9]">YC1_data_reg[9]</A>))) ) ) # ( !<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & ( (<A HREF="#KD8L15">KD8L15</A> & (<A HREF="#PC9_out_payload[9]">PC9_out_payload[9]</A> & <A HREF="#YC1L36">YC1L36</A>)) ) );


<P> --QC3_av_readdata_pre[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] at FF_X22_Y8_N49
<P> --register power-up is low

<P><A NAME="QC3_av_readdata_pre[9]">QC3_av_readdata_pre[9]</A> = DFFEAS(<A HREF="#V1_av_readdata[9]">V1_av_readdata[9]</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L997 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~10 at LABCELL_X24_Y10_N33
<P><A NAME="ZD1L997">ZD1L997</A> = ( <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( <A HREF="#ZD1L754">ZD1L754</A> & ( <A HREF="#ZD1_av_ld_byte2_data[1]">ZD1_av_ld_byte2_data[1]</A> ) ) ) # ( !<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( <A HREF="#ZD1L754">ZD1L754</A> & ( (<A HREF="#ZD1L996">ZD1L996</A>) # (<A HREF="#ZD1L999">ZD1L999</A>) ) ) ) # ( <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( !<A HREF="#ZD1L754">ZD1L754</A> & ( <A HREF="#ZD1L963">ZD1L963</A> ) ) ) # ( !<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( !<A HREF="#ZD1L754">ZD1L754</A> & ( (<A HREF="#ZD1L996">ZD1L996</A>) # (<A HREF="#ZD1L999">ZD1L999</A>) ) ) );


<P> --ZD1L732 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~22 at MLABCELL_X34_Y15_N21
<P><A NAME="ZD1L732">ZD1L732</A> = ( <A HREF="#ZD1L182">ZD1L182</A> & ( (!<A HREF="#ZD1L750">ZD1L750</A> & ((<A HREF="#ZD1L82">ZD1L82</A>) # (<A HREF="#ZD1L751">ZD1L751</A>))) ) ) # ( !<A HREF="#ZD1L182">ZD1L182</A> & ( (!<A HREF="#ZD1L751">ZD1L751</A> & (!<A HREF="#ZD1L750">ZD1L750</A> & <A HREF="#ZD1L82">ZD1L82</A>)) ) );


<P> --ZD1L1003 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~11 at LABCELL_X27_Y9_N48
<P><A NAME="ZD1L1003">ZD1L1003</A> = ( <A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & ( (<A HREF="#YC1L36">YC1L36</A> & (((<A HREF="#PC9_out_payload[10]">PC9_out_payload[10]</A> & <A HREF="#KD8L15">KD8L15</A>)) # (<A HREF="#YC1_data_reg[10]">YC1_data_reg[10]</A>))) ) ) # ( !<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & ( (<A HREF="#PC9_out_payload[10]">PC9_out_payload[10]</A> & (<A HREF="#KD8L15">KD8L15</A> & <A HREF="#YC1L36">YC1L36</A>)) ) );


<P> --QC3_av_readdata_pre[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] at FF_X24_Y10_N17
<P> --register power-up is low

<P><A NAME="QC3_av_readdata_pre[10]">QC3_av_readdata_pre[10]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#V1_ac">V1_ac</A>,  ,  , VCC);


<P> --ZD1L1004 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~12 at LABCELL_X27_Y10_N18
<P><A NAME="ZD1L1004">ZD1L1004</A> = ( <A HREF="#ZD1L1006">ZD1L1006</A> & ( <A HREF="#ZD1_av_ld_byte2_data[2]">ZD1_av_ld_byte2_data[2]</A> & ( ((!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>) # (<A HREF="#ZD1L754">ZD1L754</A>)) # (<A HREF="#ZD1L963">ZD1L963</A>) ) ) ) # ( !<A HREF="#ZD1L1006">ZD1L1006</A> & ( <A HREF="#ZD1_av_ld_byte2_data[2]">ZD1_av_ld_byte2_data[2]</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & (((<A HREF="#ZD1L1003">ZD1L1003</A>)))) # (<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & (((<A HREF="#ZD1L754">ZD1L754</A>)) # (<A HREF="#ZD1L963">ZD1L963</A>))) ) ) ) # ( <A HREF="#ZD1L1006">ZD1L1006</A> & ( !<A HREF="#ZD1_av_ld_byte2_data[2]">ZD1_av_ld_byte2_data[2]</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>) # ((<A HREF="#ZD1L963">ZD1L963</A> & !<A HREF="#ZD1L754">ZD1L754</A>)) ) ) ) # ( !<A HREF="#ZD1L1006">ZD1L1006</A> & ( !<A HREF="#ZD1_av_ld_byte2_data[2]">ZD1_av_ld_byte2_data[2]</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & (((<A HREF="#ZD1L1003">ZD1L1003</A>)))) # (<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & (<A HREF="#ZD1L963">ZD1L963</A> & (!<A HREF="#ZD1L754">ZD1L754</A>))) ) ) );


<P> --ZD1L1011 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~13 at LABCELL_X27_Y9_N54
<P><A NAME="ZD1L1011">ZD1L1011</A> = ( <A HREF="#EF1_ram_block1a43">EF1_ram_block1a43</A> & ( <A HREF="#EF1_ram_block1a11">EF1_ram_block1a11</A> & ( (!<A HREF="#ZD1L1014">ZD1L1014</A> & (!<A HREF="#UC3L1">UC3L1</A> & !<A HREF="#ZD1L1015">ZD1L1015</A>)) ) ) ) # ( !<A HREF="#EF1_ram_block1a43">EF1_ram_block1a43</A> & ( <A HREF="#EF1_ram_block1a11">EF1_ram_block1a11</A> & ( (!<A HREF="#ZD1L1014">ZD1L1014</A> & (!<A HREF="#ZD1L1015">ZD1L1015</A> & ((!<A HREF="#UC3L1">UC3L1</A>) # (<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>)))) ) ) ) # ( <A HREF="#EF1_ram_block1a43">EF1_ram_block1a43</A> & ( !<A HREF="#EF1_ram_block1a11">EF1_ram_block1a11</A> & ( (!<A HREF="#ZD1L1014">ZD1L1014</A> & (!<A HREF="#ZD1L1015">ZD1L1015</A> & ((!<A HREF="#UC3L1">UC3L1</A>) # (!<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>)))) ) ) ) # ( !<A HREF="#EF1_ram_block1a43">EF1_ram_block1a43</A> & ( !<A HREF="#EF1_ram_block1a11">EF1_ram_block1a11</A> & ( (!<A HREF="#ZD1L1014">ZD1L1014</A> & !<A HREF="#ZD1L1015">ZD1L1015</A>) ) ) );


<P> --ZD1L1012 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~14 at LABCELL_X31_Y12_N24
<P><A NAME="ZD1L1012">ZD1L1012</A> = ( <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( <A HREF="#ZD1_av_ld_byte2_data[3]">ZD1_av_ld_byte2_data[3]</A> & ( (<A HREF="#ZD1L963">ZD1L963</A>) # (<A HREF="#ZD1L754">ZD1L754</A>) ) ) ) # ( !<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( <A HREF="#ZD1_av_ld_byte2_data[3]">ZD1_av_ld_byte2_data[3]</A> & ( !<A HREF="#ZD1L1011">ZD1L1011</A> ) ) ) # ( <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( !<A HREF="#ZD1_av_ld_byte2_data[3]">ZD1_av_ld_byte2_data[3]</A> & ( (!<A HREF="#ZD1L754">ZD1L754</A> & <A HREF="#ZD1L963">ZD1L963</A>) ) ) ) # ( !<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( !<A HREF="#ZD1_av_ld_byte2_data[3]">ZD1_av_ld_byte2_data[3]</A> & ( !<A HREF="#ZD1L1011">ZD1L1011</A> ) ) );


<P> --ZD1L1016 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~15 at LABCELL_X24_Y8_N24
<P><A NAME="ZD1L1016">ZD1L1016</A> = ( <A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & ( (<A HREF="#YC1L36">YC1L36</A> & (((<A HREF="#KD8L15">KD8L15</A> & <A HREF="#PC9_out_payload[12]">PC9_out_payload[12]</A>)) # (<A HREF="#YC1_data_reg[12]">YC1_data_reg[12]</A>))) ) ) # ( !<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & ( (<A HREF="#KD8L15">KD8L15</A> & (<A HREF="#PC9_out_payload[12]">PC9_out_payload[12]</A> & <A HREF="#YC1L36">YC1L36</A>)) ) );


<P> --QC3_av_readdata_pre[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] at FF_X24_Y10_N2
<P> --register power-up is low

<P><A NAME="QC3_av_readdata_pre[12]">QC3_av_readdata_pre[12]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#JC2_b_non_empty">JC2_b_non_empty</A>,  ,  , VCC);


<P> --ZD1L1017 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~16 at MLABCELL_X28_Y10_N39
<P><A NAME="ZD1L1017">ZD1L1017</A> = ( <A HREF="#ZD1L1019">ZD1L1019</A> & ( <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( (!<A HREF="#ZD1L754">ZD1L754</A> & ((<A HREF="#ZD1L963">ZD1L963</A>))) # (<A HREF="#ZD1L754">ZD1L754</A> & (<A HREF="#ZD1_av_ld_byte2_data[4]">ZD1_av_ld_byte2_data[4]</A>)) ) ) ) # ( !<A HREF="#ZD1L1019">ZD1L1019</A> & ( <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( (!<A HREF="#ZD1L754">ZD1L754</A> & ((<A HREF="#ZD1L963">ZD1L963</A>))) # (<A HREF="#ZD1L754">ZD1L754</A> & (<A HREF="#ZD1_av_ld_byte2_data[4]">ZD1_av_ld_byte2_data[4]</A>)) ) ) ) # ( <A HREF="#ZD1L1019">ZD1L1019</A> & ( !<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> ) ) # ( !<A HREF="#ZD1L1019">ZD1L1019</A> & ( !<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( <A HREF="#ZD1L1016">ZD1L1016</A> ) ) );


<P> --T1L129 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~18 at MLABCELL_X21_Y8_N21
<P><A NAME="T1L129">T1L129</A> = ( <A HREF="#XB1L159Q">XB1L159Q</A> & ( (<A HREF="#T1_s_serial_transfer.STATE_2_WRITE_TRANSFER">T1_s_serial_transfer.STATE_2_WRITE_TRANSFER</A> & !<A HREF="#T1_internal_reset">T1_internal_reset</A>) ) );


<P> --ZD1L599 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0 at LABCELL_X31_Y9_N30
<P><A NAME="ZD1L599">ZD1L599</A> = ( <A HREF="#ZD1L277">ZD1L277</A> & ( <A HREF="#ZD1L279">ZD1L279</A> & ( <A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> ) ) ) # ( !<A HREF="#ZD1L277">ZD1L277</A> & ( <A HREF="#ZD1L279">ZD1L279</A> & ( <A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> ) ) ) # ( <A HREF="#ZD1L277">ZD1L277</A> & ( !<A HREF="#ZD1L279">ZD1L279</A> & ( <A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> ) ) ) # ( !<A HREF="#ZD1L277">ZD1L277</A> & ( !<A HREF="#ZD1L279">ZD1L279</A> ) );


<P> --ZD1L840 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~12 at LABCELL_X35_Y13_N54
<P><A NAME="ZD1L840">ZD1L840</A> = ( <A HREF="#EE2_q_b[29]">EE2_q_b[29]</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & ((!<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A>) # ((<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A>)))) # (<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZD1_D_iw[19]">ZD1_D_iw[19]</A>)))) ) ) # ( !<A HREF="#EE2_q_b[29]">EE2_q_b[29]</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & (<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A>))) # (<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZD1_D_iw[19]">ZD1_D_iw[19]</A>)))) ) );


<P> --ZD1L822 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[29]~30 at LABCELL_X37_Y14_N42
<P><A NAME="ZD1L822">ZD1L822</A> = ( <A HREF="#EE1_q_b[29]">EE1_q_b[29]</A> & ( (!<A HREF="#ZD1L826">ZD1L826</A> & !<A HREF="#ZD1L825">ZD1L825</A>) ) );


<P> --ZD1L839 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~13 at LABCELL_X35_Y13_N57
<P><A NAME="ZD1L839">ZD1L839</A> = ( <A HREF="#EE2_q_b[28]">EE2_q_b[28]</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & ((!<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A>) # ((<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A>)))) # (<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZD1_D_iw[18]">ZD1_D_iw[18]</A>)))) ) ) # ( !<A HREF="#EE2_q_b[28]">EE2_q_b[28]</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & ((<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A>)))) # (<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZD1_D_iw[18]">ZD1_D_iw[18]</A>)))) ) );


<P> --ZD1L821 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[28]~31 at LABCELL_X37_Y14_N54
<P><A NAME="ZD1L821">ZD1L821</A> = (!<A HREF="#ZD1L826">ZD1L826</A> & (!<A HREF="#ZD1L825">ZD1L825</A> & <A HREF="#EE1_q_b[28]">EE1_q_b[28]</A>));


<P> --ZD1L838 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~14 at LABCELL_X35_Y13_N48
<P><A NAME="ZD1L838">ZD1L838</A> = ( <A HREF="#ZD1_D_iw[17]">ZD1_D_iw[17]</A> & ( ((!<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & ((<A HREF="#EE2_q_b[27]">EE2_q_b[27]</A>))) # (<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & (<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A>))) # (<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A>) ) ) # ( !<A HREF="#ZD1_D_iw[17]">ZD1_D_iw[17]</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & ((!<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & ((<A HREF="#EE2_q_b[27]">EE2_q_b[27]</A>))) # (<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & (<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A>)))) ) );


<P> --ZD1L842 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~15 at LABCELL_X35_Y13_N39
<P><A NAME="ZD1L842">ZD1L842</A> = ( <A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A> & ( (!<A HREF="#ZD1L843">ZD1L843</A> & (((<A HREF="#EE2_q_b[31]">EE2_q_b[31]</A>) # (<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A>)) # (<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A>))) ) ) # ( !<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A> & ( (!<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & (!<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & (!<A HREF="#ZD1L843">ZD1L843</A> & <A HREF="#EE2_q_b[31]">EE2_q_b[31]</A>))) ) );


<P> --ZD1L824 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[31]~32 at LABCELL_X37_Y14_N39
<P><A NAME="ZD1L824">ZD1L824</A> = (!<A HREF="#ZD1L826">ZD1L826</A> & (!<A HREF="#ZD1L825">ZD1L825</A> & <A HREF="#EE1_q_b[31]">EE1_q_b[31]</A>));


<P> --ZD1L841 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~16 at LABCELL_X35_Y13_N51
<P><A NAME="ZD1L841">ZD1L841</A> = ( <A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & ( <A HREF="#ZD1_D_iw[20]">ZD1_D_iw[20]</A> ) ) # ( !<A HREF="#ZD1_R_ctrl_hi_imm16">ZD1_R_ctrl_hi_imm16</A> & ( (!<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & ((<A HREF="#EE2_q_b[30]">EE2_q_b[30]</A>))) # (<A HREF="#ZD1_R_src2_use_imm">ZD1_R_src2_use_imm</A> & (<A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A>)) ) );


<P> --ZD1L823 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[30]~33 at LABCELL_X37_Y14_N30
<P><A NAME="ZD1L823">ZD1L823</A> = ( <A HREF="#EE1_q_b[30]">EE1_q_b[30]</A> & ( (!<A HREF="#ZD1L826">ZD1L826</A> & !<A HREF="#ZD1L825">ZD1L825</A>) ) );


<P> --VE1_sr[34] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34] at FF_X1_Y5_N56
<P> --register power-up is low

<P><A NAME="VE1_sr[34]">VE1_sr[34]</A> = DFFEAS(<A HREF="#VE1L67">VE1L67</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L30">VE1L30</A>,  ,  ,  ,  );


<P> --X1_za_valid is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_valid at FF_X25_Y4_N5
<P> --register power-up is low

<P><A NAME="X1_za_valid">X1_za_valid</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#X1_rd_valid[2]">X1_rd_valid[2]</A>,  ,  , VCC);


<P> --PC9_full is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|full at FF_X25_Y4_N1
<P> --register power-up is low

<P><A NAME="PC9_full">PC9_full</A> = DFFEAS(<A HREF="#PC9L17">PC9L17</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC9_write is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|write at MLABCELL_X25_Y4_N3
<P><A NAME="PC9_write">PC9_write</A> = ( !<A HREF="#PC9_full">PC9_full</A> & ( <A HREF="#X1_za_valid">X1_za_valid</A> ) );


<P> --PC9L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|next_empty~0 at MLABCELL_X25_Y4_N39
<P><A NAME="PC9L15">PC9L15</A> = ( <A HREF="#PC9_write">PC9_write</A> & ( (!<A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A>) # ((!<A HREF="#PC9_internal_out_valid">PC9_internal_out_valid</A>) # (<A HREF="#PC9_empty">PC9_empty</A>)) ) ) # ( !<A HREF="#PC9_write">PC9_write</A> & ( (!<A HREF="#PC9L8">PC9L8</A> & <A HREF="#PC9_empty">PC9_empty</A>) ) );


<P> --PC9L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0 at MLABCELL_X25_Y4_N33
<P><A NAME="PC9L11">PC9L11</A> = ( <A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A> & ( !<A HREF="#PC9L10Q">PC9L10Q</A> $ (!<A HREF="#PC9_rd_ptr[0]">PC9_rd_ptr[0]</A>) ) ) # ( !<A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A> & ( <A HREF="#PC9_rd_ptr[0]">PC9_rd_ptr[0]</A> ) );


<P> --PC9L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|Add0~0 at MLABCELL_X25_Y4_N48
<P><A NAME="PC9L1">PC9L1</A> = ( <A HREF="#PC9_wr_ptr[0]">PC9_wr_ptr[0]</A> & ( !<A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A> ) ) # ( !<A HREF="#PC9_wr_ptr[0]">PC9_wr_ptr[0]</A> & ( <A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A> ) );


<P> --PC9L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1 at MLABCELL_X25_Y4_N30
<P><A NAME="PC9L12">PC9L12</A> = ( <A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A> & ( !<A HREF="#PC9_rd_ptr[1]">PC9_rd_ptr[1]</A> $ (((!<A HREF="#PC9L10Q">PC9L10Q</A>) # (!<A HREF="#PC9_rd_ptr[0]">PC9_rd_ptr[0]</A>))) ) ) # ( !<A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A> & ( <A HREF="#PC9_rd_ptr[1]">PC9_rd_ptr[1]</A> ) );


<P> --PC9L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|Add0~1 at MLABCELL_X25_Y4_N27
<P><A NAME="PC9L2">PC9L2</A> = ( <A HREF="#PC9_wr_ptr[0]">PC9_wr_ptr[0]</A> & ( !<A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A> $ (!<A HREF="#PC9_wr_ptr[2]">PC9_wr_ptr[2]</A>) ) ) # ( !<A HREF="#PC9_wr_ptr[0]">PC9_wr_ptr[0]</A> & ( <A HREF="#PC9_wr_ptr[2]">PC9_wr_ptr[2]</A> ) );


<P> --PC9L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2 at MLABCELL_X25_Y4_N21
<P><A NAME="PC9L13">PC9L13</A> = ( <A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A> & ( !<A HREF="#PC9_rd_ptr[2]">PC9_rd_ptr[2]</A> $ (((!<A HREF="#PC9_rd_ptr[0]">PC9_rd_ptr[0]</A>) # ((!<A HREF="#PC9_rd_ptr[1]">PC9_rd_ptr[1]</A>) # (!<A HREF="#PC9_internal_out_valid">PC9_internal_out_valid</A>)))) ) ) # ( !<A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A> & ( <A HREF="#PC9_rd_ptr[2]">PC9_rd_ptr[2]</A> ) );


<P> --PC8_mem_used[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[3] at FF_X24_Y7_N35
<P> --register power-up is low

<P><A NAME="PC8_mem_used[3]">PC8_mem_used[3]</A> = DFFEAS(<A HREF="#PC8L92">PC8L92</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L79">PC8L79</A>,  ,  ,  ,  );


<P> --PC8L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always2~0 at LABCELL_X24_Y7_N42
<P><A NAME="PC8L3">PC8L3</A> = ( <A HREF="#NC8L2">NC8L2</A> ) # ( !<A HREF="#NC8L2">NC8L2</A> & ( !<A HREF="#PC8_mem_used[2]">PC8_mem_used[2]</A> ) );


<P> --PC8L90 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~7 at LABCELL_X24_Y7_N45
<P><A NAME="PC8L90">PC8L90</A> = ( <A HREF="#PC8_mem_used[1]">PC8_mem_used[1]</A> & ( ((<A HREF="#QC1L3">QC1L3</A> & (<A HREF="#BD1L19">BD1L19</A> & <A HREF="#NC8L8">NC8L8</A>))) # (<A HREF="#PC8_mem_used[3]">PC8_mem_used[3]</A>) ) ) # ( !<A HREF="#PC8_mem_used[1]">PC8_mem_used[1]</A> & ( (<A HREF="#PC8_mem_used[3]">PC8_mem_used[3]</A> & ((!<A HREF="#QC1L3">QC1L3</A>) # ((!<A HREF="#BD1L19">BD1L19</A>) # (!<A HREF="#NC8L8">NC8L8</A>)))) ) );


<P> --PC8_mem[3][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][52] at FF_X24_Y7_N11
<P> --register power-up is low

<P><A NAME="PC8_mem[3][52]">PC8_mem[3][52]</A> = DFFEAS(<A HREF="#PC8L39">PC8L39</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC8L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][52]~2 at LABCELL_X24_Y7_N39
<P><A NAME="PC8L30">PC8L30</A> = ( <A HREF="#PC8L3">PC8L3</A> & ( (!<A HREF="#PC8_mem_used[3]">PC8_mem_used[3]</A>) # (<A HREF="#PC8_mem[3][52]">PC8_mem[3][52]</A>) ) ) # ( !<A HREF="#PC8L3">PC8L3</A> & ( <A HREF="#PC8_mem[2][52]">PC8_mem[2][52]</A> ) );


<P> --YC1L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~0 at LABCELL_X24_Y8_N3
<P><A NAME="YC1L20">YC1L20</A> = ( <A HREF="#PC9_out_payload[0]">PC9_out_payload[0]</A> & ( (<A HREF="#YC1_data_reg[0]">YC1_data_reg[0]</A>) # (<A HREF="#KD8L15">KD8L15</A>) ) ) # ( !<A HREF="#PC9_out_payload[0]">PC9_out_payload[0]</A> & ( <A HREF="#YC1_data_reg[0]">YC1_data_reg[0]</A> ) );


<P> --YC1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|always10~1 at LABCELL_X27_Y9_N3
<P><A NAME="YC1L2">YC1L2</A> = ( <A HREF="#KD8L15">KD8L15</A> & ( !<A HREF="#YC1L1">YC1L1</A> ) ) # ( !<A HREF="#KD8L15">KD8L15</A> );


<P> --BB1_readdata[0] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[0] at FF_X28_Y9_N4
<P> --register power-up is low

<P><A NAME="BB1_readdata[0]">BB1_readdata[0]</A> = DFFEAS(<A HREF="#BB1_read_mux_out[0]">BB1_read_mux_out[0]</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --FB1_readdata[0] is nios_system:NiosII|nios_system_timer_0:timer_0|readdata[0] at FF_X22_Y11_N52
<P> --register power-up is low

<P><A NAME="FB1_readdata[0]">FB1_readdata[0]</A> = DFFEAS(<A HREF="#FB1L73">FB1L73</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AB1_readdata[0] is nios_system:NiosII|nios_system_pin:pin|readdata[0] at LABCELL_X18_Y10_N0
<P><A NAME="AB1_readdata[0]">AB1_readdata[0]</A> = ( <A HREF="#S1L6">S1L6</A> & ( <A HREF="#AB1_data_out">AB1_data_out</A> ) );


<P> --V1_read_0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|read_0 at FF_X18_Y8_N8
<P> --register power-up is low

<P><A NAME="V1_read_0">V1_read_0</A> = DFFEAS(<A HREF="#V1L73">V1L73</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --S1_read_interrupt_en is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt_en at FF_X23_Y9_N41
<P> --register power-up is low

<P><A NAME="S1_read_interrupt_en">S1_read_interrupt_en</A> = DFFEAS(<A HREF="#S1L20">S1L20</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L19">S1L19</A>,  ,  ,  ,  );


<P> --S1L59 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~0 at LABCELL_X17_Y11_N24
<P><A NAME="S1L59">S1L59</A> = ( <A HREF="#RB2_q_b[0]">RB2_q_b[0]</A> & ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>) # (<A HREF="#HB1_right_audio_fifo_read_space[0]">HB1_right_audio_fifo_read_space[0]</A>) ) ) ) # ( !<A HREF="#RB2_q_b[0]">RB2_q_b[0]</A> & ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( (<A HREF="#HB1_right_audio_fifo_read_space[0]">HB1_right_audio_fifo_read_space[0]</A> & !<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>) ) ) ) # ( <A HREF="#RB2_q_b[0]">RB2_q_b[0]</A> & ( !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ((<A HREF="#S1_read_interrupt_en">S1_read_interrupt_en</A>))) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#RB1_q_b[0]">RB1_q_b[0]</A>)) ) ) ) # ( !<A HREF="#RB2_q_b[0]">RB2_q_b[0]</A> & ( !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ((<A HREF="#S1_read_interrupt_en">S1_read_interrupt_en</A>))) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#RB1_q_b[0]">RB1_q_b[0]</A>)) ) ) );


<P> --S1L26 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[1]~1 at LABCELL_X22_Y10_N18
<P><A NAME="S1L26">S1L26</A> = ( <A HREF="#BC1_rst1">BC1_rst1</A> & ( <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> ) ) # ( !<A HREF="#BC1_rst1">BC1_rst1</A> & ( <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> ) ) # ( <A HREF="#BC1_rst1">BC1_rst1</A> & ( !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> & ( (<A HREF="#ZC1L1">ZC1L1</A> & (!<A HREF="#PC1_mem_used[1]">PC1_mem_used[1]</A> & (<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & <A HREF="#BD1L10">BD1L10</A>))) ) ) );


<P> --T1_ack is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|ack at MLABCELL_X15_Y7_N3
<P><A NAME="T1_ack">T1_ack</A> = ( !<A HREF="#XB1L61Q">XB1L61Q</A> & ( (!<A HREF="#XB1_shiftreg_data[0]">XB1_shiftreg_data[0]</A> & !<A HREF="#XB1_shiftreg_data[9]">XB1_shiftreg_data[9]</A>) ) );


<P> --T1L95 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~0 at LABCELL_X16_Y7_N12
<P><A NAME="T1L95">T1L95</A> = ( <A HREF="#T1_address_reg[0]">T1_address_reg[0]</A> & ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (!<A HREF="#T1_ack">T1_ack</A>)) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ((<A HREF="#XB1L38Q">XB1L38Q</A>))) ) ) ) # ( !<A HREF="#T1_address_reg[0]">T1_address_reg[0]</A> & ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (!<A HREF="#T1_ack">T1_ack</A>)) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ((<A HREF="#XB1L38Q">XB1L38Q</A>))) ) ) ) # ( <A HREF="#T1_address_reg[0]">T1_address_reg[0]</A> & ( !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( (<A HREF="#XB1L38Q">XB1L38Q</A>) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>) ) ) ) # ( !<A HREF="#T1_address_reg[0]">T1_address_reg[0]</A> & ( !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & <A HREF="#XB1L38Q">XB1L38Q</A>) ) ) );


<P> --T1L96 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~1 at LABCELL_X22_Y9_N0
<P><A NAME="T1L96">T1L96</A> = ( <A HREF="#T1_readdata[0]">T1_readdata[0]</A> & ( <A HREF="#T1L95">T1L95</A> & ( (!<A HREF="#BD1L11">BD1L11</A>) # ((!<A HREF="#S1L6">S1L6</A>) # ((!<A HREF="#T1L40">T1L40</A>) # (!<A HREF="#AD1L13">AD1L13</A>))) ) ) ) # ( !<A HREF="#T1_readdata[0]">T1_readdata[0]</A> & ( <A HREF="#T1L95">T1L95</A> & ( (<A HREF="#BD1L11">BD1L11</A> & (!<A HREF="#S1L6">S1L6</A> & (<A HREF="#T1L40">T1L40</A> & <A HREF="#AD1L13">AD1L13</A>))) ) ) ) # ( <A HREF="#T1_readdata[0]">T1_readdata[0]</A> & ( !<A HREF="#T1L95">T1L95</A> & ( (!<A HREF="#BD1L11">BD1L11</A>) # ((!<A HREF="#T1L40">T1L40</A>) # (!<A HREF="#AD1L13">AD1L13</A>)) ) ) );


<P> --ZD1L353 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~27 at LABCELL_X29_Y11_N51
<P><A NAME="ZD1L353">ZD1L353</A> = ( <A HREF="#ZD1L198">ZD1L198</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ((!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>) # ((<A HREF="#ZD1L399">ZD1L399</A>)))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (((<A HREF="#ZD1_E_shift_rot_result[1]">ZD1_E_shift_rot_result[1]</A>)))) ) ) # ( !<A HREF="#ZD1L198">ZD1L198</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ((<A HREF="#ZD1L399">ZD1L399</A>)))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (((<A HREF="#ZD1_E_shift_rot_result[1]">ZD1_E_shift_rot_result[1]</A>)))) ) );


<P> --ZD1L910 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0 at LABCELL_X36_Y12_N48
<P><A NAME="ZD1L910">ZD1L910</A> = ( <A HREF="#ZD1_W_estatus_reg">ZD1_W_estatus_reg</A> & ( <A HREF="#ZD1L522Q">ZD1L522Q</A> ) ) # ( !<A HREF="#ZD1_W_estatus_reg">ZD1_W_estatus_reg</A> & ( <A HREF="#ZD1L522Q">ZD1L522Q</A> & ( (<A HREF="#ZD1_R_ctrl_wrctl_inst">ZD1_R_ctrl_wrctl_inst</A> & <A HREF="#ZD1L655">ZD1L655</A>) ) ) ) # ( <A HREF="#ZD1_W_estatus_reg">ZD1_W_estatus_reg</A> & ( !<A HREF="#ZD1L522Q">ZD1L522Q</A> & ( (!<A HREF="#ZD1_R_ctrl_wrctl_inst">ZD1_R_ctrl_wrctl_inst</A>) # (!<A HREF="#ZD1L655">ZD1L655</A>) ) ) );


<P> --ZD1L914 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg_nxt~0 at LABCELL_X37_Y12_N3
<P><A NAME="ZD1L914">ZD1L914</A> = ( <A HREF="#ZD1_E_valid_from_R">ZD1_E_valid_from_R</A> & ( (<A HREF="#ZD1_D_iw[6]">ZD1_D_iw[6]</A> & (<A HREF="#ZD1L656">ZD1L656</A> & <A HREF="#ZD1L782Q">ZD1L782Q</A>)) ) );


<P> --ZD1_R_ctrl_shift_logical is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical at FF_X34_Y14_N59
<P> --register power-up is low

<P><A NAME="ZD1_R_ctrl_shift_logical">ZD1_R_ctrl_shift_logical</A> = DFFEAS(<A HREF="#ZD1L286">ZD1L286</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1_R_ctrl_rot_right is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right at FF_X34_Y14_N25
<P> --register power-up is low

<P><A NAME="ZD1_R_ctrl_rot_right">ZD1_R_ctrl_rot_right</A> = DFFEAS(<A HREF="#ZD1_R_ctrl_rot_right_nxt">ZD1_R_ctrl_rot_right_nxt</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L443 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0 at MLABCELL_X34_Y14_N3
<P><A NAME="ZD1L443">ZD1L443</A> = (!<A HREF="#ZD1_R_ctrl_shift_logical">ZD1_R_ctrl_shift_logical</A> & ((!<A HREF="#ZD1_R_ctrl_rot_right">ZD1_R_ctrl_rot_right</A> & (<A HREF="#ZD1_E_shift_rot_result[31]">ZD1_E_shift_rot_result[31]</A>)) # (<A HREF="#ZD1_R_ctrl_rot_right">ZD1_R_ctrl_rot_right</A> & ((<A HREF="#ZD1_E_shift_rot_result[0]">ZD1_E_shift_rot_result[0]</A>)))));


<P> --ZD1L488 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~28 at MLABCELL_X34_Y14_N54
<P><A NAME="ZD1L488">ZD1L488</A> = ( <A HREF="#ZD1_E_shift_rot_result[1]">ZD1_E_shift_rot_result[1]</A> & ( (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A>) # (<A HREF="#ZD1L443">ZD1L443</A>) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[1]">ZD1_E_shift_rot_result[1]</A> & ( (<A HREF="#ZD1L443">ZD1L443</A> & !<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A>) ) );


<P> --GE1_oci_ienable[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] at FF_X22_Y8_N38
<P> --register power-up is low

<P><A NAME="GE1_oci_ienable[31]">GE1_oci_ienable[31]</A> = DFFEAS(<A HREF="#GE1L10">GE1L10</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#GE1L14">GE1L14</A>,  ,  ,  ,  );


<P> --GE1L11 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0 at LABCELL_X10_Y8_N0
<P><A NAME="GE1L11">GE1L11</A> = ( <A HREF="#GE1L3">GE1L3</A> & ( (<A HREF="#GE1_oci_ienable[31]">GE1_oci_ienable[31]</A> & <A HREF="#CE1_address[0]">CE1_address[0]</A>) ) );


<P> --ZD1L645 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16 at MLABCELL_X34_Y9_N30
<P><A NAME="ZD1L645">ZD1L645</A> = ( <A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & ( !<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & ( (<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & (<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & (!<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & <A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A>))) ) ) );


<P> --ZD1_D_op_wrctl is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl at LABCELL_X36_Y12_N42
<P><A NAME="ZD1_D_op_wrctl">ZD1_D_op_wrctl</A> = (<A HREF="#ZD1L614">ZD1L614</A> & <A HREF="#ZD1L645">ZD1L645</A>);


<P> --CE1_writedata[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1] at FF_X8_Y6_N26
<P> --register power-up is low

<P><A NAME="CE1_writedata[1]">CE1_writedata[1]</A> = DFFEAS(<A HREF="#WC1L20">WC1L20</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --GE1L14 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 at LABCELL_X7_Y8_N24
<P><A NAME="GE1L14">GE1L14</A> = ( <A HREF="#CE1_address[0]">CE1_address[0]</A> & ( <A HREF="#GE1L1">GE1L1</A> & ( (<A HREF="#CE1_debugaccess">CE1_debugaccess</A> & (<A HREF="#CE1_write">CE1_write</A> & (<A HREF="#GE1L2">GE1L2</A> & !<A HREF="#CE1_address[3]">CE1_address[3]</A>))) ) ) );


<P> --JC1_b_full is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X11_Y8_N56
<P> --register power-up is low

<P><A NAME="JC1_b_full">JC1_b_full</A> = DFFEAS(<A HREF="#JC1L4">JC1L4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --MC1_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X11_Y7_N10
<P> --register power-up is low

<P><A NAME="MC1_counter_reg_bit[3]">MC1_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#MC1_counter_comb_bita3">MC1_counter_comb_bita3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#JC1L1">JC1L1</A>,  ,  ,  ,  );


<P> --MC1_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X11_Y7_N1
<P> --register power-up is low

<P><A NAME="MC1_counter_reg_bit[0]">MC1_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#MC1_counter_comb_bita0">MC1_counter_comb_bita0</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#JC1L1">JC1L1</A>,  ,  ,  ,  );


<P> --MC1_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X11_Y7_N8
<P> --register power-up is low

<P><A NAME="MC1_counter_reg_bit[2]">MC1_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#MC1_counter_comb_bita2">MC1_counter_comb_bita2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#JC1L1">JC1L1</A>,  ,  ,  ,  );


<P> --MC1_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X11_Y7_N4
<P> --register power-up is low

<P><A NAME="MC1_counter_reg_bit[1]">MC1_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#MC1_counter_comb_bita1">MC1_counter_comb_bita1</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#JC1L1">JC1L1</A>,  ,  ,  ,  );


<P> --V1L57 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0 at LABCELL_X11_Y8_N3
<P><A NAME="V1L57">V1L57</A> = ( <A HREF="#MC1_counter_reg_bit[0]">MC1_counter_reg_bit[0]</A> & ( <A HREF="#MC1_counter_reg_bit[3]">MC1_counter_reg_bit[3]</A> ) ) # ( !<A HREF="#MC1_counter_reg_bit[0]">MC1_counter_reg_bit[0]</A> & ( (<A HREF="#MC1_counter_reg_bit[3]">MC1_counter_reg_bit[3]</A> & ((<A HREF="#MC1_counter_reg_bit[1]">MC1_counter_reg_bit[1]</A>) # (<A HREF="#MC1_counter_reg_bit[2]">MC1_counter_reg_bit[2]</A>))) ) );


<P> --MC1_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X11_Y7_N16
<P> --register power-up is low

<P><A NAME="MC1_counter_reg_bit[5]">MC1_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#MC1_counter_comb_bita5">MC1_counter_comb_bita5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#JC1L1">JC1L1</A>,  ,  ,  ,  );


<P> --MC1_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X11_Y7_N13
<P> --register power-up is low

<P><A NAME="MC1_counter_reg_bit[4]">MC1_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#MC1_counter_comb_bita4">MC1_counter_comb_bita4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#JC1L1">JC1L1</A>,  ,  ,  ,  );


<P> --V1L58 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1 at LABCELL_X11_Y8_N24
<P><A NAME="V1L58">V1L58</A> = ( !<A HREF="#MC1_counter_reg_bit[4]">MC1_counter_reg_bit[4]</A> & ( (!<A HREF="#JC1_b_full">JC1_b_full</A> & (!<A HREF="#V1L57">V1L57</A> & !<A HREF="#MC1_counter_reg_bit[5]">MC1_counter_reg_bit[5]</A>)) ) );


<P> --V1L71 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0 at LABCELL_X18_Y8_N57
<P><A NAME="V1L71">V1L71</A> = ( !<A HREF="#V1_av_waitrequest">V1_av_waitrequest</A> & ( (!<A HREF="#PC3L6Q">PC3L6Q</A> & (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & <A HREF="#BD1L13">BD1L13</A>)) ) );


<P> --V1L77 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0 at LABCELL_X18_Y8_N12
<P><A NAME="V1L77">V1L77</A> = ( <A HREF="#V1L71">V1L71</A> & ( (<A HREF="#ZC1L2">ZC1L2</A> & (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & <A HREF="#AD1L14">AD1L14</A>)) ) );


<P> --JC2_b_non_empty is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X11_Y8_N7
<P> --register power-up is low

<P><A NAME="JC2_b_non_empty">JC2_b_non_empty</A> = DFFEAS(<A HREF="#JC2L8">JC2L8</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC1L60Q is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 at FF_X6_Y3_N20
<P> --register power-up is low

<P><A NAME="BC1L60Q">BC1L60Q</A> = AMPP_FUNCTION(<A HREF="#LF1L43">LF1L43</A>, <A HREF="#BC1L59">BC1L59</A>, !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>);


<P> --V1L81 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0 at LABCELL_X11_Y8_N9
<P><A NAME="V1L81">V1L81</A> = ( <A HREF="#V1_read_0">V1_read_0</A> & ( (<A HREF="#JC2_b_non_empty">JC2_b_non_empty</A> & <A HREF="#BC1L60Q">BC1L60Q</A>) ) ) # ( !<A HREF="#V1_read_0">V1_read_0</A> & ( ((<A HREF="#JC2_b_non_empty">JC2_b_non_empty</A> & <A HREF="#BC1L60Q">BC1L60Q</A>)) # (<A HREF="#V1_pause_irq">V1_pause_irq</A>) ) );


<P> --MC2_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X12_Y8_N31
<P> --register power-up is low

<P><A NAME="MC2_counter_reg_bit[0]">MC2_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#MC2_counter_comb_bita0">MC2_counter_comb_bita0</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#JC2L3">JC2L3</A>,  ,  ,  ,  );


<P> --V1L59 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0 at LABCELL_X12_Y8_N24
<P><A NAME="V1L59">V1L59</A> = ( <A HREF="#MC2_counter_reg_bit[0]">MC2_counter_reg_bit[0]</A> & ( <A HREF="#V1L18">V1L18</A> ) ) # ( !<A HREF="#MC2_counter_reg_bit[0]">MC2_counter_reg_bit[0]</A> & ( (<A HREF="#V1L18">V1L18</A> & ((<A HREF="#V1L26">V1L26</A>) # (<A HREF="#V1L22">V1L22</A>))) ) );


<P> --V1L60 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1 at LABCELL_X12_Y8_N48
<P><A NAME="V1L60">V1L60</A> = ( !<A HREF="#V1L6">V1L6</A> & ( (!<A HREF="#V1L14">V1L14</A> & (!<A HREF="#V1L10">V1L10</A> & (!<A HREF="#V1L59">V1L59</A> & !<A HREF="#V1L2">V1L2</A>))) ) );


<P> --FB1L72 is nios_system:NiosII|nios_system_timer_0:timer_0|period_l_wr_strobe~0 at LABCELL_X27_Y13_N6
<P><A NAME="FB1L72">FB1L72</A> = ( <A HREF="#BD1L8">BD1L8</A> & ( <A HREF="#BC1_rst1">BC1_rst1</A> & ( (!<A HREF="#QC9_wait_latency_counter[1]">QC9_wait_latency_counter[1]</A> & (!<A HREF="#PC10_mem_used[1]">PC10_mem_used[1]</A> & (<A HREF="#AD1L14">AD1L14</A> & !<A HREF="#QC9_wait_latency_counter[0]">QC9_wait_latency_counter[0]</A>))) ) ) );


<P> --FB1_delayed_unxcounter_is_zeroxx0 is nios_system:NiosII|nios_system_timer_0:timer_0|delayed_unxcounter_is_zeroxx0 at FF_X22_Y11_N4
<P> --register power-up is low

<P><A NAME="FB1_delayed_unxcounter_is_zeroxx0">FB1_delayed_unxcounter_is_zeroxx0</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#FB1L43">FB1L43</A>,  ,  , VCC);


<P> --FB1_internal_counter[5] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[5] at FF_X22_Y11_N43
<P> --register power-up is low

<P><A NAME="FB1_internal_counter[5]">FB1_internal_counter[5]</A> = DFFEAS(<A HREF="#FB1L62">FB1L62</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#FB1L44">FB1L44</A>,  ,  ,  ,  );


<P> --FB1_internal_counter[4] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[4] at FF_X22_Y11_N46
<P> --register power-up is low

<P><A NAME="FB1_internal_counter[4]">FB1_internal_counter[4]</A> = DFFEAS(<A HREF="#FB1L63">FB1L63</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#FB1L44">FB1L44</A>,  ,  ,  ,  );


<P> --FB1_internal_counter[9] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[9] at FF_X23_Y11_N55
<P> --register power-up is low

<P><A NAME="FB1_internal_counter[9]">FB1_internal_counter[9]</A> = DFFEAS(<A HREF="#FB1L64">FB1L64</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#FB1L44">FB1L44</A>,  ,  ,  ,  );


<P> --FB1_internal_counter[8] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[8] at FF_X22_Y11_N25
<P> --register power-up is low

<P><A NAME="FB1_internal_counter[8]">FB1_internal_counter[8]</A> = DFFEAS(<A HREF="#FB1L65">FB1L65</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#FB1L44">FB1L44</A>,  ,  ,  ,  );


<P> --FB1_internal_counter[7] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[7] at FF_X23_Y11_N53
<P> --register power-up is low

<P><A NAME="FB1_internal_counter[7]">FB1_internal_counter[7]</A> = DFFEAS(<A HREF="#FB1L66">FB1L66</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#FB1L44">FB1L44</A>,  ,  ,  ,  );


<P> --FB1_internal_counter[6] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[6] at FF_X23_Y11_N50
<P> --register power-up is low

<P><A NAME="FB1_internal_counter[6]">FB1_internal_counter[6]</A> = DFFEAS(<A HREF="#FB1L67">FB1L67</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#FB1L44">FB1L44</A>,  ,  ,  ,  );


<P> --FB1L41 is nios_system:NiosII|nios_system_timer_0:timer_0|Equal0~0 at LABCELL_X23_Y11_N33
<P><A NAME="FB1L41">FB1L41</A> = ( <A HREF="#FB1_internal_counter[7]">FB1_internal_counter[7]</A> & ( (<A HREF="#FB1_internal_counter[6]">FB1_internal_counter[6]</A> & (<A HREF="#FB1_internal_counter[8]">FB1_internal_counter[8]</A> & <A HREF="#FB1_internal_counter[9]">FB1_internal_counter[9]</A>)) ) );


<P> --FB1_internal_counter[3] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[3] at FF_X23_Y11_N59
<P> --register power-up is low

<P><A NAME="FB1_internal_counter[3]">FB1_internal_counter[3]</A> = DFFEAS(<A HREF="#FB1L68">FB1L68</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#FB1L44">FB1L44</A>,  ,  ,  ,  );


<P> --FB1_internal_counter[2] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[2] at FF_X23_Y11_N38
<P> --register power-up is low

<P><A NAME="FB1_internal_counter[2]">FB1_internal_counter[2]</A> = DFFEAS(<A HREF="#FB1L69">FB1L69</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#FB1L44">FB1L44</A>,  ,  ,  ,  );


<P> --FB1_internal_counter[1] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[1] at FF_X23_Y11_N47
<P> --register power-up is low

<P><A NAME="FB1_internal_counter[1]">FB1_internal_counter[1]</A> = DFFEAS(<A HREF="#FB1L70">FB1L70</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#FB1L44">FB1L44</A>,  ,  ,  ,  );


<P> --FB1_internal_counter[0] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[0] at FF_X23_Y11_N44
<P> --register power-up is low

<P><A NAME="FB1_internal_counter[0]">FB1_internal_counter[0]</A> = DFFEAS(<A HREF="#FB1L71">FB1L71</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#FB1L44">FB1L44</A>,  ,  ,  ,  );


<P> --FB1L42 is nios_system:NiosII|nios_system_timer_0:timer_0|Equal0~1 at LABCELL_X23_Y11_N30
<P><A NAME="FB1L42">FB1L42</A> = ( <A HREF="#FB1_internal_counter[0]">FB1_internal_counter[0]</A> & ( (<A HREF="#FB1_internal_counter[3]">FB1_internal_counter[3]</A> & (<A HREF="#FB1_internal_counter[2]">FB1_internal_counter[2]</A> & <A HREF="#FB1_internal_counter[1]">FB1_internal_counter[1]</A>)) ) );


<P> --FB1L43 is nios_system:NiosII|nios_system_timer_0:timer_0|Equal0~2 at LABCELL_X23_Y11_N39
<P><A NAME="FB1L43">FB1L43</A> = ( <A HREF="#FB1L41">FB1L41</A> & ( (<A HREF="#FB1_internal_counter[4]">FB1_internal_counter[4]</A> & (<A HREF="#FB1L42">FB1L42</A> & <A HREF="#FB1_internal_counter[5]">FB1_internal_counter[5]</A>)) ) );


<P> --FB1L79 is nios_system:NiosII|nios_system_timer_0:timer_0|timeout_occurred~0 at LABCELL_X22_Y11_N3
<P><A NAME="FB1L79">FB1L79</A> = ( !<A HREF="#FB1_timeout_occurred">FB1_timeout_occurred</A> & ( (!<A HREF="#FB1L43">FB1L43</A>) # (<A HREF="#FB1_delayed_unxcounter_is_zeroxx0">FB1_delayed_unxcounter_is_zeroxx0</A>) ) );


<P> --FB1L80 is nios_system:NiosII|nios_system_timer_0:timer_0|timeout_occurred~1 at LABCELL_X22_Y11_N0
<P><A NAME="FB1L80">FB1L80</A> = ( <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( !<A HREF="#FB1L79">FB1L79</A> ) ) # ( !<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( (!<A HREF="#FB1L79">FB1L79</A> & (((!<A HREF="#FB1L72">FB1L72</A>) # (<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A>)) # (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>))) ) );


<P> --FB1L46 is nios_system:NiosII|nios_system_timer_0:timer_0|control_register~0 at LABCELL_X22_Y11_N6
<P><A NAME="FB1L46">FB1L46</A> = ( <A HREF="#FB1_control_register">FB1_control_register</A> & ( <A HREF="#FB1L72">FB1L72</A> & ( (((!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>) # (<A HREF="#ZD1L1110Q">ZD1L1110Q</A>)) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>)) # (<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A>) ) ) ) # ( !<A HREF="#FB1_control_register">FB1_control_register</A> & ( <A HREF="#FB1L72">FB1L72</A> & ( (!<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#ZD1L1110Q">ZD1L1110Q</A> & <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>))) ) ) ) # ( <A HREF="#FB1_control_register">FB1_control_register</A> & ( !<A HREF="#FB1L72">FB1L72</A> ) );


<P> --UE1_jdo[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] at FF_X8_Y8_N8
<P> --register power-up is low

<P><A NAME="UE1_jdo[19]">UE1_jdo[19]</A> = DFFEAS(<A HREF="#UE1L34">UE1L34</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --UE1_jdo[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] at FF_X3_Y6_N5
<P> --register power-up is low

<P><A NAME="UE1_jdo[18]">UE1_jdo[18]</A> = DFFEAS(<A HREF="#UE1L32">UE1L32</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --KE1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 at MLABCELL_X8_Y8_N15
<P><A NAME="KE1L2">KE1L2</A> = ( <A HREF="#UE1_jdo[19]">UE1_jdo[19]</A> ) # ( !<A HREF="#UE1_jdo[19]">UE1_jdo[19]</A> & ( (!<A HREF="#UE1_jdo[18]">UE1_jdo[18]</A> & <A HREF="#KE1_break_on_reset">KE1_break_on_reset</A>) ) );


<P> --XE1_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 at FF_X6_Y9_N25
<P> --register power-up is low

<P><A NAME="XE1_din_s1">XE1_din_s1</A> = DFFEAS(<A HREF="#XE1L2">XE1L2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CE1_writedata[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3] at FF_X10_Y9_N47
<P> --register power-up is low

<P><A NAME="CE1_writedata[3]">CE1_writedata[3]</A> = DFFEAS(<A HREF="#WC1L21">WC1L21</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --GE1L13 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 at LABCELL_X10_Y9_N39
<P><A NAME="GE1L13">GE1L13</A> = ( <A HREF="#GE1_oci_single_step_mode">GE1_oci_single_step_mode</A> & ( (!<A HREF="#GE1L15">GE1L15</A>) # (<A HREF="#CE1_writedata[3]">CE1_writedata[3]</A>) ) ) # ( !<A HREF="#GE1_oci_single_step_mode">GE1_oci_single_step_mode</A> & ( (<A HREF="#CE1_writedata[3]">CE1_writedata[3]</A> & <A HREF="#GE1L15">GE1L15</A>) ) );


<P> --HF2_altera_reset_synchronizer_int_chain_out is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X10_Y6_N35
<P> --register power-up is low

<P><A NAME="HF2_altera_reset_synchronizer_int_chain_out">HF2_altera_reset_synchronizer_int_chain_out</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#HF2_altera_reset_synchronizer_int_chain[0]">HF2_altera_reset_synchronizer_int_chain[0]</A>,  ,  , VCC);


<P> --CB1L13 is nios_system:NiosII|altera_reset_controller:rst_controller|always2~0 at LABCELL_X10_Y6_N12
<P><A NAME="CB1L13">CB1L13</A> = (!<A HREF="#CB1_r_sync_rst_chain[2]">CB1_r_sync_rst_chain[2]</A>) # (<A HREF="#HF2_altera_reset_synchronizer_int_chain_out">HF2_altera_reset_synchronizer_int_chain_out</A>);


<P> --ZD1L725 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~23 at LABCELL_X33_Y16_N21
<P><A NAME="ZD1L725">ZD1L725</A> = ( <A HREF="#ZD1L94">ZD1L94</A> & ( (!<A HREF="#ZD1L750">ZD1L750</A> & ((!<A HREF="#ZD1L751">ZD1L751</A>) # (<A HREF="#ZD1L202">ZD1L202</A>))) ) ) # ( !<A HREF="#ZD1L94">ZD1L94</A> & ( (<A HREF="#ZD1L751">ZD1L751</A> & (!<A HREF="#ZD1L750">ZD1L750</A> & <A HREF="#ZD1L202">ZD1L202</A>)) ) );


<P> --ZD1L726 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~24 at LABCELL_X29_Y15_N36
<P><A NAME="ZD1L726">ZD1L726</A> = ( !<A HREF="#ZD1L750">ZD1L750</A> & ( <A HREF="#ZD1L206">ZD1L206</A> & ( (<A HREF="#ZD1L98">ZD1L98</A>) # (<A HREF="#ZD1L751">ZD1L751</A>) ) ) ) # ( !<A HREF="#ZD1L750">ZD1L750</A> & ( !<A HREF="#ZD1L206">ZD1L206</A> & ( (!<A HREF="#ZD1L751">ZD1L751</A> & <A HREF="#ZD1L98">ZD1L98</A>) ) ) );


<P> --KE1_monitor_error is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error at FF_X1_Y5_N41
<P> --register power-up is low

<P><A NAME="KE1_monitor_error">KE1_monitor_error</A> = DFFEAS(<A HREF="#KE1L6">KE1L6</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CE1L79 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0 at LABCELL_X9_Y9_N36
<P><A NAME="CE1L79">CE1L79</A> = ( <A HREF="#DF1_q_a[0]">DF1_q_a[0]</A> & ( <A HREF="#KE1L7Q">KE1L7Q</A> & ( (!<A HREF="#CE1_address[8]">CE1_address[8]</A>) # ((<A HREF="#GE1L3">GE1L3</A> & ((!<A HREF="#CE1_address[0]">CE1_address[0]</A>) # (!<A HREF="#GE1_oci_ienable[0]">GE1_oci_ienable[0]</A>)))) ) ) ) # ( !<A HREF="#DF1_q_a[0]">DF1_q_a[0]</A> & ( <A HREF="#KE1L7Q">KE1L7Q</A> & ( (<A HREF="#CE1_address[8]">CE1_address[8]</A> & (<A HREF="#GE1L3">GE1L3</A> & ((!<A HREF="#CE1_address[0]">CE1_address[0]</A>) # (!<A HREF="#GE1_oci_ienable[0]">GE1_oci_ienable[0]</A>)))) ) ) ) # ( <A HREF="#DF1_q_a[0]">DF1_q_a[0]</A> & ( !<A HREF="#KE1L7Q">KE1L7Q</A> & ( (!<A HREF="#CE1_address[8]">CE1_address[8]</A>) # ((<A HREF="#CE1_address[0]">CE1_address[0]</A> & (!<A HREF="#GE1_oci_ienable[0]">GE1_oci_ienable[0]</A> & <A HREF="#GE1L3">GE1L3</A>))) ) ) ) # ( !<A HREF="#DF1_q_a[0]">DF1_q_a[0]</A> & ( !<A HREF="#KE1L7Q">KE1L7Q</A> & ( (<A HREF="#CE1_address[8]">CE1_address[8]</A> & (<A HREF="#CE1_address[0]">CE1_address[0]</A> & (!<A HREF="#GE1_oci_ienable[0]">GE1_oci_ienable[0]</A> & <A HREF="#GE1L3">GE1L3</A>))) ) ) );


<P> --CE1L80 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1 at LABCELL_X7_Y8_N36
<P><A NAME="CE1L80">CE1L80</A> = ( <A HREF="#GE1L3">GE1L3</A> & ( <A HREF="#CE1_address[8]">CE1_address[8]</A> & ( (!<A HREF="#CE1_address[0]">CE1_address[0]</A> & (<A HREF="#KE1_monitor_ready">KE1_monitor_ready</A>)) # (<A HREF="#CE1_address[0]">CE1_address[0]</A> & ((!<A HREF="#GE1_oci_ienable[1]">GE1_oci_ienable[1]</A>))) ) ) ) # ( <A HREF="#GE1L3">GE1L3</A> & ( !<A HREF="#CE1_address[8]">CE1_address[8]</A> & ( <A HREF="#DF1_q_a[1]">DF1_q_a[1]</A> ) ) ) # ( !<A HREF="#GE1L3">GE1L3</A> & ( !<A HREF="#CE1_address[8]">CE1_address[8]</A> & ( <A HREF="#DF1_q_a[1]">DF1_q_a[1]</A> ) ) );


<P> --KE1_monitor_go is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go at FF_X7_Y8_N7
<P> --register power-up is low

<P><A NAME="KE1_monitor_go">KE1_monitor_go</A> = DFFEAS(<A HREF="#KE1L9">KE1L9</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CE1L81 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2 at LABCELL_X10_Y8_N36
<P><A NAME="CE1L81">CE1L81</A> = ( <A HREF="#GE1L3">GE1L3</A> & ( (!<A HREF="#CE1_address[0]">CE1_address[0]</A> & ((<A HREF="#KE1_monitor_go">KE1_monitor_go</A>))) # (<A HREF="#CE1_address[0]">CE1_address[0]</A> & (<A HREF="#GE1_oci_ienable[31]">GE1_oci_ienable[31]</A>)) ) );


<P> --CE1L82 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~3 at LABCELL_X10_Y8_N42
<P><A NAME="CE1L82">CE1L82</A> = ( <A HREF="#GE1L3">GE1L3</A> & ( (!<A HREF="#CE1_address[0]">CE1_address[0]</A> & ((<A HREF="#GE1_oci_single_step_mode">GE1_oci_single_step_mode</A>))) # (<A HREF="#CE1_address[0]">CE1_address[0]</A> & (<A HREF="#GE1_oci_ienable[31]">GE1_oci_ienable[31]</A>)) ) );


<P> --ZD1_W_control_rd_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1] at FF_X37_Y12_N55
<P> --register power-up is low

<P><A NAME="ZD1_W_control_rd_data[1]">ZD1_W_control_rd_data[1]</A> = DFFEAS(<A HREF="#ZD1L391">ZD1L391</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L925 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~25 at LABCELL_X27_Y12_N12
<P><A NAME="ZD1L925">ZD1L925</A> = ( <A HREF="#ZD1_R_ctrl_rd_ctl_reg">ZD1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#ZD1_R_ctrl_br_cmp">ZD1_R_ctrl_br_cmp</A> & ( (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & <A HREF="#ZD1_av_ld_byte0_data[1]">ZD1_av_ld_byte0_data[1]</A>) ) ) ) # ( !<A HREF="#ZD1_R_ctrl_rd_ctl_reg">ZD1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#ZD1_R_ctrl_br_cmp">ZD1_R_ctrl_br_cmp</A> & ( (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & <A HREF="#ZD1_av_ld_byte0_data[1]">ZD1_av_ld_byte0_data[1]</A>) ) ) ) # ( <A HREF="#ZD1_R_ctrl_rd_ctl_reg">ZD1_R_ctrl_rd_ctl_reg</A> & ( !<A HREF="#ZD1_R_ctrl_br_cmp">ZD1_R_ctrl_br_cmp</A> & ( (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & (<A HREF="#ZD1_W_control_rd_data[1]">ZD1_W_control_rd_data[1]</A>)) # (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & ((<A HREF="#ZD1_av_ld_byte0_data[1]">ZD1_av_ld_byte0_data[1]</A>))) ) ) ) # ( !<A HREF="#ZD1_R_ctrl_rd_ctl_reg">ZD1_R_ctrl_rd_ctl_reg</A> & ( !<A HREF="#ZD1_R_ctrl_br_cmp">ZD1_R_ctrl_br_cmp</A> & ( (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & ((<A HREF="#ZD1_W_alu_result[1]">ZD1_W_alu_result[1]</A>))) # (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & (<A HREF="#ZD1_av_ld_byte0_data[1]">ZD1_av_ld_byte0_data[1]</A>)) ) ) );


<P> --QC7_av_readdata_pre[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[2] at FF_X31_Y12_N31
<P> --register power-up is low

<P><A NAME="QC7_av_readdata_pre[2]">QC7_av_readdata_pre[2]</A> = DFFEAS(<A HREF="#QC7L5">QC7L5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --HD1L52 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~39 at LABCELL_X23_Y8_N42
<P><A NAME="HD1L52">HD1L52</A> = ( <A HREF="#NC8_rp_valid">NC8_rp_valid</A> & ( <A HREF="#PC8_mem[0][88]">PC8_mem[0][88]</A> & ( (!<A HREF="#YC1_data_reg[2]">YC1_data_reg[2]</A> & (<A HREF="#PC9_out_payload[2]">PC9_out_payload[2]</A> & (<A HREF="#KD8L15">KD8L15</A>))) # (<A HREF="#YC1_data_reg[2]">YC1_data_reg[2]</A> & (((<A HREF="#PC9_out_payload[2]">PC9_out_payload[2]</A> & <A HREF="#KD8L15">KD8L15</A>)) # (<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A>))) ) ) ) # ( <A HREF="#NC8_rp_valid">NC8_rp_valid</A> & ( !<A HREF="#PC8_mem[0][88]">PC8_mem[0][88]</A> & ( (!<A HREF="#KD8L15">KD8L15</A> & (<A HREF="#YC1_data_reg[2]">YC1_data_reg[2]</A> & ((<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A>)))) # (<A HREF="#KD8L15">KD8L15</A> & (((<A HREF="#PC9_out_payload[2]">PC9_out_payload[2]</A> & !<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A>)))) ) ) );


<P> --HD1L53 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~40 at LABCELL_X29_Y12_N42
<P><A NAME="HD1L53">HD1L53</A> = ( <A HREF="#EF1_ram_block1a2">EF1_ram_block1a2</A> & ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( (<A HREF="#HD1L70">HD1L70</A> & ((!<A HREF="#EF1_ram_block1a34">EF1_ram_block1a34</A>) # (!<A HREF="#UC3L1">UC3L1</A>))) ) ) ) # ( !<A HREF="#EF1_ram_block1a2">EF1_ram_block1a2</A> & ( <A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( (<A HREF="#HD1L70">HD1L70</A> & ((!<A HREF="#EF1_ram_block1a34">EF1_ram_block1a34</A>) # (!<A HREF="#UC3L1">UC3L1</A>))) ) ) ) # ( <A HREF="#EF1_ram_block1a2">EF1_ram_block1a2</A> & ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( (!<A HREF="#UC3L1">UC3L1</A> & <A HREF="#HD1L70">HD1L70</A>) ) ) ) # ( !<A HREF="#EF1_ram_block1a2">EF1_ram_block1a2</A> & ( !<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & ( <A HREF="#HD1L70">HD1L70</A> ) ) );


<P> --HD1L54 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~41 at MLABCELL_X28_Y12_N48
<P><A NAME="HD1L54">HD1L54</A> = ( <A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A> & ( <A HREF="#QC7_av_readdata_pre[2]">QC7_av_readdata_pre[2]</A> ) ) # ( !<A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A> & ( <A HREF="#QC7_av_readdata_pre[2]">QC7_av_readdata_pre[2]</A> & ( (!<A HREF="#HD1L53">HD1L53</A>) # (((<A HREF="#UC2L1">UC2L1</A> & <A HREF="#QC5_av_readdata_pre[2]">QC5_av_readdata_pre[2]</A>)) # (<A HREF="#HD1L52">HD1L52</A>)) ) ) ) # ( <A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A> & ( !<A HREF="#QC7_av_readdata_pre[2]">QC7_av_readdata_pre[2]</A> & ( (!<A HREF="#HD1L53">HD1L53</A>) # (((<A HREF="#UC2L1">UC2L1</A> & <A HREF="#QC5_av_readdata_pre[2]">QC5_av_readdata_pre[2]</A>)) # (<A HREF="#HD1L52">HD1L52</A>)) ) ) ) # ( !<A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A> & ( !<A HREF="#QC7_av_readdata_pre[2]">QC7_av_readdata_pre[2]</A> & ( (!<A HREF="#HD1L53">HD1L53</A>) # (((<A HREF="#UC2L1">UC2L1</A> & <A HREF="#QC5_av_readdata_pre[2]">QC5_av_readdata_pre[2]</A>)) # (<A HREF="#HD1L52">HD1L52</A>)) ) ) );


<P> --V1_fifo_wr is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr at FF_X18_Y8_N23
<P> --register power-up is low

<P><A NAME="V1_fifo_wr">V1_fifo_wr</A> = DFFEAS(<A HREF="#V1L75">V1L75</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --JC1_b_non_empty is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X6_Y4_N56
<P> --register power-up is low

<P><A NAME="JC1_b_non_empty">JC1_b_non_empty</A> = DFFEAS(<A HREF="#JC1L8">JC1L8</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --V1L83 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|r_val~0 at MLABCELL_X6_Y4_N21
<P><A NAME="V1L83">V1L83</A> = (<A HREF="#BC1L49">BC1L49</A> & <A HREF="#JC1_b_non_empty">JC1_b_non_empty</A>);


<P> --LC2_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X6_Y4_N32
<P> --register power-up is low

<P><A NAME="LC2_counter_reg_bit[0]">LC2_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#LC2_counter_comb_bita0">LC2_counter_comb_bita0</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#V1_fifo_wr">V1_fifo_wr</A>,  ,  ,  ,  );


<P> --LC2_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X6_Y4_N34
<P> --register power-up is low

<P><A NAME="LC2_counter_reg_bit[1]">LC2_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#LC2_counter_comb_bita1">LC2_counter_comb_bita1</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#V1_fifo_wr">V1_fifo_wr</A>,  ,  ,  ,  );


<P> --LC2_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X6_Y4_N37
<P> --register power-up is low

<P><A NAME="LC2_counter_reg_bit[2]">LC2_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#LC2_counter_comb_bita2">LC2_counter_comb_bita2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#V1_fifo_wr">V1_fifo_wr</A>,  ,  ,  ,  );


<P> --LC2_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X6_Y4_N40
<P> --register power-up is low

<P><A NAME="LC2_counter_reg_bit[3]">LC2_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#LC2_counter_comb_bita3">LC2_counter_comb_bita3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#V1_fifo_wr">V1_fifo_wr</A>,  ,  ,  ,  );


<P> --LC2_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X6_Y4_N43
<P> --register power-up is low

<P><A NAME="LC2_counter_reg_bit[4]">LC2_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#LC2_counter_comb_bita4">LC2_counter_comb_bita4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#V1_fifo_wr">V1_fifo_wr</A>,  ,  ,  ,  );


<P> --LC2_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X6_Y4_N46
<P> --register power-up is low

<P><A NAME="LC2_counter_reg_bit[5]">LC2_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#LC2_counter_comb_bita5">LC2_counter_comb_bita5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#V1_fifo_wr">V1_fifo_wr</A>,  ,  ,  ,  );


<P> --LC1_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X6_Y4_N1
<P> --register power-up is low

<P><A NAME="LC1_counter_reg_bit[0]">LC1_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#LC1_counter_comb_bita0">LC1_counter_comb_bita0</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#V1L83">V1L83</A>,  ,  ,  ,  );


<P> --LC1_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X6_Y4_N4
<P> --register power-up is low

<P><A NAME="LC1_counter_reg_bit[1]">LC1_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#LC1_counter_comb_bita1">LC1_counter_comb_bita1</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#V1L83">V1L83</A>,  ,  ,  ,  );


<P> --LC1_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X6_Y4_N7
<P> --register power-up is low

<P><A NAME="LC1_counter_reg_bit[2]">LC1_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#LC1_counter_comb_bita2">LC1_counter_comb_bita2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#V1L83">V1L83</A>,  ,  ,  ,  );


<P> --LC1_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X6_Y4_N10
<P> --register power-up is low

<P><A NAME="LC1_counter_reg_bit[3]">LC1_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#LC1_counter_comb_bita3">LC1_counter_comb_bita3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#V1L83">V1L83</A>,  ,  ,  ,  );


<P> --LC1_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X6_Y4_N13
<P> --register power-up is low

<P><A NAME="LC1_counter_reg_bit[4]">LC1_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#LC1_counter_comb_bita4">LC1_counter_comb_bita4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#V1L83">V1L83</A>,  ,  ,  ,  );


<P> --LC1_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X6_Y4_N16
<P> --register power-up is low

<P><A NAME="LC1_counter_reg_bit[5]">LC1_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#LC1_counter_comb_bita5">LC1_counter_comb_bita5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#V1L83">V1L83</A>,  ,  ,  ,  );


<P> --MC2_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X12_Y8_N34
<P> --register power-up is low

<P><A NAME="MC2_counter_reg_bit[1]">MC2_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#MC2_counter_comb_bita1">MC2_counter_comb_bita1</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#JC2L3">JC2L3</A>,  ,  ,  ,  );


<P> --V1L72 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1 at LABCELL_X18_Y8_N48
<P><A NAME="V1L72">V1L72</A> = ( <A HREF="#ZD1_d_read">ZD1_d_read</A> & ( (!<A HREF="#AD1L12Q">AD1L12Q</A> & (<A HREF="#BC1_rst1">BC1_rst1</A> & !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>)) ) );


<P> --V1L86 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0 at LABCELL_X18_Y8_N0
<P><A NAME="V1L86">V1L86</A> = ( !<A HREF="#V1_av_waitrequest">V1_av_waitrequest</A> & ( <A HREF="#BD1L13">BD1L13</A> & ( (<A HREF="#V1L72">V1L72</A> & (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#JC2_b_non_empty">JC2_b_non_empty</A> & !<A HREF="#PC3_mem_used[1]">PC3_mem_used[1]</A>))) ) ) );


<P> --BC1L58Q is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 at FF_X6_Y3_N26
<P> --register power-up is low

<P><A NAME="BC1L58Q">BC1L58Q</A> = AMPP_FUNCTION(<A HREF="#LF1L43">LF1L43</A>, <A HREF="#BC1L57">BC1L57</A>, !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>);


<P> --MC2_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X12_Y8_N44
<P> --register power-up is low

<P><A NAME="MC2_counter_reg_bit[4]">MC2_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#MC2_counter_comb_bita4">MC2_counter_comb_bita4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#JC2L3">JC2L3</A>,  ,  ,  ,  );


<P> --MC2_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X12_Y8_N41
<P> --register power-up is low

<P><A NAME="MC2_counter_reg_bit[3]">MC2_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#MC2_counter_comb_bita3">MC2_counter_comb_bita3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#JC2L3">JC2L3</A>,  ,  ,  ,  );


<P> --MC2_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X12_Y8_N38
<P> --register power-up is low

<P><A NAME="MC2_counter_reg_bit[2]">MC2_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#MC2_counter_comb_bita2">MC2_counter_comb_bita2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#JC2L3">JC2L3</A>,  ,  ,  ,  );


<P> --MC2_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X12_Y8_N47
<P> --register power-up is low

<P><A NAME="MC2_counter_reg_bit[5]">MC2_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#MC2_counter_comb_bita5">MC2_counter_comb_bita5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#JC2L3">JC2L3</A>,  ,  ,  ,  );


<P> --JC2L5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X12_Y8_N54
<P><A NAME="JC2L5">JC2L5</A> = ( <A HREF="#MC2_counter_reg_bit[3]">MC2_counter_reg_bit[3]</A> & ( (<A HREF="#JC2_b_non_empty">JC2_b_non_empty</A> & (<A HREF="#MC2_counter_reg_bit[4]">MC2_counter_reg_bit[4]</A> & (<A HREF="#MC2_counter_reg_bit[2]">MC2_counter_reg_bit[2]</A> & <A HREF="#MC2_counter_reg_bit[5]">MC2_counter_reg_bit[5]</A>))) ) );


<P> --JC2L6 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X11_Y8_N12
<P><A NAME="JC2L6">JC2L6</A> = ( <A HREF="#JC2_b_full">JC2_b_full</A> & ( !<A HREF="#V1L86">V1L86</A> ) ) # ( !<A HREF="#JC2_b_full">JC2_b_full</A> & ( !<A HREF="#V1L86">V1L86</A> & ( (<A HREF="#JC2L5">JC2L5</A> & (<A HREF="#MC2_counter_reg_bit[1]">MC2_counter_reg_bit[1]</A> & (<A HREF="#BC1L58Q">BC1L58Q</A> & <A HREF="#MC2_counter_reg_bit[0]">MC2_counter_reg_bit[0]</A>))) ) ) );


<P> --BC1_td_shift[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4] at FF_X3_Y4_N34
<P> --register power-up is low

<P><A NAME="BC1_td_shift[4]">BC1_td_shift[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L83">BC1L83</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#BC1L65">BC1L65</A>);


<P> --BC1L82 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7 at LABCELL_X4_Y4_N48
<P><A NAME="BC1L82">BC1L82</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#BC1_count[9]">BC1_count[9]</A>, !<A HREF="#BC1L79">BC1L79</A>, !<A HREF="#BC1_td_shift[4]">BC1_td_shift[4]</A>, !<A HREF="#BC1_rdata[1]">BC1_rdata[1]</A>);


<P> --BC1_read is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read at FF_X4_Y3_N53
<P> --register power-up is low

<P><A NAME="BC1_read">BC1_read</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L42">BC1L42</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND, <A HREF="#BC1L113">BC1L113</A>);


<P> --WC1L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~2 at LABCELL_X1_Y5_N3
<P><A NAME="WC1L18">WC1L18</A> = ( <A HREF="#ZD1L1110Q">ZD1L1110Q</A> & ( <A HREF="#ND1L3">ND1L3</A> ) );


<P> --WC1_src_data[38] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[38] at LABCELL_X16_Y10_N21
<P><A NAME="WC1_src_data[38]">WC1_src_data[38]</A> = ( <A HREF="#ZD1L698Q">ZD1L698Q</A> & ( ((<A HREF="#ND1L3">ND1L3</A> & <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>)) # (<A HREF="#WC1L17">WC1L17</A>) ) ) # ( !<A HREF="#ZD1L698Q">ZD1L698Q</A> & ( (<A HREF="#ND1L3">ND1L3</A> & <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>) ) );


<P> --WC1_src_data[41] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[41] at LABCELL_X29_Y15_N9
<P><A NAME="WC1_src_data[41]">WC1_src_data[41]</A> = ( <A HREF="#WC1L17">WC1L17</A> & ( <A HREF="#ZD1_W_alu_result[5]">ZD1_W_alu_result[5]</A> & ( (<A HREF="#ZD1_F_pc[3]">ZD1_F_pc[3]</A>) # (<A HREF="#ND1L3">ND1L3</A>) ) ) ) # ( !<A HREF="#WC1L17">WC1L17</A> & ( <A HREF="#ZD1_W_alu_result[5]">ZD1_W_alu_result[5]</A> & ( <A HREF="#ND1L3">ND1L3</A> ) ) ) # ( <A HREF="#WC1L17">WC1L17</A> & ( !<A HREF="#ZD1_W_alu_result[5]">ZD1_W_alu_result[5]</A> & ( <A HREF="#ZD1_F_pc[3]">ZD1_F_pc[3]</A> ) ) );


<P> --WC1_src_data[45] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[45] at LABCELL_X29_Y15_N48
<P><A NAME="WC1_src_data[45]">WC1_src_data[45]</A> = ( <A HREF="#WC1L17">WC1L17</A> & ( <A HREF="#ZD1L873Q">ZD1L873Q</A> & ( (<A HREF="#ZD1_F_pc[7]">ZD1_F_pc[7]</A>) # (<A HREF="#ND1L3">ND1L3</A>) ) ) ) # ( !<A HREF="#WC1L17">WC1L17</A> & ( <A HREF="#ZD1L873Q">ZD1L873Q</A> & ( <A HREF="#ND1L3">ND1L3</A> ) ) ) # ( <A HREF="#WC1L17">WC1L17</A> & ( !<A HREF="#ZD1L873Q">ZD1L873Q</A> & ( <A HREF="#ZD1_F_pc[7]">ZD1_F_pc[7]</A> ) ) );


<P> --WC1_src_data[44] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[44] at LABCELL_X29_Y15_N54
<P><A NAME="WC1_src_data[44]">WC1_src_data[44]</A> = ( <A HREF="#ZD1L871Q">ZD1L871Q</A> & ( ((<A HREF="#WC1L17">WC1L17</A> & <A HREF="#ZD1_F_pc[6]">ZD1_F_pc[6]</A>)) # (<A HREF="#ND1L3">ND1L3</A>) ) ) # ( !<A HREF="#ZD1L871Q">ZD1L871Q</A> & ( (<A HREF="#WC1L17">WC1L17</A> & <A HREF="#ZD1_F_pc[6]">ZD1_F_pc[6]</A>) ) );


<P> --WC1_src_data[43] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[43] at LABCELL_X29_Y15_N0
<P><A NAME="WC1_src_data[43]">WC1_src_data[43]</A> = ( <A HREF="#ZD1L869Q">ZD1L869Q</A> & ( ((<A HREF="#WC1L17">WC1L17</A> & <A HREF="#ZD1_F_pc[5]">ZD1_F_pc[5]</A>)) # (<A HREF="#ND1L3">ND1L3</A>) ) ) # ( !<A HREF="#ZD1L869Q">ZD1L869Q</A> & ( (<A HREF="#WC1L17">WC1L17</A> & <A HREF="#ZD1_F_pc[5]">ZD1_F_pc[5]</A>) ) );


<P> --WC1_src_data[42] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[42] at LABCELL_X29_Y15_N21
<P><A NAME="WC1_src_data[42]">WC1_src_data[42]</A> = ( <A HREF="#ZD1L867Q">ZD1L867Q</A> & ( ((<A HREF="#WC1L17">WC1L17</A> & <A HREF="#ZD1_F_pc[4]">ZD1_F_pc[4]</A>)) # (<A HREF="#ND1L3">ND1L3</A>) ) ) # ( !<A HREF="#ZD1L867Q">ZD1L867Q</A> & ( (<A HREF="#WC1L17">WC1L17</A> & <A HREF="#ZD1_F_pc[4]">ZD1_F_pc[4]</A>) ) );


<P> --WC1_src_data[40] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[40] at LABCELL_X29_Y15_N3
<P><A NAME="WC1_src_data[40]">WC1_src_data[40]</A> = ( <A HREF="#ZD1_F_pc[2]">ZD1_F_pc[2]</A> & ( ((<A HREF="#ND1L3">ND1L3</A> & <A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A>)) # (<A HREF="#WC1L17">WC1L17</A>) ) ) # ( !<A HREF="#ZD1_F_pc[2]">ZD1_F_pc[2]</A> & ( (<A HREF="#ND1L3">ND1L3</A> & <A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A>) ) );


<P> --WC1_src_data[39] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[39] at LABCELL_X29_Y15_N18
<P><A NAME="WC1_src_data[39]">WC1_src_data[39]</A> = ( <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( ((<A HREF="#WC1L17">WC1L17</A> & <A HREF="#ZD1_F_pc[1]">ZD1_F_pc[1]</A>)) # (<A HREF="#ND1L3">ND1L3</A>) ) ) # ( !<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( (<A HREF="#WC1L17">WC1L17</A> & <A HREF="#ZD1_F_pc[1]">ZD1_F_pc[1]</A>) ) );


<P> --WC1L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~3 at MLABCELL_X8_Y9_N24
<P><A NAME="WC1L19">WC1L19</A> = ( <A HREF="#ZD1_hbreak_enabled">ZD1_hbreak_enabled</A> & ( <A HREF="#ND1L3">ND1L3</A> ) );


<P> --SE1_MonDReg[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] at FF_X6_Y6_N31
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[3]">SE1_MonDReg[3]</A> = DFFEAS(<A HREF="#SE1L108">SE1L108</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>,  ,  ,  ,  );


<P> --VE1L63 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13 at LABCELL_X2_Y6_N57
<P><A NAME="VE1L63">VE1L63</A> = ( <A HREF="#VE1_sr[5]">VE1_sr[5]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#SE1_MonDReg[3]">SE1_MonDReg[3]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#HE1_break_readreg[3]">HE1_break_readreg[3]</A>))) # (<A HREF="#TE1L3">TE1L3</A>) ) ) # ( !<A HREF="#VE1_sr[5]">VE1_sr[5]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#SE1_MonDReg[3]">SE1_MonDReg[3]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#HE1_break_readreg[3]">HE1_break_readreg[3]</A>)))) ) );


<P> --UE1_jdo[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] at FF_X1_Y6_N50
<P> --register power-up is low

<P><A NAME="UE1_jdo[2]">UE1_jdo[2]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>, <A HREF="#VE1_sr[2]">VE1_sr[2]</A>,  ,  , VCC);


<P> --UE1_jdo[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] at FF_X1_Y6_N20
<P> --register power-up is low

<P><A NAME="UE1_jdo[5]">UE1_jdo[5]</A> = DFFEAS(<A HREF="#UE1L13">UE1L13</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --SE1L96 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~4 at LABCELL_X7_Y8_N3
<P><A NAME="SE1L96">SE1L96</A> = ( !<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & ( !<A HREF="#SE1_jtag_ram_rd_d1">SE1_jtag_ram_rd_d1</A> ) );


<P> --SE1L156 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 at MLABCELL_X8_Y6_N42
<P><A NAME="SE1L156">SE1L156</A> = ( <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( <A HREF="#SE1_MonDReg[1]">SE1_MonDReg[1]</A> ) ) # ( !<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( <A HREF="#SE1_MonDReg[1]">SE1_MonDReg[1]</A> & ( <A HREF="#CE1_writedata[1]">CE1_writedata[1]</A> ) ) ) # ( !<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( !<A HREF="#SE1_MonDReg[1]">SE1_MonDReg[1]</A> & ( <A HREF="#CE1_writedata[1]">CE1_writedata[1]</A> ) ) );


<P> --UE1_sync2_udr is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr at FF_X8_Y6_N53
<P> --register power-up is low

<P><A NAME="UE1_sync2_udr">UE1_sync2_udr</A> = DFFEAS(<A HREF="#UE1L65">UE1L65</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --XE4_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] at FF_X8_Y6_N52
<P> --register power-up is low

<P><A NAME="XE4_dreg[0]">XE4_dreg[0]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#XE4_din_s1">XE4_din_s1</A>,  ,  , VCC);


<P> --UE1L74 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 at MLABCELL_X8_Y6_N39
<P><A NAME="UE1L74">UE1L74</A> = ( <A HREF="#XE4_dreg[0]">XE4_dreg[0]</A> & ( !<A HREF="#UE1_sync2_udr">UE1_sync2_udr</A> ) );


<P> --VE1L64 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14 at LABCELL_X1_Y6_N42
<P><A NAME="VE1L64">VE1L64</A> = ( <A HREF="#Q1_state[4]">Q1_state[4]</A> & ( (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & (<A HREF="#VE1_sr[37]">VE1_sr[37]</A> & !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>)) ) );


<P> --VE1L56 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15 at LABCELL_X2_Y4_N12
<P><A NAME="VE1L56">VE1L56</A> = ( !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & ( <A HREF="#Q1_state[3]">Q1_state[3]</A> & ( (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> $ (!<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A>)) # (<A HREF="#Q1_state[4]">Q1_state[4]</A>))) ) ) ) # ( !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & ( !<A HREF="#Q1_state[3]">Q1_state[3]</A> & ( (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & <A HREF="#Q1_state[4]">Q1_state[4]</A>) ) ) );


<P> --VE1L65 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16 at LABCELL_X1_Y6_N45
<P><A NAME="VE1L65">VE1L65</A> = ( !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & ( (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & (<A HREF="#Q1_state[4]">Q1_state[4]</A> & <A HREF="#A1L6">A1L6</A>)) ) );


<P> --UE1_sync2_uir is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir at FF_X7_Y8_N11
<P> --register power-up is low

<P><A NAME="UE1_sync2_uir">UE1_sync2_uir</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#XE5_dreg[0]">XE5_dreg[0]</A>,  ,  , VCC);


<P> --XE5_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] at FF_X2_Y4_N35
<P> --register power-up is low

<P><A NAME="XE5_dreg[0]">XE5_dreg[0]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#XE5_din_s1">XE5_din_s1</A>,  ,  , VCC);


<P> --UE1L63 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 at LABCELL_X7_Y8_N12
<P><A NAME="UE1L63">UE1L63</A> = ( !<A HREF="#UE1_sync2_uir">UE1_sync2_uir</A> & ( <A HREF="#XE5_dreg[0]">XE5_dreg[0]</A> ) );


<P> --TE1_virtual_state_cdr is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr at LABCELL_X2_Y5_N18
<P><A NAME="TE1_virtual_state_cdr">TE1_virtual_state_cdr</A> = (!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & <A HREF="#Q1_state[3]">Q1_state[3]</A>));


<P> --VE1_DRsize.100 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 at FF_X2_Y5_N29
<P> --register power-up is low

<P><A NAME="VE1_DRsize.100">VE1_DRsize.100</A> = DFFEAS(<A HREF="#VE1L5">VE1L5</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#TE1_virtual_state_uir">TE1_virtual_state_uir</A>,  ,  ,  ,  );


<P> --VE1L66 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17 at LABCELL_X2_Y5_N36
<P><A NAME="VE1L66">VE1L66</A> = ( <A HREF="#VE1_DRsize.100">VE1_DRsize.100</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & (<A HREF="#VE1L101">VE1L101</A>)) # (<A HREF="#TE1L3">TE1L3</A> & ((<A HREF="#A1L6">A1L6</A>))) ) ) # ( !<A HREF="#VE1_DRsize.100">VE1_DRsize.100</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & (<A HREF="#VE1L101">VE1L101</A>)) # (<A HREF="#TE1L3">TE1L3</A> & ((<A HREF="#VE1_sr[36]">VE1_sr[36]</A>))) ) );


<P> --UE1L69 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 at LABCELL_X7_Y8_N33
<P><A NAME="UE1L69">UE1L69</A> = ( <A HREF="#UE1L68">UE1L68</A> & ( !<A HREF="#UE1_jdo[35]">UE1_jdo[35]</A> ) );


<P> --SE1L136 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 at LABCELL_X7_Y8_N30
<P><A NAME="SE1L136">SE1L136</A> = ( <A HREF="#SE1L2">SE1L2</A> & ( (<A HREF="#UE1L69">UE1L69</A> & ((!<A HREF="#UE1_jdo[34]">UE1_jdo[34]</A>) # (!<A HREF="#UE1_jdo[17]">UE1_jdo[17]</A>))) ) ) # ( !<A HREF="#SE1L2">SE1L2</A> & ( (<A HREF="#UE1_jdo[34]">UE1_jdo[34]</A> & (<A HREF="#UE1L69">UE1L69</A> & !<A HREF="#UE1_jdo[17]">UE1_jdo[17]</A>)) ) );


<P> --SE1L138 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 at LABCELL_X9_Y8_N12
<P><A NAME="SE1L138">SE1L138</A> = ( <A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & ( <A HREF="#SE1L2">SE1L2</A> ) );


<P> --UE1_jdo[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] at FF_X8_Y8_N11
<P> --register power-up is low

<P><A NAME="UE1_jdo[29]">UE1_jdo[29]</A> = DFFEAS(<A HREF="#UE1L49">UE1L49</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --UE1_jdo[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] at FF_X1_Y5_N10
<P> --register power-up is low

<P><A NAME="UE1_jdo[30]">UE1_jdo[30]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>, <A HREF="#VE1_sr[30]">VE1_sr[30]</A>,  ,  , VCC);


<P> --UE1_jdo[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] at FF_X3_Y6_N19
<P> --register power-up is low

<P><A NAME="UE1_jdo[31]">UE1_jdo[31]</A> = DFFEAS(<A HREF="#UE1L52">UE1L52</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --UE1_jdo[32] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] at FF_X3_Y6_N2
<P> --register power-up is low

<P><A NAME="UE1_jdo[32]">UE1_jdo[32]</A> = DFFEAS(<A HREF="#UE1L54">UE1L54</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --UE1_jdo[33] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] at FF_X1_Y5_N32
<P> --register power-up is low

<P><A NAME="UE1_jdo[33]">UE1_jdo[33]</A> = DFFEAS(<A HREF="#UE1L56">UE1L56</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --WC1_src_data[32] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[32] at LABCELL_X16_Y10_N15
<P><A NAME="WC1_src_data[32]">WC1_src_data[32]</A> = ((<A HREF="#ND1L3">ND1L3</A> & <A HREF="#ZD1_d_byteenable[0]">ZD1_d_byteenable[0]</A>)) # (<A HREF="#WC1L17">WC1L17</A>);


<P> --ZD1_d_writedata[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31] at FF_X40_Y13_N43
<P> --register power-up is low

<P><A NAME="ZD1_d_writedata[31]">ZD1_d_writedata[31]</A> = DFFEAS(<A HREF="#ZD1L607">ZD1L607</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --T1L76 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer~0 at MLABCELL_X15_Y7_N0
<P><A NAME="T1L76">T1L76</A> = ( <A HREF="#T1_control_reg[17]">T1_control_reg[17]</A> & ( !<A HREF="#T1_internal_reset">T1_internal_reset</A> ) );


<P> --T1L73 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]~1 at LABCELL_X17_Y8_N24
<P><A NAME="T1L73">T1L73</A> = ( !<A HREF="#XB1L159Q">XB1L159Q</A> & ( (<A HREF="#T1_s_serial_transfer.STATE_1_PRE_WRITE">T1_s_serial_transfer.STATE_1_PRE_WRITE</A>) # (<A HREF="#T1_s_serial_transfer.STATE_4_PRE_READ">T1_s_serial_transfer.STATE_4_PRE_READ</A>) ) );


<P> --T1L74 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]~2 at LABCELL_X17_Y8_N51
<P><A NAME="T1L74">T1L74</A> = ( <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> & ( <A HREF="#T1L73">T1L73</A> ) ) # ( !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> & ( <A HREF="#T1L73">T1L73</A> ) ) # ( <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> & ( !<A HREF="#T1L73">T1L73</A> ) ) # ( !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> & ( !<A HREF="#T1L73">T1L73</A> & ( (<A HREF="#T1L40">T1L40</A> & (<A HREF="#T1L81">T1L81</A> & (<A HREF="#BD1L11">BD1L11</A> & <A HREF="#AD1L14">AD1L14</A>))) ) ) );


<P> --T1L77 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer~3 at LABCELL_X16_Y7_N48
<P><A NAME="T1L77">T1L77</A> = ( <A HREF="#T1_control_reg[16]">T1_control_reg[16]</A> & ( !<A HREF="#T1_internal_reset">T1_internal_reset</A> ) );


<P> --VB1_data_out[24] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[24] at FF_X18_Y7_N7
<P> --register power-up is low

<P><A NAME="VB1_data_out[24]">VB1_data_out[24]</A> = DFFEAS(<A HREF="#VB1L32">VB1L32</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --XB1L72 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~4 at MLABCELL_X15_Y7_N12
<P><A NAME="XB1L72">XB1L72</A> = ( <A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ( (!<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & <A HREF="#VB1_data_out[24]">VB1_data_out[24]</A>) ) );


<P> --XB1L73 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~5 at MLABCELL_X15_Y7_N51
<P><A NAME="XB1L73">XB1L73</A> = ( <A HREF="#T1L5">T1L5</A> & ( ((!<A HREF="#XB1L43">XB1L43</A> & ((<A HREF="#XB1_shiftreg_data[23]">XB1_shiftreg_data[23]</A>) # (<A HREF="#XB1L42">XB1L42</A>)))) # (<A HREF="#XB1L72">XB1L72</A>) ) ) # ( !<A HREF="#T1L5">T1L5</A> & ( ((!<A HREF="#XB1L42">XB1L42</A> & (<A HREF="#XB1_shiftreg_data[23]">XB1_shiftreg_data[23]</A> & !<A HREF="#XB1L43">XB1L43</A>))) # (<A HREF="#XB1L72">XB1L72</A>) ) );


<P> --XB1L132 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~4 at LABCELL_X16_Y5_N30
<P><A NAME="XB1L132">XB1L132</A> = ( <A HREF="#XB1_shiftreg_mask[23]">XB1_shiftreg_mask[23]</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & !<A HREF="#XB1L10">XB1L10</A>) ) );


<P> --PC8L91 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~8 at LABCELL_X24_Y7_N18
<P><A NAME="PC8L91">PC8L91</A> = ( <A HREF="#BD1L19">BD1L19</A> & ( (!<A HREF="#NC8L8">NC8L8</A> & (<A HREF="#PC8_mem_used[5]">PC8_mem_used[5]</A>)) # (<A HREF="#NC8L8">NC8L8</A> & ((!<A HREF="#QC1L3">QC1L3</A> & (<A HREF="#PC8_mem_used[5]">PC8_mem_used[5]</A>)) # (<A HREF="#QC1L3">QC1L3</A> & ((<A HREF="#PC8_mem_used[3]">PC8_mem_used[3]</A>))))) ) ) # ( !<A HREF="#BD1L19">BD1L19</A> & ( <A HREF="#PC8_mem_used[5]">PC8_mem_used[5]</A> ) );


<P> --HF1_altera_reset_synchronizer_int_chain_out is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X8_Y8_N49
<P> --register power-up is low

<P><A NAME="HF1_altera_reset_synchronizer_int_chain_out">HF1_altera_reset_synchronizer_int_chain_out</A> = DFFEAS(<A HREF="#HF1L6">HF1L6</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1L14">CB1L14</A>,  ,  ,  ,  ,  ,  );


<P> --JB1L97 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~7 at LABCELL_X13_Y9_N39
<P><A NAME="JB1L97">JB1L97</A> = ( <A HREF="#RB3_q_b[11]">RB3_q_b[11]</A> & ( ((!<A HREF="#JB1L125">JB1L125</A> & (<A HREF="#JB1_data_out_shift_reg[10]">JB1_data_out_shift_reg[10]</A>)) # (<A HREF="#JB1L125">JB1L125</A> & ((<A HREF="#RB4_q_b[11]">RB4_q_b[11]</A>)))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A>) ) ) # ( !<A HREF="#RB3_q_b[11]">RB3_q_b[11]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & ((!<A HREF="#JB1L125">JB1L125</A> & (<A HREF="#JB1_data_out_shift_reg[10]">JB1_data_out_shift_reg[10]</A>)) # (<A HREF="#JB1L125">JB1L125</A> & ((<A HREF="#RB4_q_b[11]">RB4_q_b[11]</A>))))) ) );


<P> --BB1_readdata[3] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[3] at FF_X28_Y9_N35
<P> --register power-up is low

<P><A NAME="BB1_readdata[3]">BB1_readdata[3]</A> = DFFEAS(<A HREF="#BB1_read_mux_out[3]">BB1_read_mux_out[3]</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~1 at LABCELL_X24_Y8_N21
<P><A NAME="YC1L21">YC1L21</A> = ( <A HREF="#PC9_out_payload[3]">PC9_out_payload[3]</A> & ( (<A HREF="#YC1_data_reg[3]">YC1_data_reg[3]</A>) # (<A HREF="#KD8L15">KD8L15</A>) ) ) # ( !<A HREF="#PC9_out_payload[3]">PC9_out_payload[3]</A> & ( <A HREF="#YC1_data_reg[3]">YC1_data_reg[3]</A> ) );


<P> --S1L60 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~2 at LABCELL_X17_Y11_N54
<P><A NAME="S1L60">S1L60</A> = ( <A HREF="#HB1_right_audio_fifo_read_space[3]">HB1_right_audio_fifo_read_space[3]</A> & ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>) # (<A HREF="#RB2_q_b[3]">RB2_q_b[3]</A>) ) ) ) # ( !<A HREF="#HB1_right_audio_fifo_read_space[3]">HB1_right_audio_fifo_read_space[3]</A> & ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & <A HREF="#RB2_q_b[3]">RB2_q_b[3]</A>) ) ) ) # ( <A HREF="#HB1_right_audio_fifo_read_space[3]">HB1_right_audio_fifo_read_space[3]</A> & ( !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ((<A HREF="#S1_clear_write_fifos">S1_clear_write_fifos</A>))) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#RB1_q_b[3]">RB1_q_b[3]</A>)) ) ) ) # ( !<A HREF="#HB1_right_audio_fifo_read_space[3]">HB1_right_audio_fifo_read_space[3]</A> & ( !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ((<A HREF="#S1_clear_write_fifos">S1_clear_write_fifos</A>))) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#RB1_q_b[3]">RB1_q_b[3]</A>)) ) ) );


<P> --T1L97 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~2 at LABCELL_X16_Y7_N27
<P><A NAME="T1L97">T1L97</A> = ( <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( <A HREF="#T1_address_reg[3]">T1_address_reg[3]</A> & ( (!<A HREF="#T1_internal_reset">T1_internal_reset</A> & ((!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>) # (<A HREF="#XB1_shiftreg_data[4]">XB1_shiftreg_data[4]</A>))) ) ) ) # ( <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( !<A HREF="#T1_address_reg[3]">T1_address_reg[3]</A> & ( (!<A HREF="#T1_internal_reset">T1_internal_reset</A> & (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & <A HREF="#XB1_shiftreg_data[4]">XB1_shiftreg_data[4]</A>)) ) ) );


<P> --T1L89 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[5]~3 at LABCELL_X17_Y8_N54
<P><A NAME="T1L89">T1L89</A> = ( <A HREF="#BD1L11">BD1L11</A> & ( <A HREF="#AD1L13">AD1L13</A> & ( (<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>) # (<A HREF="#T1L40">T1L40</A>) ) ) ) # ( !<A HREF="#BD1L11">BD1L11</A> & ( <A HREF="#AD1L13">AD1L13</A> & ( <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> ) ) ) # ( <A HREF="#BD1L11">BD1L11</A> & ( !<A HREF="#AD1L13">AD1L13</A> & ( ((<A HREF="#T1L40">T1L40</A> & (<A HREF="#T1L81">T1L81</A> & <A HREF="#AD1L14">AD1L14</A>))) # (<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>) ) ) ) # ( !<A HREF="#BD1L11">BD1L11</A> & ( !<A HREF="#AD1L13">AD1L13</A> & ( <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> ) ) );


<P> --BB1_readdata[4] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[4] at FF_X23_Y10_N16
<P> --register power-up is low

<P><A NAME="BB1_readdata[4]">BB1_readdata[4]</A> = DFFEAS(<A HREF="#BB1_read_mux_out[4]">BB1_read_mux_out[4]</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~2 at LABCELL_X24_Y8_N48
<P><A NAME="YC1L22">YC1L22</A> = ((<A HREF="#KD8L15">KD8L15</A> & <A HREF="#PC9_out_payload[4]">PC9_out_payload[4]</A>)) # (<A HREF="#YC1_data_reg[4]">YC1_data_reg[4]</A>);


<P> --S1L61 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~3 at LABCELL_X19_Y11_N3
<P><A NAME="S1L61">S1L61</A> = ( <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( <A HREF="#RB2_q_b[4]">RB2_q_b[4]</A> & ( (<A HREF="#RB1_q_b[4]">RB1_q_b[4]</A>) # (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>) ) ) ) # ( !<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( <A HREF="#RB2_q_b[4]">RB2_q_b[4]</A> & ( (!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>) # (<A HREF="#HB1_right_audio_fifo_read_space[4]">HB1_right_audio_fifo_read_space[4]</A>) ) ) ) # ( <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( !<A HREF="#RB2_q_b[4]">RB2_q_b[4]</A> & ( (!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & <A HREF="#RB1_q_b[4]">RB1_q_b[4]</A>) ) ) ) # ( !<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( !<A HREF="#RB2_q_b[4]">RB2_q_b[4]</A> & ( (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & <A HREF="#HB1_right_audio_fifo_read_space[4]">HB1_right_audio_fifo_read_space[4]</A>) ) ) );


<P> --S1L41 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[15]~4 at MLABCELL_X21_Y11_N45
<P><A NAME="S1L41">S1L41</A> = ( <A HREF="#S1L6">S1L6</A> ) # ( !<A HREF="#S1L6">S1L6</A> & ( <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> ) );


<P> --T1L98 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~4 at LABCELL_X16_Y7_N9
<P><A NAME="T1L98">T1L98</A> = ( <A HREF="#XB1_shiftreg_data[5]">XB1_shiftreg_data[5]</A> & ( (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (!<A HREF="#T1_internal_reset">T1_internal_reset</A> & ((<A HREF="#T1_address_reg[4]">T1_address_reg[4]</A>) # (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>)))) ) ) # ( !<A HREF="#XB1_shiftreg_data[5]">XB1_shiftreg_data[5]</A> & ( (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (<A HREF="#T1_address_reg[4]">T1_address_reg[4]</A> & !<A HREF="#T1_internal_reset">T1_internal_reset</A>))) ) );


<P> --WC2L54 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~33 at LABCELL_X40_Y10_N0
<P><A NAME="WC2L54">WC2L54</A> = ( <A HREF="#ZD1_d_writedata[31]">ZD1_d_writedata[31]</A> & ( <A HREF="#ND2L2">ND2L2</A> & ( (<A HREF="#BD1L3">BD1L3</A> & (!<A HREF="#BD1L17">BD1L17</A> & (!<A HREF="#BD1L16">BD1L16</A> & <A HREF="#ZC1L2">ZC1L2</A>))) ) ) );


<P> --YC1L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~3 at LABCELL_X24_Y8_N51
<P><A NAME="YC1L23">YC1L23</A> = ( <A HREF="#PC9_out_payload[6]">PC9_out_payload[6]</A> & ( (<A HREF="#YC1_data_reg[6]">YC1_data_reg[6]</A>) # (<A HREF="#KD8L15">KD8L15</A>) ) ) # ( !<A HREF="#PC9_out_payload[6]">PC9_out_payload[6]</A> & ( <A HREF="#YC1_data_reg[6]">YC1_data_reg[6]</A> ) );


<P> --BB1_readdata[6] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[6] at FF_X28_Y9_N17
<P> --register power-up is low

<P><A NAME="BB1_readdata[6]">BB1_readdata[6]</A> = DFFEAS(<A HREF="#BB1_read_mux_out[6]">BB1_read_mux_out[6]</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --S1L62 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~5 at LABCELL_X19_Y11_N54
<P><A NAME="S1L62">S1L62</A> = ( <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( <A HREF="#HB1_right_audio_fifo_read_space[6]">HB1_right_audio_fifo_read_space[6]</A> & ( (!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (<A HREF="#RB1_q_b[6]">RB1_q_b[6]</A>)) # (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ((<A HREF="#RB2_q_b[6]">RB2_q_b[6]</A>))) ) ) ) # ( !<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( <A HREF="#HB1_right_audio_fifo_read_space[6]">HB1_right_audio_fifo_read_space[6]</A> & ( (<A HREF="#RB2_q_b[6]">RB2_q_b[6]</A>) # (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>) ) ) ) # ( <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( !<A HREF="#HB1_right_audio_fifo_read_space[6]">HB1_right_audio_fifo_read_space[6]</A> & ( (!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (<A HREF="#RB1_q_b[6]">RB1_q_b[6]</A>)) # (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ((<A HREF="#RB2_q_b[6]">RB2_q_b[6]</A>))) ) ) ) # ( !<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( !<A HREF="#HB1_right_audio_fifo_read_space[6]">HB1_right_audio_fifo_read_space[6]</A> & ( (!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & <A HREF="#RB2_q_b[6]">RB2_q_b[6]</A>) ) ) );


<P> --T1L99 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~5 at LABCELL_X16_Y7_N0
<P><A NAME="T1L99">T1L99</A> = ( !<A HREF="#T1_internal_reset">T1_internal_reset</A> & ( <A HREF="#XB1_shiftreg_data[7]">XB1_shiftreg_data[7]</A> & ( (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ((<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>) # (<A HREF="#T1_address_reg[6]">T1_address_reg[6]</A>))) ) ) ) # ( !<A HREF="#T1_internal_reset">T1_internal_reset</A> & ( !<A HREF="#XB1_shiftreg_data[7]">XB1_shiftreg_data[7]</A> & ( (<A HREF="#T1_address_reg[6]">T1_address_reg[6]</A> & (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>)) ) ) );


<P> --BB1_readdata[5] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[5] at FF_X28_Y9_N10
<P> --register power-up is low

<P><A NAME="BB1_readdata[5]">BB1_readdata[5]</A> = DFFEAS(<A HREF="#BB1_read_mux_out[5]">BB1_read_mux_out[5]</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~4 at LABCELL_X24_Y8_N57
<P><A NAME="YC1L24">YC1L24</A> = ( <A HREF="#PC9_out_payload[5]">PC9_out_payload[5]</A> & ( (<A HREF="#YC1_data_reg[5]">YC1_data_reg[5]</A>) # (<A HREF="#KD8L15">KD8L15</A>) ) ) # ( !<A HREF="#PC9_out_payload[5]">PC9_out_payload[5]</A> & ( <A HREF="#YC1_data_reg[5]">YC1_data_reg[5]</A> ) );


<P> --S1L63 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~6 at LABCELL_X19_Y11_N51
<P><A NAME="S1L63">S1L63</A> = ( <A HREF="#RB1_q_b[5]">RB1_q_b[5]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ((!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (<A HREF="#RB2_q_b[5]">RB2_q_b[5]</A>)) # (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ((<A HREF="#HB1_right_audio_fifo_read_space[5]">HB1_right_audio_fifo_read_space[5]</A>))))) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (((!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>)) # (<A HREF="#RB2_q_b[5]">RB2_q_b[5]</A>))) ) ) # ( !<A HREF="#RB1_q_b[5]">RB1_q_b[5]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ((!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (<A HREF="#RB2_q_b[5]">RB2_q_b[5]</A>)) # (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ((<A HREF="#HB1_right_audio_fifo_read_space[5]">HB1_right_audio_fifo_read_space[5]</A>))))) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#RB2_q_b[5]">RB2_q_b[5]</A> & ((<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>)))) ) );


<P> --T1L100 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~6 at LABCELL_X16_Y7_N6
<P><A NAME="T1L100">T1L100</A> = ( <A HREF="#T1_address_reg[5]">T1_address_reg[5]</A> & ( (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (!<A HREF="#T1_internal_reset">T1_internal_reset</A> & ((!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>) # (<A HREF="#XB1_shiftreg_data[6]">XB1_shiftreg_data[6]</A>)))) ) ) # ( !<A HREF="#T1_address_reg[5]">T1_address_reg[5]</A> & ( (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (<A HREF="#XB1_shiftreg_data[6]">XB1_shiftreg_data[6]</A> & !<A HREF="#T1_internal_reset">T1_internal_reset</A>))) ) );


<P> --ZD1L600 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1 at LABCELL_X40_Y13_N24
<P><A NAME="ZD1L600">ZD1L600</A> = ( <A HREF="#EE2_q_b[8]">EE2_q_b[8]</A> & ( (!<A HREF="#ZD1L278">ZD1L278</A> & (<A HREF="#EE2_q_b[0]">EE2_q_b[0]</A>)) # (<A HREF="#ZD1L278">ZD1L278</A> & (((<A HREF="#ZD1L280">ZD1L280</A>) # (<A HREF="#EE2_q_b[24]">EE2_q_b[24]</A>)))) ) ) # ( !<A HREF="#EE2_q_b[8]">EE2_q_b[8]</A> & ( (!<A HREF="#ZD1L278">ZD1L278</A> & (<A HREF="#EE2_q_b[0]">EE2_q_b[0]</A>)) # (<A HREF="#ZD1L278">ZD1L278</A> & (((<A HREF="#EE2_q_b[24]">EE2_q_b[24]</A> & !<A HREF="#ZD1L280">ZD1L280</A>)))) ) );


<P> --S1L56 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[29]~7 at MLABCELL_X21_Y10_N27
<P><A NAME="S1L56">S1L56</A> = ( <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> ) # ( !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> & ( (!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>) ) );


<P> --HD1L55 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~42 at MLABCELL_X21_Y10_N36
<P><A NAME="HD1L55">HD1L55</A> = ( <A HREF="#QC5_av_readdata_pre[28]">QC5_av_readdata_pre[28]</A> & ( ((<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & <A HREF="#S1_readdata[28]">S1_readdata[28]</A>)) # (<A HREF="#UC2L1">UC2L1</A>) ) ) # ( !<A HREF="#QC5_av_readdata_pre[28]">QC5_av_readdata_pre[28]</A> & ( (<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & <A HREF="#S1_readdata[28]">S1_readdata[28]</A>) ) );


<P> --HD1L56 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~43 at LABCELL_X27_Y10_N12
<P><A NAME="HD1L56">HD1L56</A> = ( <A HREF="#HD1L25">HD1L25</A> & ( (((<A HREF="#PC9_out_payload[12]">PC9_out_payload[12]</A> & <A HREF="#HD1L43">HD1L43</A>)) # (<A HREF="#UC3L1">UC3L1</A>)) # (<A HREF="#HD1L55">HD1L55</A>) ) ) # ( !<A HREF="#HD1L25">HD1L25</A> & ( ((<A HREF="#PC9_out_payload[12]">PC9_out_payload[12]</A> & <A HREF="#HD1L43">HD1L43</A>)) # (<A HREF="#HD1L55">HD1L55</A>) ) );


<P> --ZD1L605 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~2 at LABCELL_X40_Y13_N6
<P><A NAME="ZD1L605">ZD1L605</A> = ( <A HREF="#EE2_q_b[13]">EE2_q_b[13]</A> & ( (!<A HREF="#ZD1L278">ZD1L278</A> & (((<A HREF="#EE2_q_b[5]">EE2_q_b[5]</A>)))) # (<A HREF="#ZD1L278">ZD1L278</A> & (((<A HREF="#EE2_q_b[29]">EE2_q_b[29]</A>)) # (<A HREF="#ZD1L280">ZD1L280</A>))) ) ) # ( !<A HREF="#EE2_q_b[13]">EE2_q_b[13]</A> & ( (!<A HREF="#ZD1L278">ZD1L278</A> & (((<A HREF="#EE2_q_b[5]">EE2_q_b[5]</A>)))) # (<A HREF="#ZD1L278">ZD1L278</A> & (!<A HREF="#ZD1L280">ZD1L280</A> & ((<A HREF="#EE2_q_b[29]">EE2_q_b[29]</A>)))) ) );


<P> --HD1L57 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~44 at LABCELL_X27_Y10_N42
<P><A NAME="HD1L57">HD1L57</A> = ( <A HREF="#UC3L1">UC3L1</A> & ( <A HREF="#HD1L43">HD1L43</A> & ( (((<A HREF="#HD1L36">HD1L36</A>) # (<A HREF="#PC9_out_payload[13]">PC9_out_payload[13]</A>)) # (<A HREF="#HD1L20">HD1L20</A>)) # (<A HREF="#HD1L79">HD1L79</A>) ) ) ) # ( !<A HREF="#UC3L1">UC3L1</A> & ( <A HREF="#HD1L43">HD1L43</A> & ( ((<A HREF="#HD1L36">HD1L36</A>) # (<A HREF="#PC9_out_payload[13]">PC9_out_payload[13]</A>)) # (<A HREF="#HD1L79">HD1L79</A>) ) ) ) # ( <A HREF="#UC3L1">UC3L1</A> & ( !<A HREF="#HD1L43">HD1L43</A> & ( ((<A HREF="#HD1L36">HD1L36</A>) # (<A HREF="#HD1L20">HD1L20</A>)) # (<A HREF="#HD1L79">HD1L79</A>) ) ) ) # ( !<A HREF="#UC3L1">UC3L1</A> & ( !<A HREF="#HD1L43">HD1L43</A> & ( (<A HREF="#HD1L36">HD1L36</A>) # (<A HREF="#HD1L79">HD1L79</A>) ) ) );


<P> --ZD1L601 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~3 at LABCELL_X40_Y13_N30
<P><A NAME="ZD1L601">ZD1L601</A> = ( <A HREF="#EE2_q_b[25]">EE2_q_b[25]</A> & ( (!<A HREF="#ZD1L278">ZD1L278</A> & (((<A HREF="#EE2_q_b[1]">EE2_q_b[1]</A>)))) # (<A HREF="#ZD1L278">ZD1L278</A> & (((!<A HREF="#ZD1L280">ZD1L280</A>)) # (<A HREF="#EE2_q_b[9]">EE2_q_b[9]</A>))) ) ) # ( !<A HREF="#EE2_q_b[25]">EE2_q_b[25]</A> & ( (!<A HREF="#ZD1L278">ZD1L278</A> & (((<A HREF="#EE2_q_b[1]">EE2_q_b[1]</A>)))) # (<A HREF="#ZD1L278">ZD1L278</A> & (<A HREF="#EE2_q_b[9]">EE2_q_b[9]</A> & ((<A HREF="#ZD1L280">ZD1L280</A>)))) ) );


<P> --HD1L58 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~45 at MLABCELL_X21_Y10_N30
<P><A NAME="HD1L58">HD1L58</A> = (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & (<A HREF="#UC2L1">UC2L1</A> & (<A HREF="#QC5_av_readdata_pre[27]">QC5_av_readdata_pre[27]</A>))) # (<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & (((<A HREF="#UC2L1">UC2L1</A> & <A HREF="#QC5_av_readdata_pre[27]">QC5_av_readdata_pre[27]</A>)) # (<A HREF="#S1_readdata[27]">S1_readdata[27]</A>)));


<P> --HD1L59 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~46 at LABCELL_X23_Y9_N12
<P><A NAME="HD1L59">HD1L59</A> = ( <A HREF="#UC3L1">UC3L1</A> & ( <A HREF="#HD1L23">HD1L23</A> ) ) # ( !<A HREF="#UC3L1">UC3L1</A> & ( <A HREF="#HD1L23">HD1L23</A> & ( ((<A HREF="#HD1L43">HD1L43</A> & <A HREF="#PC9_out_payload[11]">PC9_out_payload[11]</A>)) # (<A HREF="#HD1L58">HD1L58</A>) ) ) ) # ( <A HREF="#UC3L1">UC3L1</A> & ( !<A HREF="#HD1L23">HD1L23</A> & ( ((<A HREF="#HD1L43">HD1L43</A> & <A HREF="#PC9_out_payload[11]">PC9_out_payload[11]</A>)) # (<A HREF="#HD1L58">HD1L58</A>) ) ) ) # ( !<A HREF="#UC3L1">UC3L1</A> & ( !<A HREF="#HD1L23">HD1L23</A> & ( ((<A HREF="#HD1L43">HD1L43</A> & <A HREF="#PC9_out_payload[11]">PC9_out_payload[11]</A>)) # (<A HREF="#HD1L58">HD1L58</A>) ) ) );


<P> --HD1L60 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~47 at LABCELL_X27_Y10_N48
<P><A NAME="HD1L60">HD1L60</A> = ( <A HREF="#HD1L80">HD1L80</A> & ( <A HREF="#HD1L43">HD1L43</A> ) ) # ( !<A HREF="#HD1L80">HD1L80</A> & ( <A HREF="#HD1L43">HD1L43</A> & ( (((<A HREF="#UC3L1">UC3L1</A> & <A HREF="#HD1L24">HD1L24</A>)) # (<A HREF="#HD1L36">HD1L36</A>)) # (<A HREF="#PC9_out_payload[14]">PC9_out_payload[14]</A>) ) ) ) # ( <A HREF="#HD1L80">HD1L80</A> & ( !<A HREF="#HD1L43">HD1L43</A> ) ) # ( !<A HREF="#HD1L80">HD1L80</A> & ( !<A HREF="#HD1L43">HD1L43</A> & ( ((<A HREF="#UC3L1">UC3L1</A> & <A HREF="#HD1L24">HD1L24</A>)) # (<A HREF="#HD1L36">HD1L36</A>) ) ) );


<P> --ZD1L602 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~4 at LABCELL_X40_Y13_N12
<P><A NAME="ZD1L602">ZD1L602</A> = ( <A HREF="#EE2_q_b[10]">EE2_q_b[10]</A> & ( (!<A HREF="#ZD1L278">ZD1L278</A> & (((<A HREF="#EE2_q_b[2]">EE2_q_b[2]</A>)))) # (<A HREF="#ZD1L278">ZD1L278</A> & (((<A HREF="#EE2_q_b[26]">EE2_q_b[26]</A>)) # (<A HREF="#ZD1L280">ZD1L280</A>))) ) ) # ( !<A HREF="#EE2_q_b[10]">EE2_q_b[10]</A> & ( (!<A HREF="#ZD1L278">ZD1L278</A> & (((<A HREF="#EE2_q_b[2]">EE2_q_b[2]</A>)))) # (<A HREF="#ZD1L278">ZD1L278</A> & (!<A HREF="#ZD1L280">ZD1L280</A> & ((<A HREF="#EE2_q_b[26]">EE2_q_b[26]</A>)))) ) );


<P> --HD1L61 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~48 at MLABCELL_X21_Y10_N33
<P><A NAME="HD1L61">HD1L61</A> = ( <A HREF="#QC5_av_readdata_pre[31]">QC5_av_readdata_pre[31]</A> & ( ((<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & <A HREF="#S1_readdata[31]">S1_readdata[31]</A>)) # (<A HREF="#UC2L1">UC2L1</A>) ) ) # ( !<A HREF="#QC5_av_readdata_pre[31]">QC5_av_readdata_pre[31]</A> & ( (<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & <A HREF="#S1_readdata[31]">S1_readdata[31]</A>) ) );


<P> --HD1L62 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~49 at LABCELL_X27_Y10_N54
<P><A NAME="HD1L62">HD1L62</A> = ( <A HREF="#UC3L1">UC3L1</A> & ( (((<A HREF="#HD1L43">HD1L43</A> & <A HREF="#PC9_out_payload[15]">PC9_out_payload[15]</A>)) # (<A HREF="#HD1L34">HD1L34</A>)) # (<A HREF="#HD1L61">HD1L61</A>) ) ) # ( !<A HREF="#UC3L1">UC3L1</A> & ( ((<A HREF="#HD1L43">HD1L43</A> & <A HREF="#PC9_out_payload[15]">PC9_out_payload[15]</A>)) # (<A HREF="#HD1L61">HD1L61</A>) ) );


<P> --ZD1L603 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~5 at LABCELL_X40_Y13_N54
<P><A NAME="ZD1L603">ZD1L603</A> = ( <A HREF="#EE2_q_b[11]">EE2_q_b[11]</A> & ( (!<A HREF="#ZD1L278">ZD1L278</A> & (<A HREF="#EE2_q_b[3]">EE2_q_b[3]</A>)) # (<A HREF="#ZD1L278">ZD1L278</A> & (((<A HREF="#ZD1L280">ZD1L280</A>) # (<A HREF="#EE2_q_b[27]">EE2_q_b[27]</A>)))) ) ) # ( !<A HREF="#EE2_q_b[11]">EE2_q_b[11]</A> & ( (!<A HREF="#ZD1L278">ZD1L278</A> & (<A HREF="#EE2_q_b[3]">EE2_q_b[3]</A>)) # (<A HREF="#ZD1L278">ZD1L278</A> & (((<A HREF="#EE2_q_b[27]">EE2_q_b[27]</A> & !<A HREF="#ZD1L280">ZD1L280</A>)))) ) );


<P> --ZD1L517 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~29 at MLABCELL_X34_Y14_N42
<P><A NAME="ZD1L517">ZD1L517</A> = ( <A HREF="#ZD1_E_shift_rot_result[30]">ZD1_E_shift_rot_result[30]</A> & ( (<A HREF="#ZD1_E_shift_rot_result[28]">ZD1_E_shift_rot_result[28]</A>) # (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[30]">ZD1_E_shift_rot_result[30]</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & <A HREF="#ZD1_E_shift_rot_result[28]">ZD1_E_shift_rot_result[28]</A>) ) );


<P> --ZD1L951 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~26 at LABCELL_X33_Y14_N21
<P><A NAME="ZD1L951">ZD1L951</A> = ( <A HREF="#ZD1_av_ld_byte3_data[3]">ZD1_av_ld_byte3_data[3]</A> & ( ((!<A HREF="#ZD1L384">ZD1L384</A> & <A HREF="#ZD1_W_alu_result[27]">ZD1_W_alu_result[27]</A>)) # (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#ZD1_av_ld_byte3_data[3]">ZD1_av_ld_byte3_data[3]</A> & ( (!<A HREF="#ZD1L384">ZD1L384</A> & (<A HREF="#ZD1_W_alu_result[27]">ZD1_W_alu_result[27]</A> & !<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>)) ) );


<P> --ZD1L606 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~6 at LABCELL_X40_Y13_N0
<P><A NAME="ZD1L606">ZD1L606</A> = ( <A HREF="#ZD1L280">ZD1L280</A> & ( <A HREF="#EE2_q_b[14]">EE2_q_b[14]</A> & ( (<A HREF="#ZD1L278">ZD1L278</A>) # (<A HREF="#EE2_q_b[6]">EE2_q_b[6]</A>) ) ) ) # ( !<A HREF="#ZD1L280">ZD1L280</A> & ( <A HREF="#EE2_q_b[14]">EE2_q_b[14]</A> & ( (!<A HREF="#ZD1L278">ZD1L278</A> & ((<A HREF="#EE2_q_b[6]">EE2_q_b[6]</A>))) # (<A HREF="#ZD1L278">ZD1L278</A> & (<A HREF="#EE2_q_b[30]">EE2_q_b[30]</A>)) ) ) ) # ( <A HREF="#ZD1L280">ZD1L280</A> & ( !<A HREF="#EE2_q_b[14]">EE2_q_b[14]</A> & ( (<A HREF="#EE2_q_b[6]">EE2_q_b[6]</A> & !<A HREF="#ZD1L278">ZD1L278</A>) ) ) ) # ( !<A HREF="#ZD1L280">ZD1L280</A> & ( !<A HREF="#EE2_q_b[14]">EE2_q_b[14]</A> & ( (!<A HREF="#ZD1L278">ZD1L278</A> & ((<A HREF="#EE2_q_b[6]">EE2_q_b[6]</A>))) # (<A HREF="#ZD1L278">ZD1L278</A> & (<A HREF="#EE2_q_b[30]">EE2_q_b[30]</A>)) ) ) );


<P> --ZD1L604 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~7 at LABCELL_X40_Y13_N36
<P><A NAME="ZD1L604">ZD1L604</A> = ( <A HREF="#ZD1L278">ZD1L278</A> & ( (!<A HREF="#ZD1L280">ZD1L280</A> & ((<A HREF="#EE2_q_b[28]">EE2_q_b[28]</A>))) # (<A HREF="#ZD1L280">ZD1L280</A> & (<A HREF="#EE2_q_b[12]">EE2_q_b[12]</A>)) ) ) # ( !<A HREF="#ZD1L278">ZD1L278</A> & ( <A HREF="#EE2_q_b[4]">EE2_q_b[4]</A> ) );


<P> --YC1L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~5 at LABCELL_X24_Y8_N39
<P><A NAME="YC1L25">YC1L25</A> = ( <A HREF="#KD8L15">KD8L15</A> & ( (<A HREF="#YC1_data_reg[13]">YC1_data_reg[13]</A>) # (<A HREF="#PC9_out_payload[13]">PC9_out_payload[13]</A>) ) ) # ( !<A HREF="#KD8L15">KD8L15</A> & ( <A HREF="#YC1_data_reg[13]">YC1_data_reg[13]</A> ) );


<P> --S1L64 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~8 at LABCELL_X19_Y11_N42
<P><A NAME="S1L64">S1L64</A> = ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( <A HREF="#RB2_q_b[13]">RB2_q_b[13]</A> & ( (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>) # (<A HREF="#HB1_left_audio_fifo_read_space[5]">HB1_left_audio_fifo_read_space[5]</A>) ) ) ) # ( !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( <A HREF="#RB2_q_b[13]">RB2_q_b[13]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>) # (<A HREF="#RB1_q_b[13]">RB1_q_b[13]</A>) ) ) ) # ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( !<A HREF="#RB2_q_b[13]">RB2_q_b[13]</A> & ( (<A HREF="#HB1_left_audio_fifo_read_space[5]">HB1_left_audio_fifo_read_space[5]</A> & !<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>) ) ) ) # ( !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( !<A HREF="#RB2_q_b[13]">RB2_q_b[13]</A> & ( (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & <A HREF="#RB1_q_b[13]">RB1_q_b[13]</A>) ) ) );


<P> --YC1L26 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~6 at LABCELL_X27_Y9_N27
<P><A NAME="YC1L26">YC1L26</A> = ( <A HREF="#KD8L15">KD8L15</A> & ( (<A HREF="#YC1_data_reg[14]">YC1_data_reg[14]</A>) # (<A HREF="#PC9_out_payload[14]">PC9_out_payload[14]</A>) ) ) # ( !<A HREF="#KD8L15">KD8L15</A> & ( <A HREF="#YC1_data_reg[14]">YC1_data_reg[14]</A> ) );


<P> --S1L65 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~9 at LABCELL_X19_Y11_N15
<P><A NAME="S1L65">S1L65</A> = ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( <A HREF="#HB1_left_audio_fifo_read_space[6]">HB1_left_audio_fifo_read_space[6]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>) # (<A HREF="#RB2_q_b[14]">RB2_q_b[14]</A>) ) ) ) # ( !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( <A HREF="#HB1_left_audio_fifo_read_space[6]">HB1_left_audio_fifo_read_space[6]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ((<A HREF="#RB2_q_b[14]">RB2_q_b[14]</A>))) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#RB1_q_b[14]">RB1_q_b[14]</A>)) ) ) ) # ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( !<A HREF="#HB1_left_audio_fifo_read_space[6]">HB1_left_audio_fifo_read_space[6]</A> & ( (<A HREF="#RB2_q_b[14]">RB2_q_b[14]</A> & <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>) ) ) ) # ( !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( !<A HREF="#HB1_left_audio_fifo_read_space[6]">HB1_left_audio_fifo_read_space[6]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ((<A HREF="#RB2_q_b[14]">RB2_q_b[14]</A>))) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#RB1_q_b[14]">RB1_q_b[14]</A>)) ) ) );


<P> --V1_woverflow is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|woverflow at FF_X18_Y8_N31
<P> --register power-up is low

<P><A NAME="V1_woverflow">V1_woverflow</A> = DFFEAS(<A HREF="#V1L92">V1L92</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~7 at LABCELL_X27_Y9_N45
<P><A NAME="YC1L27">YC1L27</A> = ((<A HREF="#PC9_out_payload[15]">PC9_out_payload[15]</A> & <A HREF="#KD8L15">KD8L15</A>)) # (<A HREF="#YC1_data_reg[15]">YC1_data_reg[15]</A>);


<P> --S1L66 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~10 at LABCELL_X19_Y11_N6
<P><A NAME="S1L66">S1L66</A> = ( <A HREF="#RB2_q_b[15]">RB2_q_b[15]</A> & ( <A HREF="#HB1_left_audio_fifo_read_space[7]">HB1_left_audio_fifo_read_space[7]</A> & ( ((!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>) # (<A HREF="#RB1_q_b[15]">RB1_q_b[15]</A>)) # (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>) ) ) ) # ( !<A HREF="#RB2_q_b[15]">RB2_q_b[15]</A> & ( <A HREF="#HB1_left_audio_fifo_read_space[7]">HB1_left_audio_fifo_read_space[7]</A> & ( (!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & <A HREF="#RB1_q_b[15]">RB1_q_b[15]</A>)) # (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>)) ) ) ) # ( <A HREF="#RB2_q_b[15]">RB2_q_b[15]</A> & ( !<A HREF="#HB1_left_audio_fifo_read_space[7]">HB1_left_audio_fifo_read_space[7]</A> & ( (!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ((!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>) # (<A HREF="#RB1_q_b[15]">RB1_q_b[15]</A>))) # (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>)) ) ) ) # ( !<A HREF="#RB2_q_b[15]">RB2_q_b[15]</A> & ( !<A HREF="#HB1_left_audio_fifo_read_space[7]">HB1_left_audio_fifo_read_space[7]</A> & ( (!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & <A HREF="#RB1_q_b[15]">RB1_q_b[15]</A>)) ) ) );


<P> --V1_rvalid is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|rvalid at FF_X18_Y8_N52
<P> --register power-up is low

<P><A NAME="V1_rvalid">V1_rvalid</A> = DFFEAS(<A HREF="#V1L87">V1L87</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --T1L101 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~7 at LABCELL_X16_Y7_N51
<P><A NAME="T1L101">T1L101</A> = ( <A HREF="#T1_control_reg[17]">T1_control_reg[17]</A> & ( !<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> ) ) # ( !<A HREF="#T1_control_reg[17]">T1_control_reg[17]</A> & ( (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & !<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>) ) );


<P> --T1L102 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~8 at LABCELL_X16_Y7_N30
<P><A NAME="T1L102">T1L102</A> = ( !<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( <A HREF="#T1_control_reg[16]">T1_control_reg[16]</A> ) ) # ( !<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( !<A HREF="#T1_control_reg[16]">T1_control_reg[16]</A> & ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> ) ) );


<P> --BB1_readdata[7] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[7] at FF_X27_Y12_N58
<P> --register power-up is low

<P><A NAME="BB1_readdata[7]">BB1_readdata[7]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#BB1_read_mux_out[7]">BB1_read_mux_out[7]</A>,  ,  , VCC);


<P> --YC1L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~8 at LABCELL_X24_Y8_N6
<P><A NAME="YC1L28">YC1L28</A> = ( <A HREF="#PC9_out_payload[7]">PC9_out_payload[7]</A> & ( (<A HREF="#YC1_data_reg[7]">YC1_data_reg[7]</A>) # (<A HREF="#KD8L15">KD8L15</A>) ) ) # ( !<A HREF="#PC9_out_payload[7]">PC9_out_payload[7]</A> & ( <A HREF="#YC1_data_reg[7]">YC1_data_reg[7]</A> ) );


<P> --S1L67 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~11 at LABCELL_X19_Y11_N27
<P><A NAME="S1L67">S1L67</A> = ( <A HREF="#HB1_right_audio_fifo_read_space[7]">HB1_right_audio_fifo_read_space[7]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (((<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>)) # (<A HREF="#RB2_q_b[7]">RB2_q_b[7]</A>))) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ((!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ((<A HREF="#RB1_q_b[7]">RB1_q_b[7]</A>))) # (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (<A HREF="#RB2_q_b[7]">RB2_q_b[7]</A>)))) ) ) # ( !<A HREF="#HB1_right_audio_fifo_read_space[7]">HB1_right_audio_fifo_read_space[7]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#RB2_q_b[7]">RB2_q_b[7]</A> & ((!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>)))) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ((!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ((<A HREF="#RB1_q_b[7]">RB1_q_b[7]</A>))) # (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (<A HREF="#RB2_q_b[7]">RB2_q_b[7]</A>)))) ) );


<P> --T1L103 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~9 at LABCELL_X16_Y7_N57
<P><A NAME="T1L103">T1L103</A> = ( <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( <A HREF="#XB1_shiftreg_data[8]">XB1_shiftreg_data[8]</A> & ( (!<A HREF="#T1_internal_reset">T1_internal_reset</A> & ((<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>) # (<A HREF="#T1_address_reg[7]">T1_address_reg[7]</A>))) ) ) ) # ( <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( !<A HREF="#XB1_shiftreg_data[8]">XB1_shiftreg_data[8]</A> & ( (<A HREF="#T1_address_reg[7]">T1_address_reg[7]</A> & (!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & !<A HREF="#T1_internal_reset">T1_internal_reset</A>)) ) ) );


<P> --YC1L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~9 at LABCELL_X27_Y9_N15
<P><A NAME="YC1L29">YC1L29</A> = ((<A HREF="#KD8L15">KD8L15</A> & <A HREF="#PC9_out_payload[8]">PC9_out_payload[8]</A>)) # (<A HREF="#YC1_data_reg[8]">YC1_data_reg[8]</A>);


<P> --S1L68 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~12 at LABCELL_X17_Y11_N48
<P><A NAME="S1L68">S1L68</A> = ( <A HREF="#S1_read_interrupt">S1_read_interrupt</A> & ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ((<A HREF="#HB1_left_audio_fifo_read_space[0]">HB1_left_audio_fifo_read_space[0]</A>))) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#RB2_q_b[8]">RB2_q_b[8]</A>)) ) ) ) # ( !<A HREF="#S1_read_interrupt">S1_read_interrupt</A> & ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ((<A HREF="#HB1_left_audio_fifo_read_space[0]">HB1_left_audio_fifo_read_space[0]</A>))) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#RB2_q_b[8]">RB2_q_b[8]</A>)) ) ) ) # ( <A HREF="#S1_read_interrupt">S1_read_interrupt</A> & ( !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>) # (<A HREF="#RB1_q_b[8]">RB1_q_b[8]</A>) ) ) ) # ( !<A HREF="#S1_read_interrupt">S1_read_interrupt</A> & ( !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & <A HREF="#RB1_q_b[8]">RB1_q_b[8]</A>) ) ) );


<P> --T1L104 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~10 at LABCELL_X16_Y8_N57
<P><A NAME="T1L104">T1L104</A> = ( <A HREF="#XB1_shiftreg_data[10]">XB1_shiftreg_data[10]</A> & ( (!<A HREF="#T1_control_reg[17]">T1_control_reg[17]</A> & (!<A HREF="#T1_control_reg[16]">T1_control_reg[16]</A> & (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> $ (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>)))) ) );


<P> --YC1L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~10 at LABCELL_X27_Y9_N21
<P><A NAME="YC1L30">YC1L30</A> = ((<A HREF="#KD8L15">KD8L15</A> & <A HREF="#PC9_out_payload[9]">PC9_out_payload[9]</A>)) # (<A HREF="#YC1_data_reg[9]">YC1_data_reg[9]</A>);


<P> --S1L69 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~13 at LABCELL_X17_Y11_N6
<P><A NAME="S1L69">S1L69</A> = ( <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( <A HREF="#S1_write_interrupt">S1_write_interrupt</A> & ( (!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ((<A HREF="#RB1_q_b[9]">RB1_q_b[9]</A>))) # (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (<A HREF="#RB2_q_b[9]">RB2_q_b[9]</A>)) ) ) ) # ( !<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( <A HREF="#S1_write_interrupt">S1_write_interrupt</A> & ( (!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>) # (<A HREF="#HB1_left_audio_fifo_read_space[1]">HB1_left_audio_fifo_read_space[1]</A>) ) ) ) # ( <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( !<A HREF="#S1_write_interrupt">S1_write_interrupt</A> & ( (!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ((<A HREF="#RB1_q_b[9]">RB1_q_b[9]</A>))) # (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (<A HREF="#RB2_q_b[9]">RB2_q_b[9]</A>)) ) ) ) # ( !<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( !<A HREF="#S1_write_interrupt">S1_write_interrupt</A> & ( (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & <A HREF="#HB1_left_audio_fifo_read_space[1]">HB1_left_audio_fifo_read_space[1]</A>) ) ) );


<P> --YC1L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~11 at LABCELL_X27_Y9_N51
<P><A NAME="YC1L31">YC1L31</A> = ( <A HREF="#KD8L15">KD8L15</A> & ( (<A HREF="#YC1_data_reg[10]">YC1_data_reg[10]</A>) # (<A HREF="#PC9_out_payload[10]">PC9_out_payload[10]</A>) ) ) # ( !<A HREF="#KD8L15">KD8L15</A> & ( <A HREF="#YC1_data_reg[10]">YC1_data_reg[10]</A> ) );


<P> --S1L70 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~14 at LABCELL_X19_Y11_N18
<P><A NAME="S1L70">S1L70</A> = ( <A HREF="#HB1_left_audio_fifo_read_space[2]">HB1_left_audio_fifo_read_space[2]</A> & ( (!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ((!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ((<A HREF="#RB2_q_b[10]">RB2_q_b[10]</A>))) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#RB1_q_b[10]">RB1_q_b[10]</A>)))) # (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ((!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>) # ((<A HREF="#RB2_q_b[10]">RB2_q_b[10]</A>)))) ) ) # ( !<A HREF="#HB1_left_audio_fifo_read_space[2]">HB1_left_audio_fifo_read_space[2]</A> & ( (!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ((!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ((<A HREF="#RB2_q_b[10]">RB2_q_b[10]</A>))) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#RB1_q_b[10]">RB1_q_b[10]</A>)))) # (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ((<A HREF="#RB2_q_b[10]">RB2_q_b[10]</A>)))) ) );


<P> --V1_ac is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ac at FF_X18_Y8_N43
<P> --register power-up is low

<P><A NAME="V1_ac">V1_ac</A> = DFFEAS(<A HREF="#V1L63">V1L63</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~12 at LABCELL_X27_Y9_N33
<P><A NAME="YC1L32">YC1L32</A> = ((<A HREF="#KD8L15">KD8L15</A> & <A HREF="#PC9_out_payload[11]">PC9_out_payload[11]</A>)) # (<A HREF="#YC1_data_reg[11]">YC1_data_reg[11]</A>);


<P> --S1L71 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~15 at LABCELL_X19_Y11_N21
<P><A NAME="S1L71">S1L71</A> = ( <A HREF="#RB2_q_b[11]">RB2_q_b[11]</A> & ( (!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ((!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>) # ((<A HREF="#RB1_q_b[11]">RB1_q_b[11]</A>)))) # (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (((<A HREF="#HB1_left_audio_fifo_read_space[3]">HB1_left_audio_fifo_read_space[3]</A>)) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>))) ) ) # ( !<A HREF="#RB2_q_b[11]">RB2_q_b[11]</A> & ( (!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#RB1_q_b[11]">RB1_q_b[11]</A>))) # (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ((<A HREF="#HB1_left_audio_fifo_read_space[3]">HB1_left_audio_fifo_read_space[3]</A>)))) ) );


<P> --YC1L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~13 at LABCELL_X24_Y8_N27
<P><A NAME="YC1L33">YC1L33</A> = ((<A HREF="#KD8L15">KD8L15</A> & <A HREF="#PC9_out_payload[12]">PC9_out_payload[12]</A>)) # (<A HREF="#YC1_data_reg[12]">YC1_data_reg[12]</A>);


<P> --S1L72 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~16 at LABCELL_X19_Y11_N36
<P><A NAME="S1L72">S1L72</A> = ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( <A HREF="#RB1_q_b[12]">RB1_q_b[12]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ((<A HREF="#HB1_left_audio_fifo_read_space[4]">HB1_left_audio_fifo_read_space[4]</A>))) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#RB2_q_b[12]">RB2_q_b[12]</A>)) ) ) ) # ( !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( <A HREF="#RB1_q_b[12]">RB1_q_b[12]</A> & ( (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>) # (<A HREF="#RB2_q_b[12]">RB2_q_b[12]</A>) ) ) ) # ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( !<A HREF="#RB1_q_b[12]">RB1_q_b[12]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ((<A HREF="#HB1_left_audio_fifo_read_space[4]">HB1_left_audio_fifo_read_space[4]</A>))) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#RB2_q_b[12]">RB2_q_b[12]</A>)) ) ) ) # ( !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( !<A HREF="#RB1_q_b[12]">RB1_q_b[12]</A> & ( (<A HREF="#RB2_q_b[12]">RB2_q_b[12]</A> & !<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>) ) ) );


<P> --T1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Selector1~0 at LABCELL_X16_Y8_N51
<P><A NAME="T1L6">T1L6</A> = ( <A HREF="#T1_s_serial_transfer.STATE_1_PRE_WRITE">T1_s_serial_transfer.STATE_1_PRE_WRITE</A> ) # ( !<A HREF="#T1_s_serial_transfer.STATE_1_PRE_WRITE">T1_s_serial_transfer.STATE_1_PRE_WRITE</A> & ( (!<A HREF="#XB1_transfer_complete">XB1_transfer_complete</A> & <A HREF="#T1_s_serial_transfer.STATE_2_WRITE_TRANSFER">T1_s_serial_transfer.STATE_2_WRITE_TRANSFER</A>) ) );


<P> --ZD1_E_invert_arith_src_msb is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb at FF_X34_Y11_N16
<P> --register power-up is low

<P><A NAME="ZD1_E_invert_arith_src_msb">ZD1_E_invert_arith_src_msb</A> = DFFEAS(<A HREF="#ZD1L397">ZD1L397</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L953 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~27 at LABCELL_X33_Y14_N24
<P><A NAME="ZD1L953">ZD1L953</A> = ( <A HREF="#ZD1_W_alu_result[29]">ZD1_W_alu_result[29]</A> & ( (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & (!<A HREF="#ZD1L384">ZD1L384</A>)) # (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & ((<A HREF="#ZD1_av_ld_byte3_data[5]">ZD1_av_ld_byte3_data[5]</A>))) ) ) # ( !<A HREF="#ZD1_W_alu_result[29]">ZD1_W_alu_result[29]</A> & ( (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & <A HREF="#ZD1_av_ld_byte3_data[5]">ZD1_av_ld_byte3_data[5]</A>) ) );


<P> --ZD1L952 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~28 at LABCELL_X33_Y14_N42
<P><A NAME="ZD1L952">ZD1L952</A> = ( <A HREF="#ZD1L384">ZD1L384</A> & ( (<A HREF="#ZD1_av_ld_byte3_data[4]">ZD1_av_ld_byte3_data[4]</A> & <A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#ZD1L384">ZD1L384</A> & ( (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & ((<A HREF="#ZD1_W_alu_result[28]">ZD1_W_alu_result[28]</A>))) # (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & (<A HREF="#ZD1_av_ld_byte3_data[4]">ZD1_av_ld_byte3_data[4]</A>)) ) );


<P> --ZD1L955 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~29 at LABCELL_X30_Y14_N42
<P><A NAME="ZD1L955">ZD1L955</A> = ( <A HREF="#ZD1_W_alu_result[31]">ZD1_W_alu_result[31]</A> & ( <A HREF="#ZD1L384">ZD1L384</A> & ( (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & <A HREF="#ZD1L1093Q">ZD1L1093Q</A>) ) ) ) # ( !<A HREF="#ZD1_W_alu_result[31]">ZD1_W_alu_result[31]</A> & ( <A HREF="#ZD1L384">ZD1L384</A> & ( (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & <A HREF="#ZD1L1093Q">ZD1L1093Q</A>) ) ) ) # ( <A HREF="#ZD1_W_alu_result[31]">ZD1_W_alu_result[31]</A> & ( !<A HREF="#ZD1L384">ZD1L384</A> & ( (!<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) # (<A HREF="#ZD1L1093Q">ZD1L1093Q</A>) ) ) ) # ( !<A HREF="#ZD1_W_alu_result[31]">ZD1_W_alu_result[31]</A> & ( !<A HREF="#ZD1L384">ZD1L384</A> & ( (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> & <A HREF="#ZD1L1093Q">ZD1L1093Q</A>) ) ) );


<P> --ZD1L954 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~30 at MLABCELL_X34_Y13_N54
<P><A NAME="ZD1L954">ZD1L954</A> = ( <A HREF="#ZD1L384">ZD1L384</A> & ( <A HREF="#ZD1_av_ld_byte3_data[6]">ZD1_av_ld_byte3_data[6]</A> & ( <A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A> ) ) ) # ( !<A HREF="#ZD1L384">ZD1L384</A> & ( <A HREF="#ZD1_av_ld_byte3_data[6]">ZD1_av_ld_byte3_data[6]</A> & ( (<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) # (<A HREF="#ZD1_W_alu_result[30]">ZD1_W_alu_result[30]</A>) ) ) ) # ( !<A HREF="#ZD1L384">ZD1L384</A> & ( !<A HREF="#ZD1_av_ld_byte3_data[6]">ZD1_av_ld_byte3_data[6]</A> & ( (<A HREF="#ZD1_W_alu_result[30]">ZD1_W_alu_result[30]</A> & !<A HREF="#ZD1_R_ctrl_ld">ZD1_R_ctrl_ld</A>) ) ) );


<P> --VE1L6 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 at LABCELL_X2_Y5_N51
<P><A NAME="VE1L6">VE1L6</A> = (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & !<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A>);


<P> --VE1L67 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18 at LABCELL_X1_Y5_N54
<P><A NAME="VE1L67">VE1L67</A> = ( <A HREF="#VE1L6">VE1L6</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & (<A HREF="#KE1_monitor_error">KE1_monitor_error</A>)) # (<A HREF="#TE1L3">TE1L3</A> & ((<A HREF="#VE1_sr[35]">VE1_sr[35]</A>))) ) ) # ( !<A HREF="#VE1L6">VE1L6</A> & ( (<A HREF="#TE1L3">TE1L3</A> & <A HREF="#VE1_sr[35]">VE1_sr[35]</A>) ) );


<P> --VE1L30 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19 at LABCELL_X2_Y4_N24
<P><A NAME="VE1L30">VE1L30</A> = ( !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & ( <A HREF="#Q1_state[3]">Q1_state[3]</A> & ( (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # ((!<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A>) # (<A HREF="#Q1_state[4]">Q1_state[4]</A>)))) ) ) ) # ( !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & ( !<A HREF="#Q1_state[3]">Q1_state[3]</A> & ( (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & <A HREF="#Q1_state[4]">Q1_state[4]</A>) ) ) );


<P> --SE1_MonDReg[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] at FF_X6_Y6_N16
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[16]">SE1_MonDReg[16]</A> = DFFEAS(<A HREF="#SE1L110">SE1L110</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>,  ,  ,  ,  );


<P> --VE1L68 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20 at MLABCELL_X3_Y6_N36
<P><A NAME="VE1L68">VE1L68</A> = ( <A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( <A HREF="#VE1_sr[18]">VE1_sr[18]</A> & ( (<A HREF="#TE1L3">TE1L3</A>) # (<A HREF="#HE1_break_readreg[16]">HE1_break_readreg[16]</A>) ) ) ) # ( !<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( <A HREF="#VE1_sr[18]">VE1_sr[18]</A> & ( (<A HREF="#SE1_MonDReg[16]">SE1_MonDReg[16]</A>) # (<A HREF="#TE1L3">TE1L3</A>) ) ) ) # ( <A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( !<A HREF="#VE1_sr[18]">VE1_sr[18]</A> & ( (<A HREF="#HE1_break_readreg[16]">HE1_break_readreg[16]</A> & !<A HREF="#TE1L3">TE1L3</A>) ) ) ) # ( !<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( !<A HREF="#VE1_sr[18]">VE1_sr[18]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & <A HREF="#SE1_MonDReg[16]">SE1_MonDReg[16]</A>) ) ) );


<P> --VE1L31 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21 at LABCELL_X2_Y5_N21
<P><A NAME="VE1L31">VE1L31</A> = ( <A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & ( (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (((!<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A>) # (!<A HREF="#Q1_state[4]">Q1_state[4]</A>)) # (<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>))) ) );


<P> --X1_rd_valid[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2] at FF_X31_Y5_N25
<P> --register power-up is low

<P><A NAME="X1_rd_valid[2]">X1_rd_valid[2]</A> = DFFEAS(<A HREF="#X1L387">X1L387</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC9L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|next_full~0 at MLABCELL_X25_Y4_N42
<P><A NAME="PC9L16">PC9L16</A> = ( <A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A> & ( <A HREF="#PC9_wr_ptr[0]">PC9_wr_ptr[0]</A> & ( (!<A HREF="#PC9_rd_ptr[0]">PC9_rd_ptr[0]</A> & (!<A HREF="#PC9_rd_ptr[1]">PC9_rd_ptr[1]</A> & (!<A HREF="#PC9_wr_ptr[2]">PC9_wr_ptr[2]</A> $ (!<A HREF="#PC9_rd_ptr[2]">PC9_rd_ptr[2]</A>)))) ) ) ) # ( !<A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A> & ( <A HREF="#PC9_wr_ptr[0]">PC9_wr_ptr[0]</A> & ( (!<A HREF="#PC9_rd_ptr[0]">PC9_rd_ptr[0]</A> & (<A HREF="#PC9_rd_ptr[1]">PC9_rd_ptr[1]</A> & (!<A HREF="#PC9_wr_ptr[2]">PC9_wr_ptr[2]</A> $ (<A HREF="#PC9_rd_ptr[2]">PC9_rd_ptr[2]</A>)))) ) ) ) # ( <A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A> & ( !<A HREF="#PC9_wr_ptr[0]">PC9_wr_ptr[0]</A> & ( (<A HREF="#PC9_rd_ptr[0]">PC9_rd_ptr[0]</A> & (<A HREF="#PC9_rd_ptr[1]">PC9_rd_ptr[1]</A> & (!<A HREF="#PC9_wr_ptr[2]">PC9_wr_ptr[2]</A> $ (<A HREF="#PC9_rd_ptr[2]">PC9_rd_ptr[2]</A>)))) ) ) ) # ( !<A HREF="#PC9_wr_ptr[1]">PC9_wr_ptr[1]</A> & ( !<A HREF="#PC9_wr_ptr[0]">PC9_wr_ptr[0]</A> & ( (<A HREF="#PC9_rd_ptr[0]">PC9_rd_ptr[0]</A> & (!<A HREF="#PC9_rd_ptr[1]">PC9_rd_ptr[1]</A> & (!<A HREF="#PC9_wr_ptr[2]">PC9_wr_ptr[2]</A> $ (<A HREF="#PC9_rd_ptr[2]">PC9_rd_ptr[2]</A>)))) ) ) );


<P> --PC9L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|next_full~1 at MLABCELL_X25_Y4_N0
<P><A NAME="PC9L17">PC9L17</A> = ( <A HREF="#PC9L16">PC9L16</A> & ( (!<A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A> & (((<A HREF="#PC9_full">PC9_full</A>) # (<A HREF="#X1_za_valid">X1_za_valid</A>)))) # (<A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A> & (!<A HREF="#PC9_internal_out_valid">PC9_internal_out_valid</A> & ((<A HREF="#PC9_full">PC9_full</A>) # (<A HREF="#X1_za_valid">X1_za_valid</A>)))) ) ) # ( !<A HREF="#PC9L16">PC9L16</A> & ( (<A HREF="#PC9_full">PC9_full</A> & ((!<A HREF="#PC9_internal_out_ready">PC9_internal_out_ready</A>) # (!<A HREF="#PC9_internal_out_valid">PC9_internal_out_valid</A>))) ) );


<P> --PC8L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always3~0 at LABCELL_X24_Y7_N36
<P><A NAME="PC8L4">PC8L4</A> = ( <A HREF="#NC8L2">NC8L2</A> ) # ( !<A HREF="#NC8L2">NC8L2</A> & ( !<A HREF="#PC8_mem_used[3]">PC8_mem_used[3]</A> ) );


<P> --PC8L92 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~9 at LABCELL_X24_Y7_N33
<P><A NAME="PC8L92">PC8L92</A> = ( <A HREF="#PC8_mem_used[4]">PC8_mem_used[4]</A> & ( (!<A HREF="#NC8L8">NC8L8</A>) # ((!<A HREF="#QC1L3">QC1L3</A>) # ((!<A HREF="#BD1L19">BD1L19</A>) # (<A HREF="#PC8_mem_used[2]">PC8_mem_used[2]</A>))) ) ) # ( !<A HREF="#PC8_mem_used[4]">PC8_mem_used[4]</A> & ( (<A HREF="#NC8L8">NC8L8</A> & (<A HREF="#QC1L3">QC1L3</A> & (<A HREF="#BD1L19">BD1L19</A> & <A HREF="#PC8_mem_used[2]">PC8_mem_used[2]</A>))) ) );


<P> --PC8_mem[4][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][52] at FF_X24_Y7_N8
<P> --register power-up is low

<P><A NAME="PC8_mem[4][52]">PC8_mem[4][52]</A> = DFFEAS(<A HREF="#PC8L48">PC8L48</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC8L39 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][52]~3 at LABCELL_X24_Y7_N9
<P><A NAME="PC8L39">PC8L39</A> = ( <A HREF="#PC8_mem_used[4]">PC8_mem_used[4]</A> & ( (!<A HREF="#PC8L4">PC8L4</A> & ((<A HREF="#PC8_mem[3][52]">PC8_mem[3][52]</A>))) # (<A HREF="#PC8L4">PC8L4</A> & (<A HREF="#PC8_mem[4][52]">PC8_mem[4][52]</A>)) ) ) # ( !<A HREF="#PC8_mem_used[4]">PC8_mem_used[4]</A> & ( (<A HREF="#PC8_mem[3][52]">PC8_mem[3][52]</A>) # (<A HREF="#PC8L4">PC8L4</A>) ) );


<P> --X1_za_data[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[0] at DDIOINCELL_X24_Y0_N65
<P> --register power-up is low

<P><A NAME="X1_za_data[0]">X1_za_data[0]</A> = DFFEAS(<A HREF="#A1L86">A1L86</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BB1_edge_capture[0] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[0] at FF_X28_Y9_N2
<P> --register power-up is low

<P><A NAME="BB1_edge_capture[0]">BB1_edge_capture[0]</A> = DFFEAS(<A HREF="#BB1L31">BB1L31</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BB1_read_mux_out[0] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[0] at MLABCELL_X28_Y9_N3
<P><A NAME="BB1_read_mux_out[0]">BB1_read_mux_out[0]</A> = ( <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( (<A HREF="#BB1_edge_capture[0]">BB1_edge_capture[0]</A> & <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>) ) ) # ( !<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( (!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & <A HREF="#A1L345">A1L345</A>) ) );


<P> --FB1L73 is nios_system:NiosII|nios_system_timer_0:timer_0|read_mux_out[0]~0 at LABCELL_X22_Y11_N51
<P><A NAME="FB1L73">FB1L73</A> = ( <A HREF="#FB1_control_register">FB1_control_register</A> & ( (!<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ((<A HREF="#FB1L81Q">FB1L81Q</A>) # (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>)))) ) ) # ( !<A HREF="#FB1_control_register">FB1_control_register</A> & ( (!<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & (!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & <A HREF="#FB1L81Q">FB1L81Q</A>))) ) );


<P> --V1_wr_rfifo is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo at LABCELL_X12_Y8_N51
<P><A NAME="V1_wr_rfifo">V1_wr_rfifo</A> = (<A HREF="#BC1L58Q">BC1L58Q</A> & !<A HREF="#JC2_b_full">JC2_b_full</A>);


<P> --BC1_wdata[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0] at FF_X4_Y3_N31
<P> --register power-up is low

<P><A NAME="BC1_wdata[0]">BC1_wdata[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L92">BC1L92</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#BC1L113">BC1L113</A>);


<P> --LC4_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X6_Y3_N31
<P> --register power-up is low

<P><A NAME="LC4_counter_reg_bit[0]">LC4_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#LC4_counter_comb_bita0">LC4_counter_comb_bita0</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>,  ,  ,  ,  );


<P> --LC4_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X6_Y3_N34
<P> --register power-up is low

<P><A NAME="LC4_counter_reg_bit[1]">LC4_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#LC4_counter_comb_bita1">LC4_counter_comb_bita1</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>,  ,  ,  ,  );


<P> --LC4_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X6_Y3_N37
<P> --register power-up is low

<P><A NAME="LC4_counter_reg_bit[2]">LC4_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#LC4_counter_comb_bita2">LC4_counter_comb_bita2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>,  ,  ,  ,  );


<P> --LC4_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X6_Y3_N40
<P> --register power-up is low

<P><A NAME="LC4_counter_reg_bit[3]">LC4_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#LC4_counter_comb_bita3">LC4_counter_comb_bita3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>,  ,  ,  ,  );


<P> --LC4_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X6_Y3_N43
<P> --register power-up is low

<P><A NAME="LC4_counter_reg_bit[4]">LC4_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#LC4_counter_comb_bita4">LC4_counter_comb_bita4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>,  ,  ,  ,  );


<P> --LC4_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X6_Y3_N46
<P> --register power-up is low

<P><A NAME="LC4_counter_reg_bit[5]">LC4_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#LC4_counter_comb_bita5">LC4_counter_comb_bita5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>,  ,  ,  ,  );


<P> --LC3_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X6_Y3_N1
<P> --register power-up is low

<P><A NAME="LC3_counter_reg_bit[0]">LC3_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#LC3_counter_comb_bita0">LC3_counter_comb_bita0</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#V1L86">V1L86</A>,  ,  ,  ,  );


<P> --LC3_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X6_Y3_N4
<P> --register power-up is low

<P><A NAME="LC3_counter_reg_bit[1]">LC3_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#LC3_counter_comb_bita1">LC3_counter_comb_bita1</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#V1L86">V1L86</A>,  ,  ,  ,  );


<P> --LC3_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X6_Y3_N7
<P> --register power-up is low

<P><A NAME="LC3_counter_reg_bit[2]">LC3_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#LC3_counter_comb_bita2">LC3_counter_comb_bita2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#V1L86">V1L86</A>,  ,  ,  ,  );


<P> --LC3_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X6_Y3_N10
<P> --register power-up is low

<P><A NAME="LC3_counter_reg_bit[3]">LC3_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#LC3_counter_comb_bita3">LC3_counter_comb_bita3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#V1L86">V1L86</A>,  ,  ,  ,  );


<P> --LC3_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X6_Y3_N13
<P> --register power-up is low

<P><A NAME="LC3_counter_reg_bit[4]">LC3_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#LC3_counter_comb_bita4">LC3_counter_comb_bita4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#V1L86">V1L86</A>,  ,  ,  ,  );


<P> --LC3_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X6_Y3_N16
<P> --register power-up is low

<P><A NAME="LC3_counter_reg_bit[5]">LC3_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#LC3_counter_comb_bita5">LC3_counter_comb_bita5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#V1L86">V1L86</A>,  ,  ,  ,  );


<P> --V1L73 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2 at LABCELL_X18_Y8_N6
<P><A NAME="V1L73">V1L73</A> = ( !<A HREF="#PC3L6Q">PC3L6Q</A> & ( (<A HREF="#BD1L13">BD1L13</A> & (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#V1L72">V1L72</A> & !<A HREF="#V1_av_waitrequest">V1_av_waitrequest</A>))) ) );


<P> --GB2_cur_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|cur_test_clk at FF_X16_Y11_N47
<P> --register power-up is low

<P><A NAME="GB2_cur_test_clk">GB2_cur_test_clk</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#A1L22">A1L22</A>,  ,  , VCC);


<P> --GB2_last_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|last_test_clk at FF_X16_Y11_N4
<P> --register power-up is low

<P><A NAME="GB2_last_test_clk">GB2_last_test_clk</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#GB2_cur_test_clk">GB2_cur_test_clk</A>,  ,  , VCC);


<P> --HB1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~0 at LABCELL_X17_Y11_N36
<P><A NAME="HB1L4">HB1L4</A> = ( !<A HREF="#PB2_full_dff">PB2_full_dff</A> & ( <A HREF="#S1_done_adc_channel_sync">S1_done_adc_channel_sync</A> & ( (!<A HREF="#GB2_last_test_clk">GB2_last_test_clk</A> & <A HREF="#GB2_cur_test_clk">GB2_cur_test_clk</A>) ) ) );


<P> --HB1L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~1 at MLABCELL_X28_Y11_N30
<P><A NAME="HB1L5">HB1L5</A> = ( <A HREF="#ZD1_d_read">ZD1_d_read</A> & ( (!<A HREF="#AD1L12Q">AD1L12Q</A> & <A HREF="#BC1_rst1">BC1_rst1</A>) ) );


<P> --PB2_low_addressa[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0] at FF_X21_Y11_N49
<P> --register power-up is low

<P><A NAME="PB2_low_addressa[0]">PB2_low_addressa[0]</A> = DFFEAS(<A HREF="#PB2L13">PB2L13</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB2_empty_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff at FF_X21_Y11_N52
<P> --register power-up is low

<P><A NAME="PB2_empty_dff">PB2_empty_dff</A> = DFFEAS(<A HREF="#PB2L8">PB2L8</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --HB1L6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~2 at LABCELL_X22_Y11_N33
<P><A NAME="HB1L6">HB1L6</A> = ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( (<A HREF="#PB2_empty_dff">PB2_empty_dff</A> & <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>) ) );


<P> --PB2_rd_ptr_lsb is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb at FF_X21_Y11_N44
<P> --register power-up is low

<P><A NAME="PB2_rd_ptr_lsb">PB2_rd_ptr_lsb</A> = DFFEAS(<A HREF="#PB2L34">PB2L34</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#PB2L35">PB2L35</A>,  ,  ,  ,  );


<P> --PB2L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[0]~0 at LABCELL_X18_Y13_N3
<P><A NAME="PB2L26">PB2L26</A> = ( <A HREF="#PB2_low_addressa[0]">PB2_low_addressa[0]</A> & ( (!<A HREF="#HB1L6">HB1L6</A>) # ((!<A HREF="#HB1L5">HB1L5</A>) # ((!<A HREF="#PB2L36Q">PB2L36Q</A>) # (!<A HREF="#QC1L4">QC1L4</A>))) ) ) # ( !<A HREF="#PB2_low_addressa[0]">PB2_low_addressa[0]</A> & ( (<A HREF="#HB1L6">HB1L6</A> & (<A HREF="#HB1L5">HB1L5</A> & (!<A HREF="#PB2L36Q">PB2L36Q</A> & <A HREF="#QC1L4">QC1L4</A>))) ) );


<P> --PB2_low_addressa[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1] at FF_X18_Y13_N8
<P> --register power-up is low

<P><A NAME="PB2_low_addressa[1]">PB2_low_addressa[1]</A> = DFFEAS(<A HREF="#PB2L15">PB2L15</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB2L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[1]~1 at LABCELL_X18_Y13_N51
<P><A NAME="PB2L27">PB2L27</A> = ( <A HREF="#SB2_counter_reg_bit[0]">SB2_counter_reg_bit[0]</A> & ( ((<A HREF="#HB1L6">HB1L6</A> & (<A HREF="#HB1L5">HB1L5</A> & <A HREF="#QC1L4">QC1L4</A>))) # (<A HREF="#PB2_low_addressa[1]">PB2_low_addressa[1]</A>) ) ) # ( !<A HREF="#SB2_counter_reg_bit[0]">SB2_counter_reg_bit[0]</A> & ( (<A HREF="#PB2_low_addressa[1]">PB2_low_addressa[1]</A> & ((!<A HREF="#HB1L6">HB1L6</A>) # ((!<A HREF="#HB1L5">HB1L5</A>) # (!<A HREF="#QC1L4">QC1L4</A>)))) ) );


<P> --PB2_low_addressa[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2] at FF_X18_Y13_N59
<P> --register power-up is low

<P><A NAME="PB2_low_addressa[2]">PB2_low_addressa[2]</A> = DFFEAS(<A HREF="#PB2L17">PB2L17</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB2L28 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[2]~2 at LABCELL_X18_Y13_N27
<P><A NAME="PB2L28">PB2L28</A> = ( <A HREF="#SB2_counter_reg_bit[1]">SB2_counter_reg_bit[1]</A> & ( ((<A HREF="#HB1L6">HB1L6</A> & (<A HREF="#HB1L5">HB1L5</A> & <A HREF="#QC1L4">QC1L4</A>))) # (<A HREF="#PB2_low_addressa[2]">PB2_low_addressa[2]</A>) ) ) # ( !<A HREF="#SB2_counter_reg_bit[1]">SB2_counter_reg_bit[1]</A> & ( (<A HREF="#PB2_low_addressa[2]">PB2_low_addressa[2]</A> & ((!<A HREF="#HB1L6">HB1L6</A>) # ((!<A HREF="#HB1L5">HB1L5</A>) # (!<A HREF="#QC1L4">QC1L4</A>)))) ) );


<P> --PB2_low_addressa[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3] at FF_X18_Y13_N11
<P> --register power-up is low

<P><A NAME="PB2_low_addressa[3]">PB2_low_addressa[3]</A> = DFFEAS(<A HREF="#PB2L19">PB2L19</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB2L29 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[3]~3 at LABCELL_X18_Y13_N24
<P><A NAME="PB2L29">PB2L29</A> = ( <A HREF="#PB2_low_addressa[3]">PB2_low_addressa[3]</A> & ( (!<A HREF="#HB1L6">HB1L6</A>) # ((!<A HREF="#HB1L5">HB1L5</A>) # ((!<A HREF="#QC1L4">QC1L4</A>) # (<A HREF="#SB2L30Q">SB2L30Q</A>))) ) ) # ( !<A HREF="#PB2_low_addressa[3]">PB2_low_addressa[3]</A> & ( (<A HREF="#HB1L6">HB1L6</A> & (<A HREF="#HB1L5">HB1L5</A> & (<A HREF="#SB2L30Q">SB2L30Q</A> & <A HREF="#QC1L4">QC1L4</A>))) ) );


<P> --PB2_low_addressa[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4] at FF_X18_Y13_N17
<P> --register power-up is low

<P><A NAME="PB2_low_addressa[4]">PB2_low_addressa[4]</A> = DFFEAS(<A HREF="#PB2L21">PB2L21</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB2L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[4]~4 at LABCELL_X18_Y13_N48
<P><A NAME="PB2L30">PB2L30</A> = ( <A HREF="#SB2_counter_reg_bit[3]">SB2_counter_reg_bit[3]</A> & ( ((<A HREF="#HB1L6">HB1L6</A> & (<A HREF="#HB1L5">HB1L5</A> & <A HREF="#QC1L4">QC1L4</A>))) # (<A HREF="#PB2_low_addressa[4]">PB2_low_addressa[4]</A>) ) ) # ( !<A HREF="#SB2_counter_reg_bit[3]">SB2_counter_reg_bit[3]</A> & ( (<A HREF="#PB2_low_addressa[4]">PB2_low_addressa[4]</A> & ((!<A HREF="#HB1L6">HB1L6</A>) # ((!<A HREF="#HB1L5">HB1L5</A>) # (!<A HREF="#QC1L4">QC1L4</A>)))) ) );


<P> --PB2_low_addressa[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5] at FF_X18_Y13_N56
<P> --register power-up is low

<P><A NAME="PB2_low_addressa[5]">PB2_low_addressa[5]</A> = DFFEAS(<A HREF="#PB2L23">PB2L23</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB2L31 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[5]~5 at LABCELL_X18_Y13_N0
<P><A NAME="PB2L31">PB2L31</A> = ( <A HREF="#SB2_counter_reg_bit[4]">SB2_counter_reg_bit[4]</A> & ( ((<A HREF="#HB1L6">HB1L6</A> & (<A HREF="#HB1L5">HB1L5</A> & <A HREF="#QC1L4">QC1L4</A>))) # (<A HREF="#PB2_low_addressa[5]">PB2_low_addressa[5]</A>) ) ) # ( !<A HREF="#SB2_counter_reg_bit[4]">SB2_counter_reg_bit[4]</A> & ( (<A HREF="#PB2_low_addressa[5]">PB2_low_addressa[5]</A> & ((!<A HREF="#HB1L6">HB1L6</A>) # ((!<A HREF="#HB1L5">HB1L5</A>) # (!<A HREF="#QC1L4">QC1L4</A>)))) ) );


<P> --PB2_low_addressa[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6] at FF_X18_Y13_N14
<P> --register power-up is low

<P><A NAME="PB2_low_addressa[6]">PB2_low_addressa[6]</A> = DFFEAS(<A HREF="#PB2L25">PB2L25</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB2L32 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[6]~6 at LABCELL_X18_Y13_N21
<P><A NAME="PB2L32">PB2L32</A> = ( <A HREF="#PB2_low_addressa[6]">PB2_low_addressa[6]</A> & ( (!<A HREF="#HB1L6">HB1L6</A>) # ((!<A HREF="#HB1L5">HB1L5</A>) # ((!<A HREF="#QC1L4">QC1L4</A>) # (<A HREF="#SB2_counter_reg_bit[5]">SB2_counter_reg_bit[5]</A>))) ) ) # ( !<A HREF="#PB2_low_addressa[6]">PB2_low_addressa[6]</A> & ( (<A HREF="#HB1L6">HB1L6</A> & (<A HREF="#HB1L5">HB1L5</A> & (<A HREF="#SB2_counter_reg_bit[5]">SB2_counter_reg_bit[5]</A> & <A HREF="#QC1L4">QC1L4</A>))) ) );


<P> --HB1L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~3 at LABCELL_X16_Y11_N30
<P><A NAME="HB1L7">HB1L7</A> = ( <A HREF="#GB2_last_test_clk">GB2_last_test_clk</A> & ( (!<A HREF="#PB1_full_dff">PB1_full_dff</A> & (<A HREF="#S1_done_adc_channel_sync">S1_done_adc_channel_sync</A> & !<A HREF="#GB2_cur_test_clk">GB2_cur_test_clk</A>)) ) );


<P> --PB1_low_addressa[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0] at FF_X21_Y11_N31
<P> --register power-up is low

<P><A NAME="PB1_low_addressa[0]">PB1_low_addressa[0]</A> = DFFEAS(<A HREF="#PB1L13">PB1L13</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB1_empty_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff at FF_X22_Y11_N59
<P> --register power-up is low

<P><A NAME="PB1_empty_dff">PB1_empty_dff</A> = DFFEAS(<A HREF="#PB1L8">PB1L8</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --HB1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~4 at LABCELL_X22_Y11_N54
<P><A NAME="HB1L8">HB1L8</A> = ( !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & <A HREF="#PB1_empty_dff">PB1_empty_dff</A>) ) );


<P> --PB1_rd_ptr_lsb is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb at FF_X21_Y11_N1
<P> --register power-up is low

<P><A NAME="PB1_rd_ptr_lsb">PB1_rd_ptr_lsb</A> = DFFEAS(<A HREF="#PB1L34">PB1L34</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#PB1L35">PB1L35</A>,  ,  ,  ,  );


<P> --PB1L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[0]~0 at LABCELL_X19_Y13_N27
<P><A NAME="PB1L26">PB1L26</A> = ( <A HREF="#PB1_low_addressa[0]">PB1_low_addressa[0]</A> & ( (!<A HREF="#HB1L5">HB1L5</A>) # ((!<A HREF="#HB1L8">HB1L8</A>) # ((!<A HREF="#PB1_rd_ptr_lsb">PB1_rd_ptr_lsb</A>) # (!<A HREF="#QC1L4">QC1L4</A>))) ) ) # ( !<A HREF="#PB1_low_addressa[0]">PB1_low_addressa[0]</A> & ( (<A HREF="#HB1L5">HB1L5</A> & (<A HREF="#HB1L8">HB1L8</A> & (!<A HREF="#PB1_rd_ptr_lsb">PB1_rd_ptr_lsb</A> & <A HREF="#QC1L4">QC1L4</A>))) ) );


<P> --PB1_low_addressa[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1] at FF_X19_Y13_N20
<P> --register power-up is low

<P><A NAME="PB1_low_addressa[1]">PB1_low_addressa[1]</A> = DFFEAS(<A HREF="#PB1L15">PB1L15</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB1L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[1]~1 at LABCELL_X19_Y13_N51
<P><A NAME="PB1L27">PB1L27</A> = ( <A HREF="#PB1_low_addressa[1]">PB1_low_addressa[1]</A> & ( (!<A HREF="#HB1L5">HB1L5</A>) # ((!<A HREF="#HB1L8">HB1L8</A>) # ((!<A HREF="#QC1L4">QC1L4</A>) # (<A HREF="#SB1_counter_reg_bit[0]">SB1_counter_reg_bit[0]</A>))) ) ) # ( !<A HREF="#PB1_low_addressa[1]">PB1_low_addressa[1]</A> & ( (<A HREF="#HB1L5">HB1L5</A> & (<A HREF="#HB1L8">HB1L8</A> & (<A HREF="#SB1_counter_reg_bit[0]">SB1_counter_reg_bit[0]</A> & <A HREF="#QC1L4">QC1L4</A>))) ) );


<P> --PB1_low_addressa[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2] at FF_X19_Y13_N58
<P> --register power-up is low

<P><A NAME="PB1_low_addressa[2]">PB1_low_addressa[2]</A> = DFFEAS(<A HREF="#PB1L17">PB1L17</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB1L28 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[2]~2 at LABCELL_X19_Y13_N24
<P><A NAME="PB1L28">PB1L28</A> = ( <A HREF="#SB1_counter_reg_bit[1]">SB1_counter_reg_bit[1]</A> & ( ((<A HREF="#HB1L5">HB1L5</A> & (<A HREF="#HB1L8">HB1L8</A> & <A HREF="#QC1L4">QC1L4</A>))) # (<A HREF="#PB1_low_addressa[2]">PB1_low_addressa[2]</A>) ) ) # ( !<A HREF="#SB1_counter_reg_bit[1]">SB1_counter_reg_bit[1]</A> & ( (<A HREF="#PB1_low_addressa[2]">PB1_low_addressa[2]</A> & ((!<A HREF="#HB1L5">HB1L5</A>) # ((!<A HREF="#HB1L8">HB1L8</A>) # (!<A HREF="#QC1L4">QC1L4</A>)))) ) );


<P> --PB1_low_addressa[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3] at FF_X19_Y13_N55
<P> --register power-up is low

<P><A NAME="PB1_low_addressa[3]">PB1_low_addressa[3]</A> = DFFEAS(<A HREF="#PB1L19">PB1L19</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB1L29 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[3]~3 at LABCELL_X19_Y13_N15
<P><A NAME="PB1L29">PB1L29</A> = ( <A HREF="#HB1L5">HB1L5</A> & ( (!<A HREF="#QC1L4">QC1L4</A> & (((<A HREF="#PB1_low_addressa[3]">PB1_low_addressa[3]</A>)))) # (<A HREF="#QC1L4">QC1L4</A> & ((!<A HREF="#HB1L8">HB1L8</A> & (<A HREF="#PB1_low_addressa[3]">PB1_low_addressa[3]</A>)) # (<A HREF="#HB1L8">HB1L8</A> & ((<A HREF="#SB1_counter_reg_bit[2]">SB1_counter_reg_bit[2]</A>))))) ) ) # ( !<A HREF="#HB1L5">HB1L5</A> & ( <A HREF="#PB1_low_addressa[3]">PB1_low_addressa[3]</A> ) );


<P> --PB1_low_addressa[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4] at FF_X19_Y13_N22
<P> --register power-up is low

<P><A NAME="PB1_low_addressa[4]">PB1_low_addressa[4]</A> = DFFEAS(<A HREF="#PB1L21">PB1L21</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB1L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[4]~4 at LABCELL_X19_Y13_N3
<P><A NAME="PB1L30">PB1L30</A> = ( <A HREF="#SB1_counter_reg_bit[3]">SB1_counter_reg_bit[3]</A> & ( ((<A HREF="#HB1L5">HB1L5</A> & (<A HREF="#HB1L8">HB1L8</A> & <A HREF="#QC1L4">QC1L4</A>))) # (<A HREF="#PB1_low_addressa[4]">PB1_low_addressa[4]</A>) ) ) # ( !<A HREF="#SB1_counter_reg_bit[3]">SB1_counter_reg_bit[3]</A> & ( (<A HREF="#PB1_low_addressa[4]">PB1_low_addressa[4]</A> & ((!<A HREF="#HB1L5">HB1L5</A>) # ((!<A HREF="#HB1L8">HB1L8</A>) # (!<A HREF="#QC1L4">QC1L4</A>)))) ) );


<P> --PB1_low_addressa[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5] at FF_X19_Y13_N10
<P> --register power-up is low

<P><A NAME="PB1_low_addressa[5]">PB1_low_addressa[5]</A> = DFFEAS(<A HREF="#PB1L23">PB1L23</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB1L31 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[5]~5 at LABCELL_X19_Y13_N12
<P><A NAME="PB1L31">PB1L31</A> = ( <A HREF="#SB1_counter_reg_bit[4]">SB1_counter_reg_bit[4]</A> & ( ((<A HREF="#QC1L4">QC1L4</A> & (<A HREF="#HB1L8">HB1L8</A> & <A HREF="#HB1L5">HB1L5</A>))) # (<A HREF="#PB1_low_addressa[5]">PB1_low_addressa[5]</A>) ) ) # ( !<A HREF="#SB1_counter_reg_bit[4]">SB1_counter_reg_bit[4]</A> & ( (<A HREF="#PB1_low_addressa[5]">PB1_low_addressa[5]</A> & ((!<A HREF="#QC1L4">QC1L4</A>) # ((!<A HREF="#HB1L8">HB1L8</A>) # (!<A HREF="#HB1L5">HB1L5</A>)))) ) );


<P> --PB1_low_addressa[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6] at FF_X19_Y13_N8
<P> --register power-up is low

<P><A NAME="PB1_low_addressa[6]">PB1_low_addressa[6]</A> = DFFEAS(<A HREF="#PB1L25">PB1L25</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB1L32 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[6]~6 at LABCELL_X19_Y13_N0
<P><A NAME="PB1L32">PB1L32</A> = ( <A HREF="#PB1_low_addressa[6]">PB1_low_addressa[6]</A> & ( (!<A HREF="#HB1L5">HB1L5</A>) # ((!<A HREF="#HB1L8">HB1L8</A>) # ((!<A HREF="#QC1L4">QC1L4</A>) # (<A HREF="#SB1L33Q">SB1L33Q</A>))) ) ) # ( !<A HREF="#PB1_low_addressa[6]">PB1_low_addressa[6]</A> & ( (<A HREF="#HB1L5">HB1L5</A> & (<A HREF="#HB1L8">HB1L8</A> & (<A HREF="#QC1L4">QC1L4</A> & <A HREF="#SB1L33Q">SB1L33Q</A>))) ) );


<P> --S1_clear_read_fifos is nios_system:NiosII|nios_system_audio_0:audio_0|clear_read_fifos at FF_X23_Y9_N19
<P> --register power-up is low

<P><A NAME="S1_clear_read_fifos">S1_clear_read_fifos</A> = DFFEAS(<A HREF="#S1L8">S1L8</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L19">S1L19</A>,  ,  ,  ,  );


<P> --S1L12 is nios_system:NiosII|nios_system_audio_0:audio_0|comb~1 at MLABCELL_X21_Y11_N3
<P><A NAME="S1L12">S1L12</A> = ( <A HREF="#S1_clear_read_fifos">S1_clear_read_fifos</A> ) # ( !<A HREF="#S1_clear_read_fifos">S1_clear_read_fifos</A> & ( <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> ) );


<P> --S1L20 is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt_en~1 at LABCELL_X23_Y9_N39
<P><A NAME="S1L20">S1L20</A> = ( <A HREF="#ZD1L1110Q">ZD1L1110Q</A> & ( !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> ) );


<P> --XB1L74 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~6 at MLABCELL_X15_Y7_N24
<P><A NAME="XB1L74">XB1L74</A> = ( <A HREF="#XB1_shiftreg_data[17]">XB1_shiftreg_data[17]</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & !<A HREF="#XB1L10">XB1L10</A>) ) );


<P> --XB1L75 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~7 at LABCELL_X16_Y8_N3
<P><A NAME="XB1L75">XB1L75</A> = (!<A HREF="#XB1L10">XB1L10</A> & ((<A HREF="#XB1_new_data">XB1_new_data</A>))) # (<A HREF="#XB1L10">XB1L10</A> & (!<A HREF="#T1_ack">T1_ack</A>));


<P> --XB1L76 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~8 at LABCELL_X17_Y8_N0
<P><A NAME="XB1L76">XB1L76</A> = ( <A HREF="#T1L81">T1L81</A> & ( <A HREF="#AD1L14">AD1L14</A> & ( (<A HREF="#XB1L75">XB1L75</A> & (!<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> & ((!<A HREF="#T1L40">T1L40</A>) # (!<A HREF="#BD1L11">BD1L11</A>)))) ) ) ) # ( !<A HREF="#T1L81">T1L81</A> & ( <A HREF="#AD1L14">AD1L14</A> & ( (<A HREF="#XB1L75">XB1L75</A> & !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>) ) ) ) # ( <A HREF="#T1L81">T1L81</A> & ( !<A HREF="#AD1L14">AD1L14</A> & ( (<A HREF="#XB1L75">XB1L75</A> & !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>) ) ) ) # ( !<A HREF="#T1L81">T1L81</A> & ( !<A HREF="#AD1L14">AD1L14</A> & ( (<A HREF="#XB1L75">XB1L75</A> & !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>) ) ) );


<P> --XB1L77 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~9 at MLABCELL_X15_Y7_N42
<P><A NAME="XB1L77">XB1L77</A> = ( <A HREF="#T1_external_read_transfer">T1_external_read_transfer</A> & ( <A HREF="#XB1_shiftreg_data[8]">XB1_shiftreg_data[8]</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (!<A HREF="#XB1L10">XB1L10</A>)) # (<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((!<A HREF="#T1L5">T1L5</A> & <A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A>)))) ) ) ) # ( !<A HREF="#T1_external_read_transfer">T1_external_read_transfer</A> & ( <A HREF="#XB1_shiftreg_data[8]">XB1_shiftreg_data[8]</A> & ( (!<A HREF="#XB1L10">XB1L10</A> & !<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A>) ) ) ) # ( <A HREF="#T1_external_read_transfer">T1_external_read_transfer</A> & ( !<A HREF="#XB1_shiftreg_data[8]">XB1_shiftreg_data[8]</A> & ( (!<A HREF="#T1L5">T1L5</A> & (<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A>)) ) ) );


<P> --T1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Equal1~1 at MLABCELL_X21_Y8_N6
<P><A NAME="T1L4">T1L4</A> = (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>);


<P> --T1L32 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[3]~0 at MLABCELL_X21_Y8_N0
<P><A NAME="T1L32">T1L32</A> = ( <A HREF="#T1L134">T1L134</A> & ( <A HREF="#T1_internal_reset">T1_internal_reset</A> ) ) # ( !<A HREF="#T1L134">T1L134</A> & ( <A HREF="#T1_internal_reset">T1_internal_reset</A> ) ) # ( !<A HREF="#T1L134">T1L134</A> & ( !<A HREF="#T1_internal_reset">T1_internal_reset</A> & ( (<A HREF="#T1L41">T1L41</A> & (!<A HREF="#T1L135">T1L135</A> & (<A HREF="#ZD1_d_byteenable[0]">ZD1_d_byteenable[0]</A> & <A HREF="#T1L4">T1L4</A>))) ) ) );


<P> --XB1L78 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~10 at LABCELL_X17_Y7_N0
<P><A NAME="XB1L78">XB1L78</A> = ( <A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ( <A HREF="#XB1_shiftreg_data[0]">XB1_shiftreg_data[0]</A> & ( (!<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & ((<A HREF="#VB1_data_out[1]">VB1_data_out[1]</A>))) # (<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & (<A HREF="#T1_data_reg[0]">T1_data_reg[0]</A>)) ) ) ) # ( !<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ( <A HREF="#XB1_shiftreg_data[0]">XB1_shiftreg_data[0]</A> & ( !<A HREF="#XB1L10">XB1L10</A> ) ) ) # ( <A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ( !<A HREF="#XB1_shiftreg_data[0]">XB1_shiftreg_data[0]</A> & ( (!<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & ((<A HREF="#VB1_data_out[1]">VB1_data_out[1]</A>))) # (<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & (<A HREF="#T1_data_reg[0]">T1_data_reg[0]</A>)) ) ) );


<P> --ZD1L286 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0 at MLABCELL_X34_Y14_N57
<P><A NAME="ZD1L286">ZD1L286</A> = (<A HREF="#ZD1L614">ZD1L614</A> & ((<A HREF="#ZD1L291">ZD1L291</A>) # (<A HREF="#ZD1L629">ZD1L629</A>)));


<P> --ZD1_R_ctrl_rot_right_nxt is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt at MLABCELL_X34_Y14_N24
<P><A NAME="ZD1_R_ctrl_rot_right_nxt">ZD1_R_ctrl_rot_right_nxt</A> = (<A HREF="#ZD1L630">ZD1L630</A> & <A HREF="#ZD1L614">ZD1L614</A>);


<P> --ZD1L519 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~30 at MLABCELL_X34_Y14_N0
<P><A NAME="ZD1L519">ZD1L519</A> = ( <A HREF="#ZD1_E_shift_rot_result[30]">ZD1_E_shift_rot_result[30]</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A>) # (<A HREF="#ZD1L443">ZD1L443</A>) ) ) # ( !<A HREF="#ZD1_E_shift_rot_result[30]">ZD1_E_shift_rot_result[30]</A> & ( (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & <A HREF="#ZD1L443">ZD1L443</A>) ) );


<P> --SE1_MonDReg[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] at FF_X6_Y6_N34
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[4]">SE1_MonDReg[4]</A> = DFFEAS(<A HREF="#SE1L111">SE1L111</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>,  ,  ,  ,  );


<P> --CE1_writedata[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4] at FF_X9_Y4_N13
<P> --register power-up is low

<P><A NAME="CE1_writedata[4]">CE1_writedata[4]</A> = DFFEAS(<A HREF="#WC1L22">WC1L22</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L159 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~2 at LABCELL_X4_Y8_N36
<P><A NAME="SE1L159">SE1L159</A> = ( <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( <A HREF="#CE1_writedata[4]">CE1_writedata[4]</A> & ( <A HREF="#SE1_MonDReg[4]">SE1_MonDReg[4]</A> ) ) ) # ( !<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( <A HREF="#CE1_writedata[4]">CE1_writedata[4]</A> ) ) # ( <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( !<A HREF="#CE1_writedata[4]">CE1_writedata[4]</A> & ( <A HREF="#SE1_MonDReg[4]">SE1_MonDReg[4]</A> ) ) );


<P> --WC1L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~4 at MLABCELL_X8_Y6_N24
<P><A NAME="WC1L20">WC1L20</A> = ( <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A> & ( <A HREF="#ND1L3">ND1L3</A> ) );


<P> --JC1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X11_Y8_N18
<P><A NAME="JC1L3">JC1L3</A> = ( <A HREF="#MC1_counter_reg_bit[4]">MC1_counter_reg_bit[4]</A> & ( (<A HREF="#V1_fifo_wr">V1_fifo_wr</A> & (<A HREF="#MC1_counter_reg_bit[3]">MC1_counter_reg_bit[3]</A> & (<A HREF="#JC1L9Q">JC1L9Q</A> & <A HREF="#MC1_counter_reg_bit[5]">MC1_counter_reg_bit[5]</A>))) ) );


<P> --JC1L4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X11_Y8_N54
<P><A NAME="JC1L4">JC1L4</A> = ( <A HREF="#JC1_b_full">JC1_b_full</A> & ( <A HREF="#JC1L3">JC1L3</A> & ( !<A HREF="#V1L83">V1L83</A> ) ) ) # ( !<A HREF="#JC1_b_full">JC1_b_full</A> & ( <A HREF="#JC1L3">JC1L3</A> & ( (<A HREF="#MC1_counter_reg_bit[0]">MC1_counter_reg_bit[0]</A> & (<A HREF="#MC1_counter_reg_bit[1]">MC1_counter_reg_bit[1]</A> & (<A HREF="#MC1_counter_reg_bit[2]">MC1_counter_reg_bit[2]</A> & !<A HREF="#V1L83">V1L83</A>))) ) ) ) # ( <A HREF="#JC1_b_full">JC1_b_full</A> & ( !<A HREF="#JC1L3">JC1L3</A> & ( !<A HREF="#V1L83">V1L83</A> ) ) );


<P> --JC1L1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at MLABCELL_X6_Y4_N24
<P><A NAME="JC1L1">JC1L1</A> = ( <A HREF="#V1_fifo_wr">V1_fifo_wr</A> & ( (!<A HREF="#JC1_b_non_empty">JC1_b_non_empty</A>) # (!<A HREF="#BC1L49">BC1L49</A>) ) ) # ( !<A HREF="#V1_fifo_wr">V1_fifo_wr</A> & ( (<A HREF="#JC1_b_non_empty">JC1_b_non_empty</A> & <A HREF="#BC1L49">BC1L49</A>) ) );


<P> --JC2L1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X12_Y8_N57
<P><A NAME="JC2L1">JC2L1</A> = ( !<A HREF="#V1_wr_rfifo">V1_wr_rfifo</A> & ( (!<A HREF="#MC2_counter_reg_bit[4]">MC2_counter_reg_bit[4]</A> & (!<A HREF="#MC2_counter_reg_bit[3]">MC2_counter_reg_bit[3]</A> & !<A HREF="#MC2_counter_reg_bit[5]">MC2_counter_reg_bit[5]</A>)) ) );


<P> --JC2L2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1 at LABCELL_X11_Y8_N27
<P><A NAME="JC2L2">JC2L2</A> = ( <A HREF="#MC2_counter_reg_bit[0]">MC2_counter_reg_bit[0]</A> & ( (!<A HREF="#MC2_counter_reg_bit[1]">MC2_counter_reg_bit[1]</A> & (!<A HREF="#MC2_counter_reg_bit[2]">MC2_counter_reg_bit[2]</A> & <A HREF="#JC2L1">JC2L1</A>)) ) );


<P> --JC2L8 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X11_Y8_N6
<P><A NAME="JC2L8">JC2L8</A> = ( <A HREF="#JC2_b_full">JC2_b_full</A> ) # ( !<A HREF="#JC2_b_full">JC2_b_full</A> & ( (!<A HREF="#JC2_b_non_empty">JC2_b_non_empty</A> & (((<A HREF="#BC1L58Q">BC1L58Q</A>)))) # (<A HREF="#JC2_b_non_empty">JC2_b_non_empty</A> & ((!<A HREF="#V1L86">V1L86</A>) # ((!<A HREF="#JC2L2">JC2L2</A>)))) ) );


<P> --BC1_jupdate1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1 at FF_X6_Y3_N29
<P> --register power-up is low

<P><A NAME="BC1_jupdate1">BC1_jupdate1</A> = AMPP_FUNCTION(<A HREF="#LF1L43">LF1L43</A>, <A HREF="#BC1_jupdate">BC1_jupdate</A>, !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>, GND);


<P> --BC1_jupdate2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2 at FF_X6_Y3_N53
<P> --register power-up is low

<P><A NAME="BC1_jupdate2">BC1_jupdate2</A> = AMPP_FUNCTION(<A HREF="#LF1L43">LF1L43</A>, <A HREF="#BC1_jupdate1">BC1_jupdate1</A>, !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>, GND);


<P> --BC1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0 at MLABCELL_X6_Y3_N51
<P><A NAME="BC1L3">BC1L3</A> = AMPP_FUNCTION(!<A HREF="#BC1_jupdate1">BC1_jupdate1</A>, !<A HREF="#BC1_jupdate2">BC1_jupdate2</A>);


<P> --BC1_write1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1 at FF_X6_Y3_N56
<P> --register power-up is low

<P><A NAME="BC1_write1">BC1_write1</A> = AMPP_FUNCTION(<A HREF="#LF1L43">LF1L43</A>, <A HREF="#BC1_write">BC1_write</A>, !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>, GND);


<P> --BC1_write2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2 at FF_X6_Y3_N58
<P> --register power-up is low

<P><A NAME="BC1_write2">BC1_write2</A> = AMPP_FUNCTION(<A HREF="#LF1L43">LF1L43</A>, <A HREF="#BC1_write1">BC1_write1</A>, !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>, GND);


<P> --BC1L4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1 at MLABCELL_X6_Y3_N57
<P><A NAME="BC1L4">BC1L4</A> = AMPP_FUNCTION(!<A HREF="#BC1_write2">BC1_write2</A>, !<A HREF="#BC1_write1">BC1_write1</A>);


<P> --BC1_write_valid is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid at FF_X4_Y3_N40
<P> --register power-up is low

<P><A NAME="BC1_write_valid">BC1_write_valid</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L116">BC1L116</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#BC1L113">BC1L113</A>);


<P> --BC1L59 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0 at MLABCELL_X6_Y3_N18
<P><A NAME="BC1L59">BC1L59</A> = AMPP_FUNCTION(!<A HREF="#V1_t_dav">V1_t_dav</A>, !<A HREF="#BC1L4">BC1L4</A>, !<A HREF="#BC1_write_valid">BC1_write_valid</A>, !<A HREF="#BC1L3">BC1L3</A>, !<A HREF="#BC1_write_stalled">BC1_write_stalled</A>, !<A HREF="#BC1_rst2">BC1_rst2</A>);


<P> --JC2L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2 at LABCELL_X12_Y8_N27
<P><A NAME="JC2L3">JC2L3</A> = ( <A HREF="#V1L72">V1L72</A> & ( !<A HREF="#V1_wr_rfifo">V1_wr_rfifo</A> $ (((!<A HREF="#V1L71">V1L71</A>) # (!<A HREF="#JC2_b_non_empty">JC2_b_non_empty</A>))) ) ) # ( !<A HREF="#V1L72">V1L72</A> & ( <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A> ) );


<P> --FB1_force_reload is nios_system:NiosII|nios_system_timer_0:timer_0|force_reload at FF_X22_Y11_N14
<P> --register power-up is low

<P><A NAME="FB1_force_reload">FB1_force_reload</A> = DFFEAS(<A HREF="#FB1L49">FB1L49</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --FB1L62 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~0 at LABCELL_X22_Y11_N42
<P><A NAME="FB1L62">FB1L62</A> = (!<A HREF="#FB1L43">FB1L43</A> & (!<A HREF="#FB1_force_reload">FB1_force_reload</A> & !<A HREF="#FB1L2">FB1L2</A>));


<P> --FB1L44 is nios_system:NiosII|nios_system_timer_0:timer_0|always0~0 at LABCELL_X22_Y11_N27
<P><A NAME="FB1L44">FB1L44</A> = ( <A HREF="#QC4_av_readdata_pre[0]">QC4_av_readdata_pre[0]</A> ) # ( !<A HREF="#QC4_av_readdata_pre[0]">QC4_av_readdata_pre[0]</A> & ( <A HREF="#FB1_force_reload">FB1_force_reload</A> ) );


<P> --FB1L63 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~1 at LABCELL_X22_Y11_N45
<P><A NAME="FB1L63">FB1L63</A> = ( !<A HREF="#FB1L6">FB1L6</A> & ( (!<A HREF="#FB1L43">FB1L43</A> & !<A HREF="#FB1_force_reload">FB1_force_reload</A>) ) );


<P> --FB1L64 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~2 at LABCELL_X23_Y11_N54
<P><A NAME="FB1L64">FB1L64</A> = (!<A HREF="#FB1L50Q">FB1L50Q</A> & (!<A HREF="#FB1L43">FB1L43</A> & !<A HREF="#FB1L10">FB1L10</A>));


<P> --FB1L65 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~3 at LABCELL_X22_Y11_N24
<P><A NAME="FB1L65">FB1L65</A> = ( !<A HREF="#FB1L14">FB1L14</A> & ( (!<A HREF="#FB1_force_reload">FB1_force_reload</A> & !<A HREF="#FB1L43">FB1L43</A>) ) );


<P> --FB1L66 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~4 at LABCELL_X23_Y11_N51
<P><A NAME="FB1L66">FB1L66</A> = (!<A HREF="#FB1L50Q">FB1L50Q</A> & (!<A HREF="#FB1L43">FB1L43</A> & !<A HREF="#FB1L18">FB1L18</A>));


<P> --FB1L67 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~5 at LABCELL_X23_Y11_N48
<P><A NAME="FB1L67">FB1L67</A> = ( !<A HREF="#FB1L22">FB1L22</A> & ( (!<A HREF="#FB1L50Q">FB1L50Q</A> & !<A HREF="#FB1L43">FB1L43</A>) ) );


<P> --FB1L68 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~6 at LABCELL_X23_Y11_N57
<P><A NAME="FB1L68">FB1L68</A> = ( !<A HREF="#FB1L26">FB1L26</A> & ( (!<A HREF="#FB1L50Q">FB1L50Q</A> & !<A HREF="#FB1L43">FB1L43</A>) ) );


<P> --FB1L69 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~7 at LABCELL_X23_Y11_N36
<P><A NAME="FB1L69">FB1L69</A> = ( !<A HREF="#FB1L30">FB1L30</A> & ( (!<A HREF="#FB1L43">FB1L43</A> & !<A HREF="#FB1L50Q">FB1L50Q</A>) ) );


<P> --FB1L70 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~8 at LABCELL_X23_Y11_N45
<P><A NAME="FB1L70">FB1L70</A> = (!<A HREF="#FB1L50Q">FB1L50Q</A> & (!<A HREF="#FB1L43">FB1L43</A> & !<A HREF="#FB1L34">FB1L34</A>));


<P> --FB1L71 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~9 at LABCELL_X23_Y11_N42
<P><A NAME="FB1L71">FB1L71</A> = (!<A HREF="#FB1L50Q">FB1L50Q</A> & (!<A HREF="#FB1L43">FB1L43</A> & !<A HREF="#FB1L38">FB1L38</A>));


<P> --VE1L69 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22 at MLABCELL_X3_Y6_N30
<P><A NAME="VE1L69">VE1L69</A> = ( <A HREF="#TE1L3">TE1L3</A> & ( <A HREF="#VE1_sr[22]">VE1_sr[22]</A> ) ) # ( !<A HREF="#TE1L3">TE1L3</A> & ( (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#SE1_MonDReg[20]">SE1_MonDReg[20]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#HE1_break_readreg[20]">HE1_break_readreg[20]</A>))) ) );


<P> --VE1L70 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23 at MLABCELL_X3_Y6_N27
<P><A NAME="VE1L70">VE1L70</A> = ( <A HREF="#VE1_sr[21]">VE1_sr[21]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#SE1_MonDReg[19]">SE1_MonDReg[19]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#HE1_break_readreg[19]">HE1_break_readreg[19]</A>))) # (<A HREF="#TE1L3">TE1L3</A>) ) ) # ( !<A HREF="#VE1_sr[21]">VE1_sr[21]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#SE1_MonDReg[19]">SE1_MonDReg[19]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#HE1_break_readreg[19]">HE1_break_readreg[19]</A>)))) ) );


<P> --WC1L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~5 at LABCELL_X10_Y9_N45
<P><A NAME="WC1L21">WC1L21</A> = ( <A HREF="#ZD1_d_writedata[3]">ZD1_d_writedata[3]</A> & ( <A HREF="#ND1L3">ND1L3</A> ) );


<P> --HF2_altera_reset_synchronizer_int_chain[0] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X10_Y6_N56
<P> --register power-up is low

<P><A NAME="HF2_altera_reset_synchronizer_int_chain[0]">HF2_altera_reset_synchronizer_int_chain[0]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , <A HREF="#HF2_altera_reset_synchronizer_int_chain[1]">HF2_altera_reset_synchronizer_int_chain[1]</A>,  ,  , VCC);


<P> --KE1L6 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 at LABCELL_X1_Y5_N39
<P><A NAME="KE1L6">KE1L6</A> = ( <A HREF="#CE1L101Q">CE1L101Q</A> & ( (!<A HREF="#UE1_take_action_ocimem_a">UE1_take_action_ocimem_a</A> & (((<A HREF="#KE1_monitor_error">KE1_monitor_error</A>) # (<A HREF="#GE1L15">GE1L15</A>)))) # (<A HREF="#UE1_take_action_ocimem_a">UE1_take_action_ocimem_a</A> & (!<A HREF="#UE1_jdo[25]">UE1_jdo[25]</A> & ((<A HREF="#KE1_monitor_error">KE1_monitor_error</A>) # (<A HREF="#GE1L15">GE1L15</A>)))) ) ) # ( !<A HREF="#CE1L101Q">CE1L101Q</A> & ( (<A HREF="#KE1_monitor_error">KE1_monitor_error</A> & ((!<A HREF="#UE1_take_action_ocimem_a">UE1_take_action_ocimem_a</A>) # (!<A HREF="#UE1_jdo[25]">UE1_jdo[25]</A>))) ) );


<P> --UE1_jdo[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] at FF_X1_Y5_N35
<P> --register power-up is low

<P><A NAME="UE1_jdo[23]">UE1_jdo[23]</A> = DFFEAS(<A HREF="#UE1L40">UE1L40</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --KE1L9 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 at LABCELL_X7_Y8_N6
<P><A NAME="KE1L9">KE1L9</A> = ( <A HREF="#KE1_monitor_go">KE1_monitor_go</A> & ( <A HREF="#UE1L68">UE1L68</A> & ( (!<A HREF="#Q1_state[1]">Q1_state[1]</A>) # ((<A HREF="#UE1_jdo[23]">UE1_jdo[23]</A> & (<A HREF="#UE1_jdo[34]">UE1_jdo[34]</A> & !<A HREF="#UE1_jdo[35]">UE1_jdo[35]</A>))) ) ) ) # ( !<A HREF="#KE1_monitor_go">KE1_monitor_go</A> & ( <A HREF="#UE1L68">UE1L68</A> & ( (<A HREF="#UE1_jdo[23]">UE1_jdo[23]</A> & (<A HREF="#UE1_jdo[34]">UE1_jdo[34]</A> & !<A HREF="#UE1_jdo[35]">UE1_jdo[35]</A>)) ) ) ) # ( <A HREF="#KE1_monitor_go">KE1_monitor_go</A> & ( !<A HREF="#UE1L68">UE1L68</A> & ( !<A HREF="#Q1_state[1]">Q1_state[1]</A> ) ) );


<P> --CE1_writedata[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2] at FF_X16_Y10_N8
<P> --register power-up is low

<P><A NAME="CE1_writedata[2]">CE1_writedata[2]</A> = DFFEAS(<A HREF="#WC1L23">WC1L23</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L157 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~3 at LABCELL_X16_Y10_N9
<P><A NAME="SE1L157">SE1L157</A> = ( <A HREF="#CE1_writedata[2]">CE1_writedata[2]</A> & ( (!<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A>) # (<A HREF="#SE1_MonDReg[2]">SE1_MonDReg[2]</A>) ) ) # ( !<A HREF="#CE1_writedata[2]">CE1_writedata[2]</A> & ( (<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & <A HREF="#SE1_MonDReg[2]">SE1_MonDReg[2]</A>) ) );


<P> --SE1L158 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~4 at LABCELL_X10_Y9_N42
<P><A NAME="SE1L158">SE1L158</A> = ( <A HREF="#SE1_MonDReg[3]">SE1_MonDReg[3]</A> & ( (<A HREF="#CE1_writedata[3]">CE1_writedata[3]</A>) # (<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A>) ) ) # ( !<A HREF="#SE1_MonDReg[3]">SE1_MonDReg[3]</A> & ( (!<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & <A HREF="#CE1_writedata[3]">CE1_writedata[3]</A>) ) );


<P> --QC9_av_readdata_pre[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[1] at FF_X27_Y12_N17
<P> --register power-up is low

<P><A NAME="QC9_av_readdata_pre[1]">QC9_av_readdata_pre[1]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#FB1_readdata[1]">FB1_readdata[1]</A>,  ,  , VCC);


<P> --HD1L63 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~50 at LABCELL_X23_Y8_N0
<P><A NAME="HD1L63">HD1L63</A> = ( <A HREF="#YC1_data_reg[1]">YC1_data_reg[1]</A> & ( ((<A HREF="#KD8L15">KD8L15</A> & <A HREF="#PC9_out_payload[1]">PC9_out_payload[1]</A>)) # (<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A>) ) ) # ( !<A HREF="#YC1_data_reg[1]">YC1_data_reg[1]</A> & ( (<A HREF="#KD8L15">KD8L15</A> & <A HREF="#PC9_out_payload[1]">PC9_out_payload[1]</A>) ) );


<P> --QC7_av_readdata_pre[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[1] at FF_X25_Y11_N2
<P> --register power-up is low

<P><A NAME="QC7_av_readdata_pre[1]">QC7_av_readdata_pre[1]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#BB1_readdata[1]">BB1_readdata[1]</A>,  ,  , VCC);


<P> --HD1L64 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~51 at MLABCELL_X25_Y11_N0
<P><A NAME="HD1L64">HD1L64</A> = ( <A HREF="#QC7_av_readdata_pre[1]">QC7_av_readdata_pre[1]</A> & ( <A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A> ) ) # ( !<A HREF="#QC7_av_readdata_pre[1]">QC7_av_readdata_pre[1]</A> & ( <A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A> & ( (<A HREF="#QC5_av_readdata_pre[1]">QC5_av_readdata_pre[1]</A> & <A HREF="#UC2L1">UC2L1</A>) ) ) ) # ( <A HREF="#QC7_av_readdata_pre[1]">QC7_av_readdata_pre[1]</A> & ( !<A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A> & ( (<A HREF="#QC5_av_readdata_pre[1]">QC5_av_readdata_pre[1]</A> & <A HREF="#UC2L1">UC2L1</A>) ) ) ) # ( !<A HREF="#QC7_av_readdata_pre[1]">QC7_av_readdata_pre[1]</A> & ( !<A HREF="#QC7_read_latency_shift_reg[0]">QC7_read_latency_shift_reg[0]</A> & ( (<A HREF="#QC5_av_readdata_pre[1]">QC5_av_readdata_pre[1]</A> & <A HREF="#UC2L1">UC2L1</A>) ) ) );


<P> --HD1L65 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~52 at MLABCELL_X25_Y11_N33
<P><A NAME="HD1L65">HD1L65</A> = ( <A HREF="#EF1_ram_block1a33">EF1_ram_block1a33</A> & ( (<A HREF="#HD1L78">HD1L78</A> & ((!<A HREF="#UC3L1">UC3L1</A>) # ((!<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A> & !<A HREF="#EF1_ram_block1a1">EF1_ram_block1a1</A>)))) ) ) # ( !<A HREF="#EF1_ram_block1a33">EF1_ram_block1a33</A> & ( (<A HREF="#HD1L78">HD1L78</A> & ((!<A HREF="#UC3L1">UC3L1</A>) # ((!<A HREF="#EF1_ram_block1a1">EF1_ram_block1a1</A>) # (<A HREF="#EF1_address_reg_a[0]">EF1_address_reg_a[0]</A>)))) ) );


<P> --HD1L66 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~53 at LABCELL_X27_Y12_N18
<P><A NAME="HD1L66">HD1L66</A> = ( <A HREF="#HD1L65">HD1L65</A> & ( <A HREF="#YC1L36">YC1L36</A> & ( (((<A HREF="#QC9_av_readdata_pre[1]">QC9_av_readdata_pre[1]</A> & <A HREF="#QC9L7Q">QC9L7Q</A>)) # (<A HREF="#HD1L63">HD1L63</A>)) # (<A HREF="#HD1L64">HD1L64</A>) ) ) ) # ( !<A HREF="#HD1L65">HD1L65</A> & ( <A HREF="#YC1L36">YC1L36</A> ) ) # ( <A HREF="#HD1L65">HD1L65</A> & ( !<A HREF="#YC1L36">YC1L36</A> & ( ((<A HREF="#QC9_av_readdata_pre[1]">QC9_av_readdata_pre[1]</A> & <A HREF="#QC9L7Q">QC9L7Q</A>)) # (<A HREF="#HD1L64">HD1L64</A>) ) ) ) # ( !<A HREF="#HD1L65">HD1L65</A> & ( !<A HREF="#YC1L36">YC1L36</A> ) );


<P> --BB1_readdata[2] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[2] at FF_X23_Y10_N10
<P> --register power-up is low

<P><A NAME="BB1_readdata[2]">BB1_readdata[2]</A> = DFFEAS(<A HREF="#BB1_read_mux_out[2]">BB1_read_mux_out[2]</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~14 at LABCELL_X24_Y8_N0
<P><A NAME="YC1L34">YC1L34</A> = ( <A HREF="#PC9_out_payload[2]">PC9_out_payload[2]</A> & ( (<A HREF="#YC1_data_reg[2]">YC1_data_reg[2]</A>) # (<A HREF="#KD8L15">KD8L15</A>) ) ) # ( !<A HREF="#PC9_out_payload[2]">PC9_out_payload[2]</A> & ( <A HREF="#YC1_data_reg[2]">YC1_data_reg[2]</A> ) );


<P> --S1L73 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~17 at LABCELL_X17_Y11_N0
<P><A NAME="S1L73">S1L73</A> = ( <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( <A HREF="#RB2_q_b[2]">RB2_q_b[2]</A> ) ) ) # ( !<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( <A HREF="#HB1_right_audio_fifo_read_space[2]">HB1_right_audio_fifo_read_space[2]</A> ) ) ) # ( <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( <A HREF="#RB1_q_b[2]">RB1_q_b[2]</A> ) ) ) # ( !<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( <A HREF="#S1_clear_read_fifos">S1_clear_read_fifos</A> ) ) );


<P> --T1_control_reg[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[2] at FF_X19_Y7_N17
<P> --register power-up is low

<P><A NAME="T1_control_reg[2]">T1_control_reg[2]</A> = DFFEAS(<A HREF="#T1L51">T1L51</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L44">T1L44</A>,  ,  ,  ,  );


<P> --T1L105 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~11 at LABCELL_X19_Y7_N45
<P><A NAME="T1L105">T1L105</A> = ( <A HREF="#T1_address_reg[2]">T1_address_reg[2]</A> & ( <A HREF="#XB1_shiftreg_data[3]">XB1_shiftreg_data[3]</A> & ( ((!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & <A HREF="#T1_control_reg[2]">T1_control_reg[2]</A>)) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>) ) ) ) # ( !<A HREF="#T1_address_reg[2]">T1_address_reg[2]</A> & ( <A HREF="#XB1_shiftreg_data[3]">XB1_shiftreg_data[3]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & <A HREF="#T1_control_reg[2]">T1_control_reg[2]</A>)) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>)) ) ) ) # ( <A HREF="#T1_address_reg[2]">T1_address_reg[2]</A> & ( !<A HREF="#XB1_shiftreg_data[3]">XB1_shiftreg_data[3]</A> & ( (!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ((<A HREF="#T1_control_reg[2]">T1_control_reg[2]</A>) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>))) ) ) ) # ( !<A HREF="#T1_address_reg[2]">T1_address_reg[2]</A> & ( !<A HREF="#XB1_shiftreg_data[3]">XB1_shiftreg_data[3]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & <A HREF="#T1_control_reg[2]">T1_control_reg[2]</A>)) ) ) );


<P> --T1L106 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~12 at LABCELL_X22_Y9_N57
<P><A NAME="T1L106">T1L106</A> = ( <A HREF="#T1_readdata[2]">T1_readdata[2]</A> & ( <A HREF="#T1L105">T1L105</A> ) ) # ( !<A HREF="#T1_readdata[2]">T1_readdata[2]</A> & ( <A HREF="#T1L105">T1L105</A> & ( (!<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & (<A HREF="#AD1L13">AD1L13</A> & (<A HREF="#T1L40">T1L40</A> & <A HREF="#BD1L10">BD1L10</A>))) ) ) ) # ( <A HREF="#T1_readdata[2]">T1_readdata[2]</A> & ( !<A HREF="#T1L105">T1L105</A> & ( ((!<A HREF="#AD1L13">AD1L13</A>) # ((!<A HREF="#T1L40">T1L40</A>) # (!<A HREF="#BD1L10">BD1L10</A>))) # (<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A>) ) ) );


<P> --V1L75 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0 at LABCELL_X18_Y8_N21
<P><A NAME="V1L75">V1L75</A> = ( <A HREF="#V1L64">V1L64</A> & ( (!<A HREF="#JC1_b_full">JC1_b_full</A> & (<A HREF="#AD1L14">AD1L14</A> & !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>)) ) );


<P> --JC1L6 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X11_Y8_N0
<P><A NAME="JC1L6">JC1L6</A> = ( !<A HREF="#MC1_counter_reg_bit[4]">MC1_counter_reg_bit[4]</A> & ( (!<A HREF="#MC1_counter_reg_bit[2]">MC1_counter_reg_bit[2]</A> & (!<A HREF="#MC1_counter_reg_bit[1]">MC1_counter_reg_bit[1]</A> & !<A HREF="#MC1_counter_reg_bit[5]">MC1_counter_reg_bit[5]</A>)) ) );


<P> --JC1L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1 at LABCELL_X11_Y8_N21
<P><A NAME="JC1L7">JC1L7</A> = ( <A HREF="#MC1_counter_reg_bit[0]">MC1_counter_reg_bit[0]</A> & ( (!<A HREF="#MC1_counter_reg_bit[3]">MC1_counter_reg_bit[3]</A> & (<A HREF="#V1L83">V1L83</A> & <A HREF="#JC1L6">JC1L6</A>)) ) );


<P> --JC1L8 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2 at MLABCELL_X6_Y4_N54
<P><A NAME="JC1L8">JC1L8</A> = ( <A HREF="#JC1_b_non_empty">JC1_b_non_empty</A> & ( (!<A HREF="#JC1L7">JC1L7</A>) # ((<A HREF="#JC1_b_full">JC1_b_full</A>) # (<A HREF="#V1_fifo_wr">V1_fifo_wr</A>)) ) ) # ( !<A HREF="#JC1_b_non_empty">JC1_b_non_empty</A> & ( (<A HREF="#JC1_b_full">JC1_b_full</A>) # (<A HREF="#V1_fifo_wr">V1_fifo_wr</A>) ) );


<P> --BC1L57 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0 at MLABCELL_X6_Y3_N24
<P><A NAME="BC1L57">BC1L57</A> = AMPP_FUNCTION(!<A HREF="#V1_t_dav">V1_t_dav</A>, !<A HREF="#BC1L4">BC1L4</A>, !<A HREF="#BC1_write_stalled">BC1_write_stalled</A>, !<A HREF="#BC1_rst2">BC1_rst2</A>, !<A HREF="#BC1L58Q">BC1L58Q</A>, !<A HREF="#BC1_write_valid">BC1_write_valid</A>);


<P> --BC1_td_shift[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5] at FF_X4_Y4_N59
<P> --register power-up is low

<P><A NAME="BC1_td_shift[5]">BC1_td_shift[5]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L84">BC1L84</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#BC1L65">BC1L65</A>);


<P> --BC1L83 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8 at MLABCELL_X3_Y4_N33
<P><A NAME="BC1L83">BC1L83</A> = AMPP_FUNCTION(!<A HREF="#BC1_count[9]">BC1_count[9]</A>, !<A HREF="#BC1L79">BC1L79</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#BC1_td_shift[5]">BC1_td_shift[5]</A>, !<A HREF="#BC1_rdata[2]">BC1_rdata[2]</A>);


<P> --VE1L71 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24 at MLABCELL_X3_Y6_N54
<P><A NAME="VE1L71">VE1L71</A> = ( <A HREF="#VE1_sr[26]">VE1_sr[26]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#SE1_MonDReg[24]">SE1_MonDReg[24]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#HE1_break_readreg[24]">HE1_break_readreg[24]</A>))) # (<A HREF="#TE1L3">TE1L3</A>) ) ) # ( !<A HREF="#VE1_sr[26]">VE1_sr[26]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#SE1_MonDReg[24]">SE1_MonDReg[24]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#HE1_break_readreg[24]">HE1_break_readreg[24]</A>)))) ) );


<P> --VE1L72 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25 at LABCELL_X2_Y6_N24
<P><A NAME="VE1L72">VE1L72</A> = ( <A HREF="#VE1_sr[6]">VE1_sr[6]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#SE1_MonDReg[4]">SE1_MonDReg[4]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#HE1_break_readreg[4]">HE1_break_readreg[4]</A>)))) # (<A HREF="#TE1L3">TE1L3</A>) ) ) # ( !<A HREF="#VE1_sr[6]">VE1_sr[6]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#SE1_MonDReg[4]">SE1_MonDReg[4]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#HE1_break_readreg[4]">HE1_break_readreg[4]</A>))))) ) );


<P> --UE1_jdo[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] at FF_X2_Y6_N38
<P> --register power-up is low

<P><A NAME="UE1_jdo[6]">UE1_jdo[6]</A> = DFFEAS(<A HREF="#UE1L15">UE1L15</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --SE1L108 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5 at MLABCELL_X6_Y6_N30
<P><A NAME="SE1L108">SE1L108</A> = ( <A HREF="#SE1L105">SE1L105</A> & ( (!<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>) # (<A HREF="#UE1_jdo[6]">UE1_jdo[6]</A>) ) ) # ( !<A HREF="#SE1L105">SE1L105</A> & ( (!<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (<A HREF="#SE1_jtag_ram_rd_d1">SE1_jtag_ram_rd_d1</A> & (<A HREF="#DF1_q_a[3]">DF1_q_a[3]</A>))) # (<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (((<A HREF="#UE1_jdo[6]">UE1_jdo[6]</A>)))) ) );


<P> --XE4_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 at FF_X7_Y5_N19
<P> --register power-up is low

<P><A NAME="XE4_din_s1">XE4_din_s1</A> = DFFEAS(<A HREF="#TE1L4">TE1L4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --XE5_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 at FF_X4_Y4_N13
<P> --register power-up is low

<P><A NAME="XE5_din_s1">XE5_din_s1</A> = DFFEAS(<A HREF="#XE5L2">XE5L2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1_MonDReg[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] at FF_X7_Y8_N43
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[26]">SE1_MonDReg[26]</A> = DFFEAS(<A HREF="#SE1L112">SE1L112</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>,  ,  ,  ,  );


<P> --VE1L73 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26 at MLABCELL_X3_Y6_N12
<P><A NAME="VE1L73">VE1L73</A> = ( <A HREF="#VE1_sr[28]">VE1_sr[28]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#SE1_MonDReg[26]">SE1_MonDReg[26]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#HE1_break_readreg[26]">HE1_break_readreg[26]</A>))) # (<A HREF="#TE1L3">TE1L3</A>) ) ) # ( !<A HREF="#VE1_sr[28]">VE1_sr[28]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#SE1_MonDReg[26]">SE1_MonDReg[26]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#HE1_break_readreg[26]">HE1_break_readreg[26]</A>)))) ) );


<P> --VE1L74 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27 at MLABCELL_X3_Y6_N57
<P><A NAME="VE1L74">VE1L74</A> = ( <A HREF="#VE1_sr[27]">VE1_sr[27]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#SE1_MonDReg[25]">SE1_MonDReg[25]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#HE1_break_readreg[25]">HE1_break_readreg[25]</A>)))) # (<A HREF="#TE1L3">TE1L3</A>) ) ) # ( !<A HREF="#VE1_sr[27]">VE1_sr[27]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#SE1_MonDReg[25]">SE1_MonDReg[25]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#HE1_break_readreg[25]">HE1_break_readreg[25]</A>))))) ) );


<P> --VE1L75 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28 at MLABCELL_X3_Y6_N15
<P><A NAME="VE1L75">VE1L75</A> = ( <A HREF="#VE1_sr[29]">VE1_sr[29]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#SE1_MonDReg[27]">SE1_MonDReg[27]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#HE1_break_readreg[27]">HE1_break_readreg[27]</A>))) # (<A HREF="#TE1L3">TE1L3</A>) ) ) # ( !<A HREF="#VE1_sr[29]">VE1_sr[29]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#SE1_MonDReg[27]">SE1_MonDReg[27]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#HE1_break_readreg[27]">HE1_break_readreg[27]</A>)))) ) );


<P> --VE1_sr[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31] at FF_X1_Y6_N14
<P> --register power-up is low

<P><A NAME="VE1_sr[31]">VE1_sr[31]</A> = DFFEAS(<A HREF="#VE1L49">VE1L49</A>, <A HREF="#A1L5">A1L5</A>,  ,  ,  ,  ,  ,  ,  );


<P> --VE1_sr[33] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33] at FF_X1_Y5_N59
<P> --register power-up is low

<P><A NAME="VE1_sr[33]">VE1_sr[33]</A> = DFFEAS(<A HREF="#VE1L86">VE1L86</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#VE1L30">VE1L30</A>,  ,  ,  ,  );


<P> --ZD1L607 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8 at LABCELL_X40_Y13_N42
<P><A NAME="ZD1L607">ZD1L607</A> = ( <A HREF="#EE2_q_b[31]">EE2_q_b[31]</A> & ( <A HREF="#ZD1L278">ZD1L278</A> & ( (!<A HREF="#ZD1L280">ZD1L280</A>) # (<A HREF="#EE2_q_b[15]">EE2_q_b[15]</A>) ) ) ) # ( !<A HREF="#EE2_q_b[31]">EE2_q_b[31]</A> & ( <A HREF="#ZD1L278">ZD1L278</A> & ( (<A HREF="#ZD1L280">ZD1L280</A> & <A HREF="#EE2_q_b[15]">EE2_q_b[15]</A>) ) ) ) # ( <A HREF="#EE2_q_b[31]">EE2_q_b[31]</A> & ( !<A HREF="#ZD1L278">ZD1L278</A> & ( <A HREF="#EE2_q_b[7]">EE2_q_b[7]</A> ) ) ) # ( !<A HREF="#EE2_q_b[31]">EE2_q_b[31]</A> & ( !<A HREF="#ZD1L278">ZD1L278</A> & ( <A HREF="#EE2_q_b[7]">EE2_q_b[7]</A> ) ) );


<P> --XB1L79 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~11 at MLABCELL_X15_Y7_N15
<P><A NAME="XB1L79">XB1L79</A> = ( <A HREF="#XB1L42">XB1L42</A> & ( ((<A HREF="#T1L5">T1L5</A> & !<A HREF="#XB1L43">XB1L43</A>)) # (<A HREF="#XB1L72">XB1L72</A>) ) ) # ( !<A HREF="#XB1L42">XB1L42</A> & ( ((<A HREF="#XB1_shiftreg_data[22]">XB1_shiftreg_data[22]</A> & !<A HREF="#XB1L43">XB1L43</A>)) # (<A HREF="#XB1L72">XB1L72</A>) ) );


<P> --VB1L32 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out~0 at LABCELL_X18_Y7_N6
<P><A NAME="VB1L32">VB1L32</A> = ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1L41Q">VB1L41Q</A> & !<A HREF="#T1_internal_reset">T1_internal_reset</A>)) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1L41Q">VB1L41Q</A> & (!<A HREF="#T1_internal_reset">T1_internal_reset</A> & ((!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A>) # (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A>)))) ) ) );


<P> --XB1L133 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~5 at LABCELL_X16_Y5_N39
<P><A NAME="XB1L133">XB1L133</A> = (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (!<A HREF="#XB1L10">XB1L10</A> & <A HREF="#XB1_shiftreg_mask[22]">XB1_shiftreg_mask[22]</A>));


<P> --HF1_altera_reset_synchronizer_int_chain[0] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X8_Y8_N53
<P> --register power-up is low

<P><A NAME="HF1_altera_reset_synchronizer_int_chain[0]">HF1_altera_reset_synchronizer_int_chain[0]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1L14">CB1L14</A>,  ,  , <A HREF="#HF1_altera_reset_synchronizer_int_chain[1]">HF1_altera_reset_synchronizer_int_chain[1]</A>,  ,  , VCC);


<P> --KE1_resetrequest is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest at FF_X8_Y8_N14
<P> --register power-up is low

<P><A NAME="KE1_resetrequest">KE1_resetrequest</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_take_action_ocimem_a">UE1_take_action_ocimem_a</A>, <A HREF="#UE1_jdo[22]">UE1_jdo[22]</A>,  ,  , VCC);


<P> --CB1L14 is nios_system:NiosII|altera_reset_controller:rst_controller|merged_reset~0 at MLABCELL_X8_Y8_N12
<P><A NAME="CB1L14">CB1L14</A> = (!<A HREF="#LF1_locked_wire[0]">LF1_locked_wire[0]</A>) # (<A HREF="#KE1_resetrequest">KE1_resetrequest</A>);


<P> --JB1L98 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~8 at LABCELL_X13_Y9_N6
<P><A NAME="JB1L98">JB1L98</A> = ( <A HREF="#JB1_data_out_shift_reg[9]">JB1_data_out_shift_reg[9]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & ((!<A HREF="#JB1L125">JB1L125</A>) # ((<A HREF="#RB4_q_b[10]">RB4_q_b[10]</A>)))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#RB3_q_b[10]">RB3_q_b[10]</A>)))) ) ) # ( !<A HREF="#JB1_data_out_shift_reg[9]">JB1_data_out_shift_reg[9]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (<A HREF="#JB1L125">JB1L125</A> & (<A HREF="#RB4_q_b[10]">RB4_q_b[10]</A>))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#RB3_q_b[10]">RB3_q_b[10]</A>)))) ) );


<P> --BB1_edge_capture[3] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[3] at FF_X28_Y11_N1
<P> --register power-up is low

<P><A NAME="BB1_edge_capture[3]">BB1_edge_capture[3]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#BB1L32">BB1L32</A>,  ,  , VCC);


<P> --BB1_read_mux_out[3] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[3] at MLABCELL_X28_Y9_N33
<P><A NAME="BB1_read_mux_out[3]">BB1_read_mux_out[3]</A> = ( <A HREF="#BB1_edge_capture[3]">BB1_edge_capture[3]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#A1L351">A1L351</A> & !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>)) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ((<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>))) ) ) # ( !<A HREF="#BB1_edge_capture[3]">BB1_edge_capture[3]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#A1L351">A1L351</A> & !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>)) ) );


<P> --X1_za_data[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[3] at DDIOINCELL_X24_Y0_N31
<P> --register power-up is low

<P><A NAME="X1_za_data[3]">X1_za_data[3]</A> = DFFEAS(<A HREF="#A1L95">A1L95</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC1_wdata[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3] at FF_X4_Y3_N55
<P> --register power-up is low

<P><A NAME="BC1_wdata[3]">BC1_wdata[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L99">BC1L99</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#BC1L94">BC1L94</A>);


<P> --XB1L80 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~12 at LABCELL_X19_Y7_N36
<P><A NAME="XB1L80">XB1L80</A> = ( <A HREF="#XB1L10">XB1L10</A> & ( <A HREF="#T1_data_reg[3]">T1_data_reg[3]</A> & ( (<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ((<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A>) # (<A HREF="#VB1_data_out[4]">VB1_data_out[4]</A>))) ) ) ) # ( !<A HREF="#XB1L10">XB1L10</A> & ( <A HREF="#T1_data_reg[3]">T1_data_reg[3]</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((<A HREF="#XB1_shiftreg_data[3]">XB1_shiftreg_data[3]</A>)))) # (<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A>)) # (<A HREF="#VB1_data_out[4]">VB1_data_out[4]</A>))) ) ) ) # ( <A HREF="#XB1L10">XB1L10</A> & ( !<A HREF="#T1_data_reg[3]">T1_data_reg[3]</A> & ( (<A HREF="#VB1_data_out[4]">VB1_data_out[4]</A> & (<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & !<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A>)) ) ) ) # ( !<A HREF="#XB1L10">XB1L10</A> & ( !<A HREF="#T1_data_reg[3]">T1_data_reg[3]</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((<A HREF="#XB1_shiftreg_data[3]">XB1_shiftreg_data[3]</A>)))) # (<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (<A HREF="#VB1_data_out[4]">VB1_data_out[4]</A> & ((!<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A>)))) ) ) );


<P> --SE1_MonDReg[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] at FF_X6_Y6_N55
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[11]">SE1_MonDReg[11]</A> = DFFEAS(<A HREF="#SE1L113">SE1L113</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>,  ,  ,  ,  );


<P> --CE1_writedata[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11] at FF_X3_Y8_N37
<P> --register power-up is low

<P><A NAME="CE1_writedata[11]">CE1_writedata[11]</A> = DFFEAS(<A HREF="#WC1L24">WC1L24</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L166 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~5 at LABCELL_X1_Y8_N3
<P><A NAME="SE1L166">SE1L166</A> = ( <A HREF="#SE1_MonDReg[11]">SE1_MonDReg[11]</A> & ( (<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A>) # (<A HREF="#CE1_writedata[11]">CE1_writedata[11]</A>) ) ) # ( !<A HREF="#SE1_MonDReg[11]">SE1_MonDReg[11]</A> & ( (<A HREF="#CE1_writedata[11]">CE1_writedata[11]</A> & !<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A>) ) );


<P> --CE1_byteenable[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1] at FF_X29_Y15_N58
<P> --register power-up is low

<P><A NAME="CE1_byteenable[1]">CE1_byteenable[1]</A> = DFFEAS(<A HREF="#WC1_src_data[33]">WC1_src_data[33]</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L151 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~1 at MLABCELL_X8_Y8_N39
<P><A NAME="SE1L151">SE1L151</A> = ( <A HREF="#CE1_byteenable[1]">CE1_byteenable[1]</A> ) # ( !<A HREF="#CE1_byteenable[1]">CE1_byteenable[1]</A> & ( <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> ) );


<P> --SE1_MonDReg[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] at FF_X6_Y6_N58
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[12]">SE1_MonDReg[12]</A> = DFFEAS(<A HREF="#SE1L114">SE1L114</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>,  ,  ,  ,  );


<P> --CE1_writedata[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12] at FF_X17_Y12_N49
<P> --register power-up is low

<P><A NAME="CE1_writedata[12]">CE1_writedata[12]</A> = DFFEAS(<A HREF="#WC1L25">WC1L25</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L167 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~6 at LABCELL_X9_Y8_N45
<P><A NAME="SE1L167">SE1L167</A> = ( <A HREF="#CE1_writedata[12]">CE1_writedata[12]</A> & ( (!<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A>) # (<A HREF="#SE1_MonDReg[12]">SE1_MonDReg[12]</A>) ) ) # ( !<A HREF="#CE1_writedata[12]">CE1_writedata[12]</A> & ( (<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & <A HREF="#SE1_MonDReg[12]">SE1_MonDReg[12]</A>) ) );


<P> --CE1_writedata[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13] at FF_X3_Y8_N46
<P> --register power-up is low

<P><A NAME="CE1_writedata[13]">CE1_writedata[13]</A> = DFFEAS(<A HREF="#WC1L26">WC1L26</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L168 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~7 at LABCELL_X4_Y8_N57
<P><A NAME="SE1L168">SE1L168</A> = ( <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( <A HREF="#SE1_MonDReg[13]">SE1_MonDReg[13]</A> ) ) # ( !<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( <A HREF="#CE1_writedata[13]">CE1_writedata[13]</A> ) );


<P> --CE1_writedata[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14] at FF_X2_Y4_N47
<P> --register power-up is low

<P><A NAME="CE1_writedata[14]">CE1_writedata[14]</A> = DFFEAS(<A HREF="#WC1L27">WC1L27</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L169 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~8 at LABCELL_X2_Y4_N42
<P><A NAME="SE1L169">SE1L169</A> = (!<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & (<A HREF="#CE1_writedata[14]">CE1_writedata[14]</A>)) # (<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ((<A HREF="#SE1_MonDReg[14]">SE1_MonDReg[14]</A>)));


<P> --CE1_writedata[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15] at FF_X8_Y9_N44
<P> --register power-up is low

<P><A NAME="CE1_writedata[15]">CE1_writedata[15]</A> = DFFEAS(<A HREF="#WC1L28">WC1L28</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L170 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~9 at MLABCELL_X8_Y9_N45
<P><A NAME="SE1L170">SE1L170</A> = ( <A HREF="#CE1_writedata[15]">CE1_writedata[15]</A> & ( (!<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A>) # (<A HREF="#SE1_MonDReg[15]">SE1_MonDReg[15]</A>) ) ) # ( !<A HREF="#CE1_writedata[15]">CE1_writedata[15]</A> & ( (<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & <A HREF="#SE1_MonDReg[15]">SE1_MonDReg[15]</A>) ) );


<P> --CE1_writedata[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16] at FF_X8_Y9_N53
<P> --register power-up is low

<P><A NAME="CE1_writedata[16]">CE1_writedata[16]</A> = DFFEAS(<A HREF="#WC1L29">WC1L29</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L171 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~10 at MLABCELL_X8_Y9_N48
<P><A NAME="SE1L171">SE1L171</A> = ( <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( <A HREF="#SE1_MonDReg[16]">SE1_MonDReg[16]</A> ) ) # ( !<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( <A HREF="#CE1_writedata[16]">CE1_writedata[16]</A> ) );


<P> --CE1_byteenable[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2] at FF_X16_Y10_N40
<P> --register power-up is low

<P><A NAME="CE1_byteenable[2]">CE1_byteenable[2]</A> = DFFEAS(<A HREF="#WC1_src_data[34]">WC1_src_data[34]</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L152 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~2 at LABCELL_X11_Y9_N51
<P><A NAME="SE1L152">SE1L152</A> = ( <A HREF="#CE1_byteenable[2]">CE1_byteenable[2]</A> & ( <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> ) ) # ( !<A HREF="#CE1_byteenable[2]">CE1_byteenable[2]</A> & ( <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> ) ) # ( <A HREF="#CE1_byteenable[2]">CE1_byteenable[2]</A> & ( !<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> ) );


<P> --SE1_MonDReg[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] at FF_X7_Y6_N19
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[5]">SE1_MonDReg[5]</A> = DFFEAS(<A HREF="#SE1L126">SE1L126</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>,  ,  ,  ,  );


<P> --CE1_writedata[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5] at FF_X3_Y8_N4
<P> --register power-up is low

<P><A NAME="CE1_writedata[5]">CE1_writedata[5]</A> = DFFEAS(<A HREF="#WC1L30">WC1L30</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L160 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~11 at LABCELL_X4_Y8_N24
<P><A NAME="SE1L160">SE1L160</A> = ( <A HREF="#SE1_MonDReg[5]">SE1_MonDReg[5]</A> & ( <A HREF="#CE1_writedata[5]">CE1_writedata[5]</A> ) ) # ( !<A HREF="#SE1_MonDReg[5]">SE1_MonDReg[5]</A> & ( <A HREF="#CE1_writedata[5]">CE1_writedata[5]</A> & ( !<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> ) ) ) # ( <A HREF="#SE1_MonDReg[5]">SE1_MonDReg[5]</A> & ( !<A HREF="#CE1_writedata[5]">CE1_writedata[5]</A> & ( <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> ) ) );


<P> --SE1_MonDReg[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] at FF_X8_Y6_N34
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[8]">SE1_MonDReg[8]</A> = DFFEAS(<A HREF="#SE1L116">SE1L116</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , !<A HREF="#UE1L69">UE1L69</A>,  ,  ,  ,  );


<P> --CE1_writedata[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8] at FF_X8_Y9_N22
<P> --register power-up is low

<P><A NAME="CE1_writedata[8]">CE1_writedata[8]</A> = DFFEAS(<A HREF="#WC1L31">WC1L31</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L163 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~12 at MLABCELL_X8_Y9_N18
<P><A NAME="SE1L163">SE1L163</A> = ( <A HREF="#SE1_MonDReg[8]">SE1_MonDReg[8]</A> & ( (<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A>) # (<A HREF="#CE1_writedata[8]">CE1_writedata[8]</A>) ) ) # ( !<A HREF="#SE1_MonDReg[8]">SE1_MonDReg[8]</A> & ( (<A HREF="#CE1_writedata[8]">CE1_writedata[8]</A> & !<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A>) ) );


<P> --BB1_edge_capture[4] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[4] at FF_X23_Y10_N14
<P> --register power-up is low

<P><A NAME="BB1_edge_capture[4]">BB1_edge_capture[4]</A> = DFFEAS(<A HREF="#BB1L33">BB1L33</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BB1_read_mux_out[4] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[4] at LABCELL_X23_Y10_N15
<P><A NAME="BB1_read_mux_out[4]">BB1_read_mux_out[4]</A> = ( <A HREF="#BB1_edge_capture[4]">BB1_edge_capture[4]</A> & ( (!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & <A HREF="#A1L353">A1L353</A>)) # (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>)) ) ) # ( !<A HREF="#BB1_edge_capture[4]">BB1_edge_capture[4]</A> & ( (!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & <A HREF="#A1L353">A1L353</A>)) ) );


<P> --X1_za_data[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[4] at DDIOINCELL_X8_Y0_N65
<P> --register power-up is low

<P><A NAME="X1_za_data[4]">X1_za_data[4]</A> = DFFEAS(<A HREF="#A1L98">A1L98</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC1_wdata[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4] at FF_X4_Y3_N58
<P> --register power-up is low

<P><A NAME="BC1_wdata[4]">BC1_wdata[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L101">BC1L101</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#BC1L94">BC1L94</A>);


<P> --XB1L81 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~13 at LABCELL_X17_Y7_N18
<P><A NAME="XB1L81">XB1L81</A> = ( <A HREF="#VB1_data_out[5]">VB1_data_out[5]</A> & ( <A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (!<A HREF="#XB1L10">XB1L10</A> & ((<A HREF="#XB1_shiftreg_data[4]">XB1_shiftreg_data[4]</A>)))) # (<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((<A HREF="#T1_data_reg[4]">T1_data_reg[4]</A>)))) ) ) ) # ( !<A HREF="#VB1_data_out[5]">VB1_data_out[5]</A> & ( <A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (!<A HREF="#XB1L10">XB1L10</A> & ((<A HREF="#XB1_shiftreg_data[4]">XB1_shiftreg_data[4]</A>)))) # (<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((<A HREF="#T1_data_reg[4]">T1_data_reg[4]</A>)))) ) ) ) # ( <A HREF="#VB1_data_out[5]">VB1_data_out[5]</A> & ( !<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & ( ((!<A HREF="#XB1L10">XB1L10</A> & <A HREF="#XB1_shiftreg_data[4]">XB1_shiftreg_data[4]</A>)) # (<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A>) ) ) ) # ( !<A HREF="#VB1_data_out[5]">VB1_data_out[5]</A> & ( !<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & ( (!<A HREF="#XB1L10">XB1L10</A> & (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#XB1_shiftreg_data[4]">XB1_shiftreg_data[4]</A>)) ) ) );


<P> --CE1_writedata[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10] at FF_X10_Y4_N49
<P> --register power-up is low

<P><A NAME="CE1_writedata[10]">CE1_writedata[10]</A> = DFFEAS(<A HREF="#WC1L32">WC1L32</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L165 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~13 at LABCELL_X7_Y4_N42
<P><A NAME="SE1L165">SE1L165</A> = ( <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( <A HREF="#SE1_MonDReg[10]">SE1_MonDReg[10]</A> ) ) # ( !<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( <A HREF="#SE1_MonDReg[10]">SE1_MonDReg[10]</A> & ( <A HREF="#CE1_writedata[10]">CE1_writedata[10]</A> ) ) ) # ( !<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( !<A HREF="#SE1_MonDReg[10]">SE1_MonDReg[10]</A> & ( <A HREF="#CE1_writedata[10]">CE1_writedata[10]</A> ) ) );


<P> --X1_za_data[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[6] at DDIOINCELL_X26_Y0_N54
<P> --register power-up is low

<P><A NAME="X1_za_data[6]">X1_za_data[6]</A> = DFFEAS(<A HREF="#A1L104">A1L104</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BB1_edge_capture[6] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[6] at FF_X28_Y9_N14
<P> --register power-up is low

<P><A NAME="BB1_edge_capture[6]">BB1_edge_capture[6]</A> = DFFEAS(<A HREF="#BB1L34">BB1L34</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BB1_read_mux_out[6] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[6] at MLABCELL_X28_Y9_N15
<P><A NAME="BB1_read_mux_out[6]">BB1_read_mux_out[6]</A> = ( <A HREF="#A1L357">A1L357</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ((!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>))) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#BB1_edge_capture[6]">BB1_edge_capture[6]</A> & <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>)) ) ) # ( !<A HREF="#A1L357">A1L357</A> & ( (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#BB1_edge_capture[6]">BB1_edge_capture[6]</A> & <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>)) ) );


<P> --BC1_wdata[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6] at FF_X4_Y3_N1
<P> --register power-up is low

<P><A NAME="BC1_wdata[6]">BC1_wdata[6]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L105">BC1L105</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#BC1L94">BC1L94</A>);


<P> --XB1L82 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~14 at LABCELL_X17_Y7_N12
<P><A NAME="XB1L82">XB1L82</A> = ( <A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ( <A HREF="#VB1_data_out[7]">VB1_data_out[7]</A> & ( (!<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A>) # (<A HREF="#T1_data_reg[6]">T1_data_reg[6]</A>) ) ) ) # ( !<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ( <A HREF="#VB1_data_out[7]">VB1_data_out[7]</A> & ( (!<A HREF="#XB1L10">XB1L10</A> & <A HREF="#XB1_shiftreg_data[6]">XB1_shiftreg_data[6]</A>) ) ) ) # ( <A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ( !<A HREF="#VB1_data_out[7]">VB1_data_out[7]</A> & ( (<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & <A HREF="#T1_data_reg[6]">T1_data_reg[6]</A>) ) ) ) # ( !<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ( !<A HREF="#VB1_data_out[7]">VB1_data_out[7]</A> & ( (!<A HREF="#XB1L10">XB1L10</A> & <A HREF="#XB1_shiftreg_data[6]">XB1_shiftreg_data[6]</A>) ) ) );


<P> --BB1_edge_capture[5] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[5] at FF_X28_Y9_N8
<P> --register power-up is low

<P><A NAME="BB1_edge_capture[5]">BB1_edge_capture[5]</A> = DFFEAS(<A HREF="#BB1L35">BB1L35</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BB1_read_mux_out[5] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[5] at MLABCELL_X28_Y9_N9
<P><A NAME="BB1_read_mux_out[5]">BB1_read_mux_out[5]</A> = ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & <A HREF="#BB1_edge_capture[5]">BB1_edge_capture[5]</A>) ) ) # ( !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & <A HREF="#A1L355">A1L355</A>) ) );


<P> --X1_za_data[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[5] at DDIOINCELL_X26_Y0_N88
<P> --register power-up is low

<P><A NAME="X1_za_data[5]">X1_za_data[5]</A> = DFFEAS(<A HREF="#A1L101">A1L101</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC1_wdata[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5] at FF_X4_Y3_N4
<P> --register power-up is low

<P><A NAME="BC1_wdata[5]">BC1_wdata[5]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L103">BC1L103</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#BC1L94">BC1L94</A>);


<P> --XB1L83 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~15 at LABCELL_X17_Y7_N42
<P><A NAME="XB1L83">XB1L83</A> = ( <A HREF="#VB1_data_out[6]">VB1_data_out[6]</A> & ( <A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (<A HREF="#XB1_shiftreg_data[5]">XB1_shiftreg_data[5]</A> & (!<A HREF="#XB1L10">XB1L10</A>))) # (<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((<A HREF="#T1_data_reg[5]">T1_data_reg[5]</A>)))) ) ) ) # ( !<A HREF="#VB1_data_out[6]">VB1_data_out[6]</A> & ( <A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (<A HREF="#XB1_shiftreg_data[5]">XB1_shiftreg_data[5]</A> & (!<A HREF="#XB1L10">XB1L10</A>))) # (<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((<A HREF="#T1_data_reg[5]">T1_data_reg[5]</A>)))) ) ) ) # ( <A HREF="#VB1_data_out[6]">VB1_data_out[6]</A> & ( !<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & ( ((<A HREF="#XB1_shiftreg_data[5]">XB1_shiftreg_data[5]</A> & !<A HREF="#XB1L10">XB1L10</A>)) # (<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A>) ) ) ) # ( !<A HREF="#VB1_data_out[6]">VB1_data_out[6]</A> & ( !<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & ( (<A HREF="#XB1_shiftreg_data[5]">XB1_shiftreg_data[5]</A> & (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & !<A HREF="#XB1L10">XB1L10</A>)) ) ) );


<P> --SE1_MonDReg[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] at FF_X6_Y6_N13
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[9]">SE1_MonDReg[9]</A> = DFFEAS(<A HREF="#SE1L117">SE1L117</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>,  ,  ,  ,  );


<P> --CE1_writedata[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9] at FF_X8_Y9_N16
<P> --register power-up is low

<P><A NAME="CE1_writedata[9]">CE1_writedata[9]</A> = DFFEAS(<A HREF="#WC1L33">WC1L33</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L164 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~14 at LABCELL_X4_Y8_N6
<P><A NAME="SE1L164">SE1L164</A> = ( <A HREF="#CE1_writedata[9]">CE1_writedata[9]</A> & ( <A HREF="#SE1_MonDReg[9]">SE1_MonDReg[9]</A> ) ) # ( !<A HREF="#CE1_writedata[9]">CE1_writedata[9]</A> & ( <A HREF="#SE1_MonDReg[9]">SE1_MonDReg[9]</A> & ( <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> ) ) ) # ( <A HREF="#CE1_writedata[9]">CE1_writedata[9]</A> & ( !<A HREF="#SE1_MonDReg[9]">SE1_MonDReg[9]</A> & ( !<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> ) ) );


<P> --CE1_writedata[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24] at FF_X8_Y9_N55
<P> --register power-up is low

<P><A NAME="CE1_writedata[24]">CE1_writedata[24]</A> = DFFEAS(<A HREF="#WC1L34">WC1L34</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L179 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~15 at MLABCELL_X8_Y8_N24
<P><A NAME="SE1L179">SE1L179</A> = ( <A HREF="#SE1_MonDReg[24]">SE1_MonDReg[24]</A> & ( (<A HREF="#CE1_writedata[24]">CE1_writedata[24]</A>) # (<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A>) ) ) # ( !<A HREF="#SE1_MonDReg[24]">SE1_MonDReg[24]</A> & ( (!<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & <A HREF="#CE1_writedata[24]">CE1_writedata[24]</A>) ) );


<P> --CE1_byteenable[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3] at FF_X17_Y12_N59
<P> --register power-up is low

<P><A NAME="CE1_byteenable[3]">CE1_byteenable[3]</A> = DFFEAS(<A HREF="#WC1_src_data[35]">WC1_src_data[35]</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L153 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~3 at LABCELL_X11_Y9_N42
<P><A NAME="SE1L153">SE1L153</A> = ( <A HREF="#CE1_byteenable[3]">CE1_byteenable[3]</A> ) # ( !<A HREF="#CE1_byteenable[3]">CE1_byteenable[3]</A> & ( <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> ) );


<P> --CE1_writedata[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21] at FF_X33_Y9_N19
<P> --register power-up is low

<P><A NAME="CE1_writedata[21]">CE1_writedata[21]</A> = DFFEAS(<A HREF="#WC1L35">WC1L35</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L176 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~16 at LABCELL_X11_Y9_N45
<P><A NAME="SE1L176">SE1L176</A> = ( <A HREF="#SE1_MonDReg[21]">SE1_MonDReg[21]</A> & ( (<A HREF="#CE1_writedata[21]">CE1_writedata[21]</A>) # (<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A>) ) ) # ( !<A HREF="#SE1_MonDReg[21]">SE1_MonDReg[21]</A> & ( (!<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & <A HREF="#CE1_writedata[21]">CE1_writedata[21]</A>) ) );


<P> --SE1_MonDReg[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] at FF_X7_Y6_N1
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[29]">SE1_MonDReg[29]</A> = DFFEAS(<A HREF="#SE1L122">SE1L122</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>,  ,  ,  ,  );


<P> --CE1_writedata[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29] at FF_X10_Y9_N16
<P> --register power-up is low

<P><A NAME="CE1_writedata[29]">CE1_writedata[29]</A> = DFFEAS(<A HREF="#WC1L36">WC1L36</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L184 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~17 at LABCELL_X9_Y8_N39
<P><A NAME="SE1L184">SE1L184</A> = ( <A HREF="#SE1_MonDReg[29]">SE1_MonDReg[29]</A> & ( (<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A>) # (<A HREF="#CE1_writedata[29]">CE1_writedata[29]</A>) ) ) # ( !<A HREF="#SE1_MonDReg[29]">SE1_MonDReg[29]</A> & ( (<A HREF="#CE1_writedata[29]">CE1_writedata[29]</A> & !<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A>) ) );


<P> --X1_za_data[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[9] at DDIOINCELL_X24_Y0_N14
<P> --register power-up is low

<P><A NAME="X1_za_data[9]">X1_za_data[9]</A> = DFFEAS(<A HREF="#A1L113">A1L113</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --CE1_writedata[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25] at FF_X11_Y9_N25
<P> --register power-up is low

<P><A NAME="CE1_writedata[25]">CE1_writedata[25]</A> = DFFEAS(<A HREF="#WC1L37">WC1L37</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L180 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~18 at LABCELL_X10_Y9_N6
<P><A NAME="SE1L180">SE1L180</A> = ( <A HREF="#CE1_writedata[25]">CE1_writedata[25]</A> & ( (!<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A>) # (<A HREF="#SE1_MonDReg[25]">SE1_MonDReg[25]</A>) ) ) # ( !<A HREF="#CE1_writedata[25]">CE1_writedata[25]</A> & ( (<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & <A HREF="#SE1_MonDReg[25]">SE1_MonDReg[25]</A>) ) );


<P> --X1_za_data[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[2] at DDIOINCELL_X22_Y0_N65
<P> --register power-up is low

<P><A NAME="X1_za_data[2]">X1_za_data[2]</A> = DFFEAS(<A HREF="#A1L92">A1L92</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --CE1_writedata[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22] at FF_X33_Y9_N13
<P> --register power-up is low

<P><A NAME="CE1_writedata[22]">CE1_writedata[22]</A> = DFFEAS(<A HREF="#WC1L38">WC1L38</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L177 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~19 at LABCELL_X11_Y9_N54
<P><A NAME="SE1L177">SE1L177</A> = ( <A HREF="#CE1_writedata[22]">CE1_writedata[22]</A> & ( (!<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A>) # (<A HREF="#SE1L86Q">SE1L86Q</A>) ) ) # ( !<A HREF="#CE1_writedata[22]">CE1_writedata[22]</A> & ( (<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & <A HREF="#SE1L86Q">SE1L86Q</A>) ) );


<P> --CE1_writedata[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23] at FF_X33_Y9_N55
<P> --register power-up is low

<P><A NAME="CE1_writedata[23]">CE1_writedata[23]</A> = DFFEAS(<A HREF="#WC1L39">WC1L39</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L178 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~20 at LABCELL_X9_Y8_N6
<P><A NAME="SE1L178">SE1L178</A> = ( <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( <A HREF="#CE1_writedata[23]">CE1_writedata[23]</A> & ( <A HREF="#SE1_MonDReg[23]">SE1_MonDReg[23]</A> ) ) ) # ( !<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( <A HREF="#CE1_writedata[23]">CE1_writedata[23]</A> ) ) # ( <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( !<A HREF="#CE1_writedata[23]">CE1_writedata[23]</A> & ( <A HREF="#SE1_MonDReg[23]">SE1_MonDReg[23]</A> ) ) );


<P> --CE1_writedata[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26] at FF_X33_Y9_N40
<P> --register power-up is low

<P><A NAME="CE1_writedata[26]">CE1_writedata[26]</A> = DFFEAS(<A HREF="#WC1L40">WC1L40</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L181 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~21 at LABCELL_X9_Y8_N27
<P><A NAME="SE1L181">SE1L181</A> = ( <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( <A HREF="#SE1_MonDReg[26]">SE1_MonDReg[26]</A> ) ) # ( !<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( <A HREF="#SE1_MonDReg[26]">SE1_MonDReg[26]</A> & ( <A HREF="#CE1_writedata[26]">CE1_writedata[26]</A> ) ) ) # ( !<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( !<A HREF="#SE1_MonDReg[26]">SE1_MonDReg[26]</A> & ( <A HREF="#CE1_writedata[26]">CE1_writedata[26]</A> ) ) );


<P> --X1_za_data[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[7] at DDIOINCELL_X20_Y0_N14
<P> --register power-up is low

<P><A NAME="X1_za_data[7]">X1_za_data[7]</A> = DFFEAS(<A HREF="#A1L107">A1L107</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --CE1_writedata[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27] at FF_X33_Y9_N7
<P> --register power-up is low

<P><A NAME="CE1_writedata[27]">CE1_writedata[27]</A> = DFFEAS(<A HREF="#WC1L41">WC1L41</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L182 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~22 at LABCELL_X9_Y8_N57
<P><A NAME="SE1L182">SE1L182</A> = ( <A HREF="#CE1_writedata[27]">CE1_writedata[27]</A> & ( (!<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A>) # (<A HREF="#SE1_MonDReg[27]">SE1_MonDReg[27]</A>) ) ) # ( !<A HREF="#CE1_writedata[27]">CE1_writedata[27]</A> & ( (<A HREF="#SE1_MonDReg[27]">SE1_MonDReg[27]</A> & <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A>) ) );


<P> --ZD1L518 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~31 at MLABCELL_X34_Y14_N48
<P><A NAME="ZD1L518">ZD1L518</A> = (!<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & (<A HREF="#ZD1_E_shift_rot_result[29]">ZD1_E_shift_rot_result[29]</A>)) # (<A HREF="#ZD1_R_ctrl_shift_rot_right">ZD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#ZD1_E_shift_rot_result[31]">ZD1_E_shift_rot_result[31]</A>)));


<P> --ZD1L379 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~28 at LABCELL_X33_Y14_N39
<P><A NAME="ZD1L379">ZD1L379</A> = ( <A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ( <A HREF="#ZD1_E_shift_rot_result[27]">ZD1_E_shift_rot_result[27]</A> ) ) # ( !<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ( (!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & ((<A HREF="#ZD1L226">ZD1L226</A>))) # (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & (<A HREF="#ZD1L425">ZD1L425</A>)) ) );


<P> --CE1_writedata[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30] at FF_X2_Y4_N37
<P> --register power-up is low

<P><A NAME="CE1_writedata[30]">CE1_writedata[30]</A> = DFFEAS(<A HREF="#WC1L42">WC1L42</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L185 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~23 at LABCELL_X2_Y4_N39
<P><A NAME="SE1L185">SE1L185</A> = (!<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ((<A HREF="#CE1_writedata[30]">CE1_writedata[30]</A>))) # (<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & (<A HREF="#SE1_MonDReg[30]">SE1_MonDReg[30]</A>));


<P> --X1_za_data[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[10] at DDIOINCELL_X26_Y0_N105
<P> --register power-up is low

<P><A NAME="X1_za_data[10]">X1_za_data[10]</A> = DFFEAS(<A HREF="#A1L116">A1L116</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_za_data[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[8] at DDIOINCELL_X14_Y0_N65
<P> --register power-up is low

<P><A NAME="X1_za_data[8]">X1_za_data[8]</A> = DFFEAS(<A HREF="#A1L110">A1L110</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --CE1_writedata[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28] at FF_X33_Y9_N49
<P> --register power-up is low

<P><A NAME="CE1_writedata[28]">CE1_writedata[28]</A> = DFFEAS(<A HREF="#WC1L43">WC1L43</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L183 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~24 at LABCELL_X4_Y8_N12
<P><A NAME="SE1L183">SE1L183</A> = ( <A HREF="#CE1_writedata[28]">CE1_writedata[28]</A> & ( <A HREF="#SE1_MonDReg[28]">SE1_MonDReg[28]</A> ) ) # ( !<A HREF="#CE1_writedata[28]">CE1_writedata[28]</A> & ( <A HREF="#SE1_MonDReg[28]">SE1_MonDReg[28]</A> & ( <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> ) ) ) # ( <A HREF="#CE1_writedata[28]">CE1_writedata[28]</A> & ( !<A HREF="#SE1_MonDReg[28]">SE1_MonDReg[28]</A> & ( !<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> ) ) );


<P> --CE1_writedata[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17] at FF_X11_Y9_N31
<P> --register power-up is low

<P><A NAME="CE1_writedata[17]">CE1_writedata[17]</A> = DFFEAS(<A HREF="#WC1L44">WC1L44</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L172 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~25 at LABCELL_X9_Y8_N51
<P><A NAME="SE1L172">SE1L172</A> = ( <A HREF="#CE1_writedata[17]">CE1_writedata[17]</A> & ( (!<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A>) # (<A HREF="#SE1_MonDReg[17]">SE1_MonDReg[17]</A>) ) ) # ( !<A HREF="#CE1_writedata[17]">CE1_writedata[17]</A> & ( (<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & <A HREF="#SE1_MonDReg[17]">SE1_MonDReg[17]</A>) ) );


<P> --X1_za_data[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[13] at DDIOINCELL_X22_Y0_N31
<P> --register power-up is low

<P><A NAME="X1_za_data[13]">X1_za_data[13]</A> = DFFEAS(<A HREF="#A1L125">A1L125</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --CE1_writedata[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19] at FF_X3_Y8_N55
<P> --register power-up is low

<P><A NAME="CE1_writedata[19]">CE1_writedata[19]</A> = DFFEAS(<A HREF="#WC1L45">WC1L45</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L174 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~26 at LABCELL_X4_Y8_N18
<P><A NAME="SE1L174">SE1L174</A> = ( <A HREF="#SE1_MonDReg[19]">SE1_MonDReg[19]</A> & ( (<A HREF="#CE1_writedata[19]">CE1_writedata[19]</A>) # (<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A>) ) ) # ( !<A HREF="#SE1_MonDReg[19]">SE1_MonDReg[19]</A> & ( (!<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & <A HREF="#CE1_writedata[19]">CE1_writedata[19]</A>) ) );


<P> --SE1_MonDReg[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] at FF_X7_Y6_N7
<P> --register power-up is low

<P><A NAME="SE1_MonDReg[18]">SE1_MonDReg[18]</A> = DFFEAS(<A HREF="#SE1L118">SE1L118</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>,  ,  ,  ,  );


<P> --CE1_writedata[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18] at FF_X33_Y9_N31
<P> --register power-up is low

<P><A NAME="CE1_writedata[18]">CE1_writedata[18]</A> = DFFEAS(<A HREF="#WC1L46">WC1L46</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L173 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~27 at LABCELL_X11_Y9_N9
<P><A NAME="SE1L173">SE1L173</A> = (!<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & (<A HREF="#CE1_writedata[18]">CE1_writedata[18]</A>)) # (<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ((<A HREF="#SE1_MonDReg[18]">SE1_MonDReg[18]</A>)));


<P> --X1_za_data[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[14] at DDIOINCELL_X26_Y0_N71
<P> --register power-up is low

<P><A NAME="X1_za_data[14]">X1_za_data[14]</A> = DFFEAS(<A HREF="#A1L128">A1L128</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --V1L92 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0 at LABCELL_X18_Y8_N30
<P><A NAME="V1L92">V1L92</A> = ( <A HREF="#V1L64">V1L64</A> & ( (!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ((!<A HREF="#AD1L14">AD1L14</A> & ((<A HREF="#V1_woverflow">V1_woverflow</A>))) # (<A HREF="#AD1L14">AD1L14</A> & (<A HREF="#JC1_b_full">JC1_b_full</A>)))) # (<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & (((<A HREF="#V1_woverflow">V1_woverflow</A>)))) ) ) # ( !<A HREF="#V1L64">V1L64</A> & ( <A HREF="#V1_woverflow">V1_woverflow</A> ) );


<P> --CE1_writedata[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20] at FF_X16_Y10_N32
<P> --register power-up is low

<P><A NAME="CE1_writedata[20]">CE1_writedata[20]</A> = DFFEAS(<A HREF="#WC1L47">WC1L47</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L175 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~28 at LABCELL_X9_Y8_N48
<P><A NAME="SE1L175">SE1L175</A> = ( <A HREF="#SE1_MonDReg[20]">SE1_MonDReg[20]</A> & ( (<A HREF="#CE1_writedata[20]">CE1_writedata[20]</A>) # (<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A>) ) ) # ( !<A HREF="#SE1_MonDReg[20]">SE1_MonDReg[20]</A> & ( (!<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & <A HREF="#CE1_writedata[20]">CE1_writedata[20]</A>) ) );


<P> --X1_za_data[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[15] at DDIOINCELL_X20_Y0_N48
<P> --register power-up is low

<P><A NAME="X1_za_data[15]">X1_za_data[15]</A> = DFFEAS(<A HREF="#A1L131">A1L131</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --V1L87 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|rvalid~1 at LABCELL_X18_Y8_N51
<P><A NAME="V1L87">V1L87</A> = ( <A HREF="#V1L73">V1L73</A> & ( <A HREF="#JC2_b_non_empty">JC2_b_non_empty</A> ) ) # ( !<A HREF="#V1L73">V1L73</A> & ( <A HREF="#V1_rvalid">V1_rvalid</A> ) );


<P> --X1_za_data[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[1] at DDIOINCELL_X24_Y0_N48
<P> --register power-up is low

<P><A NAME="X1_za_data[1]">X1_za_data[1]</A> = DFFEAS(<A HREF="#A1L89">A1L89</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --CE1_writedata[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7] at FF_X8_Y9_N40
<P> --register power-up is low

<P><A NAME="CE1_writedata[7]">CE1_writedata[7]</A> = DFFEAS(<A HREF="#WC1L48">WC1L48</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L162 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~29 at LABCELL_X7_Y8_N57
<P><A NAME="SE1L162">SE1L162</A> = ( <A HREF="#CE1_writedata[7]">CE1_writedata[7]</A> & ( (!<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A>) # (<A HREF="#SE1_MonDReg[7]">SE1_MonDReg[7]</A>) ) ) # ( !<A HREF="#CE1_writedata[7]">CE1_writedata[7]</A> & ( (<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & <A HREF="#SE1_MonDReg[7]">SE1_MonDReg[7]</A>) ) );


<P> --CE1_writedata[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6] at FF_X2_Y8_N25
<P> --register power-up is low

<P><A NAME="CE1_writedata[6]">CE1_writedata[6]</A> = DFFEAS(<A HREF="#WC1L49">WC1L49</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L161 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~30 at MLABCELL_X3_Y8_N27
<P><A NAME="SE1L161">SE1L161</A> = ( <A HREF="#SE1_MonDReg[6]">SE1_MonDReg[6]</A> & ( <A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> ) ) # ( <A HREF="#SE1_MonDReg[6]">SE1_MonDReg[6]</A> & ( !<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( <A HREF="#CE1_writedata[6]">CE1_writedata[6]</A> ) ) ) # ( !<A HREF="#SE1_MonDReg[6]">SE1_MonDReg[6]</A> & ( !<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & ( <A HREF="#CE1_writedata[6]">CE1_writedata[6]</A> ) ) );


<P> --BB1_edge_capture[7] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[7] at FF_X28_Y9_N25
<P> --register power-up is low

<P><A NAME="BB1_edge_capture[7]">BB1_edge_capture[7]</A> = DFFEAS(<A HREF="#BB1L36">BB1L36</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BB1_read_mux_out[7] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[7] at MLABCELL_X28_Y9_N39
<P><A NAME="BB1_read_mux_out[7]">BB1_read_mux_out[7]</A> = ( <A HREF="#A1L359">A1L359</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ((!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>))) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#BB1_edge_capture[7]">BB1_edge_capture[7]</A> & <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>)) ) ) # ( !<A HREF="#A1L359">A1L359</A> & ( (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#BB1_edge_capture[7]">BB1_edge_capture[7]</A> & <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>)) ) );


<P> --BC1_wdata[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7] at FF_X4_Y3_N43
<P> --register power-up is low

<P><A NAME="BC1_wdata[7]">BC1_wdata[7]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L107">BC1L107</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#BC1L94">BC1L94</A>);


<P> --XB1L84 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~16 at LABCELL_X17_Y7_N36
<P><A NAME="XB1L84">XB1L84</A> = ( <A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ( <A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & ( <A HREF="#T1_data_reg[7]">T1_data_reg[7]</A> ) ) ) # ( !<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ( <A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & ( (<A HREF="#XB1_shiftreg_data[7]">XB1_shiftreg_data[7]</A> & !<A HREF="#XB1L10">XB1L10</A>) ) ) ) # ( <A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ( !<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & ( <A HREF="#VB1_data_out[8]">VB1_data_out[8]</A> ) ) ) # ( !<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ( !<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & ( (<A HREF="#XB1_shiftreg_data[7]">XB1_shiftreg_data[7]</A> & !<A HREF="#XB1L10">XB1L10</A>) ) ) );


<P> --S1L21 is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt~0 at LABCELL_X18_Y11_N6
<P><A NAME="S1L21">S1L21</A> = ( <A HREF="#HB1_left_audio_fifo_read_space[5]">HB1_left_audio_fifo_read_space[5]</A> & ( (!<A HREF="#HB1_left_audio_fifo_read_space[7]">HB1_left_audio_fifo_read_space[7]</A> & (!<A HREF="#HB1_left_audio_fifo_read_space[6]">HB1_left_audio_fifo_read_space[6]</A> & !<A HREF="#HB1_right_audio_fifo_read_space[7]">HB1_right_audio_fifo_read_space[7]</A>)) ) ) # ( !<A HREF="#HB1_left_audio_fifo_read_space[5]">HB1_left_audio_fifo_read_space[5]</A> & ( (!<A HREF="#HB1_left_audio_fifo_read_space[7]">HB1_left_audio_fifo_read_space[7]</A> & !<A HREF="#HB1_right_audio_fifo_read_space[7]">HB1_right_audio_fifo_read_space[7]</A>) ) );


<P> --S1L22 is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt~1 at LABCELL_X17_Y11_N42
<P><A NAME="S1L22">S1L22</A> = ( <A HREF="#HB1_right_audio_fifo_read_space[5]">HB1_right_audio_fifo_read_space[5]</A> & ( <A HREF="#S1_read_interrupt_en">S1_read_interrupt_en</A> & ( (!<A HREF="#S1L21">S1L21</A>) # (<A HREF="#HB1_right_audio_fifo_read_space[6]">HB1_right_audio_fifo_read_space[6]</A>) ) ) ) # ( !<A HREF="#HB1_right_audio_fifo_read_space[5]">HB1_right_audio_fifo_read_space[5]</A> & ( <A HREF="#S1_read_interrupt_en">S1_read_interrupt_en</A> & ( !<A HREF="#S1L21">S1L21</A> ) ) );


<P> --VB1L12 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_error~0 at LABCELL_X16_Y8_N54
<P><A NAME="VB1L12">VB1L12</A> = ( <A HREF="#T1_ack">T1_ack</A> & ( <A HREF="#VB1_auto_init_error">VB1_auto_init_error</A> ) ) # ( !<A HREF="#T1_ack">T1_ack</A> & ( (<A HREF="#VB1_auto_init_error">VB1_auto_init_error</A>) # (<A HREF="#VB1L7">VB1L7</A>) ) );


<P> --XB1L55 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15]~17 at LABCELL_X18_Y6_N0
<P><A NAME="XB1L55">XB1L55</A> = ( <A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & ( (<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#T1L5">T1L5</A>) ) ) # ( !<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & ( <A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> ) );


<P> --XB1L56 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15]~18 at LABCELL_X18_Y6_N33
<P><A NAME="XB1L56">XB1L56</A> = ( <A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & ( <A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> ) );


<P> --XB1L85 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~19 at LABCELL_X18_Y6_N36
<P><A NAME="XB1L85">XB1L85</A> = ( <A HREF="#T1_data_reg[8]">T1_data_reg[8]</A> & ( <A HREF="#XB1_shiftreg_data[9]">XB1_shiftreg_data[9]</A> & ( (!<A HREF="#XB1L56">XB1L56</A> & (((!<A HREF="#XB1L55">XB1L55</A>) # (<A HREF="#VB1_data_out[10]">VB1_data_out[10]</A>)))) # (<A HREF="#XB1L56">XB1L56</A> & (((<A HREF="#XB1L55">XB1L55</A>)) # (<A HREF="#T1_address_for_transfer[0]">T1_address_for_transfer[0]</A>))) ) ) ) # ( !<A HREF="#T1_data_reg[8]">T1_data_reg[8]</A> & ( <A HREF="#XB1_shiftreg_data[9]">XB1_shiftreg_data[9]</A> & ( (!<A HREF="#XB1L56">XB1L56</A> & (((!<A HREF="#XB1L55">XB1L55</A>) # (<A HREF="#VB1_data_out[10]">VB1_data_out[10]</A>)))) # (<A HREF="#XB1L56">XB1L56</A> & (<A HREF="#T1_address_for_transfer[0]">T1_address_for_transfer[0]</A> & (!<A HREF="#XB1L55">XB1L55</A>))) ) ) ) # ( <A HREF="#T1_data_reg[8]">T1_data_reg[8]</A> & ( !<A HREF="#XB1_shiftreg_data[9]">XB1_shiftreg_data[9]</A> & ( (!<A HREF="#XB1L56">XB1L56</A> & (((<A HREF="#XB1L55">XB1L55</A> & <A HREF="#VB1_data_out[10]">VB1_data_out[10]</A>)))) # (<A HREF="#XB1L56">XB1L56</A> & (((<A HREF="#XB1L55">XB1L55</A>)) # (<A HREF="#T1_address_for_transfer[0]">T1_address_for_transfer[0]</A>))) ) ) ) # ( !<A HREF="#T1_data_reg[8]">T1_data_reg[8]</A> & ( !<A HREF="#XB1_shiftreg_data[9]">XB1_shiftreg_data[9]</A> & ( (!<A HREF="#XB1L56">XB1L56</A> & (((<A HREF="#XB1L55">XB1L55</A> & <A HREF="#VB1_data_out[10]">VB1_data_out[10]</A>)))) # (<A HREF="#XB1L56">XB1L56</A> & (<A HREF="#T1_address_for_transfer[0]">T1_address_for_transfer[0]</A> & (!<A HREF="#XB1L55">XB1L55</A>))) ) ) );


<P> --XB1L57 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15]~20 at LABCELL_X17_Y8_N18
<P><A NAME="XB1L57">XB1L57</A> = ( <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> & ( <A HREF="#XB1L10">XB1L10</A> ) ) # ( !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> & ( <A HREF="#XB1L10">XB1L10</A> ) ) # ( <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> & ( !<A HREF="#XB1L10">XB1L10</A> ) ) # ( !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> & ( !<A HREF="#XB1L10">XB1L10</A> & ( (<A HREF="#AD1L14">AD1L14</A> & (<A HREF="#T1L81">T1L81</A> & (<A HREF="#T1L40">T1L40</A> & <A HREF="#BD1L11">BD1L11</A>))) ) ) );


<P> --S1_write_interrupt_en is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt_en at FF_X17_Y9_N7
<P> --register power-up is low

<P><A NAME="S1_write_interrupt_en">S1_write_interrupt_en</A> = DFFEAS(<A HREF="#S1L77">S1L77</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#S1L19">S1L19</A>,  ,  ,  ,  );


<P> --S1L78 is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt~0 at LABCELL_X17_Y10_N42
<P><A NAME="S1L78">S1L78</A> = ( !<A HREF="#JB1_left_channel_fifo_write_space[7]">JB1_left_channel_fifo_write_space[7]</A> & ( (!<A HREF="#JB1_right_channel_fifo_write_space[7]">JB1_right_channel_fifo_write_space[7]</A> & ((!<A HREF="#JB1_left_channel_fifo_write_space[5]">JB1_left_channel_fifo_write_space[5]</A>) # (!<A HREF="#JB1L120Q">JB1L120Q</A>))) ) );


<P> --S1L79 is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt~1 at LABCELL_X17_Y9_N27
<P><A NAME="S1L79">S1L79</A> = ( <A HREF="#JB1_right_channel_fifo_write_space[6]">JB1_right_channel_fifo_write_space[6]</A> & ( (<A HREF="#S1_write_interrupt_en">S1_write_interrupt_en</A> & ((!<A HREF="#S1L78">S1L78</A>) # (<A HREF="#JB1_right_channel_fifo_write_space[5]">JB1_right_channel_fifo_write_space[5]</A>))) ) ) # ( !<A HREF="#JB1_right_channel_fifo_write_space[6]">JB1_right_channel_fifo_write_space[6]</A> & ( (<A HREF="#S1_write_interrupt_en">S1_write_interrupt_en</A> & !<A HREF="#S1L78">S1L78</A>) ) );


<P> --V1L62 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ac~0 at LABCELL_X18_Y8_N33
<P><A NAME="V1L62">V1L62</A> = ( !<A HREF="#BC1L58Q">BC1L58Q</A> & ( !<A HREF="#BC1L60Q">BC1L60Q</A> ) );


<P> --V1L63 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ac~1 at LABCELL_X18_Y8_N42
<P><A NAME="V1L63">V1L63</A> = ( <A HREF="#V1_ac">V1_ac</A> & ( <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A> & ( (!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>) # ((!<A HREF="#V1L64">V1L64</A>) # ((!<A HREF="#V1L62">V1L62</A>) # (!<A HREF="#AD1L14">AD1L14</A>))) ) ) ) # ( !<A HREF="#V1_ac">V1_ac</A> & ( <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A> & ( !<A HREF="#V1L62">V1L62</A> ) ) ) # ( <A HREF="#V1_ac">V1_ac</A> & ( !<A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A> ) ) # ( !<A HREF="#V1_ac">V1_ac</A> & ( !<A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A> & ( !<A HREF="#V1L62">V1L62</A> ) ) );


<P> --X1_za_data[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[11] at DDIOINCELL_X16_Y0_N65
<P> --register power-up is low

<P><A NAME="X1_za_data[11]">X1_za_data[11]</A> = DFFEAS(<A HREF="#A1L119">A1L119</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_za_data[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[12] at DDIOINCELL_X16_Y0_N48
<P> --register power-up is low

<P><A NAME="X1_za_data[12]">X1_za_data[12]</A> = DFFEAS(<A HREF="#A1L122">A1L122</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L396 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0 at MLABCELL_X34_Y11_N6
<P><A NAME="ZD1L396">ZD1L396</A> = ( !<A HREF="#ZD1L617">ZD1L617</A> & ( (!<A HREF="#ZD1L616">ZD1L616</A> & ((!<A HREF="#ZD1L614">ZD1L614</A>) # ((!<A HREF="#ZD1L631">ZD1L631</A> & !<A HREF="#ZD1L633">ZD1L633</A>)))) ) );


<P> --ZD1L397 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1 at MLABCELL_X34_Y11_N15
<P><A NAME="ZD1L397">ZD1L397</A> = ( <A HREF="#ZD1_R_valid">ZD1_R_valid</A> & ( ((!<A HREF="#ZD1L396">ZD1L396</A>) # (<A HREF="#ZD1L628">ZD1L628</A>)) # (<A HREF="#ZD1L622">ZD1L622</A>) ) );


<P> --ZD1L381 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~29 at LABCELL_X33_Y14_N9
<P><A NAME="ZD1L381">ZD1L381</A> = ( <A HREF="#ZD1L230">ZD1L230</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ((!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>) # ((<A HREF="#ZD1L427">ZD1L427</A>)))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (((<A HREF="#ZD1_E_shift_rot_result[29]">ZD1_E_shift_rot_result[29]</A>)))) ) ) # ( !<A HREF="#ZD1L230">ZD1L230</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & (<A HREF="#ZD1L427">ZD1L427</A>))) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (((<A HREF="#ZD1_E_shift_rot_result[29]">ZD1_E_shift_rot_result[29]</A>)))) ) );


<P> --ZD1L380 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~30 at LABCELL_X33_Y14_N54
<P><A NAME="ZD1L380">ZD1L380</A> = ( <A HREF="#ZD1L426">ZD1L426</A> & ( <A HREF="#ZD1_E_shift_rot_result[28]">ZD1_E_shift_rot_result[28]</A> & ( ((<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A>) # (<A HREF="#ZD1L234">ZD1L234</A>)) # (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>) ) ) ) # ( !<A HREF="#ZD1L426">ZD1L426</A> & ( <A HREF="#ZD1_E_shift_rot_result[28]">ZD1_E_shift_rot_result[28]</A> & ( ((!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & <A HREF="#ZD1L234">ZD1L234</A>)) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A>) ) ) ) # ( <A HREF="#ZD1L426">ZD1L426</A> & ( !<A HREF="#ZD1_E_shift_rot_result[28]">ZD1_E_shift_rot_result[28]</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ((<A HREF="#ZD1L234">ZD1L234</A>) # (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>))) ) ) ) # ( !<A HREF="#ZD1L426">ZD1L426</A> & ( !<A HREF="#ZD1_E_shift_rot_result[28]">ZD1_E_shift_rot_result[28]</A> & ( (!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A> & (<A HREF="#ZD1L234">ZD1L234</A> & !<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A>)) ) ) );


<P> --ZD1L383 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~31 at LABCELL_X30_Y14_N54
<P><A NAME="ZD1L383">ZD1L383</A> = ( <A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ( <A HREF="#ZD1L218">ZD1L218</A> & ( <A HREF="#ZD1_E_shift_rot_result[31]">ZD1_E_shift_rot_result[31]</A> ) ) ) # ( !<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ( <A HREF="#ZD1L218">ZD1L218</A> & ( (!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>) # (<A HREF="#ZD1L429">ZD1L429</A>) ) ) ) # ( <A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ( !<A HREF="#ZD1L218">ZD1L218</A> & ( <A HREF="#ZD1_E_shift_rot_result[31]">ZD1_E_shift_rot_result[31]</A> ) ) ) # ( !<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ( !<A HREF="#ZD1L218">ZD1L218</A> & ( (<A HREF="#ZD1L429">ZD1L429</A> & <A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>) ) ) );


<P> --ZD1L382 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~32 at MLABCELL_X34_Y13_N24
<P><A NAME="ZD1L382">ZD1L382</A> = ( <A HREF="#ZD1L222">ZD1L222</A> & ( <A HREF="#ZD1L428">ZD1L428</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A>) # (<A HREF="#ZD1_E_shift_rot_result[30]">ZD1_E_shift_rot_result[30]</A>) ) ) ) # ( !<A HREF="#ZD1L222">ZD1L222</A> & ( <A HREF="#ZD1L428">ZD1L428</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>)) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ((<A HREF="#ZD1_E_shift_rot_result[30]">ZD1_E_shift_rot_result[30]</A>))) ) ) ) # ( <A HREF="#ZD1L222">ZD1L222</A> & ( !<A HREF="#ZD1L428">ZD1L428</A> & ( (!<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & (!<A HREF="#ZD1_R_ctrl_logic">ZD1_R_ctrl_logic</A>)) # (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & ((<A HREF="#ZD1_E_shift_rot_result[30]">ZD1_E_shift_rot_result[30]</A>))) ) ) ) # ( !<A HREF="#ZD1L222">ZD1L222</A> & ( !<A HREF="#ZD1L428">ZD1L428</A> & ( (<A HREF="#ZD1_R_ctrl_shift_rot">ZD1_R_ctrl_shift_rot</A> & <A HREF="#ZD1_E_shift_rot_result[30]">ZD1_E_shift_rot_result[30]</A>) ) ) );


<P> --VE1L76 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29 at MLABCELL_X3_Y6_N45
<P><A NAME="VE1L76">VE1L76</A> = ( <A HREF="#SE1_MonDReg[17]">SE1_MonDReg[17]</A> & ( <A HREF="#VE1_sr[19]">VE1_sr[19]</A> & ( (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # ((<A HREF="#HE1_break_readreg[17]">HE1_break_readreg[17]</A>) # (<A HREF="#TE1L3">TE1L3</A>)) ) ) ) # ( !<A HREF="#SE1_MonDReg[17]">SE1_MonDReg[17]</A> & ( <A HREF="#VE1_sr[19]">VE1_sr[19]</A> & ( ((<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & <A HREF="#HE1_break_readreg[17]">HE1_break_readreg[17]</A>)) # (<A HREF="#TE1L3">TE1L3</A>) ) ) ) # ( <A HREF="#SE1_MonDReg[17]">SE1_MonDReg[17]</A> & ( !<A HREF="#VE1_sr[19]">VE1_sr[19]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # (<A HREF="#HE1_break_readreg[17]">HE1_break_readreg[17]</A>))) ) ) ) # ( !<A HREF="#SE1_MonDReg[17]">SE1_MonDReg[17]</A> & ( !<A HREF="#VE1_sr[19]">VE1_sr[19]</A> & ( (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (!<A HREF="#TE1L3">TE1L3</A> & <A HREF="#HE1_break_readreg[17]">HE1_break_readreg[17]</A>)) ) ) );


<P> --UE1_jdo[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] at FF_X1_Y6_N11
<P> --register power-up is low

<P><A NAME="UE1_jdo[16]">UE1_jdo[16]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>, <A HREF="#VE1_sr[16]">VE1_sr[16]</A>,  ,  , VCC);


<P> --SE1L109 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6 at LABCELL_X7_Y6_N24
<P><A NAME="SE1L109">SE1L109</A> = ( !<A HREF="#SE1_MonAReg[3]">SE1_MonAReg[3]</A> & ( (!<A HREF="#SE1_jtag_ram_rd_d1">SE1_jtag_ram_rd_d1</A> & (!<A HREF="#SE1_MonAReg[4]">SE1_MonAReg[4]</A> $ (<A HREF="#SE1_MonAReg[2]">SE1_MonAReg[2]</A>))) ) );


<P> --SE1L110 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7 at MLABCELL_X6_Y6_N15
<P><A NAME="SE1L110">SE1L110</A> = ( <A HREF="#DF1_q_a[16]">DF1_q_a[16]</A> & ( (!<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (((<A HREF="#SE1L109">SE1L109</A>)) # (<A HREF="#SE1_jtag_ram_rd_d1">SE1_jtag_ram_rd_d1</A>))) # (<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (((<A HREF="#UE1_jdo[19]">UE1_jdo[19]</A>)))) ) ) # ( !<A HREF="#DF1_q_a[16]">DF1_q_a[16]</A> & ( (!<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (<A HREF="#SE1L109">SE1L109</A>)) # (<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & ((<A HREF="#UE1_jdo[19]">UE1_jdo[19]</A>))) ) );


<P> --X1_rd_valid[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1] at FF_X31_Y5_N8
<P> --register power-up is low

<P><A NAME="X1_rd_valid[1]">X1_rd_valid[1]</A> = DFFEAS(<A HREF="#X1L385">X1L385</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC8L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always4~0 at LABCELL_X24_Y7_N57
<P><A NAME="PC8L5">PC8L5</A> = (!<A HREF="#PC8_mem_used[4]">PC8_mem_used[4]</A>) # (<A HREF="#NC8L2">NC8L2</A>);


<P> --PC8_mem[5][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][52] at FF_X25_Y7_N47
<P> --register power-up is low

<P><A NAME="PC8_mem[5][52]">PC8_mem[5][52]</A> = DFFEAS(<A HREF="#PC8L57">PC8L57</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC8L48 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][52]~4 at LABCELL_X24_Y7_N6
<P><A NAME="PC8L48">PC8L48</A> = ( <A HREF="#PC8_mem_used[5]">PC8_mem_used[5]</A> & ( (!<A HREF="#PC8L5">PC8L5</A> & ((<A HREF="#PC8_mem[4][52]">PC8_mem[4][52]</A>))) # (<A HREF="#PC8L5">PC8L5</A> & (<A HREF="#PC8_mem[5][52]">PC8_mem[5][52]</A>)) ) ) # ( !<A HREF="#PC8_mem_used[5]">PC8_mem_used[5]</A> & ( (<A HREF="#PC8_mem[4][52]">PC8_mem[4][52]</A>) # (<A HREF="#PC8L5">PC8L5</A>) ) );


<P> --BB1_d2_data_in[0] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[0] at FF_X28_Y9_N23
<P> --register power-up is low

<P><A NAME="BB1_d2_data_in[0]">BB1_d2_data_in[0]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#BB1_d1_data_in[0]">BB1_d1_data_in[0]</A>,  ,  , VCC);


<P> --BB1_d1_data_in[0] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[0] at FF_X28_Y11_N47
<P> --register power-up is low

<P><A NAME="BB1_d1_data_in[0]">BB1_d1_data_in[0]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#A1L345">A1L345</A>,  ,  , VCC);


<P> --BB1L29 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture_wr_strobe~0 at LABCELL_X23_Y10_N30
<P><A NAME="BB1L29">BB1L29</A> = ( <A HREF="#T1L3">T1L3</A> & ( (<A HREF="#AD1L14">AD1L14</A> & (<A HREF="#BC1_rst1">BC1_rst1</A> & !<A HREF="#QC7_wait_latency_counter[0]">QC7_wait_latency_counter[0]</A>)) ) );


<P> --BB1L30 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture_wr_strobe~1 at LABCELL_X23_Y10_N18
<P><A NAME="BB1L30">BB1L30</A> = ( <A HREF="#BB1L29">BB1L29</A> & ( (<A HREF="#BD1L9">BD1L9</A> & (<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & (!<A HREF="#QC7_wait_latency_counter[1]">QC7_wait_latency_counter[1]</A> & !<A HREF="#PC7_mem_used[1]">PC7_mem_used[1]</A>))) ) );


<P> --BB1L31 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~0 at MLABCELL_X28_Y9_N0
<P><A NAME="BB1L31">BB1L31</A> = ( !<A HREF="#BB1L30">BB1L30</A> & ( ((<A HREF="#BB1_d1_data_in[0]">BB1_d1_data_in[0]</A> & !<A HREF="#BB1_d2_data_in[0]">BB1_d2_data_in[0]</A>)) # (<A HREF="#BB1_edge_capture[0]">BB1_edge_capture[0]</A>) ) );


<P> --PB2L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~0 at LABCELL_X18_Y11_N18
<P><A NAME="PB2L1">PB2L1</A> = ( <A HREF="#TB2_counter_reg_bit[3]">TB2_counter_reg_bit[3]</A> & ( (<A HREF="#TB2_counter_reg_bit[6]">TB2_counter_reg_bit[6]</A> & (<A HREF="#TB2_counter_reg_bit[4]">TB2_counter_reg_bit[4]</A> & (<A HREF="#TB2_counter_reg_bit[2]">TB2_counter_reg_bit[2]</A> & <A HREF="#TB2_counter_reg_bit[5]">TB2_counter_reg_bit[5]</A>))) ) );


<P> --PB2L2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~1 at LABCELL_X18_Y11_N57
<P><A NAME="PB2L2">PB2L2</A> = ( !<A HREF="#PB2_full_dff">PB2_full_dff</A> & ( (!<A HREF="#TB2_counter_reg_bit[1]">TB2_counter_reg_bit[1]</A>) # ((!<A HREF="#TB2_counter_reg_bit[0]">TB2_counter_reg_bit[0]</A>) # ((!<A HREF="#HB1L4">HB1L4</A>) # (!<A HREF="#PB2L1">PB2L1</A>))) ) );


<P> --PB2L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~2 at LABCELL_X22_Y11_N36
<P><A NAME="PB2L3">PB2L3</A> = ( <A HREF="#HB1L6">HB1L6</A> & ( !<A HREF="#PB2L2">PB2L2</A> & ( (!<A HREF="#HB1L5">HB1L5</A>) # (((!<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A>) # (!<A HREF="#BD1L10">BD1L10</A>)) # (<A HREF="#PC1_mem_used[1]">PC1_mem_used[1]</A>)) ) ) ) # ( !<A HREF="#HB1L6">HB1L6</A> & ( !<A HREF="#PB2L2">PB2L2</A> ) );


<P> --S1L14 is nios_system:NiosII|nios_system_audio_0:audio_0|done_adc_channel_sync~0 at LABCELL_X17_Y11_N15
<P><A NAME="S1L14">S1L14</A> = ( <A HREF="#S1_done_adc_channel_sync">S1_done_adc_channel_sync</A> & ( <A HREF="#GB2_last_test_clk">GB2_last_test_clk</A> ) ) # ( <A HREF="#S1_done_adc_channel_sync">S1_done_adc_channel_sync</A> & ( !<A HREF="#GB2_last_test_clk">GB2_last_test_clk</A> ) ) # ( !<A HREF="#S1_done_adc_channel_sync">S1_done_adc_channel_sync</A> & ( !<A HREF="#GB2_last_test_clk">GB2_last_test_clk</A> & ( <A HREF="#GB2_cur_test_clk">GB2_cur_test_clk</A> ) ) );


<P> --HB1L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[9]~0 at LABCELL_X16_Y11_N39
<P><A NAME="HB1L30">HB1L30</A> = ( <A HREF="#GB1_last_test_clk">GB1_last_test_clk</A> & ( <A HREF="#S1L12">S1L12</A> ) ) # ( !<A HREF="#GB1_last_test_clk">GB1_last_test_clk</A> & ( ((<A HREF="#LB1_counting">LB1_counting</A> & <A HREF="#GB1_cur_test_clk">GB1_cur_test_clk</A>)) # (<A HREF="#S1L12">S1L12</A>) ) );


<P> --UB2L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0 at MLABCELL_X15_Y13_N27
<P><A NAME="UB2L1">UB2L1</A> = ( <A HREF="#HB1L4">HB1L4</A> ) # ( !<A HREF="#HB1L4">HB1L4</A> & ( <A HREF="#S1L12">S1L12</A> ) );


<P> --HB1L9 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~5 at LABCELL_X22_Y11_N21
<P><A NAME="HB1L9">HB1L9</A> = ( <A HREF="#BD1L10">BD1L10</A> & ( (<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & (!<A HREF="#PC1_mem_used[1]">PC1_mem_used[1]</A> & (<A HREF="#HB1L6">HB1L6</A> & <A HREF="#HB1L5">HB1L5</A>))) ) );


<P> --PB2L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]~0 at MLABCELL_X21_Y11_N48
<P><A NAME="PB2L13">PB2L13</A> = ( <A HREF="#PB2_rd_ptr_lsb">PB2_rd_ptr_lsb</A> & ( (!<A HREF="#S1L12">S1L12</A> & (!<A HREF="#HB1L9">HB1L9</A> & <A HREF="#PB2_low_addressa[0]">PB2_low_addressa[0]</A>)) ) ) # ( !<A HREF="#PB2_rd_ptr_lsb">PB2_rd_ptr_lsb</A> & ( (!<A HREF="#S1L12">S1L12</A> & ((<A HREF="#PB2_low_addressa[0]">PB2_low_addressa[0]</A>) # (<A HREF="#HB1L9">HB1L9</A>))) ) );


<P> --PB2_usedw_is_1_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_1_dff at FF_X21_Y11_N8
<P> --register power-up is low

<P><A NAME="PB2_usedw_is_1_dff">PB2_usedw_is_1_dff</A> = DFFEAS(<A HREF="#PB2L44">PB2L44</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB2_usedw_is_0_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff at FF_X21_Y11_N37
<P> --register power-up is low

<P><A NAME="PB2_usedw_is_0_dff">PB2_usedw_is_0_dff</A> = DFFEAS(<A HREF="#PB2L43">PB2L43</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB2L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~0 at MLABCELL_X21_Y11_N51
<P><A NAME="PB2L8">PB2L8</A> = ( <A HREF="#PB2_usedw_is_1_dff">PB2_usedw_is_1_dff</A> & ( (!<A HREF="#HB1L9">HB1L9</A> & (!<A HREF="#S1L12">S1L12</A> & <A HREF="#PB2_usedw_is_0_dff">PB2_usedw_is_0_dff</A>)) ) ) # ( !<A HREF="#PB2_usedw_is_1_dff">PB2_usedw_is_1_dff</A> & ( (!<A HREF="#S1L12">S1L12</A> & (((<A HREF="#HB1L9">HB1L9</A> & !<A HREF="#HB1L4">HB1L4</A>)) # (<A HREF="#PB2_usedw_is_0_dff">PB2_usedw_is_0_dff</A>))) ) );


<P> --PB2L34 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~0 at MLABCELL_X21_Y11_N42
<P><A NAME="PB2L34">PB2L34</A> = (!<A HREF="#S1L12">S1L12</A> & !<A HREF="#PB2_rd_ptr_lsb">PB2_rd_ptr_lsb</A>);


<P> --PB2L35 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1 at MLABCELL_X21_Y11_N27
<P><A NAME="PB2L35">PB2L35</A> = ( <A HREF="#HB1L5">HB1L5</A> & ( <A HREF="#HB1L6">HB1L6</A> & ( ((!<A HREF="#PC1_mem_used[1]">PC1_mem_used[1]</A> & (<A HREF="#BD1L10">BD1L10</A> & <A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A>))) # (<A HREF="#S1L12">S1L12</A>) ) ) ) # ( !<A HREF="#HB1L5">HB1L5</A> & ( <A HREF="#HB1L6">HB1L6</A> & ( <A HREF="#S1L12">S1L12</A> ) ) ) # ( <A HREF="#HB1L5">HB1L5</A> & ( !<A HREF="#HB1L6">HB1L6</A> & ( <A HREF="#S1L12">S1L12</A> ) ) ) # ( !<A HREF="#HB1L5">HB1L5</A> & ( !<A HREF="#HB1L6">HB1L6</A> & ( <A HREF="#S1L12">S1L12</A> ) ) );


<P> --SB2L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0 at LABCELL_X18_Y13_N18
<P><A NAME="SB2L1">SB2L1</A> = ( <A HREF="#PB2L36Q">PB2L36Q</A> & ( <A HREF="#S1L12">S1L12</A> ) ) # ( !<A HREF="#PB2L36Q">PB2L36Q</A> & ( ((<A HREF="#HB1L6">HB1L6</A> & (<A HREF="#HB1L5">HB1L5</A> & <A HREF="#QC1L4">QC1L4</A>))) # (<A HREF="#S1L12">S1L12</A>) ) );


<P> --PB2L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]~1 at LABCELL_X18_Y13_N6
<P><A NAME="PB2L15">PB2L15</A> = ( <A HREF="#SB2_counter_reg_bit[0]">SB2_counter_reg_bit[0]</A> & ( (!<A HREF="#S1L12">S1L12</A> & ((<A HREF="#PB2_low_addressa[1]">PB2_low_addressa[1]</A>) # (<A HREF="#HB1L9">HB1L9</A>))) ) ) # ( !<A HREF="#SB2_counter_reg_bit[0]">SB2_counter_reg_bit[0]</A> & ( (!<A HREF="#S1L12">S1L12</A> & (!<A HREF="#HB1L9">HB1L9</A> & <A HREF="#PB2_low_addressa[1]">PB2_low_addressa[1]</A>)) ) );


<P> --PB2L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]~2 at LABCELL_X18_Y13_N57
<P><A NAME="PB2L17">PB2L17</A> = ( <A HREF="#SB2_counter_reg_bit[1]">SB2_counter_reg_bit[1]</A> & ( (!<A HREF="#S1L12">S1L12</A> & ((<A HREF="#PB2_low_addressa[2]">PB2_low_addressa[2]</A>) # (<A HREF="#HB1L9">HB1L9</A>))) ) ) # ( !<A HREF="#SB2_counter_reg_bit[1]">SB2_counter_reg_bit[1]</A> & ( (!<A HREF="#HB1L9">HB1L9</A> & (!<A HREF="#S1L12">S1L12</A> & <A HREF="#PB2_low_addressa[2]">PB2_low_addressa[2]</A>)) ) );


<P> --PB2L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]~3 at LABCELL_X18_Y13_N9
<P><A NAME="PB2L19">PB2L19</A> = ( <A HREF="#HB1L9">HB1L9</A> & ( (!<A HREF="#S1L12">S1L12</A> & <A HREF="#SB2_counter_reg_bit[2]">SB2_counter_reg_bit[2]</A>) ) ) # ( !<A HREF="#HB1L9">HB1L9</A> & ( (!<A HREF="#S1L12">S1L12</A> & <A HREF="#PB2_low_addressa[3]">PB2_low_addressa[3]</A>) ) );


<P> --PB2L21 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]~4 at LABCELL_X18_Y13_N15
<P><A NAME="PB2L21">PB2L21</A> = ( <A HREF="#SB2_counter_reg_bit[3]">SB2_counter_reg_bit[3]</A> & ( (!<A HREF="#S1L12">S1L12</A> & ((<A HREF="#PB2_low_addressa[4]">PB2_low_addressa[4]</A>) # (<A HREF="#HB1L9">HB1L9</A>))) ) ) # ( !<A HREF="#SB2_counter_reg_bit[3]">SB2_counter_reg_bit[3]</A> & ( (!<A HREF="#HB1L9">HB1L9</A> & (!<A HREF="#S1L12">S1L12</A> & <A HREF="#PB2_low_addressa[4]">PB2_low_addressa[4]</A>)) ) );


<P> --PB2L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]~5 at LABCELL_X18_Y13_N54
<P><A NAME="PB2L23">PB2L23</A> = ( <A HREF="#SB2_counter_reg_bit[4]">SB2_counter_reg_bit[4]</A> & ( (!<A HREF="#S1L12">S1L12</A> & ((<A HREF="#PB2_low_addressa[5]">PB2_low_addressa[5]</A>) # (<A HREF="#HB1L9">HB1L9</A>))) ) ) # ( !<A HREF="#SB2_counter_reg_bit[4]">SB2_counter_reg_bit[4]</A> & ( (!<A HREF="#S1L12">S1L12</A> & (!<A HREF="#HB1L9">HB1L9</A> & <A HREF="#PB2_low_addressa[5]">PB2_low_addressa[5]</A>)) ) );


<P> --PB2L25 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]~6 at LABCELL_X18_Y13_N12
<P><A NAME="PB2L25">PB2L25</A> = ( !<A HREF="#S1L12">S1L12</A> & ( (!<A HREF="#HB1L9">HB1L9</A> & ((<A HREF="#PB2_low_addressa[6]">PB2_low_addressa[6]</A>))) # (<A HREF="#HB1L9">HB1L9</A> & (<A HREF="#SB2_counter_reg_bit[5]">SB2_counter_reg_bit[5]</A>)) ) );


<P> --PB1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~0 at MLABCELL_X15_Y11_N27
<P><A NAME="PB1L1">PB1L1</A> = ( <A HREF="#TB1_counter_reg_bit[1]">TB1_counter_reg_bit[1]</A> & ( <A HREF="#TB1_counter_reg_bit[4]">TB1_counter_reg_bit[4]</A> & ( (<A HREF="#TB1_counter_reg_bit[0]">TB1_counter_reg_bit[0]</A> & (<A HREF="#TB1_counter_reg_bit[3]">TB1_counter_reg_bit[3]</A> & <A HREF="#TB1_counter_reg_bit[2]">TB1_counter_reg_bit[2]</A>)) ) ) );


<P> --PB1L2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~1 at LABCELL_X16_Y11_N33
<P><A NAME="PB1L2">PB1L2</A> = ( <A HREF="#HB1L7">HB1L7</A> & ( (!<A HREF="#PB1_full_dff">PB1_full_dff</A> & ((!<A HREF="#TB1_counter_reg_bit[5]">TB1_counter_reg_bit[5]</A>) # ((!<A HREF="#TB1_counter_reg_bit[6]">TB1_counter_reg_bit[6]</A>) # (!<A HREF="#PB1L1">PB1L1</A>)))) ) ) # ( !<A HREF="#HB1L7">HB1L7</A> & ( !<A HREF="#PB1_full_dff">PB1_full_dff</A> ) );


<P> --PB1L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~2 at LABCELL_X22_Y11_N39
<P><A NAME="PB1L3">PB1L3</A> = ( <A HREF="#HB1L8">HB1L8</A> & ( !<A HREF="#PB1L2">PB1L2</A> & ( (!<A HREF="#HB1L5">HB1L5</A>) # (((!<A HREF="#BD1L10">BD1L10</A>) # (!<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A>)) # (<A HREF="#PC1_mem_used[1]">PC1_mem_used[1]</A>)) ) ) ) # ( !<A HREF="#HB1L8">HB1L8</A> & ( !<A HREF="#PB1L2">PB1L2</A> ) );


<P> --UB1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0 at LABCELL_X16_Y11_N0
<P><A NAME="UB1L1">UB1L1</A> = ( <A HREF="#S1L12">S1L12</A> & ( <A HREF="#HB1L7">HB1L7</A> ) ) # ( !<A HREF="#S1L12">S1L12</A> & ( <A HREF="#HB1L7">HB1L7</A> ) ) # ( <A HREF="#S1L12">S1L12</A> & ( !<A HREF="#HB1L7">HB1L7</A> ) );


<P> --HB1L10 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~6 at LABCELL_X22_Y11_N18
<P><A NAME="HB1L10">HB1L10</A> = ( <A HREF="#BD1L10">BD1L10</A> & ( (<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & (!<A HREF="#PC1_mem_used[1]">PC1_mem_used[1]</A> & (<A HREF="#HB1L8">HB1L8</A> & <A HREF="#HB1L5">HB1L5</A>))) ) );


<P> --PB1L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]~0 at MLABCELL_X21_Y11_N30
<P><A NAME="PB1L13">PB1L13</A> = ( <A HREF="#HB1L10">HB1L10</A> & ( (!<A HREF="#S1L12">S1L12</A> & !<A HREF="#PB1_rd_ptr_lsb">PB1_rd_ptr_lsb</A>) ) ) # ( !<A HREF="#HB1L10">HB1L10</A> & ( (!<A HREF="#S1L12">S1L12</A> & <A HREF="#PB1_low_addressa[0]">PB1_low_addressa[0]</A>) ) );


<P> --PB1_usedw_is_1_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_1_dff at FF_X21_Y11_N19
<P> --register power-up is low

<P><A NAME="PB1_usedw_is_1_dff">PB1_usedw_is_1_dff</A> = DFFEAS(<A HREF="#PB1L44">PB1L44</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB1_usedw_is_0_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff at FF_X21_Y11_N58
<P> --register power-up is low

<P><A NAME="PB1_usedw_is_0_dff">PB1_usedw_is_0_dff</A> = DFFEAS(<A HREF="#PB1L43">PB1L43</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PB1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~0 at LABCELL_X22_Y11_N57
<P><A NAME="PB1L8">PB1L8</A> = ( <A HREF="#HB1L10">HB1L10</A> & ( (!<A HREF="#S1L12">S1L12</A> & (!<A HREF="#PB1_usedw_is_1_dff">PB1_usedw_is_1_dff</A> & ((!<A HREF="#HB1L7">HB1L7</A>) # (<A HREF="#PB1_usedw_is_0_dff">PB1_usedw_is_0_dff</A>)))) ) ) # ( !<A HREF="#HB1L10">HB1L10</A> & ( (!<A HREF="#S1L12">S1L12</A> & <A HREF="#PB1_usedw_is_0_dff">PB1_usedw_is_0_dff</A>) ) );


<P> --PB1L34 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~0 at MLABCELL_X21_Y11_N0
<P><A NAME="PB1L34">PB1L34</A> = (!<A HREF="#S1L12">S1L12</A> & !<A HREF="#PB1_rd_ptr_lsb">PB1_rd_ptr_lsb</A>);


<P> --PB1L35 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1 at MLABCELL_X21_Y11_N24
<P><A NAME="PB1L35">PB1L35</A> = ( <A HREF="#HB1L5">HB1L5</A> & ( <A HREF="#HB1L8">HB1L8</A> & ( ((!<A HREF="#PC1_mem_used[1]">PC1_mem_used[1]</A> & (<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & <A HREF="#BD1L10">BD1L10</A>))) # (<A HREF="#S1L12">S1L12</A>) ) ) ) # ( !<A HREF="#HB1L5">HB1L5</A> & ( <A HREF="#HB1L8">HB1L8</A> & ( <A HREF="#S1L12">S1L12</A> ) ) ) # ( <A HREF="#HB1L5">HB1L5</A> & ( !<A HREF="#HB1L8">HB1L8</A> & ( <A HREF="#S1L12">S1L12</A> ) ) ) # ( !<A HREF="#HB1L5">HB1L5</A> & ( !<A HREF="#HB1L8">HB1L8</A> & ( <A HREF="#S1L12">S1L12</A> ) ) );


<P> --SB1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0 at LABCELL_X19_Y13_N48
<P><A NAME="SB1L1">SB1L1</A> = ( <A HREF="#PB1_rd_ptr_lsb">PB1_rd_ptr_lsb</A> & ( <A HREF="#S1L12">S1L12</A> ) ) # ( !<A HREF="#PB1_rd_ptr_lsb">PB1_rd_ptr_lsb</A> & ( ((<A HREF="#HB1L5">HB1L5</A> & (<A HREF="#HB1L8">HB1L8</A> & <A HREF="#QC1L4">QC1L4</A>))) # (<A HREF="#S1L12">S1L12</A>) ) );


<P> --PB1L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]~1 at LABCELL_X19_Y13_N18
<P><A NAME="PB1L15">PB1L15</A> = ( <A HREF="#SB1_counter_reg_bit[0]">SB1_counter_reg_bit[0]</A> & ( (!<A HREF="#S1L12">S1L12</A> & ((<A HREF="#PB1_low_addressa[1]">PB1_low_addressa[1]</A>) # (<A HREF="#HB1L10">HB1L10</A>))) ) ) # ( !<A HREF="#SB1_counter_reg_bit[0]">SB1_counter_reg_bit[0]</A> & ( (!<A HREF="#S1L12">S1L12</A> & (!<A HREF="#HB1L10">HB1L10</A> & <A HREF="#PB1_low_addressa[1]">PB1_low_addressa[1]</A>)) ) );


<P> --PB1L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]~2 at LABCELL_X19_Y13_N57
<P><A NAME="PB1L17">PB1L17</A> = ( <A HREF="#SB1_counter_reg_bit[1]">SB1_counter_reg_bit[1]</A> & ( (!<A HREF="#S1L12">S1L12</A> & ((<A HREF="#PB1_low_addressa[2]">PB1_low_addressa[2]</A>) # (<A HREF="#HB1L10">HB1L10</A>))) ) ) # ( !<A HREF="#SB1_counter_reg_bit[1]">SB1_counter_reg_bit[1]</A> & ( (!<A HREF="#S1L12">S1L12</A> & (!<A HREF="#HB1L10">HB1L10</A> & <A HREF="#PB1_low_addressa[2]">PB1_low_addressa[2]</A>)) ) );


<P> --PB1L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]~3 at LABCELL_X19_Y13_N54
<P><A NAME="PB1L19">PB1L19</A> = (!<A HREF="#S1L12">S1L12</A> & ((!<A HREF="#HB1L10">HB1L10</A> & ((<A HREF="#PB1_low_addressa[3]">PB1_low_addressa[3]</A>))) # (<A HREF="#HB1L10">HB1L10</A> & (<A HREF="#SB1_counter_reg_bit[2]">SB1_counter_reg_bit[2]</A>))));


<P> --PB1L21 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]~4 at LABCELL_X19_Y13_N21
<P><A NAME="PB1L21">PB1L21</A> = ( <A HREF="#SB1_counter_reg_bit[3]">SB1_counter_reg_bit[3]</A> & ( (!<A HREF="#S1L12">S1L12</A> & ((<A HREF="#PB1_low_addressa[4]">PB1_low_addressa[4]</A>) # (<A HREF="#HB1L10">HB1L10</A>))) ) ) # ( !<A HREF="#SB1_counter_reg_bit[3]">SB1_counter_reg_bit[3]</A> & ( (!<A HREF="#S1L12">S1L12</A> & (!<A HREF="#HB1L10">HB1L10</A> & <A HREF="#PB1_low_addressa[4]">PB1_low_addressa[4]</A>)) ) );


<P> --PB1L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]~5 at LABCELL_X19_Y13_N9
<P><A NAME="PB1L23">PB1L23</A> = ( <A HREF="#SB1_counter_reg_bit[4]">SB1_counter_reg_bit[4]</A> & ( (!<A HREF="#S1L12">S1L12</A> & ((<A HREF="#PB1_low_addressa[5]">PB1_low_addressa[5]</A>) # (<A HREF="#HB1L10">HB1L10</A>))) ) ) # ( !<A HREF="#SB1_counter_reg_bit[4]">SB1_counter_reg_bit[4]</A> & ( (!<A HREF="#S1L12">S1L12</A> & (!<A HREF="#HB1L10">HB1L10</A> & <A HREF="#PB1_low_addressa[5]">PB1_low_addressa[5]</A>)) ) );


<P> --PB1L25 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]~6 at LABCELL_X19_Y13_N6
<P><A NAME="PB1L25">PB1L25</A> = ( <A HREF="#SB1_counter_reg_bit[5]">SB1_counter_reg_bit[5]</A> & ( (!<A HREF="#S1L12">S1L12</A> & ((<A HREF="#PB1_low_addressa[6]">PB1_low_addressa[6]</A>) # (<A HREF="#HB1L10">HB1L10</A>))) ) ) # ( !<A HREF="#SB1_counter_reg_bit[5]">SB1_counter_reg_bit[5]</A> & ( (!<A HREF="#S1L12">S1L12</A> & (!<A HREF="#HB1L10">HB1L10</A> & <A HREF="#PB1_low_addressa[6]">PB1_low_addressa[6]</A>)) ) );


<P> --TB2L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0 at LABCELL_X18_Y11_N0
<P><A NAME="TB2L1">TB2L1</A> = ( <A HREF="#HB1L5">HB1L5</A> & ( (!<A HREF="#HB1L4">HB1L4</A> $ (((!<A HREF="#QC1L4">QC1L4</A>) # (!<A HREF="#HB1L6">HB1L6</A>)))) # (<A HREF="#S1L12">S1L12</A>) ) ) # ( !<A HREF="#HB1L5">HB1L5</A> & ( (<A HREF="#S1L12">S1L12</A>) # (<A HREF="#HB1L4">HB1L4</A>) ) );


<P> --S1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|clear_read_fifos~0 at LABCELL_X23_Y9_N18
<P><A NAME="S1L8">S1L8</A> = ( <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A> & ( !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> ) );


<P> --XB1L86 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~21 at LABCELL_X18_Y6_N18
<P><A NAME="XB1L86">XB1L86</A> = ( <A HREF="#XB1L55">XB1L55</A> & ( <A HREF="#VB1_data_out[17]">VB1_data_out[17]</A> & ( (!<A HREF="#XB1L56">XB1L56</A>) # (<A HREF="#T1_address_for_transfer[6]">T1_address_for_transfer[6]</A>) ) ) ) # ( !<A HREF="#XB1L55">XB1L55</A> & ( <A HREF="#VB1_data_out[17]">VB1_data_out[17]</A> & ( (!<A HREF="#XB1L56">XB1L56</A> & (<A HREF="#XB1_shiftreg_data[16]">XB1_shiftreg_data[16]</A>)) # (<A HREF="#XB1L56">XB1L56</A> & ((<A HREF="#T1_address_for_transfer[7]">T1_address_for_transfer[7]</A>))) ) ) ) # ( <A HREF="#XB1L55">XB1L55</A> & ( !<A HREF="#VB1_data_out[17]">VB1_data_out[17]</A> & ( (<A HREF="#XB1L56">XB1L56</A> & <A HREF="#T1_address_for_transfer[6]">T1_address_for_transfer[6]</A>) ) ) ) # ( !<A HREF="#XB1L55">XB1L55</A> & ( !<A HREF="#VB1_data_out[17]">VB1_data_out[17]</A> & ( (!<A HREF="#XB1L56">XB1L56</A> & (<A HREF="#XB1_shiftreg_data[16]">XB1_shiftreg_data[16]</A>)) # (<A HREF="#XB1L56">XB1L56</A> & ((<A HREF="#T1_address_for_transfer[7]">T1_address_for_transfer[7]</A>))) ) ) );


<P> --XB1L23 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data~0 at LABCELL_X16_Y8_N0
<P><A NAME="XB1L23">XB1L23</A> = ( <A HREF="#A1L144">A1L144</A> & ( ((<A HREF="#XB1_s_serial_protocol.STATE_4_TRANSFER">XB1_s_serial_protocol.STATE_4_TRANSFER</A> & <A HREF="#AC1_middle_of_high_level">AC1_middle_of_high_level</A>)) # (<A HREF="#XB1_new_data">XB1_new_data</A>) ) ) # ( !<A HREF="#A1L144">A1L144</A> & ( (<A HREF="#XB1_new_data">XB1_new_data</A> & ((!<A HREF="#XB1_s_serial_protocol.STATE_4_TRANSFER">XB1_s_serial_protocol.STATE_4_TRANSFER</A>) # (!<A HREF="#AC1_middle_of_high_level">AC1_middle_of_high_level</A>))) ) );


<P> --T1L79 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer~0 at LABCELL_X16_Y8_N42
<P><A NAME="T1L79">T1L79</A> = ( !<A HREF="#XB1_transfer_complete">XB1_transfer_complete</A> & ( !<A HREF="#T1_s_serial_transfer.STATE_1_PRE_WRITE">T1_s_serial_transfer.STATE_1_PRE_WRITE</A> ) );


<P> --T1L133 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer~1 at LABCELL_X17_Y8_N30
<P><A NAME="T1L133">T1L133</A> = ( <A HREF="#T1_internal_reset">T1_internal_reset</A> ) # ( !<A HREF="#T1_internal_reset">T1_internal_reset</A> & ( ((<A HREF="#T1_s_serial_transfer.STATE_1_PRE_WRITE">T1_s_serial_transfer.STATE_1_PRE_WRITE</A>) # (<A HREF="#XB1L159Q">XB1L159Q</A>)) # (<A HREF="#T1_s_serial_transfer.STATE_4_PRE_READ">T1_s_serial_transfer.STATE_4_PRE_READ</A>) ) );


<P> --T1L55 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[0]~0 at MLABCELL_X21_Y8_N42
<P><A NAME="T1L55">T1L55</A> = ( <A HREF="#T1_s_serial_transfer.STATE_1_PRE_WRITE">T1_s_serial_transfer.STATE_1_PRE_WRITE</A> & ( <A HREF="#T1L3">T1L3</A> & ( ((<A HREF="#ZD1_d_byteenable[0]">ZD1_d_byteenable[0]</A> & (<A HREF="#T1L41">T1L41</A> & !<A HREF="#T1L135">T1L135</A>))) # (<A HREF="#T1_internal_reset">T1_internal_reset</A>) ) ) ) # ( !<A HREF="#T1_s_serial_transfer.STATE_1_PRE_WRITE">T1_s_serial_transfer.STATE_1_PRE_WRITE</A> & ( <A HREF="#T1L3">T1L3</A> & ( <A HREF="#T1_internal_reset">T1_internal_reset</A> ) ) ) # ( <A HREF="#T1_s_serial_transfer.STATE_1_PRE_WRITE">T1_s_serial_transfer.STATE_1_PRE_WRITE</A> & ( !<A HREF="#T1L3">T1L3</A> & ( <A HREF="#T1_internal_reset">T1_internal_reset</A> ) ) ) # ( !<A HREF="#T1_s_serial_transfer.STATE_1_PRE_WRITE">T1_s_serial_transfer.STATE_1_PRE_WRITE</A> & ( !<A HREF="#T1L3">T1L3</A> & ( <A HREF="#T1_internal_reset">T1_internal_reset</A> ) ) );


<P> --UE1_jdo[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] at FF_X1_Y6_N41
<P> --register power-up is low

<P><A NAME="UE1_jdo[7]">UE1_jdo[7]</A> = DFFEAS(<A HREF="#UE1L17">UE1L17</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --SE1L111 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8 at MLABCELL_X6_Y6_N33
<P><A NAME="SE1L111">SE1L111</A> = ( <A HREF="#UE1_jdo[7]">UE1_jdo[7]</A> & ( (((<A HREF="#SE1_jtag_ram_rd_d1">SE1_jtag_ram_rd_d1</A> & <A HREF="#DF1_q_a[4]">DF1_q_a[4]</A>)) # (<A HREF="#SE1L105">SE1L105</A>)) # (<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>) ) ) # ( !<A HREF="#UE1_jdo[7]">UE1_jdo[7]</A> & ( (!<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (((<A HREF="#SE1_jtag_ram_rd_d1">SE1_jtag_ram_rd_d1</A> & <A HREF="#DF1_q_a[4]">DF1_q_a[4]</A>)) # (<A HREF="#SE1L105">SE1L105</A>))) ) );


<P> --WC1L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~6 at LABCELL_X9_Y4_N12
<P><A NAME="WC1L22">WC1L22</A> = ( <A HREF="#ZD1_d_writedata[4]">ZD1_d_writedata[4]</A> & ( <A HREF="#ND1L3">ND1L3</A> ) );


<P> --BC1_jupdate is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate at FF_X1_Y1_N55
<P> --register power-up is low

<P><A NAME="BC1_jupdate">BC1_jupdate</A> = AMPP_FUNCTION(!<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L24">BC1L24</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>);


<P> --BC1_write is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write at FF_X4_Y3_N46
<P> --register power-up is low

<P><A NAME="BC1_write">BC1_write</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L117">BC1L117</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND, <A HREF="#BC1L94">BC1L94</A>);


<P> --FB1L49 is nios_system:NiosII|nios_system_timer_0:timer_0|force_reload~0 at LABCELL_X22_Y11_N12
<P><A NAME="FB1L49">FB1L49</A> = ( !<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & ( (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & <A HREF="#FB1L72">FB1L72</A>) ) );


<P> --VE1L77 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30 at LABCELL_X1_Y5_N27
<P><A NAME="VE1L77">VE1L77</A> = ( <A HREF="#SE1_MonDReg[21]">SE1_MonDReg[21]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # ((<A HREF="#HE1_break_readreg[21]">HE1_break_readreg[21]</A>)))) # (<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#VE1_sr[23]">VE1_sr[23]</A>)))) ) ) # ( !<A HREF="#SE1_MonDReg[21]">SE1_MonDReg[21]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#HE1_break_readreg[21]">HE1_break_readreg[21]</A>)))) # (<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#VE1_sr[23]">VE1_sr[23]</A>)))) ) );


<P> --UE1_jdo[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] at FF_X3_Y6_N1
<P> --register power-up is low

<P><A NAME="UE1_jdo[22]">UE1_jdo[22]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>, <A HREF="#VE1_sr[22]">VE1_sr[22]</A>,  ,  , VCC);


<P> --VE1L78 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31 at MLABCELL_X3_Y6_N24
<P><A NAME="VE1L78">VE1L78</A> = ( <A HREF="#SE1_MonDReg[18]">SE1_MonDReg[18]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # ((<A HREF="#HE1_break_readreg[18]">HE1_break_readreg[18]</A>)))) # (<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#VE1_sr[20]">VE1_sr[20]</A>)))) ) ) # ( !<A HREF="#SE1_MonDReg[18]">SE1_MonDReg[18]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#HE1_break_readreg[18]">HE1_break_readreg[18]</A>))) # (<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#VE1_sr[20]">VE1_sr[20]</A>)))) ) );


<P> --HF2_altera_reset_synchronizer_int_chain[1] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X10_Y6_N59
<P> --register power-up is low

<P><A NAME="HF2_altera_reset_synchronizer_int_chain[1]">HF2_altera_reset_synchronizer_int_chain[1]</A> = DFFEAS(<A HREF="#HF2L5">HF2L5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --WC1L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~7 at LABCELL_X16_Y10_N6
<P><A NAME="WC1L23">WC1L23</A> = ( <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A> & ( <A HREF="#ND1L3">ND1L3</A> ) );


<P> --FB1_readdata[1] is nios_system:NiosII|nios_system_timer_0:timer_0|readdata[1] at FF_X22_Y11_N49
<P> --register power-up is low

<P><A NAME="FB1_readdata[1]">FB1_readdata[1]</A> = DFFEAS(<A HREF="#FB1L74">FB1L74</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~15 at LABCELL_X24_Y8_N9
<P><A NAME="YC1L35">YC1L35</A> = ( <A HREF="#PC9_out_payload[1]">PC9_out_payload[1]</A> & ( (<A HREF="#YC1_data_reg[1]">YC1_data_reg[1]</A>) # (<A HREF="#KD8L15">KD8L15</A>) ) ) # ( !<A HREF="#PC9_out_payload[1]">PC9_out_payload[1]</A> & ( <A HREF="#YC1_data_reg[1]">YC1_data_reg[1]</A> ) );


<P> --BB1_readdata[1] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[1] at FF_X28_Y9_N52
<P> --register power-up is low

<P><A NAME="BB1_readdata[1]">BB1_readdata[1]</A> = DFFEAS(<A HREF="#BB1_read_mux_out[1]">BB1_read_mux_out[1]</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --S1L74 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~18 at LABCELL_X17_Y11_N18
<P><A NAME="S1L74">S1L74</A> = ( <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( <A HREF="#RB2_q_b[1]">RB2_q_b[1]</A> ) ) ) # ( !<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( <A HREF="#HB1_right_audio_fifo_read_space[1]">HB1_right_audio_fifo_read_space[1]</A> ) ) ) # ( <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( <A HREF="#RB1_q_b[1]">RB1_q_b[1]</A> ) ) ) # ( !<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ( !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( <A HREF="#S1_write_interrupt_en">S1_write_interrupt_en</A> ) ) );


<P> --T1_control_reg[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[1] at FF_X19_Y7_N56
<P> --register power-up is low

<P><A NAME="T1_control_reg[1]">T1_control_reg[1]</A> = DFFEAS(<A HREF="#T1L52">T1L52</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L44">T1L44</A>,  ,  ,  ,  );


<P> --T1L107 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~13 at LABCELL_X22_Y9_N54
<P><A NAME="T1L107">T1L107</A> = ( <A HREF="#T1_readdata[1]">T1_readdata[1]</A> & ( <A HREF="#T1L108">T1L108</A> ) ) # ( !<A HREF="#T1_readdata[1]">T1_readdata[1]</A> & ( <A HREF="#T1L108">T1L108</A> & ( (!<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & (<A HREF="#AD1L13">AD1L13</A> & (<A HREF="#BD1L10">BD1L10</A> & <A HREF="#T1L40">T1L40</A>))) ) ) ) # ( <A HREF="#T1_readdata[1]">T1_readdata[1]</A> & ( !<A HREF="#T1L108">T1L108</A> & ( ((!<A HREF="#AD1L13">AD1L13</A>) # ((!<A HREF="#BD1L10">BD1L10</A>) # (!<A HREF="#T1L40">T1L40</A>))) # (<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A>) ) ) );


<P> --BB1_edge_capture[2] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[2] at FF_X23_Y10_N8
<P> --register power-up is low

<P><A NAME="BB1_edge_capture[2]">BB1_edge_capture[2]</A> = DFFEAS(<A HREF="#BB1L37">BB1L37</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BB1_read_mux_out[2] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[2] at LABCELL_X23_Y10_N9
<P><A NAME="BB1_read_mux_out[2]">BB1_read_mux_out[2]</A> = ( <A HREF="#BB1_edge_capture[2]">BB1_edge_capture[2]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#A1L349">A1L349</A> & !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>)) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ((<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>))) ) ) # ( !<A HREF="#BB1_edge_capture[2]">BB1_edge_capture[2]</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#A1L349">A1L349</A> & !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>)) ) );


<P> --BC1_wdata[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2] at FF_X4_Y3_N13
<P> --register power-up is low

<P><A NAME="BC1_wdata[2]">BC1_wdata[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L97">BC1L97</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#BC1L94">BC1L94</A>);


<P> --T1L51 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg~3 at LABCELL_X19_Y7_N15
<P><A NAME="T1L51">T1L51</A> = ( !<A HREF="#T1_internal_reset">T1_internal_reset</A> & ( <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A> ) );


<P> --T1L44 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[1]~4 at MLABCELL_X21_Y8_N57
<P><A NAME="T1L44">T1L44</A> = ( <A HREF="#T1L41">T1L41</A> & ( <A HREF="#ZD1_d_byteenable[0]">ZD1_d_byteenable[0]</A> & ( ((!<A HREF="#T1L134">T1L134</A> & (!<A HREF="#T1L135">T1L135</A> & <A HREF="#S1L6">S1L6</A>))) # (<A HREF="#T1_internal_reset">T1_internal_reset</A>) ) ) ) # ( !<A HREF="#T1L41">T1L41</A> & ( <A HREF="#ZD1_d_byteenable[0]">ZD1_d_byteenable[0]</A> & ( <A HREF="#T1_internal_reset">T1_internal_reset</A> ) ) ) # ( <A HREF="#T1L41">T1L41</A> & ( !<A HREF="#ZD1_d_byteenable[0]">ZD1_d_byteenable[0]</A> & ( <A HREF="#T1_internal_reset">T1_internal_reset</A> ) ) ) # ( !<A HREF="#T1L41">T1L41</A> & ( !<A HREF="#ZD1_d_byteenable[0]">ZD1_d_byteenable[0]</A> & ( <A HREF="#T1_internal_reset">T1_internal_reset</A> ) ) );


<P> --XB1L87 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~22 at LABCELL_X19_Y7_N24
<P><A NAME="XB1L87">XB1L87</A> = ( <A HREF="#VB1_data_out[3]">VB1_data_out[3]</A> & ( <A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (<A HREF="#XB1_shiftreg_data[2]">XB1_shiftreg_data[2]</A> & (!<A HREF="#XB1L10">XB1L10</A>))) # (<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((<A HREF="#T1_data_reg[2]">T1_data_reg[2]</A>)))) ) ) ) # ( !<A HREF="#VB1_data_out[3]">VB1_data_out[3]</A> & ( <A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (<A HREF="#XB1_shiftreg_data[2]">XB1_shiftreg_data[2]</A> & (!<A HREF="#XB1L10">XB1L10</A>))) # (<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((<A HREF="#T1_data_reg[2]">T1_data_reg[2]</A>)))) ) ) ) # ( <A HREF="#VB1_data_out[3]">VB1_data_out[3]</A> & ( !<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & ( ((<A HREF="#XB1_shiftreg_data[2]">XB1_shiftreg_data[2]</A> & !<A HREF="#XB1L10">XB1L10</A>)) # (<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A>) ) ) ) # ( !<A HREF="#VB1_data_out[3]">VB1_data_out[3]</A> & ( !<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & ( (<A HREF="#XB1_shiftreg_data[2]">XB1_shiftreg_data[2]</A> & (!<A HREF="#XB1L10">XB1L10</A> & !<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A>)) ) ) );


<P> --BC1_td_shift[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6] at FF_X4_Y4_N56
<P> --register power-up is low

<P><A NAME="BC1_td_shift[6]">BC1_td_shift[6]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L85">BC1L85</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#BC1L65">BC1L65</A>);


<P> --BC1L84 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9 at LABCELL_X4_Y4_N57
<P><A NAME="BC1L84">BC1L84</A> = AMPP_FUNCTION(!<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#BC1_count[9]">BC1_count[9]</A>, !<A HREF="#BC1L79">BC1L79</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#BC1_td_shift[6]">BC1_td_shift[6]</A>, !<A HREF="#BC1_rdata[3]">BC1_rdata[3]</A>);


<P> --UE1_jdo[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] at FF_X3_Y5_N41
<P> --register power-up is low

<P><A NAME="UE1_jdo[24]">UE1_jdo[24]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>, <A HREF="#VE1_sr[24]">VE1_sr[24]</A>,  ,  , VCC);


<P> --VE1_sr[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7] at FF_X2_Y6_N35
<P> --register power-up is low

<P><A NAME="VE1_sr[7]">VE1_sr[7]</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  ,  , <A HREF="#VE1L89">VE1L89</A>,  ,  , VCC);


<P> --VE1L79 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32 at LABCELL_X2_Y6_N27
<P><A NAME="VE1L79">VE1L79</A> = ( <A HREF="#VE1_sr[7]">VE1_sr[7]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#SE1_MonDReg[5]">SE1_MonDReg[5]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#HE1_break_readreg[5]">HE1_break_readreg[5]</A>)))) # (<A HREF="#TE1L3">TE1L3</A>) ) ) # ( !<A HREF="#VE1_sr[7]">VE1_sr[7]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#SE1_MonDReg[5]">SE1_MonDReg[5]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#HE1_break_readreg[5]">HE1_break_readreg[5]</A>))))) ) );


<P> --TE1L4 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 at LABCELL_X7_Y5_N18
<P><A NAME="TE1L4">TE1L4</A> = ( <A HREF="#Q1_state[8]">Q1_state[8]</A> & ( !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & ( <A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> ) ) );


<P> --SE1L112 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9 at LABCELL_X7_Y8_N42
<P><A NAME="SE1L112">SE1L112</A> = ( <A HREF="#SE1L109">SE1L109</A> & ( (!<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>) # (<A HREF="#UE1_jdo[29]">UE1_jdo[29]</A>) ) ) # ( !<A HREF="#SE1L109">SE1L109</A> & ( (!<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (<A HREF="#DF1_q_a[26]">DF1_q_a[26]</A> & (<A HREF="#SE1_jtag_ram_rd_d1">SE1_jtag_ram_rd_d1</A>))) # (<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (((<A HREF="#UE1_jdo[29]">UE1_jdo[29]</A>)))) ) );


<P> --VE1L80 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~33 at MLABCELL_X3_Y6_N48
<P><A NAME="VE1L80">VE1L80</A> = ( <A HREF="#VE1_sr[30]">VE1_sr[30]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#SE1_MonDReg[28]">SE1_MonDReg[28]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#HE1_break_readreg[28]">HE1_break_readreg[28]</A>)))) # (<A HREF="#TE1L3">TE1L3</A>) ) ) # ( !<A HREF="#VE1_sr[30]">VE1_sr[30]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#SE1_MonDReg[28]">SE1_MonDReg[28]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#HE1_break_readreg[28]">HE1_break_readreg[28]</A>))))) ) );


<P> --VE1L81 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34 at MLABCELL_X3_Y6_N51
<P><A NAME="VE1L81">VE1L81</A> = ( <A HREF="#HE1_break_readreg[29]">HE1_break_readreg[29]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#SE1_MonDReg[29]">SE1_MonDReg[29]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>))) # (<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#VE1_sr[31]">VE1_sr[31]</A>)))) ) ) # ( !<A HREF="#HE1_break_readreg[29]">HE1_break_readreg[29]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#SE1_MonDReg[29]">SE1_MonDReg[29]</A>)))) # (<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#VE1_sr[31]">VE1_sr[31]</A>)))) ) );


<P> --VE1L32 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~35 at LABCELL_X4_Y4_N30
<P><A NAME="VE1L32">VE1L32</A> = ( !<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( <A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & ( (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & (<A HREF="#Q1_state[3]">Q1_state[3]</A> & !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>)) ) ) ) # ( <A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( !<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & ( (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & (<A HREF="#Q1_state[3]">Q1_state[3]</A> & !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>)) ) ) ) # ( !<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( !<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & ( (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & (<A HREF="#Q1_state[3]">Q1_state[3]</A> & !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>)) ) ) );


<P> --VE1L82 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36 at LABCELL_X2_Y4_N6
<P><A NAME="VE1L82">VE1L82</A> = ( <A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( <A HREF="#HE1_break_readreg[30]">HE1_break_readreg[30]</A> ) ) # ( !<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( <A HREF="#SE1_MonDReg[30]">SE1_MonDReg[30]</A> ) );


<P> --VE1L83 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37 at LABCELL_X2_Y4_N9
<P><A NAME="VE1L83">VE1L83</A> = ( <A HREF="#Q1_state[3]">Q1_state[3]</A> & ( (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & (!<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>)) ) );


<P> --VE1L84 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38 at LABCELL_X2_Y4_N30
<P><A NAME="VE1L84">VE1L84</A> = ( <A HREF="#VE1L32">VE1L32</A> & ( <A HREF="#TE1L3">TE1L3</A> & ( <A HREF="#VE1_sr[32]">VE1_sr[32]</A> ) ) ) # ( !<A HREF="#VE1L32">VE1L32</A> & ( <A HREF="#TE1L3">TE1L3</A> & ( <A HREF="#VE1_sr[32]">VE1_sr[32]</A> ) ) ) # ( <A HREF="#VE1L32">VE1L32</A> & ( !<A HREF="#TE1L3">TE1L3</A> & ( (<A HREF="#VE1L83">VE1L83</A> & <A HREF="#VE1L82">VE1L82</A>) ) ) ) # ( !<A HREF="#VE1L32">VE1L32</A> & ( !<A HREF="#TE1L3">TE1L3</A> & ( ((<A HREF="#VE1L83">VE1L83</A> & <A HREF="#VE1L82">VE1L82</A>)) # (<A HREF="#VE1_sr[31]">VE1_sr[31]</A>) ) ) );


<P> --VE1L85 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39 at LABCELL_X1_Y5_N24
<P><A NAME="VE1L85">VE1L85</A> = ( <A HREF="#VE1_sr[33]">VE1_sr[33]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#SE1_MonDReg[31]">SE1_MonDReg[31]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#HE1_break_readreg[31]">HE1_break_readreg[31]</A>))) # (<A HREF="#TE1L3">TE1L3</A>) ) ) # ( !<A HREF="#VE1_sr[33]">VE1_sr[33]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#SE1_MonDReg[31]">SE1_MonDReg[31]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#HE1_break_readreg[31]">HE1_break_readreg[31]</A>)))) ) );


<P> --KE1_resetlatch is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch at FF_X1_Y5_N38
<P> --register power-up is low

<P><A NAME="KE1_resetlatch">KE1_resetlatch</A> = DFFEAS(<A HREF="#KE1L13">KE1L13</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --VE1L86 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40 at LABCELL_X1_Y5_N57
<P><A NAME="VE1L86">VE1L86</A> = ( <A HREF="#VE1L6">VE1L6</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & ((<A HREF="#KE1_resetlatch">KE1_resetlatch</A>))) # (<A HREF="#TE1L3">TE1L3</A> & (<A HREF="#VE1_sr[34]">VE1_sr[34]</A>)) ) ) # ( !<A HREF="#VE1L6">VE1L6</A> & ( (<A HREF="#TE1L3">TE1L3</A> & <A HREF="#VE1_sr[34]">VE1_sr[34]</A>) ) );


<P> --XB1L88 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~23 at MLABCELL_X15_Y7_N48
<P><A NAME="XB1L88">XB1L88</A> = ( !<A HREF="#XB1L10">XB1L10</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#XB1_shiftreg_data[21]">XB1_shiftreg_data[21]</A>) ) );


<P> --XB1L134 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~6 at LABCELL_X16_Y5_N36
<P><A NAME="XB1L134">XB1L134</A> = (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (!<A HREF="#XB1L10">XB1L10</A> & <A HREF="#XB1_shiftreg_mask[21]">XB1_shiftreg_mask[21]</A>));


<P> --HF1_altera_reset_synchronizer_int_chain[1] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X8_Y8_N56
<P> --register power-up is low

<P><A NAME="HF1_altera_reset_synchronizer_int_chain[1]">HF1_altera_reset_synchronizer_int_chain[1]</A> = DFFEAS(<A HREF="#HF1L4">HF1L4</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1L14">CB1L14</A>,  ,  ,  ,  ,  ,  );


<P> --JB1L99 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~9 at LABCELL_X13_Y9_N9
<P><A NAME="JB1L99">JB1L99</A> = ( <A HREF="#RB4_q_b[9]">RB4_q_b[9]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#JB1_data_out_shift_reg[8]">JB1_data_out_shift_reg[8]</A>)) # (<A HREF="#JB1L125">JB1L125</A>))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#RB3_q_b[9]">RB3_q_b[9]</A>)))) ) ) # ( !<A HREF="#RB4_q_b[9]">RB4_q_b[9]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (!<A HREF="#JB1L125">JB1L125</A> & (<A HREF="#JB1_data_out_shift_reg[8]">JB1_data_out_shift_reg[8]</A>))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#RB3_q_b[9]">RB3_q_b[9]</A>)))) ) );


<P> --BB1_d1_data_in[3] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[3] at FF_X35_Y9_N41
<P> --register power-up is low

<P><A NAME="BB1_d1_data_in[3]">BB1_d1_data_in[3]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#A1L351">A1L351</A>,  ,  , VCC);


<P> --BB1_d2_data_in[3] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[3] at FF_X35_Y9_N58
<P> --register power-up is low

<P><A NAME="BB1_d2_data_in[3]">BB1_d2_data_in[3]</A> = DFFEAS(<A HREF="#BB1L15">BB1L15</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BB1L32 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~1 at MLABCELL_X28_Y9_N18
<P><A NAME="BB1L32">BB1L32</A> = ( <A HREF="#BB1_d2_data_in[3]">BB1_d2_data_in[3]</A> & ( <A HREF="#BB1_d1_data_in[3]">BB1_d1_data_in[3]</A> & ( (<A HREF="#BB1_edge_capture[3]">BB1_edge_capture[3]</A> & !<A HREF="#BB1L30">BB1L30</A>) ) ) ) # ( !<A HREF="#BB1_d2_data_in[3]">BB1_d2_data_in[3]</A> & ( <A HREF="#BB1_d1_data_in[3]">BB1_d1_data_in[3]</A> & ( !<A HREF="#BB1L30">BB1L30</A> ) ) ) # ( <A HREF="#BB1_d2_data_in[3]">BB1_d2_data_in[3]</A> & ( !<A HREF="#BB1_d1_data_in[3]">BB1_d1_data_in[3]</A> & ( (<A HREF="#BB1_edge_capture[3]">BB1_edge_capture[3]</A> & !<A HREF="#BB1L30">BB1L30</A>) ) ) ) # ( !<A HREF="#BB1_d2_data_in[3]">BB1_d2_data_in[3]</A> & ( !<A HREF="#BB1_d1_data_in[3]">BB1_d1_data_in[3]</A> & ( (<A HREF="#BB1_edge_capture[3]">BB1_edge_capture[3]</A> & !<A HREF="#BB1L30">BB1L30</A>) ) ) );


<P> --BC1_td_shift[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7] at FF_X3_Y4_N14
<P> --register power-up is low

<P><A NAME="BC1_td_shift[7]">BC1_td_shift[7]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L86">BC1L86</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#BC1L65">BC1L65</A>);


<P> --BC1L94 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 at MLABCELL_X3_Y4_N42
<P><A NAME="BC1L94">BC1L94</A> = AMPP_FUNCTION(!<A HREF="#BC1_state">BC1_state</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#BC1_count[8]">BC1_count[8]</A>, !<A HREF="#H1_splitter_nodes_receive_0[3]">H1_splitter_nodes_receive_0[3]</A>);


<P> --UE1_jdo[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] at FF_X1_Y6_N56
<P> --register power-up is low

<P><A NAME="UE1_jdo[14]">UE1_jdo[14]</A> = DFFEAS(<A HREF="#UE1L27">UE1L27</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --SE1L113 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~10 at MLABCELL_X6_Y6_N54
<P><A NAME="SE1L113">SE1L113</A> = ( <A HREF="#UE1_jdo[14]">UE1_jdo[14]</A> & ( (((<A HREF="#SE1_jtag_ram_rd_d1">SE1_jtag_ram_rd_d1</A> & <A HREF="#DF1_q_a[11]">DF1_q_a[11]</A>)) # (<A HREF="#SE1L105">SE1L105</A>)) # (<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>) ) ) # ( !<A HREF="#UE1_jdo[14]">UE1_jdo[14]</A> & ( (!<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (((<A HREF="#SE1_jtag_ram_rd_d1">SE1_jtag_ram_rd_d1</A> & <A HREF="#DF1_q_a[11]">DF1_q_a[11]</A>)) # (<A HREF="#SE1L105">SE1L105</A>))) ) );


<P> --WC1L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~8 at MLABCELL_X3_Y8_N36
<P><A NAME="WC1L24">WC1L24</A> = ( <A HREF="#ZD1_d_writedata[11]">ZD1_d_writedata[11]</A> & ( <A HREF="#ND1L3">ND1L3</A> ) );


<P> --WC1_src_data[33] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[33] at LABCELL_X29_Y15_N57
<P><A NAME="WC1_src_data[33]">WC1_src_data[33]</A> = ((<A HREF="#ND1L3">ND1L3</A> & <A HREF="#ZD1L1101Q">ZD1L1101Q</A>)) # (<A HREF="#WC1L17">WC1L17</A>);


<P> --UE1_jdo[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] at FF_X2_Y6_N20
<P> --register power-up is low

<P><A NAME="UE1_jdo[15]">UE1_jdo[15]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>, <A HREF="#VE1_sr[15]">VE1_sr[15]</A>,  ,  , VCC);


<P> --SE1L114 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11 at MLABCELL_X6_Y6_N57
<P><A NAME="SE1L114">SE1L114</A> = ( <A HREF="#UE1_jdo[15]">UE1_jdo[15]</A> & ( (((<A HREF="#SE1_jtag_ram_rd_d1">SE1_jtag_ram_rd_d1</A> & <A HREF="#DF1_q_a[12]">DF1_q_a[12]</A>)) # (<A HREF="#SE1L105">SE1L105</A>)) # (<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>) ) ) # ( !<A HREF="#UE1_jdo[15]">UE1_jdo[15]</A> & ( (!<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (((<A HREF="#SE1_jtag_ram_rd_d1">SE1_jtag_ram_rd_d1</A> & <A HREF="#DF1_q_a[12]">DF1_q_a[12]</A>)) # (<A HREF="#SE1L105">SE1L105</A>))) ) );


<P> --WC1L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~9 at LABCELL_X17_Y12_N48
<P><A NAME="WC1L25">WC1L25</A> = ( <A HREF="#ND1L3">ND1L3</A> & ( <A HREF="#ZD1_d_writedata[12]">ZD1_d_writedata[12]</A> ) );


<P> --WC1L26 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~10 at MLABCELL_X3_Y8_N45
<P><A NAME="WC1L26">WC1L26</A> = ( <A HREF="#ZD1_d_writedata[13]">ZD1_d_writedata[13]</A> & ( <A HREF="#ND1L3">ND1L3</A> ) );


<P> --WC1L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~11 at LABCELL_X2_Y4_N45
<P><A NAME="WC1L27">WC1L27</A> = ( <A HREF="#ZD1_d_writedata[14]">ZD1_d_writedata[14]</A> & ( <A HREF="#ND1L3">ND1L3</A> ) );


<P> --WC1L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~12 at MLABCELL_X8_Y9_N42
<P><A NAME="WC1L28">WC1L28</A> = ( <A HREF="#ND1L3">ND1L3</A> & ( <A HREF="#ZD1_d_writedata[15]">ZD1_d_writedata[15]</A> ) );


<P> --WC1L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~13 at MLABCELL_X8_Y9_N51
<P><A NAME="WC1L29">WC1L29</A> = ( <A HREF="#ZD1_d_writedata[16]">ZD1_d_writedata[16]</A> & ( <A HREF="#ND1L3">ND1L3</A> ) );


<P> --WC1_src_data[34] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[34] at LABCELL_X16_Y10_N39
<P><A NAME="WC1_src_data[34]">WC1_src_data[34]</A> = ( <A HREF="#WC1L17">WC1L17</A> ) # ( !<A HREF="#WC1L17">WC1L17</A> & ( (<A HREF="#ND1L3">ND1L3</A> & <A HREF="#ZD1_d_byteenable[2]">ZD1_d_byteenable[2]</A>) ) );


<P> --UE1_jdo[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] at FF_X2_Y6_N41
<P> --register power-up is low

<P><A NAME="UE1_jdo[8]">UE1_jdo[8]</A> = DFFEAS(<A HREF="#UE1L19">UE1L19</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --WC1L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~14 at MLABCELL_X3_Y8_N3
<P><A NAME="WC1L30">WC1L30</A> = ( <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A> & ( <A HREF="#ND1L3">ND1L3</A> ) );


<P> --UE1_jdo[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] at FF_X3_Y6_N8
<P> --register power-up is low

<P><A NAME="UE1_jdo[11]">UE1_jdo[11]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>, <A HREF="#VE1_sr[11]">VE1_sr[11]</A>,  ,  , VCC);


<P> --SE1L115 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12 at LABCELL_X7_Y6_N27
<P><A NAME="SE1L115">SE1L115</A> = ( <A HREF="#DF1_q_a[8]">DF1_q_a[8]</A> & ( ((!<A HREF="#SE1_MonAReg[4]">SE1_MonAReg[4]</A> & <A HREF="#SE1_MonAReg[2]">SE1_MonAReg[2]</A>)) # (<A HREF="#SE1_jtag_ram_rd_d1">SE1_jtag_ram_rd_d1</A>) ) ) # ( !<A HREF="#DF1_q_a[8]">DF1_q_a[8]</A> & ( (!<A HREF="#SE1_MonAReg[4]">SE1_MonAReg[4]</A> & (<A HREF="#SE1_MonAReg[2]">SE1_MonAReg[2]</A> & !<A HREF="#SE1_jtag_ram_rd_d1">SE1_jtag_ram_rd_d1</A>)) ) );


<P> --SE1L116 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13 at MLABCELL_X8_Y6_N33
<P><A NAME="SE1L116">SE1L116</A> = ( <A HREF="#SE1_MonDReg[8]">SE1_MonDReg[8]</A> & ( <A HREF="#SE1_jtag_rd_d1">SE1_jtag_rd_d1</A> & ( (!<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (<A HREF="#SE1L115">SE1L115</A>)) # (<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & ((<A HREF="#UE1_jdo[11]">UE1_jdo[11]</A>))) ) ) ) # ( !<A HREF="#SE1_MonDReg[8]">SE1_MonDReg[8]</A> & ( <A HREF="#SE1_jtag_rd_d1">SE1_jtag_rd_d1</A> & ( (!<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (<A HREF="#SE1L115">SE1L115</A>)) # (<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & ((<A HREF="#UE1_jdo[11]">UE1_jdo[11]</A>))) ) ) ) # ( <A HREF="#SE1_MonDReg[8]">SE1_MonDReg[8]</A> & ( !<A HREF="#SE1_jtag_rd_d1">SE1_jtag_rd_d1</A> & ( (!<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>) # (<A HREF="#UE1_jdo[11]">UE1_jdo[11]</A>) ) ) ) # ( !<A HREF="#SE1_MonDReg[8]">SE1_MonDReg[8]</A> & ( !<A HREF="#SE1_jtag_rd_d1">SE1_jtag_rd_d1</A> & ( (<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & <A HREF="#UE1_jdo[11]">UE1_jdo[11]</A>) ) ) );


<P> --WC1L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~15 at MLABCELL_X8_Y9_N21
<P><A NAME="WC1L31">WC1L31</A> = ( <A HREF="#ND1L3">ND1L3</A> & ( <A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A> ) );


<P> --BB1_d1_data_in[4] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[4] at FF_X23_Y10_N59
<P> --register power-up is low

<P><A NAME="BB1_d1_data_in[4]">BB1_d1_data_in[4]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#A1L353">A1L353</A>,  ,  , VCC);


<P> --BB1_d2_data_in[4] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[4] at FF_X23_Y10_N41
<P> --register power-up is low

<P><A NAME="BB1_d2_data_in[4]">BB1_d2_data_in[4]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#BB1_d1_data_in[4]">BB1_d1_data_in[4]</A>,  ,  , VCC);


<P> --BB1L33 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~2 at LABCELL_X23_Y10_N12
<P><A NAME="BB1L33">BB1L33</A> = ( <A HREF="#BB1_d2_data_in[4]">BB1_d2_data_in[4]</A> & ( (!<A HREF="#BB1L30">BB1L30</A> & <A HREF="#BB1_edge_capture[4]">BB1_edge_capture[4]</A>) ) ) # ( !<A HREF="#BB1_d2_data_in[4]">BB1_d2_data_in[4]</A> & ( (!<A HREF="#BB1L30">BB1L30</A> & ((<A HREF="#BB1_edge_capture[4]">BB1_edge_capture[4]</A>) # (<A HREF="#BB1_d1_data_in[4]">BB1_d1_data_in[4]</A>))) ) );


<P> --CE1_writedata[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31] at FF_X8_Y9_N35
<P> --register power-up is low

<P><A NAME="CE1_writedata[31]">CE1_writedata[31]</A> = DFFEAS(<A HREF="#WC1L50">WC1L50</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SE1L186 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31 at MLABCELL_X8_Y9_N30
<P><A NAME="SE1L186">SE1L186</A> = ( <A HREF="#CE1_writedata[31]">CE1_writedata[31]</A> & ( (!<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A>) # (<A HREF="#SE1_MonDReg[31]">SE1_MonDReg[31]</A>) ) ) # ( !<A HREF="#CE1_writedata[31]">CE1_writedata[31]</A> & ( (<A HREF="#SE1_jtag_ram_access">SE1_jtag_ram_access</A> & <A HREF="#SE1_MonDReg[31]">SE1_MonDReg[31]</A>) ) );


<P> --UE1_jdo[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] at FF_X8_Y8_N44
<P> --register power-up is low

<P><A NAME="UE1_jdo[13]">UE1_jdo[13]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>, <A HREF="#VE1_sr[13]">VE1_sr[13]</A>,  ,  , VCC);


<P> --WC1L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~16 at LABCELL_X10_Y4_N48
<P><A NAME="WC1L32">WC1L32</A> = ( <A HREF="#ZD1_d_writedata[10]">ZD1_d_writedata[10]</A> & ( <A HREF="#ND1L3">ND1L3</A> ) );


<P> --BB1_d1_data_in[6] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[6] at FF_X28_Y9_N56
<P> --register power-up is low

<P><A NAME="BB1_d1_data_in[6]">BB1_d1_data_in[6]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#A1L357">A1L357</A>,  ,  , VCC);


<P> --BB1_d2_data_in[6] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[6] at FF_X28_Y9_N50
<P> --register power-up is low

<P><A NAME="BB1_d2_data_in[6]">BB1_d2_data_in[6]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#BB1_d1_data_in[6]">BB1_d1_data_in[6]</A>,  ,  , VCC);


<P> --BB1L34 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~3 at MLABCELL_X28_Y9_N12
<P><A NAME="BB1L34">BB1L34</A> = ( <A HREF="#BB1_d2_data_in[6]">BB1_d2_data_in[6]</A> & ( (!<A HREF="#BB1L30">BB1L30</A> & <A HREF="#BB1_edge_capture[6]">BB1_edge_capture[6]</A>) ) ) # ( !<A HREF="#BB1_d2_data_in[6]">BB1_d2_data_in[6]</A> & ( (!<A HREF="#BB1L30">BB1L30</A> & ((<A HREF="#BB1_edge_capture[6]">BB1_edge_capture[6]</A>) # (<A HREF="#BB1_d1_data_in[6]">BB1_d1_data_in[6]</A>))) ) );


<P> --BB1_d1_data_in[5] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[5] at FF_X28_Y13_N53
<P> --register power-up is low

<P><A NAME="BB1_d1_data_in[5]">BB1_d1_data_in[5]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#A1L355">A1L355</A>,  ,  , VCC);


<P> --BB1_d2_data_in[5] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[5] at FF_X28_Y13_N28
<P> --register power-up is low

<P><A NAME="BB1_d2_data_in[5]">BB1_d2_data_in[5]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#BB1_d1_data_in[5]">BB1_d1_data_in[5]</A>,  ,  , VCC);


<P> --BB1L35 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~4 at MLABCELL_X28_Y9_N6
<P><A NAME="BB1L35">BB1L35</A> = ( <A HREF="#BB1_d2_data_in[5]">BB1_d2_data_in[5]</A> & ( (!<A HREF="#BB1L30">BB1L30</A> & <A HREF="#BB1_edge_capture[5]">BB1_edge_capture[5]</A>) ) ) # ( !<A HREF="#BB1_d2_data_in[5]">BB1_d2_data_in[5]</A> & ( (!<A HREF="#BB1L30">BB1L30</A> & ((<A HREF="#BB1_edge_capture[5]">BB1_edge_capture[5]</A>) # (<A HREF="#BB1_d1_data_in[5]">BB1_d1_data_in[5]</A>))) ) );


<P> --UE1_jdo[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] at FF_X1_Y6_N38
<P> --register power-up is low

<P><A NAME="UE1_jdo[12]">UE1_jdo[12]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>, <A HREF="#VE1_sr[12]">VE1_sr[12]</A>,  ,  , VCC);


<P> --SE1L117 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14 at MLABCELL_X6_Y6_N12
<P><A NAME="SE1L117">SE1L117</A> = ( <A HREF="#SE1L105">SE1L105</A> & ( (!<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>) # (<A HREF="#UE1_jdo[12]">UE1_jdo[12]</A>) ) ) # ( !<A HREF="#SE1L105">SE1L105</A> & ( (!<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (<A HREF="#SE1_jtag_ram_rd_d1">SE1_jtag_ram_rd_d1</A> & ((<A HREF="#DF1_q_a[9]">DF1_q_a[9]</A>)))) # (<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A> & (((<A HREF="#UE1_jdo[12]">UE1_jdo[12]</A>)))) ) );


<P> --WC1L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~17 at MLABCELL_X8_Y9_N15
<P><A NAME="WC1L33">WC1L33</A> = ( <A HREF="#ZD1_d_writedata[9]">ZD1_d_writedata[9]</A> & ( <A HREF="#ND1L3">ND1L3</A> ) );


<P> --WC1L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~18 at MLABCELL_X8_Y9_N54
<P><A NAME="WC1L34">WC1L34</A> = ( <A HREF="#ZD1_d_writedata[24]">ZD1_d_writedata[24]</A> & ( <A HREF="#ND1L3">ND1L3</A> ) );


<P> --WC1_src_data[35] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[35] at LABCELL_X17_Y12_N57
<P><A NAME="WC1_src_data[35]">WC1_src_data[35]</A> = ( <A HREF="#ZD1_d_byteenable[3]">ZD1_d_byteenable[3]</A> & ( <A HREF="#WC1L17">WC1L17</A> ) ) # ( !<A HREF="#ZD1_d_byteenable[3]">ZD1_d_byteenable[3]</A> & ( <A HREF="#WC1L17">WC1L17</A> ) ) # ( <A HREF="#ZD1_d_byteenable[3]">ZD1_d_byteenable[3]</A> & ( !<A HREF="#WC1L17">WC1L17</A> & ( <A HREF="#ND1L3">ND1L3</A> ) ) );


<P> --WC1L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~19 at LABCELL_X33_Y9_N18
<P><A NAME="WC1L35">WC1L35</A> = ( <A HREF="#ND1L3">ND1L3</A> & ( <A HREF="#ZD1_d_writedata[21]">ZD1_d_writedata[21]</A> ) );


<P> --WC1L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~20 at LABCELL_X10_Y9_N15
<P><A NAME="WC1L36">WC1L36</A> = ( <A HREF="#ND1L3">ND1L3</A> & ( <A HREF="#ZD1_d_writedata[29]">ZD1_d_writedata[29]</A> ) );


<P> --WC1L37 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~21 at LABCELL_X11_Y9_N24
<P><A NAME="WC1L37">WC1L37</A> = ( <A HREF="#ZD1_d_writedata[25]">ZD1_d_writedata[25]</A> & ( <A HREF="#ND1L3">ND1L3</A> ) );


<P> --WC1L38 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~22 at LABCELL_X33_Y9_N12
<P><A NAME="WC1L38">WC1L38</A> = ( <A HREF="#ND1L3">ND1L3</A> & ( <A HREF="#ZD1_d_writedata[22]">ZD1_d_writedata[22]</A> ) );


<P> --WC1L39 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~23 at LABCELL_X33_Y9_N54
<P><A NAME="WC1L39">WC1L39</A> = ( <A HREF="#ND1L3">ND1L3</A> & ( <A HREF="#ZD1_d_writedata[23]">ZD1_d_writedata[23]</A> ) );


<P> --WC1L40 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~24 at LABCELL_X33_Y9_N39
<P><A NAME="WC1L40">WC1L40</A> = ( <A HREF="#ND1L3">ND1L3</A> & ( <A HREF="#ZD1_d_writedata[26]">ZD1_d_writedata[26]</A> ) );


<P> --WC1L41 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~25 at LABCELL_X33_Y9_N6
<P><A NAME="WC1L41">WC1L41</A> = ( <A HREF="#ND1L3">ND1L3</A> & ( <A HREF="#ZD1_d_writedata[27]">ZD1_d_writedata[27]</A> ) );


<P> --WC1L42 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~26 at LABCELL_X2_Y4_N36
<P><A NAME="WC1L42">WC1L42</A> = ( <A HREF="#ND1L3">ND1L3</A> & ( <A HREF="#ZD1_d_writedata[30]">ZD1_d_writedata[30]</A> ) );


<P> --WC1L43 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~27 at LABCELL_X33_Y9_N48
<P><A NAME="WC1L43">WC1L43</A> = ( <A HREF="#ND1L3">ND1L3</A> & ( <A HREF="#ZD1_d_writedata[28]">ZD1_d_writedata[28]</A> ) );


<P> --WC1L44 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~28 at LABCELL_X11_Y9_N30
<P><A NAME="WC1L44">WC1L44</A> = ( <A HREF="#ND1L3">ND1L3</A> & ( <A HREF="#ZD1_d_writedata[17]">ZD1_d_writedata[17]</A> ) );


<P> --TB1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0 at MLABCELL_X21_Y11_N33
<P><A NAME="TB1L1">TB1L1</A> = ( <A HREF="#HB1L7">HB1L7</A> & ( ((!<A HREF="#HB1L8">HB1L8</A>) # ((!<A HREF="#QC1L4">QC1L4</A>) # (!<A HREF="#HB1L5">HB1L5</A>))) # (<A HREF="#S1L12">S1L12</A>) ) ) # ( !<A HREF="#HB1L7">HB1L7</A> & ( ((<A HREF="#HB1L8">HB1L8</A> & (<A HREF="#QC1L4">QC1L4</A> & <A HREF="#HB1L5">HB1L5</A>))) # (<A HREF="#S1L12">S1L12</A>) ) );


<P> --WC1L45 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~29 at MLABCELL_X3_Y8_N54
<P><A NAME="WC1L45">WC1L45</A> = ( <A HREF="#ZD1_d_writedata[19]">ZD1_d_writedata[19]</A> & ( <A HREF="#ND1L3">ND1L3</A> ) );


<P> --WC1L46 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~30 at LABCELL_X33_Y9_N30
<P><A NAME="WC1L46">WC1L46</A> = ( <A HREF="#ZD1_d_writedata[18]">ZD1_d_writedata[18]</A> & ( <A HREF="#ND1L3">ND1L3</A> ) );


<P> --WC1L47 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~31 at LABCELL_X16_Y10_N30
<P><A NAME="WC1L47">WC1L47</A> = ( <A HREF="#ZD1_d_writedata[20]">ZD1_d_writedata[20]</A> & ( <A HREF="#ND1L3">ND1L3</A> ) );


<P> --UE1_jdo[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] at FF_X1_Y6_N8
<P> --register power-up is low

<P><A NAME="UE1_jdo[10]">UE1_jdo[10]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>, <A HREF="#VE1_sr[10]">VE1_sr[10]</A>,  ,  , VCC);


<P> --WC1L48 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~32 at MLABCELL_X8_Y9_N39
<P><A NAME="WC1L48">WC1L48</A> = ( <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A> & ( <A HREF="#ND1L3">ND1L3</A> ) );


<P> --UE1_jdo[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] at FF_X1_Y6_N26
<P> --register power-up is low

<P><A NAME="UE1_jdo[9]">UE1_jdo[9]</A> = DFFEAS(<A HREF="#UE1L21">UE1L21</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1_update_jdo_strobe">UE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --WC1L49 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~33 at LABCELL_X2_Y8_N24
<P><A NAME="WC1L49">WC1L49</A> = ( <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A> & ( <A HREF="#ND1L3">ND1L3</A> ) );


<P> --BB1_d1_data_in[7] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[7] at FF_X28_Y9_N41
<P> --register power-up is low

<P><A NAME="BB1_d1_data_in[7]">BB1_d1_data_in[7]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#A1L359">A1L359</A>,  ,  , VCC);


<P> --BB1_d2_data_in[7] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[7] at FF_X28_Y9_N29
<P> --register power-up is low

<P><A NAME="BB1_d2_data_in[7]">BB1_d2_data_in[7]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#BB1_d1_data_in[7]">BB1_d1_data_in[7]</A>,  ,  , VCC);


<P> --BB1L36 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~5 at MLABCELL_X28_Y9_N24
<P><A NAME="BB1L36">BB1L36</A> = ( <A HREF="#BB1_edge_capture[7]">BB1_edge_capture[7]</A> & ( <A HREF="#BB1_d1_data_in[7]">BB1_d1_data_in[7]</A> & ( !<A HREF="#BB1L30">BB1L30</A> ) ) ) # ( !<A HREF="#BB1_edge_capture[7]">BB1_edge_capture[7]</A> & ( <A HREF="#BB1_d1_data_in[7]">BB1_d1_data_in[7]</A> & ( (!<A HREF="#BB1L30">BB1L30</A> & !<A HREF="#BB1_d2_data_in[7]">BB1_d2_data_in[7]</A>) ) ) ) # ( <A HREF="#BB1_edge_capture[7]">BB1_edge_capture[7]</A> & ( !<A HREF="#BB1_d1_data_in[7]">BB1_d1_data_in[7]</A> & ( !<A HREF="#BB1L30">BB1L30</A> ) ) );


<P> --ZB1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~0 at LABCELL_X19_Y6_N18
<P><A NAME="ZB1L1">ZB1L1</A> = ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> $ (((!<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A>) # (<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>))))) # (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & ((!<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>)))) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> $ (((!<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>))))) # (<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & <A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>))) ) ) ) # ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & ((!<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>) # ((!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & !<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A>)))) # (<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> $ (((!<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & !<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>))))) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & (((<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>)))) # (<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A>))) ) ) );


<P> --T1L130 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~19 at LABCELL_X17_Y8_N48
<P><A NAME="T1L130">T1L130</A> = ( <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> & ( <A HREF="#XB1L159Q">XB1L159Q</A> ) ) # ( !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> & ( <A HREF="#XB1L159Q">XB1L159Q</A> ) ) # ( <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> & ( !<A HREF="#XB1L159Q">XB1L159Q</A> ) ) # ( !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> & ( !<A HREF="#XB1L159Q">XB1L159Q</A> & ( (<A HREF="#T1L40">T1L40</A> & (<A HREF="#T1L81">T1L81</A> & (<A HREF="#AD1L14">AD1L14</A> & <A HREF="#BD1L11">BD1L11</A>))) ) ) );


<P> --T1L69 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg~1 at MLABCELL_X21_Y8_N24
<P><A NAME="T1L69">T1L69</A> = ( <A HREF="#T1L3">T1L3</A> & ( <A HREF="#ZD1L1101Q">ZD1L1101Q</A> ) );


<P> --T1L70 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg~2 at MLABCELL_X21_Y8_N12
<P><A NAME="T1L70">T1L70</A> = ( <A HREF="#T1_data_reg[8]">T1_data_reg[8]</A> & ( <A HREF="#T1L69">T1L69</A> & ( (!<A HREF="#T1L41">T1L41</A>) # (((<A HREF="#T1L135">T1L135</A>) # (<A HREF="#T1L134">T1L134</A>)) # (<A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A>)) ) ) ) # ( !<A HREF="#T1_data_reg[8]">T1_data_reg[8]</A> & ( <A HREF="#T1L69">T1L69</A> & ( (<A HREF="#T1L41">T1L41</A> & (<A HREF="#ZD1_d_writedata[8]">ZD1_d_writedata[8]</A> & (!<A HREF="#T1L134">T1L134</A> & !<A HREF="#T1L135">T1L135</A>))) ) ) ) # ( <A HREF="#T1_data_reg[8]">T1_data_reg[8]</A> & ( !<A HREF="#T1L69">T1L69</A> ) );


<P> --S1L77 is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt_en~0 at LABCELL_X17_Y9_N6
<P><A NAME="S1L77">S1L77</A> = ( !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> & ( <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A> ) );


<P> --X1_rd_valid[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0] at FF_X25_Y4_N58
<P> --register power-up is low

<P><A NAME="X1_rd_valid[0]">X1_rd_valid[0]</A> = DFFEAS(<A HREF="#X1L59">X1L59</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC8_mem[6][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][87] at FF_X25_Y7_N50
<P> --register power-up is low

<P><A NAME="PC8_mem[6][87]">PC8_mem[6][87]</A> = DFFEAS(<A HREF="#PC8L66">PC8L66</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L7">PC8L7</A>,  ,  ,  ,  );


<P> --PC8L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always5~0 at MLABCELL_X25_Y7_N54
<P><A NAME="PC8L6">PC8L6</A> = ( <A HREF="#PC8_mem_used[5]">PC8_mem_used[5]</A> & ( <A HREF="#NC8L2">NC8L2</A> ) ) # ( !<A HREF="#PC8_mem_used[5]">PC8_mem_used[5]</A> );


<P> --PC8_mem[6][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][19] at FF_X25_Y7_N53
<P> --register power-up is low

<P><A NAME="PC8_mem[6][19]">PC8_mem[6][19]</A> = DFFEAS(<A HREF="#PC8L63">PC8L63</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L7">PC8L7</A>,  ,  ,  ,  );


<P> --PC8_mem[6][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][52] at FF_X25_Y7_N17
<P> --register power-up is low

<P><A NAME="PC8_mem[6][52]">PC8_mem[6][52]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L7">PC8L7</A>, <A HREF="#PC8L95">PC8L95</A>,  ,  , VCC);


<P> --PC8L57 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][52]~5 at MLABCELL_X25_Y7_N45
<P><A NAME="PC8L57">PC8L57</A> = ( <A HREF="#PC8_mem_used[6]">PC8_mem_used[6]</A> & ( (!<A HREF="#PC8L6">PC8L6</A> & ((<A HREF="#PC8_mem[5][52]">PC8_mem[5][52]</A>))) # (<A HREF="#PC8L6">PC8L6</A> & (<A HREF="#PC8_mem[6][52]">PC8_mem[6][52]</A>)) ) ) # ( !<A HREF="#PC8_mem_used[6]">PC8_mem_used[6]</A> & ( (<A HREF="#PC8_mem[5][52]">PC8_mem[5][52]</A>) # (<A HREF="#PC8L6">PC8L6</A>) ) );


<P> --PC8_mem[6][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][88] at FF_X25_Y7_N14
<P> --register power-up is low

<P><A NAME="PC8_mem[6][88]">PC8_mem[6][88]</A> = DFFEAS(<A HREF="#PC8L68">PC8L68</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#PC8L7">PC8L7</A>,  ,  ,  ,  );


<P> --GB2_found_edge is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|found_edge at LABCELL_X16_Y11_N15
<P><A NAME="GB2_found_edge">GB2_found_edge</A> = ( <A HREF="#GB2_last_test_clk">GB2_last_test_clk</A> & ( !<A HREF="#GB2_cur_test_clk">GB2_cur_test_clk</A> ) ) # ( !<A HREF="#GB2_last_test_clk">GB2_last_test_clk</A> & ( <A HREF="#GB2_cur_test_clk">GB2_cur_test_clk</A> ) );


<P> --LB1_bit_counter[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4] at FF_X16_Y11_N8
<P> --register power-up is low

<P><A NAME="LB1_bit_counter[4]">LB1_bit_counter[4]</A> = DFFEAS(<A HREF="#LB1L14">LB1L14</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LB1_bit_counter[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[3] at FF_X16_Y11_N56
<P> --register power-up is low

<P><A NAME="LB1_bit_counter[3]">LB1_bit_counter[3]</A> = DFFEAS(<A HREF="#LB1L9">LB1L9</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LB1_bit_counter[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[2] at FF_X16_Y11_N43
<P> --register power-up is low

<P><A NAME="LB1_bit_counter[2]">LB1_bit_counter[2]</A> = DFFEAS(<A HREF="#LB1L7">LB1L7</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LB1_bit_counter[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0] at FF_X16_Y11_N53
<P> --register power-up is low

<P><A NAME="LB1_bit_counter[0]">LB1_bit_counter[0]</A> = DFFEAS(<A HREF="#LB1L3">LB1L3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LB1_bit_counter[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[1] at FF_X16_Y11_N50
<P> --register power-up is low

<P><A NAME="LB1_bit_counter[1]">LB1_bit_counter[1]</A> = DFFEAS(<A HREF="#LB1L5">LB1L5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LB1L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]~0 at LABCELL_X16_Y11_N18
<P><A NAME="LB1L11">LB1L11</A> = ( !<A HREF="#LB1_bit_counter[1]">LB1_bit_counter[1]</A> & ( (!<A HREF="#LB1_bit_counter[0]">LB1_bit_counter[0]</A> & (!<A HREF="#LB1_bit_counter[2]">LB1_bit_counter[2]</A> & !<A HREF="#LB1_bit_counter[3]">LB1_bit_counter[3]</A>)) ) );


<P> --LB1L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]~1 at LABCELL_X16_Y11_N36
<P><A NAME="LB1L12">LB1L12</A> = ( !<A HREF="#LB1_bit_counter[4]">LB1_bit_counter[4]</A> & ( <A HREF="#LB1L11">LB1L11</A> ) );


<P> --LB1L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting~0 at LABCELL_X16_Y11_N24
<P><A NAME="LB1L17">LB1L17</A> = ( <A HREF="#LB1_counting">LB1_counting</A> & ( <A HREF="#GB1_cur_test_clk">GB1_cur_test_clk</A> ) ) # ( !<A HREF="#LB1_counting">LB1_counting</A> & ( <A HREF="#GB1_cur_test_clk">GB1_cur_test_clk</A> & ( <A HREF="#GB2_found_edge">GB2_found_edge</A> ) ) ) # ( <A HREF="#LB1_counting">LB1_counting</A> & ( !<A HREF="#GB1_cur_test_clk">GB1_cur_test_clk</A> & ( (!<A HREF="#GB1_last_test_clk">GB1_last_test_clk</A>) # ((!<A HREF="#LB1L12">LB1L12</A>) # (<A HREF="#GB2_found_edge">GB2_found_edge</A>)) ) ) ) # ( !<A HREF="#LB1_counting">LB1_counting</A> & ( !<A HREF="#GB1_cur_test_clk">GB1_cur_test_clk</A> & ( <A HREF="#GB2_found_edge">GB2_found_edge</A> ) ) );


<P> --PB2L44 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0 at MLABCELL_X21_Y11_N6
<P><A NAME="PB2L44">PB2L44</A> = ( <A HREF="#PB2_usedw_is_1_dff">PB2_usedw_is_1_dff</A> & ( <A HREF="#HB1L4">HB1L4</A> & ( (!<A HREF="#S1L12">S1L12</A> & ((!<A HREF="#PB2_usedw_is_0_dff">PB2_usedw_is_0_dff</A>) # (<A HREF="#HB1L9">HB1L9</A>))) ) ) ) # ( !<A HREF="#PB2_usedw_is_1_dff">PB2_usedw_is_1_dff</A> & ( <A HREF="#HB1L4">HB1L4</A> & ( (!<A HREF="#HB1L9">HB1L9</A> & (!<A HREF="#S1L12">S1L12</A> & !<A HREF="#PB2_usedw_is_0_dff">PB2_usedw_is_0_dff</A>)) ) ) ) # ( <A HREF="#PB2_usedw_is_1_dff">PB2_usedw_is_1_dff</A> & ( !<A HREF="#HB1L4">HB1L4</A> & ( (!<A HREF="#S1L12">S1L12</A> & ((!<A HREF="#HB1L9">HB1L9</A>) # (<A HREF="#PB2_usedw_is_2_dff">PB2_usedw_is_2_dff</A>))) ) ) ) # ( !<A HREF="#PB2_usedw_is_1_dff">PB2_usedw_is_1_dff</A> & ( !<A HREF="#HB1L4">HB1L4</A> & ( (<A HREF="#HB1L9">HB1L9</A> & (<A HREF="#PB2_usedw_is_2_dff">PB2_usedw_is_2_dff</A> & !<A HREF="#S1L12">S1L12</A>)) ) ) );


<P> --PB2L43 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_0~0 at MLABCELL_X21_Y11_N36
<P><A NAME="PB2L43">PB2L43</A> = ( !<A HREF="#S1L12">S1L12</A> & ( (!<A HREF="#HB1L9">HB1L9</A> & (((<A HREF="#PB2_usedw_is_0_dff">PB2_usedw_is_0_dff</A>) # (<A HREF="#HB1L4">HB1L4</A>)))) # (<A HREF="#HB1L9">HB1L9</A> & ((!<A HREF="#HB1L4">HB1L4</A> & (!<A HREF="#PB2_usedw_is_1_dff">PB2_usedw_is_1_dff</A>)) # (<A HREF="#HB1L4">HB1L4</A> & ((<A HREF="#PB2_usedw_is_0_dff">PB2_usedw_is_0_dff</A>))))) ) );


<P> --PB2L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~3 at LABCELL_X18_Y11_N21
<P><A NAME="PB2L4">PB2L4</A> = ( !<A HREF="#TB2_counter_reg_bit[4]">TB2_counter_reg_bit[4]</A> & ( (!<A HREF="#TB2_counter_reg_bit[6]">TB2_counter_reg_bit[6]</A> & (!<A HREF="#TB2_counter_reg_bit[3]">TB2_counter_reg_bit[3]</A> & !<A HREF="#TB2_counter_reg_bit[5]">TB2_counter_reg_bit[5]</A>)) ) );


<P> --PB2L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~4 at LABCELL_X18_Y11_N54
<P><A NAME="PB2L5">PB2L5</A> = (<A HREF="#TB2_counter_reg_bit[1]">TB2_counter_reg_bit[1]</A> & (<A HREF="#TB2_counter_reg_bit[0]">TB2_counter_reg_bit[0]</A> & (!<A HREF="#TB2_counter_reg_bit[2]">TB2_counter_reg_bit[2]</A> & <A HREF="#PB2L4">PB2L4</A>)));


<P> --PB2L45 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~0 at MLABCELL_X21_Y11_N39
<P><A NAME="PB2L45">PB2L45</A> = ( <A HREF="#HB1L4">HB1L4</A> & ( (!<A HREF="#HB1L9">HB1L9</A> & (<A HREF="#PB2_usedw_is_1_dff">PB2_usedw_is_1_dff</A>)) # (<A HREF="#HB1L9">HB1L9</A> & ((<A HREF="#PB2_usedw_is_2_dff">PB2_usedw_is_2_dff</A>))) ) ) # ( !<A HREF="#HB1L4">HB1L4</A> & ( (!<A HREF="#HB1L9">HB1L9</A> & ((<A HREF="#PB2_usedw_is_2_dff">PB2_usedw_is_2_dff</A>))) # (<A HREF="#HB1L9">HB1L9</A> & (<A HREF="#PB2L5">PB2L5</A>)) ) );


<P> --PB1L44 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0 at MLABCELL_X21_Y11_N18
<P><A NAME="PB1L44">PB1L44</A> = ( <A HREF="#PB1_usedw_is_1_dff">PB1_usedw_is_1_dff</A> & ( <A HREF="#HB1L10">HB1L10</A> & ( (!<A HREF="#S1L12">S1L12</A> & ((<A HREF="#HB1L7">HB1L7</A>) # (<A HREF="#PB1_usedw_is_2_dff">PB1_usedw_is_2_dff</A>))) ) ) ) # ( !<A HREF="#PB1_usedw_is_1_dff">PB1_usedw_is_1_dff</A> & ( <A HREF="#HB1L10">HB1L10</A> & ( (<A HREF="#PB1_usedw_is_2_dff">PB1_usedw_is_2_dff</A> & (!<A HREF="#S1L12">S1L12</A> & !<A HREF="#HB1L7">HB1L7</A>)) ) ) ) # ( <A HREF="#PB1_usedw_is_1_dff">PB1_usedw_is_1_dff</A> & ( !<A HREF="#HB1L10">HB1L10</A> & ( (!<A HREF="#S1L12">S1L12</A> & ((!<A HREF="#HB1L7">HB1L7</A>) # (!<A HREF="#PB1L40Q">PB1L40Q</A>))) ) ) ) # ( !<A HREF="#PB1_usedw_is_1_dff">PB1_usedw_is_1_dff</A> & ( !<A HREF="#HB1L10">HB1L10</A> & ( (!<A HREF="#S1L12">S1L12</A> & (<A HREF="#HB1L7">HB1L7</A> & !<A HREF="#PB1L40Q">PB1L40Q</A>)) ) ) );


<P> --PB1L43 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_0~0 at MLABCELL_X21_Y11_N57
<P><A NAME="PB1L43">PB1L43</A> = ( <A HREF="#HB1L7">HB1L7</A> & ( (!<A HREF="#S1L12">S1L12</A> & ((!<A HREF="#HB1L10">HB1L10</A>) # (<A HREF="#PB1_usedw_is_0_dff">PB1_usedw_is_0_dff</A>))) ) ) # ( !<A HREF="#HB1L7">HB1L7</A> & ( (!<A HREF="#S1L12">S1L12</A> & ((!<A HREF="#HB1L10">HB1L10</A> & ((<A HREF="#PB1_usedw_is_0_dff">PB1_usedw_is_0_dff</A>))) # (<A HREF="#HB1L10">HB1L10</A> & (!<A HREF="#PB1_usedw_is_1_dff">PB1_usedw_is_1_dff</A>)))) ) );


<P> --PB1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~3 at MLABCELL_X15_Y11_N57
<P><A NAME="PB1L4">PB1L4</A> = ( !<A HREF="#TB1_counter_reg_bit[6]">TB1_counter_reg_bit[6]</A> & ( (!<A HREF="#TB1_counter_reg_bit[4]">TB1_counter_reg_bit[4]</A> & (!<A HREF="#TB1_counter_reg_bit[5]">TB1_counter_reg_bit[5]</A> & !<A HREF="#TB1L38Q">TB1L38Q</A>)) ) );


<P> --PB1L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~4 at MLABCELL_X15_Y11_N54
<P><A NAME="PB1L5">PB1L5</A> = ( !<A HREF="#TB1_counter_reg_bit[2]">TB1_counter_reg_bit[2]</A> & ( (<A HREF="#TB1_counter_reg_bit[1]">TB1_counter_reg_bit[1]</A> & (<A HREF="#TB1_counter_reg_bit[0]">TB1_counter_reg_bit[0]</A> & <A HREF="#PB1L4">PB1L4</A>)) ) );


<P> --PB1L45 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~0 at MLABCELL_X21_Y11_N54
<P><A NAME="PB1L45">PB1L45</A> = ( <A HREF="#HB1L7">HB1L7</A> & ( (!<A HREF="#HB1L10">HB1L10</A> & (<A HREF="#PB1_usedw_is_1_dff">PB1_usedw_is_1_dff</A>)) # (<A HREF="#HB1L10">HB1L10</A> & ((<A HREF="#PB1_usedw_is_2_dff">PB1_usedw_is_2_dff</A>))) ) ) # ( !<A HREF="#HB1L7">HB1L7</A> & ( (!<A HREF="#HB1L10">HB1L10</A> & ((<A HREF="#PB1_usedw_is_2_dff">PB1_usedw_is_2_dff</A>))) # (<A HREF="#HB1L10">HB1L10</A> & (<A HREF="#PB1L5">PB1L5</A>)) ) );


<P> --XB1L89 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~24 at LABCELL_X18_Y6_N24
<P><A NAME="XB1L89">XB1L89</A> = ( <A HREF="#T1_address_for_transfer[6]">T1_address_for_transfer[6]</A> & ( <A HREF="#XB1_shiftreg_data[15]">XB1_shiftreg_data[15]</A> & ( (!<A HREF="#XB1L55">XB1L55</A>) # ((!<A HREF="#XB1L56">XB1L56</A> & (<A HREF="#VB1_data_out[16]">VB1_data_out[16]</A>)) # (<A HREF="#XB1L56">XB1L56</A> & ((<A HREF="#T1_address_for_transfer[5]">T1_address_for_transfer[5]</A>)))) ) ) ) # ( !<A HREF="#T1_address_for_transfer[6]">T1_address_for_transfer[6]</A> & ( <A HREF="#XB1_shiftreg_data[15]">XB1_shiftreg_data[15]</A> & ( (!<A HREF="#XB1L56">XB1L56</A> & (((!<A HREF="#XB1L55">XB1L55</A>)) # (<A HREF="#VB1_data_out[16]">VB1_data_out[16]</A>))) # (<A HREF="#XB1L56">XB1L56</A> & (((<A HREF="#XB1L55">XB1L55</A> & <A HREF="#T1_address_for_transfer[5]">T1_address_for_transfer[5]</A>)))) ) ) ) # ( <A HREF="#T1_address_for_transfer[6]">T1_address_for_transfer[6]</A> & ( !<A HREF="#XB1_shiftreg_data[15]">XB1_shiftreg_data[15]</A> & ( (!<A HREF="#XB1L56">XB1L56</A> & (<A HREF="#VB1_data_out[16]">VB1_data_out[16]</A> & (<A HREF="#XB1L55">XB1L55</A>))) # (<A HREF="#XB1L56">XB1L56</A> & (((!<A HREF="#XB1L55">XB1L55</A>) # (<A HREF="#T1_address_for_transfer[5]">T1_address_for_transfer[5]</A>)))) ) ) ) # ( !<A HREF="#T1_address_for_transfer[6]">T1_address_for_transfer[6]</A> & ( !<A HREF="#XB1_shiftreg_data[15]">XB1_shiftreg_data[15]</A> & ( (<A HREF="#XB1L55">XB1L55</A> & ((!<A HREF="#XB1L56">XB1L56</A> & (<A HREF="#VB1_data_out[16]">VB1_data_out[16]</A>)) # (<A HREF="#XB1L56">XB1L56</A> & ((<A HREF="#T1_address_for_transfer[5]">T1_address_for_transfer[5]</A>))))) ) ) );


<P> --ZB1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~1 at LABCELL_X19_Y6_N12
<P><A NAME="ZB1L2">ZB1L2</A> = ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & <A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & <A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>) ) ) ) # ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A> & ((!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A>) # ((!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & !<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A>)))) ) ) );


<P> --BC1L23 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0 at MLABCELL_X3_Y4_N48
<P><A NAME="BC1L23">BC1L23</A> = AMPP_FUNCTION(!<A HREF="#H1_splitter_nodes_receive_0[3]">H1_splitter_nodes_receive_0[3]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[8]">Q1_state[8]</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#BC1_jupdate">BC1_jupdate</A>);


<P> --VE1L87 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41 at LABCELL_X1_Y5_N18
<P><A NAME="VE1L87">VE1L87</A> = ( <A HREF="#VE1_sr[24]">VE1_sr[24]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#SE1_MonDReg[22]">SE1_MonDReg[22]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#HE1_break_readreg[22]">HE1_break_readreg[22]</A>))) # (<A HREF="#TE1L3">TE1L3</A>) ) ) # ( !<A HREF="#VE1_sr[24]">VE1_sr[24]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#SE1_MonDReg[22]">SE1_MonDReg[22]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#HE1_break_readreg[22]">HE1_break_readreg[22]</A>)))) ) );


<P> --FB1L74 is nios_system:NiosII|nios_system_timer_0:timer_0|read_mux_out[1]~1 at LABCELL_X22_Y11_N48
<P><A NAME="FB1L74">FB1L74</A> = ( !<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> & ( (!<A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> & (<A HREF="#QC4_av_readdata_pre[0]">QC4_av_readdata_pre[0]</A> & !<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A>)) ) );


<P> --BB1_edge_capture[1] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[1] at FF_X28_Y9_N43
<P> --register power-up is low

<P><A NAME="BB1_edge_capture[1]">BB1_edge_capture[1]</A> = DFFEAS(<A HREF="#BB1L38">BB1L38</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BB1_read_mux_out[1] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[1] at MLABCELL_X28_Y9_N51
<P><A NAME="BB1_read_mux_out[1]">BB1_read_mux_out[1]</A> = ( <A HREF="#A1L347">A1L347</A> & ( (!<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & ((!<A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>))) # (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#BB1_edge_capture[1]">BB1_edge_capture[1]</A> & <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>)) ) ) # ( !<A HREF="#A1L347">A1L347</A> & ( (<A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> & (<A HREF="#BB1_edge_capture[1]">BB1_edge_capture[1]</A> & <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A>)) ) );


<P> --BC1_wdata[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1] at FF_X4_Y3_N16
<P> --register power-up is low

<P><A NAME="BC1_wdata[1]">BC1_wdata[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L95">BC1L95</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#BC1L94">BC1L94</A>);


<P> --T1L52 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg~5 at LABCELL_X19_Y7_N54
<P><A NAME="T1L52">T1L52</A> = ( !<A HREF="#T1_internal_reset">T1_internal_reset</A> & ( <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A> ) );


<P> --XB1L90 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~25 at LABCELL_X17_Y7_N24
<P><A NAME="XB1L90">XB1L90</A> = ( <A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ( <A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & ( <A HREF="#T1_data_reg[1]">T1_data_reg[1]</A> ) ) ) # ( !<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ( <A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & ( (<A HREF="#XB1_shiftreg_data[1]">XB1_shiftreg_data[1]</A> & !<A HREF="#XB1L10">XB1L10</A>) ) ) ) # ( <A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ( !<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & ( <A HREF="#VB1_data_out[2]">VB1_data_out[2]</A> ) ) ) # ( !<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ( !<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A> & ( (<A HREF="#XB1_shiftreg_data[1]">XB1_shiftreg_data[1]</A> & !<A HREF="#XB1L10">XB1L10</A>) ) ) );


<P> --BB1_d1_data_in[2] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[2] at FF_X23_Y10_N29
<P> --register power-up is low

<P><A NAME="BB1_d1_data_in[2]">BB1_d1_data_in[2]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#A1L349">A1L349</A>,  ,  , VCC);


<P> --BB1_d2_data_in[2] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[2] at FF_X23_Y10_N5
<P> --register power-up is low

<P><A NAME="BB1_d2_data_in[2]">BB1_d2_data_in[2]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#BB1_d1_data_in[2]">BB1_d1_data_in[2]</A>,  ,  , VCC);


<P> --BB1L37 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~6 at LABCELL_X23_Y10_N6
<P><A NAME="BB1L37">BB1L37</A> = ( !<A HREF="#BB1L30">BB1L30</A> & ( ((!<A HREF="#BB1_d2_data_in[2]">BB1_d2_data_in[2]</A> & <A HREF="#BB1_d1_data_in[2]">BB1_d1_data_in[2]</A>)) # (<A HREF="#BB1_edge_capture[2]">BB1_edge_capture[2]</A>) ) );


<P> --BC1L85 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10 at LABCELL_X4_Y4_N54
<P><A NAME="BC1L85">BC1L85</A> = AMPP_FUNCTION(!<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#BC1_count[9]">BC1_count[9]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#BC1L79">BC1L79</A>, !<A HREF="#BC1_td_shift[7]">BC1_td_shift[7]</A>, !<A HREF="#BC1_rdata[4]">BC1_rdata[4]</A>);


<P> --VE1L88 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42 at MLABCELL_X3_Y6_N33
<P><A NAME="VE1L88">VE1L88</A> = (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#SE1_MonDReg[6]">SE1_MonDReg[6]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#HE1_break_readreg[6]">HE1_break_readreg[6]</A>)));


<P> --VE1L89 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43 at LABCELL_X2_Y6_N30
<P><A NAME="VE1L89">VE1L89</A> = ( <A HREF="#VE1L88">VE1L88</A> & ( <A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & (!<A HREF="#TE1_virtual_state_cdr">TE1_virtual_state_cdr</A> & (<A HREF="#VE1_sr[7]">VE1_sr[7]</A>))) # (<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#VE1_sr[8]">VE1_sr[8]</A>)))) ) ) ) # ( !<A HREF="#VE1L88">VE1L88</A> & ( <A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & (!<A HREF="#TE1_virtual_state_cdr">TE1_virtual_state_cdr</A> & (<A HREF="#VE1_sr[7]">VE1_sr[7]</A>))) # (<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#VE1_sr[8]">VE1_sr[8]</A>)))) ) ) ) # ( <A HREF="#VE1L88">VE1L88</A> & ( !<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#VE1_sr[7]">VE1_sr[7]</A>)) # (<A HREF="#TE1_virtual_state_cdr">TE1_virtual_state_cdr</A>))) # (<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#VE1_sr[8]">VE1_sr[8]</A>)))) ) ) ) # ( !<A HREF="#VE1L88">VE1L88</A> & ( !<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & (!<A HREF="#TE1_virtual_state_cdr">TE1_virtual_state_cdr</A> & (<A HREF="#VE1_sr[7]">VE1_sr[7]</A>))) # (<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#VE1_sr[8]">VE1_sr[8]</A>)))) ) ) );


<P> --KE1L13 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 at LABCELL_X1_Y5_N36
<P><A NAME="KE1L13">KE1L13</A> = ( <A HREF="#XE1_dreg[0]">XE1_dreg[0]</A> & ( (!<A HREF="#UE1_take_action_ocimem_a">UE1_take_action_ocimem_a</A>) # ((!<A HREF="#UE1_jdo[24]">UE1_jdo[24]</A> & <A HREF="#KE1_resetlatch">KE1_resetlatch</A>)) ) ) # ( !<A HREF="#XE1_dreg[0]">XE1_dreg[0]</A> & ( (<A HREF="#KE1_resetlatch">KE1_resetlatch</A> & ((!<A HREF="#UE1_take_action_ocimem_a">UE1_take_action_ocimem_a</A>) # (!<A HREF="#UE1_jdo[24]">UE1_jdo[24]</A>))) ) );


<P> --XB1L91 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~26 at MLABCELL_X15_Y7_N54
<P><A NAME="XB1L91">XB1L91</A> = ( <A HREF="#XB1L72">XB1L72</A> ) # ( !<A HREF="#XB1L72">XB1L72</A> & ( (!<A HREF="#XB1L43">XB1L43</A> & ((!<A HREF="#XB1L42">XB1L42</A> & ((<A HREF="#XB1_shiftreg_data[20]">XB1_shiftreg_data[20]</A>))) # (<A HREF="#XB1L42">XB1L42</A> & (<A HREF="#T1L5">T1L5</A>)))) ) );


<P> --XB1L135 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~7 at MLABCELL_X15_Y7_N33
<P><A NAME="XB1L135">XB1L135</A> = ( !<A HREF="#XB1L10">XB1L10</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#XB1_shiftreg_mask[20]">XB1_shiftreg_mask[20]</A>) ) );


<P> --JB1L100 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~10 at LABCELL_X13_Y9_N12
<P><A NAME="JB1L100">JB1L100</A> = ( <A HREF="#RB3_q_b[8]">RB3_q_b[8]</A> & ( <A HREF="#JB1L125">JB1L125</A> & ( (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A>) # (<A HREF="#RB4_q_b[8]">RB4_q_b[8]</A>) ) ) ) # ( !<A HREF="#RB3_q_b[8]">RB3_q_b[8]</A> & ( <A HREF="#JB1L125">JB1L125</A> & ( (<A HREF="#RB4_q_b[8]">RB4_q_b[8]</A> & !<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A>) ) ) ) # ( <A HREF="#RB3_q_b[8]">RB3_q_b[8]</A> & ( !<A HREF="#JB1L125">JB1L125</A> & ( (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A>) # (<A HREF="#JB1_data_out_shift_reg[7]">JB1_data_out_shift_reg[7]</A>) ) ) ) # ( !<A HREF="#RB3_q_b[8]">RB3_q_b[8]</A> & ( !<A HREF="#JB1L125">JB1L125</A> & ( (<A HREF="#JB1_data_out_shift_reg[7]">JB1_data_out_shift_reg[7]</A> & !<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A>) ) ) );


<P> --BC1L86 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11 at MLABCELL_X3_Y4_N12
<P><A NAME="BC1L86">BC1L86</A> = AMPP_FUNCTION(!<A HREF="#BC1_count[9]">BC1_count[9]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#BC1_rdata[5]">BC1_rdata[5]</A>, !<A HREF="#BC1L79">BC1L79</A>, !<A HREF="#BC1_td_shift[8]">BC1_td_shift[8]</A>);


<P> --VE1_sr[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15] at FF_X2_Y5_N50
<P> --register power-up is low

<P><A NAME="VE1_sr[15]">VE1_sr[15]</A> = DFFEAS(<A HREF="#VE1L95">VE1L95</A>, <A HREF="#A1L5">A1L5</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BC1L87 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12 at LABCELL_X4_Y4_N6
<P><A NAME="BC1L87">BC1L87</A> = AMPP_FUNCTION(!<A HREF="#BC1_count[9]">BC1_count[9]</A>, !<A HREF="#BC1_td_shift[9]">BC1_td_shift[9]</A>, !<A HREF="#BC1_rdata[6]">BC1_rdata[6]</A>);


<P> --WC1L50 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~34 at MLABCELL_X8_Y9_N33
<P><A NAME="WC1L50">WC1L50</A> = ( <A HREF="#ND1L3">ND1L3</A> & ( <A HREF="#ZD1_d_writedata[31]">ZD1_d_writedata[31]</A> ) );


<P> --VE1L90 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44 at LABCELL_X1_Y5_N51
<P><A NAME="VE1L90">VE1L90</A> = ( <A HREF="#SE1_MonDReg[15]">SE1_MonDReg[15]</A> & ( <A HREF="#HE1_break_readreg[15]">HE1_break_readreg[15]</A> & ( (!<A HREF="#TE1L3">TE1L3</A>) # (<A HREF="#VE1_sr[17]">VE1_sr[17]</A>) ) ) ) # ( !<A HREF="#SE1_MonDReg[15]">SE1_MonDReg[15]</A> & ( <A HREF="#HE1_break_readreg[15]">HE1_break_readreg[15]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & ((<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>))) # (<A HREF="#TE1L3">TE1L3</A> & (<A HREF="#VE1_sr[17]">VE1_sr[17]</A>)) ) ) ) # ( <A HREF="#SE1_MonDReg[15]">SE1_MonDReg[15]</A> & ( !<A HREF="#HE1_break_readreg[15]">HE1_break_readreg[15]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>))) # (<A HREF="#TE1L3">TE1L3</A> & (<A HREF="#VE1_sr[17]">VE1_sr[17]</A>)) ) ) ) # ( !<A HREF="#SE1_MonDReg[15]">SE1_MonDReg[15]</A> & ( !<A HREF="#HE1_break_readreg[15]">HE1_break_readreg[15]</A> & ( (<A HREF="#TE1L3">TE1L3</A> & <A HREF="#VE1_sr[17]">VE1_sr[17]</A>) ) ) );


<P> --X1L59 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal4~0 at MLABCELL_X25_Y4_N57
<P><A NAME="X1L59">X1L59</A> = ( <A HREF="#X1L293Q">X1L293Q</A> & ( (!<A HREF="#X1L291Q">X1L291Q</A> & !<A HREF="#X1L295Q">X1L295Q</A>) ) );


<P> --PC8_mem[7][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][87] at FF_X25_Y7_N32
<P> --register power-up is low

<P><A NAME="PC8_mem[7][87]">PC8_mem[7][87]</A> = DFFEAS(<A HREF="#PC8L93">PC8L93</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC8L93 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem~6 at MLABCELL_X25_Y7_N30
<P><A NAME="PC8L93">PC8L93</A> = ( <A HREF="#NC8L14">NC8L14</A> & ( (!<A HREF="#PC8_mem_used[7]">PC8_mem_used[7]</A>) # (<A HREF="#PC8_mem[7][87]">PC8_mem[7][87]</A>) ) ) # ( !<A HREF="#NC8L14">NC8L14</A> & ( (<A HREF="#PC8_mem_used[7]">PC8_mem_used[7]</A> & <A HREF="#PC8_mem[7][87]">PC8_mem[7][87]</A>) ) );


<P> --PC8L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always6~0 at MLABCELL_X25_Y7_N57
<P><A NAME="PC8L7">PC8L7</A> = ( <A HREF="#PC8_mem_used[6]">PC8_mem_used[6]</A> & ( <A HREF="#NC8L2">NC8L2</A> ) ) # ( !<A HREF="#PC8_mem_used[6]">PC8_mem_used[6]</A> );


<P> --PC8_mem[7][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][19] at FF_X25_Y7_N35
<P> --register power-up is low

<P><A NAME="PC8_mem[7][19]">PC8_mem[7][19]</A> = DFFEAS(<A HREF="#PC8L94">PC8L94</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC8L94 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem~7 at MLABCELL_X25_Y7_N33
<P><A NAME="PC8L94">PC8L94</A> = ( <A HREF="#YC2L87">YC2L87</A> & ( (!<A HREF="#PC8_mem_used[7]">PC8_mem_used[7]</A>) # (<A HREF="#PC8_mem[7][19]">PC8_mem[7][19]</A>) ) ) # ( !<A HREF="#YC2L87">YC2L87</A> & ( (<A HREF="#PC8_mem_used[7]">PC8_mem_used[7]</A> & <A HREF="#PC8_mem[7][19]">PC8_mem[7][19]</A>) ) );


<P> --PC8_mem[7][85] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85] at FF_X25_Y7_N2
<P> --register power-up is low

<P><A NAME="PC8_mem[7][85]">PC8_mem[7][85]</A> = DFFEAS(<A HREF="#PC8L95">PC8L95</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC8L95 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem~8 at MLABCELL_X25_Y7_N0
<P><A NAME="PC8L95">PC8L95</A> = (!<A HREF="#PC8_mem_used[7]">PC8_mem_used[7]</A>) # (<A HREF="#PC8_mem[7][85]">PC8_mem[7][85]</A>);


<P> --PC8_mem[7][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][88] at FF_X25_Y7_N44
<P> --register power-up is low

<P><A NAME="PC8_mem[7][88]">PC8_mem[7][88]</A> = DFFEAS(<A HREF="#PC8L96">PC8L96</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC8L96 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem~9 at MLABCELL_X25_Y7_N42
<P><A NAME="PC8L96">PC8L96</A> = ( <A HREF="#YC2L112">YC2L112</A> & ( (!<A HREF="#PC8_mem_used[7]">PC8_mem_used[7]</A>) # (<A HREF="#PC8_mem[7][88]">PC8_mem[7][88]</A>) ) ) # ( !<A HREF="#YC2L112">YC2L112</A> & ( (<A HREF="#PC8_mem_used[7]">PC8_mem_used[7]</A> & <A HREF="#PC8_mem[7][88]">PC8_mem[7][88]</A>) ) );


<P> --LB1L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]~2 at LABCELL_X16_Y11_N57
<P><A NAME="LB1L13">LB1L13</A> = ( <A HREF="#GB1_last_test_clk">GB1_last_test_clk</A> & ( (!<A HREF="#S1L12">S1L12</A> & (!<A HREF="#GB2_found_edge">GB2_found_edge</A> & ((<A HREF="#LB1L12">LB1L12</A>) # (<A HREF="#GB1_cur_test_clk">GB1_cur_test_clk</A>)))) ) ) # ( !<A HREF="#GB1_last_test_clk">GB1_last_test_clk</A> & ( (!<A HREF="#S1L12">S1L12</A> & !<A HREF="#GB2_found_edge">GB2_found_edge</A>) ) );


<P> --LB1L14 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]~3 at LABCELL_X16_Y11_N6
<P><A NAME="LB1L14">LB1L14</A> = ( <A HREF="#LB1_bit_counter[4]">LB1_bit_counter[4]</A> & ( <A HREF="#GB2_last_test_clk">GB2_last_test_clk</A> & ( ((!<A HREF="#S1L12">S1L12</A> & (!<A HREF="#LB1L11">LB1L11</A> & <A HREF="#GB2_cur_test_clk">GB2_cur_test_clk</A>))) # (<A HREF="#LB1L13">LB1L13</A>) ) ) ) # ( !<A HREF="#LB1_bit_counter[4]">LB1_bit_counter[4]</A> & ( <A HREF="#GB2_last_test_clk">GB2_last_test_clk</A> & ( (!<A HREF="#S1L12">S1L12</A> & (!<A HREF="#LB1L13">LB1L13</A> & (<A HREF="#LB1L11">LB1L11</A> & <A HREF="#GB2_cur_test_clk">GB2_cur_test_clk</A>))) ) ) ) # ( <A HREF="#LB1_bit_counter[4]">LB1_bit_counter[4]</A> & ( !<A HREF="#GB2_last_test_clk">GB2_last_test_clk</A> & ( ((!<A HREF="#S1L12">S1L12</A> & (!<A HREF="#LB1L11">LB1L11</A> & !<A HREF="#GB2_cur_test_clk">GB2_cur_test_clk</A>))) # (<A HREF="#LB1L13">LB1L13</A>) ) ) ) # ( !<A HREF="#LB1_bit_counter[4]">LB1_bit_counter[4]</A> & ( !<A HREF="#GB2_last_test_clk">GB2_last_test_clk</A> & ( (!<A HREF="#S1L12">S1L12</A> & (!<A HREF="#LB1L13">LB1L13</A> & (<A HREF="#LB1L11">LB1L11</A> & !<A HREF="#GB2_cur_test_clk">GB2_cur_test_clk</A>))) ) ) );


<P> --LB1L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]~4 at LABCELL_X16_Y11_N21
<P><A NAME="LB1L15">LB1L15</A> = ( !<A HREF="#LB1_bit_counter[1]">LB1_bit_counter[1]</A> & ( (!<A HREF="#LB1_bit_counter[0]">LB1_bit_counter[0]</A> & !<A HREF="#LB1_bit_counter[2]">LB1_bit_counter[2]</A>) ) );


<P> --LB1L9 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[3]~5 at LABCELL_X16_Y11_N54
<P><A NAME="LB1L9">LB1L9</A> = ( <A HREF="#LB1L13">LB1L13</A> & ( <A HREF="#LB1_bit_counter[3]">LB1_bit_counter[3]</A> ) ) # ( !<A HREF="#LB1L13">LB1L13</A> & ( (!<A HREF="#S1L12">S1L12</A> & ((!<A HREF="#LB1L15">LB1L15</A> $ (!<A HREF="#LB1_bit_counter[3]">LB1_bit_counter[3]</A>)) # (<A HREF="#GB2_found_edge">GB2_found_edge</A>))) ) );


<P> --LB1L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[2]~6 at LABCELL_X16_Y11_N42
<P><A NAME="LB1L7">LB1L7</A> = ( <A HREF="#LB1_bit_counter[2]">LB1_bit_counter[2]</A> & ( <A HREF="#LB1_bit_counter[0]">LB1_bit_counter[0]</A> & ( (!<A HREF="#S1L12">S1L12</A>) # (<A HREF="#LB1L13">LB1L13</A>) ) ) ) # ( !<A HREF="#LB1_bit_counter[2]">LB1_bit_counter[2]</A> & ( <A HREF="#LB1_bit_counter[0]">LB1_bit_counter[0]</A> & ( (!<A HREF="#S1L12">S1L12</A> & (!<A HREF="#LB1L13">LB1L13</A> & <A HREF="#GB2_found_edge">GB2_found_edge</A>)) ) ) ) # ( <A HREF="#LB1_bit_counter[2]">LB1_bit_counter[2]</A> & ( !<A HREF="#LB1_bit_counter[0]">LB1_bit_counter[0]</A> & ( ((!<A HREF="#S1L12">S1L12</A> & ((<A HREF="#GB2_found_edge">GB2_found_edge</A>) # (<A HREF="#LB1_bit_counter[1]">LB1_bit_counter[1]</A>)))) # (<A HREF="#LB1L13">LB1L13</A>) ) ) ) # ( !<A HREF="#LB1_bit_counter[2]">LB1_bit_counter[2]</A> & ( !<A HREF="#LB1_bit_counter[0]">LB1_bit_counter[0]</A> & ( (!<A HREF="#S1L12">S1L12</A> & (!<A HREF="#LB1L13">LB1L13</A> & ((!<A HREF="#LB1_bit_counter[1]">LB1_bit_counter[1]</A>) # (<A HREF="#GB2_found_edge">GB2_found_edge</A>)))) ) ) );


<P> --LB1L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0]~7 at LABCELL_X16_Y11_N51
<P><A NAME="LB1L3">LB1L3</A> = ( <A HREF="#LB1L13">LB1L13</A> & ( <A HREF="#LB1_bit_counter[0]">LB1_bit_counter[0]</A> ) ) # ( !<A HREF="#LB1L13">LB1L13</A> & ( (!<A HREF="#S1L12">S1L12</A> & ((!<A HREF="#LB1_bit_counter[0]">LB1_bit_counter[0]</A>) # (<A HREF="#GB2_found_edge">GB2_found_edge</A>))) ) );


<P> --LB1L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[1]~8 at LABCELL_X16_Y11_N48
<P><A NAME="LB1L5">LB1L5</A> = ( <A HREF="#LB1L13">LB1L13</A> & ( <A HREF="#LB1_bit_counter[1]">LB1_bit_counter[1]</A> ) ) # ( !<A HREF="#LB1L13">LB1L13</A> & ( (!<A HREF="#S1L12">S1L12</A> & ((!<A HREF="#LB1_bit_counter[0]">LB1_bit_counter[0]</A> $ (<A HREF="#LB1_bit_counter[1]">LB1_bit_counter[1]</A>)) # (<A HREF="#GB2_found_edge">GB2_found_edge</A>))) ) );


<P> --XB1L92 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~27 at LABCELL_X18_Y6_N6
<P><A NAME="XB1L92">XB1L92</A> = ( <A HREF="#XB1L55">XB1L55</A> & ( <A HREF="#XB1L56">XB1L56</A> & ( <A HREF="#T1_address_for_transfer[4]">T1_address_for_transfer[4]</A> ) ) ) # ( !<A HREF="#XB1L55">XB1L55</A> & ( <A HREF="#XB1L56">XB1L56</A> & ( <A HREF="#T1_address_for_transfer[5]">T1_address_for_transfer[5]</A> ) ) ) # ( <A HREF="#XB1L55">XB1L55</A> & ( !<A HREF="#XB1L56">XB1L56</A> & ( <A HREF="#VB1_data_out[15]">VB1_data_out[15]</A> ) ) ) # ( !<A HREF="#XB1L55">XB1L55</A> & ( !<A HREF="#XB1L56">XB1L56</A> & ( <A HREF="#XB1_shiftreg_data[14]">XB1_shiftreg_data[14]</A> ) ) );


<P> --ZB1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~2 at LABCELL_X19_Y6_N42
<P><A NAME="ZB1L3">ZB1L3</A> = ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & <A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A> & ((<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A>) # (<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)))) ) ) ) # ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A> & ((!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A>) # ((!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & !<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A>)))) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & <A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>))) ) ) );


<P> --VE1L91 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45 at LABCELL_X1_Y5_N21
<P><A NAME="VE1L91">VE1L91</A> = ( <A HREF="#SE1_MonDReg[23]">SE1_MonDReg[23]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # ((<A HREF="#HE1_break_readreg[23]">HE1_break_readreg[23]</A>)))) # (<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#VE1_sr[25]">VE1_sr[25]</A>)))) ) ) # ( !<A HREF="#SE1_MonDReg[23]">SE1_MonDReg[23]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#HE1_break_readreg[23]">HE1_break_readreg[23]</A>)))) # (<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#VE1_sr[25]">VE1_sr[25]</A>)))) ) );


<P> --BB1_d1_data_in[1] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[1] at FF_X28_Y9_N32
<P> --register power-up is low

<P><A NAME="BB1_d1_data_in[1]">BB1_d1_data_in[1]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#A1L347">A1L347</A>,  ,  , VCC);


<P> --BB1_d2_data_in[1] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[1] at FF_X28_Y9_N47
<P> --register power-up is low

<P><A NAME="BB1_d2_data_in[1]">BB1_d2_data_in[1]</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#BB1_d1_data_in[1]">BB1_d1_data_in[1]</A>,  ,  , VCC);


<P> --BB1L38 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~7 at MLABCELL_X28_Y9_N42
<P><A NAME="BB1L38">BB1L38</A> = ( <A HREF="#BB1_edge_capture[1]">BB1_edge_capture[1]</A> & ( <A HREF="#BB1_d1_data_in[1]">BB1_d1_data_in[1]</A> & ( !<A HREF="#BB1L30">BB1L30</A> ) ) ) # ( !<A HREF="#BB1_edge_capture[1]">BB1_edge_capture[1]</A> & ( <A HREF="#BB1_d1_data_in[1]">BB1_d1_data_in[1]</A> & ( (!<A HREF="#BB1L30">BB1L30</A> & !<A HREF="#BB1_d2_data_in[1]">BB1_d2_data_in[1]</A>) ) ) ) # ( <A HREF="#BB1_edge_capture[1]">BB1_edge_capture[1]</A> & ( !<A HREF="#BB1_d1_data_in[1]">BB1_d1_data_in[1]</A> & ( !<A HREF="#BB1L30">BB1L30</A> ) ) );


<P> --VE1L92 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46 at LABCELL_X2_Y6_N42
<P><A NAME="VE1L92">VE1L92</A> = ( <A HREF="#SE1_MonDReg[7]">SE1_MonDReg[7]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # ((<A HREF="#HE1_break_readreg[7]">HE1_break_readreg[7]</A>)))) # (<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#VE1_sr[9]">VE1_sr[9]</A>)))) ) ) # ( !<A HREF="#SE1_MonDReg[7]">SE1_MonDReg[7]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#HE1_break_readreg[7]">HE1_break_readreg[7]</A>))) # (<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#VE1_sr[9]">VE1_sr[9]</A>)))) ) );


<P> --XB1L93 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~28 at MLABCELL_X15_Y7_N36
<P><A NAME="XB1L93">XB1L93</A> = ( <A HREF="#T1_device_for_transfer[1]">T1_device_for_transfer[1]</A> & ( <A HREF="#XB1L10">XB1L10</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A>) # (<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A>) ) ) ) # ( !<A HREF="#T1_device_for_transfer[1]">T1_device_for_transfer[1]</A> & ( <A HREF="#XB1L10">XB1L10</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & !<A HREF="#T1_device_for_transfer[0]">T1_device_for_transfer[0]</A>) ) ) ) # ( <A HREF="#T1_device_for_transfer[1]">T1_device_for_transfer[1]</A> & ( !<A HREF="#XB1L10">XB1L10</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (<A HREF="#XB1_shiftreg_data[19]">XB1_shiftreg_data[19]</A>)) # (<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ((<A HREF="#VB1_auto_init_complete">VB1_auto_init_complete</A>))) ) ) ) # ( !<A HREF="#T1_device_for_transfer[1]">T1_device_for_transfer[1]</A> & ( !<A HREF="#XB1L10">XB1L10</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#XB1_shiftreg_data[19]">XB1_shiftreg_data[19]</A>) ) ) );


<P> --XB1L136 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~8 at MLABCELL_X15_Y7_N30
<P><A NAME="XB1L136">XB1L136</A> = ( !<A HREF="#XB1L10">XB1L10</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#XB1_shiftreg_mask[19]">XB1_shiftreg_mask[19]</A>) ) );


<P> --JB1L101 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~11 at LABCELL_X13_Y9_N0
<P><A NAME="JB1L101">JB1L101</A> = ( <A HREF="#RB3_q_b[7]">RB3_q_b[7]</A> & ( ((!<A HREF="#JB1L125">JB1L125</A> & (<A HREF="#JB1_data_out_shift_reg[6]">JB1_data_out_shift_reg[6]</A>)) # (<A HREF="#JB1L125">JB1L125</A> & ((<A HREF="#RB4_q_b[7]">RB4_q_b[7]</A>)))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A>) ) ) # ( !<A HREF="#RB3_q_b[7]">RB3_q_b[7]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & ((!<A HREF="#JB1L125">JB1L125</A> & (<A HREF="#JB1_data_out_shift_reg[6]">JB1_data_out_shift_reg[6]</A>)) # (<A HREF="#JB1L125">JB1L125</A> & ((<A HREF="#RB4_q_b[7]">RB4_q_b[7]</A>))))) ) );


<P> --VE1L93 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47 at LABCELL_X2_Y6_N12
<P><A NAME="VE1L93">VE1L93</A> = ( <A HREF="#SE1_MonDReg[13]">SE1_MonDReg[13]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # ((<A HREF="#HE1_break_readreg[13]">HE1_break_readreg[13]</A>)))) # (<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#VE1_sr[15]">VE1_sr[15]</A>)))) ) ) # ( !<A HREF="#SE1_MonDReg[13]">SE1_MonDReg[13]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#HE1_break_readreg[13]">HE1_break_readreg[13]</A>))) # (<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#VE1_sr[15]">VE1_sr[15]</A>)))) ) );


<P> --VE1_DRsize.010 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 at FF_X2_Y5_N59
<P> --register power-up is low

<P><A NAME="VE1_DRsize.010">VE1_DRsize.010</A> = DFFEAS(<A HREF="#VE1L33">VE1L33</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#TE1_virtual_state_uir">TE1_virtual_state_uir</A>,  ,  ,  ,  );


<P> --VE1L94 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48 at LABCELL_X2_Y4_N48
<P><A NAME="VE1L94">VE1L94</A> = ( <A HREF="#TE1_virtual_state_cdr">TE1_virtual_state_cdr</A> & ( <A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( (<A HREF="#HE1_break_readreg[14]">HE1_break_readreg[14]</A> & !<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A>) ) ) ) # ( !<A HREF="#TE1_virtual_state_cdr">TE1_virtual_state_cdr</A> & ( <A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( <A HREF="#VE1_sr[15]">VE1_sr[15]</A> ) ) ) # ( <A HREF="#TE1_virtual_state_cdr">TE1_virtual_state_cdr</A> & ( !<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( (<A HREF="#SE1_MonDReg[14]">SE1_MonDReg[14]</A> & !<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A>) ) ) ) # ( !<A HREF="#TE1_virtual_state_cdr">TE1_virtual_state_cdr</A> & ( !<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( <A HREF="#VE1_sr[15]">VE1_sr[15]</A> ) ) );


<P> --VE1L95 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49 at LABCELL_X2_Y5_N48
<P><A NAME="VE1L95">VE1L95</A> = ( <A HREF="#VE1_DRsize.010">VE1_DRsize.010</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & ((<A HREF="#VE1L94">VE1L94</A>))) # (<A HREF="#TE1L3">TE1L3</A> & (<A HREF="#A1L6">A1L6</A>)) ) ) # ( !<A HREF="#VE1_DRsize.010">VE1_DRsize.010</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & (<A HREF="#VE1L94">VE1L94</A>)) # (<A HREF="#TE1L3">TE1L3</A> & ((<A HREF="#VE1_sr[16]">VE1_sr[16]</A>))) ) );


<P> --VE1L96 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50 at LABCELL_X2_Y6_N9
<P><A NAME="VE1L96">VE1L96</A> = ( <A HREF="#VE1_sr[12]">VE1_sr[12]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#SE1_MonDReg[10]">SE1_MonDReg[10]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#HE1_break_readreg[10]">HE1_break_readreg[10]</A>))) # (<A HREF="#TE1L3">TE1L3</A>) ) ) # ( !<A HREF="#VE1_sr[12]">VE1_sr[12]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#SE1_MonDReg[10]">SE1_MonDReg[10]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#HE1_break_readreg[10]">HE1_break_readreg[10]</A>)))) ) );


<P> --VE1L97 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51 at LABCELL_X2_Y6_N51
<P><A NAME="VE1L97">VE1L97</A> = ( <A HREF="#HE1_break_readreg[12]">HE1_break_readreg[12]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#SE1_MonDReg[12]">SE1_MonDReg[12]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>))) # (<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#VE1_sr[14]">VE1_sr[14]</A>)))) ) ) # ( !<A HREF="#HE1_break_readreg[12]">HE1_break_readreg[12]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#SE1_MonDReg[12]">SE1_MonDReg[12]</A>)))) # (<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#VE1_sr[14]">VE1_sr[14]</A>)))) ) );


<P> --VE1L98 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52 at LABCELL_X2_Y6_N48
<P><A NAME="VE1L98">VE1L98</A> = ( <A HREF="#SE1_MonDReg[11]">SE1_MonDReg[11]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # ((<A HREF="#HE1_break_readreg[11]">HE1_break_readreg[11]</A>)))) # (<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#VE1_sr[13]">VE1_sr[13]</A>)))) ) ) # ( !<A HREF="#SE1_MonDReg[11]">SE1_MonDReg[11]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#HE1_break_readreg[11]">HE1_break_readreg[11]</A>)))) # (<A HREF="#TE1L3">TE1L3</A> & (((<A HREF="#VE1_sr[13]">VE1_sr[13]</A>)))) ) );


<P> --VE1L99 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53 at LABCELL_X2_Y6_N6
<P><A NAME="VE1L99">VE1L99</A> = ( <A HREF="#VE1_sr[11]">VE1_sr[11]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#SE1_MonDReg[9]">SE1_MonDReg[9]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#HE1_break_readreg[9]">HE1_break_readreg[9]</A>))) # (<A HREF="#TE1L3">TE1L3</A>) ) ) # ( !<A HREF="#VE1_sr[11]">VE1_sr[11]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#SE1_MonDReg[9]">SE1_MonDReg[9]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#HE1_break_readreg[9]">HE1_break_readreg[9]</A>)))) ) );


<P> --VE1L100 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54 at LABCELL_X2_Y6_N45
<P><A NAME="VE1L100">VE1L100</A> = ( <A HREF="#VE1_sr[10]">VE1_sr[10]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#SE1_MonDReg[8]">SE1_MonDReg[8]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#HE1_break_readreg[8]">HE1_break_readreg[8]</A>))) # (<A HREF="#TE1L3">TE1L3</A>) ) ) # ( !<A HREF="#VE1_sr[10]">VE1_sr[10]</A> & ( (!<A HREF="#TE1L3">TE1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#SE1_MonDReg[8]">SE1_MonDReg[8]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#HE1_break_readreg[8]">HE1_break_readreg[8]</A>)))) ) );


<P> --XB1L94 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~29 at LABCELL_X18_Y6_N48
<P><A NAME="XB1L94">XB1L94</A> = ( <A HREF="#VB1_data_out[14]">VB1_data_out[14]</A> & ( <A HREF="#XB1L56">XB1L56</A> & ( (!<A HREF="#XB1L55">XB1L55</A> & ((<A HREF="#T1_address_for_transfer[4]">T1_address_for_transfer[4]</A>))) # (<A HREF="#XB1L55">XB1L55</A> & (<A HREF="#T1_address_for_transfer[3]">T1_address_for_transfer[3]</A>)) ) ) ) # ( !<A HREF="#VB1_data_out[14]">VB1_data_out[14]</A> & ( <A HREF="#XB1L56">XB1L56</A> & ( (!<A HREF="#XB1L55">XB1L55</A> & ((<A HREF="#T1_address_for_transfer[4]">T1_address_for_transfer[4]</A>))) # (<A HREF="#XB1L55">XB1L55</A> & (<A HREF="#T1_address_for_transfer[3]">T1_address_for_transfer[3]</A>)) ) ) ) # ( <A HREF="#VB1_data_out[14]">VB1_data_out[14]</A> & ( !<A HREF="#XB1L56">XB1L56</A> & ( (<A HREF="#XB1_shiftreg_data[13]">XB1_shiftreg_data[13]</A>) # (<A HREF="#XB1L55">XB1L55</A>) ) ) ) # ( !<A HREF="#VB1_data_out[14]">VB1_data_out[14]</A> & ( !<A HREF="#XB1L56">XB1L56</A> & ( (!<A HREF="#XB1L55">XB1L55</A> & <A HREF="#XB1_shiftreg_data[13]">XB1_shiftreg_data[13]</A>) ) ) );


<P> --XB1L95 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~30 at MLABCELL_X15_Y7_N6
<P><A NAME="XB1L95">XB1L95</A> = ( <A HREF="#XB1L10">XB1L10</A> & ( !<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> ) ) # ( !<A HREF="#XB1L10">XB1L10</A> & ( (<A HREF="#XB1_shiftreg_data[18]">XB1_shiftreg_data[18]</A> & !<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A>) ) );


<P> --XB1L137 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~9 at MLABCELL_X21_Y7_N3
<P><A NAME="XB1L137">XB1L137</A> = (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (!<A HREF="#XB1L10">XB1L10</A> & <A HREF="#XB1_shiftreg_mask[18]">XB1_shiftreg_mask[18]</A>));


<P> --JB1L102 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~12 at LABCELL_X13_Y9_N21
<P><A NAME="JB1L102">JB1L102</A> = ( <A HREF="#JB1_data_out_shift_reg[5]">JB1_data_out_shift_reg[5]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & ((!<A HREF="#JB1L125">JB1L125</A>) # ((<A HREF="#RB4_q_b[6]">RB4_q_b[6]</A>)))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#RB3_q_b[6]">RB3_q_b[6]</A>)))) ) ) # ( !<A HREF="#JB1_data_out_shift_reg[5]">JB1_data_out_shift_reg[5]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (<A HREF="#JB1L125">JB1L125</A> & ((<A HREF="#RB4_q_b[6]">RB4_q_b[6]</A>)))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#RB3_q_b[6]">RB3_q_b[6]</A>)))) ) );


<P> --VE1L33 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~55 at LABCELL_X2_Y5_N57
<P><A NAME="VE1L33">VE1L33</A> = (<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & <A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>);


<P> --XB1L96 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~31 at LABCELL_X18_Y6_N54
<P><A NAME="XB1L96">XB1L96</A> = ( <A HREF="#T1_address_for_transfer[2]">T1_address_for_transfer[2]</A> & ( <A HREF="#VB1_data_out[13]">VB1_data_out[13]</A> & ( ((!<A HREF="#XB1L56">XB1L56</A> & (<A HREF="#XB1_shiftreg_data[12]">XB1_shiftreg_data[12]</A>)) # (<A HREF="#XB1L56">XB1L56</A> & ((<A HREF="#T1_address_for_transfer[3]">T1_address_for_transfer[3]</A>)))) # (<A HREF="#XB1L55">XB1L55</A>) ) ) ) # ( !<A HREF="#T1_address_for_transfer[2]">T1_address_for_transfer[2]</A> & ( <A HREF="#VB1_data_out[13]">VB1_data_out[13]</A> & ( (!<A HREF="#XB1L55">XB1L55</A> & ((!<A HREF="#XB1L56">XB1L56</A> & (<A HREF="#XB1_shiftreg_data[12]">XB1_shiftreg_data[12]</A>)) # (<A HREF="#XB1L56">XB1L56</A> & ((<A HREF="#T1_address_for_transfer[3]">T1_address_for_transfer[3]</A>))))) # (<A HREF="#XB1L55">XB1L55</A> & (((!<A HREF="#XB1L56">XB1L56</A>)))) ) ) ) # ( <A HREF="#T1_address_for_transfer[2]">T1_address_for_transfer[2]</A> & ( !<A HREF="#VB1_data_out[13]">VB1_data_out[13]</A> & ( (!<A HREF="#XB1L55">XB1L55</A> & ((!<A HREF="#XB1L56">XB1L56</A> & (<A HREF="#XB1_shiftreg_data[12]">XB1_shiftreg_data[12]</A>)) # (<A HREF="#XB1L56">XB1L56</A> & ((<A HREF="#T1_address_for_transfer[3]">T1_address_for_transfer[3]</A>))))) # (<A HREF="#XB1L55">XB1L55</A> & (((<A HREF="#XB1L56">XB1L56</A>)))) ) ) ) # ( !<A HREF="#T1_address_for_transfer[2]">T1_address_for_transfer[2]</A> & ( !<A HREF="#VB1_data_out[13]">VB1_data_out[13]</A> & ( (!<A HREF="#XB1L55">XB1L55</A> & ((!<A HREF="#XB1L56">XB1L56</A> & (<A HREF="#XB1_shiftreg_data[12]">XB1_shiftreg_data[12]</A>)) # (<A HREF="#XB1L56">XB1L56</A> & ((<A HREF="#T1_address_for_transfer[3]">T1_address_for_transfer[3]</A>))))) ) ) );


<P> --XB1L138 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~10 at MLABCELL_X21_Y7_N0
<P><A NAME="XB1L138">XB1L138</A> = ((<A HREF="#XB1_shiftreg_mask[17]">XB1_shiftreg_mask[17]</A>) # (<A HREF="#XB1L10">XB1L10</A>)) # (<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A>);


<P> --JB1L103 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~13 at LABCELL_X13_Y9_N18
<P><A NAME="JB1L103">JB1L103</A> = ( <A HREF="#RB4_q_b[5]">RB4_q_b[5]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#JB1_data_out_shift_reg[4]">JB1_data_out_shift_reg[4]</A>)) # (<A HREF="#JB1L125">JB1L125</A>))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#RB3_q_b[5]">RB3_q_b[5]</A>)))) ) ) # ( !<A HREF="#RB4_q_b[5]">RB4_q_b[5]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (!<A HREF="#JB1L125">JB1L125</A> & (<A HREF="#JB1_data_out_shift_reg[4]">JB1_data_out_shift_reg[4]</A>))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#RB3_q_b[5]">RB3_q_b[5]</A>)))) ) );


<P> --XB1L97 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~32 at LABCELL_X18_Y6_N12
<P><A NAME="XB1L97">XB1L97</A> = ( <A HREF="#T1_address_for_transfer[2]">T1_address_for_transfer[2]</A> & ( <A HREF="#XB1L56">XB1L56</A> & ( (!<A HREF="#XB1L55">XB1L55</A>) # (<A HREF="#T1_address_for_transfer[1]">T1_address_for_transfer[1]</A>) ) ) ) # ( !<A HREF="#T1_address_for_transfer[2]">T1_address_for_transfer[2]</A> & ( <A HREF="#XB1L56">XB1L56</A> & ( (<A HREF="#XB1L55">XB1L55</A> & <A HREF="#T1_address_for_transfer[1]">T1_address_for_transfer[1]</A>) ) ) ) # ( <A HREF="#T1_address_for_transfer[2]">T1_address_for_transfer[2]</A> & ( !<A HREF="#XB1L56">XB1L56</A> & ( (!<A HREF="#XB1L55">XB1L55</A> & (<A HREF="#XB1_shiftreg_data[11]">XB1_shiftreg_data[11]</A>)) # (<A HREF="#XB1L55">XB1L55</A> & ((<A HREF="#VB1_data_out[12]">VB1_data_out[12]</A>))) ) ) ) # ( !<A HREF="#T1_address_for_transfer[2]">T1_address_for_transfer[2]</A> & ( !<A HREF="#XB1L56">XB1L56</A> & ( (!<A HREF="#XB1L55">XB1L55</A> & (<A HREF="#XB1_shiftreg_data[11]">XB1_shiftreg_data[11]</A>)) # (<A HREF="#XB1L55">XB1L55</A> & ((<A HREF="#VB1_data_out[12]">VB1_data_out[12]</A>))) ) ) );


<P> --XB1L139 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~11 at MLABCELL_X21_Y7_N21
<P><A NAME="XB1L139">XB1L139</A> = ( <A HREF="#XB1_shiftreg_mask[16]">XB1_shiftreg_mask[16]</A> & ( !<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> ) ) # ( !<A HREF="#XB1_shiftreg_mask[16]">XB1_shiftreg_mask[16]</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#XB1L10">XB1L10</A>) ) );


<P> --JB1L104 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~14 at LABCELL_X13_Y9_N51
<P><A NAME="JB1L104">JB1L104</A> = ( <A HREF="#JB1_data_out_shift_reg[3]">JB1_data_out_shift_reg[3]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & ((!<A HREF="#JB1L125">JB1L125</A>) # ((<A HREF="#RB4_q_b[4]">RB4_q_b[4]</A>)))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#RB3_q_b[4]">RB3_q_b[4]</A>)))) ) ) # ( !<A HREF="#JB1_data_out_shift_reg[3]">JB1_data_out_shift_reg[3]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (<A HREF="#JB1L125">JB1L125</A> & ((<A HREF="#RB4_q_b[4]">RB4_q_b[4]</A>)))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#RB3_q_b[4]">RB3_q_b[4]</A>)))) ) );


<P> --XB1L98 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~33 at LABCELL_X18_Y6_N42
<P><A NAME="XB1L98">XB1L98</A> = ( <A HREF="#XB1_shiftreg_data[10]">XB1_shiftreg_data[10]</A> & ( <A HREF="#T1_address_for_transfer[1]">T1_address_for_transfer[1]</A> & ( (!<A HREF="#XB1L55">XB1L55</A>) # ((!<A HREF="#XB1L56">XB1L56</A> & ((<A HREF="#VB1_data_out[11]">VB1_data_out[11]</A>))) # (<A HREF="#XB1L56">XB1L56</A> & (<A HREF="#T1_address_for_transfer[0]">T1_address_for_transfer[0]</A>))) ) ) ) # ( !<A HREF="#XB1_shiftreg_data[10]">XB1_shiftreg_data[10]</A> & ( <A HREF="#T1_address_for_transfer[1]">T1_address_for_transfer[1]</A> & ( (!<A HREF="#XB1L56">XB1L56</A> & (((<A HREF="#XB1L55">XB1L55</A> & <A HREF="#VB1_data_out[11]">VB1_data_out[11]</A>)))) # (<A HREF="#XB1L56">XB1L56</A> & (((!<A HREF="#XB1L55">XB1L55</A>)) # (<A HREF="#T1_address_for_transfer[0]">T1_address_for_transfer[0]</A>))) ) ) ) # ( <A HREF="#XB1_shiftreg_data[10]">XB1_shiftreg_data[10]</A> & ( !<A HREF="#T1_address_for_transfer[1]">T1_address_for_transfer[1]</A> & ( (!<A HREF="#XB1L56">XB1L56</A> & (((!<A HREF="#XB1L55">XB1L55</A>) # (<A HREF="#VB1_data_out[11]">VB1_data_out[11]</A>)))) # (<A HREF="#XB1L56">XB1L56</A> & (<A HREF="#T1_address_for_transfer[0]">T1_address_for_transfer[0]</A> & (<A HREF="#XB1L55">XB1L55</A>))) ) ) ) # ( !<A HREF="#XB1_shiftreg_data[10]">XB1_shiftreg_data[10]</A> & ( !<A HREF="#T1_address_for_transfer[1]">T1_address_for_transfer[1]</A> & ( (<A HREF="#XB1L55">XB1L55</A> & ((!<A HREF="#XB1L56">XB1L56</A> & ((<A HREF="#VB1_data_out[11]">VB1_data_out[11]</A>))) # (<A HREF="#XB1L56">XB1L56</A> & (<A HREF="#T1_address_for_transfer[0]">T1_address_for_transfer[0]</A>)))) ) ) );


<P> --XB1L140 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~12 at MLABCELL_X21_Y7_N18
<P><A NAME="XB1L140">XB1L140</A> = ( <A HREF="#XB1_shiftreg_mask[15]">XB1_shiftreg_mask[15]</A> & ( !<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> ) ) # ( !<A HREF="#XB1_shiftreg_mask[15]">XB1_shiftreg_mask[15]</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#XB1L10">XB1L10</A>) ) );


<P> --JB1L105 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~15 at LABCELL_X13_Y9_N48
<P><A NAME="JB1L105">JB1L105</A> = ( <A HREF="#RB4_q_b[3]">RB4_q_b[3]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#JB1_data_out_shift_reg[2]">JB1_data_out_shift_reg[2]</A>)) # (<A HREF="#JB1L125">JB1L125</A>))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#RB3_q_b[3]">RB3_q_b[3]</A>)))) ) ) # ( !<A HREF="#RB4_q_b[3]">RB4_q_b[3]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (!<A HREF="#JB1L125">JB1L125</A> & ((<A HREF="#JB1_data_out_shift_reg[2]">JB1_data_out_shift_reg[2]</A>)))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#RB3_q_b[3]">RB3_q_b[3]</A>)))) ) );


<P> --XB1L141 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~13 at MLABCELL_X21_Y7_N51
<P><A NAME="XB1L141">XB1L141</A> = ( <A HREF="#XB1_shiftreg_mask[14]">XB1_shiftreg_mask[14]</A> & ( !<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> ) ) # ( !<A HREF="#XB1_shiftreg_mask[14]">XB1_shiftreg_mask[14]</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#XB1L10">XB1L10</A>) ) );


<P> --JB1L106 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~16 at LABCELL_X13_Y9_N45
<P><A NAME="JB1L106">JB1L106</A> = ( <A HREF="#JB1_data_out_shift_reg[1]">JB1_data_out_shift_reg[1]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & ((!<A HREF="#JB1L125">JB1L125</A>) # ((<A HREF="#RB4_q_b[2]">RB4_q_b[2]</A>)))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#RB3_q_b[2]">RB3_q_b[2]</A>)))) ) ) # ( !<A HREF="#JB1_data_out_shift_reg[1]">JB1_data_out_shift_reg[1]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (<A HREF="#JB1L125">JB1L125</A> & (<A HREF="#RB4_q_b[2]">RB4_q_b[2]</A>))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#RB3_q_b[2]">RB3_q_b[2]</A>)))) ) );


<P> --XB1L142 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~14 at MLABCELL_X21_Y7_N48
<P><A NAME="XB1L142">XB1L142</A> = ( <A HREF="#XB1_shiftreg_mask[13]">XB1_shiftreg_mask[13]</A> & ( !<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> ) ) # ( !<A HREF="#XB1_shiftreg_mask[13]">XB1_shiftreg_mask[13]</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#XB1L10">XB1L10</A>) ) );


<P> --JB1_data_out_shift_reg[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[0] at FF_X13_Y9_N26
<P> --register power-up is low

<P><A NAME="JB1_data_out_shift_reg[0]">JB1_data_out_shift_reg[0]</A> = DFFEAS(<A HREF="#JB1L108">JB1L108</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --JB1L107 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~17 at LABCELL_X13_Y9_N42
<P><A NAME="JB1L107">JB1L107</A> = ( <A HREF="#RB4_q_b[1]">RB4_q_b[1]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#JB1_data_out_shift_reg[0]">JB1_data_out_shift_reg[0]</A>)) # (<A HREF="#JB1L125">JB1L125</A>))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#RB3_q_b[1]">RB3_q_b[1]</A>)))) ) ) # ( !<A HREF="#RB4_q_b[1]">RB4_q_b[1]</A> & ( (!<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (!<A HREF="#JB1L125">JB1L125</A> & (<A HREF="#JB1_data_out_shift_reg[0]">JB1_data_out_shift_reg[0]</A>))) # (<A HREF="#JB1_read_left_channel">JB1_read_left_channel</A> & (((<A HREF="#RB3_q_b[1]">RB3_q_b[1]</A>)))) ) );


<P> --XB1L143 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~15 at MLABCELL_X21_Y7_N33
<P><A NAME="XB1L143">XB1L143</A> = ( <A HREF="#XB1_shiftreg_mask[12]">XB1_shiftreg_mask[12]</A> & ( !<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> ) ) # ( !<A HREF="#XB1_shiftreg_mask[12]">XB1_shiftreg_mask[12]</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#XB1L10">XB1L10</A>) ) );


<P> --XB1L144 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~16 at MLABCELL_X21_Y7_N30
<P><A NAME="XB1L144">XB1L144</A> = (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ((<A HREF="#XB1_shiftreg_mask[11]">XB1_shiftreg_mask[11]</A>) # (<A HREF="#XB1L10">XB1L10</A>)));


<P> --XB1L145 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~17 at MLABCELL_X21_Y7_N39
<P><A NAME="XB1L145">XB1L145</A> = (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ((<A HREF="#XB1_shiftreg_mask[10]">XB1_shiftreg_mask[10]</A>) # (<A HREF="#XB1L10">XB1L10</A>)));


<P> --XB1L146 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~18 at MLABCELL_X21_Y7_N36
<P><A NAME="XB1L146">XB1L146</A> = ( <A HREF="#XB1_shiftreg_mask[9]">XB1_shiftreg_mask[9]</A> & ( !<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> ) ) # ( !<A HREF="#XB1_shiftreg_mask[9]">XB1_shiftreg_mask[9]</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#XB1L10">XB1L10</A>) ) );


<P> --XB1L147 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~19 at MLABCELL_X21_Y7_N9
<P><A NAME="XB1L147">XB1L147</A> = ((!<A HREF="#XB1L10">XB1L10</A> & <A HREF="#XB1_shiftreg_mask[8]">XB1_shiftreg_mask[8]</A>)) # (<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A>);


<P> --XB1L148 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~20 at MLABCELL_X21_Y7_N6
<P><A NAME="XB1L148">XB1L148</A> = ( <A HREF="#XB1_shiftreg_mask[7]">XB1_shiftreg_mask[7]</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & !<A HREF="#XB1L10">XB1L10</A>) ) );


<P> --XB1L149 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~21 at MLABCELL_X21_Y7_N15
<P><A NAME="XB1L149">XB1L149</A> = ( <A HREF="#XB1_shiftreg_mask[6]">XB1_shiftreg_mask[6]</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & !<A HREF="#XB1L10">XB1L10</A>) ) );


<P> --XB1L150 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~22 at MLABCELL_X21_Y7_N12
<P><A NAME="XB1L150">XB1L150</A> = (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (!<A HREF="#XB1L10">XB1L10</A> & <A HREF="#XB1_shiftreg_mask[5]">XB1_shiftreg_mask[5]</A>));


<P> --XB1L151 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~23 at MLABCELL_X21_Y7_N45
<P><A NAME="XB1L151">XB1L151</A> = ( <A HREF="#XB1_shiftreg_mask[4]">XB1_shiftreg_mask[4]</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & !<A HREF="#XB1L10">XB1L10</A>) ) );


<P> --XB1L152 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~24 at MLABCELL_X21_Y7_N42
<P><A NAME="XB1L152">XB1L152</A> = ( <A HREF="#XB1_shiftreg_mask[3]">XB1_shiftreg_mask[3]</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & !<A HREF="#XB1L10">XB1L10</A>) ) );


<P> --XB1L153 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~25 at MLABCELL_X21_Y7_N27
<P><A NAME="XB1L153">XB1L153</A> = ( <A HREF="#XB1_shiftreg_mask[2]">XB1_shiftreg_mask[2]</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & !<A HREF="#XB1L10">XB1L10</A>) ) );


<P> --XB1L154 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~26 at MLABCELL_X21_Y7_N24
<P><A NAME="XB1L154">XB1L154</A> = ( <A HREF="#XB1_shiftreg_mask[1]">XB1_shiftreg_mask[1]</A> & ( (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & !<A HREF="#XB1L10">XB1L10</A>) ) );


<P> --XB1_shiftreg_mask[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[0] at FF_X21_Y7_N55
<P> --register power-up is low

<P><A NAME="XB1_shiftreg_mask[0]">XB1_shiftreg_mask[0]</A> = DFFEAS(<A HREF="#XB1L156">XB1L156</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  ,  ,  );


<P> --XB1L155 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~27 at MLABCELL_X21_Y7_N57
<P><A NAME="XB1L155">XB1L155</A> = (!<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (!<A HREF="#XB1L10">XB1L10</A> & <A HREF="#XB1_shiftreg_mask[0]">XB1_shiftreg_mask[0]</A>));


<P> --XB1L156 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~28 at MLABCELL_X21_Y7_N54
<P><A NAME="XB1L156">XB1L156</A> = (!<A HREF="#T1_internal_reset">T1_internal_reset</A> & ((<A HREF="#XB1L10">XB1L10</A>) # (<A HREF="#XB1_s_serial_protocol.STATE_1_INITIALIZE">XB1_s_serial_protocol.STATE_1_INITIALIZE</A>)));


<P> --ZD1L1054 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~16 at MLABCELL_X25_Y9_N48
<P><A NAME="ZD1L1054">ZD1L1054</A> = ( <A HREF="#QC3L35Q">QC3L35Q</A> & ( ((<A HREF="#UC2L1">UC2L1</A> & <A HREF="#QC5_av_readdata_pre[16]">QC5_av_readdata_pre[16]</A>)) # (<A HREF="#QC3_av_readdata_pre[16]">QC3_av_readdata_pre[16]</A>) ) ) # ( !<A HREF="#QC3L35Q">QC3L35Q</A> & ( (<A HREF="#UC2L1">UC2L1</A> & <A HREF="#QC5_av_readdata_pre[16]">QC5_av_readdata_pre[16]</A>) ) );


<P> --ZD1L1055 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~17 at MLABCELL_X25_Y9_N51
<P><A NAME="ZD1L1055">ZD1L1055</A> = ( !<A HREF="#ZD1L1054">ZD1L1054</A> & ( (<A HREF="#ZD1L1051">ZD1L1051</A> & ((!<A HREF="#HD1L43">HD1L43</A>) # (!<A HREF="#PC9_out_payload[0]">PC9_out_payload[0]</A>))) ) );


<P> --ZD1L1071 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~18 at MLABCELL_X21_Y10_N12
<P><A NAME="ZD1L1071">ZD1L1071</A> = ( <A HREF="#QC3_av_readdata_pre[20]">QC3_av_readdata_pre[20]</A> & ( ((<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & <A HREF="#S1_readdata[20]">S1_readdata[20]</A>)) # (<A HREF="#QC3L35Q">QC3L35Q</A>) ) ) # ( !<A HREF="#QC3_av_readdata_pre[20]">QC3_av_readdata_pre[20]</A> & ( (<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & <A HREF="#S1_readdata[20]">S1_readdata[20]</A>) ) );


<P> --ZD1L1072 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~19 at MLABCELL_X21_Y10_N6
<P><A NAME="ZD1L1072">ZD1L1072</A> = ( !<A HREF="#ZD1L1071">ZD1L1071</A> & ( (!<A HREF="#HD1L43">HD1L43</A> & ((!<A HREF="#UC2L1">UC2L1</A>) # ((!<A HREF="#QC5_av_readdata_pre[20]">QC5_av_readdata_pre[20]</A>)))) # (<A HREF="#HD1L43">HD1L43</A> & (!<A HREF="#PC9_out_payload[4]">PC9_out_payload[4]</A> & ((!<A HREF="#UC2L1">UC2L1</A>) # (!<A HREF="#QC5_av_readdata_pre[20]">QC5_av_readdata_pre[20]</A>)))) ) );


<P> --ZD1L1075 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~20 at MLABCELL_X21_Y9_N48
<P><A NAME="ZD1L1075">ZD1L1075</A> = ( <A HREF="#S1_readdata[21]">S1_readdata[21]</A> & ( !<A HREF="#HD1L36">HD1L36</A> & ( (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#QC3L35Q">QC3L35Q</A>) # (!<A HREF="#QC3_av_readdata_pre[21]">QC3_av_readdata_pre[21]</A>))) ) ) ) # ( !<A HREF="#S1_readdata[21]">S1_readdata[21]</A> & ( !<A HREF="#HD1L36">HD1L36</A> & ( (!<A HREF="#QC3L35Q">QC3L35Q</A>) # (!<A HREF="#QC3_av_readdata_pre[21]">QC3_av_readdata_pre[21]</A>) ) ) );


<P> --ZD1L1076 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~21 at MLABCELL_X21_Y9_N18
<P><A NAME="ZD1L1076">ZD1L1076</A> = ( <A HREF="#PC9_out_payload[5]">PC9_out_payload[5]</A> & ( (!<A HREF="#HD1L43">HD1L43</A> & (<A HREF="#ZD1L1075">ZD1L1075</A> & ((!<A HREF="#UC2L1">UC2L1</A>) # (!<A HREF="#QC5_av_readdata_pre[21]">QC5_av_readdata_pre[21]</A>)))) ) ) # ( !<A HREF="#PC9_out_payload[5]">PC9_out_payload[5]</A> & ( (<A HREF="#ZD1L1075">ZD1L1075</A> & ((!<A HREF="#UC2L1">UC2L1</A>) # (!<A HREF="#QC5_av_readdata_pre[21]">QC5_av_readdata_pre[21]</A>))) ) );


<P> --ZD1L1063 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~22 at MLABCELL_X21_Y10_N24
<P><A NAME="ZD1L1063">ZD1L1063</A> = ( <A HREF="#QC3L35Q">QC3L35Q</A> & ( ((<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & <A HREF="#S1_readdata[18]">S1_readdata[18]</A>)) # (<A HREF="#QC3_av_readdata_pre[18]">QC3_av_readdata_pre[18]</A>) ) ) # ( !<A HREF="#QC3L35Q">QC3L35Q</A> & ( (<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & <A HREF="#S1_readdata[18]">S1_readdata[18]</A>) ) );


<P> --ZD1L1064 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~23 at MLABCELL_X21_Y10_N45
<P><A NAME="ZD1L1064">ZD1L1064</A> = ( <A HREF="#QC5_av_readdata_pre[18]">QC5_av_readdata_pre[18]</A> & ( !<A HREF="#ZD1L1063">ZD1L1063</A> & ( (!<A HREF="#UC2L1">UC2L1</A> & ((!<A HREF="#PC9_out_payload[2]">PC9_out_payload[2]</A>) # (!<A HREF="#HD1L43">HD1L43</A>))) ) ) ) # ( !<A HREF="#QC5_av_readdata_pre[18]">QC5_av_readdata_pre[18]</A> & ( !<A HREF="#ZD1L1063">ZD1L1063</A> & ( (!<A HREF="#PC9_out_payload[2]">PC9_out_payload[2]</A>) # (!<A HREF="#HD1L43">HD1L43</A>) ) ) );


<P> --ZD1L1067 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~24 at MLABCELL_X21_Y10_N15
<P><A NAME="ZD1L1067">ZD1L1067</A> = ( <A HREF="#QC3_av_readdata_pre[19]">QC3_av_readdata_pre[19]</A> & ( ((<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & <A HREF="#S1_readdata[19]">S1_readdata[19]</A>)) # (<A HREF="#QC3L35Q">QC3L35Q</A>) ) ) # ( !<A HREF="#QC3_av_readdata_pre[19]">QC3_av_readdata_pre[19]</A> & ( (<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & <A HREF="#S1_readdata[19]">S1_readdata[19]</A>) ) );


<P> --ZD1L1068 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~25 at MLABCELL_X21_Y10_N9
<P><A NAME="ZD1L1068">ZD1L1068</A> = ( !<A HREF="#ZD1L1067">ZD1L1067</A> & ( (!<A HREF="#HD1L43">HD1L43</A> & ((!<A HREF="#UC2L1">UC2L1</A>) # ((!<A HREF="#QC5_av_readdata_pre[19]">QC5_av_readdata_pre[19]</A>)))) # (<A HREF="#HD1L43">HD1L43</A> & (!<A HREF="#PC9_out_payload[3]">PC9_out_payload[3]</A> & ((!<A HREF="#UC2L1">UC2L1</A>) # (!<A HREF="#QC5_av_readdata_pre[19]">QC5_av_readdata_pre[19]</A>)))) ) );


<P> --ZD1L1078 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~26 at MLABCELL_X21_Y9_N54
<P><A NAME="ZD1L1078">ZD1L1078</A> = ( <A HREF="#S1_readdata[22]">S1_readdata[22]</A> & ( <A HREF="#QC3L35Q">QC3L35Q</A> & ( (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & (!<A HREF="#QC3_av_readdata_pre[22]">QC3_av_readdata_pre[22]</A> & ((!<A HREF="#QC5_av_readdata_pre[22]">QC5_av_readdata_pre[22]</A>) # (!<A HREF="#UC2L1">UC2L1</A>)))) ) ) ) # ( !<A HREF="#S1_readdata[22]">S1_readdata[22]</A> & ( <A HREF="#QC3L35Q">QC3L35Q</A> & ( (!<A HREF="#QC3_av_readdata_pre[22]">QC3_av_readdata_pre[22]</A> & ((!<A HREF="#QC5_av_readdata_pre[22]">QC5_av_readdata_pre[22]</A>) # (!<A HREF="#UC2L1">UC2L1</A>))) ) ) ) # ( <A HREF="#S1_readdata[22]">S1_readdata[22]</A> & ( !<A HREF="#QC3L35Q">QC3L35Q</A> & ( (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#QC5_av_readdata_pre[22]">QC5_av_readdata_pre[22]</A>) # (!<A HREF="#UC2L1">UC2L1</A>))) ) ) ) # ( !<A HREF="#S1_readdata[22]">S1_readdata[22]</A> & ( !<A HREF="#QC3L35Q">QC3L35Q</A> & ( (!<A HREF="#QC5_av_readdata_pre[22]">QC5_av_readdata_pre[22]</A>) # (!<A HREF="#UC2L1">UC2L1</A>) ) ) );


<P> --ZD1L1079 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~27 at MLABCELL_X21_Y9_N15
<P><A NAME="ZD1L1079">ZD1L1079</A> = ( <A HREF="#ZD1L1078">ZD1L1078</A> & ( <A HREF="#HD1L36">HD1L36</A> & ( (<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & !<A HREF="#ZD1_av_ld_byte3_data[6]">ZD1_av_ld_byte3_data[6]</A>) ) ) ) # ( !<A HREF="#ZD1L1078">ZD1L1078</A> & ( <A HREF="#HD1L36">HD1L36</A> & ( (<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & !<A HREF="#ZD1_av_ld_byte3_data[6]">ZD1_av_ld_byte3_data[6]</A>) ) ) ) # ( <A HREF="#ZD1L1078">ZD1L1078</A> & ( !<A HREF="#HD1L36">HD1L36</A> & ( (!<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ((!<A HREF="#HD1L43">HD1L43</A>) # ((!<A HREF="#PC9_out_payload[6]">PC9_out_payload[6]</A>)))) # (<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & (((!<A HREF="#ZD1_av_ld_byte3_data[6]">ZD1_av_ld_byte3_data[6]</A>)))) ) ) ) # ( !<A HREF="#ZD1L1078">ZD1L1078</A> & ( !<A HREF="#HD1L36">HD1L36</A> & ( (<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & !<A HREF="#ZD1_av_ld_byte3_data[6]">ZD1_av_ld_byte3_data[6]</A>) ) ) );


<P> --ZD1L1081 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~28 at MLABCELL_X21_Y9_N27
<P><A NAME="ZD1L1081">ZD1L1081</A> = ( <A HREF="#S1_readdata[23]">S1_readdata[23]</A> & ( (!<A HREF="#HD1L36">HD1L36</A> & (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#QC5_av_readdata_pre[23]">QC5_av_readdata_pre[23]</A>) # (!<A HREF="#UC2L1">UC2L1</A>)))) ) ) # ( !<A HREF="#S1_readdata[23]">S1_readdata[23]</A> & ( (!<A HREF="#HD1L36">HD1L36</A> & ((!<A HREF="#QC5_av_readdata_pre[23]">QC5_av_readdata_pre[23]</A>) # (!<A HREF="#UC2L1">UC2L1</A>))) ) );


<P> --ZD1L1082 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~29 at LABCELL_X23_Y9_N3
<P><A NAME="ZD1L1082">ZD1L1082</A> = ( <A HREF="#PC9_out_payload[7]">PC9_out_payload[7]</A> & ( <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( !<A HREF="#ZD1_av_ld_byte3_data[7]">ZD1_av_ld_byte3_data[7]</A> ) ) ) # ( !<A HREF="#PC9_out_payload[7]">PC9_out_payload[7]</A> & ( <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( !<A HREF="#ZD1_av_ld_byte3_data[7]">ZD1_av_ld_byte3_data[7]</A> ) ) ) # ( <A HREF="#PC9_out_payload[7]">PC9_out_payload[7]</A> & ( !<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( (<A HREF="#ZD1L1081">ZD1L1081</A> & !<A HREF="#HD1L43">HD1L43</A>) ) ) ) # ( !<A HREF="#PC9_out_payload[7]">PC9_out_payload[7]</A> & ( !<A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A> & ( <A HREF="#ZD1L1081">ZD1L1081</A> ) ) );


<P> --VE1L101 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56 at LABCELL_X2_Y5_N3
<P><A NAME="VE1L101">VE1L101</A> = ( <A HREF="#TE1_virtual_state_cdr">TE1_virtual_state_cdr</A> & ( (!<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & (((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & <A HREF="#XE2_dreg[0]">XE2_dreg[0]</A>)))) # (<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & (<A HREF="#VE1_sr[35]">VE1_sr[35]</A> & (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>))) ) ) # ( !<A HREF="#TE1_virtual_state_cdr">TE1_virtual_state_cdr</A> & ( <A HREF="#VE1_sr[35]">VE1_sr[35]</A> ) );


<P> --X1L372 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~3 at LABCELL_X29_Y8_N30
<P><A NAME="X1L372">X1L372</A> = ( <A HREF="#YD1_entry_1[30]">YD1_entry_1[30]</A> & ( <A HREF="#YD1_entry_0[30]">YD1_entry_0[30]</A> & ( (<A HREF="#X1_active_addr[12]">X1_active_addr[12]</A> & ((!<A HREF="#YD1_entry_0[29]">YD1_entry_0[29]</A> $ (<A HREF="#X1_active_addr[11]">X1_active_addr[11]</A>)) # (<A HREF="#YD1_rd_address">YD1_rd_address</A>))) ) ) ) # ( !<A HREF="#YD1_entry_1[30]">YD1_entry_1[30]</A> & ( <A HREF="#YD1_entry_0[30]">YD1_entry_0[30]</A> & ( (!<A HREF="#X1_active_addr[12]">X1_active_addr[12]</A> & (((<A HREF="#YD1_rd_address">YD1_rd_address</A>)))) # (<A HREF="#X1_active_addr[12]">X1_active_addr[12]</A> & (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & (!<A HREF="#YD1_entry_0[29]">YD1_entry_0[29]</A> $ (<A HREF="#X1_active_addr[11]">X1_active_addr[11]</A>)))) ) ) ) # ( <A HREF="#YD1_entry_1[30]">YD1_entry_1[30]</A> & ( !<A HREF="#YD1_entry_0[30]">YD1_entry_0[30]</A> & ( (!<A HREF="#X1_active_addr[12]">X1_active_addr[12]</A> & (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & (!<A HREF="#YD1_entry_0[29]">YD1_entry_0[29]</A> $ (<A HREF="#X1_active_addr[11]">X1_active_addr[11]</A>)))) # (<A HREF="#X1_active_addr[12]">X1_active_addr[12]</A> & (((<A HREF="#YD1_rd_address">YD1_rd_address</A>)))) ) ) ) # ( !<A HREF="#YD1_entry_1[30]">YD1_entry_1[30]</A> & ( !<A HREF="#YD1_entry_0[30]">YD1_entry_0[30]</A> & ( (!<A HREF="#X1_active_addr[12]">X1_active_addr[12]</A> & ((!<A HREF="#YD1_entry_0[29]">YD1_entry_0[29]</A> $ (<A HREF="#X1_active_addr[11]">X1_active_addr[11]</A>)) # (<A HREF="#YD1_rd_address">YD1_rd_address</A>))) ) ) );


<P> --X1L373 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~4 at LABCELL_X29_Y8_N42
<P><A NAME="X1L373">X1L373</A> = ( <A HREF="#YD1_entry_1[29]">YD1_entry_1[29]</A> & ( <A HREF="#YD1_rd_address">YD1_rd_address</A> & ( (<A HREF="#X1_active_addr[11]">X1_active_addr[11]</A> & (!<A HREF="#YD1_entry_1[28]">YD1_entry_1[28]</A> $ (<A HREF="#X1_active_addr[10]">X1_active_addr[10]</A>))) ) ) ) # ( !<A HREF="#YD1_entry_1[29]">YD1_entry_1[29]</A> & ( <A HREF="#YD1_rd_address">YD1_rd_address</A> & ( (!<A HREF="#X1_active_addr[11]">X1_active_addr[11]</A> & (!<A HREF="#YD1_entry_1[28]">YD1_entry_1[28]</A> $ (<A HREF="#X1_active_addr[10]">X1_active_addr[10]</A>))) ) ) ) # ( <A HREF="#YD1_entry_1[29]">YD1_entry_1[29]</A> & ( !<A HREF="#YD1_rd_address">YD1_rd_address</A> & ( !<A HREF="#X1_active_addr[10]">X1_active_addr[10]</A> $ (<A HREF="#YD1_entry_0[28]">YD1_entry_0[28]</A>) ) ) ) # ( !<A HREF="#YD1_entry_1[29]">YD1_entry_1[29]</A> & ( !<A HREF="#YD1_rd_address">YD1_rd_address</A> & ( !<A HREF="#X1_active_addr[10]">X1_active_addr[10]</A> $ (<A HREF="#YD1_entry_0[28]">YD1_entry_0[28]</A>) ) ) );


<P> --X1L374 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~5 at LABCELL_X30_Y8_N18
<P><A NAME="X1L374">X1L374</A> = ( <A HREF="#YD1_entry_1[35]">YD1_entry_1[35]</A> & ( <A HREF="#YD1_entry_0[34]">YD1_entry_0[34]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & (<A HREF="#X1_active_addr[16]">X1_active_addr[16]</A> & (!<A HREF="#YD1_entry_0[35]">YD1_entry_0[35]</A> $ (<A HREF="#X1_active_addr[17]">X1_active_addr[17]</A>)))) # (<A HREF="#YD1_rd_address">YD1_rd_address</A> & (((<A HREF="#X1_active_addr[17]">X1_active_addr[17]</A>)))) ) ) ) # ( !<A HREF="#YD1_entry_1[35]">YD1_entry_1[35]</A> & ( <A HREF="#YD1_entry_0[34]">YD1_entry_0[34]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & (<A HREF="#X1_active_addr[16]">X1_active_addr[16]</A> & (!<A HREF="#YD1_entry_0[35]">YD1_entry_0[35]</A> $ (<A HREF="#X1_active_addr[17]">X1_active_addr[17]</A>)))) # (<A HREF="#YD1_rd_address">YD1_rd_address</A> & (((!<A HREF="#X1_active_addr[17]">X1_active_addr[17]</A>)))) ) ) ) # ( <A HREF="#YD1_entry_1[35]">YD1_entry_1[35]</A> & ( !<A HREF="#YD1_entry_0[34]">YD1_entry_0[34]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & (!<A HREF="#X1_active_addr[16]">X1_active_addr[16]</A> & (!<A HREF="#YD1_entry_0[35]">YD1_entry_0[35]</A> $ (<A HREF="#X1_active_addr[17]">X1_active_addr[17]</A>)))) # (<A HREF="#YD1_rd_address">YD1_rd_address</A> & (((<A HREF="#X1_active_addr[17]">X1_active_addr[17]</A>)))) ) ) ) # ( !<A HREF="#YD1_entry_1[35]">YD1_entry_1[35]</A> & ( !<A HREF="#YD1_entry_0[34]">YD1_entry_0[34]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & (!<A HREF="#X1_active_addr[16]">X1_active_addr[16]</A> & (!<A HREF="#YD1_entry_0[35]">YD1_entry_0[35]</A> $ (<A HREF="#X1_active_addr[17]">X1_active_addr[17]</A>)))) # (<A HREF="#YD1_rd_address">YD1_rd_address</A> & (((!<A HREF="#X1_active_addr[17]">X1_active_addr[17]</A>)))) ) ) );


<P> --X1L375 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~6 at LABCELL_X30_Y8_N6
<P><A NAME="X1L375">X1L375</A> = ( <A HREF="#YD1_entry_1[34]">YD1_entry_1[34]</A> & ( <A HREF="#YD1_rd_address">YD1_rd_address</A> & ( (<A HREF="#X1_active_addr[16]">X1_active_addr[16]</A> & (!<A HREF="#X1_active_addr[15]">X1_active_addr[15]</A> $ (<A HREF="#YD1_entry_1[33]">YD1_entry_1[33]</A>))) ) ) ) # ( !<A HREF="#YD1_entry_1[34]">YD1_entry_1[34]</A> & ( <A HREF="#YD1_rd_address">YD1_rd_address</A> & ( (!<A HREF="#X1_active_addr[16]">X1_active_addr[16]</A> & (!<A HREF="#X1_active_addr[15]">X1_active_addr[15]</A> $ (<A HREF="#YD1_entry_1[33]">YD1_entry_1[33]</A>))) ) ) ) # ( <A HREF="#YD1_entry_1[34]">YD1_entry_1[34]</A> & ( !<A HREF="#YD1_rd_address">YD1_rd_address</A> & ( !<A HREF="#YD1_entry_0[33]">YD1_entry_0[33]</A> $ (<A HREF="#X1_active_addr[15]">X1_active_addr[15]</A>) ) ) ) # ( !<A HREF="#YD1_entry_1[34]">YD1_entry_1[34]</A> & ( !<A HREF="#YD1_rd_address">YD1_rd_address</A> & ( !<A HREF="#YD1_entry_0[33]">YD1_entry_0[33]</A> $ (<A HREF="#X1_active_addr[15]">X1_active_addr[15]</A>) ) ) );


<P> --X1L376 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~7 at LABCELL_X29_Y6_N0
<P><A NAME="X1L376">X1L376</A> = ( <A HREF="#YD1_entry_1[39]">YD1_entry_1[39]</A> & ( <A HREF="#YD1_entry_0[39]">YD1_entry_0[39]</A> & ( (<A HREF="#X1_active_addr[21]">X1_active_addr[21]</A> & ((!<A HREF="#X1_active_addr[23]">X1_active_addr[23]</A> $ (<A HREF="#YD1_entry_0[41]">YD1_entry_0[41]</A>)) # (<A HREF="#YD1_rd_address">YD1_rd_address</A>))) ) ) ) # ( !<A HREF="#YD1_entry_1[39]">YD1_entry_1[39]</A> & ( <A HREF="#YD1_entry_0[39]">YD1_entry_0[39]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & (<A HREF="#X1_active_addr[21]">X1_active_addr[21]</A> & (!<A HREF="#X1_active_addr[23]">X1_active_addr[23]</A> $ (<A HREF="#YD1_entry_0[41]">YD1_entry_0[41]</A>)))) # (<A HREF="#YD1_rd_address">YD1_rd_address</A> & (!<A HREF="#X1_active_addr[21]">X1_active_addr[21]</A>)) ) ) ) # ( <A HREF="#YD1_entry_1[39]">YD1_entry_1[39]</A> & ( !<A HREF="#YD1_entry_0[39]">YD1_entry_0[39]</A> & ( (!<A HREF="#YD1_rd_address">YD1_rd_address</A> & (!<A HREF="#X1_active_addr[21]">X1_active_addr[21]</A> & (!<A HREF="#X1_active_addr[23]">X1_active_addr[23]</A> $ (<A HREF="#YD1_entry_0[41]">YD1_entry_0[41]</A>)))) # (<A HREF="#YD1_rd_address">YD1_rd_address</A> & (<A HREF="#X1_active_addr[21]">X1_active_addr[21]</A>)) ) ) ) # ( !<A HREF="#YD1_entry_1[39]">YD1_entry_1[39]</A> & ( !<A HREF="#YD1_entry_0[39]">YD1_entry_0[39]</A> & ( (!<A HREF="#X1_active_addr[21]">X1_active_addr[21]</A> & ((!<A HREF="#X1_active_addr[23]">X1_active_addr[23]</A> $ (<A HREF="#YD1_entry_0[41]">YD1_entry_0[41]</A>)) # (<A HREF="#YD1_rd_address">YD1_rd_address</A>))) ) ) );


<P> --X1L377 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~8 at LABCELL_X29_Y6_N6
<P><A NAME="X1L377">X1L377</A> = ( <A HREF="#YD1_entry_1[41]">YD1_entry_1[41]</A> & ( <A HREF="#YD1_rd_address">YD1_rd_address</A> & ( (<A HREF="#X1_active_addr[23]">X1_active_addr[23]</A> & (!<A HREF="#YD1_entry_1[38]">YD1_entry_1[38]</A> $ (<A HREF="#X1_active_addr[20]">X1_active_addr[20]</A>))) ) ) ) # ( !<A HREF="#YD1_entry_1[41]">YD1_entry_1[41]</A> & ( <A HREF="#YD1_rd_address">YD1_rd_address</A> & ( (!<A HREF="#X1_active_addr[23]">X1_active_addr[23]</A> & (!<A HREF="#YD1_entry_1[38]">YD1_entry_1[38]</A> $ (<A HREF="#X1_active_addr[20]">X1_active_addr[20]</A>))) ) ) ) # ( <A HREF="#YD1_entry_1[41]">YD1_entry_1[41]</A> & ( !<A HREF="#YD1_rd_address">YD1_rd_address</A> & ( !<A HREF="#X1_active_addr[20]">X1_active_addr[20]</A> $ (<A HREF="#YD1_entry_0[38]">YD1_entry_0[38]</A>) ) ) ) # ( !<A HREF="#YD1_entry_1[41]">YD1_entry_1[41]</A> & ( !<A HREF="#YD1_rd_address">YD1_rd_address</A> & ( !<A HREF="#X1_active_addr[20]">X1_active_addr[20]</A> $ (<A HREF="#YD1_entry_0[38]">YD1_entry_0[38]</A>) ) ) );


<P> --X1L96 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~6 at LABCELL_X30_Y4_N0
<P><A NAME="X1L96">X1L96</A> = ( <A HREF="#YD1L2">YD1L2</A> & ( (!<A HREF="#X1_refresh_request">X1_refresh_request</A> & (((<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A>)) # (<A HREF="#X1_init_done">X1_init_done</A>))) # (<A HREF="#X1_refresh_request">X1_refresh_request</A> & (((<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A> & <A HREF="#X1L169">X1L169</A>)))) ) ) # ( !<A HREF="#YD1L2">YD1L2</A> & ( (<A HREF="#X1_m_state.000000001">X1_m_state.000000001</A> & ((!<A HREF="#X1_refresh_request">X1_refresh_request</A>) # (<A HREF="#X1L169">X1L169</A>))) ) );


<P> --X1L97 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~7 at LABCELL_X24_Y4_N18
<P><A NAME="X1L97">X1L97</A> = ( <A HREF="#X1_m_state.000100000">X1_m_state.000100000</A> & ( !<A HREF="#X1_m_count[1]">X1_m_count[1]</A> ) );


<P> --HD1L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~6 at LABCELL_X22_Y8_N6
<P><A NAME="HD1L12">HD1L12</A> = ( <A HREF="#T1_readdata[0]">T1_readdata[0]</A> & ( <A HREF="#QC3_av_readdata_pre[0]">QC3_av_readdata_pre[0]</A> & ( (!<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A> & (!<A HREF="#QC3L35Q">QC3L35Q</A> & ((!<A HREF="#S1_readdata[0]">S1_readdata[0]</A>) # (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>)))) ) ) ) # ( !<A HREF="#T1_readdata[0]">T1_readdata[0]</A> & ( <A HREF="#QC3_av_readdata_pre[0]">QC3_av_readdata_pre[0]</A> & ( (!<A HREF="#QC3L35Q">QC3L35Q</A> & ((!<A HREF="#S1_readdata[0]">S1_readdata[0]</A>) # (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>))) ) ) ) # ( <A HREF="#T1_readdata[0]">T1_readdata[0]</A> & ( !<A HREF="#QC3_av_readdata_pre[0]">QC3_av_readdata_pre[0]</A> & ( (!<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A> & ((!<A HREF="#S1_readdata[0]">S1_readdata[0]</A>) # (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>))) ) ) ) # ( !<A HREF="#T1_readdata[0]">T1_readdata[0]</A> & ( !<A HREF="#QC3_av_readdata_pre[0]">QC3_av_readdata_pre[0]</A> & ( (!<A HREF="#S1_readdata[0]">S1_readdata[0]</A>) # (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>) ) ) );


<P> --HD1L67 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~54 at LABCELL_X22_Y7_N48
<P><A NAME="HD1L67">HD1L67</A> = ( !<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A> & ( <A HREF="#T1_readdata[3]">T1_readdata[3]</A> & ( (!<A HREF="#S1_readdata[3]">S1_readdata[3]</A> & ((!<A HREF="#QC3L35Q">QC3L35Q</A>) # ((!<A HREF="#QC3_av_readdata_pre[3]">QC3_av_readdata_pre[3]</A>)))) # (<A HREF="#S1_readdata[3]">S1_readdata[3]</A> & (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#QC3L35Q">QC3L35Q</A>) # (!<A HREF="#QC3_av_readdata_pre[3]">QC3_av_readdata_pre[3]</A>)))) ) ) ) # ( <A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A> & ( !<A HREF="#T1_readdata[3]">T1_readdata[3]</A> & ( (!<A HREF="#S1_readdata[3]">S1_readdata[3]</A> & ((!<A HREF="#QC3L35Q">QC3L35Q</A>) # ((!<A HREF="#QC3_av_readdata_pre[3]">QC3_av_readdata_pre[3]</A>)))) # (<A HREF="#S1_readdata[3]">S1_readdata[3]</A> & (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#QC3L35Q">QC3L35Q</A>) # (!<A HREF="#QC3_av_readdata_pre[3]">QC3_av_readdata_pre[3]</A>)))) ) ) ) # ( !<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A> & ( !<A HREF="#T1_readdata[3]">T1_readdata[3]</A> & ( (!<A HREF="#S1_readdata[3]">S1_readdata[3]</A> & ((!<A HREF="#QC3L35Q">QC3L35Q</A>) # ((!<A HREF="#QC3_av_readdata_pre[3]">QC3_av_readdata_pre[3]</A>)))) # (<A HREF="#S1_readdata[3]">S1_readdata[3]</A> & (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#QC3L35Q">QC3L35Q</A>) # (!<A HREF="#QC3_av_readdata_pre[3]">QC3_av_readdata_pre[3]</A>)))) ) ) );


<P> --HD1L68 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~55 at LABCELL_X22_Y8_N0
<P><A NAME="HD1L68">HD1L68</A> = ( <A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A> & ( <A HREF="#QC3_av_readdata_pre[8]">QC3_av_readdata_pre[8]</A> & ( (!<A HREF="#T1_readdata[8]">T1_readdata[8]</A> & (!<A HREF="#QC3L35Q">QC3L35Q</A> & ((!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>) # (!<A HREF="#S1_readdata[8]">S1_readdata[8]</A>)))) ) ) ) # ( !<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A> & ( <A HREF="#QC3_av_readdata_pre[8]">QC3_av_readdata_pre[8]</A> & ( (!<A HREF="#QC3L35Q">QC3L35Q</A> & ((!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>) # (!<A HREF="#S1_readdata[8]">S1_readdata[8]</A>))) ) ) ) # ( <A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A> & ( !<A HREF="#QC3_av_readdata_pre[8]">QC3_av_readdata_pre[8]</A> & ( (!<A HREF="#T1_readdata[8]">T1_readdata[8]</A> & ((!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>) # (!<A HREF="#S1_readdata[8]">S1_readdata[8]</A>))) ) ) ) # ( !<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A> & ( !<A HREF="#QC3_av_readdata_pre[8]">QC3_av_readdata_pre[8]</A> & ( (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>) # (!<A HREF="#S1_readdata[8]">S1_readdata[8]</A>) ) ) );


<P> --HD1L69 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~56 at LABCELL_X22_Y8_N51
<P><A NAME="HD1L69">HD1L69</A> = ( <A HREF="#UC2L1">UC2L1</A> & ( (<A HREF="#HD1L68">HD1L68</A> & !<A HREF="#QC5_av_readdata_pre[8]">QC5_av_readdata_pre[8]</A>) ) ) # ( !<A HREF="#UC2L1">UC2L1</A> & ( <A HREF="#HD1L68">HD1L68</A> ) );


<P> --HD1L70 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~57 at LABCELL_X22_Y7_N30
<P><A NAME="HD1L70">HD1L70</A> = ( <A HREF="#QC3_av_readdata_pre[2]">QC3_av_readdata_pre[2]</A> & ( <A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A> & ( (!<A HREF="#T1_readdata[2]">T1_readdata[2]</A> & (!<A HREF="#QC3L35Q">QC3L35Q</A> & ((!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>) # (!<A HREF="#S1_readdata[2]">S1_readdata[2]</A>)))) ) ) ) # ( !<A HREF="#QC3_av_readdata_pre[2]">QC3_av_readdata_pre[2]</A> & ( <A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A> & ( (!<A HREF="#T1_readdata[2]">T1_readdata[2]</A> & ((!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>) # (!<A HREF="#S1_readdata[2]">S1_readdata[2]</A>))) ) ) ) # ( <A HREF="#QC3_av_readdata_pre[2]">QC3_av_readdata_pre[2]</A> & ( !<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A> & ( (!<A HREF="#QC3L35Q">QC3L35Q</A> & ((!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>) # (!<A HREF="#S1_readdata[2]">S1_readdata[2]</A>))) ) ) ) # ( !<A HREF="#QC3_av_readdata_pre[2]">QC3_av_readdata_pre[2]</A> & ( !<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A> & ( (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>) # (!<A HREF="#S1_readdata[2]">S1_readdata[2]</A>) ) ) );


<P> --HD1L71 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~58 at MLABCELL_X25_Y11_N12
<P><A NAME="HD1L71">HD1L71</A> = ( <A HREF="#QC3_av_readdata_pre[4]">QC3_av_readdata_pre[4]</A> & ( <A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A> & ( (!<A HREF="#QC3L35Q">QC3L35Q</A> & (!<A HREF="#T1_readdata[4]">T1_readdata[4]</A> & ((!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>) # (!<A HREF="#S1_readdata[4]">S1_readdata[4]</A>)))) ) ) ) # ( !<A HREF="#QC3_av_readdata_pre[4]">QC3_av_readdata_pre[4]</A> & ( <A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A> & ( (!<A HREF="#T1_readdata[4]">T1_readdata[4]</A> & ((!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>) # (!<A HREF="#S1_readdata[4]">S1_readdata[4]</A>))) ) ) ) # ( <A HREF="#QC3_av_readdata_pre[4]">QC3_av_readdata_pre[4]</A> & ( !<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A> & ( (!<A HREF="#QC3L35Q">QC3L35Q</A> & ((!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>) # (!<A HREF="#S1_readdata[4]">S1_readdata[4]</A>))) ) ) ) # ( !<A HREF="#QC3_av_readdata_pre[4]">QC3_av_readdata_pre[4]</A> & ( !<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A> & ( (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>) # (!<A HREF="#S1_readdata[4]">S1_readdata[4]</A>) ) ) );


<P> --HD1L72 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~59 at LABCELL_X22_Y7_N39
<P><A NAME="HD1L72">HD1L72</A> = ( <A HREF="#S1_readdata[6]">S1_readdata[6]</A> & ( <A HREF="#QC3L35Q">QC3L35Q</A> & ( (!<A HREF="#QC3_av_readdata_pre[6]">QC3_av_readdata_pre[6]</A> & (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#T1_readdata[6]">T1_readdata[6]</A>) # (!<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A>)))) ) ) ) # ( !<A HREF="#S1_readdata[6]">S1_readdata[6]</A> & ( <A HREF="#QC3L35Q">QC3L35Q</A> & ( (!<A HREF="#QC3_av_readdata_pre[6]">QC3_av_readdata_pre[6]</A> & ((!<A HREF="#T1_readdata[6]">T1_readdata[6]</A>) # (!<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A>))) ) ) ) # ( <A HREF="#S1_readdata[6]">S1_readdata[6]</A> & ( !<A HREF="#QC3L35Q">QC3L35Q</A> & ( (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#T1_readdata[6]">T1_readdata[6]</A>) # (!<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A>))) ) ) ) # ( !<A HREF="#S1_readdata[6]">S1_readdata[6]</A> & ( !<A HREF="#QC3L35Q">QC3L35Q</A> & ( (!<A HREF="#T1_readdata[6]">T1_readdata[6]</A>) # (!<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A>) ) ) );


<P> --HD1L73 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~60 at LABCELL_X22_Y7_N54
<P><A NAME="HD1L73">HD1L73</A> = ( <A HREF="#S1_readdata[5]">S1_readdata[5]</A> & ( <A HREF="#T1_readdata[5]">T1_readdata[5]</A> & ( (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & (!<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A> & ((!<A HREF="#QC3_av_readdata_pre[5]">QC3_av_readdata_pre[5]</A>) # (!<A HREF="#QC3L35Q">QC3L35Q</A>)))) ) ) ) # ( !<A HREF="#S1_readdata[5]">S1_readdata[5]</A> & ( <A HREF="#T1_readdata[5]">T1_readdata[5]</A> & ( (!<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A> & ((!<A HREF="#QC3_av_readdata_pre[5]">QC3_av_readdata_pre[5]</A>) # (!<A HREF="#QC3L35Q">QC3L35Q</A>))) ) ) ) # ( <A HREF="#S1_readdata[5]">S1_readdata[5]</A> & ( !<A HREF="#T1_readdata[5]">T1_readdata[5]</A> & ( (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#QC3_av_readdata_pre[5]">QC3_av_readdata_pre[5]</A>) # (!<A HREF="#QC3L35Q">QC3L35Q</A>))) ) ) ) # ( !<A HREF="#S1_readdata[5]">S1_readdata[5]</A> & ( !<A HREF="#T1_readdata[5]">T1_readdata[5]</A> & ( (!<A HREF="#QC3_av_readdata_pre[5]">QC3_av_readdata_pre[5]</A>) # (!<A HREF="#QC3L35Q">QC3L35Q</A>) ) ) );


<P> --HD1L74 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~61 at LABCELL_X22_Y7_N0
<P><A NAME="HD1L74">HD1L74</A> = ( <A HREF="#QC3_av_readdata_pre[7]">QC3_av_readdata_pre[7]</A> & ( <A HREF="#T1_readdata[7]">T1_readdata[7]</A> & ( (!<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A> & (!<A HREF="#QC3L35Q">QC3L35Q</A> & ((!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>) # (!<A HREF="#S1_readdata[7]">S1_readdata[7]</A>)))) ) ) ) # ( !<A HREF="#QC3_av_readdata_pre[7]">QC3_av_readdata_pre[7]</A> & ( <A HREF="#T1_readdata[7]">T1_readdata[7]</A> & ( (!<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A> & ((!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>) # (!<A HREF="#S1_readdata[7]">S1_readdata[7]</A>))) ) ) ) # ( <A HREF="#QC3_av_readdata_pre[7]">QC3_av_readdata_pre[7]</A> & ( !<A HREF="#T1_readdata[7]">T1_readdata[7]</A> & ( (!<A HREF="#QC3L35Q">QC3L35Q</A> & ((!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>) # (!<A HREF="#S1_readdata[7]">S1_readdata[7]</A>))) ) ) ) # ( !<A HREF="#QC3_av_readdata_pre[7]">QC3_av_readdata_pre[7]</A> & ( !<A HREF="#T1_readdata[7]">T1_readdata[7]</A> & ( (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>) # (!<A HREF="#S1_readdata[7]">S1_readdata[7]</A>) ) ) );


<P> --ZD1L1025 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~17 at MLABCELL_X21_Y9_N9
<P><A NAME="ZD1L1025">ZD1L1025</A> = ( <A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & ( <A HREF="#S1_readdata[13]">S1_readdata[13]</A> ) ) # ( !<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & ( <A HREF="#S1_readdata[13]">S1_readdata[13]</A> & ( ((<A HREF="#QC3_av_readdata_pre[13]">QC3_av_readdata_pre[13]</A> & <A HREF="#QC3L35Q">QC3L35Q</A>)) # (<A HREF="#HD1L36">HD1L36</A>) ) ) ) # ( <A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & ( !<A HREF="#S1_readdata[13]">S1_readdata[13]</A> & ( ((<A HREF="#QC3_av_readdata_pre[13]">QC3_av_readdata_pre[13]</A> & <A HREF="#QC3L35Q">QC3L35Q</A>)) # (<A HREF="#HD1L36">HD1L36</A>) ) ) ) # ( !<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & ( !<A HREF="#S1_readdata[13]">S1_readdata[13]</A> & ( ((<A HREF="#QC3_av_readdata_pre[13]">QC3_av_readdata_pre[13]</A> & <A HREF="#QC3L35Q">QC3L35Q</A>)) # (<A HREF="#HD1L36">HD1L36</A>) ) ) );


<P> --ZD1L1040 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~18 at LABCELL_X29_Y9_N48
<P><A NAME="ZD1L1040">ZD1L1040</A> = ( !<A HREF="#QC3_av_readdata_pre[15]">QC3_av_readdata_pre[15]</A> & ( <A HREF="#QC3L35Q">QC3L35Q</A> & ( (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#QC5_av_readdata_pre[15]">QC5_av_readdata_pre[15]</A>) # ((!<A HREF="#UC2L1">UC2L1</A>)))) # (<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & (!<A HREF="#S1_readdata[15]">S1_readdata[15]</A> & ((!<A HREF="#QC5_av_readdata_pre[15]">QC5_av_readdata_pre[15]</A>) # (!<A HREF="#UC2L1">UC2L1</A>)))) ) ) ) # ( <A HREF="#QC3_av_readdata_pre[15]">QC3_av_readdata_pre[15]</A> & ( !<A HREF="#QC3L35Q">QC3L35Q</A> & ( (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#QC5_av_readdata_pre[15]">QC5_av_readdata_pre[15]</A>) # ((!<A HREF="#UC2L1">UC2L1</A>)))) # (<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & (!<A HREF="#S1_readdata[15]">S1_readdata[15]</A> & ((!<A HREF="#QC5_av_readdata_pre[15]">QC5_av_readdata_pre[15]</A>) # (!<A HREF="#UC2L1">UC2L1</A>)))) ) ) ) # ( !<A HREF="#QC3_av_readdata_pre[15]">QC3_av_readdata_pre[15]</A> & ( !<A HREF="#QC3L35Q">QC3L35Q</A> & ( (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#QC5_av_readdata_pre[15]">QC5_av_readdata_pre[15]</A>) # ((!<A HREF="#UC2L1">UC2L1</A>)))) # (<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & (!<A HREF="#S1_readdata[15]">S1_readdata[15]</A> & ((!<A HREF="#QC5_av_readdata_pre[15]">QC5_av_readdata_pre[15]</A>) # (!<A HREF="#UC2L1">UC2L1</A>)))) ) ) );


<P> --ZD1L1041 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~19 at LABCELL_X27_Y9_N42
<P><A NAME="ZD1L1041">ZD1L1041</A> = ( <A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & ( (<A HREF="#YC1L36">YC1L36</A> & (((<A HREF="#PC9_out_payload[15]">PC9_out_payload[15]</A> & <A HREF="#KD8L15">KD8L15</A>)) # (<A HREF="#YC1_data_reg[15]">YC1_data_reg[15]</A>))) ) ) # ( !<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & ( (<A HREF="#PC9_out_payload[15]">PC9_out_payload[15]</A> & (<A HREF="#KD8L15">KD8L15</A> & <A HREF="#YC1L36">YC1L36</A>)) ) );


<P> --ZD1L1059 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~30 at MLABCELL_X21_Y9_N30
<P><A NAME="ZD1L1059">ZD1L1059</A> = ( <A HREF="#S1_readdata[17]">S1_readdata[17]</A> & ( <A HREF="#QC3_av_readdata_pre[17]">QC3_av_readdata_pre[17]</A> & ( (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & (!<A HREF="#QC3L35Q">QC3L35Q</A> & ((!<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A>) # (!<A HREF="#T1_readdata[17]">T1_readdata[17]</A>)))) ) ) ) # ( !<A HREF="#S1_readdata[17]">S1_readdata[17]</A> & ( <A HREF="#QC3_av_readdata_pre[17]">QC3_av_readdata_pre[17]</A> & ( (!<A HREF="#QC3L35Q">QC3L35Q</A> & ((!<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A>) # (!<A HREF="#T1_readdata[17]">T1_readdata[17]</A>))) ) ) ) # ( <A HREF="#S1_readdata[17]">S1_readdata[17]</A> & ( !<A HREF="#QC3_av_readdata_pre[17]">QC3_av_readdata_pre[17]</A> & ( (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A>) # (!<A HREF="#T1_readdata[17]">T1_readdata[17]</A>))) ) ) ) # ( !<A HREF="#S1_readdata[17]">S1_readdata[17]</A> & ( !<A HREF="#QC3_av_readdata_pre[17]">QC3_av_readdata_pre[17]</A> & ( (!<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A>) # (!<A HREF="#T1_readdata[17]">T1_readdata[17]</A>) ) ) );


<P> --ZD1L1060 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~31 at MLABCELL_X21_Y9_N21
<P><A NAME="ZD1L1060">ZD1L1060</A> = ( !<A HREF="#HD1L36">HD1L36</A> & ( (!<A HREF="#HD1L43">HD1L43</A> & ((!<A HREF="#UC2L1">UC2L1</A>) # ((!<A HREF="#QC5_av_readdata_pre[17]">QC5_av_readdata_pre[17]</A>)))) # (<A HREF="#HD1L43">HD1L43</A> & (!<A HREF="#PC9_out_payload[1]">PC9_out_payload[1]</A> & ((!<A HREF="#UC2L1">UC2L1</A>) # (!<A HREF="#QC5_av_readdata_pre[17]">QC5_av_readdata_pre[17]</A>)))) ) );


<P> --HD1L75 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~62 at MLABCELL_X21_Y10_N21
<P><A NAME="HD1L75">HD1L75</A> = ( <A HREF="#QC5_av_readdata_pre[25]">QC5_av_readdata_pre[25]</A> & ( ((<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & <A HREF="#S1_readdata[25]">S1_readdata[25]</A>)) # (<A HREF="#UC2L1">UC2L1</A>) ) ) # ( !<A HREF="#QC5_av_readdata_pre[25]">QC5_av_readdata_pre[25]</A> & ( (<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & <A HREF="#S1_readdata[25]">S1_readdata[25]</A>) ) );


<P> --HD1L76 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~63 at MLABCELL_X21_Y10_N54
<P><A NAME="HD1L76">HD1L76</A> = ( <A HREF="#QC5_av_readdata_pre[26]">QC5_av_readdata_pre[26]</A> & ( ((<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & <A HREF="#S1_readdata[26]">S1_readdata[26]</A>)) # (<A HREF="#UC2L1">UC2L1</A>) ) ) # ( !<A HREF="#QC5_av_readdata_pre[26]">QC5_av_readdata_pre[26]</A> & ( (<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & <A HREF="#S1_readdata[26]">S1_readdata[26]</A>) ) );


<P> --HD1L77 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~64 at MLABCELL_X21_Y10_N57
<P><A NAME="HD1L77">HD1L77</A> = (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & (<A HREF="#UC2L1">UC2L1</A> & (<A HREF="#QC5_av_readdata_pre[24]">QC5_av_readdata_pre[24]</A>))) # (<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & (((<A HREF="#UC2L1">UC2L1</A> & <A HREF="#QC5_av_readdata_pre[24]">QC5_av_readdata_pre[24]</A>)) # (<A HREF="#S1_readdata[24]">S1_readdata[24]</A>)));


<P> --HD1L78 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~65 at LABCELL_X22_Y8_N42
<P><A NAME="HD1L78">HD1L78</A> = ( !<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A> & ( <A HREF="#T1_readdata[1]">T1_readdata[1]</A> & ( (!<A HREF="#S1_readdata[1]">S1_readdata[1]</A> & (((!<A HREF="#QC3_av_readdata_pre[1]">QC3_av_readdata_pre[1]</A>) # (!<A HREF="#QC3L35Q">QC3L35Q</A>)))) # (<A HREF="#S1_readdata[1]">S1_readdata[1]</A> & (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#QC3_av_readdata_pre[1]">QC3_av_readdata_pre[1]</A>) # (!<A HREF="#QC3L35Q">QC3L35Q</A>)))) ) ) ) # ( <A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A> & ( !<A HREF="#T1_readdata[1]">T1_readdata[1]</A> & ( (!<A HREF="#S1_readdata[1]">S1_readdata[1]</A> & (((!<A HREF="#QC3_av_readdata_pre[1]">QC3_av_readdata_pre[1]</A>) # (!<A HREF="#QC3L35Q">QC3L35Q</A>)))) # (<A HREF="#S1_readdata[1]">S1_readdata[1]</A> & (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#QC3_av_readdata_pre[1]">QC3_av_readdata_pre[1]</A>) # (!<A HREF="#QC3L35Q">QC3L35Q</A>)))) ) ) ) # ( !<A HREF="#QC2_read_latency_shift_reg[0]">QC2_read_latency_shift_reg[0]</A> & ( !<A HREF="#T1_readdata[1]">T1_readdata[1]</A> & ( (!<A HREF="#S1_readdata[1]">S1_readdata[1]</A> & (((!<A HREF="#QC3_av_readdata_pre[1]">QC3_av_readdata_pre[1]</A>) # (!<A HREF="#QC3L35Q">QC3L35Q</A>)))) # (<A HREF="#S1_readdata[1]">S1_readdata[1]</A> & (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#QC3_av_readdata_pre[1]">QC3_av_readdata_pre[1]</A>) # (!<A HREF="#QC3L35Q">QC3L35Q</A>)))) ) ) );


<P> --HD1L79 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~66 at MLABCELL_X21_Y10_N39
<P><A NAME="HD1L79">HD1L79</A> = ( <A HREF="#QC5_av_readdata_pre[29]">QC5_av_readdata_pre[29]</A> & ( ((<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & <A HREF="#S1_readdata[29]">S1_readdata[29]</A>)) # (<A HREF="#UC2L1">UC2L1</A>) ) ) # ( !<A HREF="#QC5_av_readdata_pre[29]">QC5_av_readdata_pre[29]</A> & ( (<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & <A HREF="#S1_readdata[29]">S1_readdata[29]</A>) ) );


<P> --HD1L80 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~67 at MLABCELL_X21_Y10_N18
<P><A NAME="HD1L80">HD1L80</A> = (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & (<A HREF="#UC2L1">UC2L1</A> & (<A HREF="#QC5_av_readdata_pre[30]">QC5_av_readdata_pre[30]</A>))) # (<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & (((<A HREF="#UC2L1">UC2L1</A> & <A HREF="#QC5_av_readdata_pre[30]">QC5_av_readdata_pre[30]</A>)) # (<A HREF="#S1_readdata[30]">S1_readdata[30]</A>)));


<P> --X1L120 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector36~4 at MLABCELL_X28_Y4_N48
<P><A NAME="X1L120">X1L120</A> = ( <A HREF="#X1_m_state.100000000">X1_m_state.100000000</A> & ( !<A HREF="#X1_refresh_request">X1_refresh_request</A> ) );


<P> --FF1L4 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|decode_5la:decode3|eq_node[1]~0 at LABCELL_X24_Y13_N18
<P><A NAME="FF1L4">FF1L4</A> = ( <A HREF="#ZD1_W_alu_result[15]">ZD1_W_alu_result[15]</A> & ( <A HREF="#ZD1_F_pc[13]">ZD1_F_pc[13]</A> & ( (!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A>) ) ) ) # ( !<A HREF="#ZD1_W_alu_result[15]">ZD1_W_alu_result[15]</A> & ( <A HREF="#ZD1_F_pc[13]">ZD1_F_pc[13]</A> & ( (<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & <A HREF="#WC2L21">WC2L21</A>) ) ) ) # ( <A HREF="#ZD1_W_alu_result[15]">ZD1_W_alu_result[15]</A> & ( !<A HREF="#ZD1_F_pc[13]">ZD1_F_pc[13]</A> & ( (!<A HREF="#ND2_top_priority_reg[0]">ND2_top_priority_reg[0]</A>) # ((<A HREF="#ND2_top_priority_reg[1]">ND2_top_priority_reg[1]</A> & !<A HREF="#WC2L21">WC2L21</A>)) ) ) );


<P> --ZD1L998 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~20 at LABCELL_X24_Y10_N42
<P><A NAME="ZD1L998">ZD1L998</A> = ( <A HREF="#S1_readdata[9]">S1_readdata[9]</A> & ( <A HREF="#QC3L35Q">QC3L35Q</A> & ( ((<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>) # (<A HREF="#HD1L36">HD1L36</A>)) # (<A HREF="#QC3_av_readdata_pre[9]">QC3_av_readdata_pre[9]</A>) ) ) ) # ( !<A HREF="#S1_readdata[9]">S1_readdata[9]</A> & ( <A HREF="#QC3L35Q">QC3L35Q</A> & ( (<A HREF="#HD1L36">HD1L36</A>) # (<A HREF="#QC3_av_readdata_pre[9]">QC3_av_readdata_pre[9]</A>) ) ) ) # ( <A HREF="#S1_readdata[9]">S1_readdata[9]</A> & ( !<A HREF="#QC3L35Q">QC3L35Q</A> & ( (<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>) # (<A HREF="#HD1L36">HD1L36</A>) ) ) ) # ( !<A HREF="#S1_readdata[9]">S1_readdata[9]</A> & ( !<A HREF="#QC3L35Q">QC3L35Q</A> & ( <A HREF="#HD1L36">HD1L36</A> ) ) );


<P> --ZD1L1005 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~21 at LABCELL_X24_Y10_N15
<P><A NAME="ZD1L1005">ZD1L1005</A> = ( <A HREF="#HD1L36">HD1L36</A> ) # ( !<A HREF="#HD1L36">HD1L36</A> & ( (!<A HREF="#QC3L35Q">QC3L35Q</A> & (<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & (<A HREF="#S1_readdata[10]">S1_readdata[10]</A>))) # (<A HREF="#QC3L35Q">QC3L35Q</A> & (((<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & <A HREF="#S1_readdata[10]">S1_readdata[10]</A>)) # (<A HREF="#QC3_av_readdata_pre[10]">QC3_av_readdata_pre[10]</A>))) ) );


<P> --ZD1L1013 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~22 at LABCELL_X27_Y9_N6
<P><A NAME="ZD1L1013">ZD1L1013</A> = ( <A HREF="#QC5_av_readdata_pre[11]">QC5_av_readdata_pre[11]</A> & ( <A HREF="#YC1_data_reg[11]">YC1_data_reg[11]</A> & ( (!<A HREF="#UC2L1">UC2L1</A> & (!<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & ((!<A HREF="#S1_readdata[11]">S1_readdata[11]</A>) # (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>)))) ) ) ) # ( !<A HREF="#QC5_av_readdata_pre[11]">QC5_av_readdata_pre[11]</A> & ( <A HREF="#YC1_data_reg[11]">YC1_data_reg[11]</A> & ( (!<A HREF="#PC8_mem[0][52]">PC8_mem[0][52]</A> & ((!<A HREF="#S1_readdata[11]">S1_readdata[11]</A>) # (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>))) ) ) ) # ( <A HREF="#QC5_av_readdata_pre[11]">QC5_av_readdata_pre[11]</A> & ( !<A HREF="#YC1_data_reg[11]">YC1_data_reg[11]</A> & ( (!<A HREF="#UC2L1">UC2L1</A> & ((!<A HREF="#S1_readdata[11]">S1_readdata[11]</A>) # (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>))) ) ) ) # ( !<A HREF="#QC5_av_readdata_pre[11]">QC5_av_readdata_pre[11]</A> & ( !<A HREF="#YC1_data_reg[11]">YC1_data_reg[11]</A> & ( (!<A HREF="#S1_readdata[11]">S1_readdata[11]</A>) # (!<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A>) ) ) );


<P> --ZD1L1014 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~23 at LABCELL_X27_Y9_N0
<P><A NAME="ZD1L1014">ZD1L1014</A> = ( <A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & ( ((<A HREF="#UC2L1">UC2L1</A> & <A HREF="#QC5_av_readdata_pre[11]">QC5_av_readdata_pre[11]</A>)) # (<A HREF="#S1_readdata[11]">S1_readdata[11]</A>) ) ) # ( !<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & ( (<A HREF="#UC2L1">UC2L1</A> & <A HREF="#QC5_av_readdata_pre[11]">QC5_av_readdata_pre[11]</A>) ) );


<P> --ZD1L1015 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~24 at LABCELL_X27_Y9_N30
<P><A NAME="ZD1L1015">ZD1L1015</A> = ( <A HREF="#ZD1L1013">ZD1L1013</A> & ( (<A HREF="#KD8L15">KD8L15</A> & (<A HREF="#YC1L36">YC1L36</A> & <A HREF="#PC9_out_payload[11]">PC9_out_payload[11]</A>)) ) ) # ( !<A HREF="#ZD1L1013">ZD1L1013</A> & ( <A HREF="#YC1L36">YC1L36</A> ) );


<P> --ZD1L1018 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~25 at LABCELL_X24_Y10_N0
<P><A NAME="ZD1L1018">ZD1L1018</A> = ( <A HREF="#QC3_av_readdata_pre[12]">QC3_av_readdata_pre[12]</A> & ( <A HREF="#HD1L36">HD1L36</A> ) ) # ( !<A HREF="#QC3_av_readdata_pre[12]">QC3_av_readdata_pre[12]</A> & ( <A HREF="#HD1L36">HD1L36</A> ) ) # ( <A HREF="#QC3_av_readdata_pre[12]">QC3_av_readdata_pre[12]</A> & ( !<A HREF="#HD1L36">HD1L36</A> & ( ((<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & <A HREF="#S1_readdata[12]">S1_readdata[12]</A>)) # (<A HREF="#QC3L35Q">QC3L35Q</A>) ) ) ) # ( !<A HREF="#QC3_av_readdata_pre[12]">QC3_av_readdata_pre[12]</A> & ( !<A HREF="#HD1L36">HD1L36</A> & ( (<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & <A HREF="#S1_readdata[12]">S1_readdata[12]</A>) ) ) );


<P> --ZD1L1033 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~26 at LABCELL_X24_Y10_N12
<P><A NAME="ZD1L1033">ZD1L1033</A> = ( <A HREF="#HD1L36">HD1L36</A> ) # ( !<A HREF="#HD1L36">HD1L36</A> & ( (!<A HREF="#QC3L35Q">QC3L35Q</A> & (<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & (<A HREF="#S1_readdata[14]">S1_readdata[14]</A>))) # (<A HREF="#QC3L35Q">QC3L35Q</A> & (((<A HREF="#QC1_read_latency_shift_reg[0]">QC1_read_latency_shift_reg[0]</A> & <A HREF="#S1_readdata[14]">S1_readdata[14]</A>)) # (<A HREF="#QC3_av_readdata_pre[14]">QC3_av_readdata_pre[14]</A>))) ) );


<P> --WB1L11 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[11]~0 at LABCELL_X19_Y6_N54
<P><A NAME="WB1L11">WB1L11</A> = ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ((!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>) # (<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>)))) # (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A> & (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> $ (!<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A>)))) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> $ (((!<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A>) # (!<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>))))) # (<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & ((!<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ((!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A>) # (<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>))) # (<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ((!<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>))))) ) ) ) # ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (!<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A> & (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> $ (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> $ (!<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A>)))) # (<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A> & (((!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & <A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A>)))) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (!<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & (<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)) # (<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> $ (!<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>)))) ) ) );


<P> --WB1L12 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[12]~1 at LABCELL_X19_Y6_N48
<P><A NAME="WB1L12">WB1L12</A> = ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (!<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A> & ((!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>) # (!<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A>))) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & (((!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & <A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>)) # (<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A>))) # (<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> $ (!<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> $ (<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>)))) ) ) ) # ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & ((!<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ((<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>))) # (<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A>)))) # (<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & ((!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A>) # ((!<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>)))) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> $ (((!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & <A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>))))) ) ) );


<P> --WB1L13 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[13]~2 at LABCELL_X19_Y6_N30
<P><A NAME="WB1L13">WB1L13</A> = ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( !<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> $ (((!<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A> & ((!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>) # (!<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A>))))) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & ((!<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>)))) # (<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & (((!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & !<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>)) # (<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A>))) ) ) ) # ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (!<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ((!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>) # ((!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & !<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>)))) # (<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & (((!<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>)))) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A> & ((!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>) # (!<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A>)))) ) ) );


<P> --WB1L14 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[14]~3 at LABCELL_X18_Y7_N36
<P><A NAME="WB1L14">WB1L14</A> = ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1L41Q">VB1L41Q</A> & (<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ((!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A>) # (<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)))) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (<A HREF="#VB1L41Q">VB1L41Q</A> & ((!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A>) # (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> $ (<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)))) ) ) ) # ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> $ (!<A HREF="#VB1L41Q">VB1L41Q</A>)))) # (<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1L41Q">VB1L41Q</A>))) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (<A HREF="#VB1L41Q">VB1L41Q</A>)) # (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & ((!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A>) # ((<A HREF="#VB1L41Q">VB1L41Q</A> & !<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)))) ) ) );


<P> --ZB1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~3 at LABCELL_X19_Y6_N24
<P><A NAME="ZB1L4">ZB1L4</A> = ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( !<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> $ (!<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A> & ((!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A>) # ((!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & !<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A>)))) ) ) ) # ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A> & ((<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A>) # (<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)))) # (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A> $ (((!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & !<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A>))))) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A> & ((!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>) # ((!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A>) # (!<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A>)))) ) ) );


<P> --WB1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[2]~4 at LABCELL_X18_Y7_N54
<P><A NAME="WB1L4">WB1L4</A> = ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1L41Q">VB1L41Q</A> & (<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> $ (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A>)))) # (<A HREF="#VB1L41Q">VB1L41Q</A> & (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> $ (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)))) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1L41Q">VB1L41Q</A> & (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A>))) # (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & (!<A HREF="#VB1L41Q">VB1L41Q</A> $ (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A>)))) ) ) ) # ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1L41Q">VB1L41Q</A> & (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> $ (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)))) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & ((!<A HREF="#VB1L41Q">VB1L41Q</A> & ((!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A>) # (<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>))) # (<A HREF="#VB1L41Q">VB1L41Q</A> & ((!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>))))) ) ) );


<P> --WB1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[3]~5 at LABCELL_X18_Y7_N12
<P><A NAME="WB1L5">WB1L5</A> = ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1L41Q">VB1L41Q</A> & (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> $ (<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)))) # (<A HREF="#VB1L41Q">VB1L41Q</A> & (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> $ (<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)))) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (<A HREF="#VB1L41Q">VB1L41Q</A> & (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & !<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>))) # (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & (!<A HREF="#VB1L41Q">VB1L41Q</A> $ (<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)))) ) ) ) # ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (((!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & <A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)) # (<A HREF="#VB1L41Q">VB1L41Q</A>))) # (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & (!<A HREF="#VB1L41Q">VB1L41Q</A> $ (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A>)))) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ((!<A HREF="#VB1L41Q">VB1L41Q</A>) # ((<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & !<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)))) ) ) );


<P> --WB1L10 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[8]~6 at LABCELL_X18_Y7_N42
<P><A NAME="WB1L10">WB1L10</A> = ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1L41Q">VB1L41Q</A> & (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> $ (((!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A>) # (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>))))) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1L41Q">VB1L41Q</A> & (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & <A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>))) # (<A HREF="#VB1L41Q">VB1L41Q</A> & ((!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> $ (<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)))) ) ) ) # ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1L41Q">VB1L41Q</A> & !<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & ((!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1L41Q">VB1L41Q</A> & <A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A>)) # (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (<A HREF="#VB1L41Q">VB1L41Q</A> & !<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A>)))) ) ) );


<P> --WB1L8 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[6]~7 at LABCELL_X18_Y7_N48
<P><A NAME="WB1L8">WB1L8</A> = ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & (!<A HREF="#VB1L41Q">VB1L41Q</A> $ (((!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & <A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>))))) # (<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> $ (!<A HREF="#VB1L41Q">VB1L41Q</A>)))) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1L41Q">VB1L41Q</A> & (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A>))) # (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & ((!<A HREF="#VB1L41Q">VB1L41Q</A> & (<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & !<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)) # (<A HREF="#VB1L41Q">VB1L41Q</A> & (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> $ (<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>))))) ) ) ) # ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & ((!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ((<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>))) # (<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & (<A HREF="#VB1L41Q">VB1L41Q</A> & !<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)))) # (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1L41Q">VB1L41Q</A> & ((!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)))) ) ) );


<P> --WB1L9 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[7]~8 at LABCELL_X18_Y7_N18
<P><A NAME="WB1L9">WB1L9</A> = ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1L41Q">VB1L41Q</A> $ (((<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>) # (<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A>))))) # (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1L41Q">VB1L41Q</A> & ((!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)))) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1L41Q">VB1L41Q</A> & ((!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & ((!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A>) # (<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>))) # (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> $ (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>))))) ) ) ) # ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1L41Q">VB1L41Q</A> & (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & ((!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A>) # (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)))) # (<A HREF="#VB1L41Q">VB1L41Q</A> & (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & ((!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A>) # (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A>)))) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1L41Q">VB1L41Q</A> & (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & <A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>))) # (<A HREF="#VB1L41Q">VB1L41Q</A> & (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> $ (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)))) ) ) );


<P> --WB1L7 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[5]~9 at LABCELL_X18_Y7_N24
<P><A NAME="WB1L7">WB1L7</A> = ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & (!<A HREF="#VB1L41Q">VB1L41Q</A> & (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> $ (<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A>)))) # (<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & ((<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A>)))) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1L41Q">VB1L41Q</A> & (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A>))) # (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & (!<A HREF="#VB1L41Q">VB1L41Q</A> $ (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A>)))) ) ) ) # ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ((!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A>)) # (<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & ((!<A HREF="#VB1L41Q">VB1L41Q</A>))))) # (<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ((!<A HREF="#VB1L41Q">VB1L41Q</A> & ((!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>))) # (<A HREF="#VB1L41Q">VB1L41Q</A> & (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & <A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)))) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> $ (((<A HREF="#VB1L41Q">VB1L41Q</A> & <A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>))))) # (<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> $ (<A HREF="#VB1L41Q">VB1L41Q</A>)))) ) ) );


<P> --WB1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[4]~10 at LABCELL_X18_Y7_N30
<P><A NAME="WB1L6">WB1L6</A> = ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1L41Q">VB1L41Q</A> & (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> $ (<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)))) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1L41Q">VB1L41Q</A> & (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> $ (((<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & !<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>))))) # (<A HREF="#VB1L41Q">VB1L41Q</A> & (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & <A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>))) ) ) ) # ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ((!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (<A HREF="#VB1L41Q">VB1L41Q</A> & !<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)) # (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1L41Q">VB1L41Q</A> & <A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)))) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1L41Q">VB1L41Q</A> & ((!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A>) # (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)))) # (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (((<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & !<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)))) ) ) );


<P> --WB1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[1]~11 at LABCELL_X18_Y7_N0
<P><A NAME="WB1L3">WB1L3</A> = ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (((<A HREF="#VB1L41Q">VB1L41Q</A> & <A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)) # (<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A>))) # (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1L41Q">VB1L41Q</A> & (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & !<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>))) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (!<A HREF="#VB1L41Q">VB1L41Q</A> $ (((<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & !<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>))))) # (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & ((!<A HREF="#VB1L41Q">VB1L41Q</A> & (<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & !<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)) # (<A HREF="#VB1L41Q">VB1L41Q</A> & (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & <A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)))) ) ) ) # ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (<A HREF="#VB1L41Q">VB1L41Q</A> & (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> $ (!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)))) # (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & (((!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & !<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)))) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A> & ( (!<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & (<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> $ (!<A HREF="#VB1L41Q">VB1L41Q</A>)))) # (<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & (!<A HREF="#VB1L41Q">VB1L41Q</A> & (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> $ (<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A>)))) ) ) );


<P> --ZB1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~4 at LABCELL_X19_Y6_N36
<P><A NAME="ZB1L5">ZB1L5</A> = ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A>) # (!<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( <A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>) # (<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A>) ) ) ) # ( <A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( (!<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A>) # ((!<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>) # ((!<A HREF="#VB1_rom_address[0]">VB1_rom_address[0]</A> & !<A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A>))) ) ) ) # ( !<A HREF="#VB1_rom_address[4]">VB1_rom_address[4]</A> & ( !<A HREF="#VB1_rom_address[2]">VB1_rom_address[2]</A> & ( ((<A HREF="#VB1_rom_address[3]">VB1_rom_address[3]</A> & <A HREF="#VB1_rom_address[1]">VB1_rom_address[1]</A>)) # (<A HREF="#VB1_rom_address[5]">VB1_rom_address[5]</A>) ) ) );


<P> --ZD1L263 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3 at MLABCELL_X34_Y9_N48
<P><A NAME="ZD1L263">ZD1L263</A> = ( <A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & ( <A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & ( (!<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & (!<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & <A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A>)) ) ) ) # ( <A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & ( !<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & ( (!<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & (!<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & <A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A>)) ) ) );


<P> --ZD1L255 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1 at MLABCELL_X34_Y10_N33
<P><A NAME="ZD1L255">ZD1L255</A> = ( <A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( <A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & ( (<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & (<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & (<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & !<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A>))) ) ) ) # ( <A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( !<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & ( (<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & (<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & !<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A>)) ) ) ) # ( !<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( !<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & ( (<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & (<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & ((!<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A>) # (<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A>)))) ) ) );


<P> --ZD1L245 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0 at LABCELL_X31_Y11_N21
<P><A NAME="ZD1L245">ZD1L245</A> = ( !<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & ( (<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & (!<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & (!<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> $ (<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A>)))) ) );


<P> --ZD1L246 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1 at LABCELL_X31_Y11_N6
<P><A NAME="ZD1L246">ZD1L246</A> = ( !<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & ( !<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & ( (!<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & (!<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> $ ((!<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A>)))) # (<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & (<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & (<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & <A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A>))) ) ) );


<P> --ZD1L351 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~1 at LABCELL_X31_Y11_N18
<P><A NAME="ZD1L351">ZD1L351</A> = ( <A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & ( (<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & (!<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & (<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & !<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A>))) ) ) # ( !<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & ( (<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & (<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & !<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A>)) ) );


<P> --ZD1L284 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2 at LABCELL_X36_Y12_N36
<P><A NAME="ZD1L284">ZD1L284</A> = ( <A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( (!<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & (<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & (!<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> $ (!<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A>)))) ) );


<P> --ZD1L285 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3 at MLABCELL_X34_Y10_N30
<P><A NAME="ZD1L285">ZD1L285</A> = ( <A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & ( <A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( (<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & (<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & (!<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & <A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A>))) ) ) ) # ( <A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & ( !<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( (<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & (<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & !<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A>)) ) ) ) # ( !<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & ( !<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( (<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & (<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & ((!<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A>) # (<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A>)))) ) ) );


<P> --ZD1L264 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4 at LABCELL_X33_Y10_N54
<P><A NAME="ZD1L264">ZD1L264</A> = ( <A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & ( <A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & ( (<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & (!<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & (<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & <A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A>))) ) ) ) # ( !<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & ( <A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & ( (!<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & (<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & (<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & <A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A>))) # (<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & (((!<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & !<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A>)))) ) ) ) # ( <A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & ( !<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & ( (!<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & (<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & (!<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & !<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A>))) ) ) );


<P> --ZD1L265 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5 at LABCELL_X33_Y11_N6
<P><A NAME="ZD1L265">ZD1L265</A> = ( <A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & ( !<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & ( (!<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & (!<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & ((<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A>) # (<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A>)))) ) ) ) # ( !<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & ( !<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & ( (!<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & (<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & ((<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A>) # (<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A>)))) ) ) );


<P> --ZD1L266 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~6 at LABCELL_X33_Y11_N12
<P><A NAME="ZD1L266">ZD1L266</A> = ( <A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & ( <A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & ( (<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & (<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & <A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A>)) ) ) ) # ( <A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & ( !<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & ( (<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & ((!<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & ((<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A>) # (<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A>))) # (<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & (<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & <A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A>)))) ) ) );


<P> --ZD1L267 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~7 at MLABCELL_X34_Y9_N6
<P><A NAME="ZD1L267">ZD1L267</A> = ( <A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & ( <A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & ( (!<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ((!<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & (<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & !<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A>)) # (<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & ((!<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A>) # (<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A>))))) # (<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & (<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A>)) ) ) ) # ( !<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & ( <A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & ( (!<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & ((!<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & (!<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & <A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A>)) # (<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & ((!<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A>))))) # (<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & (<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & ((!<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A>) # (!<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A>)))) ) ) ) # ( <A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & ( !<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & ( (<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & ((!<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & (!<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & !<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A>)) # (<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ((<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A>))))) ) ) ) # ( !<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & ( !<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & ( (!<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & (!<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> $ (((<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A>) # (<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A>))))) # (<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & (<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & (!<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> $ (!<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A>)))) ) ) );


<P> --ZD1L268 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~8 at MLABCELL_X34_Y9_N18
<P><A NAME="ZD1L268">ZD1L268</A> = ( !<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & ( <A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & ( (!<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & (((!<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & <A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A>)) # (<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A>))) ) ) ) # ( !<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & ( !<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & ( (<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & (!<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & (<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & <A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A>))) ) ) );


<P> --ZD1L269 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~9 at MLABCELL_X34_Y9_N36
<P><A NAME="ZD1L269">ZD1L269</A> = ( <A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & ( <A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & ( (!<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & ((!<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & (<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & !<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A>)) # (<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & (!<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & <A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A>)))) ) ) ) # ( !<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & ( <A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & ( (!<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & (!<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & (<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & !<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A>))) ) ) ) # ( <A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & ( !<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & ( (!<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & (!<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & (<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & !<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A>))) ) ) ) # ( !<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & ( !<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & ( (!<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & (!<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & (!<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> $ (<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A>)))) ) ) );


<P> --ZD1L270 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~10 at MLABCELL_X34_Y10_N18
<P><A NAME="ZD1L270">ZD1L270</A> = ( <A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & ( <A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & ( (!<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & (((<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & !<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A>)))) # (<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & (!<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ((!<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A>) # (<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A>)))) ) ) ) # ( !<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & ( <A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & ( (<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & (<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & (<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & <A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A>))) ) ) );


<P> --ZD1L273 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0 at LABCELL_X31_Y9_N42
<P><A NAME="ZD1L273">ZD1L273</A> = ( <A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & ( (<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & (<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & ((!<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A>) # (!<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A>)))) ) ) # ( !<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & ( (<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & (!<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & <A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A>)) ) );


<P> --ZD1L241 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0 at LABCELL_X33_Y11_N0
<P><A NAME="ZD1L241">ZD1L241</A> = ( <A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & ( <A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & ( (<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & (!<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & (!<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> $ (!<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A>)))) ) ) ) # ( !<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & ( <A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & ( (<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & !<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A>) ) ) ) # ( <A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & ( !<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & ( (!<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & (!<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & (<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & !<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A>))) ) ) ) # ( !<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & ( !<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & ( (!<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & (!<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & ((<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A>) # (<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A>)))) ) ) );


<P> --ZD1L242 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1 at LABCELL_X33_Y11_N18
<P><A NAME="ZD1L242">ZD1L242</A> = ( !<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & ( <A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & ( (!<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & (!<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> $ (<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A>))) ) ) ) # ( <A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & ( !<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & ( (!<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & (<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & (!<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> $ (<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A>)))) ) ) ) # ( !<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & ( !<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & ( (!<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & ((!<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & (!<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & <A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A>)) # (<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & (<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A>)))) ) ) );


<P> --ZD1L243 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~2 at MLABCELL_X34_Y11_N9
<P><A NAME="ZD1L243">ZD1L243</A> = ( <A HREF="#ZD1L241">ZD1L241</A> & ( (<A HREF="#ZD1L244">ZD1L244</A>) # (<A HREF="#ZD1L242">ZD1L242</A>) ) ) # ( !<A HREF="#ZD1L241">ZD1L241</A> & ( (<A HREF="#ZD1L242">ZD1L242</A> & !<A HREF="#ZD1L244">ZD1L244</A>) ) );


<P> --ZD1L247 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2 at LABCELL_X31_Y11_N54
<P><A NAME="ZD1L247">ZD1L247</A> = ( <A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A> & ( (!<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & (!<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A> & (!<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> $ (<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A>)))) ) );


<P> --ZD1L244 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~3 at MLABCELL_X34_Y10_N0
<P><A NAME="ZD1L244">ZD1L244</A> = ( <A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & ( <A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( (!<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & (!<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & (!<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & !<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A>))) ) ) ) # ( !<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & ( <A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( (!<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & (!<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & !<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A>)) ) ) ) # ( !<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & ( !<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( (!<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & (<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & (!<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & !<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A>))) ) ) );


<P> --ZD1L275 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1 at LABCELL_X33_Y11_N42
<P><A NAME="ZD1L275">ZD1L275</A> = ( <A HREF="#ZD1L274">ZD1L274</A> & ( <A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> ) ) # ( <A HREF="#ZD1L274">ZD1L274</A> & ( !<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> ) ) # ( !<A HREF="#ZD1L274">ZD1L274</A> & ( !<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & ( (<A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & (!<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & ((<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A>) # (<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A>)))) ) ) );


<P> --ZD1L276 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2 at MLABCELL_X34_Y11_N54
<P><A NAME="ZD1L276">ZD1L276</A> = ( !<A HREF="#ZD1_D_iw[5]">ZD1_D_iw[5]</A> & ( <A HREF="#ZD1_D_iw[2]">ZD1_D_iw[2]</A> & ( (!<A HREF="#ZD1_D_iw[0]">ZD1_D_iw[0]</A> & (!<A HREF="#ZD1_D_iw[1]">ZD1_D_iw[1]</A> & ((<A HREF="#ZD1_D_iw[3]">ZD1_D_iw[3]</A>) # (<A HREF="#ZD1_D_iw[4]">ZD1_D_iw[4]</A>)))) ) ) );


<P> --ZD1L289 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0 at MLABCELL_X34_Y9_N42
<P><A NAME="ZD1L289">ZD1L289</A> = ( <A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( <A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & ( (!<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & (<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & ((!<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A>) # (<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A>)))) ) ) ) # ( !<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( <A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & ( (!<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & (<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & !<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A>)) ) ) ) # ( <A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( !<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & ( (!<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & (<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & <A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A>)) ) ) ) # ( !<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & ( !<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & ( (!<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & (<A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> & !<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A>)) ) ) );


<P> --ZD1L290 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1 at MLABCELL_X34_Y9_N54
<P><A NAME="ZD1L290">ZD1L290</A> = ( <A HREF="#ZD1L289">ZD1L289</A> & ( <A HREF="#ZD1L614">ZD1L614</A> ) );


<P> --ZD1L291 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~2 at LABCELL_X31_Y11_N42
<P><A NAME="ZD1L291">ZD1L291</A> = ( !<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & ( <A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & ( (<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & (!<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & <A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A>)) ) ) ) # ( !<A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A> & ( !<A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> & ( (<A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A> & (!<A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> & (!<A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A> & <A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A>))) ) ) );


<P> --A1L41 is count[0]~1 at LABCELL_X11_Y9_N0
<P><A NAME="A1L41">A1L41</A> = !<A HREF="#count[0]">count[0]</A>;


<P> --CB1L12 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0 at LABCELL_X10_Y6_N42
<P><A NAME="CB1L12">CB1L12</A> = ( !<A HREF="#CB1_altera_reset_synchronizer_int_chain[3]">CB1_altera_reset_synchronizer_int_chain[3]</A> );


<P> --X1L397 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]~9 at MLABCELL_X28_Y6_N45
<P><A NAME="X1L397">X1L397</A> = ( !<A HREF="#X1L2">X1L2</A> );


<P> --X1L399 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]~12 at LABCELL_X27_Y6_N24
<P><A NAME="X1L399">X1L399</A> = ( !<A HREF="#X1L30">X1L30</A> );


<P> --BC1L62 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 at MLABCELL_X3_Y4_N0
<P><A NAME="BC1L62">BC1L62</A> = AMPP_FUNCTION(!<A HREF="#V1_t_dav">V1_t_dav</A>);


<P> --PC9L42 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]~0 at MLABCELL_X25_Y4_N24
<P><A NAME="PC9L42">PC9L42</A> = !<A HREF="#PC9_wr_ptr[0]">PC9_wr_ptr[0]</A>;


<P> --GE1L8 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~0 at LABCELL_X19_Y8_N48
<P><A NAME="GE1L8">GE1L8</A> = ( !<A HREF="#CE1L101Q">CE1L101Q</A> );


<P> --GE1L6 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~1 at LABCELL_X22_Y8_N21
<P><A NAME="GE1L6">GE1L6</A> = ( !<A HREF="#CE1_writedata[0]">CE1_writedata[0]</A> );


<P> --QC3L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 at LABCELL_X18_Y8_N18
<P><A NAME="QC3L23">QC3L23</A> = !<A HREF="#JC1_b_full">JC1_b_full</A>;


<P> --BC1L42 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0 at LABCELL_X4_Y3_N9
<P><A NAME="BC1L42">BC1L42</A> = AMPP_FUNCTION(!<A HREF="#BC1_read">BC1_read</A>);


<P> --BC1L117 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0 at MLABCELL_X6_Y3_N48
<P><A NAME="BC1L117">BC1L117</A> = AMPP_FUNCTION(!<A HREF="#BC1_write">BC1_write</A>);


<P> --HF2L4 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 at LABCELL_X10_Y6_N24
<P><A NAME="HF2L4">HF2L4</A> = GND;


<P> --A1L360 is ~GND at LABCELL_X22_Y7_N18
<P><A NAME="A1L360">A1L360</A> = GND;


<P> --BC1L18 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell at LABCELL_X2_Y4_N54
<P><A NAME="BC1L18">BC1L18</A> = AMPP_FUNCTION(!<A HREF="#BC1_count[9]">BC1_count[9]</A>);


<P> --ZD1L437 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell at LABCELL_X37_Y12_N24
<P><A NAME="ZD1L437">ZD1L437</A> = !<A HREF="#ZD1_E_shift_rot_cnt[0]">ZD1_E_shift_rot_cnt[0]</A>;


<P> --SE1L3 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell at LABCELL_X7_Y6_N12
<P><A NAME="SE1L3">SE1L3</A> = !<A HREF="#SE1L2">SE1L2</A>;


<P> --A1L7 is altera_internal_jtag~TDO at JTAG_X0_Y2_N3
<P><A NAME="A1L7">A1L7</A> = EQUATION NOT SUPPORTED;

<P> --A1L8 is altera_internal_jtag~TMSUTAP at JTAG_X0_Y2_N3
<P><A NAME="A1L8">A1L8</A> = EQUATION NOT SUPPORTED;

<P> --A1L5 is altera_internal_jtag~TCKUTAP at JTAG_X0_Y2_N3
<P><A NAME="A1L5">A1L5</A> = EQUATION NOT SUPPORTED;

<P> --A1L6 is altera_internal_jtag~TDIUTAP at JTAG_X0_Y2_N3
<P><A NAME="A1L6">A1L6</A> = EQUATION NOT SUPPORTED;


<P> --Q1_state[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1] at FF_X4_Y2_N14
<P> --register power-up is low

<P><A NAME="Q1_state[1]">Q1_state[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L20">Q1L20</A>, <A HREF="#A1L8">A1L8</A>, GND);


<P> --Q1_state[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] at FF_X2_Y3_N14
<P> --register power-up is low

<P><A NAME="Q1_state[4]">Q1_state[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L23">Q1L23</A>, <A HREF="#A1L8">A1L8</A>, GND);


<P> --Q1_state[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6] at FF_X2_Y3_N59
<P> --register power-up is low

<P><A NAME="Q1_state[6]">Q1_state[6]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L25">Q1L25</A>, <A HREF="#A1L8">A1L8</A>, GND);


<P> --Q1_state[11] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] at FF_X4_Y2_N47
<P> --register power-up is low

<P><A NAME="Q1_state[11]">Q1_state[11]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L29">Q1L29</A>, <A HREF="#A1L8">A1L8</A>, GND);


<P> --Q1_state[13] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13] at FF_X4_Y2_N38
<P> --register power-up is low

<P><A NAME="Q1_state[13]">Q1_state[13]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L31">Q1L31</A>, <A HREF="#A1L8">A1L8</A>, GND);


<P> --N1_irsr_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] at FF_X2_Y2_N28
<P> --register power-up is low

<P><A NAME="N1_irsr_reg[0]">N1_irsr_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L78">N1L78</A>, <A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, <A HREF="#N1L68">N1L68</A>);


<P> --N1_irsr_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] at FF_X2_Y2_N31
<P> --register power-up is low

<P><A NAME="N1_irsr_reg[1]">N1_irsr_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L80">N1L80</A>, <A HREF="#N1_irsr_reg[2]">N1_irsr_reg[2]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, <A HREF="#N1L68">N1L68</A>);


<P> --Q1_tms_cnt[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] at FF_X3_Y2_N14
<P> --register power-up is low

<P><A NAME="Q1_tms_cnt[2]">Q1_tms_cnt[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L38">Q1L38</A>, !<A HREF="#A1L8">A1L8</A>, GND);


<P> --Q1_tms_cnt[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] at FF_X3_Y2_N47
<P> --register power-up is low

<P><A NAME="Q1_tms_cnt[1]">Q1_tms_cnt[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L40">Q1L40</A>, !<A HREF="#A1L8">A1L8</A>, GND);


<P> --P1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~8 at MLABCELL_X6_Y2_N0
<P><A NAME="P1L27">P1L27</A> = AMPP_FUNCTION(!<A HREF="#P1_word_counter[0]">P1_word_counter[0]</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#P1_word_counter[4]">P1_word_counter[4]</A>, !<A HREF="#P1_word_counter[2]">P1_word_counter[2]</A>);


<P> --N1L74 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 at LABCELL_X2_Y2_N12
<P><A NAME="N1L74">N1L74</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#HF2L4">HF2L4</A>, !<A HREF="#HF2L4">HF2L4</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>);


<P> --N1_tdo is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo at FF_X1_Y2_N50
<P> --register power-up is low

<P><A NAME="N1_tdo">N1_tdo</A> = AMPP_FUNCTION(!<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L146">N1L146</A>);


<P> --H1_splitter_nodes_receive_0[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3] at FF_X1_Y4_N50
<P> --register power-up is low

<P><A NAME="H1_splitter_nodes_receive_0[3]">H1_splitter_nodes_receive_0[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L117">N1L117</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L118">N1L118</A>);


<P> --N1_virtual_ir_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg at FF_X3_Y2_N26
<P> --register power-up is low

<P><A NAME="N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L22">N1L22</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, <A HREF="#N1L148">N1L148</A>);


<P> --N1_clr_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg at FF_X1_Y3_N38
<P> --register power-up is low

<P><A NAME="N1_clr_reg">N1_clr_reg</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L2">N1L2</A>);


<P> --Q1_state[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] at FF_X2_Y2_N23
<P> --register power-up is low

<P><A NAME="Q1_state[0]">Q1_state[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L19">Q1L19</A>, GND);


<P> --Q1_state[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] at FF_X1_Y2_N56
<P> --register power-up is low

<P><A NAME="Q1_state[2]">Q1_state[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L21">Q1L21</A>);


<P> --Q1_state[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] at FF_X2_Y2_N2
<P> --register power-up is low

<P><A NAME="Q1_state[3]">Q1_state[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L22">Q1L22</A>, GND);


<P> --Q1_state[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] at FF_X1_Y3_N11
<P> --register power-up is low

<P><A NAME="Q1_state[5]">Q1_state[5]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L24">Q1L24</A>, GND);


<P> --Q1_state[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] at FF_X1_Y2_N17
<P> --register power-up is low

<P><A NAME="Q1_state[7]">Q1_state[7]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L26">Q1L26</A>, GND);


<P> --Q1_state[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] at FF_X1_Y3_N29
<P> --register power-up is low

<P><A NAME="Q1_state[8]">Q1_state[8]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L27">Q1L27</A>);


<P> --Q1_state[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9] at FF_X2_Y2_N11
<P> --register power-up is low

<P><A NAME="Q1_state[9]">Q1_state[9]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L115">N1L115</A>, GND);


<P> --Q1_state[10] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] at FF_X1_Y2_N59
<P> --register power-up is low

<P><A NAME="Q1_state[10]">Q1_state[10]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L28">Q1L28</A>);


<P> --Q1_state[12] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] at FF_X3_Y2_N23
<P> --register power-up is low

<P><A NAME="Q1_state[12]">Q1_state[12]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L30">Q1L30</A>, GND);


<P> --Q1_state[14] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] at FF_X3_Y2_N5
<P> --register power-up is low

<P><A NAME="Q1_state[14]">Q1_state[14]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L32">Q1L32</A>);


<P> --Q1_state[15] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] at FF_X1_Y2_N11
<P> --register power-up is low

<P><A NAME="Q1_state[15]">Q1_state[15]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L148">N1L148</A>, GND);


<P> --N1_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] at FF_X1_Y2_N5
<P> --register power-up is low

<P><A NAME="N1_irf_reg[1][0]">N1_irf_reg[1][0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L55">N1L55</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND);


<P> --H1_splitter_nodes_receive_1[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3] at FF_X1_Y4_N56
<P> --register power-up is low

<P><A NAME="H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L119">N1L119</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L118">N1L118</A>);


<P> --N1_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] at FF_X1_Y3_N35
<P> --register power-up is low

<P><A NAME="N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L61">N1L61</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L59">N1L59</A>);


<P> --N1_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] at FF_X1_Y3_N50
<P> --register power-up is low

<P><A NAME="N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L62">N1L62</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L59">N1L59</A>);


<P> --N1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 at LABCELL_X2_Y3_N3
<P><A NAME="N1L26">N1L26</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>);


<P> --N1_virtual_ir_tdo_sel_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] at FF_X1_Y2_N20
<P> --register power-up is low

<P><A NAME="N1_virtual_ir_tdo_sel_reg[1]">N1_virtual_ir_tdo_sel_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND, <A HREF="#N1L121">N1L121</A>);


<P> --N1_virtual_ir_tdo_sel_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] at FF_X1_Y2_N44
<P> --register power-up is low

<P><A NAME="N1_virtual_ir_tdo_sel_reg[0]">N1_virtual_ir_tdo_sel_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND, <A HREF="#N1L121">N1L121</A>);


<P> --N1L139 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 at LABCELL_X1_Y2_N42
<P><A NAME="N1L139">N1L139</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#BC1_adapted_tdo">BC1_adapted_tdo</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#N1_virtual_ir_tdo_sel_reg[0]">N1_virtual_ir_tdo_sel_reg[0]</A>, !<A HREF="#N1_virtual_ir_tdo_sel_reg[1]">N1_virtual_ir_tdo_sel_reg[1]</A>);


<P> --N1_irsr_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] at FF_X2_Y2_N34
<P> --register power-up is low

<P><A NAME="N1_irsr_reg[2]">N1_irsr_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L79">N1L79</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L68">N1L68</A>);


<P> --N1_irsr_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] at FF_X1_Y2_N29
<P> --register power-up is low

<P><A NAME="N1_irsr_reg[6]">N1_irsr_reg[6]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L74">N1L74</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND);


<P> --N1_irsr_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] at FF_X1_Y2_N1
<P> --register power-up is low

<P><A NAME="N1_irsr_reg[5]">N1_irsr_reg[5]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L72">N1L72</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND);


<P> --N1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal11~0 at LABCELL_X1_Y2_N51
<P><A NAME="N1L24">N1L24</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>);


<P> --P1_WORD_SR[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] at FF_X6_Y2_N43
<P> --register power-up is low

<P><A NAME="P1_WORD_SR[0]">P1_WORD_SR[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L21">P1L21</A>, <A HREF="#P1L16">P1L16</A>);


<P> --N1L140 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 at LABCELL_X1_Y2_N36
<P><A NAME="N1L140">N1L140</A> = AMPP_FUNCTION(!<A HREF="#P1_WORD_SR[0]">P1_WORD_SR[0]</A>, !<A HREF="#N1L24">N1L24</A>, !<A HREF="#N1_irsr_reg[2]">N1_irsr_reg[2]</A>, !<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>);


<P> --N1L141 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 at LABCELL_X1_Y2_N18
<P><A NAME="N1L141">N1L141</A> = AMPP_FUNCTION(!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#VE1_sr[0]">VE1_sr[0]</A>, !<A HREF="#BC1_adapted_tdo">BC1_adapted_tdo</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1_virtual_ir_tdo_sel_reg[1]">N1_virtual_ir_tdo_sel_reg[1]</A>);


<P> --N1_tdo_bypass_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg at FF_X1_Y2_N7
<P> --register power-up is low

<P><A NAME="N1_tdo_bypass_reg">N1_tdo_bypass_reg</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L138">N1L138</A>, GND);


<P> --N1_hub_minor_ver_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] at FF_X2_Y3_N22
<P> --register power-up is low

<P><A NAME="N1_hub_minor_ver_reg[0]">N1_hub_minor_ver_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L32">N1L32</A>, <A HREF="#N1L26">N1L26</A>);


<P> --N1_design_hash_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] at FF_X2_Y3_N49
<P> --register power-up is low

<P><A NAME="N1_design_hash_reg[0]">N1_design_hash_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L13">N1L13</A>, <A HREF="#N1L9">N1L9</A>);


<P> --N1L142 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 at LABCELL_X7_Y3_N48
<P><A NAME="N1L142">N1L142</A> = AMPP_FUNCTION(!<A HREF="#N1_design_hash_reg[0]">N1_design_hash_reg[0]</A>, !<A HREF="#N1_hub_minor_ver_reg[0]">N1_hub_minor_ver_reg[0]</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>);


<P> --N1L143 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 at LABCELL_X2_Y2_N48
<P><A NAME="N1L143">N1L143</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1_irsr_reg[2]">N1_irsr_reg[2]</A>);


<P> --N1L144 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 at LABCELL_X1_Y2_N24
<P><A NAME="N1L144">N1L144</A> = AMPP_FUNCTION(!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#N1_irsr_reg[2]">N1_irsr_reg[2]</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>);


<P> --N1L145 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 at LABCELL_X1_Y2_N6
<P><A NAME="N1L145">N1L145</A> = AMPP_FUNCTION(!<A HREF="#N1L142">N1L142</A>, !<A HREF="#Q1_state[8]">Q1_state[8]</A>, !<A HREF="#N1L144">N1L144</A>, !<A HREF="#N1L143">N1L143</A>, !<A HREF="#N1_tdo_bypass_reg">N1_tdo_bypass_reg</A>, !<A HREF="#N1L26">N1L26</A>);


<P> --N1L146 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 at LABCELL_X1_Y2_N48
<P><A NAME="N1L146">N1L146</A> = AMPP_FUNCTION(!<A HREF="#N1L140">N1L140</A>, !<A HREF="#N1L145">N1L145</A>, !<A HREF="#N1L26">N1L26</A>, !<A HREF="#N1L141">N1L141</A>, !<A HREF="#N1L139">N1L139</A>);


<P> --N1_hub_mode_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] at FF_X1_Y3_N20
<P> --register power-up is low

<P><A NAME="N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L39">N1L39</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND);


<P> --N1L116 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~0 at MLABCELL_X3_Y2_N0
<P><A NAME="N1L116">N1L116</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[2]">Q1_state[2]</A>, !<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>);


<P> --N1L117 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~1 at LABCELL_X1_Y4_N48
<P><A NAME="N1L117">N1L117</A> = AMPP_FUNCTION(!<A HREF="#N1L116">N1L116</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>);


<P> --N1_virtual_dr_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg at FF_X3_Y2_N56
<P> --register power-up is low

<P><A NAME="N1_virtual_dr_scan_reg">N1_virtual_dr_scan_reg</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L21">N1L21</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, <A HREF="#N1L148">N1L148</A>);


<P> --N1L118 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2 at MLABCELL_X3_Y2_N36
<P><A NAME="N1L118">N1L118</A> = AMPP_FUNCTION(!<A HREF="#N1_virtual_dr_scan_reg">N1_virtual_dr_scan_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[15]">Q1_state[15]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[2]">Q1_state[2]</A>);


<P> --N1_jtag_ir_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] at FF_X4_Y2_N55
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[1]">N1_jtag_ir_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L87">N1L87</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1_jtag_ir_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] at FF_X4_Y2_N52
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[4]">N1_jtag_ir_reg[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1_jtag_ir_reg[5]">N1_jtag_ir_reg[5]</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, GND, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1_jtag_ir_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] at FF_X4_Y2_N22
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[3]">N1_jtag_ir_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1_jtag_ir_reg[4]">N1_jtag_ir_reg[4]</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, GND, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1_jtag_ir_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] at FF_X4_Y2_N4
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[2]">N1_jtag_ir_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L89">N1L89</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1_jtag_ir_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] at FF_X4_Y2_N19
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[0]">N1_jtag_ir_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L85">N1L85</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1_jtag_ir_reg[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] at FF_X4_Y2_N32
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[9]">N1_jtag_ir_reg[9]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L99">N1L99</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1_jtag_ir_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] at FF_X4_Y2_N34
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[8]">N1_jtag_ir_reg[8]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L97">N1L97</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1_jtag_ir_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] at FF_X4_Y2_N25
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[7]">N1_jtag_ir_reg[7]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L95">N1L95</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1_jtag_ir_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] at FF_X4_Y2_N28
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[6]">N1_jtag_ir_reg[6]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1_jtag_ir_reg[7]">N1_jtag_ir_reg[7]</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, GND, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1_jtag_ir_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] at FF_X4_Y2_N50
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[5]">N1_jtag_ir_reg[5]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1_jtag_ir_reg[6]">N1_jtag_ir_reg[6]</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, GND, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~0 at LABCELL_X4_Y2_N48
<P><A NAME="N1L20">N1L20</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[8]">N1_jtag_ir_reg[8]</A>, !<A HREF="#N1_jtag_ir_reg[5]">N1_jtag_ir_reg[5]</A>, !<A HREF="#N1_jtag_ir_reg[7]">N1_jtag_ir_reg[7]</A>, !<A HREF="#N1_jtag_ir_reg[6]">N1_jtag_ir_reg[6]</A>, !<A HREF="#N1_jtag_ir_reg[9]">N1_jtag_ir_reg[9]</A>);


<P> --N1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal1~0 at MLABCELL_X3_Y2_N24
<P><A NAME="N1L22">N1L22</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[3]">N1_jtag_ir_reg[3]</A>, !<A HREF="#N1_jtag_ir_reg[2]">N1_jtag_ir_reg[2]</A>, !<A HREF="#N1_jtag_ir_reg[0]">N1_jtag_ir_reg[0]</A>, !<A HREF="#N1L20">N1L20</A>, !<A HREF="#N1_jtag_ir_reg[1]">N1_jtag_ir_reg[1]</A>, !<A HREF="#N1_jtag_ir_reg[4]">N1_jtag_ir_reg[4]</A>);


<P> --N1L148 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 at MLABCELL_X3_Y2_N9
<P><A NAME="N1L148">N1L148</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[14]">Q1_state[14]</A>, !<A HREF="#Q1_state[12]">Q1_state[12]</A>);


<P> --N1_hub_mode_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] at FF_X1_Y4_N1
<P> --register power-up is low

<P><A NAME="N1_hub_mode_reg[2]">N1_hub_mode_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L43">N1L43</A>, <A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>);


<P> --N1L2 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 at LABCELL_X1_Y3_N36
<P><A NAME="N1L2">N1L2</A> = AMPP_FUNCTION(!<A HREF="#N1_hub_mode_reg[2]">N1_hub_mode_reg[2]</A>, !<A HREF="#Q1_state[1]">Q1_state[1]</A>);


<P> --Q1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0 at MLABCELL_X3_Y2_N12
<P><A NAME="Q1L19">Q1L19</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[9]">Q1_state[9]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_tms_cnt[2]">Q1_tms_cnt[2]</A>, !<A HREF="#Q1_state[0]">Q1_state[0]</A>);


<P> --Q1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~1 at LABCELL_X4_Y2_N6
<P><A NAME="Q1L20">Q1L20</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[15]">Q1_state[15]</A>, !<A HREF="#Q1_state[1]">Q1_state[1]</A>, !<A HREF="#Q1_state[0]">Q1_state[0]</A>, !<A HREF="#Q1_state[8]">Q1_state[8]</A>);


<P> --Q1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~2 at LABCELL_X1_Y2_N54
<P><A NAME="Q1L21">Q1L21</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[15]">Q1_state[15]</A>, !<A HREF="#Q1_state[1]">Q1_state[1]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[8]">Q1_state[8]</A>);


<P> --Q1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~3 at MLABCELL_X3_Y2_N42
<P><A NAME="Q1L22">Q1L22</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[2]">Q1_state[2]</A>, !<A HREF="#A1L8">A1L8</A>);


<P> --Q1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~4 at LABCELL_X2_Y3_N33
<P><A NAME="Q1L23">Q1L23</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#Q1_state[7]">Q1_state[7]</A>);


<P> --Q1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~5 at LABCELL_X2_Y3_N36
<P><A NAME="Q1L24">Q1L24</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>);


<P> --Q1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~6 at LABCELL_X2_Y3_N42
<P><A NAME="Q1L25">Q1L25</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[6]">Q1_state[6]</A>, !<A HREF="#Q1_state[5]">Q1_state[5]</A>);


<P> --Q1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~7 at LABCELL_X1_Y2_N45
<P><A NAME="Q1L26">Q1L26</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[6]">Q1_state[6]</A>, !<A HREF="#A1L8">A1L8</A>);


<P> --Q1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~8 at LABCELL_X1_Y3_N27
<P><A NAME="Q1L27">Q1L27</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[7]">Q1_state[7]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[5]">Q1_state[5]</A>);


<P> --N1L115 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 at MLABCELL_X3_Y2_N18
<P><A NAME="N1L115">N1L115</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[2]">Q1_state[2]</A>, !<A HREF="#A1L8">A1L8</A>);


<P> --Q1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~9 at LABCELL_X1_Y2_N57
<P><A NAME="Q1L28">Q1L28</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[9]">Q1_state[9]</A>, !<A HREF="#A1L8">A1L8</A>);


<P> --Q1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~10 at LABCELL_X4_Y2_N9
<P><A NAME="Q1L29">Q1L29</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[11]">Q1_state[11]</A>, !<A HREF="#Q1_state[14]">Q1_state[14]</A>, !<A HREF="#Q1_state[10]">Q1_state[10]</A>);


<P> --Q1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~11 at LABCELL_X4_Y2_N39
<P><A NAME="Q1L30">Q1L30</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[11]">Q1_state[11]</A>, !<A HREF="#Q1_state[10]">Q1_state[10]</A>);


<P> --Q1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~12 at LABCELL_X4_Y2_N15
<P><A NAME="Q1L31">Q1L31</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[13]">Q1_state[13]</A>, !<A HREF="#Q1_state[12]">Q1_state[12]</A>);


<P> --Q1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~13 at MLABCELL_X3_Y2_N3
<P><A NAME="Q1L32">Q1L32</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[13]">Q1_state[13]</A>);


<P> --N1_shadow_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] at FF_X1_Y2_N41
<P> --register power-up is low

<P><A NAME="N1_shadow_irf_reg[1][0]">N1_shadow_irf_reg[1][0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L127">N1L127</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND);


<P> --N1L53 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 at LABCELL_X2_Y2_N3
<P><A NAME="N1L53">N1L53</A> = AMPP_FUNCTION(!<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1_irsr_reg[2]">N1_irsr_reg[2]</A>, !<A HREF="#N1_shadow_irf_reg[1][0]">N1_shadow_irf_reg[1][0]</A>);


<P> --N1L130 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 at LABCELL_X1_Y3_N51
<P><A NAME="N1L130">N1L130</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[7]">Q1_state[7]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[5]">Q1_state[5]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>);


<P> --N1L54 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 at LABCELL_X2_Y2_N54
<P><A NAME="N1L54">N1L54</A> = AMPP_FUNCTION(!<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>, !<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1_shadow_irf_reg[1][0]">N1_shadow_irf_reg[1][0]</A>, !<A HREF="#N1_irsr_reg[2]">N1_irsr_reg[2]</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>);


<P> --N1L55 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 at LABCELL_X2_Y2_N6
<P><A NAME="N1L55">N1L55</A> = AMPP_FUNCTION(!<A HREF="#N1L53">N1L53</A>, !<A HREF="#N1L130">N1L130</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#N1L54">N1L54</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>);


<P> --N1L119 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3 at LABCELL_X1_Y4_N54
<P><A NAME="N1L119">N1L119</A> = AMPP_FUNCTION(!<A HREF="#N1L116">N1L116</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>);


<P> --N1_shadow_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] at FF_X1_Y3_N1
<P> --register power-up is low

<P><A NAME="N1_shadow_irf_reg[2][0]">N1_shadow_irf_reg[2][0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L133">N1L133</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L131">N1L131</A>);


<P> --N1L61 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 at LABCELL_X1_Y3_N33
<P><A NAME="N1L61">N1L61</A> = AMPP_FUNCTION(!<A HREF="#N1_shadow_irf_reg[2][0]">N1_shadow_irf_reg[2][0]</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>);


<P> --Q1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~14 at LABCELL_X1_Y3_N42
<P><A NAME="Q1L33">Q1L33</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[7]">Q1_state[7]</A>, !<A HREF="#Q1_state[5]">Q1_state[5]</A>);


<P> --N1L58 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 at LABCELL_X1_Y3_N21
<P><A NAME="N1L58">N1L58</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[2]">N1_irsr_reg[2]</A>, !<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>, !<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>);


<P> --N1L59 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 at LABCELL_X1_Y3_N30
<P><A NAME="N1L59">N1L59</A> = AMPP_FUNCTION(!<A HREF="#N1L58">N1L58</A>, !<A HREF="#Q1L33">Q1L33</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>);


<P> --N1_shadow_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] at FF_X1_Y3_N4
<P> --register power-up is low

<P><A NAME="N1_shadow_irf_reg[2][1]">N1_shadow_irf_reg[2][1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L134">N1L134</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L131">N1L131</A>);


<P> --N1L62 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 at LABCELL_X1_Y3_N48
<P><A NAME="N1L62">N1L62</A> = AMPP_FUNCTION(!<A HREF="#N1_shadow_irf_reg[2][1]">N1_shadow_irf_reg[2][1]</A>, !<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>);


<P> --N1_hub_mode_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] at FF_X1_Y2_N32
<P> --register power-up is low

<P><A NAME="N1_hub_mode_reg[0]">N1_hub_mode_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L44">N1L44</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L121">N1L121</A>);


<P> --N1_irsr_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] at FF_X2_Y2_N25
<P> --register power-up is low

<P><A NAME="N1_irsr_reg[4]">N1_irsr_reg[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L81">N1L81</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L68">N1L68</A>);


<P> --N1L78 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 at LABCELL_X2_Y2_N27
<P><A NAME="N1L78">N1L78</A> = AMPP_FUNCTION(!<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#N1_hub_mode_reg[0]">N1_hub_mode_reg[0]</A>, !<A HREF="#N1_irsr_reg[4]">N1_irsr_reg[4]</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#VE1_ir_out[0]">VE1_ir_out[0]</A>);


<P> --N1_irsr_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] at FF_X2_Y2_N40
<P> --register power-up is low

<P><A NAME="N1_irsr_reg[3]">N1_irsr_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L82">N1L82</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L68">N1L68</A>);


<P> --N1L67 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 at LABCELL_X2_Y2_N36
<P><A NAME="N1L67">N1L67</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1_irsr_reg[4]">N1_irsr_reg[4]</A>, !<A HREF="#N1_irsr_reg[3]">N1_irsr_reg[3]</A>, !<A HREF="#N1_hub_mode_reg[0]">N1_hub_mode_reg[0]</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>);


<P> --N1L68 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 at MLABCELL_X3_Y2_N51
<P><A NAME="N1L68">N1L68</A> = AMPP_FUNCTION(!<A HREF="#N1L67">N1L67</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>);


<P> --N1L121 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 at LABCELL_X1_Y3_N39
<P><A NAME="N1L121">N1L121</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[7]">Q1_state[7]</A>, !<A HREF="#Q1_state[5]">Q1_state[5]</A>);


<P> --N1L79 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 at LABCELL_X2_Y2_N33
<P><A NAME="N1L79">N1L79</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[3]">N1_irsr_reg[3]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>);


<P> --N1L80 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 at LABCELL_X2_Y2_N30
<P><A NAME="N1L80">N1L80</A> = AMPP_FUNCTION(!<A HREF="#N1_hub_mode_reg[0]">N1_hub_mode_reg[0]</A>, !<A HREF="#VE1_ir_out[1]">VE1_ir_out[1]</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1_irsr_reg[4]">N1_irsr_reg[4]</A>);


<P> --N1L72 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 at MLABCELL_X3_Y2_N33
<P><A NAME="N1L72">N1L72</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>);


<P> --P1_WORD_SR[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1] at FF_X6_Y2_N14
<P> --register power-up is low

<P><A NAME="P1_WORD_SR[1]">P1_WORD_SR[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L23">P1L23</A>, <A HREF="#P1L16">P1L16</A>);


<P> --P1_clear_signal is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal at MLABCELL_X6_Y2_N45
<P><A NAME="P1_clear_signal">P1_clear_signal</A> = AMPP_FUNCTION(!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[8]">Q1_state[8]</A>);


<P> --P1_word_counter[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] at FF_X6_Y2_N34
<P> --register power-up is low

<P><A NAME="P1_word_counter[3]">P1_word_counter[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L9">P1L9</A>, GND, <A HREF="#P1L7">P1L7</A>);


<P> --P1_word_counter[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] at FF_X6_Y2_N32
<P> --register power-up is low

<P><A NAME="P1_word_counter[4]">P1_word_counter[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L10">P1L10</A>, GND, <A HREF="#P1L7">P1L7</A>);


<P> --P1_word_counter[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] at FF_X6_Y2_N53
<P> --register power-up is low

<P><A NAME="P1_word_counter[1]">P1_word_counter[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L11">P1L11</A>, GND, <A HREF="#P1L7">P1L7</A>);


<P> --P1_word_counter[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] at FF_X6_Y2_N8
<P> --register power-up is low

<P><A NAME="P1_word_counter[0]">P1_word_counter[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L12">P1L12</A>, GND, <A HREF="#P1L7">P1L7</A>);


<P> --P1_word_counter[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] at FF_X6_Y2_N26
<P> --register power-up is low

<P><A NAME="P1_word_counter[2]">P1_word_counter[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L13">P1L13</A>, GND, <A HREF="#P1L7">P1L7</A>);


<P> --P1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~0 at MLABCELL_X6_Y2_N24
<P><A NAME="P1L20">P1L20</A> = AMPP_FUNCTION(!<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>, !<A HREF="#P1_word_counter[0]">P1_word_counter[0]</A>, !<A HREF="#P1_word_counter[2]">P1_word_counter[2]</A>, !<A HREF="#P1_word_counter[4]">P1_word_counter[4]</A>);


<P> --P1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~1 at MLABCELL_X6_Y2_N42
<P><A NAME="P1L21">P1L21</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#P1L20">P1L20</A>, !<A HREF="#P1_word_counter[3]">P1_word_counter[3]</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#P1_WORD_SR[1]">P1_WORD_SR[1]</A>);


<P> --P1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2 at MLABCELL_X3_Y4_N54
<P><A NAME="P1L16">P1L16</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[8]">Q1_state[8]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#N1_virtual_dr_scan_reg">N1_virtual_dr_scan_reg</A>);


<P> --N1L138 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 at LABCELL_X1_Y2_N15
<P><A NAME="N1L138">N1L138</A> = AMPP_FUNCTION(!<A HREF="#N1_tdo_bypass_reg">N1_tdo_bypass_reg</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>);


<P> --N1_hub_minor_ver_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] at FF_X2_Y3_N25
<P> --register power-up is low

<P><A NAME="N1_hub_minor_ver_reg[1]">N1_hub_minor_ver_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L33">N1L33</A>, <A HREF="#N1L26">N1L26</A>);


<P> --N1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 at LABCELL_X2_Y3_N21
<P><A NAME="N1L32">N1L32</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_hub_minor_ver_reg[1]">N1_hub_minor_ver_reg[1]</A>);


<P> --N1L4 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 at LABCELL_X2_Y3_N30
<P><A NAME="N1L4">N1L4</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_virtual_dr_scan_reg">N1_virtual_dr_scan_reg</A>);


<P> --N1_mixer_addr_reg_internal[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] at FF_X3_Y3_N25
<P> --register power-up is low

<P><A NAME="N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L114">N1L114</A>, GND, <A HREF="#N1L103">N1L103</A>);


<P> --N1_mixer_addr_reg_internal[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] at FF_X3_Y3_N35
<P> --register power-up is low

<P><A NAME="N1_mixer_addr_reg_internal[3]">N1_mixer_addr_reg_internal[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L107">N1L107</A>, <A HREF="#N1L103">N1L103</A>);


<P> --N1_mixer_addr_reg_internal[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] at FF_X3_Y3_N16
<P> --register power-up is low

<P><A NAME="N1_mixer_addr_reg_internal[4]">N1_mixer_addr_reg_internal[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L109">N1L109</A>, <A HREF="#N1L103">N1L103</A>);


<P> --N1_mixer_addr_reg_internal[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] at FF_X3_Y3_N8
<P> --register power-up is low

<P><A NAME="N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L112">N1L112</A>, GND, <A HREF="#N1L103">N1L103</A>);


<P> --N1_mixer_addr_reg_internal[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] at FF_X3_Y3_N1
<P> --register power-up is low

<P><A NAME="N1_mixer_addr_reg_internal[1]">N1_mixer_addr_reg_internal[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L113">N1L113</A>, GND, <A HREF="#N1L103">N1L103</A>);


<P> --N1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 at LABCELL_X2_Y3_N0
<P><A NAME="N1L8">N1L8</A> = AMPP_FUNCTION(!<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>, !<A HREF="#N1_mixer_addr_reg_internal[1]">N1_mixer_addr_reg_internal[1]</A>, !<A HREF="#N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A>, !<A HREF="#N1_mixer_addr_reg_internal[4]">N1_mixer_addr_reg_internal[4]</A>, !<A HREF="#N1_mixer_addr_reg_internal[3]">N1_mixer_addr_reg_internal[3]</A>);


<P> --N1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 at MLABCELL_X3_Y3_N21
<P><A NAME="N1L12">N1L12</A> = AMPP_FUNCTION(!<A HREF="#N1_mixer_addr_reg_internal[3]">N1_mixer_addr_reg_internal[3]</A>, !<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>, !<A HREF="#N1_mixer_addr_reg_internal[4]">N1_mixer_addr_reg_internal[4]</A>, !<A HREF="#N1L104Q">N1L104Q</A>, !<A HREF="#N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A>);


<P> --N1_design_hash_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] at FF_X2_Y3_N52
<P> --register power-up is low

<P><A NAME="N1_design_hash_reg[1]">N1_design_hash_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L15">N1L15</A>, <A HREF="#N1L9">N1L9</A>);


<P> --H1_sldfabric_ident_writedata[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0] at FF_X1_Y1_N13
<P> --register power-up is low

<P><A NAME="H1_sldfabric_ident_writedata[0]">H1_sldfabric_ident_writedata[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#H1L7">H1L7</A>, <A HREF="#H1L6">H1L6</A>);


<P> --N1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 at LABCELL_X2_Y3_N48
<P><A NAME="N1L13">N1L13</A> = AMPP_FUNCTION(!<A HREF="#N1L8">N1L8</A>, !<A HREF="#N1L4">N1L4</A>, !<A HREF="#N1L12">N1L12</A>, !<A HREF="#H1_sldfabric_ident_writedata[0]">H1_sldfabric_ident_writedata[0]</A>, !<A HREF="#N1_design_hash_reg[1]">N1_design_hash_reg[1]</A>);


<P> --N1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 at LABCELL_X1_Y3_N12
<P><A NAME="N1L9">N1L9</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_virtual_dr_scan_reg">N1_virtual_dr_scan_reg</A>);


<P> --N1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 at LABCELL_X1_Y3_N6
<P><A NAME="N1L39">N1L39</A> = AMPP_FUNCTION(!<A HREF="#N1L24">N1L24</A>, !<A HREF="#N1L121">N1L121</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>, !<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1_irsr_reg[2]">N1_irsr_reg[2]</A>);


<P> --N1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~1 at MLABCELL_X3_Y2_N54
<P><A NAME="N1L21">N1L21</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[3]">N1_jtag_ir_reg[3]</A>, !<A HREF="#N1_jtag_ir_reg[2]">N1_jtag_ir_reg[2]</A>, !<A HREF="#N1_jtag_ir_reg[0]">N1_jtag_ir_reg[0]</A>, !<A HREF="#N1L20">N1L20</A>, !<A HREF="#N1_jtag_ir_reg[1]">N1_jtag_ir_reg[1]</A>, !<A HREF="#N1_jtag_ir_reg[4]">N1_jtag_ir_reg[4]</A>);


<P> --N1_reset_ena_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg at FF_X1_Y2_N13
<P> --register power-up is low

<P><A NAME="N1_reset_ena_reg">N1_reset_ena_reg</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L121">N1L121</A>, GND);


<P> --N1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 at LABCELL_X1_Y2_N33
<P><A NAME="N1L41">N1L41</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[2]">N1_irsr_reg[2]</A>, !<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>);


<P> --N1L42 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 at LABCELL_X1_Y3_N24
<P><A NAME="N1L42">N1L42</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1_hub_mode_reg[2]">N1_hub_mode_reg[2]</A>, !<A HREF="#N1_reset_ena_reg">N1_reset_ena_reg</A>, !<A HREF="#N1L41">N1L41</A>, !<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>);


<P> --Q1_tms_cnt[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] at FF_X2_Y2_N59
<P> --register power-up is low

<P><A NAME="Q1_tms_cnt[0]">Q1_tms_cnt[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L39">Q1L39</A>, GND);


<P> --Q1L38 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~0 at MLABCELL_X3_Y2_N45
<P><A NAME="Q1L38">Q1L38</A> = AMPP_FUNCTION(!<A HREF="#Q1_tms_cnt[2]">Q1_tms_cnt[2]</A>, !<A HREF="#Q1_tms_cnt[1]">Q1_tms_cnt[1]</A>, !<A HREF="#Q1_tms_cnt[0]">Q1_tms_cnt[0]</A>);


<P> --N1L124 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 at LABCELL_X2_Y2_N45
<P><A NAME="N1L124">N1L124</A> = AMPP_FUNCTION(!<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>);


<P> --N1L125 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 at LABCELL_X2_Y2_N42
<P><A NAME="N1L125">N1L125</A> = AMPP_FUNCTION(!<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>);


<P> --N1L126 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 at LABCELL_X2_Y2_N51
<P><A NAME="N1L126">N1L126</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>);


<P> --N1L127 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 at LABCELL_X2_Y2_N18
<P><A NAME="N1L127">N1L127</A> = AMPP_FUNCTION(!<A HREF="#N1L126">N1L126</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#N1_shadow_irf_reg[1][0]">N1_shadow_irf_reg[1][0]</A>, !<A HREF="#N1L125">N1L125</A>, !<A HREF="#N1L124">N1L124</A>, !<A HREF="#Q1L27">Q1L27</A>);


<P> --N1L133 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 at LABCELL_X1_Y3_N0
<P><A NAME="N1L133">N1L133</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A>);


<P> --N1L131 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 at LABCELL_X1_Y3_N54
<P><A NAME="N1L131">N1L131</A> = AMPP_FUNCTION(!<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>, !<A HREF="#Q1L33">Q1L33</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>);


<P> --N1L134 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 at LABCELL_X1_Y3_N3
<P><A NAME="N1L134">N1L134</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>);


<P> --N1L44 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 at LABCELL_X1_Y2_N30
<P><A NAME="N1L44">N1L44</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[2]">N1_irsr_reg[2]</A>, !<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>);


<P> --N1L81 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 at LABCELL_X2_Y2_N24
<P><A NAME="N1L81">N1L81</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>);


<P> --N1L82 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 at LABCELL_X2_Y2_N39
<P><A NAME="N1L82">N1L82</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[4]">N1_irsr_reg[4]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>);


<P> --P1_WORD_SR[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] at FF_X6_Y2_N19
<P> --register power-up is low

<P><A NAME="P1_WORD_SR[2]">P1_WORD_SR[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L26">P1L26</A>, <A HREF="#P1L16">P1L16</A>);


<P> --P1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~3 at MLABCELL_X6_Y2_N6
<P><A NAME="P1L22">P1L22</A> = AMPP_FUNCTION(!<A HREF="#P1_word_counter[0]">P1_word_counter[0]</A>, !<A HREF="#P1_word_counter[4]">P1_word_counter[4]</A>);


<P> --P1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~4 at MLABCELL_X6_Y2_N12
<P><A NAME="P1L23">P1L23</A> = AMPP_FUNCTION(!<A HREF="#P1L22">P1L22</A>, !<A HREF="#P1_WORD_SR[2]">P1_WORD_SR[2]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#P1_word_counter[2]">P1_word_counter[2]</A>);


<P> --P1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~0 at MLABCELL_X6_Y2_N36
<P><A NAME="P1L9">P1L9</A> = AMPP_FUNCTION(!<A HREF="#P1_word_counter[2]">P1_word_counter[2]</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#P1_word_counter[3]">P1_word_counter[3]</A>, !<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>, !<A HREF="#P1_word_counter[0]">P1_word_counter[0]</A>, !<A HREF="#P1_word_counter[4]">P1_word_counter[4]</A>);


<P> --P1L7 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~1 at MLABCELL_X3_Y4_N57
<P><A NAME="P1L7">P1L7</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[8]">Q1_state[8]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_virtual_dr_scan_reg">N1_virtual_dr_scan_reg</A>);


<P> --P1L10 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~2 at MLABCELL_X6_Y2_N54
<P><A NAME="P1L10">P1L10</A> = AMPP_FUNCTION(!<A HREF="#P1_word_counter[2]">P1_word_counter[2]</A>, !<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>, !<A HREF="#P1_word_counter[4]">P1_word_counter[4]</A>, !<A HREF="#P1_word_counter[0]">P1_word_counter[0]</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#P1_word_counter[3]">P1_word_counter[3]</A>);


<P> --P1L11 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~3 at MLABCELL_X6_Y2_N9
<P><A NAME="P1L11">P1L11</A> = AMPP_FUNCTION(!<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#P1_word_counter[0]">P1_word_counter[0]</A>, !<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>);


<P> --P1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~4 at MLABCELL_X6_Y2_N30
<P><A NAME="P1L12">P1L12</A> = AMPP_FUNCTION(!<A HREF="#P1_word_counter[3]">P1_word_counter[3]</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#P1_word_counter[2]">P1_word_counter[2]</A>, !<A HREF="#P1_word_counter[0]">P1_word_counter[0]</A>, !<A HREF="#P1_word_counter[4]">P1_word_counter[4]</A>, !<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>);


<P> --P1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~5 at MLABCELL_X6_Y2_N27
<P><A NAME="P1L13">P1L13</A> = AMPP_FUNCTION(!<A HREF="#P1_word_counter[0]">P1_word_counter[0]</A>, !<A HREF="#P1_word_counter[2]">P1_word_counter[2]</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>);


<P> --N1_hub_minor_ver_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] at FF_X2_Y3_N29
<P> --register power-up is low

<P><A NAME="N1_hub_minor_ver_reg[2]">N1_hub_minor_ver_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L34">N1L34</A>, <A HREF="#N1L26">N1L26</A>);


<P> --N1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 at LABCELL_X2_Y3_N24
<P><A NAME="N1L33">N1L33</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_hub_minor_ver_reg[2]">N1_hub_minor_ver_reg[2]</A>);


<P> --N1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal8~0 at MLABCELL_X3_Y3_N48
<P><A NAME="N1L23">N1L23</A> = AMPP_FUNCTION(!<A HREF="#N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A>, !<A HREF="#N1_mixer_addr_reg_internal[3]">N1_mixer_addr_reg_internal[3]</A>, !<A HREF="#N1L104Q">N1L104Q</A>, !<A HREF="#N1_mixer_addr_reg_internal[4]">N1_mixer_addr_reg_internal[4]</A>);


<P> --N1L103 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~0 at LABCELL_X1_Y3_N45
<P><A NAME="N1L103">N1L103</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[8]">Q1_state[8]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_virtual_dr_scan_reg">N1_virtual_dr_scan_reg</A>);


<P> --N1L110 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1 at MLABCELL_X3_Y3_N18
<P><A NAME="N1L110">N1L110</A> = AMPP_FUNCTION(!<A HREF="#N1_mixer_addr_reg_internal[3]">N1_mixer_addr_reg_internal[3]</A>, !<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#N1L104Q">N1L104Q</A>, !<A HREF="#N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A>);


<P> --N1L111 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 at LABCELL_X2_Y3_N54
<P><A NAME="N1L111">N1L111</A> = AMPP_FUNCTION(!<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>, !<A HREF="#N1_mixer_addr_reg_internal[1]">N1_mixer_addr_reg_internal[1]</A>, !<A HREF="#N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A>, !<A HREF="#N1_mixer_addr_reg_internal[4]">N1_mixer_addr_reg_internal[4]</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#N1_mixer_addr_reg_internal[3]">N1_mixer_addr_reg_internal[3]</A>);


<P> --N1L112 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 at MLABCELL_X3_Y3_N45
<P><A NAME="N1L112">N1L112</A> = AMPP_FUNCTION(!<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>);


<P> --N1L113 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 at MLABCELL_X3_Y3_N42
<P><A NAME="N1L113">N1L113</A> = AMPP_FUNCTION(!<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>, !<A HREF="#N1L104Q">N1L104Q</A>, !<A HREF="#N1L23">N1L23</A>);


<P> --N1_design_hash_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] at FF_X2_Y3_N11
<P> --register power-up is low

<P><A NAME="N1_design_hash_reg[2]">N1_design_hash_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L17">N1L17</A>, <A HREF="#N1L9">N1L9</A>);


<P> --H1_sldfabric_ident_writedata[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1] at FF_X1_Y1_N10
<P> --register power-up is low

<P><A NAME="H1_sldfabric_ident_writedata[1]">H1_sldfabric_ident_writedata[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#H1L9">H1L9</A>, <A HREF="#H1L6">H1L6</A>);


<P> --N1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 at LABCELL_X2_Y3_N15
<P><A NAME="N1L14">N1L14</A> = AMPP_FUNCTION(!<A HREF="#N1_mixer_addr_reg_internal[3]">N1_mixer_addr_reg_internal[3]</A>, !<A HREF="#N1_mixer_addr_reg_internal[4]">N1_mixer_addr_reg_internal[4]</A>, !<A HREF="#N1_mixer_addr_reg_internal[1]">N1_mixer_addr_reg_internal[1]</A>, !<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>, !<A HREF="#N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A>);


<P> --N1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 at LABCELL_X2_Y3_N51
<P><A NAME="N1L15">N1L15</A> = AMPP_FUNCTION(!<A HREF="#N1L8">N1L8</A>, !<A HREF="#N1L4">N1L4</A>, !<A HREF="#H1_sldfabric_ident_writedata[1]">H1_sldfabric_ident_writedata[1]</A>, !<A HREF="#N1L14">N1L14</A>, !<A HREF="#N1_design_hash_reg[2]">N1_design_hash_reg[2]</A>);


<P> --N1_identity_contrib_shift_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] at FF_X6_Y2_N55
<P> --register power-up is low

<P><A NAME="N1_identity_contrib_shift_reg[0]">N1_identity_contrib_shift_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1_identity_contrib_shift_reg[1]">N1_identity_contrib_shift_reg[1]</A>, GND, <A HREF="#N1L47">N1L47</A>);


<P> --H1L6 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0 at LABCELL_X1_Y3_N15
<P><A NAME="H1L6">H1L6</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[8]">Q1_state[8]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#N1L41">N1L41</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1_virtual_dr_scan_reg">N1_virtual_dr_scan_reg</A>);


<P> --Q1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 at MLABCELL_X3_Y2_N6
<P><A NAME="Q1L39">Q1L39</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_tms_cnt[0]">Q1_tms_cnt[0]</A>);


<P> --Q1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~2 at MLABCELL_X3_Y2_N30
<P><A NAME="Q1L40">Q1L40</A> = AMPP_FUNCTION(!<A HREF="#Q1_tms_cnt[0]">Q1_tms_cnt[0]</A>, !<A HREF="#Q1_tms_cnt[1]">Q1_tms_cnt[1]</A>);


<P> --P1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~5 at MLABCELL_X6_Y2_N51
<P><A NAME="P1L24">P1L24</A> = AMPP_FUNCTION(!<A HREF="#P1_word_counter[2]">P1_word_counter[2]</A>, !<A HREF="#Q1_state[8]">Q1_state[8]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>);


<P> --P1_WORD_SR[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] at FF_X6_Y2_N1
<P> --register power-up is low

<P><A NAME="P1_WORD_SR[3]">P1_WORD_SR[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L27">P1L27</A>, <A HREF="#P1L16">P1L16</A>);


<P> --P1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~6 at MLABCELL_X6_Y2_N48
<P><A NAME="P1L25">P1L25</A> = AMPP_FUNCTION(!<A HREF="#P1_word_counter[2]">P1_word_counter[2]</A>, !<A HREF="#P1_word_counter[4]">P1_word_counter[4]</A>, !<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>, !<A HREF="#P1_word_counter[3]">P1_word_counter[3]</A>);


<P> --P1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~7 at MLABCELL_X6_Y2_N18
<P><A NAME="P1L26">P1L26</A> = AMPP_FUNCTION(!<A HREF="#P1L25">P1L25</A>, !<A HREF="#P1L24">P1L24</A>, !<A HREF="#P1_word_counter[0]">P1_word_counter[0]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#P1_WORD_SR[3]">P1_WORD_SR[3]</A>);


<P> --N1_hub_minor_ver_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] at FF_X2_Y3_N20
<P> --register power-up is low

<P><A NAME="N1_hub_minor_ver_reg[3]">N1_hub_minor_ver_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L35">N1L35</A>, <A HREF="#N1L26">N1L26</A>);


<P> --N1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 at LABCELL_X2_Y3_N27
<P><A NAME="N1L34">N1L34</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_hub_minor_ver_reg[3]">N1_hub_minor_ver_reg[3]</A>);


<P> --N1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 at MLABCELL_X3_Y3_N27
<P><A NAME="N1L16">N1L16</A> = AMPP_FUNCTION(!<A HREF="#N1_mixer_addr_reg_internal[3]">N1_mixer_addr_reg_internal[3]</A>, !<A HREF="#N1_mixer_addr_reg_internal[4]">N1_mixer_addr_reg_internal[4]</A>, !<A HREF="#N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A>, !<A HREF="#N1L104Q">N1L104Q</A>, !<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>);


<P> --N1_design_hash_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] at FF_X2_Y3_N7
<P> --register power-up is low

<P><A NAME="N1_design_hash_reg[3]">N1_design_hash_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L19">N1L19</A>, <A HREF="#N1L9">N1L9</A>);


<P> --H1_sldfabric_ident_writedata[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2] at FF_X1_Y1_N1
<P> --register power-up is low

<P><A NAME="H1_sldfabric_ident_writedata[2]">H1_sldfabric_ident_writedata[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#H1L11">H1L11</A>, <A HREF="#H1L6">H1L6</A>);


<P> --N1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 at LABCELL_X2_Y3_N9
<P><A NAME="N1L17">N1L17</A> = AMPP_FUNCTION(!<A HREF="#N1L8">N1L8</A>, !<A HREF="#N1L4">N1L4</A>, !<A HREF="#N1L16">N1L16</A>, !<A HREF="#H1_sldfabric_ident_writedata[2]">H1_sldfabric_ident_writedata[2]</A>, !<A HREF="#N1_design_hash_reg[3]">N1_design_hash_reg[3]</A>);


<P> --N1_identity_contrib_shift_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] at FF_X6_Y2_N38
<P> --register power-up is low

<P><A NAME="N1_identity_contrib_shift_reg[1]">N1_identity_contrib_shift_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1_identity_contrib_shift_reg[2]">N1_identity_contrib_shift_reg[2]</A>, GND, <A HREF="#N1L47">N1L47</A>);


<P> --N1L47 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 at LABCELL_X1_Y2_N3
<P><A NAME="N1L47">N1L47</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1_virtual_dr_scan_reg">N1_virtual_dr_scan_reg</A>, !<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1L24">N1L24</A>, !<A HREF="#N1_irsr_reg[2]">N1_irsr_reg[2]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>);


<P> --N1L35 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 at LABCELL_X2_Y3_N18
<P><A NAME="N1L35">N1L35</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#A1L6">A1L6</A>);


<P> --N1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 at MLABCELL_X3_Y3_N39
<P><A NAME="N1L18">N1L18</A> = AMPP_FUNCTION(!<A HREF="#N1_mixer_addr_reg_internal[3]">N1_mixer_addr_reg_internal[3]</A>, !<A HREF="#N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A>, !<A HREF="#N1_mixer_addr_reg_internal[4]">N1_mixer_addr_reg_internal[4]</A>, !<A HREF="#N1L104Q">N1L104Q</A>, !<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>);


<P> --H1_sldfabric_ident_writedata[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3] at FF_X1_Y1_N19
<P> --register power-up is low

<P><A NAME="H1_sldfabric_ident_writedata[3]">H1_sldfabric_ident_writedata[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#H1L13">H1L13</A>, <A HREF="#H1L6">H1L6</A>);


<P> --N1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 at LABCELL_X2_Y3_N6
<P><A NAME="N1L19">N1L19</A> = AMPP_FUNCTION(!<A HREF="#N1L8">N1L8</A>, !<A HREF="#N1L4">N1L4</A>, !<A HREF="#N1L18">N1L18</A>, !<A HREF="#H1_sldfabric_ident_writedata[3]">H1_sldfabric_ident_writedata[3]</A>, !<A HREF="#A1L6">A1L6</A>);


<P> --N1_identity_contrib_shift_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] at FF_X6_Y2_N59
<P> --register power-up is low

<P><A NAME="N1_identity_contrib_shift_reg[2]">N1_identity_contrib_shift_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1_identity_contrib_shift_reg[3]">N1_identity_contrib_shift_reg[3]</A>, GND, <A HREF="#N1L47">N1L47</A>);


<P> --N1_identity_contrib_shift_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] at FF_X6_Y2_N41
<P> --register power-up is low

<P><A NAME="N1_identity_contrib_shift_reg[3]">N1_identity_contrib_shift_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#A1L6">A1L6</A>, GND, <A HREF="#N1L47">N1L47</A>);


<P> --N1L114 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 at MLABCELL_X3_Y3_N57
<P><A NAME="N1L114">N1L114</A> = AMPP_FUNCTION(!<A HREF="#N1L104Q">N1L104Q</A>, !<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A>);


<P> --N1L89 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 at LABCELL_X4_Y2_N3
<P><A NAME="N1L89">N1L89</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[3]">N1_jtag_ir_reg[3]</A>);


<P> --N1L85 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 at LABCELL_X4_Y2_N18
<P><A NAME="N1L85">N1L85</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[1]">N1_jtag_ir_reg[1]</A>);






<P> --KEY[1] is KEY[1] at PIN_AF21
<P><A NAME="KEY[1]">KEY[1]</A> = INPUT();



<P> --KEY[2] is KEY[2] at PIN_AA30
<P><A NAME="KEY[2]">KEY[2]</A> = INPUT();



<P> --KEY[3] is KEY[3] at PIN_F9
<P><A NAME="KEY[3]">KEY[3]</A> = INPUT();


<P> --A1L81 is DRAM_CLK~output at IOOBUF_X64_Y0_N36
<P><A NAME="A1L81">A1L81</A> = OUTPUT_BUFFER.O(.I(GLOBAL(<A HREF="#LF1L45">LF1L45</A>)), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_CLK is DRAM_CLK at PIN_AG23
<P><A NAME="DRAM_CLK">DRAM_CLK</A> = OUTPUT();


<P> --A1L79 is DRAM_CKE~output at IOOBUF_X89_Y23_N22
<P><A NAME="A1L79">A1L79</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_CKE is DRAM_CKE at PIN_AB27
<P><A NAME="DRAM_CKE">DRAM_CKE</A> = OUTPUT();


<P> --A1L46 is DRAM_ADDR[0]~output at IOOBUF_X30_Y0_N53
<P><A NAME="A1L46">A1L46</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_addr[0]">X1_m_addr[0]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_ADDR[0] is DRAM_ADDR[0] at PIN_AK9
<P><A NAME="DRAM_ADDR[0]">DRAM_ADDR[0]</A> = OUTPUT();


<P> --A1L48 is DRAM_ADDR[1]~output at IOOBUF_X36_Y0_N2
<P><A NAME="A1L48">A1L48</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_addr[1]">X1_m_addr[1]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_ADDR[1] is DRAM_ADDR[1] at PIN_AA14
<P><A NAME="DRAM_ADDR[1]">DRAM_ADDR[1]</A> = OUTPUT();


<P> --A1L50 is DRAM_ADDR[2]~output at IOOBUF_X40_Y0_N19
<P><A NAME="A1L50">A1L50</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_addr[2]">X1_m_addr[2]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_ADDR[2] is DRAM_ADDR[2] at PIN_Y16
<P><A NAME="DRAM_ADDR[2]">DRAM_ADDR[2]</A> = OUTPUT();


<P> --A1L52 is DRAM_ADDR[3]~output at IOOBUF_X28_Y0_N36
<P><A NAME="A1L52">A1L52</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_addr[3]">X1_m_addr[3]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_ADDR[3] is DRAM_ADDR[3] at PIN_AK7
<P><A NAME="DRAM_ADDR[3]">DRAM_ADDR[3]</A> = OUTPUT();


<P> --A1L54 is DRAM_ADDR[4]~output at IOOBUF_X30_Y0_N2
<P><A NAME="A1L54">A1L54</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_addr[4]">X1_m_addr[4]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_ADDR[4] is DRAM_ADDR[4] at PIN_AH13
<P><A NAME="DRAM_ADDR[4]">DRAM_ADDR[4]</A> = OUTPUT();


<P> --A1L56 is DRAM_ADDR[5]~output at IOOBUF_X36_Y0_N53
<P><A NAME="A1L56">A1L56</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_addr[5]">X1_m_addr[5]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_ADDR[5] is DRAM_ADDR[5] at PIN_AK13
<P><A NAME="DRAM_ADDR[5]">DRAM_ADDR[5]</A> = OUTPUT();


<P> --A1L58 is DRAM_ADDR[6]~output at IOOBUF_X32_Y0_N19
<P><A NAME="A1L58">A1L58</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_addr[6]">X1_m_addr[6]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_ADDR[6] is DRAM_ADDR[6] at PIN_AF15
<P><A NAME="DRAM_ADDR[6]">DRAM_ADDR[6]</A> = OUTPUT();


<P> --A1L60 is DRAM_ADDR[7]~output at IOOBUF_X32_Y0_N53
<P><A NAME="A1L60">A1L60</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_addr[7]">X1_m_addr[7]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_ADDR[7] is DRAM_ADDR[7] at PIN_AH8
<P><A NAME="DRAM_ADDR[7]">DRAM_ADDR[7]</A> = OUTPUT();


<P> --A1L62 is DRAM_ADDR[8]~output at IOOBUF_X32_Y0_N36
<P><A NAME="A1L62">A1L62</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_addr[8]">X1_m_addr[8]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_ADDR[8] is DRAM_ADDR[8] at PIN_AH7
<P><A NAME="DRAM_ADDR[8]">DRAM_ADDR[8]</A> = OUTPUT();


<P> --A1L64 is DRAM_ADDR[9]~output at IOOBUF_X30_Y0_N19
<P><A NAME="A1L64">A1L64</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_addr[9]">X1_m_addr[9]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_ADDR[9] is DRAM_ADDR[9] at PIN_AH14
<P><A NAME="DRAM_ADDR[9]">DRAM_ADDR[9]</A> = OUTPUT();


<P> --A1L66 is DRAM_ADDR[10]~output at IOOBUF_X50_Y0_N59
<P><A NAME="A1L66">A1L66</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_addr[10]">X1_m_addr[10]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_ADDR[10] is DRAM_ADDR[10] at PIN_AF18
<P><A NAME="DRAM_ADDR[10]">DRAM_ADDR[10]</A> = OUTPUT();


<P> --A1L68 is DRAM_ADDR[11]~output at IOOBUF_X50_Y0_N76
<P><A NAME="A1L68">A1L68</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_addr[11]">X1_m_addr[11]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_ADDR[11] is DRAM_ADDR[11] at PIN_AG16
<P><A NAME="DRAM_ADDR[11]">DRAM_ADDR[11]</A> = OUTPUT();


<P> --A1L70 is DRAM_ADDR[12]~output at IOOBUF_X36_Y0_N19
<P><A NAME="A1L70">A1L70</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_addr[12]">X1_m_addr[12]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_ADDR[12] is DRAM_ADDR[12] at PIN_AA15
<P><A NAME="DRAM_ADDR[12]">DRAM_ADDR[12]</A> = OUTPUT();


<P> --A1L73 is DRAM_BA[0]~output at IOOBUF_X28_Y0_N19
<P><A NAME="A1L73">A1L73</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_bank[0]">X1_m_bank[0]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_BA[0] is DRAM_BA[0] at PIN_AC14
<P><A NAME="DRAM_BA[0]">DRAM_BA[0]</A> = OUTPUT();


<P> --A1L75 is DRAM_BA[1]~output at IOOBUF_X30_Y0_N36
<P><A NAME="A1L75">A1L75</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_bank[1]">X1_m_bank[1]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_BA[1] is DRAM_BA[1] at PIN_AJ9
<P><A NAME="DRAM_BA[1]">DRAM_BA[1]</A> = OUTPUT();


<P> --A1L83 is DRAM_CS_N~output at IOOBUF_X16_Y0_N2
<P><A NAME="A1L83">A1L83</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_cmd[3]">X1_m_cmd[3]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_CS_N is DRAM_CS_N at PIN_AC12
<P><A NAME="DRAM_CS_N">DRAM_CS_N</A> = OUTPUT();


<P> --A1L77 is DRAM_CAS_N~output at IOOBUF_X22_Y0_N2
<P><A NAME="A1L77">A1L77</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_cmd[1]">X1_m_cmd[1]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_CAS_N is DRAM_CAS_N at PIN_AE13
<P><A NAME="DRAM_CAS_N">DRAM_CAS_N</A> = OUTPUT();


<P> --A1L136 is DRAM_RAS_N~output at IOOBUF_X12_Y0_N2
<P><A NAME="A1L136">A1L136</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_cmd[2]">X1_m_cmd[2]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_RAS_N is DRAM_RAS_N at PIN_AA12
<P><A NAME="DRAM_RAS_N">DRAM_RAS_N</A> = OUTPUT();


<P> --A1L140 is DRAM_WE_N~output at IOOBUF_X20_Y0_N19
<P><A NAME="A1L140">A1L140</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_cmd[0]">X1_m_cmd[0]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_WE_N is DRAM_WE_N at PIN_AB13
<P><A NAME="DRAM_WE_N">DRAM_WE_N</A> = OUTPUT();


<P> --A1L138 is DRAM_UDQM~output at IOOBUF_X28_Y0_N53
<P><A NAME="A1L138">A1L138</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_dqm[1]">X1_m_dqm[1]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_UDQM is DRAM_UDQM at PIN_AK8
<P><A NAME="DRAM_UDQM">DRAM_UDQM</A> = OUTPUT();


<P> --A1L134 is DRAM_LDQM~output at IOOBUF_X28_Y0_N2
<P><A NAME="A1L134">A1L134</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_m_dqm[0]">X1_m_dqm[0]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_LDQM is DRAM_LDQM at PIN_AB15
<P><A NAME="DRAM_LDQM">DRAM_LDQM</A> = OUTPUT();


<P> --A1L28 is AUD_DACDAT~output at IOOBUF_X38_Y0_N2
<P><A NAME="A1L28">A1L28</A> = OUTPUT_BUFFER.O(.I(<A HREF="#JB1_serial_audio_out_data">JB1_serial_audio_out_data</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --AUD_DACDAT is AUD_DACDAT at PIN_AG15
<P><A NAME="AUD_DACDAT">AUD_DACDAT</A> = OUTPUT();


<P> --A1L33 is AUD_XCK~output at IOOBUF_X14_Y0_N19
<P><A NAME="A1L33">A1L33</A> = OUTPUT_BUFFER.O(.I(<A HREF="#count[1]">count[1]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --AUD_XCK is AUD_XCK at PIN_AJ2
<P><A NAME="AUD_XCK">AUD_XCK</A> = OUTPUT();


<P> --A1L142 is FPGA_I2C_SCLK~output at IOOBUF_X16_Y0_N19
<P><A NAME="A1L142">A1L142</A> = OUTPUT_BUFFER.O(.I(<A HREF="#XB1L32">XB1L32</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --FPGA_I2C_SCLK is FPGA_I2C_SCLK at PIN_AD12
<P><A NAME="FPGA_I2C_SCLK">FPGA_I2C_SCLK</A> = OUTPUT();


<P> --A1L327 is LEDR[0]~output at IOOBUF_X56_Y0_N53
<P><A NAME="A1L327">A1L327</A> = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[0] is LEDR[0] at PIN_AH18
<P><A NAME="LEDR[0]">LEDR[0]</A> = OUTPUT();


<P> --A1L329 is LEDR[1]~output at IOOBUF_X22_Y81_N2
<P><A NAME="A1L329">A1L329</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[1] is LEDR[1] at PIN_E12
<P><A NAME="LEDR[1]">LEDR[1]</A> = OUTPUT();


<P> --A1L331 is LEDR[2]~output at IOOBUF_X86_Y0_N19
<P><A NAME="A1L331">A1L331</A> = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[2] is LEDR[2] at PIN_AC23
<P><A NAME="LEDR[2]">LEDR[2]</A> = OUTPUT();


<P> --A1L333 is LEDR[3]~output at IOOBUF_X89_Y25_N39
<P><A NAME="A1L333">A1L333</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[3] is LEDR[3] at PIN_AD30
<P><A NAME="LEDR[3]">LEDR[3]</A> = OUTPUT();


<P> --A1L335 is LEDR[4]~output at IOOBUF_X76_Y0_N53
<P><A NAME="A1L335">A1L335</A> = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[4] is LEDR[4] at PIN_AK26
<P><A NAME="LEDR[4]">LEDR[4]</A> = OUTPUT();


<P> --A1L337 is LEDR[5]~output at IOOBUF_X34_Y81_N93
<P><A NAME="A1L337">A1L337</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[5] is LEDR[5] at PIN_A8
<P><A NAME="LEDR[5]">LEDR[5]</A> = OUTPUT();


<P> --A1L339 is LEDR[6]~output at IOOBUF_X89_Y25_N56
<P><A NAME="A1L339">A1L339</A> = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[6] is LEDR[6] at PIN_AC30
<P><A NAME="LEDR[6]">LEDR[6]</A> = OUTPUT();


<P> --A1L341 is LEDR[7]~output at IOOBUF_X10_Y0_N93
<P><A NAME="A1L341">A1L341</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[7] is LEDR[7] at PIN_AG7
<P><A NAME="LEDR[7]">LEDR[7]</A> = OUTPUT();


<P> --GPIO_0[4] is GPIO_0[4] at PIN_AE23
<P><A NAME="GPIO_0[4]">GPIO_0[4]</A> = BIDIR();



<P> --GPIO_0[5] is GPIO_0[5] at PIN_AK18
<P><A NAME="GPIO_0[5]">GPIO_0[5]</A> = BIDIR();



<P> --GPIO_0[6] is GPIO_0[6] at PIN_G11
<P><A NAME="GPIO_0[6]">GPIO_0[6]</A> = BIDIR();



<P> --GPIO_0[7] is GPIO_0[7] at PIN_AA26
<P><A NAME="GPIO_0[7]">GPIO_0[7]</A> = BIDIR();



<P> --GPIO_0[8] is GPIO_0[8] at PIN_D9
<P><A NAME="GPIO_0[8]">GPIO_0[8]</A> = BIDIR();



<P> --GPIO_0[9] is GPIO_0[9] at PIN_E4
<P><A NAME="GPIO_0[9]">GPIO_0[9]</A> = BIDIR();



<P> --GPIO_0[10] is GPIO_0[10] at PIN_D1
<P><A NAME="GPIO_0[10]">GPIO_0[10]</A> = BIDIR();



<P> --GPIO_0[11] is GPIO_0[11] at PIN_D7
<P><A NAME="GPIO_0[11]">GPIO_0[11]</A> = BIDIR();



<P> --GPIO_0[12] is GPIO_0[12] at PIN_G15
<P><A NAME="GPIO_0[12]">GPIO_0[12]</A> = BIDIR();



<P> --GPIO_0[13] is GPIO_0[13] at PIN_E13
<P><A NAME="GPIO_0[13]">GPIO_0[13]</A> = BIDIR();



<P> --GPIO_0[14] is GPIO_0[14] at PIN_Y19
<P><A NAME="GPIO_0[14]">GPIO_0[14]</A> = BIDIR();



<P> --GPIO_0[15] is GPIO_0[15] at PIN_W25
<P><A NAME="GPIO_0[15]">GPIO_0[15]</A> = BIDIR();



<P> --GPIO_0[16] is GPIO_0[16] at PIN_Y26
<P><A NAME="GPIO_0[16]">GPIO_0[16]</A> = BIDIR();



<P> --GPIO_0[17] is GPIO_0[17] at PIN_AF10
<P><A NAME="GPIO_0[17]">GPIO_0[17]</A> = BIDIR();



<P> --GPIO_0[18] is GPIO_0[18] at PIN_AG22
<P><A NAME="GPIO_0[18]">GPIO_0[18]</A> = BIDIR();



<P> --GPIO_0[19] is GPIO_0[19] at PIN_AH22
<P><A NAME="GPIO_0[19]">GPIO_0[19]</A> = BIDIR();



<P> --GPIO_0[20] is GPIO_0[20] at PIN_AJ25
<P><A NAME="GPIO_0[20]">GPIO_0[20]</A> = BIDIR();



<P> --GPIO_0[21] is GPIO_0[21] at PIN_A4
<P><A NAME="GPIO_0[21]">GPIO_0[21]</A> = BIDIR();



<P> --GPIO_0[22] is GPIO_0[22] at PIN_K7
<P><A NAME="GPIO_0[22]">GPIO_0[22]</A> = BIDIR();



<P> --GPIO_0[23] is GPIO_0[23] at PIN_AG27
<P><A NAME="GPIO_0[23]">GPIO_0[23]</A> = BIDIR();



<P> --GPIO_0[24] is GPIO_0[24] at PIN_AC28
<P><A NAME="GPIO_0[24]">GPIO_0[24]</A> = BIDIR();



<P> --GPIO_0[25] is GPIO_0[25] at PIN_AG30
<P><A NAME="GPIO_0[25]">GPIO_0[25]</A> = BIDIR();



<P> --GPIO_0[26] is GPIO_0[26] at PIN_AH28
<P><A NAME="GPIO_0[26]">GPIO_0[26]</A> = BIDIR();



<P> --GPIO_0[27] is GPIO_0[27] at PIN_AD9
<P><A NAME="GPIO_0[27]">GPIO_0[27]</A> = BIDIR();



<P> --GPIO_0[28] is GPIO_0[28] at PIN_H7
<P><A NAME="GPIO_0[28]">GPIO_0[28]</A> = BIDIR();



<P> --GPIO_0[29] is GPIO_0[29] at PIN_AE29
<P><A NAME="GPIO_0[29]">GPIO_0[29]</A> = BIDIR();



<P> --GPIO_0[30] is GPIO_0[30] at PIN_K14
<P><A NAME="GPIO_0[30]">GPIO_0[30]</A> = BIDIR();



<P> --GPIO_0[31] is GPIO_0[31] at PIN_AK27
<P><A NAME="GPIO_0[31]">GPIO_0[31]</A> = BIDIR();



<P> --GPIO_0[32] is GPIO_0[32] at PIN_AE18
<P><A NAME="GPIO_0[32]">GPIO_0[32]</A> = BIDIR();



<P> --GPIO_0[33] is GPIO_0[33] at PIN_AK24
<P><A NAME="GPIO_0[33]">GPIO_0[33]</A> = BIDIR();



<P> --GPIO_0[34] is GPIO_0[34] at PIN_Y27
<P><A NAME="GPIO_0[34]">GPIO_0[34]</A> = BIDIR();



<P> --GPIO_0[35] is GPIO_0[35] at PIN_AG5
<P><A NAME="GPIO_0[35]">GPIO_0[35]</A> = BIDIR();



<P> --DRAM_DQ[0] is DRAM_DQ[0] at PIN_AK6
<P><A NAME="DRAM_DQ[0]">DRAM_DQ[0]</A> = BIDIR();


<P> --A1L86 is DRAM_DQ[0]~input at IOIBUF_X24_Y0_N52
<P><A NAME="A1L86">A1L86</A> = INPUT_BUFFER(.I(<A HREF="#DRAM_DQ[0]">DRAM_DQ[0]</A>), );


<P> --DRAM_DQ[1] is DRAM_DQ[1] at PIN_AJ5
<P><A NAME="DRAM_DQ[1]">DRAM_DQ[1]</A> = BIDIR();


<P> --A1L89 is DRAM_DQ[1]~input at IOIBUF_X24_Y0_N35
<P><A NAME="A1L89">A1L89</A> = INPUT_BUFFER(.I(<A HREF="#DRAM_DQ[1]">DRAM_DQ[1]</A>), );


<P> --DRAM_DQ[2] is DRAM_DQ[2] at PIN_AK4
<P><A NAME="DRAM_DQ[2]">DRAM_DQ[2]</A> = BIDIR();


<P> --A1L92 is DRAM_DQ[2]~input at IOIBUF_X22_Y0_N52
<P><A NAME="A1L92">A1L92</A> = INPUT_BUFFER(.I(<A HREF="#DRAM_DQ[2]">DRAM_DQ[2]</A>), );


<P> --DRAM_DQ[3] is DRAM_DQ[3] at PIN_AE14
<P><A NAME="DRAM_DQ[3]">DRAM_DQ[3]</A> = BIDIR();


<P> --A1L95 is DRAM_DQ[3]~input at IOIBUF_X24_Y0_N18
<P><A NAME="A1L95">A1L95</A> = INPUT_BUFFER(.I(<A HREF="#DRAM_DQ[3]">DRAM_DQ[3]</A>), );


<P> --DRAM_DQ[4] is DRAM_DQ[4] at PIN_AG8
<P><A NAME="DRAM_DQ[4]">DRAM_DQ[4]</A> = BIDIR();


<P> --A1L98 is DRAM_DQ[4]~input at IOIBUF_X8_Y0_N52
<P><A NAME="A1L98">A1L98</A> = INPUT_BUFFER(.I(<A HREF="#DRAM_DQ[4]">DRAM_DQ[4]</A>), );


<P> --DRAM_DQ[5] is DRAM_DQ[5] at PIN_AJ6
<P><A NAME="DRAM_DQ[5]">DRAM_DQ[5]</A> = BIDIR();


<P> --A1L101 is DRAM_DQ[5]~input at IOIBUF_X26_Y0_N75
<P><A NAME="A1L101">A1L101</A> = INPUT_BUFFER(.I(<A HREF="#DRAM_DQ[5]">DRAM_DQ[5]</A>), );


<P> --DRAM_DQ[6] is DRAM_DQ[6] at PIN_AG12
<P><A NAME="DRAM_DQ[6]">DRAM_DQ[6]</A> = BIDIR();


<P> --A1L104 is DRAM_DQ[6]~input at IOIBUF_X26_Y0_N41
<P><A NAME="A1L104">A1L104</A> = INPUT_BUFFER(.I(<A HREF="#DRAM_DQ[6]">DRAM_DQ[6]</A>), );


<P> --DRAM_DQ[7] is DRAM_DQ[7] at PIN_AA13
<P><A NAME="DRAM_DQ[7]">DRAM_DQ[7]</A> = BIDIR();


<P> --A1L107 is DRAM_DQ[7]~input at IOIBUF_X20_Y0_N1
<P><A NAME="A1L107">A1L107</A> = INPUT_BUFFER(.I(<A HREF="#DRAM_DQ[7]">DRAM_DQ[7]</A>), );


<P> --DRAM_DQ[8] is DRAM_DQ[8] at PIN_AH5
<P><A NAME="DRAM_DQ[8]">DRAM_DQ[8]</A> = BIDIR();


<P> --A1L110 is DRAM_DQ[8]~input at IOIBUF_X14_Y0_N52
<P><A NAME="A1L110">A1L110</A> = INPUT_BUFFER(.I(<A HREF="#DRAM_DQ[8]">DRAM_DQ[8]</A>), );


<P> --DRAM_DQ[9] is DRAM_DQ[9] at PIN_AD14
<P><A NAME="DRAM_DQ[9]">DRAM_DQ[9]</A> = BIDIR();


<P> --A1L113 is DRAM_DQ[9]~input at IOIBUF_X24_Y0_N1
<P><A NAME="A1L113">A1L113</A> = INPUT_BUFFER(.I(<A HREF="#DRAM_DQ[9]">DRAM_DQ[9]</A>), );


<P> --DRAM_DQ[10] is DRAM_DQ[10] at PIN_AJ7
<P><A NAME="DRAM_DQ[10]">DRAM_DQ[10]</A> = BIDIR();


<P> --A1L116 is DRAM_DQ[10]~input at IOIBUF_X26_Y0_N92
<P><A NAME="A1L116">A1L116</A> = INPUT_BUFFER(.I(<A HREF="#DRAM_DQ[10]">DRAM_DQ[10]</A>), );


<P> --DRAM_DQ[11] is DRAM_DQ[11] at PIN_AH3
<P><A NAME="DRAM_DQ[11]">DRAM_DQ[11]</A> = BIDIR();


<P> --A1L119 is DRAM_DQ[11]~input at IOIBUF_X16_Y0_N52
<P><A NAME="A1L119">A1L119</A> = INPUT_BUFFER(.I(<A HREF="#DRAM_DQ[11]">DRAM_DQ[11]</A>), );


<P> --DRAM_DQ[12] is DRAM_DQ[12] at PIN_AG2
<P><A NAME="DRAM_DQ[12]">DRAM_DQ[12]</A> = BIDIR();


<P> --A1L122 is DRAM_DQ[12]~input at IOIBUF_X16_Y0_N35
<P><A NAME="A1L122">A1L122</A> = INPUT_BUFFER(.I(<A HREF="#DRAM_DQ[12]">DRAM_DQ[12]</A>), );


<P> --DRAM_DQ[13] is DRAM_DQ[13] at PIN_AF13
<P><A NAME="DRAM_DQ[13]">DRAM_DQ[13]</A> = BIDIR();


<P> --A1L125 is DRAM_DQ[13]~input at IOIBUF_X22_Y0_N18
<P><A NAME="A1L125">A1L125</A> = INPUT_BUFFER(.I(<A HREF="#DRAM_DQ[13]">DRAM_DQ[13]</A>), );


<P> --DRAM_DQ[14] is DRAM_DQ[14] at PIN_AG13
<P><A NAME="DRAM_DQ[14]">DRAM_DQ[14]</A> = BIDIR();


<P> --A1L128 is DRAM_DQ[14]~input at IOIBUF_X26_Y0_N58
<P><A NAME="A1L128">A1L128</A> = INPUT_BUFFER(.I(<A HREF="#DRAM_DQ[14]">DRAM_DQ[14]</A>), );


<P> --DRAM_DQ[15] is DRAM_DQ[15] at PIN_AK2
<P><A NAME="DRAM_DQ[15]">DRAM_DQ[15]</A> = BIDIR();


<P> --A1L131 is DRAM_DQ[15]~input at IOIBUF_X20_Y0_N35
<P><A NAME="A1L131">A1L131</A> = INPUT_BUFFER(.I(<A HREF="#DRAM_DQ[15]">DRAM_DQ[15]</A>), );


<P> --AUD_ADCLRCK is AUD_ADCLRCK at PIN_AH2
<P><A NAME="AUD_ADCLRCK">AUD_ADCLRCK</A> = BIDIR();


<P> --A1L22 is AUD_ADCLRCK~input at IOIBUF_X10_Y0_N58
<P><A NAME="A1L22">A1L22</A> = INPUT_BUFFER(.I(<A HREF="#AUD_ADCLRCK">AUD_ADCLRCK</A>), );


<P> --AUD_BCLK is AUD_BCLK at PIN_F11
<P><A NAME="AUD_BCLK">AUD_BCLK</A> = BIDIR();


<P> --A1L25 is AUD_BCLK~input at IOIBUF_X18_Y81_N41
<P><A NAME="A1L25">A1L25</A> = INPUT_BUFFER(.I(<A HREF="#AUD_BCLK">AUD_BCLK</A>), );


<P> --AUD_DACLRCK is AUD_DACLRCK at PIN_AH9
<P><A NAME="AUD_DACLRCK">AUD_DACLRCK</A> = BIDIR();


<P> --A1L30 is AUD_DACLRCK~input at IOIBUF_X18_Y0_N92
<P><A NAME="A1L30">A1L30</A> = INPUT_BUFFER(.I(<A HREF="#AUD_DACLRCK">AUD_DACLRCK</A>), );


<P> --FPGA_I2C_SDAT is FPGA_I2C_SDAT at PIN_AG11
<P><A NAME="FPGA_I2C_SDAT">FPGA_I2C_SDAT</A> = BIDIR();


<P> --A1L144 is FPGA_I2C_SDAT~input at IOIBUF_X18_Y0_N58
<P><A NAME="A1L144">A1L144</A> = INPUT_BUFFER(.I(<A HREF="#FPGA_I2C_SDAT">FPGA_I2C_SDAT</A>), );


<P> --GPIO_0[0] is GPIO_0[0] at PIN_E11
<P><A NAME="GPIO_0[0]">GPIO_0[0]</A> = BIDIR();



<P> --GPIO_0[1] is GPIO_0[1] at PIN_AH12
<P><A NAME="GPIO_0[1]">GPIO_0[1]</A> = BIDIR();



<P> --GPIO_0[2] is GPIO_0[2] at PIN_AF11
<P><A NAME="GPIO_0[2]">GPIO_0[2]</A> = BIDIR();



<P> --GPIO_0[3] is GPIO_0[3] at PIN_AG6
<P><A NAME="GPIO_0[3]">GPIO_0[3]</A> = BIDIR();



<P> --A1L37 is CLOCK2_50~input at IOIBUF_X32_Y0_N1
<P><A NAME="A1L37">A1L37</A> = INPUT_BUFFER(.I(<A HREF="#CLOCK2_50">CLOCK2_50</A>), );


<P> --CLOCK2_50 is CLOCK2_50 at PIN_AF14
<P><A NAME="CLOCK2_50">CLOCK2_50</A> = INPUT();


<P> --A1L318 is KEY[0]~input at IOIBUF_X8_Y0_N35
<P><A NAME="A1L318">A1L318</A> = INPUT_BUFFER(.I(<A HREF="#KEY[0]">KEY[0]</A>), );


<P> --KEY[0] is KEY[0] at PIN_AF9
<P><A NAME="KEY[0]">KEY[0]</A> = INPUT();


<P> --A1L345 is SW[0]~input at IOIBUF_X22_Y0_N35
<P><A NAME="A1L345">A1L345</A> = INPUT_BUFFER(.I(<A HREF="#SW[0]">SW[0]</A>), );


<P> --SW[0] is SW[0] at PIN_AJ4
<P><A NAME="SW[0]">SW[0]</A> = INPUT();


<P> --A1L351 is SW[3]~input at IOIBUF_X34_Y0_N58
<P><A NAME="A1L351">A1L351</A> = INPUT_BUFFER(.I(<A HREF="#SW[3]">SW[3]</A>), );


<P> --SW[3] is SW[3] at PIN_AK11
<P><A NAME="SW[3]">SW[3]</A> = INPUT();


<P> --A1L353 is SW[4]~input at IOIBUF_X12_Y0_N18
<P><A NAME="A1L353">A1L353</A> = INPUT_BUFFER(.I(<A HREF="#SW[4]">SW[4]</A>), );


<P> --SW[4] is SW[4] at PIN_AB12
<P><A NAME="SW[4]">SW[4]</A> = INPUT();


<P> --A1L357 is SW[6]~input at IOIBUF_X34_Y0_N92
<P><A NAME="A1L357">A1L357</A> = INPUT_BUFFER(.I(<A HREF="#SW[6]">SW[6]</A>), );


<P> --SW[6] is SW[6] at PIN_AJ10
<P><A NAME="SW[6]">SW[6]</A> = INPUT();


<P> --A1L355 is SW[5]~input at IOIBUF_X62_Y0_N52
<P><A NAME="A1L355">A1L355</A> = INPUT_BUFFER(.I(<A HREF="#SW[5]">SW[5]</A>), );


<P> --SW[5] is SW[5] at PIN_AJ21
<P><A NAME="SW[5]">SW[5]</A> = INPUT();


<P> --A1L359 is SW[7]~input at IOIBUF_X36_Y0_N35
<P><A NAME="A1L359">A1L359</A> = INPUT_BUFFER(.I(<A HREF="#SW[7]">SW[7]</A>), );


<P> --SW[7] is SW[7] at PIN_AK12
<P><A NAME="SW[7]">SW[7]</A> = INPUT();


<P> --A1L20 is AUD_ADCDAT~input at IOIBUF_X10_Y0_N75
<P><A NAME="A1L20">A1L20</A> = INPUT_BUFFER(.I(<A HREF="#AUD_ADCDAT">AUD_ADCDAT</A>), );


<P> --AUD_ADCDAT is AUD_ADCDAT at PIN_AF8
<P><A NAME="AUD_ADCDAT">AUD_ADCDAT</A> = INPUT();


<P> --A1L349 is SW[2]~input at IOIBUF_X20_Y0_N52
<P><A NAME="A1L349">A1L349</A> = INPUT_BUFFER(.I(<A HREF="#SW[2]">SW[2]</A>), );


<P> --SW[2] is SW[2] at PIN_AK3
<P><A NAME="SW[2]">SW[2]</A> = INPUT();


<P> --A1L347 is SW[1]~input at IOIBUF_X18_Y0_N75
<P><A NAME="A1L347">A1L347</A> = INPUT_BUFFER(.I(<A HREF="#SW[1]">SW[1]</A>), );


<P> --SW[1] is SW[1] at PIN_AG10
<P><A NAME="SW[1]">SW[1]</A> = INPUT();










<P> --LF1L6 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN at FRACTIONALPLL_X0_Y15_N0
<P><A NAME="LF1L6">LF1L6</A> = EQUATION NOT SUPPORTED;

<P> --LF1_fboutclk_wire[0] is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|fboutclk_wire[0] at FRACTIONALPLL_X0_Y15_N0
<P><A NAME="LF1_fboutclk_wire[0]">LF1_fboutclk_wire[0]</A> = EQUATION NOT SUPPORTED;

<P> --LF1_locked_wire[0] is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|locked_wire[0] at FRACTIONALPLL_X0_Y15_N0
<P><A NAME="LF1_locked_wire[0]">LF1_locked_wire[0]</A> = EQUATION NOT SUPPORTED;

<P> --LF1L15 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK at FRACTIONALPLL_X0_Y15_N0
<P><A NAME="LF1L15">LF1L15</A> = EQUATION NOT SUPPORTED;

<P> --LF1L7 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 at FRACTIONALPLL_X0_Y15_N0
<P><A NAME="LF1L7">LF1L7</A> = EQUATION NOT SUPPORTED;

<P> --LF1L8 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 at FRACTIONALPLL_X0_Y15_N0
<P><A NAME="LF1L8">LF1L8</A> = EQUATION NOT SUPPORTED;

<P> --LF1L9 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 at FRACTIONALPLL_X0_Y15_N0
<P><A NAME="LF1L9">LF1L9</A> = EQUATION NOT SUPPORTED;

<P> --LF1L10 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 at FRACTIONALPLL_X0_Y15_N0
<P><A NAME="LF1L10">LF1L10</A> = EQUATION NOT SUPPORTED;

<P> --LF1L11 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 at FRACTIONALPLL_X0_Y15_N0
<P><A NAME="LF1L11">LF1L11</A> = EQUATION NOT SUPPORTED;

<P> --LF1L12 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 at FRACTIONALPLL_X0_Y15_N0
<P><A NAME="LF1L12">LF1L12</A> = EQUATION NOT SUPPORTED;

<P> --LF1L13 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 at FRACTIONALPLL_X0_Y15_N0
<P><A NAME="LF1L13">LF1L13</A> = EQUATION NOT SUPPORTED;

<P> --LF1L14 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 at FRACTIONALPLL_X0_Y15_N0
<P><A NAME="LF1L14">LF1L14</A> = EQUATION NOT SUPPORTED;

<P> --LF1L16 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 at FRACTIONALPLL_X0_Y15_N0
<P><A NAME="LF1L16">LF1L16</A> = EQUATION NOT SUPPORTED;

<P> --LF1L17 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 at FRACTIONALPLL_X0_Y15_N0
<P><A NAME="LF1L17">LF1L17</A> = EQUATION NOT SUPPORTED;

<P> --LF1L18 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 at FRACTIONALPLL_X0_Y15_N0
<P><A NAME="LF1L18">LF1L18</A> = EQUATION NOT SUPPORTED;

<P> --LF1L19 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 at FRACTIONALPLL_X0_Y15_N0
<P><A NAME="LF1L19">LF1L19</A> = EQUATION NOT SUPPORTED;

<P> --LF1L20 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 at FRACTIONALPLL_X0_Y15_N0
<P><A NAME="LF1L20">LF1L20</A> = EQUATION NOT SUPPORTED;

<P> --LF1L21 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 at FRACTIONALPLL_X0_Y15_N0
<P><A NAME="LF1L21">LF1L21</A> = EQUATION NOT SUPPORTED;

<P> --LF1L22 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 at FRACTIONALPLL_X0_Y15_N0
<P><A NAME="LF1L22">LF1L22</A> = EQUATION NOT SUPPORTED;

<P> --LF1L23 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 at FRACTIONALPLL_X0_Y15_N0
<P><A NAME="LF1L23">LF1L23</A> = EQUATION NOT SUPPORTED;


<P> --LF1L34 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT at PLLREFCLKSELECT_X0_Y21_N0
<P><A NAME="LF1L34">LF1L34</A> = EQUATION NOT SUPPORTED;

<P> --LF1L35 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF at PLLREFCLKSELECT_X0_Y21_N0
<P><A NAME="LF1L35">LF1L35</A> = EQUATION NOT SUPPORTED;


<P> --LF1L28 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT at PLLRECONFIG_X0_Y19_N0
<P><A NAME="LF1L28">LF1L28</A> = EQUATION NOT SUPPORTED;

<P> --LF1L31 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM at PLLRECONFIG_X0_Y19_N0
<P><A NAME="LF1L31">LF1L31</A> = EQUATION NOT SUPPORTED;

<P> --LF1L32 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP at PLLRECONFIG_X0_Y19_N0
<P><A NAME="LF1L32">LF1L32</A> = EQUATION NOT SUPPORTED;

<P> --LF1L26 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 at PLLRECONFIG_X0_Y19_N0
<P><A NAME="LF1L26">LF1L26</A> = EQUATION NOT SUPPORTED;

<P> --LF1L27 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7 at PLLRECONFIG_X0_Y19_N0
<P><A NAME="LF1L27">LF1L27</A> = EQUATION NOT SUPPORTED;


<P> --LF1_outclk_wire[0] is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0] at PLLOUTPUTCOUNTER_X0_Y19_N1
<P><A NAME="LF1_outclk_wire[0]">LF1_outclk_wire[0]</A> = EQUATION NOT SUPPORTED;


<P> --LF1_outclk_wire[1] is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1] at PLLOUTPUTCOUNTER_X0_Y21_N1
<P><A NAME="LF1_outclk_wire[1]">LF1_outclk_wire[1]</A> = EQUATION NOT SUPPORTED;


<P> --LF1L43 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 at CLKCTRL_G6
<P><A NAME="LF1L43">LF1L43</A> = cyclonev_clkena(.INCLK = <A HREF="#LF1_outclk_wire[0]">LF1_outclk_wire[0]</A>) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


<P> --LF1L45 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 at CLKCTRL_G7
<P><A NAME="LF1L45">LF1L45</A> = cyclonev_clkena(.INCLK = <A HREF="#LF1_outclk_wire[1]">LF1_outclk_wire[1]</A>) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


<P> --A1L38 is CLOCK2_50~inputCLKENA0 at CLKCTRL_G5
<P><A NAME="A1L38">A1L38</A> = cyclonev_clkena(.INCLK = <A HREF="#A1L37">A1L37</A>) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


<P> --X1_m_cmd[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1] at DDIOOUTCELL_X22_Y0_N10
<P> --register power-up is high

<P><A NAME="X1_m_cmd[1]">X1_m_cmd[1]</A> = DFFEAS(!<A HREF="#X1L81">X1L81</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , VCC, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  );


<P> --X1_m_cmd[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2] at DDIOOUTCELL_X12_Y0_N10
<P> --register power-up is high

<P><A NAME="X1_m_cmd[2]">X1_m_cmd[2]</A> = DFFEAS(!<A HREF="#X1L80">X1L80</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , VCC, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  );


<P> --X1_m_cmd[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0] at DDIOOUTCELL_X20_Y0_N27
<P> --register power-up is high

<P><A NAME="X1_m_cmd[0]">X1_m_cmd[0]</A> = DFFEAS(!<A HREF="#X1L82">X1L82</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , VCC, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  );


<P> --X1_m_data[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0] at DDIOOUTCELL_X24_Y0_N61
<P> --register power-up is low

<P><A NAME="X1_m_data[0]">X1_m_data[0]</A> = DFFEAS(<A HREF="#X1L164">X1L164</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_m_data[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[1] at DDIOOUTCELL_X24_Y0_N44
<P> --register power-up is low

<P><A NAME="X1_m_data[1]">X1_m_data[1]</A> = DFFEAS(<A HREF="#X1L163">X1L163</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_m_data[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[2] at DDIOOUTCELL_X22_Y0_N61
<P> --register power-up is low

<P><A NAME="X1_m_data[2]">X1_m_data[2]</A> = DFFEAS(<A HREF="#X1L162">X1L162</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_m_data[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[3] at DDIOOUTCELL_X24_Y0_N27
<P> --register power-up is low

<P><A NAME="X1_m_data[3]">X1_m_data[3]</A> = DFFEAS(<A HREF="#X1L161">X1L161</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_m_data[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[4] at DDIOOUTCELL_X8_Y0_N61
<P> --register power-up is low

<P><A NAME="X1_m_data[4]">X1_m_data[4]</A> = DFFEAS(<A HREF="#X1L160">X1L160</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_m_data[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[5] at DDIOOUTCELL_X26_Y0_N84
<P> --register power-up is low

<P><A NAME="X1_m_data[5]">X1_m_data[5]</A> = DFFEAS(<A HREF="#X1L159">X1L159</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_m_data[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[6] at DDIOOUTCELL_X26_Y0_N50
<P> --register power-up is low

<P><A NAME="X1_m_data[6]">X1_m_data[6]</A> = DFFEAS(<A HREF="#X1L158">X1L158</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_m_data[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7] at DDIOOUTCELL_X20_Y0_N10
<P> --register power-up is low

<P><A NAME="X1_m_data[7]">X1_m_data[7]</A> = DFFEAS(<A HREF="#X1L157">X1L157</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_m_data[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8] at DDIOOUTCELL_X14_Y0_N61
<P> --register power-up is low

<P><A NAME="X1_m_data[8]">X1_m_data[8]</A> = DFFEAS(<A HREF="#X1L156">X1L156</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_m_data[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[9] at DDIOOUTCELL_X24_Y0_N10
<P> --register power-up is low

<P><A NAME="X1_m_data[9]">X1_m_data[9]</A> = DFFEAS(<A HREF="#X1L155">X1L155</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_m_data[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[10] at DDIOOUTCELL_X26_Y0_N101
<P> --register power-up is low

<P><A NAME="X1_m_data[10]">X1_m_data[10]</A> = DFFEAS(<A HREF="#X1L154">X1L154</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_m_data[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11] at DDIOOUTCELL_X16_Y0_N61
<P> --register power-up is low

<P><A NAME="X1_m_data[11]">X1_m_data[11]</A> = DFFEAS(<A HREF="#X1L153">X1L153</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_m_data[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12] at DDIOOUTCELL_X16_Y0_N44
<P> --register power-up is low

<P><A NAME="X1_m_data[12]">X1_m_data[12]</A> = DFFEAS(<A HREF="#X1L152">X1L152</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_m_data[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[13] at DDIOOUTCELL_X22_Y0_N27
<P> --register power-up is low

<P><A NAME="X1_m_data[13]">X1_m_data[13]</A> = DFFEAS(<A HREF="#X1L151">X1L151</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_m_data[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[14] at DDIOOUTCELL_X26_Y0_N67
<P> --register power-up is low

<P><A NAME="X1_m_data[14]">X1_m_data[14]</A> = DFFEAS(<A HREF="#X1L150">X1L150</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_m_data[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[15] at DDIOOUTCELL_X20_Y0_N44
<P> --register power-up is low

<P><A NAME="X1_m_data[15]">X1_m_data[15]</A> = DFFEAS(<A HREF="#X1L149">X1L149</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1_oe is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe at DDIOOECELL_X24_Y0_N56
<P> --register power-up is high

<P><A NAME="X1_oe">X1_oe</A> = DFFEAS(!<A HREF="#X1L228">X1L228</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , VCC, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , !<A HREF="#X1L347Q">X1L347Q</A>);


<P> --X1L354Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1 at DDIOOECELL_X24_Y0_N39
<P> --register power-up is high

<P><A NAME="X1L354Q">X1L354Q</A> = DFFEAS(!<A HREF="#X1L228">X1L228</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , VCC, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , !<A HREF="#X1L347Q">X1L347Q</A>);


<P> --X1L355Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2 at DDIOOECELL_X22_Y0_N56
<P> --register power-up is high

<P><A NAME="X1L355Q">X1L355Q</A> = DFFEAS(!<A HREF="#X1L228">X1L228</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , VCC, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , !<A HREF="#X1L347Q">X1L347Q</A>);


<P> --X1L356Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3 at DDIOOECELL_X24_Y0_N22
<P> --register power-up is high

<P><A NAME="X1L356Q">X1L356Q</A> = DFFEAS(!<A HREF="#X1L228">X1L228</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , VCC, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , !<A HREF="#X1L347Q">X1L347Q</A>);


<P> --X1L357Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4 at DDIOOECELL_X8_Y0_N56
<P> --register power-up is high

<P><A NAME="X1L357Q">X1L357Q</A> = DFFEAS(!<A HREF="#X1L228">X1L228</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , VCC, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , !<A HREF="#X1L347Q">X1L347Q</A>);


<P> --X1L358Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5 at DDIOOECELL_X26_Y0_N79
<P> --register power-up is high

<P><A NAME="X1L358Q">X1L358Q</A> = DFFEAS(!<A HREF="#X1L228">X1L228</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , VCC, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , !<A HREF="#X1L347Q">X1L347Q</A>);


<P> --X1L359Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6 at DDIOOECELL_X26_Y0_N45
<P> --register power-up is high

<P><A NAME="X1L359Q">X1L359Q</A> = DFFEAS(!<A HREF="#X1L228">X1L228</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , VCC, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , !<A HREF="#X1L347Q">X1L347Q</A>);


<P> --X1L360Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7 at DDIOOECELL_X20_Y0_N5
<P> --register power-up is high

<P><A NAME="X1L360Q">X1L360Q</A> = DFFEAS(!<A HREF="#X1L228">X1L228</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , VCC, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , !<A HREF="#X1L347Q">X1L347Q</A>);


<P> --X1L361Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8 at DDIOOECELL_X14_Y0_N56
<P> --register power-up is high

<P><A NAME="X1L361Q">X1L361Q</A> = DFFEAS(!<A HREF="#X1L228">X1L228</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , VCC, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , !<A HREF="#X1L347Q">X1L347Q</A>);


<P> --X1L362Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9 at DDIOOECELL_X24_Y0_N5
<P> --register power-up is high

<P><A NAME="X1L362Q">X1L362Q</A> = DFFEAS(!<A HREF="#X1L228">X1L228</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , VCC, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , !<A HREF="#X1L347Q">X1L347Q</A>);


<P> --X1L363Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 at DDIOOECELL_X26_Y0_N96
<P> --register power-up is high

<P><A NAME="X1L363Q">X1L363Q</A> = DFFEAS(!<A HREF="#X1L228">X1L228</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , VCC, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , !<A HREF="#X1L347Q">X1L347Q</A>);


<P> --X1L364Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 at DDIOOECELL_X16_Y0_N56
<P> --register power-up is high

<P><A NAME="X1L364Q">X1L364Q</A> = DFFEAS(!<A HREF="#X1L228">X1L228</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , VCC, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , !<A HREF="#X1L347Q">X1L347Q</A>);


<P> --X1L365Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 at DDIOOECELL_X16_Y0_N39
<P> --register power-up is high

<P><A NAME="X1L365Q">X1L365Q</A> = DFFEAS(!<A HREF="#X1L228">X1L228</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , VCC, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , !<A HREF="#X1L347Q">X1L347Q</A>);


<P> --X1L366Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 at DDIOOECELL_X22_Y0_N22
<P> --register power-up is high

<P><A NAME="X1L366Q">X1L366Q</A> = DFFEAS(!<A HREF="#X1L228">X1L228</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , VCC, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , !<A HREF="#X1L347Q">X1L347Q</A>);


<P> --X1L367Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 at DDIOOECELL_X26_Y0_N62
<P> --register power-up is high

<P><A NAME="X1L367Q">X1L367Q</A> = DFFEAS(!<A HREF="#X1L228">X1L228</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  , VCC, <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , !<A HREF="#X1L347Q">X1L347Q</A>);


<P> --JB1L136 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|serial_audio_out_data~feeder at LABCELL_X23_Y5_N39
<P><A NAME="JB1L136">JB1L136</A> = ( <A HREF="#JB1_data_out_shift_reg[15]">JB1_data_out_shift_reg[15]</A> );


<P> --YC2L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[4]~feeder at LABCELL_X30_Y11_N27
<P><A NAME="YC2L8">YC2L8</A> = ( <A HREF="#ZD1_W_alu_result[4]">ZD1_W_alu_result[4]</A> );


<P> --YC2L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[20]~feeder at MLABCELL_X28_Y8_N21
<P><A NAME="YC2L30">YC2L30</A> = ( <A HREF="#ZD1_W_alu_result[20]">ZD1_W_alu_result[20]</A> );


<P> --YC2L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[21]~feeder at MLABCELL_X34_Y12_N27
<P><A NAME="YC2L32">YC2L32</A> = ( <A HREF="#ZD1_W_alu_result[21]">ZD1_W_alu_result[21]</A> );


<P> --YC2L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[19]~feeder at LABCELL_X33_Y8_N24
<P><A NAME="YC2L28">YC2L28</A> = ( <A HREF="#ZD1_W_alu_result[19]">ZD1_W_alu_result[19]</A> );


<P> --YC2L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[22]~feeder at LABCELL_X31_Y6_N57
<P><A NAME="YC2L34">YC2L34</A> = ( <A HREF="#ZD1_W_alu_result[22]">ZD1_W_alu_result[22]</A> );


<P> --YC2L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[23]~feeder at LABCELL_X31_Y6_N12
<P><A NAME="YC2L36">YC2L36</A> = ( <A HREF="#ZD1L890Q">ZD1L890Q</A> );


<P> --YC2L38 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[24]~feeder at LABCELL_X31_Y6_N9
<P><A NAME="YC2L38">YC2L38</A> = ( <A HREF="#ZD1_W_alu_result[24]">ZD1_W_alu_result[24]</A> );


<P> --YC2L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[13]~feeder at LABCELL_X31_Y8_N15
<P><A NAME="YC2L20">YC2L20</A> = ( <A HREF="#ZD1_W_alu_result[13]">ZD1_W_alu_result[13]</A> );


<P> --YC2L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[14]~feeder at LABCELL_X30_Y7_N27
<P><A NAME="YC2L22">YC2L22</A> = ( <A HREF="#ZD1_W_alu_result[14]">ZD1_W_alu_result[14]</A> );


<P> --YC2L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[9]~feeder at LABCELL_X30_Y7_N3
<P><A NAME="YC2L14">YC2L14</A> = ( <A HREF="#ZD1L873Q">ZD1L873Q</A> );


<P> --YC2L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[10]~feeder at LABCELL_X30_Y7_N30
<P><A NAME="YC2L16">YC2L16</A> = ( <A HREF="#ZD1_W_alu_result[10]">ZD1_W_alu_result[10]</A> );


<P> --YC2L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[2]~feeder at LABCELL_X30_Y7_N57
<P><A NAME="YC2L4">YC2L4</A> = ( <A HREF="#ZD1_W_alu_result[2]">ZD1_W_alu_result[2]</A> );


<P> --YC2L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[3]~feeder at LABCELL_X30_Y7_N24
<P><A NAME="YC2L6">YC2L6</A> = ( <A HREF="#ZD1_W_alu_result[3]">ZD1_W_alu_result[3]</A> );


<P> --BC1L2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder at LABCELL_X1_Y1_N36
<P><A NAME="BC1L2">BC1L2</A> = AMPP_FUNCTION(!<A HREF="#BC1_td_shift[0]">BC1_td_shift[0]</A>);


<P> --ZD1L1119 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]~feeder at LABCELL_X40_Y13_N27
<P><A NAME="ZD1L1119">ZD1L1119</A> = <A HREF="#EE2_q_b[0]">EE2_q_b[0]</A>;


<P> --ZD1L1135 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]~feeder at LABCELL_X37_Y11_N12
<P><A NAME="ZD1L1135">ZD1L1135</A> = <A HREF="#EE2_q_b[0]">EE2_q_b[0]</A>;


<P> --BC1L9 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]~feeder at LABCELL_X2_Y4_N3
<P><A NAME="BC1L9">BC1L9</A> = AMPP_FUNCTION(!<A HREF="#BC1_count[1]">BC1_count[1]</A>);


<P> --BC1L103 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder at LABCELL_X4_Y3_N3
<P><A NAME="BC1L103">BC1L103</A> = AMPP_FUNCTION(!<A HREF="#BC1_td_shift[9]">BC1_td_shift[9]</A>);


<P> --BC1L41 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req~feeder at LABCELL_X4_Y3_N18
<P><A NAME="BC1L41">BC1L41</A> = AMPP_FUNCTION(!<A HREF="#BC1_td_shift[9]">BC1_td_shift[9]</A>);


<P> --ZD1L1141 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]~feeder at LABCELL_X37_Y13_N36
<P><A NAME="ZD1L1141">ZD1L1141</A> = <A HREF="#EE2_q_b[3]">EE2_q_b[3]</A>;


<P> --ZD1L1125 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]~feeder at LABCELL_X40_Y13_N57
<P><A NAME="ZD1L1125">ZD1L1125</A> = <A HREF="#EE2_q_b[3]">EE2_q_b[3]</A>;


<P> --ZD1L563 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]~feeder at LABCELL_X36_Y13_N0
<P><A NAME="ZD1L563">ZD1L563</A> = ( <A HREF="#ZD1_D_iw[12]">ZD1_D_iw[12]</A> );


<P> --ZD1L567 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]~feeder at LABCELL_X36_Y13_N48
<P><A NAME="ZD1L567">ZD1L567</A> = ( <A HREF="#ZD1_D_iw[14]">ZD1_D_iw[14]</A> );


<P> --ZD1L1127 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]~feeder at LABCELL_X40_Y13_N39
<P><A NAME="ZD1L1127">ZD1L1127</A> = <A HREF="#EE2_q_b[4]">EE2_q_b[4]</A>;


<P> --ZD1L1143 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]~feeder at LABCELL_X37_Y11_N15
<P><A NAME="ZD1L1143">ZD1L1143</A> = <A HREF="#EE2_q_b[4]">EE2_q_b[4]</A>;


<P> --ZD1L1147 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]~feeder at LABCELL_X37_Y13_N27
<P><A NAME="ZD1L1147">ZD1L1147</A> = ( <A HREF="#EE2_q_b[6]">EE2_q_b[6]</A> );


<P> --ZD1L1131 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]~feeder at LABCELL_X40_Y13_N21
<P><A NAME="ZD1L1131">ZD1L1131</A> = ( <A HREF="#EE2_q_b[6]">EE2_q_b[6]</A> );


<P> --ZD1L1145 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]~feeder at LABCELL_X37_Y13_N6
<P><A NAME="ZD1L1145">ZD1L1145</A> = ( <A HREF="#EE2_q_b[5]">EE2_q_b[5]</A> );


<P> --ZD1L1129 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]~feeder at LABCELL_X40_Y13_N9
<P><A NAME="ZD1L1129">ZD1L1129</A> = <A HREF="#EE2_q_b[5]">EE2_q_b[5]</A>;


<P> --ZD1L573 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]~feeder at LABCELL_X36_Y13_N15
<P><A NAME="ZD1L573">ZD1L573</A> = <A HREF="#ZD1_D_iw[17]">ZD1_D_iw[17]</A>;


<P> --ZD1L1149 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]~feeder at LABCELL_X37_Y13_N57
<P><A NAME="ZD1L1149">ZD1L1149</A> = <A HREF="#EE2_q_b[7]">EE2_q_b[7]</A>;


<P> --ZD1L1133 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]~feeder at LABCELL_X40_Y13_N51
<P><A NAME="ZD1L1133">ZD1L1133</A> = <A HREF="#EE2_q_b[7]">EE2_q_b[7]</A>;


<P> --ZD1L1123 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]~feeder at LABCELL_X40_Y13_N15
<P><A NAME="ZD1L1123">ZD1L1123</A> = <A HREF="#EE2_q_b[2]">EE2_q_b[2]</A>;


<P> --ZD1L1139 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]~feeder at LABCELL_X37_Y13_N33
<P><A NAME="ZD1L1139">ZD1L1139</A> = <A HREF="#EE2_q_b[2]">EE2_q_b[2]</A>;


<P> --BC1L105 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder at LABCELL_X4_Y3_N0
<P><A NAME="BC1L105">BC1L105</A> = AMPP_FUNCTION(!<A HREF="#BC1_td_shift[10]">BC1_td_shift[10]</A>);


<P> --BC1L116 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder at LABCELL_X4_Y3_N39
<P><A NAME="BC1L116">BC1L116</A> = AMPP_FUNCTION(!<A HREF="#BC1_td_shift[10]">BC1_td_shift[10]</A>);


<P> --QC5L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]~feeder at MLABCELL_X28_Y12_N3
<P><A NAME="QC5L5">QC5L5</A> = ( <A HREF="#CE1_readdata[2]">CE1_readdata[2]</A> );


<P> --QC5L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]~feeder at LABCELL_X29_Y10_N57
<P><A NAME="QC5L7">QC5L7</A> = ( <A HREF="#CE1_readdata[3]">CE1_readdata[3]</A> );


<P> --ZD1L1137 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]~feeder at LABCELL_X37_Y13_N48
<P><A NAME="ZD1L1137">ZD1L1137</A> = ( <A HREF="#EE2_q_b[1]">EE2_q_b[1]</A> );


<P> --ZD1L1121 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]~feeder at LABCELL_X40_Y13_N33
<P><A NAME="ZD1L1121">ZD1L1121</A> = <A HREF="#EE2_q_b[1]">EE2_q_b[1]</A>;


<P> --QC5L40 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]~feeder at LABCELL_X29_Y10_N54
<P><A NAME="QC5L40">QC5L40</A> = ( <A HREF="#CE1_readdata[29]">CE1_readdata[29]</A> );


<P> --QC5L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]~feeder at MLABCELL_X21_Y10_N51
<P><A NAME="QC5L35">QC5L35</A> = ( <A HREF="#CE1_readdata[27]">CE1_readdata[27]</A> );


<P> --QC5L42 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]~feeder at MLABCELL_X21_Y10_N0
<P><A NAME="QC5L42">QC5L42</A> = <A HREF="#CE1_readdata[30]">CE1_readdata[30]</A>;


<P> --QC5L38 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]~feeder at MLABCELL_X21_Y10_N48
<P><A NAME="QC5L38">QC5L38</A> = ( <A HREF="#CE1_readdata[28]">CE1_readdata[28]</A> );


<P> --QC5L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]~feeder at LABCELL_X19_Y8_N18
<P><A NAME="QC5L11">QC5L11</A> = ( <A HREF="#CE1_readdata[6]">CE1_readdata[6]</A> );


<P> --T1L14 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[0]~feeder at LABCELL_X17_Y6_N24
<P><A NAME="T1L14">T1L14</A> = ( <A HREF="#T1_address_reg[0]">T1_address_reg[0]</A> );


<P> --UE1L37 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder at LABCELL_X1_Y6_N21
<P><A NAME="UE1L37">UE1L37</A> = ( <A HREF="#VE1_sr[21]">VE1_sr[21]</A> );


<P> --UE1L13 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder at LABCELL_X1_Y6_N18
<P><A NAME="UE1L13">UE1L13</A> = ( <A HREF="#VE1_sr[5]">VE1_sr[5]</A> );


<P> --UE1L44 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder at MLABCELL_X8_Y6_N54
<P><A NAME="UE1L44">UE1L44</A> = ( <A HREF="#VE1_sr[26]">VE1_sr[26]</A> );


<P> --UE1L47 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder at MLABCELL_X3_Y6_N21
<P><A NAME="UE1L47">UE1L47</A> = ( <A HREF="#VE1_sr[28]">VE1_sr[28]</A> );


<P> --T1L19 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[3]~feeder at LABCELL_X17_Y6_N33
<P><A NAME="T1L19">T1L19</A> = ( <A HREF="#T1_address_reg[3]">T1_address_reg[3]</A> );


<P> --T1L24 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[6]~feeder at LABCELL_X17_Y6_N48
<P><A NAME="T1L24">T1L24</A> = ( <A HREF="#T1_address_reg[6]">T1_address_reg[6]</A> );


<P> --T1L22 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[5]~feeder at LABCELL_X17_Y6_N57
<P><A NAME="T1L22">T1L22</A> = ( <A HREF="#T1L35Q">T1L35Q</A> );


<P> --T1L26 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[7]~feeder at LABCELL_X17_Y6_N9
<P><A NAME="T1L26">T1L26</A> = ( <A HREF="#T1L39Q">T1L39Q</A> );


<P> --UE1L32 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder at MLABCELL_X3_Y6_N3
<P><A NAME="UE1L32">UE1L32</A> = ( <A HREF="#VE1_sr[18]">VE1_sr[18]</A> );


<P> --HB1L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[1]~feeder at LABCELL_X13_Y13_N18
<P><A NAME="HB1L15">HB1L15</A> = ( <A HREF="#HB1_data_in_shift_reg[0]">HB1_data_in_shift_reg[0]</A> );


<P> --HB1L53 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[0]~feeder at LABCELL_X18_Y11_N15
<P><A NAME="HB1L53">HB1L53</A> = ( <A HREF="#TB2_counter_reg_bit[0]">TB2_counter_reg_bit[0]</A> );


<P> --UE1L34 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder at MLABCELL_X8_Y8_N6
<P><A NAME="UE1L34">UE1L34</A> = ( <A HREF="#VE1_sr[19]">VE1_sr[19]</A> );


<P> --UE1L15 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder at LABCELL_X2_Y6_N36
<P><A NAME="UE1L15">UE1L15</A> = ( <A HREF="#VE1_sr[6]">VE1_sr[6]</A> );


<P> --UE1L49 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder at MLABCELL_X8_Y8_N9
<P><A NAME="UE1L49">UE1L49</A> = ( <A HREF="#VE1_sr[29]">VE1_sr[29]</A> );


<P> --UE1L54 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder at MLABCELL_X3_Y6_N0
<P><A NAME="UE1L54">UE1L54</A> = ( <A HREF="#VE1_sr[32]">VE1_sr[32]</A> );


<P> --HB1L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[4]~feeder at LABCELL_X13_Y13_N15
<P><A NAME="HB1L20">HB1L20</A> = ( <A HREF="#HB1_data_in_shift_reg[3]">HB1_data_in_shift_reg[3]</A> );


<P> --HB1L58 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[3]~feeder at LABCELL_X18_Y11_N12
<P><A NAME="HB1L58">HB1L58</A> = <A HREF="#TB2_counter_reg_bit[3]">TB2_counter_reg_bit[3]</A>;


<P> --HB1L22 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[5]~feeder at LABCELL_X13_Y13_N27
<P><A NAME="HB1L22">HB1L22</A> = ( <A HREF="#HB1_data_in_shift_reg[4]">HB1_data_in_shift_reg[4]</A> );


<P> --HB1L62 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]~feeder at LABCELL_X18_Y11_N24
<P><A NAME="HB1L62">HB1L62</A> = ( <A HREF="#TB2_counter_reg_bit[6]">TB2_counter_reg_bit[6]</A> );


<P> --HB1L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[7]~feeder at LABCELL_X13_Y13_N9
<P><A NAME="HB1L26">HB1L26</A> = ( <A HREF="#HB1_data_in_shift_reg[6]">HB1_data_in_shift_reg[6]</A> );


<P> --HB1L28 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[8]~feeder at LABCELL_X13_Y13_N30
<P><A NAME="HB1L28">HB1L28</A> = ( <A HREF="#HB1_data_in_shift_reg[7]">HB1_data_in_shift_reg[7]</A> );


<P> --HB1L31 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[9]~feeder at LABCELL_X13_Y13_N45
<P><A NAME="HB1L31">HB1L31</A> = ( <A HREF="#HB1_data_in_shift_reg[8]">HB1_data_in_shift_reg[8]</A> );


<P> --HB1L43 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1]~feeder at LABCELL_X18_Y11_N9
<P><A NAME="HB1L43">HB1L43</A> = <A HREF="#TB1L34Q">TB1L34Q</A>;


<P> --HB1L34 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[11]~feeder at LABCELL_X13_Y13_N51
<P><A NAME="HB1L34">HB1L34</A> = ( <A HREF="#HB1_data_in_shift_reg[10]">HB1_data_in_shift_reg[10]</A> );


<P> --HB1L46 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[3]~feeder at LABCELL_X18_Y11_N27
<P><A NAME="HB1L46">HB1L46</A> = <A HREF="#TB1L38Q">TB1L38Q</A>;


<P> --HB1L36 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[12]~feeder at LABCELL_X13_Y13_N3
<P><A NAME="HB1L36">HB1L36</A> = ( <A HREF="#HB1_data_in_shift_reg[11]">HB1_data_in_shift_reg[11]</A> );


<P> --HB1L55 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[1]~feeder at LABCELL_X18_Y11_N3
<P><A NAME="HB1L55">HB1L55</A> = ( <A HREF="#TB2_counter_reg_bit[1]">TB2_counter_reg_bit[1]</A> );


<P> --UE1L40 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder at LABCELL_X1_Y5_N33
<P><A NAME="UE1L40">UE1L40</A> = ( <A HREF="#VE1_sr[23]">VE1_sr[23]</A> );


<P> --T1L16 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[1]~feeder at LABCELL_X17_Y6_N45
<P><A NAME="T1L16">T1L16</A> = ( <A HREF="#T1_address_reg[1]">T1_address_reg[1]</A> );


<P> --BC1L101 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder at LABCELL_X4_Y3_N57
<P><A NAME="BC1L101">BC1L101</A> = AMPP_FUNCTION(!<A HREF="#BC1_td_shift[8]">BC1_td_shift[8]</A>);


<P> --HB1L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[2]~feeder at LABCELL_X13_Y13_N21
<P><A NAME="HB1L17">HB1L17</A> = ( <A HREF="#HB1_data_in_shift_reg[1]">HB1_data_in_shift_reg[1]</A> );


<P> --UE1L19 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder at LABCELL_X2_Y6_N39
<P><A NAME="UE1L19">UE1L19</A> = ( <A HREF="#VE1_sr[8]">VE1_sr[8]</A> );


<P> --UE1L27 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder at LABCELL_X1_Y6_N54
<P><A NAME="UE1L27">UE1L27</A> = ( <A HREF="#VE1_sr[14]">VE1_sr[14]</A> );


<P> --UE1L21 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder at LABCELL_X1_Y6_N24
<P><A NAME="UE1L21">UE1L21</A> = ( <A HREF="#VE1_sr[9]">VE1_sr[9]</A> );


<P> --UE1L7 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder at LABCELL_X1_Y6_N0
<P><A NAME="UE1L7">UE1L7</A> = ( <A HREF="#VE1_sr[0]">VE1_sr[0]</A> );


<P> --XE1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~feeder at MLABCELL_X6_Y9_N24
<P><A NAME="XE1L2">XE1L2</A> = ( <A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A> );


<P> --T1L56 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[0]~feeder at LABCELL_X17_Y7_N57
<P><A NAME="T1L56">T1L56</A> = ( <A HREF="#ZD1L1110Q">ZD1L1110Q</A> );


<P> --PC8L55 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][19]~feeder at MLABCELL_X25_Y7_N21
<P><A NAME="PC8L55">PC8L55</A> = <A HREF="#YC2L87">YC2L87</A>;


<P> --PC8L46 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][19]~feeder at LABCELL_X24_Y7_N48
<P><A NAME="PC8L46">PC8L46</A> = <A HREF="#YC2L87">YC2L87</A>;


<P> --PC8L37 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][19]~feeder at LABCELL_X23_Y7_N6
<P><A NAME="PC8L37">PC8L37</A> = ( <A HREF="#YC2L87">YC2L87</A> );


<P> --PC8L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][19]~feeder at LABCELL_X24_Y6_N18
<P><A NAME="PC8L28">PC8L28</A> = <A HREF="#YC2L87">YC2L87</A>;


<P> --PC8L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][19]~feeder at LABCELL_X23_Y6_N18
<P><A NAME="PC8L19">PC8L19</A> = ( <A HREF="#YC2L87">YC2L87</A> );


<P> --PC8L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]~feeder at LABCELL_X22_Y6_N9
<P><A NAME="PC8L10">PC8L10</A> = <A HREF="#YC2L87">YC2L87</A>;


<P> --XE5L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1~feeder at LABCELL_X4_Y4_N12
<P><A NAME="XE5L2">XE5L2</A> = ( <A HREF="#TE1_virtual_state_uir">TE1_virtual_state_uir</A> );


<P> --YC2L43 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[0]~feeder at MLABCELL_X28_Y8_N12
<P><A NAME="YC2L43">YC2L43</A> = ( <A HREF="#ZD1_d_byteenable[2]">ZD1_d_byteenable[2]</A> );


<P> --YC2L46 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[1]~feeder at MLABCELL_X28_Y8_N42
<P><A NAME="YC2L46">YC2L46</A> = ( <A HREF="#ZD1_d_byteenable[3]">ZD1_d_byteenable[3]</A> );


<P> --ZD1L561 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]~feeder at LABCELL_X36_Y13_N9
<P><A NAME="ZD1L561">ZD1L561</A> = ( <A HREF="#ZD1_D_iw[11]">ZD1_D_iw[11]</A> );


<P> --ZD1L565 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]~feeder at LABCELL_X36_Y13_N18
<P><A NAME="ZD1L565">ZD1L565</A> = <A HREF="#ZD1_D_iw[13]">ZD1_D_iw[13]</A>;


<P> --ZD1L569 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]~feeder at LABCELL_X36_Y13_N33
<P><A NAME="ZD1L569">ZD1L569</A> = <A HREF="#ZD1_D_iw[15]">ZD1_D_iw[15]</A>;


<P> --ZD1L571 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]~feeder at LABCELL_X36_Y13_N12
<P><A NAME="ZD1L571">ZD1L571</A> = <A HREF="#ZD1_D_iw[16]">ZD1_D_iw[16]</A>;


<P> --ZD1L582 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~feeder at LABCELL_X36_Y13_N24
<P><A NAME="ZD1L582">ZD1L582</A> = ( <A HREF="#ZD1_D_iw[21]">ZD1_D_iw[21]</A> );


<P> --ZD1L578 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]~feeder at LABCELL_X36_Y13_N36
<P><A NAME="ZD1L578">ZD1L578</A> = ( <A HREF="#ZD1_D_iw[19]">ZD1_D_iw[19]</A> );


<P> --ZD1L575 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]~feeder at LABCELL_X36_Y13_N21
<P><A NAME="ZD1L575">ZD1L575</A> = <A HREF="#ZD1_D_iw[18]">ZD1_D_iw[18]</A>;


<P> --ZD1L580 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]~feeder at LABCELL_X36_Y13_N57
<P><A NAME="ZD1L580">ZD1L580</A> = ( <A HREF="#ZD1_D_iw[20]">ZD1_D_iw[20]</A> );


<P> --PC8L50 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][87]~feeder at LABCELL_X24_Y7_N51
<P><A NAME="PC8L50">PC8L50</A> = <A HREF="#NC8L14">NC8L14</A>;


<P> --PC8L41 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][87]~feeder at LABCELL_X23_Y7_N51
<P><A NAME="PC8L41">PC8L41</A> = <A HREF="#NC8L14">NC8L14</A>;


<P> --PC8L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][87]~feeder at LABCELL_X24_Y6_N15
<P><A NAME="PC8L32">PC8L32</A> = ( <A HREF="#NC8L14">NC8L14</A> );


<P> --PC8L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][87]~feeder at LABCELL_X23_Y6_N3
<P><A NAME="PC8L23">PC8L23</A> = <A HREF="#NC8L14">NC8L14</A>;


<P> --PC8L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~feeder at LABCELL_X22_Y6_N0
<P><A NAME="PC8L14">PC8L14</A> = ( <A HREF="#NC8L14">NC8L14</A> );


<P> --PC8L60 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][88]~feeder at MLABCELL_X25_Y7_N18
<P><A NAME="PC8L60">PC8L60</A> = <A HREF="#YC2L112">YC2L112</A>;


<P> --PC8L52 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][88]~feeder at LABCELL_X24_Y7_N54
<P><A NAME="PC8L52">PC8L52</A> = <A HREF="#YC2L112">YC2L112</A>;


<P> --PC8L43 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][88]~feeder at LABCELL_X23_Y7_N12
<P><A NAME="PC8L43">PC8L43</A> = ( <A HREF="#YC2L112">YC2L112</A> );


<P> --PC8L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][88]~feeder at LABCELL_X24_Y6_N0
<P><A NAME="PC8L34">PC8L34</A> = ( <A HREF="#YC2L112">YC2L112</A> );


<P> --PC8L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][88]~feeder at LABCELL_X23_Y6_N12
<P><A NAME="PC8L25">PC8L25</A> = ( <A HREF="#YC2L112">YC2L112</A> );


<P> --PC8L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][88]~feeder at LABCELL_X22_Y6_N15
<P><A NAME="PC8L16">PC8L16</A> = ( <A HREF="#YC2L112">YC2L112</A> );


<P> --ZD1L438 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~feeder at LABCELL_X37_Y12_N27
<P><A NAME="ZD1L438">ZD1L438</A> = ( <A HREF="#ZD1_E_src2[0]">ZD1_E_src2[0]</A> );


<P> --XE3L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder at LABCELL_X2_Y5_N42
<P><A NAME="XE3L2">XE3L2</A> = ( <A HREF="#KE1_monitor_ready">KE1_monitor_ready</A> );


<P> --HE1L6 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]~feeder at MLABCELL_X6_Y6_N9
<P><A NAME="HE1L6">HE1L6</A> = ( <A HREF="#UE1_jdo[3]">UE1_jdo[3]</A> );


<P> --CB1L9 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]~feeder at LABCELL_X10_Y6_N36
<P><A NAME="CB1L9">CB1L9</A> = ( <A HREF="#CB1_altera_reset_synchronizer_int_chain[1]">CB1_altera_reset_synchronizer_int_chain[1]</A> );


<P> --SE1L104 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder at LABCELL_X7_Y8_N51
<P><A NAME="SE1L104">SE1L104</A> = <A HREF="#UE1_jdo[34]">UE1_jdo[34]</A>;


<P> --SE1L72 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder at MLABCELL_X6_Y8_N0
<P><A NAME="SE1L72">SE1L72</A> = <A HREF="#UE1_jdo[17]">UE1_jdo[17]</A>;


<P> --QC3L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder at LABCELL_X22_Y8_N57
<P><A NAME="QC3L5">QC3L5</A> = ( <A HREF="#V1_ien_AE">V1_ien_AE</A> );


<P> --QC3L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder at LABCELL_X22_Y8_N12
<P><A NAME="QC3L3">QC3L3</A> = ( <A HREF="#V1_ien_AF">V1_ien_AF</A> );


<P> --HE1L33 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~feeder at LABCELL_X4_Y6_N42
<P><A NAME="HE1L33">HE1L33</A> = ( <A HREF="#UE1_jdo[20]">UE1_jdo[20]</A> );


<P> --SE1L77 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder at MLABCELL_X6_Y8_N36
<P><A NAME="SE1L77">SE1L77</A> = <A HREF="#UE1_jdo[20]">UE1_jdo[20]</A>;


<P> --T1L58 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[1]~feeder at LABCELL_X17_Y7_N54
<P><A NAME="T1L58">T1L58</A> = ( <A HREF="#ZD1_d_writedata[1]">ZD1_d_writedata[1]</A> );


<P> --T1L60 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[2]~feeder at LABCELL_X17_Y7_N33
<P><A NAME="T1L60">T1L60</A> = ( <A HREF="#ZD1_d_writedata[2]">ZD1_d_writedata[2]</A> );


<P> --BC1L114 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder at LABCELL_X4_Y3_N24
<P><A NAME="BC1L114">BC1L114</A> = AMPP_FUNCTION(!<A HREF="#BC1L112">BC1L112</A>);


<P> --BC1L39 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2~feeder at LABCELL_X7_Y4_N24
<P><A NAME="BC1L39">BC1L39</A> = AMPP_FUNCTION(!<A HREF="#BC1_read1">BC1_read1</A>);


<P> --HE1L42 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder at LABCELL_X4_Y6_N0
<P><A NAME="HE1L42">HE1L42</A> = ( <A HREF="#UE1_jdo[25]">UE1_jdo[25]</A> );


<P> --SE1L87 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder at MLABCELL_X6_Y8_N24
<P><A NAME="SE1L87">SE1L87</A> = <A HREF="#UE1_jdo[25]">UE1_jdo[25]</A>;


<P> --UE1L59 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder at LABCELL_X1_Y5_N45
<P><A NAME="UE1L59">UE1L59</A> = ( <A HREF="#VE1_sr[35]">VE1_sr[35]</A> );


<P> --SE1L91 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder at MLABCELL_X6_Y8_N48
<P><A NAME="SE1L91">SE1L91</A> = ( <A HREF="#UE1_jdo[27]">UE1_jdo[27]</A> );


<P> --SE1L89 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder at MLABCELL_X6_Y8_N27
<P><A NAME="SE1L89">SE1L89</A> = <A HREF="#UE1_jdo[26]">UE1_jdo[26]</A>;


<P> --SE1L93 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder at MLABCELL_X6_Y8_N51
<P><A NAME="SE1L93">SE1L93</A> = <A HREF="#UE1_jdo[28]">UE1_jdo[28]</A>;


<P> --YD1L61 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[3]~feeder at LABCELL_X31_Y9_N18
<P><A NAME="YD1L61">YD1L61</A> = ( <A HREF="#YC2L74">YC2L74</A> );


<P> --T1L36 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[5]~feeder at LABCELL_X16_Y7_N39
<P><A NAME="T1L36">T1L36</A> = ( <A HREF="#ZD1_d_writedata[5]">ZD1_d_writedata[5]</A> );


<P> --T1L65 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[6]~feeder at LABCELL_X17_Y7_N51
<P><A NAME="T1L65">T1L65</A> = ( <A HREF="#ZD1_d_writedata[6]">ZD1_d_writedata[6]</A> );


<P> --T1L67 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[7]~feeder at LABCELL_X17_Y7_N6
<P><A NAME="T1L67">T1L67</A> = ( <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A> );


<P> --YD1L66 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[7]~feeder at MLABCELL_X28_Y7_N24
<P><A NAME="YD1L66">YD1L66</A> = ( <A HREF="#YC2L78">YC2L78</A> );


<P> --YD1L68 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[8]~feeder at LABCELL_X30_Y5_N45
<P><A NAME="YD1L68">YD1L68</A> = ( <A HREF="#YC2L79">YC2L79</A> );


<P> --YD1L71 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[10]~feeder at LABCELL_X30_Y5_N21
<P><A NAME="YD1L71">YD1L71</A> = ( <A HREF="#YC2L81">YC2L81</A> );


<P> --YD1L73 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[11]~feeder at LABCELL_X31_Y9_N48
<P><A NAME="YD1L73">YD1L73</A> = ( <A HREF="#YC2L82">YC2L82</A> );


<P> --YD1L75 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[12]~feeder at MLABCELL_X28_Y7_N54
<P><A NAME="YD1L75">YD1L75</A> = ( <A HREF="#YC2L83">YC2L83</A> );


<P> --YD1L77 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[13]~feeder at MLABCELL_X28_Y7_N51
<P><A NAME="YD1L77">YD1L77</A> = ( <A HREF="#YC2L84">YC2L84</A> );


<P> --YD1L80 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[15]~feeder at MLABCELL_X28_Y7_N57
<P><A NAME="YD1L80">YD1L80</A> = ( <A HREF="#YC2L86">YC2L86</A> );


<P> --CB1L7 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X10_Y6_N39
<P><A NAME="CB1L7">CB1L7</A> = ( <A HREF="#CB1_altera_reset_synchronizer_int_chain[0]">CB1_altera_reset_synchronizer_int_chain[0]</A> );


<P> --YC2L63 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[10]~feeder at LABCELL_X31_Y7_N57
<P><A NAME="YC2L63">YC2L63</A> = ( <A HREF="#ZD1_d_writedata[26]">ZD1_d_writedata[26]</A> );


<P> --CE1L50 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder at MLABCELL_X15_Y8_N45
<P><A NAME="CE1L50">CE1L50</A> = <A HREF="#GE1L11">GE1L11</A>;


<P> --CE1L54 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder at MLABCELL_X15_Y8_N42
<P><A NAME="CE1L54">CE1L54</A> = <A HREF="#GE1L11">GE1L11</A>;


<P> --CE1L60 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder at MLABCELL_X15_Y8_N3
<P><A NAME="CE1L60">CE1L60</A> = <A HREF="#GE1L11">GE1L11</A>;


<P> --CE1L62 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder at MLABCELL_X15_Y8_N0
<P><A NAME="CE1L62">CE1L62</A> = <A HREF="#GE1L11">GE1L11</A>;


<P> --CE1L58 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder at MLABCELL_X15_Y8_N27
<P><A NAME="CE1L58">CE1L58</A> = <A HREF="#GE1L11">GE1L11</A>;


<P> --CE1L48 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder at MLABCELL_X15_Y8_N24
<P><A NAME="CE1L48">CE1L48</A> = <A HREF="#GE1L11">GE1L11</A>;


<P> --CE1L76 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder at MLABCELL_X15_Y8_N36
<P><A NAME="CE1L76">CE1L76</A> = <A HREF="#GE1L11">GE1L11</A>;


<P> --CE1L64 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder at MLABCELL_X15_Y8_N39
<P><A NAME="CE1L64">CE1L64</A> = <A HREF="#GE1L11">GE1L11</A>;


<P> --CE1L34 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder at MLABCELL_X15_Y8_N18
<P><A NAME="CE1L34">CE1L34</A> = <A HREF="#GE1L11">GE1L11</A>;


<P> --CE1L56 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder at MLABCELL_X15_Y8_N21
<P><A NAME="CE1L56">CE1L56</A> = <A HREF="#GE1L11">GE1L11</A>;


<P> --CE1L36 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder at MLABCELL_X15_Y8_N15
<P><A NAME="CE1L36">CE1L36</A> = <A HREF="#GE1L11">GE1L11</A>;


<P> --CE1L24 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder at MLABCELL_X15_Y8_N12
<P><A NAME="CE1L24">CE1L24</A> = <A HREF="#GE1L11">GE1L11</A>;


<P> --CE1L72 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder at MLABCELL_X15_Y8_N57
<P><A NAME="CE1L72">CE1L72</A> = <A HREF="#GE1L11">GE1L11</A>;


<P> --CE1L66 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder at MLABCELL_X15_Y8_N54
<P><A NAME="CE1L66">CE1L66</A> = <A HREF="#GE1L11">GE1L11</A>;


<P> --CE1L44 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder at MLABCELL_X15_Y8_N30
<P><A NAME="CE1L44">CE1L44</A> = ( <A HREF="#GE1L11">GE1L11</A> );


<P> --CE1L78 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder at LABCELL_X10_Y8_N45
<P><A NAME="CE1L78">CE1L78</A> = <A HREF="#GE1L11">GE1L11</A>;


<P> --CE1L40 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder at LABCELL_X10_Y8_N48
<P><A NAME="CE1L40">CE1L40</A> = <A HREF="#GE1L11">GE1L11</A>;


<P> --CE1L38 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder at LABCELL_X10_Y8_N51
<P><A NAME="CE1L38">CE1L38</A> = <A HREF="#GE1L11">GE1L11</A>;


<P> --CE1L42 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder at LABCELL_X10_Y8_N18
<P><A NAME="CE1L42">CE1L42</A> = <A HREF="#GE1L11">GE1L11</A>;


<P> --CE1L46 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder at LABCELL_X10_Y8_N27
<P><A NAME="CE1L46">CE1L46</A> = <A HREF="#GE1L11">GE1L11</A>;


<P> --CE1L28 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder at LABCELL_X10_Y8_N30
<P><A NAME="CE1L28">CE1L28</A> = <A HREF="#GE1L11">GE1L11</A>;


<P> --CE1L26 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder at LABCELL_X10_Y8_N33
<P><A NAME="CE1L26">CE1L26</A> = <A HREF="#GE1L11">GE1L11</A>;


<P> --CE1L32 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder at LABCELL_X10_Y8_N3
<P><A NAME="CE1L32">CE1L32</A> = <A HREF="#GE1L11">GE1L11</A>;


<P> --CE1L74 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder at LABCELL_X10_Y8_N54
<P><A NAME="CE1L74">CE1L74</A> = <A HREF="#GE1L11">GE1L11</A>;


<P> --CE1L70 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder at LABCELL_X10_Y8_N57
<P><A NAME="CE1L70">CE1L70</A> = <A HREF="#GE1L11">GE1L11</A>;


<P> --CE1L68 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder at LABCELL_X10_Y8_N15
<P><A NAME="CE1L68">CE1L68</A> = <A HREF="#GE1L11">GE1L11</A>;


<P> --CE1L30 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder at LABCELL_X10_Y8_N6
<P><A NAME="CE1L30">CE1L30</A> = <A HREF="#GE1L11">GE1L11</A>;


<P> --CE1L52 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder at LABCELL_X10_Y8_N9
<P><A NAME="CE1L52">CE1L52</A> = <A HREF="#GE1L11">GE1L11</A>;


<P> --SE1L74 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder at MLABCELL_X6_Y8_N3
<P><A NAME="SE1L74">SE1L74</A> = <A HREF="#UE1_jdo[18]">UE1_jdo[18]</A>;


<P> --XE1L5 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]~feeder at LABCELL_X4_Y5_N51
<P><A NAME="XE1L5">XE1L5</A> = ( <A HREF="#XE1_din_s1">XE1_din_s1</A> );


<P> --HE1L9 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]~feeder at LABCELL_X4_Y6_N12
<P><A NAME="HE1L9">HE1L9</A> = ( <A HREF="#UE1_jdo[5]">UE1_jdo[5]</A> );


<P> --SE1L55 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder at MLABCELL_X6_Y8_N15
<P><A NAME="SE1L55">SE1L55</A> = ( <A HREF="#UE1_jdo[5]">UE1_jdo[5]</A> );


<P> --UE1L65 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder at MLABCELL_X8_Y6_N51
<P><A NAME="UE1L65">UE1L65</A> = <A HREF="#XE4_dreg[0]">XE4_dreg[0]</A>;


<P> --HE1L47 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~feeder at LABCELL_X4_Y6_N18
<P><A NAME="HE1L47">HE1L47</A> = ( <A HREF="#UE1_jdo[29]">UE1_jdo[29]</A> );


<P> --SE1L97 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder at MLABCELL_X6_Y8_N42
<P><A NAME="SE1L97">SE1L97</A> = <A HREF="#UE1_jdo[30]">UE1_jdo[30]</A>;


<P> --HE1L50 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]~feeder at MLABCELL_X6_Y6_N45
<P><A NAME="HE1L50">HE1L50</A> = ( <A HREF="#UE1_jdo[31]">UE1_jdo[31]</A> );


<P> --SE1L99 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder at MLABCELL_X6_Y8_N57
<P><A NAME="SE1L99">SE1L99</A> = <A HREF="#UE1_jdo[31]">UE1_jdo[31]</A>;


<P> --SE1L102 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder at MLABCELL_X6_Y8_N54
<P><A NAME="SE1L102">SE1L102</A> = ( <A HREF="#UE1_jdo[33]">UE1_jdo[33]</A> );


<P> --VE1L5 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder at LABCELL_X2_Y5_N27
<P><A NAME="VE1L5">VE1L5</A> = ( <A HREF="#VE1L6">VE1L6</A> );


<P> --HE1L38 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~feeder at LABCELL_X4_Y6_N54
<P><A NAME="HE1L38">HE1L38</A> = ( <A HREF="#UE1_jdo[23]">UE1_jdo[23]</A> );


<P> --SE1L82 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder at MLABCELL_X6_Y8_N18
<P><A NAME="SE1L82">SE1L82</A> = <A HREF="#UE1_jdo[23]">UE1_jdo[23]</A>;


<P> --QC7L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[2]~feeder at LABCELL_X31_Y12_N30
<P><A NAME="QC7L5">QC7L5</A> = ( <A HREF="#BB1_readdata[2]">BB1_readdata[2]</A> );


<P> --BC1L95 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder at LABCELL_X4_Y3_N15
<P><A NAME="BC1L95">BC1L95</A> = AMPP_FUNCTION(!<A HREF="#BC1_td_shift[5]">BC1_td_shift[5]</A>);


<P> --UE1L52 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder at MLABCELL_X3_Y6_N18
<P><A NAME="UE1L52">UE1L52</A> = <A HREF="#VE1_sr[31]">VE1_sr[31]</A>;


<P> --UE1L56 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder at LABCELL_X1_Y5_N30
<P><A NAME="UE1L56">UE1L56</A> = ( <A HREF="#VE1_sr[33]">VE1_sr[33]</A> );


<P> --HF1L6 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder at MLABCELL_X8_Y8_N48
<P><A NAME="HF1L6">HF1L6</A> = ( <A HREF="#HF1_altera_reset_synchronizer_int_chain[0]">HF1_altera_reset_synchronizer_int_chain[0]</A> );


<P> --HE1L28 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~feeder at LABCELL_X4_Y6_N51
<P><A NAME="HE1L28">HE1L28</A> = ( <A HREF="#UE1_jdo[16]">UE1_jdo[16]</A> );


<P> --SE1L70 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder at MLABCELL_X6_Y8_N45
<P><A NAME="SE1L70">SE1L70</A> = <A HREF="#UE1_jdo[16]">UE1_jdo[16]</A>;


<P> --X1L387 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]~feeder at LABCELL_X31_Y5_N24
<P><A NAME="X1L387">X1L387</A> = ( <A HREF="#X1_rd_valid[1]">X1_rd_valid[1]</A> );


<P> --HE1L12 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]~feeder at MLABCELL_X6_Y6_N3
<P><A NAME="HE1L12">HE1L12</A> = ( <A HREF="#UE1_jdo[7]">UE1_jdo[7]</A> );


<P> --HE1L36 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder at LABCELL_X4_Y6_N39
<P><A NAME="HE1L36">HE1L36</A> = ( <A HREF="#UE1_jdo[22]">UE1_jdo[22]</A> );


<P> --SE1L80 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder at MLABCELL_X6_Y8_N21
<P><A NAME="SE1L80">SE1L80</A> = ( <A HREF="#UE1_jdo[22]">UE1_jdo[22]</A> );


<P> --BC1L97 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder at LABCELL_X4_Y3_N12
<P><A NAME="BC1L97">BC1L97</A> = AMPP_FUNCTION(!<A HREF="#BC1_td_shift[6]">BC1_td_shift[6]</A>);


<P> --SE1L84 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder at MLABCELL_X6_Y8_N9
<P><A NAME="SE1L84">SE1L84</A> = <A HREF="#UE1_jdo[24]">UE1_jdo[24]</A>;


<P> --HE1L40 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~feeder at LABCELL_X4_Y6_N6
<P><A NAME="HE1L40">HE1L40</A> = ( <A HREF="#UE1_jdo[24]">UE1_jdo[24]</A> );


<P> --UE1L17 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder at LABCELL_X1_Y6_N39
<P><A NAME="UE1L17">UE1L17</A> = ( <A HREF="#VE1_sr[7]">VE1_sr[7]</A> );


<P> --VE1L49 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder at LABCELL_X1_Y6_N12
<P><A NAME="VE1L49">VE1L49</A> = <A HREF="#VE1L84">VE1L84</A>;


<P> --BB1L15 is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[3]~feeder at LABCELL_X35_Y9_N57
<P><A NAME="BB1L15">BB1L15</A> = ( <A HREF="#BB1_d1_data_in[3]">BB1_d1_data_in[3]</A> );


<P> --BC1L99 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder at LABCELL_X4_Y3_N54
<P><A NAME="BC1L99">BC1L99</A> = AMPP_FUNCTION(!<A HREF="#BC1_td_shift[7]">BC1_td_shift[7]</A>);


<P> --HE1L22 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]~feeder at MLABCELL_X6_Y6_N21
<P><A NAME="HE1L22">HE1L22</A> = ( <A HREF="#UE1_jdo[14]">UE1_jdo[14]</A> );


<P> --HE1L26 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~feeder at MLABCELL_X6_Y6_N42
<P><A NAME="HE1L26">HE1L26</A> = ( <A HREF="#UE1_jdo[15]">UE1_jdo[15]</A> );


<P> --SE1L66 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder at MLABCELL_X6_Y8_N6
<P><A NAME="SE1L66">SE1L66</A> = ( <A HREF="#UE1_jdo[13]">UE1_jdo[13]</A> );


<P> --HE1L19 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]~feeder at MLABCELL_X6_Y6_N18
<P><A NAME="HE1L19">HE1L19</A> = ( <A HREF="#UE1_jdo[12]">UE1_jdo[12]</A> );


<P> --SE1L62 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder at LABCELL_X7_Y8_N48
<P><A NAME="SE1L62">SE1L62</A> = <A HREF="#UE1_jdo[10]">UE1_jdo[10]</A>;


<P> --SE1L60 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder at MLABCELL_X6_Y8_N30
<P><A NAME="SE1L60">SE1L60</A> = <A HREF="#UE1_jdo[9]">UE1_jdo[9]</A>;


<P> --HE1L15 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~feeder at LABCELL_X4_Y6_N24
<P><A NAME="HE1L15">HE1L15</A> = <A HREF="#UE1_jdo[9]">UE1_jdo[9]</A>;


<P> --X1L385 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]~feeder at LABCELL_X31_Y5_N6
<P><A NAME="X1L385">X1L385</A> = ( <A HREF="#X1_rd_valid[0]">X1_rd_valid[0]</A> );


<P> --BC1L24 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder at LABCELL_X1_Y1_N54
<P><A NAME="BC1L24">BC1L24</A> = AMPP_FUNCTION(!<A HREF="#BC1L23">BC1L23</A>);


<P> --PC8L66 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]~feeder at MLABCELL_X25_Y7_N48
<P><A NAME="PC8L66">PC8L66</A> = ( <A HREF="#PC8L93">PC8L93</A> );


<P> --PC8L63 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][19]~feeder at MLABCELL_X25_Y7_N51
<P><A NAME="PC8L63">PC8L63</A> = ( <A HREF="#PC8L94">PC8L94</A> );


<P> --PC8L68 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][88]~feeder at MLABCELL_X25_Y7_N12
<P><A NAME="PC8L68">PC8L68</A> = ( <A HREF="#PC8L96">PC8L96</A> );


<P> --HF2L5 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X10_Y6_N57
<P><A NAME="HF2L5">HF2L5</A> = ( <A HREF="#HF2L4">HF2L4</A> );


<P> --QC3L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder at LABCELL_X22_Y7_N12
<P><A NAME="QC3L9">QC3L9</A> = <A HREF="#A1L360">A1L360</A>;


<P> --QC3L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder at LABCELL_X22_Y7_N15
<P><A NAME="QC3L15">QC3L15</A> = <A HREF="#A1L360">A1L360</A>;


<P> --QC3L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder at LABCELL_X22_Y7_N45
<P><A NAME="QC3L7">QC3L7</A> = ( <A HREF="#A1L360">A1L360</A> );


<P> --QC3L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder at LABCELL_X22_Y7_N27
<P><A NAME="QC3L17">QC3L17</A> = <A HREF="#A1L360">A1L360</A>;


<P> --QC3L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder at LABCELL_X22_Y7_N24
<P><A NAME="QC3L13">QC3L13</A> = <A HREF="#A1L360">A1L360</A>;


<P> --QC3L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder at LABCELL_X22_Y7_N9
<P><A NAME="QC3L11">QC3L11</A> = ( <A HREF="#A1L360">A1L360</A> );


<P> --KD8L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]~feeder at LABCELL_X23_Y8_N36
<P><A NAME="KD8L11">KD8L11</A> = <A HREF="#A1L360">A1L360</A>;


<P> --BC1L92 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder at LABCELL_X4_Y3_N30
<P><A NAME="BC1L92">BC1L92</A> = AMPP_FUNCTION(!<A HREF="#A1L6">A1L6</A>);


<P> --BC1L107 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder at LABCELL_X4_Y3_N42
<P><A NAME="BC1L107">BC1L107</A> = AMPP_FUNCTION(!<A HREF="#A1L6">A1L6</A>);


<P> --N1L99 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder at LABCELL_X4_Y2_N30
<P><A NAME="N1L99">N1L99</A> = AMPP_FUNCTION(!<A HREF="#A1L6">A1L6</A>);


<P> --N1L87 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder at LABCELL_X4_Y2_N54
<P><A NAME="N1L87">N1L87</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[2]">N1_jtag_ir_reg[2]</A>);


<P> --N1L97 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder at LABCELL_X4_Y2_N33
<P><A NAME="N1L97">N1L97</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[9]">N1_jtag_ir_reg[9]</A>);


<P> --N1L95 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder at LABCELL_X4_Y2_N24
<P><A NAME="N1L95">N1L95</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[8]">N1_jtag_ir_reg[8]</A>);


<P> --N1L43 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder at LABCELL_X1_Y4_N0
<P><A NAME="N1L43">N1L43</A> = AMPP_FUNCTION(!<A HREF="#N1L42">N1L42</A>);


<P> --N1L107 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder at MLABCELL_X3_Y3_N33
<P><A NAME="N1L107">N1L107</A> = AMPP_FUNCTION(!<A HREF="#N1L110">N1L110</A>);


<P> --N1L109 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder at MLABCELL_X3_Y3_N15
<P><A NAME="N1L109">N1L109</A> = AMPP_FUNCTION(!<A HREF="#N1L111">N1L111</A>);


<P> --H1L7 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~feeder at LABCELL_X1_Y1_N12
<P><A NAME="H1L7">H1L7</A> = AMPP_FUNCTION(!<A HREF="#N1_identity_contrib_shift_reg[0]">N1_identity_contrib_shift_reg[0]</A>);


<P> --H1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]~feeder at LABCELL_X1_Y1_N9
<P><A NAME="H1L9">H1L9</A> = AMPP_FUNCTION(!<A HREF="#N1_identity_contrib_shift_reg[1]">N1_identity_contrib_shift_reg[1]</A>);


<P> --H1L11 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]~feeder at LABCELL_X1_Y1_N0
<P><A NAME="H1L11">H1L11</A> = AMPP_FUNCTION(!<A HREF="#N1_identity_contrib_shift_reg[2]">N1_identity_contrib_shift_reg[2]</A>);


<P> --H1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]~feeder at LABCELL_X1_Y1_N18
<P><A NAME="H1L13">H1L13</A> = AMPP_FUNCTION(!<A HREF="#N1_identity_contrib_shift_reg[3]">N1_identity_contrib_shift_reg[3]</A>);


<P> --HB1L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[0]~feeder at LABCELL_X13_Y13_N24
<P><A NAME="HB1L13">HB1L13</A> = ( <A HREF="#A1L20">A1L20</A> );


<P> --BC1L45 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1~feeder at LABCELL_X24_Y12_N0
<P><A NAME="BC1L45">BC1L45</A> = AMPP_FUNCTION();


<P> --VE1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder at LABCELL_X2_Y5_N24
<P><A NAME="VE1L2">VE1L2</A> = VCC;


<P> --QC4L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0]~feeder at MLABCELL_X25_Y11_N30
<P><A NAME="QC4L3">QC4L3</A> = VCC;


<P> --GE1L10 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder at LABCELL_X22_Y8_N36
<P><A NAME="GE1L10">GE1L10</A> = VCC;


<P> --HF1L4 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at MLABCELL_X8_Y8_N54
<P><A NAME="HF1L4">HF1L4</A> = VCC;


<P> --ZD1L867Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6]~DUPLICATE at FF_X28_Y15_N49
<P> --register power-up is low

<P><A NAME="ZD1L867Q">ZD1L867Q</A> = DFFEAS(<A HREF="#ZD1L358">ZD1L358</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1L890Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23]~DUPLICATE at FF_X30_Y14_N22
<P> --register power-up is low

<P><A NAME="ZD1L890Q">ZD1L890Q</A> = DFFEAS(<A HREF="#ZD1L375">ZD1L375</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1L869Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7]~DUPLICATE at FF_X30_Y15_N4
<P> --register power-up is low

<P><A NAME="ZD1L869Q">ZD1L869Q</A> = DFFEAS(<A HREF="#ZD1L359">ZD1L359</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1L871Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8]~DUPLICATE at FF_X30_Y15_N1
<P> --register power-up is low

<P><A NAME="ZD1L871Q">ZD1L871Q</A> = DFFEAS(<A HREF="#ZD1L360">ZD1L360</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1L873Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9]~DUPLICATE at FF_X30_Y15_N43
<P> --register power-up is low

<P><A NAME="ZD1L873Q">ZD1L873Q</A> = DFFEAS(<A HREF="#ZD1L361">ZD1L361</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1L876Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11]~DUPLICATE at FF_X30_Y15_N58
<P> --register power-up is low

<P><A NAME="ZD1L876Q">ZD1L876Q</A> = DFFEAS(<A HREF="#ZD1L363">ZD1L363</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --ZD1L878Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12]~DUPLICATE at FF_X30_Y15_N55
<P> --register power-up is low

<P><A NAME="ZD1L878Q">ZD1L878Q</A> = DFFEAS(<A HREF="#ZD1L364">ZD1L364</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --XB1L159Q is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|transfer_complete~DUPLICATE at FF_X16_Y8_N40
<P> --register power-up is low

<P><A NAME="XB1L159Q">XB1L159Q</A> = DFFEAS(<A HREF="#XB1L158">XB1L158</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --YC2L45Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[1]~DUPLICATE at FF_X28_Y8_N44
<P> --register power-up is low

<P><A NAME="YC2L45Q">YC2L45Q</A> = DFFEAS(<A HREF="#YC2L46">YC2L46</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#YC2L56">YC2L56</A>,  ,  , <A HREF="#YC2_use_reg">YC2_use_reg</A>,  );


<P> --ZD1L450Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]~DUPLICATE at FF_X31_Y15_N49
<P> --register power-up is low

<P><A NAME="ZD1L450Q">ZD1L450Q</A> = DFFEAS(<A HREF="#ZD1L492">ZD1L492</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[4]">ZD1_E_src1[4]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1L472Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]~DUPLICATE at FF_X34_Y14_N13
<P> --register power-up is low

<P><A NAME="ZD1L472Q">ZD1L472Q</A> = DFFEAS(<A HREF="#ZD1L508">ZD1L508</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[20]">ZD1_E_src1[20]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1L481Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]~DUPLICATE at FF_X34_Y14_N7
<P> --register power-up is low

<P><A NAME="ZD1L481Q">ZD1L481Q</A> = DFFEAS(<A HREF="#ZD1L513">ZD1L513</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[25]">ZD1_E_src1[25]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1L468Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]~DUPLICATE at FF_X36_Y15_N16
<P> --register power-up is low

<P><A NAME="ZD1L468Q">ZD1L468Q</A> = DFFEAS(<A HREF="#ZD1L506">ZD1L506</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[18]">ZD1_E_src1[18]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1L470Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]~DUPLICATE at FF_X36_Y15_N7
<P> --register power-up is low

<P><A NAME="ZD1L470Q">ZD1L470Q</A> = DFFEAS(<A HREF="#ZD1L507">ZD1L507</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[19]">ZD1_E_src1[19]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1L475Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]~DUPLICATE at FF_X34_Y14_N46
<P> --register power-up is low

<P><A NAME="ZD1L475Q">ZD1L475Q</A> = DFFEAS(<A HREF="#ZD1L510">ZD1L510</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[22]">ZD1_E_src1[22]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1L477Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]~DUPLICATE at FF_X34_Y14_N40
<P> --register power-up is low

<P><A NAME="ZD1L477Q">ZD1L477Q</A> = DFFEAS(<A HREF="#ZD1L511">ZD1L511</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[23]">ZD1_E_src1[23]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1L479Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]~DUPLICATE at FF_X34_Y14_N34
<P> --register power-up is low

<P><A NAME="ZD1L479Q">ZD1L479Q</A> = DFFEAS(<A HREF="#ZD1L512">ZD1L512</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[24]">ZD1_E_src1[24]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1L462Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]~DUPLICATE at FF_X36_Y15_N4
<P> --register power-up is low

<P><A NAME="ZD1L462Q">ZD1L462Q</A> = DFFEAS(<A HREF="#ZD1L501">ZD1L501</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[13]">ZD1_E_src1[13]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1L455Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]~DUPLICATE at FF_X31_Y15_N19
<P> --register power-up is low

<P><A NAME="ZD1L455Q">ZD1L455Q</A> = DFFEAS(<A HREF="#ZD1L496">ZD1L496</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[8]">ZD1_E_src1[8]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1L458Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]~DUPLICATE at FF_X31_Y15_N13
<P> --register power-up is low

<P><A NAME="ZD1L458Q">ZD1L458Q</A> = DFFEAS(<A HREF="#ZD1L498">ZD1L498</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#ZD1_E_src1[10]">ZD1_E_src1[10]</A>,  ,  , <A HREF="#ZD1_E_new_inst">ZD1_E_new_inst</A>);


<P> --ZD1L709Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9]~DUPLICATE at FF_X34_Y15_N46
<P> --register power-up is low

<P><A NAME="ZD1L709Q">ZD1L709Q</A> = DFFEAS(<A HREF="#ZD1L733">ZD1L733</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>,  ,  , <A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A>,  );


<P> --VB1L41Q is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[5]~DUPLICATE at FF_X19_Y6_N7
<P> --register power-up is low

<P><A NAME="VB1L41Q">VB1L41Q</A> = DFFEAS(<A HREF="#VB1L5">VB1L5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#VB1L38">VB1L38</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1L129Q is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[26]~DUPLICATE at FF_X16_Y5_N49
<P> --register power-up is low

<P><A NAME="XB1L129Q">XB1L129Q</A> = DFFEAS(<A HREF="#XB1L130">XB1L130</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --ZD1L860Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0]~DUPLICATE at FF_X29_Y11_N49
<P> --register power-up is low

<P><A NAME="ZD1L860Q">ZD1L860Q</A> = DFFEAS(<A HREF="#ZD1L352">ZD1L352</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZD1L384">ZD1L384</A>,  );


<P> --SE1L41Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE at FF_X7_Y6_N34
<P> --register power-up is low

<P><A NAME="SE1L41Q">SE1L41Q</A> = DFFEAS(<A HREF="#SE1L7">SE1L7</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1L68">UE1L68</A>, <A HREF="#UE1_jdo[27]">UE1_jdo[27]</A>,  ,  , <A HREF="#UE1_take_action_ocimem_a">UE1_take_action_ocimem_a</A>);


<P> --SE1L43Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE at FF_X7_Y6_N37
<P> --register power-up is low

<P><A NAME="SE1L43Q">SE1L43Q</A> = DFFEAS(<A HREF="#SE1L15">SE1L15</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#UE1L68">UE1L68</A>, <A HREF="#UE1_jdo[28]">UE1_jdo[28]</A>,  ,  , <A HREF="#UE1_take_action_ocimem_a">UE1_take_action_ocimem_a</A>);


<P> --ZD1L1086Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]~DUPLICATE at FF_X27_Y10_N37
<P> --register power-up is low

<P><A NAME="ZD1L1086Q">ZD1L1086Q</A> = DFFEAS(<A HREF="#HD1L44">HD1L44</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , !<A HREF="#ZD1L1094">ZD1L1094</A>, <A HREF="#ZD1L963">ZD1L963</A>,  ,  , <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>);


<P> --ZD1L704Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5]~DUPLICATE at FF_X29_Y15_N28
<P> --register power-up is low

<P><A NAME="ZD1L704Q">ZD1L704Q</A> = DFFEAS(<A HREF="#ZD1L729">ZD1L729</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>,  ,  , <A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A>,  );


<P> --ZD1L698Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0]~DUPLICATE at FF_X33_Y16_N22
<P> --register power-up is low

<P><A NAME="ZD1L698Q">ZD1L698Q</A> = DFFEAS(<A HREF="#ZD1L725">ZD1L725</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_W_valid">ZD1_W_valid</A>,  ,  , <A HREF="#ZD1_R_ctrl_exception">ZD1_R_ctrl_exception</A>,  );


<P> --ZD1L1093Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]~DUPLICATE at FF_X27_Y10_N55
<P> --register power-up is low

<P><A NAME="ZD1L1093Q">ZD1L1093Q</A> = DFFEAS(<A HREF="#HD1L62">HD1L62</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , !<A HREF="#ZD1L1094">ZD1L1094</A>, <A HREF="#ZD1L963">ZD1L963</A>,  ,  , <A HREF="#ZD1_av_ld_aligning_data">ZD1_av_ld_aligning_data</A>);


<P> --XB1L61Q is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[18]~DUPLICATE at FF_X15_Y7_N26
<P> --register power-up is low

<P><A NAME="XB1L61Q">XB1L61Q</A> = DFFEAS(<A HREF="#XB1L74">XB1L74</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --XB1L38Q is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[1]~DUPLICATE at FF_X17_Y7_N1
<P> --register power-up is low

<P><A NAME="XB1L38Q">XB1L38Q</A> = DFFEAS(<A HREF="#XB1L78">XB1L78</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#XB1L121">XB1L121</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --T1L35Q is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[5]~DUPLICATE at FF_X16_Y7_N40
<P> --register power-up is low

<P><A NAME="T1L35Q">T1L35Q</A> = DFFEAS(<A HREF="#T1L36">T1L36</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L32">T1L32</A>,  ,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>,  );


<P> --T1L39Q is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[7]~DUPLICATE at FF_X16_Y7_N19
<P> --register power-up is low

<P><A NAME="T1L39Q">T1L39Q</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#T1L32">T1L32</A>, <A HREF="#ZD1_d_writedata[7]">ZD1_d_writedata[7]</A>,  , <A HREF="#T1_internal_reset">T1_internal_reset</A>, VCC);


<P> --SB2L30Q is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2]~DUPLICATE at FF_X18_Y13_N38
<P> --register power-up is low

<P><A NAME="SB2L30Q">SB2L30Q</A> = DFFEAS(<A HREF="#SB2_counter_comb_bita2">SB2_counter_comb_bita2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SB2L1">SB2L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --SB1L33Q is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5]~DUPLICATE at FF_X19_Y13_N47
<P> --register power-up is low

<P><A NAME="SB1L33Q">SB1L33Q</A> = DFFEAS(<A HREF="#SB1_counter_comb_bita5">SB1_counter_comb_bita5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SB1L1">SB1L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --HB1L24Q is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[6]~DUPLICATE at FF_X13_Y13_N34
<P> --register power-up is low

<P><A NAME="HB1L24Q">HB1L24Q</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#HB1L30">HB1L30</A>, <A HREF="#HB1_data_in_shift_reg[5]">HB1_data_in_shift_reg[5]</A>,  , <A HREF="#S1L12">S1L12</A>, VCC);


<P> --SE1L86Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~DUPLICATE at FF_X6_Y8_N25
<P> --register power-up is low

<P><A NAME="SE1L86Q">SE1L86Q</A> = DFFEAS(<A HREF="#SE1L87">SE1L87</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#SE1L52">SE1L52</A>, <A HREF="#DF1_q_a[22]">DF1_q_a[22]</A>,  , <A HREF="#SE1L96">SE1L96</A>, !<A HREF="#UE1_take_action_ocimem_b">UE1_take_action_ocimem_b</A>);


<P> --JB1L120Q is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[6]~DUPLICATE at FF_X19_Y10_N19
<P> --register power-up is low

<P><A NAME="JB1L120Q">JB1L120Q</A> = DFFEAS(<A HREF="#JB1L26">JB1L26</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  , !<A HREF="#S1L11">S1L11</A>,  );


<P> --TB1L32Q is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0]~DUPLICATE at FF_X15_Y11_N1
<P> --register power-up is low

<P><A NAME="TB1L32Q">TB1L32Q</A> = DFFEAS(<A HREF="#TB1_counter_comb_bita0">TB1_counter_comb_bita0</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB1L1">TB1L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --TB1L34Q is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]~DUPLICATE at FF_X15_Y11_N4
<P> --register power-up is low

<P><A NAME="TB1L34Q">TB1L34Q</A> = DFFEAS(<A HREF="#TB1_counter_comb_bita1">TB1_counter_comb_bita1</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB1L1">TB1L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --TB1L36Q is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]~DUPLICATE at FF_X15_Y11_N7
<P> --register power-up is low

<P><A NAME="TB1L36Q">TB1L36Q</A> = DFFEAS(<A HREF="#TB1_counter_comb_bita2">TB1_counter_comb_bita2</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB1L1">TB1L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --TB1L38Q is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]~DUPLICATE at FF_X15_Y11_N10
<P> --register power-up is low

<P><A NAME="TB1L38Q">TB1L38Q</A> = DFFEAS(<A HREF="#TB1_counter_comb_bita3">TB1_counter_comb_bita3</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#TB1L1">TB1L1</A>,  ,  , <A HREF="#S1L12">S1L12</A>,  );


<P> --X1L347Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000~DUPLICATE at FF_X29_Y4_N40
<P> --register power-up is low

<P><A NAME="X1L347Q">X1L347Q</A> = DFFEAS(<A HREF="#X1L98">X1L98</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L7Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE at FF_X28_Y8_N40
<P> --register power-up is low

<P><A NAME="YD1L7Q">YD1L7Q</A> = DFFEAS(<A HREF="#YD1L6">YD1L6</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L187Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[12]~DUPLICATE at FF_X29_Y8_N7
<P> --register power-up is low

<P><A NAME="X1L187Q">X1L187Q</A> = DFFEAS(<A HREF="#YD1L142">YD1L142</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --X1L191Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[15]~DUPLICATE at FF_X30_Y8_N55
<P> --register power-up is low

<P><A NAME="X1L191Q">X1L191Q</A> = DFFEAS(<A HREF="#YD1L145">YD1L145</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --X1L194Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[17]~DUPLICATE at FF_X30_Y8_N58
<P> --register power-up is low

<P><A NAME="X1L194Q">X1L194Q</A> = DFFEAS(<A HREF="#YD1L147">YD1L147</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#X1L227">X1L227</A>,  ,  ,  ,  );


<P> --X1L352Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000~DUPLICATE at FF_X28_Y4_N34
<P> --register power-up is low

<P><A NAME="X1L352Q">X1L352Q</A> = DFFEAS(<A HREF="#X1L103">X1L103</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L1158Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write~DUPLICATE at FF_X30_Y11_N22
<P> --register power-up is low

<P><A NAME="ZD1L1158Q">ZD1L1158Q</A> = DFFEAS(<A HREF="#ZD1_E_st_stall">ZD1_E_st_stall</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AD1L12Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE at FF_X27_Y11_N25
<P> --register power-up is low

<P><A NAME="AD1L12Q">AD1L12Q</A> = DFFEAS(<A HREF="#AD1L11">AD1L11</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L1110Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0]~DUPLICATE at FF_X37_Y11_N22
<P> --register power-up is low

<P><A NAME="ZD1L1110Q">ZD1L1110Q</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#EE2_q_b[0]">EE2_q_b[0]</A>,  ,  , VCC);


<P> --ZD1L1101Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1]~DUPLICATE at FF_X28_Y15_N25
<P> --register power-up is low

<P><A NAME="ZD1L1101Q">ZD1L1101Q</A> = DFFEAS(<A HREF="#ZD1L430">ZD1L430</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L264Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101~DUPLICATE at FF_X24_Y4_N40
<P> --register power-up is low

<P><A NAME="X1L264Q">X1L264Q</A> = DFFEAS(<A HREF="#X1L263">X1L263</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L402Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]~DUPLICATE at FF_X27_Y6_N13
<P> --register power-up is low

<P><A NAME="X1L402Q">X1L402Q</A> = DFFEAS(<A HREF="#X1L410">X1L410</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L400Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]~DUPLICATE at FF_X27_Y6_N25
<P> --register power-up is low

<P><A NAME="X1L400Q">X1L400Q</A> = DFFEAS(<A HREF="#X1L399">X1L399</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L258Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.001~DUPLICATE at FF_X27_Y6_N40
<P> --register power-up is low

<P><A NAME="X1L258Q">X1L258Q</A> = DFFEAS(<A HREF="#X1L68">X1L68</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L261Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011~DUPLICATE at FF_X24_Y4_N31
<P> --register power-up is low

<P><A NAME="X1L261Q">X1L261Q</A> = DFFEAS(<A HREF="#X1L70">X1L70</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L792Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1]~DUPLICATE at FF_X33_Y14_N37
<P> --register power-up is low

<P><A NAME="ZD1L792Q">ZD1L792Q</A> = DFFEAS(<A HREF="#ZD1L343">ZD1L343</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC11L8Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X22_Y10_N56
<P> --register power-up is low

<P><A NAME="PC11L8Q">PC11L8Q</A> = DFFEAS(<A HREF="#PC11L7">PC11L7</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QC10L11Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|wait_latency_counter[1]~DUPLICATE at FF_X22_Y10_N40
<P> --register power-up is low

<P><A NAME="QC10L11Q">QC10L11Q</A> = DFFEAS(<A HREF="#QC10L13">QC10L13</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC3L6Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X18_Y8_N26
<P> --register power-up is low

<P><A NAME="PC3L6Q">PC3L6Q</A> = DFFEAS(<A HREF="#PC3L5">PC3L5</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ND1L7Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE at FF_X28_Y13_N56
<P> --register power-up is low

<P><A NAME="ND1L7Q">ND1L7Q</A> = DFFEAS(<A HREF="#ND1L9">ND1L9</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC5L13Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X22_Y13_N19
<P> --register power-up is low

<P><A NAME="PC5L13Q">PC5L13Q</A> = DFFEAS(<A HREF="#PC5L11">PC5L11</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QC3L35Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X18_Y8_N10
<P> --register power-up is low

<P><A NAME="QC3L35Q">QC3L35Q</A> = DFFEAS(<A HREF="#QC3L36">QC3L36</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QC9L7Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X27_Y13_N22
<P> --register power-up is low

<P><A NAME="QC9L7Q">QC9L7Q</A> = DFFEAS(<A HREF="#QC9L8">QC9L8</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QC10L5Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X24_Y11_N4
<P> --register power-up is low

<P><A NAME="QC10L5Q">QC10L5Q</A> = DFFEAS(<A HREF="#QC10L7">QC10L7</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L246Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]~DUPLICATE at FF_X24_Y4_N58
<P> --register power-up is low

<P><A NAME="X1L246Q">X1L246Q</A> = DFFEAS(<A HREF="#X1L73">X1L73</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --CE1L84Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~DUPLICATE at FF_X22_Y13_N4
<P> --register power-up is low

<P><A NAME="CE1L84Q">CE1L84Q</A> = DFFEAS(<A HREF="#CE1L83">CE1L83</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PC9L10Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~DUPLICATE at FF_X25_Y4_N56
<P> --register power-up is low

<P><A NAME="PC9L10Q">PC9L10Q</A> = DFFEAS(<A HREF="#PC9L9">PC9L9</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L522Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0]~DUPLICATE at FF_X37_Y14_N47
<P> --register power-up is low

<P><A NAME="ZD1L522Q">ZD1L522Q</A> = DFFEAS(<A HREF="#ZD1L793">ZD1L793</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QC5L32Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]~DUPLICATE at FF_X21_Y10_N43
<P> --register power-up is low

<P><A NAME="QC5L32Q">QC5L32Q</A> = DFFEAS( , GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  , <A HREF="#CE1_readdata[26]">CE1_readdata[26]</A>,  ,  , VCC);


<P> --QC5L34Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]~DUPLICATE at FF_X21_Y10_N52
<P> --register power-up is low

<P><A NAME="QC5L34Q">QC5L34Q</A> = DFFEAS(<A HREF="#QC5L35">QC5L35</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QC5L37Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]~DUPLICATE at FF_X21_Y10_N49
<P> --register power-up is low

<P><A NAME="QC5L37Q">QC5L37Q</A> = DFFEAS(<A HREF="#QC5L38">QC5L38</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZD1L989Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]~DUPLICATE at FF_X28_Y10_N7
<P> --register power-up is low

<P><A NAME="ZD1L989Q">ZD1L989Q</A> = DFFEAS(<A HREF="#ZD1L1024">ZD1L1024</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L994">ZD1L994</A>,  ,  ,  ,  );


<P> --ZD1L991Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]~DUPLICATE at FF_X31_Y10_N55
<P> --register power-up is low

<P><A NAME="ZD1L991Q">ZD1L991Q</A> = DFFEAS(<A HREF="#ZD1L1032">ZD1L1032</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L994">ZD1L994</A>,  ,  ,  ,  );


<P> --ZD1L993Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]~DUPLICATE at FF_X31_Y10_N43
<P> --register power-up is low

<P><A NAME="ZD1L993Q">ZD1L993Q</A> = DFFEAS(<A HREF="#ZD1L1039">ZD1L1039</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1L994">ZD1L994</A>,  ,  ,  ,  );


<P> --ZD1L904Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg~DUPLICATE at FF_X37_Y12_N49
<P> --register power-up is low

<P><A NAME="ZD1L904Q">ZD1L904Q</A> = DFFEAS(<A HREF="#ZD1L900">ZD1L900</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  , <A HREF="#ZD1_E_valid_from_R">ZD1_E_valid_from_R</A>,  ,  ,  ,  );


<P> --ZD1L782Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst~DUPLICATE at FF_X36_Y12_N43
<P> --register power-up is low

<P><A NAME="ZD1L782Q">ZD1L782Q</A> = DFFEAS(<A HREF="#ZD1_D_op_wrctl">ZD1_D_op_wrctl</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --FB1L81Q is nios_system:NiosII|nios_system_timer_0:timer_0|timeout_occurred~DUPLICATE at FF_X22_Y11_N2
<P> --register power-up is low

<P><A NAME="FB1L81Q">FB1L81Q</A> = DFFEAS(<A HREF="#FB1L80">FB1L80</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --CE1L101Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1]~DUPLICATE at FF_X8_Y6_N25
<P> --register power-up is low

<P><A NAME="CE1L101Q">CE1L101Q</A> = DFFEAS(<A HREF="#WC1L20">WC1L20</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --KE1L7Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~DUPLICATE at FF_X1_Y5_N40
<P> --register power-up is low

<P><A NAME="KE1L7Q">KE1L7Q</A> = DFFEAS(<A HREF="#KE1L6">KE1L6</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --JC1L9Q is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE at FF_X6_Y4_N55
<P> --register power-up is low

<P><A NAME="JC1L9Q">JC1L9Q</A> = DFFEAS(<A HREF="#JC1L8">JC1L8</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC1L43Q is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~DUPLICATE at FF_X4_Y3_N52
<P> --register power-up is low

<P><A NAME="BC1L43Q">BC1L43Q</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#BC1L42">BC1L42</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND, <A HREF="#BC1L113">BC1L113</A>);


<P> --PB2L36Q is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~DUPLICATE at FF_X21_Y11_N43
<P> --register power-up is low

<P><A NAME="PB2L36Q">PB2L36Q</A> = DFFEAS(<A HREF="#PB2L34">PB2L34</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  , <A HREF="#PB2L35">PB2L35</A>,  ,  ,  ,  );


<P> --FB1L50Q is nios_system:NiosII|nios_system_timer_0:timer_0|force_reload~DUPLICATE at FF_X22_Y11_N13
<P> --register power-up is low

<P><A NAME="FB1L50Q">FB1L50Q</A> = DFFEAS(<A HREF="#FB1L49">FB1L49</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>), !<A HREF="#CB1_r_sync_rst">CB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PB1L40Q is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff~DUPLICATE at FF_X21_Y11_N59
<P> --register power-up is low

<P><A NAME="PB1L40Q">PB1L40Q</A> = DFFEAS(<A HREF="#PB1L43">PB1L43</A>, GLOBAL(<A HREF="#LF1L43">LF1L43</A>),  ,  ,  ,  ,  ,  ,  );


<P> --N1L104Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE at FF_X3_Y3_N2
<P> --register power-up is low

<P><A NAME="N1L104Q">N1L104Q</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L113">N1L113</A>, GND, <A HREF="#N1L103">N1L103</A>);


</body></html>