{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 21 17:33:51 2021 " "Info: Processing started: Sun Mar 21 17:33:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KZQ -c KZQ " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off KZQ -c KZQ" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../sxdl/KZQ.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../sxdl/KZQ.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KZQ " "Info: Found entity 1: KZQ" {  } { { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "KZQ " "Info: Elaborating entity \"KZQ\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../sxdl/sxdl.vhd 2 1 " "Warning: Using design file ../sxdl/sxdl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sxdl-BEHAVIOR " "Info: Found design unit 1: sxdl-BEHAVIOR" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sxdl " "Info: Found entity 1: sxdl" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sxdl sxdl:inst9 " "Info: Elaborating entity \"sxdl\" for hierarchy \"sxdl:inst9\"" {  } { { "../sxdl/KZQ.bdf" "inst9" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 488 560 656 616 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7474 7474:inst1 " "Info: Elaborating entity \"7474\" for hierarchy \"7474:inst1\"" {  } { { "../sxdl/KZQ.bdf" "inst1" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { -48 352 472 112 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "7474:inst1 " "Info: Elaborated megafunction instantiation \"7474:inst1\"" {  } { { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { -48 352 472 112 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../rom/rom.vhd 2 1 " "Warning: Using design file ../rom/rom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Info: Found design unit 1: rom-SYN" {  } { { "../rom/rom.vhd" "" { Text "E:/quartus sy/rom/rom.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Info: Found entity 1: rom" {  } { { "../rom/rom.vhd" "" { Text "E:/quartus sy/rom/rom.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:inst5 " "Info: Elaborating entity \"rom\" for hierarchy \"rom:inst5\"" {  } { { "../sxdl/KZQ.bdf" "inst5" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 200 704 856 296 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244 74244:inst4 " "Info: Elaborating entity \"74244\" for hierarchy \"74244:inst4\"" {  } { { "../sxdl/KZQ.bdf" "inst4" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 136 536 640 328 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74244:inst4 " "Info: Elaborated megafunction instantiation \"74244:inst4\"" {  } { { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 136 536 640 328 "inst4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 74273:inst8 " "Info: Elaborating entity \"74273\" for hierarchy \"74273:inst8\"" {  } { { "../sxdl/KZQ.bdf" "inst8" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 312 952 1072 504 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74273:inst8 " "Info: Elaborated megafunction instantiation \"74273:inst8\"" {  } { { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 312 952 1072 504 "inst8" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74244:inst4\|36 " "Warning: Converted tri-state buffer \"74244:inst4\|36\" feeding internal logic into a wire" {  } { { "74244.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 288 296 344 320 "36" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74244:inst4\|1 " "Warning: Converted tri-state buffer \"74244:inst4\|1\" feeding internal logic into a wire" {  } { { "74244.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 64 296 344 96 "1" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74244:inst4\|6 " "Warning: Converted tri-state buffer \"74244:inst4\|6\" feeding internal logic into a wire" {  } { { "74244.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74244:inst4\|10 " "Warning: Converted tri-state buffer \"74244:inst4\|10\" feeding internal logic into a wire" {  } { { "74244.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74244:inst4\|11 " "Warning: Converted tri-state buffer \"74244:inst4\|11\" feeding internal logic into a wire" {  } { { "74244.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "7474:inst1\|9 7474:inst1\|9~_emulated 7474:inst1\|9~latch " "Warning (13310): Register \"7474:inst1\|9\" is converted into an equivalent circuit using register \"7474:inst1\|9~_emulated\" and latch \"7474:inst1\|9~latch\"" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "7474:inst1\|10 7474:inst1\|10~_emulated 7474:inst1\|10~latch " "Warning (13310): Register \"7474:inst1\|10\" is converted into an equivalent circuit using register \"7474:inst1\|10~_emulated\" and latch \"7474:inst1\|10~latch\"" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "7474:inst2\|10 7474:inst2\|10~_emulated 7474:inst2\|10~latch " "Warning (13310): Register \"7474:inst2\|10\" is converted into an equivalent circuit using register \"7474:inst2\|10~_emulated\" and latch \"7474:inst2\|10~latch\"" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "7474:inst3\|9 7474:inst3\|9~_emulated 7474:inst3\|9~latch " "Warning (13310): Register \"7474:inst3\|9\" is converted into an equivalent circuit using register \"7474:inst3\|9~_emulated\" and latch \"7474:inst3\|9~latch\"" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "7474:inst2\|9 7474:inst2\|9~_emulated 7474:inst2\|9~latch " "Warning (13310): Register \"7474:inst2\|9\" is converted into an equivalent circuit using register \"7474:inst2\|9~_emulated\" and latch \"7474:inst2\|9~latch\"" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LDDR2 GND " "Warning (13410): Pin \"LDDR2\" is stuck at GND" {  } { { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 152 1120 1296 168 "LDDR2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "S1 GND " "Warning (13410): Pin \"S1\" is stuck at GND" {  } { { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 360 1120 1296 376 "S1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Info: Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Info: Implemented 90 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 21 17:33:56 2021 " "Info: Processing ended: Sun Mar 21 17:33:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
