vendor_name = ModelSim
source_file = 1, F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/sdram_naked_tst.vt
source_file = 1, F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/wishbone_uart_lite.v
source_file = 1, F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/wb32_avalon16.v
source_file = 1, F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/sdram_naked.v
source_file = 1, F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/ip_pll/ip_pll_sdram.v
source_file = 1, F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/ip_pll/ip_pll_sdram.qip
source_file = 1, F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/wb_conmax/wb_conmax_top.v
source_file = 1, F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/wb_conmax/wb_conmax_slave_if.v
source_file = 1, F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/wb_conmax/wb_conmax_rf.v
source_file = 1, F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/wb_conmax/wb_conmax_pri_enc.v
source_file = 1, F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/wb_conmax/wb_conmax_pri_dec.v
source_file = 1, F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/wb_conmax/wb_conmax_msel.v
source_file = 1, F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/wb_conmax/wb_conmax_master_if.v
source_file = 1, F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/wb_conmax/wb_conmax_defines.v
source_file = 1, F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/wb_conmax/wb_conmax_arb.v
source_file = 1, F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/source_file/sdram.qsys
source_file = 1, F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/sdram_naked_master.v
source_file = 1, F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/defines.v
source_file = 1, f:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/db/ip/sdram/sdram.v
source_file = 1, f:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/db/ip/sdram/submodules/altera_reset_controller.sdc
source_file = 1, f:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/db/ip/sdram/submodules/altera_reset_controller.v
source_file = 1, f:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/db/ip/sdram/submodules/altera_reset_synchronizer.v
source_file = 1, f:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v
source_file = 1, f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc
source_file = 1, f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/db/ip_pll_sdram_altpll.v
design_name = sdram_naked
instance = comp, \wb32_avalon16|avalon_sdram_readdata_valid_r~feeder , wb32_avalon16|avalon_sdram_readdata_valid_r~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_waitrequest_r~feeder , wb32_avalon16|avalon_sdram_waitrequest_r~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[0]~feeder , wb32_avalon16|avalon_sdram_readdata_r[0]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[1]~feeder , wb32_avalon16|avalon_sdram_readdata_r[1]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[2]~feeder , wb32_avalon16|avalon_sdram_readdata_r[2]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[3]~feeder , wb32_avalon16|avalon_sdram_readdata_r[3]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[4]~feeder , wb32_avalon16|avalon_sdram_readdata_r[4]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[5]~feeder , wb32_avalon16|avalon_sdram_readdata_r[5]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[6]~feeder , wb32_avalon16|avalon_sdram_readdata_r[6]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[7]~feeder , wb32_avalon16|avalon_sdram_readdata_r[7]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[8]~feeder , wb32_avalon16|avalon_sdram_readdata_r[8]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[9]~feeder , wb32_avalon16|avalon_sdram_readdata_r[9]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[10]~feeder , wb32_avalon16|avalon_sdram_readdata_r[10]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[11]~feeder , wb32_avalon16|avalon_sdram_readdata_r[11]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[12]~feeder , wb32_avalon16|avalon_sdram_readdata_r[12]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[13]~feeder , wb32_avalon16|avalon_sdram_readdata_r[13]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[14]~feeder , wb32_avalon16|avalon_sdram_readdata_r[14]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[15]~feeder , wb32_avalon16|avalon_sdram_readdata_r[15]~feeder, sdram_naked, 1
instance = comp, \sdr_clk_o~output , sdr_clk_o~output, sdram_naked, 1
instance = comp, \sdr_cs_n_o~output , sdr_cs_n_o~output, sdram_naked, 1
instance = comp, \sdr_cke_o~output , sdr_cke_o~output, sdram_naked, 1
instance = comp, \sdr_ras_n_o~output , sdr_ras_n_o~output, sdram_naked, 1
instance = comp, \sdr_cas_n_o~output , sdr_cas_n_o~output, sdram_naked, 1
instance = comp, \sdr_we_n_o~output , sdr_we_n_o~output, sdram_naked, 1
instance = comp, \sdr_dqm_o[0]~output , sdr_dqm_o[0]~output, sdram_naked, 1
instance = comp, \sdr_dqm_o[1]~output , sdr_dqm_o[1]~output, sdram_naked, 1
instance = comp, \sdr_ba_o[0]~output , sdr_ba_o[0]~output, sdram_naked, 1
instance = comp, \sdr_ba_o[1]~output , sdr_ba_o[1]~output, sdram_naked, 1
instance = comp, \sdr_addr_o[0]~output , sdr_addr_o[0]~output, sdram_naked, 1
instance = comp, \sdr_addr_o[1]~output , sdr_addr_o[1]~output, sdram_naked, 1
instance = comp, \sdr_addr_o[2]~output , sdr_addr_o[2]~output, sdram_naked, 1
instance = comp, \sdr_addr_o[3]~output , sdr_addr_o[3]~output, sdram_naked, 1
instance = comp, \sdr_addr_o[4]~output , sdr_addr_o[4]~output, sdram_naked, 1
instance = comp, \sdr_addr_o[5]~output , sdr_addr_o[5]~output, sdram_naked, 1
instance = comp, \sdr_addr_o[6]~output , sdr_addr_o[6]~output, sdram_naked, 1
instance = comp, \sdr_addr_o[7]~output , sdr_addr_o[7]~output, sdram_naked, 1
instance = comp, \sdr_addr_o[8]~output , sdr_addr_o[8]~output, sdram_naked, 1
instance = comp, \sdr_addr_o[9]~output , sdr_addr_o[9]~output, sdram_naked, 1
instance = comp, \sdr_addr_o[10]~output , sdr_addr_o[10]~output, sdram_naked, 1
instance = comp, \sdr_addr_o[11]~output , sdr_addr_o[11]~output, sdram_naked, 1
instance = comp, \uart_txd_o~output , uart_txd_o~output, sdram_naked, 1
instance = comp, \sdr_dq_io[0]~output , sdr_dq_io[0]~output, sdram_naked, 1
instance = comp, \sdr_dq_io[1]~output , sdr_dq_io[1]~output, sdram_naked, 1
instance = comp, \sdr_dq_io[2]~output , sdr_dq_io[2]~output, sdram_naked, 1
instance = comp, \sdr_dq_io[3]~output , sdr_dq_io[3]~output, sdram_naked, 1
instance = comp, \sdr_dq_io[4]~output , sdr_dq_io[4]~output, sdram_naked, 1
instance = comp, \sdr_dq_io[5]~output , sdr_dq_io[5]~output, sdram_naked, 1
instance = comp, \sdr_dq_io[6]~output , sdr_dq_io[6]~output, sdram_naked, 1
instance = comp, \sdr_dq_io[7]~output , sdr_dq_io[7]~output, sdram_naked, 1
instance = comp, \sdr_dq_io[8]~output , sdr_dq_io[8]~output, sdram_naked, 1
instance = comp, \sdr_dq_io[9]~output , sdr_dq_io[9]~output, sdram_naked, 1
instance = comp, \sdr_dq_io[10]~output , sdr_dq_io[10]~output, sdram_naked, 1
instance = comp, \sdr_dq_io[11]~output , sdr_dq_io[11]~output, sdram_naked, 1
instance = comp, \sdr_dq_io[12]~output , sdr_dq_io[12]~output, sdram_naked, 1
instance = comp, \sdr_dq_io[13]~output , sdr_dq_io[13]~output, sdram_naked, 1
instance = comp, \sdr_dq_io[14]~output , sdr_dq_io[14]~output, sdram_naked, 1
instance = comp, \sdr_dq_io[15]~output , sdr_dq_io[15]~output, sdram_naked, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, sdram_naked, 1
instance = comp, \~ALTERA_nCEO~~obuf , ~ALTERA_nCEO~~obuf, sdram_naked, 1
instance = comp, \rst_n~input , rst_n~input, sdram_naked, 1
instance = comp, \clk_50~input , clk_50~input, sdram_naked, 1
instance = comp, \ip_pll_sdram0|altpll_component|auto_generated|pll1 , ip_pll_sdram0|altpll_component|auto_generated|pll1, sdram_naked, 1
instance = comp, \ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl , ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, sdram_naked, 1
instance = comp, \ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~feeder , ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~feeder, sdram_naked, 1
instance = comp, \ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync , ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync, sdram_naked, 1
instance = comp, \reset_n~0 , reset_n~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_count[0]~1 , sdram0|new_sdram_controller_0|i_count[0]~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Add0~0 , sdram0|new_sdram_controller_0|Add0~0, sdram_naked, 1
instance = comp, \sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, sdram_naked, 1
instance = comp, \reset_n~0clkctrl , reset_n~0clkctrl, sdram_naked, 1
instance = comp, \sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], sdram_naked, 1
instance = comp, \sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], sdram_naked, 1
instance = comp, \sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|refresh_counter[0] , sdram0|new_sdram_controller_0|refresh_counter[0], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Add0~2 , sdram0|new_sdram_controller_0|Add0~2, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|refresh_counter~7 , sdram0|new_sdram_controller_0|refresh_counter~7, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|refresh_counter[1] , sdram0|new_sdram_controller_0|refresh_counter[1], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Add0~4 , sdram0|new_sdram_controller_0|Add0~4, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|refresh_counter[2] , sdram0|new_sdram_controller_0|refresh_counter[2], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Add0~6 , sdram0|new_sdram_controller_0|Add0~6, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|refresh_counter[3]~12 , sdram0|new_sdram_controller_0|refresh_counter[3]~12, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|refresh_counter[3] , sdram0|new_sdram_controller_0|refresh_counter[3], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Add0~8 , sdram0|new_sdram_controller_0|Add0~8, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|refresh_counter~6 , sdram0|new_sdram_controller_0|refresh_counter~6, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|refresh_counter[4] , sdram0|new_sdram_controller_0|refresh_counter[4], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Add0~10 , sdram0|new_sdram_controller_0|Add0~10, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|refresh_counter~5 , sdram0|new_sdram_controller_0|refresh_counter~5, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|refresh_counter[5] , sdram0|new_sdram_controller_0|refresh_counter[5], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Add0~12 , sdram0|new_sdram_controller_0|Add0~12, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|refresh_counter~4 , sdram0|new_sdram_controller_0|refresh_counter~4, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|refresh_counter[6] , sdram0|new_sdram_controller_0|refresh_counter[6], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Add0~14 , sdram0|new_sdram_controller_0|Add0~14, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|refresh_counter~3 , sdram0|new_sdram_controller_0|refresh_counter~3, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|refresh_counter[7] , sdram0|new_sdram_controller_0|refresh_counter[7], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Add0~16 , sdram0|new_sdram_controller_0|Add0~16, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|refresh_counter[8]~10 , sdram0|new_sdram_controller_0|refresh_counter[8]~10, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|refresh_counter[8] , sdram0|new_sdram_controller_0|refresh_counter[8], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Equal0~1 , sdram0|new_sdram_controller_0|Equal0~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Add0~18 , sdram0|new_sdram_controller_0|Add0~18, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|refresh_counter[9]~9 , sdram0|new_sdram_controller_0|refresh_counter[9]~9, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|refresh_counter[9] , sdram0|new_sdram_controller_0|refresh_counter[9], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Add0~20 , sdram0|new_sdram_controller_0|Add0~20, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|refresh_counter~2 , sdram0|new_sdram_controller_0|refresh_counter~2, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|refresh_counter[10] , sdram0|new_sdram_controller_0|refresh_counter[10], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Add0~22 , sdram0|new_sdram_controller_0|Add0~22, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|refresh_counter~1 , sdram0|new_sdram_controller_0|refresh_counter~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|refresh_counter[11] , sdram0|new_sdram_controller_0|refresh_counter[11], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Add0~24 , sdram0|new_sdram_controller_0|Add0~24, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|refresh_counter~0 , sdram0|new_sdram_controller_0|refresh_counter~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|refresh_counter[12] , sdram0|new_sdram_controller_0|refresh_counter[12], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Equal0~0 , sdram0|new_sdram_controller_0|Equal0~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Equal0~2 , sdram0|new_sdram_controller_0|Equal0~2, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Equal0~3 , sdram0|new_sdram_controller_0|Equal0~3, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector8~0 , sdram0|new_sdram_controller_0|Selector8~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_state.001 , sdram0|new_sdram_controller_0|i_state.001, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector16~0 , sdram0|new_sdram_controller_0|Selector16~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector6~0 , sdram0|new_sdram_controller_0|Selector6~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_refs[0] , sdram0|new_sdram_controller_0|i_refs[0], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector5~0 , sdram0|new_sdram_controller_0|Selector5~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_refs[1] , sdram0|new_sdram_controller_0|i_refs[1], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector4~0 , sdram0|new_sdram_controller_0|Selector4~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector4~1 , sdram0|new_sdram_controller_0|Selector4~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_refs[2] , sdram0|new_sdram_controller_0|i_refs[2], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector18~0 , sdram0|new_sdram_controller_0|Selector18~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector16~1 , sdram0|new_sdram_controller_0|Selector16~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_next.010 , sdram0|new_sdram_controller_0|i_next.010, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector18~1 , sdram0|new_sdram_controller_0|Selector18~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector18~2 , sdram0|new_sdram_controller_0|Selector18~2, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_next.111 , sdram0|new_sdram_controller_0|i_next.111, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector12~0 , sdram0|new_sdram_controller_0|Selector12~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_state.111 , sdram0|new_sdram_controller_0|i_state.111, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector13~0 , sdram0|new_sdram_controller_0|Selector13~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector13~1 , sdram0|new_sdram_controller_0|Selector13~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_count[2] , sdram0|new_sdram_controller_0|i_count[2], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector9~0 , sdram0|new_sdram_controller_0|Selector9~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_state.010 , sdram0|new_sdram_controller_0|i_state.010, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_count[0]~4 , sdram0|new_sdram_controller_0|i_count[0]~4, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_count[0]~0 , sdram0|new_sdram_controller_0|i_count[0]~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_count[0]~5 , sdram0|new_sdram_controller_0|i_count[0]~5, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_count[0] , sdram0|new_sdram_controller_0|i_count[0], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_count[1]~2 , sdram0|new_sdram_controller_0|i_count[1]~2, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_count[1]~3 , sdram0|new_sdram_controller_0|i_count[1]~3, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_count[1] , sdram0|new_sdram_controller_0|i_count[1], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector10~0 , sdram0|new_sdram_controller_0|Selector10~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector10~1 , sdram0|new_sdram_controller_0|Selector10~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_state.011 , sdram0|new_sdram_controller_0|i_state.011, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_next.000~0 , sdram0|new_sdram_controller_0|i_next.000~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_next.000 , sdram0|new_sdram_controller_0|i_next.000, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector7~0 , sdram0|new_sdram_controller_0|Selector7~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_state.000 , sdram0|new_sdram_controller_0|i_state.000, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|WideOr6~0 , sdram0|new_sdram_controller_0|WideOr6~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector17~0 , sdram0|new_sdram_controller_0|Selector17~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_next.101 , sdram0|new_sdram_controller_0|i_next.101, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_state.101~0 , sdram0|new_sdram_controller_0|i_state.101~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_state.101 , sdram0|new_sdram_controller_0|i_state.101, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|init_done~0 , sdram0|new_sdram_controller_0|init_done~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|init_done , sdram0|new_sdram_controller_0|init_done, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector2~0 , sdram0|new_sdram_controller_0|Selector2~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_cmd[1] , sdram0|new_sdram_controller_0|i_cmd[1], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector21~0 , sdram0|new_sdram_controller_0|Selector21~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector25~0 , sdram0|new_sdram_controller_0|Selector25~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|active_rnw~1 , sdram0|new_sdram_controller_0|active_rnw~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|active_rnw~0 , sdram0|new_sdram_controller_0|active_rnw~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|active_rnw~2 , sdram0|new_sdram_controller_0|active_rnw~2, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|active_rnw~3 , sdram0|new_sdram_controller_0|active_rnw~3, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|active_rnw , sdram0|new_sdram_controller_0|active_rnw, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|pending~0 , sdram0|new_sdram_controller_0|pending~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector32~0 , sdram0|new_sdram_controller_0|Selector32~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector41~0 , sdram0|new_sdram_controller_0|Selector41~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector41~1 , sdram0|new_sdram_controller_0|Selector41~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|f_pop , sdram0|new_sdram_controller_0|f_pop, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~0 , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|wr_address~0 , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|wr_address~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|wr_address , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|wr_address, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40]~0 , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40]~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|rnw_match~0 , sdram0|new_sdram_controller_0|rnw_match~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|f_select , sdram0|new_sdram_controller_0|f_select, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]~0 , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[1], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0 , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|active_cs_n~0 , sdram0|new_sdram_controller_0|active_cs_n~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|active_cs_n~1 , sdram0|new_sdram_controller_0|active_cs_n~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|active_cs_n , sdram0|new_sdram_controller_0|active_cs_n, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|pending , sdram0|new_sdram_controller_0|pending, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector32~1 , sdram0|new_sdram_controller_0|Selector32~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_state.100000000 , sdram0|new_sdram_controller_0|m_state.100000000, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector27~0 , sdram0|new_sdram_controller_0|Selector27~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector26~0 , sdram0|new_sdram_controller_0|Selector26~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector36~5 , sdram0|new_sdram_controller_0|Selector36~5, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector38~3 , sdram0|new_sdram_controller_0|Selector38~3, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector39~1 , sdram0|new_sdram_controller_0|Selector39~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|LessThan1~0 , sdram0|new_sdram_controller_0|LessThan1~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector39~0 , sdram0|new_sdram_controller_0|Selector39~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector39~2 , sdram0|new_sdram_controller_0|Selector39~2, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_next~18 , sdram0|new_sdram_controller_0|m_next~18, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector39~3 , sdram0|new_sdram_controller_0|Selector39~3, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_next~17 , sdram0|new_sdram_controller_0|m_next~17, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector38~2 , sdram0|new_sdram_controller_0|Selector38~2, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector39~4 , sdram0|new_sdram_controller_0|Selector39~4, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_count[0] , sdram0|new_sdram_controller_0|m_count[0], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector37~0 , sdram0|new_sdram_controller_0|Selector37~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector37~1 , sdram0|new_sdram_controller_0|Selector37~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector37~2 , sdram0|new_sdram_controller_0|Selector37~2, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_count[2] , sdram0|new_sdram_controller_0|m_count[2], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector29~0 , sdram0|new_sdram_controller_0|Selector29~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector29~1 , sdram0|new_sdram_controller_0|Selector29~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_state.000100000 , sdram0|new_sdram_controller_0|m_state.000100000, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector30~0 , sdram0|new_sdram_controller_0|Selector30~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector30~1 , sdram0|new_sdram_controller_0|Selector30~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_state.001000000 , sdram0|new_sdram_controller_0|m_state.001000000, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|WideOr8~0 , sdram0|new_sdram_controller_0|WideOr8~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector26~1 , sdram0|new_sdram_controller_0|Selector26~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector26~2 , sdram0|new_sdram_controller_0|Selector26~2, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_state.000000100 , sdram0|new_sdram_controller_0|m_state.000000100, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector36~2 , sdram0|new_sdram_controller_0|Selector36~2, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector36~3 , sdram0|new_sdram_controller_0|Selector36~3, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector36~4 , sdram0|new_sdram_controller_0|Selector36~4, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_next.010000000 , sdram0|new_sdram_controller_0|m_next.010000000, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector31~1 , sdram0|new_sdram_controller_0|Selector31~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_state.010000000 , sdram0|new_sdram_controller_0|m_state.010000000, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector35~0 , sdram0|new_sdram_controller_0|Selector35~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector35~1 , sdram0|new_sdram_controller_0|Selector35~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector34~1 , sdram0|new_sdram_controller_0|Selector34~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector26~3 , sdram0|new_sdram_controller_0|Selector26~3, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector34~2 , sdram0|new_sdram_controller_0|Selector34~2, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_next.000010000 , sdram0|new_sdram_controller_0|m_next.000010000, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector27~1 , sdram0|new_sdram_controller_0|Selector27~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector28~0 , sdram0|new_sdram_controller_0|Selector28~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector27~5 , sdram0|new_sdram_controller_0|Selector27~5, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector27~4 , sdram0|new_sdram_controller_0|Selector27~4, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector27~3 , sdram0|new_sdram_controller_0|Selector27~3, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector27~6 , sdram0|new_sdram_controller_0|Selector27~6, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_state.000010000 , sdram0|new_sdram_controller_0|m_state.000010000, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|WideOr9~1 , sdram0|new_sdram_controller_0|WideOr9~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|WideOr9~0 , sdram0|new_sdram_controller_0|WideOr9~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|always5~0 , sdram0|new_sdram_controller_0|always5~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector21~1 , sdram0|new_sdram_controller_0|Selector21~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_cmd[1]~_Duplicate_1 , sdram0|new_sdram_controller_0|m_cmd[1]~_Duplicate_1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector1~0 , sdram0|new_sdram_controller_0|Selector1~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_cmd[2] , sdram0|new_sdram_controller_0|i_cmd[2], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector20~0 , sdram0|new_sdram_controller_0|Selector20~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_cmd[2]~_Duplicate_1 , sdram0|new_sdram_controller_0|m_cmd[2]~_Duplicate_1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector3~0 , sdram0|new_sdram_controller_0|Selector3~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector3~1 , sdram0|new_sdram_controller_0|Selector3~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_cmd[0] , sdram0|new_sdram_controller_0|i_cmd[0], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector22~0 , sdram0|new_sdram_controller_0|Selector22~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector22~1 , sdram0|new_sdram_controller_0|Selector22~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_cmd[0]~_Duplicate_1 , sdram0|new_sdram_controller_0|m_cmd[0]~_Duplicate_1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Equal4~0 , sdram0|new_sdram_controller_0|Equal4~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|rd_valid[0] , sdram0|new_sdram_controller_0|rd_valid[0], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|rd_valid[1]~feeder , sdram0|new_sdram_controller_0|rd_valid[1]~feeder, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|rd_valid[1] , sdram0|new_sdram_controller_0|rd_valid[1], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|rd_valid[2]~feeder , sdram0|new_sdram_controller_0|rd_valid[2]~feeder, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|rd_valid[2] , sdram0|new_sdram_controller_0|rd_valid[2], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|za_valid~feeder , sdram0|new_sdram_controller_0|za_valid~feeder, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|za_valid , sdram0|new_sdram_controller_0|za_valid, sdram_naked, 1
instance = comp, \ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, sdram_naked, 1
instance = comp, \sdram_naked_master0|state~25 , sdram_naked_master0|state~25, sdram_naked, 1
instance = comp, \sdram_naked_master0|state.state_write , sdram_naked_master0|state.state_write, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Add1~0 , wishbone_uart_lite0|Add1~0, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Selector17~0 , wishbone_uart_lite0|Selector17~0, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Add1~1 , wishbone_uart_lite0|Add1~1, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Selector26~0 , wishbone_uart_lite0|Selector26~0, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_divcnt[0] , wishbone_uart_lite0|send_divcnt[0], sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Add1~3 , wishbone_uart_lite0|Add1~3, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Selector25~0 , wishbone_uart_lite0|Selector25~0, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_divcnt[1] , wishbone_uart_lite0|send_divcnt[1], sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Add1~5 , wishbone_uart_lite0|Add1~5, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Selector24~0 , wishbone_uart_lite0|Selector24~0, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_divcnt[2] , wishbone_uart_lite0|send_divcnt[2], sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Add1~7 , wishbone_uart_lite0|Add1~7, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Selector23~0 , wishbone_uart_lite0|Selector23~0, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_divcnt[3] , wishbone_uart_lite0|send_divcnt[3], sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Add1~9 , wishbone_uart_lite0|Add1~9, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Selector22~0 , wishbone_uart_lite0|Selector22~0, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_divcnt[4] , wishbone_uart_lite0|send_divcnt[4], sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Add1~11 , wishbone_uart_lite0|Add1~11, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Selector21~0 , wishbone_uart_lite0|Selector21~0, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_divcnt[5] , wishbone_uart_lite0|send_divcnt[5], sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Add1~13 , wishbone_uart_lite0|Add1~13, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Selector20~0 , wishbone_uart_lite0|Selector20~0, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_divcnt[6] , wishbone_uart_lite0|send_divcnt[6], sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Add1~15 , wishbone_uart_lite0|Add1~15, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Selector19~0 , wishbone_uart_lite0|Selector19~0, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_divcnt[7] , wishbone_uart_lite0|send_divcnt[7], sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Add1~17 , wishbone_uart_lite0|Add1~17, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Selector18~0 , wishbone_uart_lite0|Selector18~0, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_divcnt[8] , wishbone_uart_lite0|send_divcnt[8], sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Add1~19 , wishbone_uart_lite0|Add1~19, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Selector17~1 , wishbone_uart_lite0|Selector17~1, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_divcnt[9] , wishbone_uart_lite0|send_divcnt[9], sdram_naked, 1
instance = comp, \wishbone_uart_lite0|LessThan0~0 , wishbone_uart_lite0|LessThan0~0, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|LessThan0~1 , wishbone_uart_lite0|LessThan0~1, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|LessThan0~2 , wishbone_uart_lite0|LessThan0~2, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_pattern~0 , wishbone_uart_lite0|send_pattern~0, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Selector16~0 , wishbone_uart_lite0|Selector16~0, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_bitcnt[0] , wishbone_uart_lite0|send_bitcnt[0], sdram_naked, 1
instance = comp, \sdram_naked_master0|Selector24~0 , sdram_naked_master0|Selector24~0, sdram_naked, 1
instance = comp, \sdram_naked_master0|Selector24~1 , sdram_naked_master0|Selector24~1, sdram_naked, 1
instance = comp, \sdram_naked_master0|wishbone_cyc_o , sdram_naked_master0|wishbone_cyc_o, sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|s1_stb_o~0 , wb_conmax_top0|m0|s1_stb_o~0, sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|s1_cyc_o , wb_conmax_top0|m0|s1_cyc_o, sdram_naked, 1
instance = comp, \wb_conmax_top0|s1|m0_cyc_r~feeder , wb_conmax_top0|s1|m0_cyc_r~feeder, sdram_naked, 1
instance = comp, \wb_conmax_top0|s1|m0_cyc_r , wb_conmax_top0|s1|m0_cyc_r, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|req~1 , wishbone_uart_lite0|req~1, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_bitcnt[1]~1 , wishbone_uart_lite0|send_bitcnt[1]~1, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_bitcnt[1]~0 , wishbone_uart_lite0|send_bitcnt[1]~0, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_bitcnt[1]~2 , wishbone_uart_lite0|send_bitcnt[1]~2, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_bitcnt[1] , wishbone_uart_lite0|send_bitcnt[1], sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Selector14~0 , wishbone_uart_lite0|Selector14~0, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Selector14~1 , wishbone_uart_lite0|Selector14~1, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_bitcnt[2] , wishbone_uart_lite0|send_bitcnt[2], sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Equal0~0 , wishbone_uart_lite0|Equal0~0, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|state~8 , wishbone_uart_lite0|state~8, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|state~7 , wishbone_uart_lite0|state~7, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|state.StateIdle , wishbone_uart_lite0|state.StateIdle, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|state~9 , wishbone_uart_lite0|state~9, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|state.StateReq , wishbone_uart_lite0|state.StateReq, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_bitcnt[3]~3 , wishbone_uart_lite0|send_bitcnt[3]~3, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_bitcnt[3]~4 , wishbone_uart_lite0|send_bitcnt[3]~4, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_bitcnt[3] , wishbone_uart_lite0|send_bitcnt[3], sdram_naked, 1
instance = comp, \wishbone_uart_lite0|state~10 , wishbone_uart_lite0|state~10, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|state.StateOk , wishbone_uart_lite0|state.StateOk, sdram_naked, 1
instance = comp, \wb32_avalon16|skip_to_idle , wb32_avalon16|skip_to_idle, sdram_naked, 1
instance = comp, \wb32_avalon16|state~40 , wb32_avalon16|state~40, sdram_naked, 1
instance = comp, \wb32_avalon16|state~27 , wb32_avalon16|state~27, sdram_naked, 1
instance = comp, \wb32_avalon16|Selector5~0 , wb32_avalon16|Selector5~0, sdram_naked, 1
instance = comp, \wb32_avalon16|state~39 , wb32_avalon16|state~39, sdram_naked, 1
instance = comp, \wb32_avalon16|state.state_idle , wb32_avalon16|state.state_idle, sdram_naked, 1
instance = comp, \wb32_avalon16|Add0~7 , wb32_avalon16|Add0~7, sdram_naked, 1
instance = comp, \wb32_avalon16|Add0~1 , wb32_avalon16|Add0~1, sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_stb_r~0 , wb32_avalon16|wishbone_stb_r~0, sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_stb_r , wb32_avalon16|wishbone_stb_r, sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_stb_r~1 , wb32_avalon16|wishbone_stb_r~1, sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|s0_cyc_o , wb_conmax_top0|m0|s0_cyc_o, sdram_naked, 1
instance = comp, \wb_conmax_top0|s0|m0_cyc_r , wb_conmax_top0|s0|m0_cyc_r, sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_cyc_r~0 , wb32_avalon16|wishbone_cyc_r~0, sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_cyc_r , wb32_avalon16|wishbone_cyc_r, sdram_naked, 1
instance = comp, \wb32_avalon16|Add0~0 , wb32_avalon16|Add0~0, sdram_naked, 1
instance = comp, \wb32_avalon16|Add0~15 , wb32_avalon16|Add0~15, sdram_naked, 1
instance = comp, \wb32_avalon16|cnt[0] , wb32_avalon16|cnt[0], sdram_naked, 1
instance = comp, \wb32_avalon16|Add0~3 , wb32_avalon16|Add0~3, sdram_naked, 1
instance = comp, \wb32_avalon16|Add0~16 , wb32_avalon16|Add0~16, sdram_naked, 1
instance = comp, \wb32_avalon16|cnt[1] , wb32_avalon16|cnt[1], sdram_naked, 1
instance = comp, \wb32_avalon16|Add0~5 , wb32_avalon16|Add0~5, sdram_naked, 1
instance = comp, \wb32_avalon16|Add0~8 , wb32_avalon16|Add0~8, sdram_naked, 1
instance = comp, \wb32_avalon16|cnt[2] , wb32_avalon16|cnt[2], sdram_naked, 1
instance = comp, \wb32_avalon16|Add0~9 , wb32_avalon16|Add0~9, sdram_naked, 1
instance = comp, \wb32_avalon16|Add0~11 , wb32_avalon16|Add0~11, sdram_naked, 1
instance = comp, \wb32_avalon16|cnt[3] , wb32_avalon16|cnt[3], sdram_naked, 1
instance = comp, \wb32_avalon16|Add0~12 , wb32_avalon16|Add0~12, sdram_naked, 1
instance = comp, \wb32_avalon16|Add0~14 , wb32_avalon16|Add0~14, sdram_naked, 1
instance = comp, \wb32_avalon16|cnt[4] , wb32_avalon16|cnt[4], sdram_naked, 1
instance = comp, \wb32_avalon16|state~25 , wb32_avalon16|state~25, sdram_naked, 1
instance = comp, \wb32_avalon16|state~26 , wb32_avalon16|state~26, sdram_naked, 1
instance = comp, \wb32_avalon16|state~28 , wb32_avalon16|state~28, sdram_naked, 1
instance = comp, \wb32_avalon16|state~29 , wb32_avalon16|state~29, sdram_naked, 1
instance = comp, \wb32_avalon16|state.state_write_byte_lo , wb32_avalon16|state.state_write_byte_lo, sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_sel_r~0 , wb32_avalon16|wishbone_sel_r~0, sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_sel_r[0] , wb32_avalon16|wishbone_sel_r[0], sdram_naked, 1
instance = comp, \wb32_avalon16|state~31 , wb32_avalon16|state~31, sdram_naked, 1
instance = comp, \wb32_avalon16|state~32 , wb32_avalon16|state~32, sdram_naked, 1
instance = comp, \wb32_avalon16|state.state_write_wait_lo , wb32_avalon16|state.state_write_wait_lo, sdram_naked, 1
instance = comp, \wb32_avalon16|Selector8~0 , wb32_avalon16|Selector8~0, sdram_naked, 1
instance = comp, \wb32_avalon16|state~30 , wb32_avalon16|state~30, sdram_naked, 1
instance = comp, \wb32_avalon16|state.state_write_byte_hi , wb32_avalon16|state.state_write_byte_hi, sdram_naked, 1
instance = comp, \wb32_avalon16|state~33 , wb32_avalon16|state~33, sdram_naked, 1
instance = comp, \wb32_avalon16|state~34 , wb32_avalon16|state~34, sdram_naked, 1
instance = comp, \wb32_avalon16|state.state_write_wait_hi , wb32_avalon16|state.state_write_wait_hi, sdram_naked, 1
instance = comp, \wb32_avalon16|state~41 , wb32_avalon16|state~41, sdram_naked, 1
instance = comp, \wb32_avalon16|state~42 , wb32_avalon16|state~42, sdram_naked, 1
instance = comp, \wb32_avalon16|state.state_done , wb32_avalon16|state.state_done, sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_ack_o~0 , wb32_avalon16|wishbone_ack_o~0, sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_ack_o , wb32_avalon16|wishbone_ack_o, sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux32~0 , wb_conmax_top0|m0|Mux32~0, sdram_naked, 1
instance = comp, \sdram_naked_master0|state~22 , sdram_naked_master0|state~22, sdram_naked, 1
instance = comp, \sdram_naked_master0|state.state_write_wait , sdram_naked_master0|state.state_write_wait, sdram_naked, 1
instance = comp, \sdram_naked_master0|state~24 , sdram_naked_master0|state~24, sdram_naked, 1
instance = comp, \sdram_naked_master0|state.state_read , sdram_naked_master0|state.state_read, sdram_naked, 1
instance = comp, \sdram_naked_master0|state~23 , sdram_naked_master0|state~23, sdram_naked, 1
instance = comp, \sdram_naked_master0|state.state_read_wait , sdram_naked_master0|state.state_read_wait, sdram_naked, 1
instance = comp, \sdram_naked_master0|cnt[0]~0 , sdram_naked_master0|cnt[0]~0, sdram_naked, 1
instance = comp, \sdram_naked_master0|cnt[0]~1 , sdram_naked_master0|cnt[0]~1, sdram_naked, 1
instance = comp, \sdram_naked_master0|cnt[0] , sdram_naked_master0|cnt[0], sdram_naked, 1
instance = comp, \sdram_naked_master0|Add0~0 , sdram_naked_master0|Add0~0, sdram_naked, 1
instance = comp, \sdram_naked_master0|cnt[1] , sdram_naked_master0|cnt[1], sdram_naked, 1
instance = comp, \sdram_naked_master0|Add0~1 , sdram_naked_master0|Add0~1, sdram_naked, 1
instance = comp, \sdram_naked_master0|cnt[2] , sdram_naked_master0|cnt[2], sdram_naked, 1
instance = comp, \sdram_naked_master0|state~18 , sdram_naked_master0|state~18, sdram_naked, 1
instance = comp, \sdram_naked_master0|state~19 , sdram_naked_master0|state~19, sdram_naked, 1
instance = comp, \sdram_naked_master0|state.state_print~feeder , sdram_naked_master0|state.state_print~feeder, sdram_naked, 1
instance = comp, \sdram_naked_master0|state.state_print , sdram_naked_master0|state.state_print, sdram_naked, 1
instance = comp, \sdram_naked_master0|state~20 , sdram_naked_master0|state~20, sdram_naked, 1
instance = comp, \sdram_naked_master0|state.state_print_wait , sdram_naked_master0|state.state_print_wait, sdram_naked, 1
instance = comp, \sdram_naked_master0|Selector0~0 , sdram_naked_master0|Selector0~0, sdram_naked, 1
instance = comp, \sdram_naked_master0|state~21 , sdram_naked_master0|state~21, sdram_naked, 1
instance = comp, \sdram_naked_master0|state.state_idle , sdram_naked_master0|state.state_idle, sdram_naked, 1
instance = comp, \sdram_naked_master0|Selector25~1 , sdram_naked_master0|Selector25~1, sdram_naked, 1
instance = comp, \sdram_naked_master0|Selector25~0 , sdram_naked_master0|Selector25~0, sdram_naked, 1
instance = comp, \sdram_naked_master0|Selector25~2 , sdram_naked_master0|Selector25~2, sdram_naked, 1
instance = comp, \sdram_naked_master0|wishbone_we_o , sdram_naked_master0|wishbone_we_o, sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_we_r~0 , wb32_avalon16|wishbone_we_r~0, sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_we_r , wb32_avalon16|wishbone_we_r, sdram_naked, 1
instance = comp, \wb32_avalon16|state~37 , wb32_avalon16|state~37, sdram_naked, 1
instance = comp, \wb32_avalon16|state.state_read_wait_lo , wb32_avalon16|state.state_read_wait_lo, sdram_naked, 1
instance = comp, \wb32_avalon16|state~35 , wb32_avalon16|state~35, sdram_naked, 1
instance = comp, \wb32_avalon16|state.state_read_byte_lo , wb32_avalon16|state.state_read_byte_lo, sdram_naked, 1
instance = comp, \wb32_avalon16|state~38 , wb32_avalon16|state~38, sdram_naked, 1
instance = comp, \wb32_avalon16|state.state_read_wait_hi , wb32_avalon16|state.state_read_wait_hi, sdram_naked, 1
instance = comp, \wb32_avalon16|state~36 , wb32_avalon16|state~36, sdram_naked, 1
instance = comp, \wb32_avalon16|state.state_read_byte_hi , wb32_avalon16|state.state_read_byte_hi, sdram_naked, 1
instance = comp, \wb32_avalon16|Selector56~0 , wb32_avalon16|Selector56~0, sdram_naked, 1
instance = comp, \wb32_avalon16|Selector56~1 , wb32_avalon16|Selector56~1, sdram_naked, 1
instance = comp, \wb32_avalon16|Selector56~2 , wb32_avalon16|Selector56~2, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_read_n_o~feeder , wb32_avalon16|avalon_sdram_read_n_o~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_read_n_o , wb32_avalon16|avalon_sdram_read_n_o, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|comb~0 , sdram0|new_sdram_controller_0|comb~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]~1 , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[0], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0 , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0, sdram_naked, 1
instance = comp, \wb32_avalon16|Selector55~1 , wb32_avalon16|Selector55~1, sdram_naked, 1
instance = comp, \wb32_avalon16|Selector55~0 , wb32_avalon16|Selector55~0, sdram_naked, 1
instance = comp, \wb32_avalon16|Selector55~2 , wb32_avalon16|Selector55~2, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_write_n_o , wb32_avalon16|avalon_sdram_write_n_o, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40]~0 , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40]~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[40]~2 , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[40]~2, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector34~0 , sdram0|new_sdram_controller_0|Selector34~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_next.000001000 , sdram0|new_sdram_controller_0|m_next.000001000, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector27~2 , sdram0|new_sdram_controller_0|Selector27~2, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_state.000001000 , sdram0|new_sdram_controller_0|m_state.000001000, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector38~7 , sdram0|new_sdram_controller_0|Selector38~7, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector38~5 , sdram0|new_sdram_controller_0|Selector38~5, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector38~4 , sdram0|new_sdram_controller_0|Selector38~4, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector38~9 , sdram0|new_sdram_controller_0|Selector38~9, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector38~6 , sdram0|new_sdram_controller_0|Selector38~6, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector38~8 , sdram0|new_sdram_controller_0|Selector38~8, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_count[1] , sdram0|new_sdram_controller_0|m_count[1], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector31~0 , sdram0|new_sdram_controller_0|Selector31~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector24~0 , sdram0|new_sdram_controller_0|Selector24~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector94~4 , sdram0|new_sdram_controller_0|Selector94~4, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector33~1 , sdram0|new_sdram_controller_0|Selector33~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector33~2 , sdram0|new_sdram_controller_0|Selector33~2, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector33~0 , sdram0|new_sdram_controller_0|Selector33~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector33~3 , sdram0|new_sdram_controller_0|Selector33~3, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_next.000000001 , sdram0|new_sdram_controller_0|m_next.000000001, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector24~1 , sdram0|new_sdram_controller_0|Selector24~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_state.000000001 , sdram0|new_sdram_controller_0|m_state.000000001, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector23~0 , sdram0|new_sdram_controller_0|Selector23~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|ack_refresh_request , sdram0|new_sdram_controller_0|ack_refresh_request, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|refresh_request~0 , sdram0|new_sdram_controller_0|refresh_request~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|refresh_request , sdram0|new_sdram_controller_0|refresh_request, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector25~1 , sdram0|new_sdram_controller_0|Selector25~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_state.000000010 , sdram0|new_sdram_controller_0|m_state.000000010, sdram_naked, 1
instance = comp, \sdram_naked_master0|Selector13~0 , sdram_naked_master0|Selector13~0, sdram_naked, 1
instance = comp, \sdram_naked_master0|wishbone_data_o[12] , sdram_naked_master0|wishbone_data_o[12], sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_data_r~0 , wb32_avalon16|wishbone_data_r~0, sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_data_r[12] , wb32_avalon16|wishbone_data_r[12], sdram_naked, 1
instance = comp, \sdr_dq_io[0]~input , sdr_dq_io[0]~input, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|za_data[0] , sdram0|new_sdram_controller_0|za_data[0], sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[0]~feeder , wb32_avalon16|rdata[0]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[0]~0 , wb32_avalon16|rdata[0]~0, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[0] , wb32_avalon16|rdata[0], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux31~0 , wb_conmax_top0|m0|Mux31~0, sdram_naked, 1
instance = comp, \sdr_dq_io[8]~input , sdr_dq_io[8]~input, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|za_data[8] , sdram0|new_sdram_controller_0|za_data[8], sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[8]~feeder , wb32_avalon16|rdata[8]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[8] , wb32_avalon16|rdata[8], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux23~0 , wb_conmax_top0|m0|Mux23~0, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[16]~feeder , wb32_avalon16|rdata[16]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[16]~1 , wb32_avalon16|rdata[16]~1, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[16] , wb32_avalon16|rdata[16], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux15~0 , wb_conmax_top0|m0|Mux15~0, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[24]~feeder , wb32_avalon16|rdata[24]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[24] , wb32_avalon16|rdata[24], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux7~0 , wb_conmax_top0|m0|Mux7~0, sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[24] , sdram_naked_master0|rdata[24], sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[16] , sdram_naked_master0|rdata[16], sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[8] , sdram_naked_master0|rdata[8], sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[0] , sdram_naked_master0|rdata[0], sdram_naked, 1
instance = comp, \sdram_naked_master0|Selector22~0 , sdram_naked_master0|Selector22~0, sdram_naked, 1
instance = comp, \sdram_naked_master0|wishbone_data_o[0]~0 , sdram_naked_master0|wishbone_data_o[0]~0, sdram_naked, 1
instance = comp, \sdram_naked_master0|wishbone_data_o[0] , sdram_naked_master0|wishbone_data_o[0], sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_data_r~1 , wb32_avalon16|wishbone_data_r~1, sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_data_r[0] , wb32_avalon16|wishbone_data_r[0], sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_writedata_o~2 , wb32_avalon16|avalon_sdram_writedata_o~2, sdram_naked, 1
instance = comp, \wb32_avalon16|Selector32~3 , wb32_avalon16|Selector32~3, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_writedata_o[4]~12 , wb32_avalon16|avalon_sdram_writedata_o[4]~12, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_writedata_o[0] , wb32_avalon16|avalon_sdram_writedata_o[0], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[0]~feeder , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[0]~feeder, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[0] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[0], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[0]~feeder , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[0]~feeder, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[0] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[0], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[0]~3 , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[0]~3, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|active_data[0] , sdram0|new_sdram_controller_0|active_data[0], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_data[0]~_Duplicate_1 , sdram0|new_sdram_controller_0|m_data[0]~_Duplicate_1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector112~0 , sdram0|new_sdram_controller_0|Selector112~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector112~1 , sdram0|new_sdram_controller_0|Selector112~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_data[0] , sdram0|new_sdram_controller_0|m_data[0], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|oe , sdram0|new_sdram_controller_0|oe, sdram_naked, 1
instance = comp, \sdr_dq_io[1]~input , sdr_dq_io[1]~input, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|za_data[1] , sdram0|new_sdram_controller_0|za_data[1], sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[1]~feeder , wb32_avalon16|rdata[1]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[1] , wb32_avalon16|rdata[1], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux30~0 , wb_conmax_top0|m0|Mux30~0, sdram_naked, 1
instance = comp, \sdr_dq_io[9]~input , sdr_dq_io[9]~input, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|za_data[9] , sdram0|new_sdram_controller_0|za_data[9], sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[9]~feeder , wb32_avalon16|rdata[9]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[9] , wb32_avalon16|rdata[9], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux22~0 , wb_conmax_top0|m0|Mux22~0, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[17]~feeder , wb32_avalon16|rdata[17]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[17] , wb32_avalon16|rdata[17], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux14~0 , wb_conmax_top0|m0|Mux14~0, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[25]~feeder , wb32_avalon16|rdata[25]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[25] , wb32_avalon16|rdata[25], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux6~0 , wb_conmax_top0|m0|Mux6~0, sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[25] , sdram_naked_master0|rdata[25], sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[17] , sdram_naked_master0|rdata[17], sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[9] , sdram_naked_master0|rdata[9], sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[1] , sdram_naked_master0|rdata[1], sdram_naked, 1
instance = comp, \sdram_naked_master0|Selector21~0 , sdram_naked_master0|Selector21~0, sdram_naked, 1
instance = comp, \sdram_naked_master0|wishbone_data_o[1] , sdram_naked_master0|wishbone_data_o[1], sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_data_r~2 , wb32_avalon16|wishbone_data_r~2, sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_data_r[1] , wb32_avalon16|wishbone_data_r[1], sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_writedata_o~3 , wb32_avalon16|avalon_sdram_writedata_o~3, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_writedata_o[1] , wb32_avalon16|avalon_sdram_writedata_o[1], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[1]~feeder , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[1]~feeder, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[1] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[1], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[1]~feeder , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[1]~feeder, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[1] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[1], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[1]~4 , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[1]~4, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_data[1]~_Duplicate_1 , sdram0|new_sdram_controller_0|m_data[1]~_Duplicate_1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|active_data[1]~feeder , sdram0|new_sdram_controller_0|active_data[1]~feeder, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|active_data[1] , sdram0|new_sdram_controller_0|active_data[1], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector111~0 , sdram0|new_sdram_controller_0|Selector111~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector111~1 , sdram0|new_sdram_controller_0|Selector111~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_data[1] , sdram0|new_sdram_controller_0|m_data[1], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|oe~_Duplicate_1 , sdram0|new_sdram_controller_0|oe~_Duplicate_1, sdram_naked, 1
instance = comp, \sdram_naked_master0|Selector20~0 , sdram_naked_master0|Selector20~0, sdram_naked, 1
instance = comp, \sdr_dq_io[2]~input , sdr_dq_io[2]~input, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|za_data[2] , sdram0|new_sdram_controller_0|za_data[2], sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[2]~feeder , wb32_avalon16|rdata[2]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[2] , wb32_avalon16|rdata[2], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux29~0 , wb_conmax_top0|m0|Mux29~0, sdram_naked, 1
instance = comp, \sdr_dq_io[10]~input , sdr_dq_io[10]~input, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|za_data[10] , sdram0|new_sdram_controller_0|za_data[10], sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[10]~feeder , wb32_avalon16|rdata[10]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[10] , wb32_avalon16|rdata[10], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux21~0 , wb_conmax_top0|m0|Mux21~0, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[18]~feeder , wb32_avalon16|rdata[18]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[18] , wb32_avalon16|rdata[18], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux13~0 , wb_conmax_top0|m0|Mux13~0, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[26]~feeder , wb32_avalon16|rdata[26]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[26] , wb32_avalon16|rdata[26], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux5~0 , wb_conmax_top0|m0|Mux5~0, sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[26] , sdram_naked_master0|rdata[26], sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[18] , sdram_naked_master0|rdata[18], sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[10] , sdram_naked_master0|rdata[10], sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[2] , sdram_naked_master0|rdata[2], sdram_naked, 1
instance = comp, \sdram_naked_master0|wishbone_data_o[2] , sdram_naked_master0|wishbone_data_o[2], sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_data_r~3 , wb32_avalon16|wishbone_data_r~3, sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_data_r[2] , wb32_avalon16|wishbone_data_r[2], sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_writedata_o~4 , wb32_avalon16|avalon_sdram_writedata_o~4, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_writedata_o[2] , wb32_avalon16|avalon_sdram_writedata_o[2], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[2]~feeder , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[2]~feeder, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[2] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[2], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[2]~feeder , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[2]~feeder, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[2] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[2], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[2]~5 , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[2]~5, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_data[2]~_Duplicate_1 , sdram0|new_sdram_controller_0|m_data[2]~_Duplicate_1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|active_data[2] , sdram0|new_sdram_controller_0|active_data[2], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector110~0 , sdram0|new_sdram_controller_0|Selector110~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector110~1 , sdram0|new_sdram_controller_0|Selector110~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_data[2] , sdram0|new_sdram_controller_0|m_data[2], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|oe~_Duplicate_2 , sdram0|new_sdram_controller_0|oe~_Duplicate_2, sdram_naked, 1
instance = comp, \sdram_naked_master0|Selector19~0 , sdram_naked_master0|Selector19~0, sdram_naked, 1
instance = comp, \sdr_dq_io[3]~input , sdr_dq_io[3]~input, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|za_data[3] , sdram0|new_sdram_controller_0|za_data[3], sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[3]~feeder , wb32_avalon16|rdata[3]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[3] , wb32_avalon16|rdata[3], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux28~0 , wb_conmax_top0|m0|Mux28~0, sdram_naked, 1
instance = comp, \sdr_dq_io[11]~input , sdr_dq_io[11]~input, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|za_data[11] , sdram0|new_sdram_controller_0|za_data[11], sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[11]~feeder , wb32_avalon16|rdata[11]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[11] , wb32_avalon16|rdata[11], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux20~0 , wb_conmax_top0|m0|Mux20~0, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[19]~feeder , wb32_avalon16|rdata[19]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[19] , wb32_avalon16|rdata[19], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux12~0 , wb_conmax_top0|m0|Mux12~0, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[27]~feeder , wb32_avalon16|rdata[27]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[27] , wb32_avalon16|rdata[27], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux4~0 , wb_conmax_top0|m0|Mux4~0, sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[27] , sdram_naked_master0|rdata[27], sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[19] , sdram_naked_master0|rdata[19], sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[11] , sdram_naked_master0|rdata[11], sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[3] , sdram_naked_master0|rdata[3], sdram_naked, 1
instance = comp, \sdram_naked_master0|wishbone_data_o[3] , sdram_naked_master0|wishbone_data_o[3], sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_data_r~4 , wb32_avalon16|wishbone_data_r~4, sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_data_r[3] , wb32_avalon16|wishbone_data_r[3], sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_writedata_o~5 , wb32_avalon16|avalon_sdram_writedata_o~5, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_writedata_o[3] , wb32_avalon16|avalon_sdram_writedata_o[3], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[3]~feeder , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[3]~feeder, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[3] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[3], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[3]~feeder , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[3]~feeder, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[3] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[3], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[3]~6 , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[3]~6, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_data[3]~_Duplicate_1 , sdram0|new_sdram_controller_0|m_data[3]~_Duplicate_1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|active_data[3] , sdram0|new_sdram_controller_0|active_data[3], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector109~0 , sdram0|new_sdram_controller_0|Selector109~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector109~1 , sdram0|new_sdram_controller_0|Selector109~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_data[3] , sdram0|new_sdram_controller_0|m_data[3], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|oe~_Duplicate_3 , sdram0|new_sdram_controller_0|oe~_Duplicate_3, sdram_naked, 1
instance = comp, \sdr_dq_io[4]~input , sdr_dq_io[4]~input, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|za_data[4] , sdram0|new_sdram_controller_0|za_data[4], sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[4]~feeder , wb32_avalon16|rdata[4]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[4] , wb32_avalon16|rdata[4], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux27~0 , wb_conmax_top0|m0|Mux27~0, sdram_naked, 1
instance = comp, \sdr_dq_io[12]~input , sdr_dq_io[12]~input, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|za_data[12] , sdram0|new_sdram_controller_0|za_data[12], sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[12]~feeder , wb32_avalon16|rdata[12]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[12] , wb32_avalon16|rdata[12], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux19~0 , wb_conmax_top0|m0|Mux19~0, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[20]~feeder , wb32_avalon16|rdata[20]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[20] , wb32_avalon16|rdata[20], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux11~0 , wb_conmax_top0|m0|Mux11~0, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[28]~feeder , wb32_avalon16|rdata[28]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[28] , wb32_avalon16|rdata[28], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux3~0 , wb_conmax_top0|m0|Mux3~0, sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[28] , sdram_naked_master0|rdata[28], sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[20] , sdram_naked_master0|rdata[20], sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[12] , sdram_naked_master0|rdata[12], sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[4] , sdram_naked_master0|rdata[4], sdram_naked, 1
instance = comp, \sdram_naked_master0|Selector18~0 , sdram_naked_master0|Selector18~0, sdram_naked, 1
instance = comp, \sdram_naked_master0|wishbone_data_o[4] , sdram_naked_master0|wishbone_data_o[4], sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_data_r~5 , wb32_avalon16|wishbone_data_r~5, sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_data_r[4] , wb32_avalon16|wishbone_data_r[4], sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_writedata_o~6 , wb32_avalon16|avalon_sdram_writedata_o~6, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_writedata_o[4] , wb32_avalon16|avalon_sdram_writedata_o[4], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[4]~feeder , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[4]~feeder, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[4] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[4], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[4]~feeder , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[4]~feeder, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[4] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[4], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[4]~7 , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[4]~7, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_data[4]~_Duplicate_1 , sdram0|new_sdram_controller_0|m_data[4]~_Duplicate_1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|active_data[4]~feeder , sdram0|new_sdram_controller_0|active_data[4]~feeder, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|active_data[4] , sdram0|new_sdram_controller_0|active_data[4], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector108~0 , sdram0|new_sdram_controller_0|Selector108~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector108~1 , sdram0|new_sdram_controller_0|Selector108~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_data[4] , sdram0|new_sdram_controller_0|m_data[4], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|oe~_Duplicate_4 , sdram0|new_sdram_controller_0|oe~_Duplicate_4, sdram_naked, 1
instance = comp, \sdr_dq_io[5]~input , sdr_dq_io[5]~input, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|za_data[5] , sdram0|new_sdram_controller_0|za_data[5], sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[5]~feeder , wb32_avalon16|rdata[5]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[5] , wb32_avalon16|rdata[5], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux26~0 , wb_conmax_top0|m0|Mux26~0, sdram_naked, 1
instance = comp, \sdr_dq_io[13]~input , sdr_dq_io[13]~input, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|za_data[13] , sdram0|new_sdram_controller_0|za_data[13], sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[13]~feeder , wb32_avalon16|rdata[13]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[13] , wb32_avalon16|rdata[13], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux18~0 , wb_conmax_top0|m0|Mux18~0, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[21]~feeder , wb32_avalon16|rdata[21]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[21] , wb32_avalon16|rdata[21], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux10~0 , wb_conmax_top0|m0|Mux10~0, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[29]~feeder , wb32_avalon16|rdata[29]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[29] , wb32_avalon16|rdata[29], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux2~0 , wb_conmax_top0|m0|Mux2~0, sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[29] , sdram_naked_master0|rdata[29], sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[21] , sdram_naked_master0|rdata[21], sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[13] , sdram_naked_master0|rdata[13], sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[5] , sdram_naked_master0|rdata[5], sdram_naked, 1
instance = comp, \sdram_naked_master0|Selector17~0 , sdram_naked_master0|Selector17~0, sdram_naked, 1
instance = comp, \sdram_naked_master0|wishbone_data_o[5] , sdram_naked_master0|wishbone_data_o[5], sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_data_r~6 , wb32_avalon16|wishbone_data_r~6, sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_data_r[5] , wb32_avalon16|wishbone_data_r[5], sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_writedata_o~7 , wb32_avalon16|avalon_sdram_writedata_o~7, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_writedata_o[5] , wb32_avalon16|avalon_sdram_writedata_o[5], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[5]~feeder , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[5]~feeder, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[5] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[5], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[5] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[5], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[5]~8 , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[5]~8, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_data[5]~_Duplicate_1 , sdram0|new_sdram_controller_0|m_data[5]~_Duplicate_1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|active_data[5] , sdram0|new_sdram_controller_0|active_data[5], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector107~0 , sdram0|new_sdram_controller_0|Selector107~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector107~1 , sdram0|new_sdram_controller_0|Selector107~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_data[5] , sdram0|new_sdram_controller_0|m_data[5], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|oe~_Duplicate_5 , sdram0|new_sdram_controller_0|oe~_Duplicate_5, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_data[6]~_Duplicate_1 , sdram0|new_sdram_controller_0|m_data[6]~_Duplicate_1, sdram_naked, 1
instance = comp, \sdram_naked_master0|Selector16~0 , sdram_naked_master0|Selector16~0, sdram_naked, 1
instance = comp, \sdr_dq_io[6]~input , sdr_dq_io[6]~input, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|za_data[6] , sdram0|new_sdram_controller_0|za_data[6], sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[6]~feeder , wb32_avalon16|rdata[6]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[6] , wb32_avalon16|rdata[6], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux25~0 , wb_conmax_top0|m0|Mux25~0, sdram_naked, 1
instance = comp, \sdr_dq_io[14]~input , sdr_dq_io[14]~input, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|za_data[14] , sdram0|new_sdram_controller_0|za_data[14], sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[14]~feeder , wb32_avalon16|rdata[14]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[14] , wb32_avalon16|rdata[14], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux17~0 , wb_conmax_top0|m0|Mux17~0, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[22]~feeder , wb32_avalon16|rdata[22]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[22] , wb32_avalon16|rdata[22], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux9~0 , wb_conmax_top0|m0|Mux9~0, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[30]~feeder , wb32_avalon16|rdata[30]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[30] , wb32_avalon16|rdata[30], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux1~0 , wb_conmax_top0|m0|Mux1~0, sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[30] , sdram_naked_master0|rdata[30], sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[22] , sdram_naked_master0|rdata[22], sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[14] , sdram_naked_master0|rdata[14], sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[6] , sdram_naked_master0|rdata[6], sdram_naked, 1
instance = comp, \sdram_naked_master0|wishbone_data_o[6] , sdram_naked_master0|wishbone_data_o[6], sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_data_r~7 , wb32_avalon16|wishbone_data_r~7, sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_data_r[6] , wb32_avalon16|wishbone_data_r[6], sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_writedata_o~8 , wb32_avalon16|avalon_sdram_writedata_o~8, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_writedata_o[6] , wb32_avalon16|avalon_sdram_writedata_o[6], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[6]~feeder , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[6]~feeder, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[6] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[6], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[6]~feeder , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[6]~feeder, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[6] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[6], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[6]~9 , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[6]~9, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|active_data[6]~feeder , sdram0|new_sdram_controller_0|active_data[6]~feeder, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|active_data[6] , sdram0|new_sdram_controller_0|active_data[6], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector106~0 , sdram0|new_sdram_controller_0|Selector106~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector106~1 , sdram0|new_sdram_controller_0|Selector106~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_data[6] , sdram0|new_sdram_controller_0|m_data[6], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|oe~_Duplicate_6 , sdram0|new_sdram_controller_0|oe~_Duplicate_6, sdram_naked, 1
instance = comp, \sdram_naked_master0|Selector15~0 , sdram_naked_master0|Selector15~0, sdram_naked, 1
instance = comp, \sdr_dq_io[7]~input , sdr_dq_io[7]~input, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|za_data[7] , sdram0|new_sdram_controller_0|za_data[7], sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[7]~feeder , wb32_avalon16|rdata[7]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[7] , wb32_avalon16|rdata[7], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux24~0 , wb_conmax_top0|m0|Mux24~0, sdram_naked, 1
instance = comp, \sdr_dq_io[15]~input , sdr_dq_io[15]~input, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|za_data[15] , sdram0|new_sdram_controller_0|za_data[15], sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[15]~feeder , wb32_avalon16|rdata[15]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[15] , wb32_avalon16|rdata[15], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux16~0 , wb_conmax_top0|m0|Mux16~0, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[23]~feeder , wb32_avalon16|rdata[23]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[23] , wb32_avalon16|rdata[23], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux8~0 , wb_conmax_top0|m0|Mux8~0, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[31]~feeder , wb32_avalon16|rdata[31]~feeder, sdram_naked, 1
instance = comp, \wb32_avalon16|rdata[31] , wb32_avalon16|rdata[31], sdram_naked, 1
instance = comp, \wb_conmax_top0|m0|Mux0~0 , wb_conmax_top0|m0|Mux0~0, sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[31] , sdram_naked_master0|rdata[31], sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[23] , sdram_naked_master0|rdata[23], sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[15] , sdram_naked_master0|rdata[15], sdram_naked, 1
instance = comp, \sdram_naked_master0|rdata[7] , sdram_naked_master0|rdata[7], sdram_naked, 1
instance = comp, \sdram_naked_master0|wishbone_data_o[7] , sdram_naked_master0|wishbone_data_o[7], sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_data_r~8 , wb32_avalon16|wishbone_data_r~8, sdram_naked, 1
instance = comp, \wb32_avalon16|wishbone_data_r[7] , wb32_avalon16|wishbone_data_r[7], sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_writedata_o~9 , wb32_avalon16|avalon_sdram_writedata_o~9, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_writedata_o[7] , wb32_avalon16|avalon_sdram_writedata_o[7], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[7] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[7], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[7]~feeder , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[7]~feeder, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[7] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[7], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[7]~10 , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[7]~10, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_data[7]~_Duplicate_1 , sdram0|new_sdram_controller_0|m_data[7]~_Duplicate_1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|active_data[7] , sdram0|new_sdram_controller_0|active_data[7], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector105~0 , sdram0|new_sdram_controller_0|Selector105~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector105~1 , sdram0|new_sdram_controller_0|Selector105~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_data[7] , sdram0|new_sdram_controller_0|m_data[7], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|oe~_Duplicate_7 , sdram0|new_sdram_controller_0|oe~_Duplicate_7, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|oe~_Duplicate_11 , sdram0|new_sdram_controller_0|oe~_Duplicate_11, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_writedata_o~10 , wb32_avalon16|avalon_sdram_writedata_o~10, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_writedata_o[9] , wb32_avalon16|avalon_sdram_writedata_o[9], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[9]~feeder , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[9]~feeder, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[9] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[9], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[9]~feeder , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[9]~feeder, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[9] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[9], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[9]~11 , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[9]~11, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_data[9]~_Duplicate_1 , sdram0|new_sdram_controller_0|m_data[9]~_Duplicate_1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|active_data[9] , sdram0|new_sdram_controller_0|active_data[9], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector103~0 , sdram0|new_sdram_controller_0|Selector103~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector103~1 , sdram0|new_sdram_controller_0|Selector103~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_data[9] , sdram0|new_sdram_controller_0|m_data[9], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|oe~_Duplicate_8 , sdram0|new_sdram_controller_0|oe~_Duplicate_8, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_writedata_o~11 , wb32_avalon16|avalon_sdram_writedata_o~11, sdram_naked, 1
instance = comp, \wb32_avalon16|Selector18~0 , wb32_avalon16|Selector18~0, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_writedata_o[12] , wb32_avalon16|avalon_sdram_writedata_o[12], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[12]~feeder , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[12]~feeder, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[12] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[12], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[12] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[12], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[12]~12 , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[12]~12, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|active_data[12] , sdram0|new_sdram_controller_0|active_data[12], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_data[12]~_Duplicate_1 , sdram0|new_sdram_controller_0|m_data[12]~_Duplicate_1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector100~0 , sdram0|new_sdram_controller_0|Selector100~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|WideOr17~0 , sdram0|new_sdram_controller_0|WideOr17~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_data[3]~0 , sdram0|new_sdram_controller_0|m_data[3]~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector100~1 , sdram0|new_sdram_controller_0|Selector100~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_data[12] , sdram0|new_sdram_controller_0|m_data[12], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|oe~_Duplicate_9 , sdram0|new_sdram_controller_0|oe~_Duplicate_9, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_data[13]~_Duplicate_1 , sdram0|new_sdram_controller_0|m_data[13]~_Duplicate_1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector99~0 , sdram0|new_sdram_controller_0|Selector99~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector99~1 , sdram0|new_sdram_controller_0|Selector99~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_data[13] , sdram0|new_sdram_controller_0|m_data[13], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|oe~_Duplicate_10 , sdram0|new_sdram_controller_0|oe~_Duplicate_10, sdram_naked, 1
instance = comp, \ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl , ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector19~1 , sdram0|new_sdram_controller_0|Selector19~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector19~2 , sdram0|new_sdram_controller_0|Selector19~2, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector0~0 , sdram0|new_sdram_controller_0|Selector0~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_cmd[3] , sdram0|new_sdram_controller_0|i_cmd[3], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector19~0 , sdram0|new_sdram_controller_0|Selector19~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector19~3 , sdram0|new_sdram_controller_0|Selector19~3, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_cmd[3] , sdram0|new_sdram_controller_0|m_cmd[3], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_cmd[2] , sdram0|new_sdram_controller_0|m_cmd[2], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_cmd[1] , sdram0|new_sdram_controller_0|m_cmd[1], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_cmd[0] , sdram0|new_sdram_controller_0|m_cmd[0], sdram_naked, 1
instance = comp, \wb32_avalon16|Selector32~0 , wb32_avalon16|Selector32~0, sdram_naked, 1
instance = comp, \wb32_avalon16|Selector32~1 , wb32_avalon16|Selector32~1, sdram_naked, 1
instance = comp, \wb32_avalon16|Selector32~2 , wb32_avalon16|Selector32~2, sdram_naked, 1
instance = comp, \wb32_avalon16|Selector32~4 , wb32_avalon16|Selector32~4, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_byteenable_n_o[0] , wb32_avalon16|avalon_sdram_byteenable_n_o[0], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|comb~1 , sdram0|new_sdram_controller_0|comb~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[16] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[16], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[16]~feeder , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[16]~feeder, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[16] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[16], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[16]~0 , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[16]~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|active_dqm[0] , sdram0|new_sdram_controller_0|active_dqm[0], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector114~0 , sdram0|new_sdram_controller_0|Selector114~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector86~0 , sdram0|new_sdram_controller_0|Selector86~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_dqm[0] , sdram0|new_sdram_controller_0|m_dqm[0], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_dqm[1] , sdram0|new_sdram_controller_0|m_dqm[1], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector94~6 , sdram0|new_sdram_controller_0|Selector94~6, sdram_naked, 1
instance = comp, \wb32_avalon16|Selector54~0 , wb32_avalon16|Selector54~0, sdram_naked, 1
instance = comp, \wb32_avalon16|Selector54~1 , wb32_avalon16|Selector54~1, sdram_naked, 1
instance = comp, \wb32_avalon16|Selector54~2 , wb32_avalon16|Selector54~2, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_address_o[0] , wb32_avalon16|avalon_sdram_address_o[0], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[18]~feeder , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[18]~feeder, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[18] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[18], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[18]~feeder , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[18]~feeder, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[18] , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[18], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[18]~1 , sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[18]~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|active_addr[0] , sdram0|new_sdram_controller_0|active_addr[0], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector94~2 , sdram0|new_sdram_controller_0|Selector94~2, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_addr[0]~_Duplicate_1 , sdram0|new_sdram_controller_0|m_addr[0]~_Duplicate_1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|i_addr[11] , sdram0|new_sdram_controller_0|i_addr[11], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector94~3 , sdram0|new_sdram_controller_0|Selector94~3, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector94~5 , sdram0|new_sdram_controller_0|Selector94~5, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_addr[0] , sdram0|new_sdram_controller_0|m_addr[0], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector93~0 , sdram0|new_sdram_controller_0|Selector93~0, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_addr[1] , sdram0|new_sdram_controller_0|m_addr[1], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_addr[2] , sdram0|new_sdram_controller_0|m_addr[2], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_addr[3] , sdram0|new_sdram_controller_0|m_addr[3], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_addr[4] , sdram0|new_sdram_controller_0|m_addr[4], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_addr[5] , sdram0|new_sdram_controller_0|m_addr[5], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_addr[6] , sdram0|new_sdram_controller_0|m_addr[6], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_addr[7] , sdram0|new_sdram_controller_0|m_addr[7], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|Selector86~1 , sdram0|new_sdram_controller_0|Selector86~1, sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_addr[8] , sdram0|new_sdram_controller_0|m_addr[8], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_addr[9] , sdram0|new_sdram_controller_0|m_addr[9], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_addr[10] , sdram0|new_sdram_controller_0|m_addr[10], sdram_naked, 1
instance = comp, \sdram0|new_sdram_controller_0|m_addr[11] , sdram0|new_sdram_controller_0|m_addr[11], sdram_naked, 1
instance = comp, \wishbone_uart_lite0|req~0 , wishbone_uart_lite0|req~0, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Selector12~0 , wishbone_uart_lite0|Selector12~0, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Selector11~0 , wishbone_uart_lite0|Selector11~0, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_pattern[1]~feeder , wishbone_uart_lite0|send_pattern[1]~feeder, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Selector10~0 , wishbone_uart_lite0|Selector10~0, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_pattern[2]~feeder , wishbone_uart_lite0|send_pattern[2]~feeder, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Selector9~0 , wishbone_uart_lite0|Selector9~0, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_pattern[3]~feeder , wishbone_uart_lite0|send_pattern[3]~feeder, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Selector8~0 , wishbone_uart_lite0|Selector8~0, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_pattern[4]~feeder , wishbone_uart_lite0|send_pattern[4]~feeder, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Selector7~0 , wishbone_uart_lite0|Selector7~0, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_pattern[5]~feeder , wishbone_uart_lite0|send_pattern[5]~feeder, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Selector6~0 , wishbone_uart_lite0|Selector6~0, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_pattern[6]~feeder , wishbone_uart_lite0|send_pattern[6]~feeder, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Selector5~0 , wishbone_uart_lite0|Selector5~0, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_pattern[7]~feeder , wishbone_uart_lite0|send_pattern[7]~feeder, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Selector4~0 , wishbone_uart_lite0|Selector4~0, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_pattern[8]~feeder , wishbone_uart_lite0|send_pattern[8]~feeder, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_pattern[8] , wishbone_uart_lite0|send_pattern[8], sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_pattern[7] , wishbone_uart_lite0|send_pattern[7], sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_pattern[6] , wishbone_uart_lite0|send_pattern[6], sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_pattern[5] , wishbone_uart_lite0|send_pattern[5], sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_pattern[4] , wishbone_uart_lite0|send_pattern[4], sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_pattern[3] , wishbone_uart_lite0|send_pattern[3], sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_pattern[2] , wishbone_uart_lite0|send_pattern[2], sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_pattern[1] , wishbone_uart_lite0|send_pattern[1], sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Selector12~1 , wishbone_uart_lite0|Selector12~1, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|Selector12~2 , wishbone_uart_lite0|Selector12~2, sdram_naked, 1
instance = comp, \wishbone_uart_lite0|send_pattern[0] , wishbone_uart_lite0|send_pattern[0], sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_valid_r , wb32_avalon16|avalon_sdram_readdata_valid_r, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_waitrequest_r , wb32_avalon16|avalon_sdram_waitrequest_r, sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[0] , wb32_avalon16|avalon_sdram_readdata_r[0], sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[1] , wb32_avalon16|avalon_sdram_readdata_r[1], sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[2] , wb32_avalon16|avalon_sdram_readdata_r[2], sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[3] , wb32_avalon16|avalon_sdram_readdata_r[3], sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[4] , wb32_avalon16|avalon_sdram_readdata_r[4], sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[5] , wb32_avalon16|avalon_sdram_readdata_r[5], sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[6] , wb32_avalon16|avalon_sdram_readdata_r[6], sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[7] , wb32_avalon16|avalon_sdram_readdata_r[7], sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[8] , wb32_avalon16|avalon_sdram_readdata_r[8], sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[9] , wb32_avalon16|avalon_sdram_readdata_r[9], sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[10] , wb32_avalon16|avalon_sdram_readdata_r[10], sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[11] , wb32_avalon16|avalon_sdram_readdata_r[11], sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[12] , wb32_avalon16|avalon_sdram_readdata_r[12], sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[13] , wb32_avalon16|avalon_sdram_readdata_r[13], sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[14] , wb32_avalon16|avalon_sdram_readdata_r[14], sdram_naked, 1
instance = comp, \wb32_avalon16|avalon_sdram_readdata_r[15] , wb32_avalon16|avalon_sdram_readdata_r[15], sdram_naked, 1
instance = comp, \uart_rxd_i~input , uart_rxd_i~input, sdram_naked, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, sdram_naked, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, sdram_naked, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, sdram_naked, 1
