

================================================================
== Vitis HLS Report for 'twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:43:09 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.911 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.82>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_k_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_k"   --->   Operation 7 'read' 'p_k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_10 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read7"   --->   Operation 8 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_11 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read6"   --->   Operation 9 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_12 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read5"   --->   Operation 10 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_13 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read4"   --->   Operation 11 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_14 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read3"   --->   Operation 12 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_15 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read2"   --->   Operation 13 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_16 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read1"   --->   Operation 14 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read39 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read"   --->   Operation 15 'read' 'p_read39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.70ns)   --->   "%index_cos_V = add i4 %p_k_read, i4 12"   --->   Operation 16 'add' 'index_cos_V' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%index_invert_control_imag_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %p_k_read, i32 2"   --->   Operation 17 'bitselect' 'index_invert_control_imag_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lut_index_imag_V = trunc i4 %p_k_read"   --->   Operation 18 'trunc' 'lut_index_imag_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.43ns)   --->   "%lut_index_imag_V_9 = sub i2 0, i2 %lut_index_imag_V"   --->   Operation 19 'sub' 'lut_index_imag_V_9' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.27ns)   --->   "%lut_index_imag_V_10 = select i1 %index_invert_control_imag_4, i2 %lut_index_imag_V_9, i2 %lut_index_imag_V" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:113]   --->   Operation 20 'select' 'lut_index_imag_V_10' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i2 %lut_index_imag_V_10"   --->   Operation 21 'zext' 'zext_ln573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_twiddleTable_M_imag_0_0_0_addr_7 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573"   --->   Operation 22 'getelementptr' 'p_twiddleTable_M_imag_0_0_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.69ns)   --->   "%lut_out_imag_V = load i4 %p_twiddleTable_M_imag_0_0_0_addr_7"   --->   Operation 23 'load' 'lut_out_imag_V' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%index_invert_control_real_V = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V, i32 2"   --->   Operation 24 'bitselect' 'index_invert_control_real_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%lut_index_real_V = trunc i4 %index_cos_V"   --->   Operation 25 'trunc' 'lut_index_real_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.43ns)   --->   "%lut_index_real_V_9 = sub i2 0, i2 %lut_index_real_V"   --->   Operation 26 'sub' 'lut_index_real_V_9' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.27ns)   --->   "%lut_index_real_V_10 = select i1 %index_invert_control_real_V, i2 %lut_index_real_V_9, i2 %lut_index_real_V" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:131]   --->   Operation 27 'select' 'lut_index_real_V_10' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln573_6 = zext i2 %lut_index_real_V_10"   --->   Operation 28 'zext' 'zext_ln573_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_twiddleTable_M_imag_0_0_0_addr_8 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_6"   --->   Operation 29 'getelementptr' 'p_twiddleTable_M_imag_0_0_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.69ns)   --->   "%lut_out_real_V = load i4 %p_twiddleTable_M_imag_0_0_0_addr_8"   --->   Operation 30 'load' 'lut_out_real_V' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%index_V = shl i4 %p_k_read, i4 1"   --->   Operation 31 'shl' 'index_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.70ns)   --->   "%index_cos_V_3 = add i4 %index_V, i4 12"   --->   Operation 32 'add' 'index_cos_V_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%index_invert_control_imag_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %p_k_read, i32 1"   --->   Operation 33 'bitselect' 'index_invert_control_imag_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.65ns)   --->   "%icmp_ln1049_15 = icmp_eq  i4 %index_V, i4 4"   --->   Operation 34 'icmp' 'icmp_ln1049_15' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.65ns)   --->   "%icmp_ln1049_16 = icmp_eq  i4 %index_V, i4 12"   --->   Operation 35 'icmp' 'icmp_ln1049_16' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i4 %p_k_read"   --->   Operation 36 'trunc' 'trunc_ln674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%lut_index_imag_V_11 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln674, i1 0"   --->   Operation 37 'bitconcatenate' 'lut_index_imag_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.43ns)   --->   "%lut_index_imag_V_12 = sub i2 0, i2 %lut_index_imag_V_11"   --->   Operation 38 'sub' 'lut_index_imag_V_12' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.27ns)   --->   "%lut_index_imag_V_13 = select i1 %index_invert_control_imag_3, i2 %lut_index_imag_V_12, i2 %lut_index_imag_V_11" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:113]   --->   Operation 39 'select' 'lut_index_imag_V_13' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln573_7 = zext i2 %lut_index_imag_V_13"   --->   Operation 40 'zext' 'zext_ln573_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_twiddleTable_M_imag_0_0_0_addr_9 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_7"   --->   Operation 41 'getelementptr' 'p_twiddleTable_M_imag_0_0_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (0.69ns)   --->   "%lut_out_imag_V_6 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_9"   --->   Operation 42 'load' 'lut_out_imag_V_6' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%index_invert_control_real_V_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V_3, i32 2"   --->   Operation 43 'bitselect' 'index_invert_control_real_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.65ns)   --->   "%icmp_ln1049_18 = icmp_eq  i4 %index_V, i4 0"   --->   Operation 44 'icmp' 'icmp_ln1049_18' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%lut_index_real_V_11 = trunc i4 %index_cos_V_3"   --->   Operation 45 'trunc' 'lut_index_real_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.43ns)   --->   "%lut_index_real_V_12 = sub i2 0, i2 %lut_index_real_V_11"   --->   Operation 46 'sub' 'lut_index_real_V_12' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.27ns)   --->   "%lut_index_real_V_13 = select i1 %index_invert_control_real_V_3, i2 %lut_index_real_V_12, i2 %lut_index_real_V_11" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:131]   --->   Operation 47 'select' 'lut_index_real_V_13' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln573_8 = zext i2 %lut_index_real_V_13"   --->   Operation 48 'zext' 'zext_ln573_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_twiddleTable_M_imag_0_0_0_addr_10 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_8"   --->   Operation 49 'getelementptr' 'p_twiddleTable_M_imag_0_0_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (0.69ns)   --->   "%lut_out_real_V_3 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_10"   --->   Operation 50 'load' 'lut_out_real_V_3' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln315 = shl i4 %p_k_read, i4 2"   --->   Operation 51 'shl' 'shl_ln315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.70ns)   --->   "%index_V_2 = sub i4 %shl_ln315, i4 %p_k_read"   --->   Operation 52 'sub' 'index_V_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.70ns)   --->   "%index_cos_V_4 = add i4 %index_V_2, i4 12"   --->   Operation 53 'add' 'index_cos_V_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%index_invert_control_imag = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_V_2, i32 2"   --->   Operation 54 'bitselect' 'index_invert_control_imag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%lut_index_imag_V_14 = trunc i4 %index_V_2"   --->   Operation 55 'trunc' 'lut_index_imag_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.43ns)   --->   "%lut_index_imag_V_15 = sub i2 0, i2 %lut_index_imag_V_14"   --->   Operation 56 'sub' 'lut_index_imag_V_15' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.27ns)   --->   "%lut_index_imag_V_16 = select i1 %index_invert_control_imag, i2 %lut_index_imag_V_15, i2 %lut_index_imag_V_14" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:113]   --->   Operation 57 'select' 'lut_index_imag_V_16' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln573_9 = zext i2 %lut_index_imag_V_16"   --->   Operation 58 'zext' 'zext_ln573_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_twiddleTable_M_imag_0_0_0_addr_11 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_9"   --->   Operation 59 'getelementptr' 'p_twiddleTable_M_imag_0_0_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (0.69ns)   --->   "%lut_out_imag_V_7 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_11"   --->   Operation 60 'load' 'lut_out_imag_V_7' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%index_invert_control_real_V_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V_4, i32 2"   --->   Operation 61 'bitselect' 'index_invert_control_real_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.65ns)   --->   "%icmp_ln1049_22 = icmp_eq  i4 %shl_ln315, i4 %p_k_read"   --->   Operation 62 'icmp' 'icmp_ln1049_22' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%lut_index_real_V_14 = trunc i4 %index_cos_V_4"   --->   Operation 63 'trunc' 'lut_index_real_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.43ns)   --->   "%lut_index_real_V_15 = sub i2 0, i2 %lut_index_real_V_14"   --->   Operation 64 'sub' 'lut_index_real_V_15' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.27ns)   --->   "%lut_index_real_V_16 = select i1 %index_invert_control_real_V_4, i2 %lut_index_real_V_15, i2 %lut_index_real_V_14" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:131]   --->   Operation 65 'select' 'lut_index_real_V_16' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln573_10 = zext i2 %lut_index_real_V_16"   --->   Operation 66 'zext' 'zext_ln573_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_twiddleTable_M_imag_0_0_0_addr_12 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_10"   --->   Operation 67 'getelementptr' 'p_twiddleTable_M_imag_0_0_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (0.69ns)   --->   "%lut_out_real_V_4 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_12"   --->   Operation 68 'load' 'lut_out_real_V_4' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>

State 2 <SV = 1> <Delay = 2.91>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_twiddleTable_M_imag_0_0_0_addr = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 0"   --->   Operation 69 'getelementptr' 'p_twiddleTable_M_imag_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (0.69ns)   --->   "%lut_out_imag_V_8 = load i4 %p_twiddleTable_M_imag_0_0_0_addr"   --->   Operation 70 'load' 'lut_out_imag_V_8' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node imagSinVal)   --->   "%output_negate_control_imag = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %p_k_read, i32 3"   --->   Operation 71 'bitselect' 'output_negate_control_imag' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.65ns)   --->   "%icmp_ln1049 = icmp_eq  i4 %p_k_read, i4 4"   --->   Operation 72 'icmp' 'icmp_ln1049' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.65ns)   --->   "%icmp_ln1049_12 = icmp_eq  i4 %p_k_read, i4 12"   --->   Operation 73 'icmp' 'icmp_ln1049_12' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node temp_out_sin_V)   --->   "%output_saturation_control_imag = or i1 %icmp_ln1049, i1 %icmp_ln1049_12" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:111]   --->   Operation 74 'or' 'output_saturation_control_imag' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/2] (0.69ns)   --->   "%lut_out_imag_V = load i4 %p_twiddleTable_M_imag_0_0_0_addr_7"   --->   Operation 75 'load' 'lut_out_imag_V' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_2 : Operation 76 [1/1] (0.29ns) (out node of the LUT)   --->   "%temp_out_sin_V = select i1 %output_saturation_control_imag, i18 196608, i18 %lut_out_imag_V" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:117]   --->   Operation 76 'select' 'temp_out_sin_V' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln712_9 = sext i18 %temp_out_sin_V"   --->   Operation 77 'sext' 'sext_ln712_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.79ns)   --->   "%r = sub i19 0, i19 %sext_ln712_9"   --->   Operation 78 'sub' 'r' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r, i32 18"   --->   Operation 79 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%p_Val2_17 = trunc i19 %r"   --->   Operation 80 'trunc' 'p_Val2_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r, i32 17"   --->   Operation 81 'bitselect' 'p_Result_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%xor_ln794 = xor i1 %p_Result_s, i1 1"   --->   Operation 82 'xor' 'xor_ln794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%overflow = and i1 %p_Result_42, i1 %xor_ln794"   --->   Operation 83 'and' 'overflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%xor_ln340 = xor i1 %p_Result_s, i1 %p_Result_42"   --->   Operation 84 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%select_ln384 = select i1 %overflow, i18 131071, i18 131072"   --->   Operation 85 'select' 'select_ln384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %xor_ln340, i18 %select_ln384, i18 %p_Val2_17"   --->   Operation 86 'select' 'select_ln340' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.29ns) (out node of the LUT)   --->   "%imagSinVal = select i1 %output_negate_control_imag, i18 %select_ln340, i18 %temp_out_sin_V"   --->   Operation 87 'select' 'imagSinVal' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node realCosVal)   --->   "%output_negate_control_real_V = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V, i32 3"   --->   Operation 88 'bitselect' 'output_negate_control_real_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.65ns)   --->   "%icmp_ln1049_13 = icmp_eq  i4 %index_cos_V, i4 4"   --->   Operation 89 'icmp' 'icmp_ln1049_13' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.65ns)   --->   "%icmp_ln1049_14 = icmp_eq  i4 %p_k_read, i4 0"   --->   Operation 90 'icmp' 'icmp_ln1049_14' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node temp_out_cos_V)   --->   "%output_saturation_control_real_V = or i1 %icmp_ln1049_13, i1 %icmp_ln1049_14" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:129]   --->   Operation 91 'or' 'output_saturation_control_real_V' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/2] (0.69ns)   --->   "%lut_out_real_V = load i4 %p_twiddleTable_M_imag_0_0_0_addr_8"   --->   Operation 92 'load' 'lut_out_real_V' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_2 : Operation 93 [1/1] (0.29ns) (out node of the LUT)   --->   "%temp_out_cos_V = select i1 %output_saturation_control_real_V, i18 196608, i18 %lut_out_real_V" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:134]   --->   Operation 93 'select' 'temp_out_cos_V' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln712_10 = sext i18 %temp_out_cos_V"   --->   Operation 94 'sext' 'sext_ln712_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.79ns)   --->   "%r_V_18 = sub i19 0, i19 %sext_ln712_10"   --->   Operation 95 'sub' 'r_V_18' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_18, i32 18"   --->   Operation 96 'bitselect' 'p_Result_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%p_Val2_20 = trunc i19 %r_V_18"   --->   Operation 97 'trunc' 'p_Val2_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_18, i32 17"   --->   Operation 98 'bitselect' 'p_Result_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%xor_ln794_6 = xor i1 %p_Result_43, i1 1"   --->   Operation 99 'xor' 'xor_ln794_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%overflow_6 = and i1 %p_Result_44, i1 %xor_ln794_6"   --->   Operation 100 'and' 'overflow_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%xor_ln340_6 = xor i1 %p_Result_43, i1 %p_Result_44"   --->   Operation 101 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%select_ln384_6 = select i1 %overflow_6, i18 131071, i18 131072"   --->   Operation 102 'select' 'select_ln384_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln340_6 = select i1 %xor_ln340_6, i18 %select_ln384_6, i18 %p_Val2_20"   --->   Operation 103 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.29ns) (out node of the LUT)   --->   "%realCosVal = select i1 %output_negate_control_real_V, i18 %select_ln340_6, i18 %temp_out_cos_V"   --->   Operation 104 'select' 'realCosVal' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1171_17 = sext i24 %p_read_16"   --->   Operation 105 'sext' 'sext_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1171_18 = sext i18 %realCosVal"   --->   Operation 106 'sext' 'sext_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1171_19 = sext i24 %p_read_12"   --->   Operation 107 'sext' 'sext_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln712_7 = mul i41 %sext_ln1171_17, i41 %sext_ln1171_18"   --->   Operation 108 'mul' 'mul_ln712_7' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 109 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1245 = mul i41 %sext_ln1171_19, i41 %sext_ln1171_18"   --->   Operation 109 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node temp_out_sin_V_5)   --->   "%output_saturation_control_imag_3 = or i1 %icmp_ln1049_15, i1 %icmp_ln1049_16" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:111]   --->   Operation 110 'or' 'output_saturation_control_imag_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/2] (0.69ns)   --->   "%lut_out_imag_V_6 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_9"   --->   Operation 111 'load' 'lut_out_imag_V_6' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_2 : Operation 112 [1/1] (0.29ns) (out node of the LUT)   --->   "%temp_out_sin_V_5 = select i1 %output_saturation_control_imag_3, i18 196608, i18 %lut_out_imag_V_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:117]   --->   Operation 112 'select' 'temp_out_sin_V_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln712_11 = sext i18 %temp_out_sin_V_5"   --->   Operation 113 'sext' 'sext_ln712_11' <Predicate = (index_invert_control_imag_4)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.79ns)   --->   "%r_14 = sub i19 0, i19 %sext_ln712_11"   --->   Operation 114 'sub' 'r_14' <Predicate = (index_invert_control_imag_4)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_14, i32 18"   --->   Operation 115 'bitselect' 'p_Result_45' <Predicate = (index_invert_control_imag_4)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%p_Val2_23 = trunc i19 %r_14"   --->   Operation 116 'trunc' 'p_Val2_23' <Predicate = (index_invert_control_imag_4)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_14, i32 17"   --->   Operation 117 'bitselect' 'p_Result_46' <Predicate = (index_invert_control_imag_4)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%xor_ln794_7 = xor i1 %p_Result_45, i1 1"   --->   Operation 118 'xor' 'xor_ln794_7' <Predicate = (index_invert_control_imag_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%overflow_7 = and i1 %p_Result_46, i1 %xor_ln794_7"   --->   Operation 119 'and' 'overflow_7' <Predicate = (index_invert_control_imag_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%xor_ln340_7 = xor i1 %p_Result_45, i1 %p_Result_46"   --->   Operation 120 'xor' 'xor_ln340_7' <Predicate = (index_invert_control_imag_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%select_ln384_7 = select i1 %overflow_7, i18 131071, i18 131072"   --->   Operation 121 'select' 'select_ln384_7' <Predicate = (index_invert_control_imag_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln340_7 = select i1 %xor_ln340_7, i18 %select_ln384_7, i18 %p_Val2_23"   --->   Operation 122 'select' 'select_ln340_7' <Predicate = (index_invert_control_imag_4)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.29ns) (out node of the LUT)   --->   "%imagSinVal_3 = select i1 %index_invert_control_imag_4, i18 %select_ln340_7, i18 %temp_out_sin_V_5"   --->   Operation 123 'select' 'imagSinVal_3' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node realCosVal_3)   --->   "%output_negate_control_real_V_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V_3, i32 3"   --->   Operation 124 'bitselect' 'output_negate_control_real_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.65ns)   --->   "%icmp_ln1049_17 = icmp_eq  i4 %index_cos_V_3, i4 4"   --->   Operation 125 'icmp' 'icmp_ln1049_17' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node temp_out_cos_V_3)   --->   "%output_saturation_control_real_V_3 = or i1 %icmp_ln1049_17, i1 %icmp_ln1049_18" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:129]   --->   Operation 126 'or' 'output_saturation_control_real_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/2] (0.69ns)   --->   "%lut_out_real_V_3 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_10"   --->   Operation 127 'load' 'lut_out_real_V_3' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_2 : Operation 128 [1/1] (0.29ns) (out node of the LUT)   --->   "%temp_out_cos_V_3 = select i1 %output_saturation_control_real_V_3, i18 196608, i18 %lut_out_real_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:134]   --->   Operation 128 'select' 'temp_out_cos_V_3' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln712_12 = sext i18 %temp_out_cos_V_3"   --->   Operation 129 'sext' 'sext_ln712_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.79ns)   --->   "%r_V_19 = sub i19 0, i19 %sext_ln712_12"   --->   Operation 130 'sub' 'r_V_19' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_19, i32 18"   --->   Operation 131 'bitselect' 'p_Result_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_8)   --->   "%p_Val2_26 = trunc i19 %r_V_19"   --->   Operation 132 'trunc' 'p_Val2_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_19, i32 17"   --->   Operation 133 'bitselect' 'p_Result_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_8)   --->   "%xor_ln794_8 = xor i1 %p_Result_47, i1 1"   --->   Operation 134 'xor' 'xor_ln794_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_8)   --->   "%overflow_8 = and i1 %p_Result_48, i1 %xor_ln794_8"   --->   Operation 135 'and' 'overflow_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_8)   --->   "%xor_ln340_8 = xor i1 %p_Result_47, i1 %p_Result_48"   --->   Operation 136 'xor' 'xor_ln340_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_8)   --->   "%select_ln384_8 = select i1 %overflow_8, i18 131071, i18 131072"   --->   Operation 137 'select' 'select_ln384_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln340_8 = select i1 %xor_ln340_8, i18 %select_ln384_8, i18 %p_Val2_26"   --->   Operation 138 'select' 'select_ln340_8' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.29ns) (out node of the LUT)   --->   "%realCosVal_3 = select i1 %output_negate_control_real_V_3, i18 %select_ln340_8, i18 %temp_out_cos_V_3"   --->   Operation 139 'select' 'realCosVal_3' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1171_21 = sext i24 %p_read_15"   --->   Operation 140 'sext' 'sext_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1171_22 = sext i18 %realCosVal_3"   --->   Operation 141 'sext' 'sext_ln1171_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1171_23 = sext i24 %p_read_11"   --->   Operation 142 'sext' 'sext_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln712_9 = mul i41 %sext_ln1171_21, i41 %sext_ln1171_22"   --->   Operation 143 'mul' 'mul_ln712_9' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 144 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1245_3 = mul i41 %sext_ln1171_23, i41 %sext_ln1171_22"   --->   Operation 144 'mul' 'mul_ln1245_3' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node imagSinVal_4)   --->   "%output_negate_control_imag_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_V_2, i32 3"   --->   Operation 145 'bitselect' 'output_negate_control_imag_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.65ns)   --->   "%icmp_ln1049_19 = icmp_eq  i4 %index_V_2, i4 4"   --->   Operation 146 'icmp' 'icmp_ln1049_19' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.65ns)   --->   "%icmp_ln1049_20 = icmp_eq  i4 %index_V_2, i4 12"   --->   Operation 147 'icmp' 'icmp_ln1049_20' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node temp_out_sin_V_6)   --->   "%output_saturation_control_imag_4 = or i1 %icmp_ln1049_19, i1 %icmp_ln1049_20" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:111]   --->   Operation 148 'or' 'output_saturation_control_imag_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/2] (0.69ns)   --->   "%lut_out_imag_V_7 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_11"   --->   Operation 149 'load' 'lut_out_imag_V_7' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_2 : Operation 150 [1/1] (0.29ns) (out node of the LUT)   --->   "%temp_out_sin_V_6 = select i1 %output_saturation_control_imag_4, i18 196608, i18 %lut_out_imag_V_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:117]   --->   Operation 150 'select' 'temp_out_sin_V_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln712_13 = sext i18 %temp_out_sin_V_6"   --->   Operation 151 'sext' 'sext_ln712_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.79ns)   --->   "%r_15 = sub i19 0, i19 %sext_ln712_13"   --->   Operation 152 'sub' 'r_15' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%p_Result_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_15, i32 18"   --->   Operation 153 'bitselect' 'p_Result_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_9)   --->   "%p_Val2_29 = trunc i19 %r_15"   --->   Operation 154 'trunc' 'p_Val2_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%p_Result_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_15, i32 17"   --->   Operation 155 'bitselect' 'p_Result_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_9)   --->   "%xor_ln794_9 = xor i1 %p_Result_49, i1 1"   --->   Operation 156 'xor' 'xor_ln794_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_9)   --->   "%overflow_9 = and i1 %p_Result_50, i1 %xor_ln794_9"   --->   Operation 157 'and' 'overflow_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_9)   --->   "%xor_ln340_9 = xor i1 %p_Result_49, i1 %p_Result_50"   --->   Operation 158 'xor' 'xor_ln340_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_9)   --->   "%select_ln384_9 = select i1 %overflow_9, i18 131071, i18 131072"   --->   Operation 159 'select' 'select_ln384_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln340_9 = select i1 %xor_ln340_9, i18 %select_ln384_9, i18 %p_Val2_29"   --->   Operation 160 'select' 'select_ln340_9' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.29ns) (out node of the LUT)   --->   "%imagSinVal_4 = select i1 %output_negate_control_imag_4, i18 %select_ln340_9, i18 %temp_out_sin_V_6"   --->   Operation 161 'select' 'imagSinVal_4' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node realCosVal_4)   --->   "%output_negate_control_real_V_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V_4, i32 3"   --->   Operation 162 'bitselect' 'output_negate_control_real_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.65ns)   --->   "%icmp_ln1049_21 = icmp_eq  i4 %index_cos_V_4, i4 4"   --->   Operation 163 'icmp' 'icmp_ln1049_21' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node temp_out_cos_V_4)   --->   "%output_saturation_control_real_V_4 = or i1 %icmp_ln1049_21, i1 %icmp_ln1049_22" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:129]   --->   Operation 164 'or' 'output_saturation_control_real_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/2] (0.69ns)   --->   "%lut_out_real_V_4 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_12"   --->   Operation 165 'load' 'lut_out_real_V_4' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_2 : Operation 166 [1/1] (0.29ns) (out node of the LUT)   --->   "%temp_out_cos_V_4 = select i1 %output_saturation_control_real_V_4, i18 196608, i18 %lut_out_real_V_4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:134]   --->   Operation 166 'select' 'temp_out_cos_V_4' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln712_14 = sext i18 %temp_out_cos_V_4"   --->   Operation 167 'sext' 'sext_ln712_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.79ns)   --->   "%r_V_20 = sub i19 0, i19 %sext_ln712_14"   --->   Operation 168 'sub' 'r_V_20' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%p_Result_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_20, i32 18"   --->   Operation 169 'bitselect' 'p_Result_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_10)   --->   "%p_Val2_32 = trunc i19 %r_V_20"   --->   Operation 170 'trunc' 'p_Val2_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%p_Result_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_20, i32 17"   --->   Operation 171 'bitselect' 'p_Result_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_10)   --->   "%xor_ln794_10 = xor i1 %p_Result_51, i1 1"   --->   Operation 172 'xor' 'xor_ln794_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_10)   --->   "%overflow_10 = and i1 %p_Result_52, i1 %xor_ln794_10"   --->   Operation 173 'and' 'overflow_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_10)   --->   "%xor_ln340_10 = xor i1 %p_Result_51, i1 %p_Result_52"   --->   Operation 174 'xor' 'xor_ln340_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_10)   --->   "%select_ln384_10 = select i1 %overflow_10, i18 131071, i18 131072"   --->   Operation 175 'select' 'select_ln384_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln340_10 = select i1 %xor_ln340_10, i18 %select_ln384_10, i18 %p_Val2_32"   --->   Operation 176 'select' 'select_ln340_10' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.29ns) (out node of the LUT)   --->   "%realCosVal_4 = select i1 %output_negate_control_real_V_4, i18 %select_ln340_10, i18 %temp_out_cos_V_4"   --->   Operation 177 'select' 'realCosVal_4' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1171_25 = sext i24 %p_read_14"   --->   Operation 178 'sext' 'sext_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln1171_26 = sext i18 %realCosVal_4"   --->   Operation 179 'sext' 'sext_ln1171_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln1171_27 = sext i24 %p_read_10"   --->   Operation 180 'sext' 'sext_ln1171_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln712_11 = mul i41 %sext_ln1171_25, i41 %sext_ln1171_26"   --->   Operation 181 'mul' 'mul_ln712_11' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 182 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1245_4 = mul i41 %sext_ln1171_27, i41 %sext_ln1171_26"   --->   Operation 182 'mul' 'mul_ln1245_4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.69>
ST_3 : Operation 183 [1/2] (0.69ns)   --->   "%lut_out_imag_V_8 = load i4 %p_twiddleTable_M_imag_0_0_0_addr"   --->   Operation 183 'load' 'lut_out_imag_V_8' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i24 %p_read_13"   --->   Operation 184 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1171_15 = sext i18 %lut_out_imag_V_8"   --->   Operation 185 'sext' 'sext_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [3/3] (0.99ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1246 = mul i41 %sext_ln1171, i41 %sext_ln1171_15"   --->   Operation 186 'mul' 'mul_ln1246' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1171_16 = sext i24 %p_read39"   --->   Operation 187 'sext' 'sext_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [3/3] (0.99ns) (grouped into DSP with root node ret_V_55)   --->   "%mul_ln712 = mul i41 %sext_ln1171_16, i41 %sext_ln1171_15"   --->   Operation 188 'mul' 'mul_ln712' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1171_20 = sext i18 %imagSinVal"   --->   Operation 189 'sext' 'sext_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln712_7 = mul i41 %sext_ln1171_17, i41 %sext_ln1171_18"   --->   Operation 190 'mul' 'mul_ln712_7' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 191 [3/3] (0.99ns) (grouped into DSP with root node ret_V_56)   --->   "%mul_ln1246_4 = mul i41 %sext_ln1171_19, i41 %sext_ln1171_20"   --->   Operation 191 'mul' 'mul_ln1246_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 192 [3/3] (0.99ns) (grouped into DSP with root node ret_V_57)   --->   "%mul_ln712_8 = mul i41 %sext_ln1171_17, i41 %sext_ln1171_20"   --->   Operation 192 'mul' 'mul_ln712_8' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 193 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1245 = mul i41 %sext_ln1171_19, i41 %sext_ln1171_18"   --->   Operation 193 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln1171_24 = sext i18 %imagSinVal_3"   --->   Operation 194 'sext' 'sext_ln1171_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln712_9 = mul i41 %sext_ln1171_21, i41 %sext_ln1171_22"   --->   Operation 195 'mul' 'mul_ln712_9' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 196 [3/3] (0.99ns) (grouped into DSP with root node ret_V_58)   --->   "%mul_ln1246_5 = mul i41 %sext_ln1171_23, i41 %sext_ln1171_24"   --->   Operation 196 'mul' 'mul_ln1246_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 197 [3/3] (0.99ns) (grouped into DSP with root node ret_V_59)   --->   "%mul_ln712_10 = mul i41 %sext_ln1171_21, i41 %sext_ln1171_24"   --->   Operation 197 'mul' 'mul_ln712_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 198 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1245_3 = mul i41 %sext_ln1171_23, i41 %sext_ln1171_22"   --->   Operation 198 'mul' 'mul_ln1245_3' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1171_28 = sext i18 %imagSinVal_4"   --->   Operation 199 'sext' 'sext_ln1171_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln712_11 = mul i41 %sext_ln1171_25, i41 %sext_ln1171_26"   --->   Operation 200 'mul' 'mul_ln712_11' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 201 [3/3] (0.99ns) (grouped into DSP with root node ret_V_60)   --->   "%mul_ln1246_6 = mul i41 %sext_ln1171_27, i41 %sext_ln1171_28"   --->   Operation 201 'mul' 'mul_ln1246_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 202 [3/3] (0.99ns) (grouped into DSP with root node ret_V_61)   --->   "%mul_ln712_12 = mul i41 %sext_ln1171_25, i41 %sext_ln1171_28"   --->   Operation 202 'mul' 'mul_ln712_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 203 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1245_4 = mul i41 %sext_ln1171_27, i41 %sext_ln1171_26"   --->   Operation 203 'mul' 'mul_ln1245_4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 204 [2/3] (0.99ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1246 = mul i41 %sext_ln1171, i41 %sext_ln1171_15"   --->   Operation 204 'mul' 'mul_ln1246' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 205 [2/3] (0.99ns) (grouped into DSP with root node ret_V_55)   --->   "%mul_ln712 = mul i41 %sext_ln1171_16, i41 %sext_ln1171_15"   --->   Operation 205 'mul' 'mul_ln712' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 206 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln712_7 = mul i41 %sext_ln1171_17, i41 %sext_ln1171_18"   --->   Operation 206 'mul' 'mul_ln712_7' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 207 [2/3] (0.99ns) (grouped into DSP with root node ret_V_56)   --->   "%mul_ln1246_4 = mul i41 %sext_ln1171_19, i41 %sext_ln1171_20"   --->   Operation 207 'mul' 'mul_ln1246_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 208 [2/3] (0.99ns) (grouped into DSP with root node ret_V_57)   --->   "%mul_ln712_8 = mul i41 %sext_ln1171_17, i41 %sext_ln1171_20"   --->   Operation 208 'mul' 'mul_ln712_8' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 209 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1245 = mul i41 %sext_ln1171_19, i41 %sext_ln1171_18"   --->   Operation 209 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 210 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln712_9 = mul i41 %sext_ln1171_21, i41 %sext_ln1171_22"   --->   Operation 210 'mul' 'mul_ln712_9' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 211 [2/3] (0.99ns) (grouped into DSP with root node ret_V_58)   --->   "%mul_ln1246_5 = mul i41 %sext_ln1171_23, i41 %sext_ln1171_24"   --->   Operation 211 'mul' 'mul_ln1246_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 212 [2/3] (0.99ns) (grouped into DSP with root node ret_V_59)   --->   "%mul_ln712_10 = mul i41 %sext_ln1171_21, i41 %sext_ln1171_24"   --->   Operation 212 'mul' 'mul_ln712_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 213 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1245_3 = mul i41 %sext_ln1171_23, i41 %sext_ln1171_22"   --->   Operation 213 'mul' 'mul_ln1245_3' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 214 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln712_11 = mul i41 %sext_ln1171_25, i41 %sext_ln1171_26"   --->   Operation 214 'mul' 'mul_ln712_11' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 215 [2/3] (0.99ns) (grouped into DSP with root node ret_V_60)   --->   "%mul_ln1246_6 = mul i41 %sext_ln1171_27, i41 %sext_ln1171_28"   --->   Operation 215 'mul' 'mul_ln1246_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 216 [2/3] (0.99ns) (grouped into DSP with root node ret_V_61)   --->   "%mul_ln712_12 = mul i41 %sext_ln1171_25, i41 %sext_ln1171_28"   --->   Operation 216 'mul' 'mul_ln712_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 217 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1245_4 = mul i41 %sext_ln1171_27, i41 %sext_ln1171_26"   --->   Operation 217 'mul' 'mul_ln1245_4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.64>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%r_V = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %p_read39, i16 0"   --->   Operation 218 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i40 %r_V"   --->   Operation 219 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1246 = mul i41 %sext_ln1171, i41 %sext_ln1171_15"   --->   Operation 220 'mul' 'mul_ln1246' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 221 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V = sub i41 %sext_ln712, i41 %mul_ln1246"   --->   Operation 221 'sub' 'ret_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%r_V_11 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %p_read_13, i16 0"   --->   Operation 222 'bitconcatenate' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/3] (0.00ns) (grouped into DSP with root node ret_V_55)   --->   "%mul_ln712 = mul i41 %sext_ln1171_16, i41 %sext_ln1171_15"   --->   Operation 223 'mul' 'mul_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln712_8 = sext i40 %r_V_11"   --->   Operation 224 'sext' 'sext_ln712_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_55 = add i41 %mul_ln712, i41 %sext_ln712_8"   --->   Operation 225 'add' 'ret_V_55' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 226 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln712_7 = mul i41 %sext_ln1171_17, i41 %sext_ln1171_18"   --->   Operation 226 'mul' 'mul_ln712_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 227 [1/3] (0.00ns) (grouped into DSP with root node ret_V_56)   --->   "%mul_ln1246_4 = mul i41 %sext_ln1171_19, i41 %sext_ln1171_20"   --->   Operation 227 'mul' 'mul_ln1246_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 228 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_56 = sub i41 %mul_ln712_7, i41 %mul_ln1246_4"   --->   Operation 228 'sub' 'ret_V_56' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 229 [1/3] (0.00ns) (grouped into DSP with root node ret_V_57)   --->   "%mul_ln712_8 = mul i41 %sext_ln1171_17, i41 %sext_ln1171_20"   --->   Operation 229 'mul' 'mul_ln712_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 230 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1245 = mul i41 %sext_ln1171_19, i41 %sext_ln1171_18"   --->   Operation 230 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 231 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_57 = add i41 %mul_ln1245, i41 %mul_ln712_8"   --->   Operation 231 'add' 'ret_V_57' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 232 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln712_9 = mul i41 %sext_ln1171_21, i41 %sext_ln1171_22"   --->   Operation 232 'mul' 'mul_ln712_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 233 [1/3] (0.00ns) (grouped into DSP with root node ret_V_58)   --->   "%mul_ln1246_5 = mul i41 %sext_ln1171_23, i41 %sext_ln1171_24"   --->   Operation 233 'mul' 'mul_ln1246_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 234 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_58 = sub i41 %mul_ln712_9, i41 %mul_ln1246_5"   --->   Operation 234 'sub' 'ret_V_58' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 235 [1/3] (0.00ns) (grouped into DSP with root node ret_V_59)   --->   "%mul_ln712_10 = mul i41 %sext_ln1171_21, i41 %sext_ln1171_24"   --->   Operation 235 'mul' 'mul_ln712_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 236 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1245_3 = mul i41 %sext_ln1171_23, i41 %sext_ln1171_22"   --->   Operation 236 'mul' 'mul_ln1245_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 237 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_59 = add i41 %mul_ln1245_3, i41 %mul_ln712_10"   --->   Operation 237 'add' 'ret_V_59' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 238 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln712_11 = mul i41 %sext_ln1171_25, i41 %sext_ln1171_26"   --->   Operation 238 'mul' 'mul_ln712_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 239 [1/3] (0.00ns) (grouped into DSP with root node ret_V_60)   --->   "%mul_ln1246_6 = mul i41 %sext_ln1171_27, i41 %sext_ln1171_28"   --->   Operation 239 'mul' 'mul_ln1246_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 240 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_60 = sub i41 %mul_ln712_11, i41 %mul_ln1246_6"   --->   Operation 240 'sub' 'ret_V_60' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 241 [1/3] (0.00ns) (grouped into DSP with root node ret_V_61)   --->   "%mul_ln712_12 = mul i41 %sext_ln1171_25, i41 %sext_ln1171_28"   --->   Operation 241 'mul' 'mul_ln712_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 242 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1245_4 = mul i41 %sext_ln1171_27, i41 %sext_ln1171_26"   --->   Operation 242 'mul' 'mul_ln1245_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 243 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_61 = add i41 %mul_ln1245_4, i41 %mul_ln712_12"   --->   Operation 243 'add' 'ret_V_61' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.64>
ST_6 : Operation 244 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V = sub i41 %sext_ln712, i41 %mul_ln1246"   --->   Operation 244 'sub' 'ret_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%p_val_V = partselect i25 @_ssdm_op_PartSelect.i25.i41.i32.i32, i41 %ret_V, i32 16, i32 40"   --->   Operation 245 'partselect' 'p_val_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 246 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_55 = add i41 %mul_ln712, i41 %sext_ln712_8"   --->   Operation 246 'add' 'ret_V_55' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%p_val_V_8 = partselect i25 @_ssdm_op_PartSelect.i25.i41.i32.i32, i41 %ret_V_55, i32 16, i32 40"   --->   Operation 247 'partselect' 'p_val_V_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_56 = sub i41 %mul_ln712_7, i41 %mul_ln1246_4"   --->   Operation 248 'sub' 'ret_V_56' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%p_val_V_9 = partselect i25 @_ssdm_op_PartSelect.i25.i41.i32.i32, i41 %ret_V_56, i32 16, i32 40"   --->   Operation 249 'partselect' 'p_val_V_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 250 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_57 = add i41 %mul_ln1245, i41 %mul_ln712_8"   --->   Operation 250 'add' 'ret_V_57' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%p_val_V_10 = partselect i25 @_ssdm_op_PartSelect.i25.i41.i32.i32, i41 %ret_V_57, i32 16, i32 40"   --->   Operation 251 'partselect' 'p_val_V_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 252 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_58 = sub i41 %mul_ln712_9, i41 %mul_ln1246_5"   --->   Operation 252 'sub' 'ret_V_58' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%p_val_V_11 = partselect i25 @_ssdm_op_PartSelect.i25.i41.i32.i32, i41 %ret_V_58, i32 16, i32 40"   --->   Operation 253 'partselect' 'p_val_V_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_59 = add i41 %mul_ln1245_3, i41 %mul_ln712_10"   --->   Operation 254 'add' 'ret_V_59' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%p_val_V_12 = partselect i25 @_ssdm_op_PartSelect.i25.i41.i32.i32, i41 %ret_V_59, i32 16, i32 40"   --->   Operation 255 'partselect' 'p_val_V_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 256 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_60 = sub i41 %mul_ln712_11, i41 %mul_ln1246_6"   --->   Operation 256 'sub' 'ret_V_60' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%p_val_V_13 = partselect i25 @_ssdm_op_PartSelect.i25.i41.i32.i32, i41 %ret_V_60, i32 16, i32 40"   --->   Operation 257 'partselect' 'p_val_V_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 258 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_61 = add i41 %mul_ln1245_4, i41 %mul_ln712_12"   --->   Operation 258 'add' 'ret_V_61' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%p_val_V_14 = partselect i25 @_ssdm_op_PartSelect.i25.i41.i32.i32, i41 %ret_V_61, i32 16, i32 40"   --->   Operation 259 'partselect' 'p_val_V_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%mrv = insertvalue i200 <undef>, i25 %p_val_V" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:122]   --->   Operation 260 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i200 %mrv, i25 %p_val_V_9" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:122]   --->   Operation 261 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i200 %mrv_1, i25 %p_val_V_11" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:122]   --->   Operation 262 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i200 %mrv_2, i25 %p_val_V_13" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:122]   --->   Operation 263 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i200 %mrv_3, i25 %p_val_V_8" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:122]   --->   Operation 264 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i200 %mrv_4, i25 %p_val_V_10" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:122]   --->   Operation 265 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i200 %mrv_5, i25 %p_val_V_12" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:122]   --->   Operation 266 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i200 %mrv_6, i25 %p_val_V_14" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:122]   --->   Operation 267 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 268 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i200 %mrv_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:122]   --->   Operation 268 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_twiddleTable_M_imag_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111]; IO mode=ap_memory:ce=0
Port [ p_k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_k_read                            (read          ) [ 0110000]
p_read_10                           (read          ) [ 0110000]
p_read_11                           (read          ) [ 0110000]
p_read_12                           (read          ) [ 0110000]
p_read_13                           (read          ) [ 0111110]
p_read_14                           (read          ) [ 0110000]
p_read_15                           (read          ) [ 0110000]
p_read_16                           (read          ) [ 0110000]
p_read39                            (read          ) [ 0111110]
index_cos_V                         (add           ) [ 0110000]
index_invert_control_imag_4         (bitselect     ) [ 0110000]
lut_index_imag_V                    (trunc         ) [ 0000000]
lut_index_imag_V_9                  (sub           ) [ 0000000]
lut_index_imag_V_10                 (select        ) [ 0000000]
zext_ln573                          (zext          ) [ 0000000]
p_twiddleTable_M_imag_0_0_0_addr_7  (getelementptr ) [ 0110000]
index_invert_control_real_V         (bitselect     ) [ 0000000]
lut_index_real_V                    (trunc         ) [ 0000000]
lut_index_real_V_9                  (sub           ) [ 0000000]
lut_index_real_V_10                 (select        ) [ 0000000]
zext_ln573_6                        (zext          ) [ 0000000]
p_twiddleTable_M_imag_0_0_0_addr_8  (getelementptr ) [ 0110000]
index_V                             (shl           ) [ 0000000]
index_cos_V_3                       (add           ) [ 0110000]
index_invert_control_imag_3         (bitselect     ) [ 0000000]
icmp_ln1049_15                      (icmp          ) [ 0110000]
icmp_ln1049_16                      (icmp          ) [ 0110000]
trunc_ln674                         (trunc         ) [ 0000000]
lut_index_imag_V_11                 (bitconcatenate) [ 0000000]
lut_index_imag_V_12                 (sub           ) [ 0000000]
lut_index_imag_V_13                 (select        ) [ 0000000]
zext_ln573_7                        (zext          ) [ 0000000]
p_twiddleTable_M_imag_0_0_0_addr_9  (getelementptr ) [ 0110000]
index_invert_control_real_V_3       (bitselect     ) [ 0000000]
icmp_ln1049_18                      (icmp          ) [ 0110000]
lut_index_real_V_11                 (trunc         ) [ 0000000]
lut_index_real_V_12                 (sub           ) [ 0000000]
lut_index_real_V_13                 (select        ) [ 0000000]
zext_ln573_8                        (zext          ) [ 0000000]
p_twiddleTable_M_imag_0_0_0_addr_10 (getelementptr ) [ 0110000]
shl_ln315                           (shl           ) [ 0000000]
index_V_2                           (sub           ) [ 0110000]
index_cos_V_4                       (add           ) [ 0110000]
index_invert_control_imag           (bitselect     ) [ 0000000]
lut_index_imag_V_14                 (trunc         ) [ 0000000]
lut_index_imag_V_15                 (sub           ) [ 0000000]
lut_index_imag_V_16                 (select        ) [ 0000000]
zext_ln573_9                        (zext          ) [ 0000000]
p_twiddleTable_M_imag_0_0_0_addr_11 (getelementptr ) [ 0110000]
index_invert_control_real_V_4       (bitselect     ) [ 0000000]
icmp_ln1049_22                      (icmp          ) [ 0110000]
lut_index_real_V_14                 (trunc         ) [ 0000000]
lut_index_real_V_15                 (sub           ) [ 0000000]
lut_index_real_V_16                 (select        ) [ 0000000]
zext_ln573_10                       (zext          ) [ 0000000]
p_twiddleTable_M_imag_0_0_0_addr_12 (getelementptr ) [ 0110000]
p_twiddleTable_M_imag_0_0_0_addr    (getelementptr ) [ 0101000]
output_negate_control_imag          (bitselect     ) [ 0000000]
icmp_ln1049                         (icmp          ) [ 0000000]
icmp_ln1049_12                      (icmp          ) [ 0000000]
output_saturation_control_imag      (or            ) [ 0000000]
lut_out_imag_V                      (load          ) [ 0000000]
temp_out_sin_V                      (select        ) [ 0000000]
sext_ln712_9                        (sext          ) [ 0000000]
r                                   (sub           ) [ 0000000]
p_Result_s                          (bitselect     ) [ 0000000]
p_Val2_17                           (trunc         ) [ 0000000]
p_Result_42                         (bitselect     ) [ 0000000]
xor_ln794                           (xor           ) [ 0000000]
overflow                            (and           ) [ 0000000]
xor_ln340                           (xor           ) [ 0000000]
select_ln384                        (select        ) [ 0000000]
select_ln340                        (select        ) [ 0000000]
imagSinVal                          (select        ) [ 0101000]
output_negate_control_real_V        (bitselect     ) [ 0000000]
icmp_ln1049_13                      (icmp          ) [ 0000000]
icmp_ln1049_14                      (icmp          ) [ 0000000]
output_saturation_control_real_V    (or            ) [ 0000000]
lut_out_real_V                      (load          ) [ 0000000]
temp_out_cos_V                      (select        ) [ 0000000]
sext_ln712_10                       (sext          ) [ 0000000]
r_V_18                              (sub           ) [ 0000000]
p_Result_43                         (bitselect     ) [ 0000000]
p_Val2_20                           (trunc         ) [ 0000000]
p_Result_44                         (bitselect     ) [ 0000000]
xor_ln794_6                         (xor           ) [ 0000000]
overflow_6                          (and           ) [ 0000000]
xor_ln340_6                         (xor           ) [ 0000000]
select_ln384_6                      (select        ) [ 0000000]
select_ln340_6                      (select        ) [ 0000000]
realCosVal                          (select        ) [ 0000000]
sext_ln1171_17                      (sext          ) [ 0101110]
sext_ln1171_18                      (sext          ) [ 0101110]
sext_ln1171_19                      (sext          ) [ 0101110]
output_saturation_control_imag_3    (or            ) [ 0000000]
lut_out_imag_V_6                    (load          ) [ 0000000]
temp_out_sin_V_5                    (select        ) [ 0000000]
sext_ln712_11                       (sext          ) [ 0000000]
r_14                                (sub           ) [ 0000000]
p_Result_45                         (bitselect     ) [ 0000000]
p_Val2_23                           (trunc         ) [ 0000000]
p_Result_46                         (bitselect     ) [ 0000000]
xor_ln794_7                         (xor           ) [ 0000000]
overflow_7                          (and           ) [ 0000000]
xor_ln340_7                         (xor           ) [ 0000000]
select_ln384_7                      (select        ) [ 0000000]
select_ln340_7                      (select        ) [ 0000000]
imagSinVal_3                        (select        ) [ 0101000]
output_negate_control_real_V_3      (bitselect     ) [ 0000000]
icmp_ln1049_17                      (icmp          ) [ 0000000]
output_saturation_control_real_V_3  (or            ) [ 0000000]
lut_out_real_V_3                    (load          ) [ 0000000]
temp_out_cos_V_3                    (select        ) [ 0000000]
sext_ln712_12                       (sext          ) [ 0000000]
r_V_19                              (sub           ) [ 0000000]
p_Result_47                         (bitselect     ) [ 0000000]
p_Val2_26                           (trunc         ) [ 0000000]
p_Result_48                         (bitselect     ) [ 0000000]
xor_ln794_8                         (xor           ) [ 0000000]
overflow_8                          (and           ) [ 0000000]
xor_ln340_8                         (xor           ) [ 0000000]
select_ln384_8                      (select        ) [ 0000000]
select_ln340_8                      (select        ) [ 0000000]
realCosVal_3                        (select        ) [ 0000000]
sext_ln1171_21                      (sext          ) [ 0101110]
sext_ln1171_22                      (sext          ) [ 0101110]
sext_ln1171_23                      (sext          ) [ 0101110]
output_negate_control_imag_4        (bitselect     ) [ 0000000]
icmp_ln1049_19                      (icmp          ) [ 0000000]
icmp_ln1049_20                      (icmp          ) [ 0000000]
output_saturation_control_imag_4    (or            ) [ 0000000]
lut_out_imag_V_7                    (load          ) [ 0000000]
temp_out_sin_V_6                    (select        ) [ 0000000]
sext_ln712_13                       (sext          ) [ 0000000]
r_15                                (sub           ) [ 0000000]
p_Result_49                         (bitselect     ) [ 0000000]
p_Val2_29                           (trunc         ) [ 0000000]
p_Result_50                         (bitselect     ) [ 0000000]
xor_ln794_9                         (xor           ) [ 0000000]
overflow_9                          (and           ) [ 0000000]
xor_ln340_9                         (xor           ) [ 0000000]
select_ln384_9                      (select        ) [ 0000000]
select_ln340_9                      (select        ) [ 0000000]
imagSinVal_4                        (select        ) [ 0101000]
output_negate_control_real_V_4      (bitselect     ) [ 0000000]
icmp_ln1049_21                      (icmp          ) [ 0000000]
output_saturation_control_real_V_4  (or            ) [ 0000000]
lut_out_real_V_4                    (load          ) [ 0000000]
temp_out_cos_V_4                    (select        ) [ 0000000]
sext_ln712_14                       (sext          ) [ 0000000]
r_V_20                              (sub           ) [ 0000000]
p_Result_51                         (bitselect     ) [ 0000000]
p_Val2_32                           (trunc         ) [ 0000000]
p_Result_52                         (bitselect     ) [ 0000000]
xor_ln794_10                        (xor           ) [ 0000000]
overflow_10                         (and           ) [ 0000000]
xor_ln340_10                        (xor           ) [ 0000000]
select_ln384_10                     (select        ) [ 0000000]
select_ln340_10                     (select        ) [ 0000000]
realCosVal_4                        (select        ) [ 0000000]
sext_ln1171_25                      (sext          ) [ 0101110]
sext_ln1171_26                      (sext          ) [ 0101110]
sext_ln1171_27                      (sext          ) [ 0101110]
lut_out_imag_V_8                    (load          ) [ 0000000]
sext_ln1171                         (sext          ) [ 0100110]
sext_ln1171_15                      (sext          ) [ 0100110]
sext_ln1171_16                      (sext          ) [ 0100110]
sext_ln1171_20                      (sext          ) [ 0100110]
sext_ln1171_24                      (sext          ) [ 0100110]
sext_ln1171_28                      (sext          ) [ 0100110]
r_V                                 (bitconcatenate) [ 0000000]
sext_ln712                          (sext          ) [ 0100001]
mul_ln1246                          (mul           ) [ 0100001]
r_V_11                              (bitconcatenate) [ 0000000]
mul_ln712                           (mul           ) [ 0100001]
sext_ln712_8                        (sext          ) [ 0100001]
mul_ln712_7                         (mul           ) [ 0100001]
mul_ln1246_4                        (mul           ) [ 0100001]
mul_ln712_8                         (mul           ) [ 0100001]
mul_ln1245                          (mul           ) [ 0100001]
mul_ln712_9                         (mul           ) [ 0100001]
mul_ln1246_5                        (mul           ) [ 0100001]
mul_ln712_10                        (mul           ) [ 0100001]
mul_ln1245_3                        (mul           ) [ 0100001]
mul_ln712_11                        (mul           ) [ 0100001]
mul_ln1246_6                        (mul           ) [ 0100001]
mul_ln712_12                        (mul           ) [ 0100001]
mul_ln1245_4                        (mul           ) [ 0100001]
ret_V                               (sub           ) [ 0000000]
p_val_V                             (partselect    ) [ 0000000]
ret_V_55                            (add           ) [ 0000000]
p_val_V_8                           (partselect    ) [ 0000000]
ret_V_56                            (sub           ) [ 0000000]
p_val_V_9                           (partselect    ) [ 0000000]
ret_V_57                            (add           ) [ 0000000]
p_val_V_10                          (partselect    ) [ 0000000]
ret_V_58                            (sub           ) [ 0000000]
p_val_V_11                          (partselect    ) [ 0000000]
ret_V_59                            (add           ) [ 0000000]
p_val_V_12                          (partselect    ) [ 0000000]
ret_V_60                            (sub           ) [ 0000000]
p_val_V_13                          (partselect    ) [ 0000000]
ret_V_61                            (add           ) [ 0000000]
p_val_V_14                          (partselect    ) [ 0000000]
mrv                                 (insertvalue   ) [ 0000000]
mrv_1                               (insertvalue   ) [ 0000000]
mrv_2                               (insertvalue   ) [ 0000000]
mrv_3                               (insertvalue   ) [ 0000000]
mrv_4                               (insertvalue   ) [ 0000000]
mrv_5                               (insertvalue   ) [ 0000000]
mrv_6                               (insertvalue   ) [ 0000000]
mrv_7                               (insertvalue   ) [ 0000000]
ret_ln122                           (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_twiddleTable_M_imag_0_0_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_twiddleTable_M_imag_0_0_0"/><MemPortTyVec>1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_k">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_k"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i24.i16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="p_k_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="4" slack="0"/>
<pin id="81" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_k_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_10_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="24" slack="0"/>
<pin id="86" dir="0" index="1" bw="24" slack="0"/>
<pin id="87" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read_11_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="24" slack="0"/>
<pin id="92" dir="0" index="1" bw="24" slack="0"/>
<pin id="93" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read_12_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="24" slack="0"/>
<pin id="98" dir="0" index="1" bw="24" slack="0"/>
<pin id="99" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read_13_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="24" slack="0"/>
<pin id="104" dir="0" index="1" bw="24" slack="0"/>
<pin id="105" dir="1" index="2" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read_14_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="24" slack="0"/>
<pin id="110" dir="0" index="1" bw="24" slack="0"/>
<pin id="111" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read_15_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="24" slack="0"/>
<pin id="116" dir="0" index="1" bw="24" slack="0"/>
<pin id="117" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read_16_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="24" slack="0"/>
<pin id="122" dir="0" index="1" bw="24" slack="0"/>
<pin id="123" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_16/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read39_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="24" slack="0"/>
<pin id="128" dir="0" index="1" bw="24" slack="0"/>
<pin id="129" dir="1" index="2" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read39/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_twiddleTable_M_imag_0_0_0_addr_7_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="18" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="2" slack="0"/>
<pin id="136" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_twiddleTable_M_imag_0_0_0_addr_7/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="0"/>
<pin id="144" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="145" dir="0" index="5" bw="18" slack="0"/>
<pin id="146" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="8" bw="4" slack="0"/>
<pin id="149" dir="0" index="9" bw="18" slack="2147483647"/>
<pin id="150" dir="0" index="10" bw="0" slack="0"/>
<pin id="152" dir="0" index="12" bw="4" slack="2147483647"/>
<pin id="153" dir="0" index="13" bw="18" slack="0"/>
<pin id="154" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="16" bw="4" slack="0"/>
<pin id="157" dir="0" index="17" bw="18" slack="2147483647"/>
<pin id="158" dir="0" index="18" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="20" bw="4" slack="2147483647"/>
<pin id="161" dir="0" index="21" bw="18" slack="2147483647"/>
<pin id="162" dir="0" index="22" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="24" bw="4" slack="2147483647"/>
<pin id="165" dir="0" index="25" bw="18" slack="2147483647"/>
<pin id="166" dir="0" index="26" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="18" slack="0"/>
<pin id="147" dir="1" index="7" bw="18" slack="0"/>
<pin id="151" dir="1" index="11" bw="18" slack="0"/>
<pin id="155" dir="1" index="15" bw="18" slack="0"/>
<pin id="159" dir="1" index="19" bw="18" slack="0"/>
<pin id="163" dir="1" index="23" bw="18" slack="0"/>
<pin id="167" dir="1" index="27" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lut_out_imag_V/1 lut_out_real_V/1 lut_out_imag_V_6/1 lut_out_real_V_3/1 lut_out_imag_V_7/1 lut_out_real_V_4/1 lut_out_imag_V_8/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="p_twiddleTable_M_imag_0_0_0_addr_8_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="18" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="2" slack="0"/>
<pin id="173" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_twiddleTable_M_imag_0_0_0_addr_8/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="p_twiddleTable_M_imag_0_0_0_addr_9_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="18" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="2" slack="0"/>
<pin id="181" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_twiddleTable_M_imag_0_0_0_addr_9/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="p_twiddleTable_M_imag_0_0_0_addr_10_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="18" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="2" slack="0"/>
<pin id="189" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_twiddleTable_M_imag_0_0_0_addr_10/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_twiddleTable_M_imag_0_0_0_addr_11_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="18" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="2" slack="0"/>
<pin id="197" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_twiddleTable_M_imag_0_0_0_addr_11/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_twiddleTable_M_imag_0_0_0_addr_12_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="18" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="2" slack="0"/>
<pin id="205" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_twiddleTable_M_imag_0_0_0_addr_12/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_twiddleTable_M_imag_0_0_0_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="18" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_twiddleTable_M_imag_0_0_0_addr/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="index_cos_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="0" index="1" bw="3" slack="0"/>
<pin id="221" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_cos_V/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="index_invert_control_imag_4_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="4" slack="0"/>
<pin id="227" dir="0" index="2" bw="3" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="index_invert_control_imag_4/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="lut_index_imag_V_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lut_index_imag_V/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="lut_index_imag_V_9_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="2" slack="0"/>
<pin id="239" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="lut_index_imag_V_9/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="lut_index_imag_V_10_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="2" slack="0"/>
<pin id="245" dir="0" index="2" bw="2" slack="0"/>
<pin id="246" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_index_imag_V_10/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln573_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="index_invert_control_real_V_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="0"/>
<pin id="258" dir="0" index="2" bw="3" slack="0"/>
<pin id="259" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="index_invert_control_real_V/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="lut_index_real_V_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lut_index_real_V/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="lut_index_real_V_9_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="2" slack="0"/>
<pin id="270" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="lut_index_real_V_9/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="lut_index_real_V_10_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="2" slack="0"/>
<pin id="276" dir="0" index="2" bw="2" slack="0"/>
<pin id="277" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_index_real_V_10/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln573_6_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="0"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573_6/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="index_V_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="index_V/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="index_cos_V_3_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="3" slack="0"/>
<pin id="295" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_cos_V_3/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="index_invert_control_imag_3_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="4" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="index_invert_control_imag_3/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln1049_15_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_15/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="icmp_ln1049_16_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="0" index="1" bw="3" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_16/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="trunc_ln674_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="lut_index_imag_V_11_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lut_index_imag_V_11/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="lut_index_imag_V_12_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="2" slack="0"/>
<pin id="333" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="lut_index_imag_V_12/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="lut_index_imag_V_13_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="2" slack="0"/>
<pin id="339" dir="0" index="2" bw="2" slack="0"/>
<pin id="340" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_index_imag_V_13/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln573_7_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573_7/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="index_invert_control_real_V_3_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="4" slack="0"/>
<pin id="352" dir="0" index="2" bw="3" slack="0"/>
<pin id="353" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="index_invert_control_real_V_3/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_ln1049_18_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_18/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="lut_index_real_V_11_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lut_index_real_V_11/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="lut_index_real_V_12_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="2" slack="0"/>
<pin id="370" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="lut_index_real_V_12/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="lut_index_real_V_13_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="2" slack="0"/>
<pin id="376" dir="0" index="2" bw="2" slack="0"/>
<pin id="377" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_index_real_V_13/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln573_8_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573_8/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="shl_ln315_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="0" index="1" bw="3" slack="0"/>
<pin id="389" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln315/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="index_V_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="0" index="1" bw="4" slack="0"/>
<pin id="395" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="index_V_2/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="index_cos_V_4_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="0" index="1" bw="3" slack="0"/>
<pin id="401" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_cos_V_4/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="index_invert_control_imag_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="4" slack="0"/>
<pin id="407" dir="0" index="2" bw="3" slack="0"/>
<pin id="408" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="index_invert_control_imag/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="lut_index_imag_V_14_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="0"/>
<pin id="414" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lut_index_imag_V_14/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="lut_index_imag_V_15_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="2" slack="0"/>
<pin id="419" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="lut_index_imag_V_15/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="lut_index_imag_V_16_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="2" slack="0"/>
<pin id="425" dir="0" index="2" bw="2" slack="0"/>
<pin id="426" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_index_imag_V_16/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln573_9_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="2" slack="0"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573_9/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="index_invert_control_real_V_4_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="4" slack="0"/>
<pin id="438" dir="0" index="2" bw="3" slack="0"/>
<pin id="439" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="index_invert_control_real_V_4/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln1049_22_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="0" index="1" bw="4" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_22/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="lut_index_real_V_14_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="0"/>
<pin id="451" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lut_index_real_V_14/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="lut_index_real_V_15_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="2" slack="0"/>
<pin id="456" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="lut_index_real_V_15/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="lut_index_real_V_16_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="2" slack="0"/>
<pin id="462" dir="0" index="2" bw="2" slack="0"/>
<pin id="463" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_index_real_V_16/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln573_10_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="2" slack="0"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573_10/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="output_negate_control_imag_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="4" slack="1"/>
<pin id="475" dir="0" index="2" bw="3" slack="0"/>
<pin id="476" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="output_negate_control_imag/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln1049_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="1"/>
<pin id="481" dir="0" index="1" bw="4" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln1049_12_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="1"/>
<pin id="486" dir="0" index="1" bw="3" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_12/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="output_saturation_control_imag_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="output_saturation_control_imag/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="temp_out_sin_V_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="17" slack="0"/>
<pin id="498" dir="0" index="2" bw="18" slack="0"/>
<pin id="499" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_out_sin_V/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sext_ln712_9_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="18" slack="0"/>
<pin id="505" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_9/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="r_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="18" slack="0"/>
<pin id="510" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="p_Result_s_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="19" slack="0"/>
<pin id="516" dir="0" index="2" bw="6" slack="0"/>
<pin id="517" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="p_Val2_17_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="19" slack="0"/>
<pin id="523" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_17/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="p_Result_42_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="19" slack="0"/>
<pin id="528" dir="0" index="2" bw="6" slack="0"/>
<pin id="529" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_42/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="xor_ln794_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln794/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="overflow_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="xor_ln340_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="select_ln384_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="18" slack="0"/>
<pin id="554" dir="0" index="2" bw="18" slack="0"/>
<pin id="555" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln340_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="18" slack="0"/>
<pin id="562" dir="0" index="2" bw="18" slack="0"/>
<pin id="563" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="imagSinVal_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="18" slack="0"/>
<pin id="570" dir="0" index="2" bw="18" slack="0"/>
<pin id="571" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="imagSinVal/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="output_negate_control_real_V_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="4" slack="1"/>
<pin id="578" dir="0" index="2" bw="3" slack="0"/>
<pin id="579" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="output_negate_control_real_V/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="icmp_ln1049_13_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="4" slack="1"/>
<pin id="584" dir="0" index="1" bw="4" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_13/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="icmp_ln1049_14_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="4" slack="1"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_14/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="output_saturation_control_real_V_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="output_saturation_control_real_V/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="temp_out_cos_V_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="17" slack="0"/>
<pin id="601" dir="0" index="2" bw="18" slack="0"/>
<pin id="602" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_out_cos_V/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="sext_ln712_10_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="18" slack="0"/>
<pin id="608" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_10/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="r_V_18_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="18" slack="0"/>
<pin id="613" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_18/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="p_Result_43_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="19" slack="0"/>
<pin id="619" dir="0" index="2" bw="6" slack="0"/>
<pin id="620" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_43/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="p_Val2_20_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="19" slack="0"/>
<pin id="626" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_20/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="p_Result_44_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="19" slack="0"/>
<pin id="631" dir="0" index="2" bw="6" slack="0"/>
<pin id="632" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_44/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="xor_ln794_6_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln794_6/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="overflow_6_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_6/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="xor_ln340_6_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_6/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="select_ln384_6_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="18" slack="0"/>
<pin id="657" dir="0" index="2" bw="18" slack="0"/>
<pin id="658" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384_6/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="select_ln340_6_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="18" slack="0"/>
<pin id="665" dir="0" index="2" bw="18" slack="0"/>
<pin id="666" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_6/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="realCosVal_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="18" slack="0"/>
<pin id="673" dir="0" index="2" bw="18" slack="0"/>
<pin id="674" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="realCosVal/2 "/>
</bind>
</comp>

<comp id="678" class="1004" name="sext_ln1171_17_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="24" slack="1"/>
<pin id="680" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_17/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="sext_ln1171_18_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="18" slack="0"/>
<pin id="683" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_18/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="sext_ln1171_19_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="24" slack="1"/>
<pin id="687" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_19/2 "/>
</bind>
</comp>

<comp id="688" class="1004" name="output_saturation_control_imag_3_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="1"/>
<pin id="690" dir="0" index="1" bw="1" slack="1"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="output_saturation_control_imag_3/2 "/>
</bind>
</comp>

<comp id="692" class="1004" name="temp_out_sin_V_5_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="17" slack="0"/>
<pin id="695" dir="0" index="2" bw="18" slack="0"/>
<pin id="696" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_out_sin_V_5/2 "/>
</bind>
</comp>

<comp id="700" class="1004" name="sext_ln712_11_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="18" slack="0"/>
<pin id="702" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_11/2 "/>
</bind>
</comp>

<comp id="704" class="1004" name="r_14_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="18" slack="0"/>
<pin id="707" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_14/2 "/>
</bind>
</comp>

<comp id="710" class="1004" name="p_Result_45_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="19" slack="0"/>
<pin id="713" dir="0" index="2" bw="6" slack="0"/>
<pin id="714" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_45/2 "/>
</bind>
</comp>

<comp id="718" class="1004" name="p_Val2_23_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="19" slack="0"/>
<pin id="720" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_23/2 "/>
</bind>
</comp>

<comp id="722" class="1004" name="p_Result_46_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="19" slack="0"/>
<pin id="725" dir="0" index="2" bw="6" slack="0"/>
<pin id="726" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_46/2 "/>
</bind>
</comp>

<comp id="730" class="1004" name="xor_ln794_7_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln794_7/2 "/>
</bind>
</comp>

<comp id="736" class="1004" name="overflow_7_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_7/2 "/>
</bind>
</comp>

<comp id="742" class="1004" name="xor_ln340_7_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_7/2 "/>
</bind>
</comp>

<comp id="748" class="1004" name="select_ln384_7_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="18" slack="0"/>
<pin id="751" dir="0" index="2" bw="18" slack="0"/>
<pin id="752" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384_7/2 "/>
</bind>
</comp>

<comp id="756" class="1004" name="select_ln340_7_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="18" slack="0"/>
<pin id="759" dir="0" index="2" bw="18" slack="0"/>
<pin id="760" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_7/2 "/>
</bind>
</comp>

<comp id="764" class="1004" name="imagSinVal_3_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="1"/>
<pin id="766" dir="0" index="1" bw="18" slack="0"/>
<pin id="767" dir="0" index="2" bw="18" slack="0"/>
<pin id="768" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="imagSinVal_3/2 "/>
</bind>
</comp>

<comp id="771" class="1004" name="output_negate_control_real_V_3_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="0"/>
<pin id="773" dir="0" index="1" bw="4" slack="1"/>
<pin id="774" dir="0" index="2" bw="3" slack="0"/>
<pin id="775" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="output_negate_control_real_V_3/2 "/>
</bind>
</comp>

<comp id="778" class="1004" name="icmp_ln1049_17_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="4" slack="1"/>
<pin id="780" dir="0" index="1" bw="4" slack="0"/>
<pin id="781" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_17/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="output_saturation_control_real_V_3_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="1"/>
<pin id="786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="output_saturation_control_real_V_3/2 "/>
</bind>
</comp>

<comp id="788" class="1004" name="temp_out_cos_V_3_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="17" slack="0"/>
<pin id="791" dir="0" index="2" bw="18" slack="0"/>
<pin id="792" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_out_cos_V_3/2 "/>
</bind>
</comp>

<comp id="796" class="1004" name="sext_ln712_12_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="18" slack="0"/>
<pin id="798" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_12/2 "/>
</bind>
</comp>

<comp id="800" class="1004" name="r_V_19_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="18" slack="0"/>
<pin id="803" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_19/2 "/>
</bind>
</comp>

<comp id="806" class="1004" name="p_Result_47_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="0" index="1" bw="19" slack="0"/>
<pin id="809" dir="0" index="2" bw="6" slack="0"/>
<pin id="810" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_47/2 "/>
</bind>
</comp>

<comp id="814" class="1004" name="p_Val2_26_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="19" slack="0"/>
<pin id="816" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_26/2 "/>
</bind>
</comp>

<comp id="818" class="1004" name="p_Result_48_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="0" index="1" bw="19" slack="0"/>
<pin id="821" dir="0" index="2" bw="6" slack="0"/>
<pin id="822" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_48/2 "/>
</bind>
</comp>

<comp id="826" class="1004" name="xor_ln794_8_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln794_8/2 "/>
</bind>
</comp>

<comp id="832" class="1004" name="overflow_8_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="1" slack="0"/>
<pin id="835" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_8/2 "/>
</bind>
</comp>

<comp id="838" class="1004" name="xor_ln340_8_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_8/2 "/>
</bind>
</comp>

<comp id="844" class="1004" name="select_ln384_8_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="18" slack="0"/>
<pin id="847" dir="0" index="2" bw="18" slack="0"/>
<pin id="848" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384_8/2 "/>
</bind>
</comp>

<comp id="852" class="1004" name="select_ln340_8_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="18" slack="0"/>
<pin id="855" dir="0" index="2" bw="18" slack="0"/>
<pin id="856" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_8/2 "/>
</bind>
</comp>

<comp id="860" class="1004" name="realCosVal_3_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="18" slack="0"/>
<pin id="863" dir="0" index="2" bw="18" slack="0"/>
<pin id="864" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="realCosVal_3/2 "/>
</bind>
</comp>

<comp id="868" class="1004" name="sext_ln1171_21_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="24" slack="1"/>
<pin id="870" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_21/2 "/>
</bind>
</comp>

<comp id="871" class="1004" name="sext_ln1171_22_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="18" slack="0"/>
<pin id="873" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_22/2 "/>
</bind>
</comp>

<comp id="875" class="1004" name="sext_ln1171_23_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="24" slack="1"/>
<pin id="877" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_23/2 "/>
</bind>
</comp>

<comp id="878" class="1004" name="output_negate_control_imag_4_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="0"/>
<pin id="880" dir="0" index="1" bw="4" slack="1"/>
<pin id="881" dir="0" index="2" bw="3" slack="0"/>
<pin id="882" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="output_negate_control_imag_4/2 "/>
</bind>
</comp>

<comp id="885" class="1004" name="icmp_ln1049_19_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="4" slack="1"/>
<pin id="887" dir="0" index="1" bw="4" slack="0"/>
<pin id="888" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_19/2 "/>
</bind>
</comp>

<comp id="890" class="1004" name="icmp_ln1049_20_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="4" slack="1"/>
<pin id="892" dir="0" index="1" bw="3" slack="0"/>
<pin id="893" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_20/2 "/>
</bind>
</comp>

<comp id="895" class="1004" name="output_saturation_control_imag_4_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="0"/>
<pin id="897" dir="0" index="1" bw="1" slack="0"/>
<pin id="898" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="output_saturation_control_imag_4/2 "/>
</bind>
</comp>

<comp id="901" class="1004" name="temp_out_sin_V_6_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="17" slack="0"/>
<pin id="904" dir="0" index="2" bw="18" slack="0"/>
<pin id="905" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_out_sin_V_6/2 "/>
</bind>
</comp>

<comp id="909" class="1004" name="sext_ln712_13_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="18" slack="0"/>
<pin id="911" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_13/2 "/>
</bind>
</comp>

<comp id="913" class="1004" name="r_15_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="0"/>
<pin id="915" dir="0" index="1" bw="18" slack="0"/>
<pin id="916" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_15/2 "/>
</bind>
</comp>

<comp id="919" class="1004" name="p_Result_49_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="19" slack="0"/>
<pin id="922" dir="0" index="2" bw="6" slack="0"/>
<pin id="923" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_49/2 "/>
</bind>
</comp>

<comp id="927" class="1004" name="p_Val2_29_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="19" slack="0"/>
<pin id="929" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_29/2 "/>
</bind>
</comp>

<comp id="931" class="1004" name="p_Result_50_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="0"/>
<pin id="933" dir="0" index="1" bw="19" slack="0"/>
<pin id="934" dir="0" index="2" bw="6" slack="0"/>
<pin id="935" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_50/2 "/>
</bind>
</comp>

<comp id="939" class="1004" name="xor_ln794_9_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="0"/>
<pin id="941" dir="0" index="1" bw="1" slack="0"/>
<pin id="942" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln794_9/2 "/>
</bind>
</comp>

<comp id="945" class="1004" name="overflow_9_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="0"/>
<pin id="947" dir="0" index="1" bw="1" slack="0"/>
<pin id="948" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_9/2 "/>
</bind>
</comp>

<comp id="951" class="1004" name="xor_ln340_9_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="0"/>
<pin id="953" dir="0" index="1" bw="1" slack="0"/>
<pin id="954" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_9/2 "/>
</bind>
</comp>

<comp id="957" class="1004" name="select_ln384_9_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="18" slack="0"/>
<pin id="960" dir="0" index="2" bw="18" slack="0"/>
<pin id="961" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384_9/2 "/>
</bind>
</comp>

<comp id="965" class="1004" name="select_ln340_9_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="0"/>
<pin id="967" dir="0" index="1" bw="18" slack="0"/>
<pin id="968" dir="0" index="2" bw="18" slack="0"/>
<pin id="969" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_9/2 "/>
</bind>
</comp>

<comp id="973" class="1004" name="imagSinVal_4_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="0"/>
<pin id="975" dir="0" index="1" bw="18" slack="0"/>
<pin id="976" dir="0" index="2" bw="18" slack="0"/>
<pin id="977" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="imagSinVal_4/2 "/>
</bind>
</comp>

<comp id="981" class="1004" name="output_negate_control_real_V_4_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="0"/>
<pin id="983" dir="0" index="1" bw="4" slack="1"/>
<pin id="984" dir="0" index="2" bw="3" slack="0"/>
<pin id="985" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="output_negate_control_real_V_4/2 "/>
</bind>
</comp>

<comp id="988" class="1004" name="icmp_ln1049_21_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="4" slack="1"/>
<pin id="990" dir="0" index="1" bw="4" slack="0"/>
<pin id="991" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_21/2 "/>
</bind>
</comp>

<comp id="993" class="1004" name="output_saturation_control_real_V_4_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="0"/>
<pin id="995" dir="0" index="1" bw="1" slack="1"/>
<pin id="996" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="output_saturation_control_real_V_4/2 "/>
</bind>
</comp>

<comp id="998" class="1004" name="temp_out_cos_V_4_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="0"/>
<pin id="1000" dir="0" index="1" bw="17" slack="0"/>
<pin id="1001" dir="0" index="2" bw="18" slack="0"/>
<pin id="1002" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_out_cos_V_4/2 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="sext_ln712_14_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="18" slack="0"/>
<pin id="1008" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_14/2 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="r_V_20_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="0"/>
<pin id="1012" dir="0" index="1" bw="18" slack="0"/>
<pin id="1013" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_20/2 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="p_Result_51_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="0"/>
<pin id="1018" dir="0" index="1" bw="19" slack="0"/>
<pin id="1019" dir="0" index="2" bw="6" slack="0"/>
<pin id="1020" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_51/2 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="p_Val2_32_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="19" slack="0"/>
<pin id="1026" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_32/2 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="p_Result_52_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="0"/>
<pin id="1030" dir="0" index="1" bw="19" slack="0"/>
<pin id="1031" dir="0" index="2" bw="6" slack="0"/>
<pin id="1032" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_52/2 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="xor_ln794_10_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="0"/>
<pin id="1038" dir="0" index="1" bw="1" slack="0"/>
<pin id="1039" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln794_10/2 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="overflow_10_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="0"/>
<pin id="1044" dir="0" index="1" bw="1" slack="0"/>
<pin id="1045" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_10/2 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="xor_ln340_10_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="0"/>
<pin id="1050" dir="0" index="1" bw="1" slack="0"/>
<pin id="1051" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_10/2 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="select_ln384_10_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="0"/>
<pin id="1056" dir="0" index="1" bw="18" slack="0"/>
<pin id="1057" dir="0" index="2" bw="18" slack="0"/>
<pin id="1058" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384_10/2 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="select_ln340_10_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="0"/>
<pin id="1064" dir="0" index="1" bw="18" slack="0"/>
<pin id="1065" dir="0" index="2" bw="18" slack="0"/>
<pin id="1066" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_10/2 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="realCosVal_4_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="0"/>
<pin id="1072" dir="0" index="1" bw="18" slack="0"/>
<pin id="1073" dir="0" index="2" bw="18" slack="0"/>
<pin id="1074" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="realCosVal_4/2 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="sext_ln1171_25_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="24" slack="1"/>
<pin id="1080" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_25/2 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="sext_ln1171_26_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="18" slack="0"/>
<pin id="1083" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_26/2 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="sext_ln1171_27_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="24" slack="1"/>
<pin id="1087" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_27/2 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="sext_ln1171_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="24" slack="2"/>
<pin id="1090" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171/3 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="sext_ln1171_15_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="18" slack="0"/>
<pin id="1093" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_15/3 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="sext_ln1171_16_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="24" slack="2"/>
<pin id="1097" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_16/3 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="sext_ln1171_20_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="18" slack="1"/>
<pin id="1100" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_20/3 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="sext_ln1171_24_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="18" slack="1"/>
<pin id="1103" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_24/3 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="sext_ln1171_28_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="18" slack="1"/>
<pin id="1106" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_28/3 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="r_V_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="40" slack="0"/>
<pin id="1109" dir="0" index="1" bw="24" slack="4"/>
<pin id="1110" dir="0" index="2" bw="1" slack="0"/>
<pin id="1111" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="sext_ln712_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="40" slack="0"/>
<pin id="1116" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712/5 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="r_V_11_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="40" slack="0"/>
<pin id="1120" dir="0" index="1" bw="24" slack="4"/>
<pin id="1121" dir="0" index="2" bw="1" slack="0"/>
<pin id="1122" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_11/5 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="sext_ln712_8_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="40" slack="0"/>
<pin id="1127" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_8/5 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="p_val_V_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="25" slack="0"/>
<pin id="1131" dir="0" index="1" bw="41" slack="0"/>
<pin id="1132" dir="0" index="2" bw="6" slack="0"/>
<pin id="1133" dir="0" index="3" bw="7" slack="0"/>
<pin id="1134" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_val_V/6 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="p_val_V_8_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="25" slack="0"/>
<pin id="1140" dir="0" index="1" bw="41" slack="0"/>
<pin id="1141" dir="0" index="2" bw="6" slack="0"/>
<pin id="1142" dir="0" index="3" bw="7" slack="0"/>
<pin id="1143" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_val_V_8/6 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="p_val_V_9_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="25" slack="0"/>
<pin id="1149" dir="0" index="1" bw="41" slack="0"/>
<pin id="1150" dir="0" index="2" bw="6" slack="0"/>
<pin id="1151" dir="0" index="3" bw="7" slack="0"/>
<pin id="1152" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_val_V_9/6 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="p_val_V_10_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="25" slack="0"/>
<pin id="1158" dir="0" index="1" bw="41" slack="0"/>
<pin id="1159" dir="0" index="2" bw="6" slack="0"/>
<pin id="1160" dir="0" index="3" bw="7" slack="0"/>
<pin id="1161" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_val_V_10/6 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="p_val_V_11_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="25" slack="0"/>
<pin id="1167" dir="0" index="1" bw="41" slack="0"/>
<pin id="1168" dir="0" index="2" bw="6" slack="0"/>
<pin id="1169" dir="0" index="3" bw="7" slack="0"/>
<pin id="1170" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_val_V_11/6 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="p_val_V_12_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="25" slack="0"/>
<pin id="1176" dir="0" index="1" bw="41" slack="0"/>
<pin id="1177" dir="0" index="2" bw="6" slack="0"/>
<pin id="1178" dir="0" index="3" bw="7" slack="0"/>
<pin id="1179" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_val_V_12/6 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="p_val_V_13_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="25" slack="0"/>
<pin id="1185" dir="0" index="1" bw="41" slack="0"/>
<pin id="1186" dir="0" index="2" bw="6" slack="0"/>
<pin id="1187" dir="0" index="3" bw="7" slack="0"/>
<pin id="1188" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_val_V_13/6 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="p_val_V_14_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="25" slack="0"/>
<pin id="1194" dir="0" index="1" bw="41" slack="0"/>
<pin id="1195" dir="0" index="2" bw="6" slack="0"/>
<pin id="1196" dir="0" index="3" bw="7" slack="0"/>
<pin id="1197" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_val_V_14/6 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="mrv_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="200" slack="0"/>
<pin id="1203" dir="0" index="1" bw="25" slack="0"/>
<pin id="1204" dir="1" index="2" bw="200" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/6 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="mrv_1_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="200" slack="0"/>
<pin id="1209" dir="0" index="1" bw="25" slack="0"/>
<pin id="1210" dir="1" index="2" bw="200" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/6 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="mrv_2_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="200" slack="0"/>
<pin id="1215" dir="0" index="1" bw="25" slack="0"/>
<pin id="1216" dir="1" index="2" bw="200" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/6 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="mrv_3_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="200" slack="0"/>
<pin id="1221" dir="0" index="1" bw="25" slack="0"/>
<pin id="1222" dir="1" index="2" bw="200" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/6 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="mrv_4_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="200" slack="0"/>
<pin id="1227" dir="0" index="1" bw="25" slack="0"/>
<pin id="1228" dir="1" index="2" bw="200" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/6 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="mrv_5_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="200" slack="0"/>
<pin id="1233" dir="0" index="1" bw="25" slack="0"/>
<pin id="1234" dir="1" index="2" bw="200" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/6 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="mrv_6_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="200" slack="0"/>
<pin id="1239" dir="0" index="1" bw="25" slack="0"/>
<pin id="1240" dir="1" index="2" bw="200" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/6 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="mrv_7_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="200" slack="0"/>
<pin id="1245" dir="0" index="1" bw="25" slack="0"/>
<pin id="1246" dir="1" index="2" bw="200" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/6 "/>
</bind>
</comp>

<comp id="1249" class="1007" name="grp_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="24" slack="0"/>
<pin id="1251" dir="0" index="1" bw="18" slack="0"/>
<pin id="1252" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln712_7/2 "/>
</bind>
</comp>

<comp id="1255" class="1007" name="grp_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="24" slack="0"/>
<pin id="1257" dir="0" index="1" bw="18" slack="0"/>
<pin id="1258" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1245/2 "/>
</bind>
</comp>

<comp id="1261" class="1007" name="grp_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="24" slack="0"/>
<pin id="1263" dir="0" index="1" bw="18" slack="0"/>
<pin id="1264" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln712_9/2 "/>
</bind>
</comp>

<comp id="1267" class="1007" name="grp_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="24" slack="0"/>
<pin id="1269" dir="0" index="1" bw="18" slack="0"/>
<pin id="1270" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1245_3/2 "/>
</bind>
</comp>

<comp id="1273" class="1007" name="grp_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="24" slack="0"/>
<pin id="1275" dir="0" index="1" bw="18" slack="0"/>
<pin id="1276" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln712_11/2 "/>
</bind>
</comp>

<comp id="1279" class="1007" name="grp_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="24" slack="0"/>
<pin id="1281" dir="0" index="1" bw="18" slack="0"/>
<pin id="1282" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1245_4/2 "/>
</bind>
</comp>

<comp id="1285" class="1007" name="grp_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="24" slack="0"/>
<pin id="1287" dir="0" index="1" bw="18" slack="0"/>
<pin id="1288" dir="0" index="2" bw="40" slack="0"/>
<pin id="1289" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1246/3 ret_V/5 "/>
</bind>
</comp>

<comp id="1294" class="1007" name="grp_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="24" slack="0"/>
<pin id="1296" dir="0" index="1" bw="18" slack="0"/>
<pin id="1297" dir="0" index="2" bw="40" slack="0"/>
<pin id="1298" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln712/3 ret_V_55/5 "/>
</bind>
</comp>

<comp id="1303" class="1007" name="grp_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="24" slack="1"/>
<pin id="1305" dir="0" index="1" bw="18" slack="0"/>
<pin id="1306" dir="0" index="2" bw="41" slack="0"/>
<pin id="1307" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1246_4/3 ret_V_56/5 "/>
</bind>
</comp>

<comp id="1311" class="1007" name="grp_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="24" slack="1"/>
<pin id="1313" dir="0" index="1" bw="18" slack="0"/>
<pin id="1314" dir="0" index="2" bw="41" slack="0"/>
<pin id="1315" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln712_8/3 ret_V_57/5 "/>
</bind>
</comp>

<comp id="1319" class="1007" name="grp_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="24" slack="1"/>
<pin id="1321" dir="0" index="1" bw="18" slack="0"/>
<pin id="1322" dir="0" index="2" bw="41" slack="0"/>
<pin id="1323" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1246_5/3 ret_V_58/5 "/>
</bind>
</comp>

<comp id="1327" class="1007" name="grp_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="24" slack="1"/>
<pin id="1329" dir="0" index="1" bw="18" slack="0"/>
<pin id="1330" dir="0" index="2" bw="41" slack="0"/>
<pin id="1331" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln712_10/3 ret_V_59/5 "/>
</bind>
</comp>

<comp id="1335" class="1007" name="grp_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="24" slack="1"/>
<pin id="1337" dir="0" index="1" bw="18" slack="0"/>
<pin id="1338" dir="0" index="2" bw="41" slack="0"/>
<pin id="1339" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1246_6/3 ret_V_60/5 "/>
</bind>
</comp>

<comp id="1343" class="1007" name="grp_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="24" slack="1"/>
<pin id="1345" dir="0" index="1" bw="18" slack="0"/>
<pin id="1346" dir="0" index="2" bw="41" slack="0"/>
<pin id="1347" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln712_12/3 ret_V_61/5 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="p_k_read_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="4" slack="1"/>
<pin id="1353" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_k_read "/>
</bind>
</comp>

<comp id="1359" class="1005" name="p_read_10_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="24" slack="1"/>
<pin id="1361" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_read_10 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="p_read_11_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="24" slack="1"/>
<pin id="1366" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_read_11 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="p_read_12_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="24" slack="1"/>
<pin id="1371" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_read_12 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="p_read_13_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="24" slack="2"/>
<pin id="1376" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="p_read_13 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="p_read_14_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="24" slack="1"/>
<pin id="1382" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_read_14 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="p_read_15_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="24" slack="1"/>
<pin id="1387" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_read_15 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="p_read_16_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="24" slack="1"/>
<pin id="1392" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_read_16 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="p_read39_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="24" slack="2"/>
<pin id="1397" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="p_read39 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="index_cos_V_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="4" slack="1"/>
<pin id="1403" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="index_cos_V "/>
</bind>
</comp>

<comp id="1407" class="1005" name="index_invert_control_imag_4_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="1" slack="1"/>
<pin id="1409" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="index_invert_control_imag_4 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="p_twiddleTable_M_imag_0_0_0_addr_7_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="4" slack="1"/>
<pin id="1414" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_twiddleTable_M_imag_0_0_0_addr_7 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="p_twiddleTable_M_imag_0_0_0_addr_8_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="4" slack="1"/>
<pin id="1419" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_twiddleTable_M_imag_0_0_0_addr_8 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="index_cos_V_3_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="4" slack="1"/>
<pin id="1424" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="index_cos_V_3 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="icmp_ln1049_15_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="1" slack="1"/>
<pin id="1430" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1049_15 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="icmp_ln1049_16_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="1" slack="1"/>
<pin id="1435" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1049_16 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="p_twiddleTable_M_imag_0_0_0_addr_9_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="4" slack="1"/>
<pin id="1440" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_twiddleTable_M_imag_0_0_0_addr_9 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="icmp_ln1049_18_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="1" slack="1"/>
<pin id="1445" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1049_18 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="p_twiddleTable_M_imag_0_0_0_addr_10_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="4" slack="1"/>
<pin id="1450" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_twiddleTable_M_imag_0_0_0_addr_10 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="index_V_2_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="4" slack="1"/>
<pin id="1455" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="index_V_2 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="index_cos_V_4_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="4" slack="1"/>
<pin id="1462" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="index_cos_V_4 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="p_twiddleTable_M_imag_0_0_0_addr_11_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="4" slack="1"/>
<pin id="1468" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_twiddleTable_M_imag_0_0_0_addr_11 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="icmp_ln1049_22_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="1" slack="1"/>
<pin id="1473" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1049_22 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="p_twiddleTable_M_imag_0_0_0_addr_12_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="4" slack="1"/>
<pin id="1478" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_twiddleTable_M_imag_0_0_0_addr_12 "/>
</bind>
</comp>

<comp id="1481" class="1005" name="p_twiddleTable_M_imag_0_0_0_addr_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="4" slack="1"/>
<pin id="1483" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_twiddleTable_M_imag_0_0_0_addr "/>
</bind>
</comp>

<comp id="1486" class="1005" name="imagSinVal_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="18" slack="1"/>
<pin id="1488" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="imagSinVal "/>
</bind>
</comp>

<comp id="1491" class="1005" name="sext_ln1171_17_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="41" slack="1"/>
<pin id="1493" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_17 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="sext_ln1171_18_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="41" slack="1"/>
<pin id="1499" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_18 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="sext_ln1171_19_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="41" slack="1"/>
<pin id="1505" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_19 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="imagSinVal_3_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="18" slack="1"/>
<pin id="1511" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="imagSinVal_3 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="sext_ln1171_21_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="41" slack="1"/>
<pin id="1516" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_21 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="sext_ln1171_22_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="41" slack="1"/>
<pin id="1522" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_22 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="sext_ln1171_23_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="41" slack="1"/>
<pin id="1528" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_23 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="imagSinVal_4_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="18" slack="1"/>
<pin id="1534" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="imagSinVal_4 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="sext_ln1171_25_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="41" slack="1"/>
<pin id="1539" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_25 "/>
</bind>
</comp>

<comp id="1543" class="1005" name="sext_ln1171_26_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="41" slack="1"/>
<pin id="1545" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_26 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="sext_ln1171_27_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="41" slack="1"/>
<pin id="1551" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_27 "/>
</bind>
</comp>

<comp id="1555" class="1005" name="sext_ln1171_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="41" slack="1"/>
<pin id="1557" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="sext_ln1171_15_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="41" slack="1"/>
<pin id="1562" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_15 "/>
</bind>
</comp>

<comp id="1566" class="1005" name="sext_ln1171_16_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="41" slack="1"/>
<pin id="1568" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_16 "/>
</bind>
</comp>

<comp id="1571" class="1005" name="sext_ln1171_20_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="41" slack="1"/>
<pin id="1573" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_20 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="sext_ln1171_24_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="41" slack="1"/>
<pin id="1579" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_24 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="sext_ln1171_28_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="41" slack="1"/>
<pin id="1585" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_28 "/>
</bind>
</comp>

<comp id="1589" class="1005" name="sext_ln712_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="41" slack="1"/>
<pin id="1591" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln712 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="sext_ln712_8_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="41" slack="1"/>
<pin id="1596" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln712_8 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="mul_ln712_7_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="41" slack="1"/>
<pin id="1601" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln712_7 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="mul_ln1245_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="41" slack="1"/>
<pin id="1606" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1245 "/>
</bind>
</comp>

<comp id="1609" class="1005" name="mul_ln712_9_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="41" slack="1"/>
<pin id="1611" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln712_9 "/>
</bind>
</comp>

<comp id="1614" class="1005" name="mul_ln1245_3_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="41" slack="1"/>
<pin id="1616" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1245_3 "/>
</bind>
</comp>

<comp id="1619" class="1005" name="mul_ln712_11_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="41" slack="1"/>
<pin id="1621" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln712_11 "/>
</bind>
</comp>

<comp id="1624" class="1005" name="mul_ln1245_4_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="41" slack="1"/>
<pin id="1626" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1245_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="168"><net_src comp="132" pin="3"/><net_sink comp="139" pin=16"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="139" pin=13"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="139" pin=10"/></net>

<net id="190"><net_src comp="16" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="185" pin="3"/><net_sink comp="139" pin=8"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="193" pin="3"/><net_sink comp="139" pin=5"/></net>

<net id="206"><net_src comp="16" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="201" pin="3"/><net_sink comp="139" pin=2"/></net>

<net id="214"><net_src comp="16" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="32" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="217"><net_src comp="209" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="222"><net_src comp="78" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="26" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="78" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="78" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="30" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="232" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="224" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="236" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="232" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="253"><net_src comp="242" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="260"><net_src comp="26" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="218" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="28" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="218" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="30" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="255" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="267" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="263" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="273" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="290"><net_src comp="78" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="34" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="24" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="26" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="78" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="286" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="38" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="286" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="24" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="78" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="40" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="42" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="30" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="322" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="298" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="330" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="322" pin="3"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="336" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="354"><net_src comp="26" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="292" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="28" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="361"><net_src comp="286" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="44" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="292" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="30" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="363" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="349" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="367" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="363" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="373" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="390"><net_src comp="78" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="46" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="78" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="24" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="26" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="392" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="28" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="415"><net_src comp="392" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="30" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="412" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="404" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="416" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="412" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="433"><net_src comp="422" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="440"><net_src comp="26" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="398" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="28" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="447"><net_src comp="386" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="78" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="398" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="30" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="449" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="464"><net_src comp="435" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="453" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="449" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="470"><net_src comp="459" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="477"><net_src comp="26" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="48" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="483"><net_src comp="38" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="24" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="479" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="484" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="50" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="139" pin="27"/><net_sink comp="495" pin=2"/></net>

<net id="506"><net_src comp="495" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="52" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="503" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="518"><net_src comp="54" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="507" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="56" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="524"><net_src comp="507" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="530"><net_src comp="54" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="507" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="58" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="537"><net_src comp="513" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="60" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="525" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="533" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="513" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="525" pin="3"/><net_sink comp="545" pin=1"/></net>

<net id="556"><net_src comp="539" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="62" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="64" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="564"><net_src comp="545" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="551" pin="3"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="521" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="572"><net_src comp="472" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="559" pin="3"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="495" pin="3"/><net_sink comp="567" pin=2"/></net>

<net id="580"><net_src comp="26" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="48" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="586"><net_src comp="38" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="44" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="582" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="587" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="603"><net_src comp="592" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="50" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="139" pin="23"/><net_sink comp="598" pin=2"/></net>

<net id="609"><net_src comp="598" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="52" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="606" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="621"><net_src comp="54" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="610" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="56" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="627"><net_src comp="610" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="54" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="610" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="58" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="640"><net_src comp="616" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="60" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="628" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="636" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="616" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="628" pin="3"/><net_sink comp="648" pin=1"/></net>

<net id="659"><net_src comp="642" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="62" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="64" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="667"><net_src comp="648" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="654" pin="3"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="624" pin="1"/><net_sink comp="662" pin=2"/></net>

<net id="675"><net_src comp="575" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="662" pin="3"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="598" pin="3"/><net_sink comp="670" pin=2"/></net>

<net id="684"><net_src comp="670" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="697"><net_src comp="688" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="50" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="139" pin="19"/><net_sink comp="692" pin=2"/></net>

<net id="703"><net_src comp="692" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="708"><net_src comp="52" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="700" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="715"><net_src comp="54" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="704" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="717"><net_src comp="56" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="721"><net_src comp="704" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="727"><net_src comp="54" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="728"><net_src comp="704" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="729"><net_src comp="58" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="734"><net_src comp="710" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="60" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="722" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="730" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="710" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="722" pin="3"/><net_sink comp="742" pin=1"/></net>

<net id="753"><net_src comp="736" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="62" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="64" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="761"><net_src comp="742" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="748" pin="3"/><net_sink comp="756" pin=1"/></net>

<net id="763"><net_src comp="718" pin="1"/><net_sink comp="756" pin=2"/></net>

<net id="769"><net_src comp="756" pin="3"/><net_sink comp="764" pin=1"/></net>

<net id="770"><net_src comp="692" pin="3"/><net_sink comp="764" pin=2"/></net>

<net id="776"><net_src comp="26" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="777"><net_src comp="48" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="782"><net_src comp="38" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="787"><net_src comp="778" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="793"><net_src comp="783" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="50" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="139" pin="15"/><net_sink comp="788" pin=2"/></net>

<net id="799"><net_src comp="788" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="804"><net_src comp="52" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="796" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="811"><net_src comp="54" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="812"><net_src comp="800" pin="2"/><net_sink comp="806" pin=1"/></net>

<net id="813"><net_src comp="56" pin="0"/><net_sink comp="806" pin=2"/></net>

<net id="817"><net_src comp="800" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="823"><net_src comp="54" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="824"><net_src comp="800" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="825"><net_src comp="58" pin="0"/><net_sink comp="818" pin=2"/></net>

<net id="830"><net_src comp="806" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="60" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="836"><net_src comp="818" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="826" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="842"><net_src comp="806" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="818" pin="3"/><net_sink comp="838" pin=1"/></net>

<net id="849"><net_src comp="832" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="850"><net_src comp="62" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="851"><net_src comp="64" pin="0"/><net_sink comp="844" pin=2"/></net>

<net id="857"><net_src comp="838" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="858"><net_src comp="844" pin="3"/><net_sink comp="852" pin=1"/></net>

<net id="859"><net_src comp="814" pin="1"/><net_sink comp="852" pin=2"/></net>

<net id="865"><net_src comp="771" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="866"><net_src comp="852" pin="3"/><net_sink comp="860" pin=1"/></net>

<net id="867"><net_src comp="788" pin="3"/><net_sink comp="860" pin=2"/></net>

<net id="874"><net_src comp="860" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="883"><net_src comp="26" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="884"><net_src comp="48" pin="0"/><net_sink comp="878" pin=2"/></net>

<net id="889"><net_src comp="38" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="894"><net_src comp="24" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="899"><net_src comp="885" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="890" pin="2"/><net_sink comp="895" pin=1"/></net>

<net id="906"><net_src comp="895" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="907"><net_src comp="50" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="908"><net_src comp="139" pin="11"/><net_sink comp="901" pin=2"/></net>

<net id="912"><net_src comp="901" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="917"><net_src comp="52" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="909" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="924"><net_src comp="54" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="925"><net_src comp="913" pin="2"/><net_sink comp="919" pin=1"/></net>

<net id="926"><net_src comp="56" pin="0"/><net_sink comp="919" pin=2"/></net>

<net id="930"><net_src comp="913" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="936"><net_src comp="54" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="937"><net_src comp="913" pin="2"/><net_sink comp="931" pin=1"/></net>

<net id="938"><net_src comp="58" pin="0"/><net_sink comp="931" pin=2"/></net>

<net id="943"><net_src comp="919" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="60" pin="0"/><net_sink comp="939" pin=1"/></net>

<net id="949"><net_src comp="931" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="939" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="955"><net_src comp="919" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="931" pin="3"/><net_sink comp="951" pin=1"/></net>

<net id="962"><net_src comp="945" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="62" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="964"><net_src comp="64" pin="0"/><net_sink comp="957" pin=2"/></net>

<net id="970"><net_src comp="951" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="971"><net_src comp="957" pin="3"/><net_sink comp="965" pin=1"/></net>

<net id="972"><net_src comp="927" pin="1"/><net_sink comp="965" pin=2"/></net>

<net id="978"><net_src comp="878" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="979"><net_src comp="965" pin="3"/><net_sink comp="973" pin=1"/></net>

<net id="980"><net_src comp="901" pin="3"/><net_sink comp="973" pin=2"/></net>

<net id="986"><net_src comp="26" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="987"><net_src comp="48" pin="0"/><net_sink comp="981" pin=2"/></net>

<net id="992"><net_src comp="38" pin="0"/><net_sink comp="988" pin=1"/></net>

<net id="997"><net_src comp="988" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="1003"><net_src comp="993" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1004"><net_src comp="50" pin="0"/><net_sink comp="998" pin=1"/></net>

<net id="1005"><net_src comp="139" pin="7"/><net_sink comp="998" pin=2"/></net>

<net id="1009"><net_src comp="998" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1014"><net_src comp="52" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="1006" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1021"><net_src comp="54" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1022"><net_src comp="1010" pin="2"/><net_sink comp="1016" pin=1"/></net>

<net id="1023"><net_src comp="56" pin="0"/><net_sink comp="1016" pin=2"/></net>

<net id="1027"><net_src comp="1010" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1033"><net_src comp="54" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1034"><net_src comp="1010" pin="2"/><net_sink comp="1028" pin=1"/></net>

<net id="1035"><net_src comp="58" pin="0"/><net_sink comp="1028" pin=2"/></net>

<net id="1040"><net_src comp="1016" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="60" pin="0"/><net_sink comp="1036" pin=1"/></net>

<net id="1046"><net_src comp="1028" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="1036" pin="2"/><net_sink comp="1042" pin=1"/></net>

<net id="1052"><net_src comp="1016" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="1028" pin="3"/><net_sink comp="1048" pin=1"/></net>

<net id="1059"><net_src comp="1042" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1060"><net_src comp="62" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1061"><net_src comp="64" pin="0"/><net_sink comp="1054" pin=2"/></net>

<net id="1067"><net_src comp="1048" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1068"><net_src comp="1054" pin="3"/><net_sink comp="1062" pin=1"/></net>

<net id="1069"><net_src comp="1024" pin="1"/><net_sink comp="1062" pin=2"/></net>

<net id="1075"><net_src comp="981" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1076"><net_src comp="1062" pin="3"/><net_sink comp="1070" pin=1"/></net>

<net id="1077"><net_src comp="998" pin="3"/><net_sink comp="1070" pin=2"/></net>

<net id="1084"><net_src comp="1070" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1094"><net_src comp="139" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1112"><net_src comp="66" pin="0"/><net_sink comp="1107" pin=0"/></net>

<net id="1113"><net_src comp="68" pin="0"/><net_sink comp="1107" pin=2"/></net>

<net id="1117"><net_src comp="1107" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1123"><net_src comp="66" pin="0"/><net_sink comp="1118" pin=0"/></net>

<net id="1124"><net_src comp="68" pin="0"/><net_sink comp="1118" pin=2"/></net>

<net id="1128"><net_src comp="1118" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1135"><net_src comp="70" pin="0"/><net_sink comp="1129" pin=0"/></net>

<net id="1136"><net_src comp="72" pin="0"/><net_sink comp="1129" pin=2"/></net>

<net id="1137"><net_src comp="74" pin="0"/><net_sink comp="1129" pin=3"/></net>

<net id="1144"><net_src comp="70" pin="0"/><net_sink comp="1138" pin=0"/></net>

<net id="1145"><net_src comp="72" pin="0"/><net_sink comp="1138" pin=2"/></net>

<net id="1146"><net_src comp="74" pin="0"/><net_sink comp="1138" pin=3"/></net>

<net id="1153"><net_src comp="70" pin="0"/><net_sink comp="1147" pin=0"/></net>

<net id="1154"><net_src comp="72" pin="0"/><net_sink comp="1147" pin=2"/></net>

<net id="1155"><net_src comp="74" pin="0"/><net_sink comp="1147" pin=3"/></net>

<net id="1162"><net_src comp="70" pin="0"/><net_sink comp="1156" pin=0"/></net>

<net id="1163"><net_src comp="72" pin="0"/><net_sink comp="1156" pin=2"/></net>

<net id="1164"><net_src comp="74" pin="0"/><net_sink comp="1156" pin=3"/></net>

<net id="1171"><net_src comp="70" pin="0"/><net_sink comp="1165" pin=0"/></net>

<net id="1172"><net_src comp="72" pin="0"/><net_sink comp="1165" pin=2"/></net>

<net id="1173"><net_src comp="74" pin="0"/><net_sink comp="1165" pin=3"/></net>

<net id="1180"><net_src comp="70" pin="0"/><net_sink comp="1174" pin=0"/></net>

<net id="1181"><net_src comp="72" pin="0"/><net_sink comp="1174" pin=2"/></net>

<net id="1182"><net_src comp="74" pin="0"/><net_sink comp="1174" pin=3"/></net>

<net id="1189"><net_src comp="70" pin="0"/><net_sink comp="1183" pin=0"/></net>

<net id="1190"><net_src comp="72" pin="0"/><net_sink comp="1183" pin=2"/></net>

<net id="1191"><net_src comp="74" pin="0"/><net_sink comp="1183" pin=3"/></net>

<net id="1198"><net_src comp="70" pin="0"/><net_sink comp="1192" pin=0"/></net>

<net id="1199"><net_src comp="72" pin="0"/><net_sink comp="1192" pin=2"/></net>

<net id="1200"><net_src comp="74" pin="0"/><net_sink comp="1192" pin=3"/></net>

<net id="1205"><net_src comp="76" pin="0"/><net_sink comp="1201" pin=0"/></net>

<net id="1206"><net_src comp="1129" pin="4"/><net_sink comp="1201" pin=1"/></net>

<net id="1211"><net_src comp="1201" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1212"><net_src comp="1147" pin="4"/><net_sink comp="1207" pin=1"/></net>

<net id="1217"><net_src comp="1207" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1218"><net_src comp="1165" pin="4"/><net_sink comp="1213" pin=1"/></net>

<net id="1223"><net_src comp="1213" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1224"><net_src comp="1183" pin="4"/><net_sink comp="1219" pin=1"/></net>

<net id="1229"><net_src comp="1219" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="1138" pin="4"/><net_sink comp="1225" pin=1"/></net>

<net id="1235"><net_src comp="1225" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1236"><net_src comp="1156" pin="4"/><net_sink comp="1231" pin=1"/></net>

<net id="1241"><net_src comp="1231" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1242"><net_src comp="1174" pin="4"/><net_sink comp="1237" pin=1"/></net>

<net id="1247"><net_src comp="1237" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1248"><net_src comp="1192" pin="4"/><net_sink comp="1243" pin=1"/></net>

<net id="1253"><net_src comp="678" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1254"><net_src comp="681" pin="1"/><net_sink comp="1249" pin=1"/></net>

<net id="1259"><net_src comp="685" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1260"><net_src comp="681" pin="1"/><net_sink comp="1255" pin=1"/></net>

<net id="1265"><net_src comp="868" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1266"><net_src comp="871" pin="1"/><net_sink comp="1261" pin=1"/></net>

<net id="1271"><net_src comp="875" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1272"><net_src comp="871" pin="1"/><net_sink comp="1267" pin=1"/></net>

<net id="1277"><net_src comp="1078" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1278"><net_src comp="1081" pin="1"/><net_sink comp="1273" pin=1"/></net>

<net id="1283"><net_src comp="1085" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1284"><net_src comp="1081" pin="1"/><net_sink comp="1279" pin=1"/></net>

<net id="1290"><net_src comp="1088" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1291"><net_src comp="1091" pin="1"/><net_sink comp="1285" pin=1"/></net>

<net id="1292"><net_src comp="1114" pin="1"/><net_sink comp="1285" pin=2"/></net>

<net id="1293"><net_src comp="1285" pin="3"/><net_sink comp="1129" pin=1"/></net>

<net id="1299"><net_src comp="1095" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1300"><net_src comp="1091" pin="1"/><net_sink comp="1294" pin=1"/></net>

<net id="1301"><net_src comp="1125" pin="1"/><net_sink comp="1294" pin=2"/></net>

<net id="1302"><net_src comp="1294" pin="3"/><net_sink comp="1138" pin=1"/></net>

<net id="1308"><net_src comp="1098" pin="1"/><net_sink comp="1303" pin=1"/></net>

<net id="1309"><net_src comp="1249" pin="2"/><net_sink comp="1303" pin=2"/></net>

<net id="1310"><net_src comp="1303" pin="3"/><net_sink comp="1147" pin=1"/></net>

<net id="1316"><net_src comp="1098" pin="1"/><net_sink comp="1311" pin=1"/></net>

<net id="1317"><net_src comp="1255" pin="2"/><net_sink comp="1311" pin=2"/></net>

<net id="1318"><net_src comp="1311" pin="3"/><net_sink comp="1156" pin=1"/></net>

<net id="1324"><net_src comp="1101" pin="1"/><net_sink comp="1319" pin=1"/></net>

<net id="1325"><net_src comp="1261" pin="2"/><net_sink comp="1319" pin=2"/></net>

<net id="1326"><net_src comp="1319" pin="3"/><net_sink comp="1165" pin=1"/></net>

<net id="1332"><net_src comp="1101" pin="1"/><net_sink comp="1327" pin=1"/></net>

<net id="1333"><net_src comp="1267" pin="2"/><net_sink comp="1327" pin=2"/></net>

<net id="1334"><net_src comp="1327" pin="3"/><net_sink comp="1174" pin=1"/></net>

<net id="1340"><net_src comp="1104" pin="1"/><net_sink comp="1335" pin=1"/></net>

<net id="1341"><net_src comp="1273" pin="2"/><net_sink comp="1335" pin=2"/></net>

<net id="1342"><net_src comp="1335" pin="3"/><net_sink comp="1183" pin=1"/></net>

<net id="1348"><net_src comp="1104" pin="1"/><net_sink comp="1343" pin=1"/></net>

<net id="1349"><net_src comp="1279" pin="2"/><net_sink comp="1343" pin=2"/></net>

<net id="1350"><net_src comp="1343" pin="3"/><net_sink comp="1192" pin=1"/></net>

<net id="1354"><net_src comp="78" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="1356"><net_src comp="1351" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1357"><net_src comp="1351" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1358"><net_src comp="1351" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="1362"><net_src comp="84" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1367"><net_src comp="90" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1372"><net_src comp="96" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="1377"><net_src comp="102" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1379"><net_src comp="1374" pin="1"/><net_sink comp="1118" pin=1"/></net>

<net id="1383"><net_src comp="108" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1388"><net_src comp="114" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1393"><net_src comp="120" pin="2"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1398"><net_src comp="126" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1400"><net_src comp="1395" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1404"><net_src comp="218" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="1406"><net_src comp="1401" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="1410"><net_src comp="224" pin="3"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1415"><net_src comp="132" pin="3"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="139" pin=16"/></net>

<net id="1420"><net_src comp="169" pin="3"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="139" pin=13"/></net>

<net id="1425"><net_src comp="292" pin="2"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="1427"><net_src comp="1422" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1431"><net_src comp="306" pin="2"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1436"><net_src comp="312" pin="2"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="1441"><net_src comp="177" pin="3"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="139" pin=10"/></net>

<net id="1446"><net_src comp="357" pin="2"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="1451"><net_src comp="185" pin="3"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="139" pin=8"/></net>

<net id="1456"><net_src comp="392" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="1458"><net_src comp="1453" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1459"><net_src comp="1453" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1463"><net_src comp="398" pin="2"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="1465"><net_src comp="1460" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1469"><net_src comp="193" pin="3"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="139" pin=5"/></net>

<net id="1474"><net_src comp="443" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1479"><net_src comp="201" pin="3"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="1484"><net_src comp="209" pin="3"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="1489"><net_src comp="567" pin="3"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1494"><net_src comp="678" pin="1"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1496"><net_src comp="1491" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1500"><net_src comp="681" pin="1"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="1249" pin=1"/></net>

<net id="1502"><net_src comp="1497" pin="1"/><net_sink comp="1255" pin=1"/></net>

<net id="1506"><net_src comp="685" pin="1"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1508"><net_src comp="1503" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1512"><net_src comp="764" pin="3"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1517"><net_src comp="868" pin="1"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1519"><net_src comp="1514" pin="1"/><net_sink comp="1327" pin=0"/></net>

<net id="1523"><net_src comp="871" pin="1"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="1261" pin=1"/></net>

<net id="1525"><net_src comp="1520" pin="1"/><net_sink comp="1267" pin=1"/></net>

<net id="1529"><net_src comp="875" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1531"><net_src comp="1526" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1535"><net_src comp="973" pin="3"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1540"><net_src comp="1078" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1542"><net_src comp="1537" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1546"><net_src comp="1081" pin="1"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="1273" pin=1"/></net>

<net id="1548"><net_src comp="1543" pin="1"/><net_sink comp="1279" pin=1"/></net>

<net id="1552"><net_src comp="1085" pin="1"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1554"><net_src comp="1549" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1558"><net_src comp="1088" pin="1"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1563"><net_src comp="1091" pin="1"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="1285" pin=1"/></net>

<net id="1565"><net_src comp="1560" pin="1"/><net_sink comp="1294" pin=1"/></net>

<net id="1569"><net_src comp="1095" pin="1"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1574"><net_src comp="1098" pin="1"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="1303" pin=1"/></net>

<net id="1576"><net_src comp="1571" pin="1"/><net_sink comp="1311" pin=1"/></net>

<net id="1580"><net_src comp="1101" pin="1"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="1319" pin=1"/></net>

<net id="1582"><net_src comp="1577" pin="1"/><net_sink comp="1327" pin=1"/></net>

<net id="1586"><net_src comp="1104" pin="1"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="1335" pin=1"/></net>

<net id="1588"><net_src comp="1583" pin="1"/><net_sink comp="1343" pin=1"/></net>

<net id="1592"><net_src comp="1114" pin="1"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1597"><net_src comp="1125" pin="1"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="1294" pin=1"/></net>

<net id="1602"><net_src comp="1249" pin="2"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1607"><net_src comp="1255" pin="2"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1612"><net_src comp="1261" pin="2"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1617"><net_src comp="1267" pin="2"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="1327" pin=0"/></net>

<net id="1622"><net_src comp="1273" pin="2"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1627"><net_src comp="1279" pin="2"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="1343" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > > : p_read | {1 }
	Port: twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > > : p_read1 | {1 }
	Port: twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > > : p_read2 | {1 }
	Port: twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > > : p_read3 | {1 }
	Port: twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > > : p_read4 | {1 }
	Port: twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > > : p_read5 | {1 }
	Port: twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > > : p_read6 | {1 }
	Port: twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > > : p_read7 | {1 }
	Port: twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > > : p_twiddleTable_M_imag_0_0_0 | {1 2 3 }
	Port: twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > > : p_k | {1 }
  - Chain level:
	State 1
		lut_index_imag_V_9 : 1
		lut_index_imag_V_10 : 2
		zext_ln573 : 3
		p_twiddleTable_M_imag_0_0_0_addr_7 : 4
		lut_out_imag_V : 5
		index_invert_control_real_V : 1
		lut_index_real_V : 1
		lut_index_real_V_9 : 2
		lut_index_real_V_10 : 3
		zext_ln573_6 : 4
		p_twiddleTable_M_imag_0_0_0_addr_8 : 5
		lut_out_real_V : 6
		lut_index_imag_V_11 : 1
		lut_index_imag_V_12 : 2
		lut_index_imag_V_13 : 3
		zext_ln573_7 : 4
		p_twiddleTable_M_imag_0_0_0_addr_9 : 5
		lut_out_imag_V_6 : 6
		index_invert_control_real_V_3 : 1
		lut_index_real_V_11 : 1
		lut_index_real_V_12 : 2
		lut_index_real_V_13 : 3
		zext_ln573_8 : 4
		p_twiddleTable_M_imag_0_0_0_addr_10 : 5
		lut_out_real_V_3 : 6
		index_cos_V_4 : 1
		index_invert_control_imag : 1
		lut_index_imag_V_14 : 1
		lut_index_imag_V_15 : 2
		lut_index_imag_V_16 : 3
		zext_ln573_9 : 4
		p_twiddleTable_M_imag_0_0_0_addr_11 : 5
		lut_out_imag_V_7 : 6
		index_invert_control_real_V_4 : 2
		lut_index_real_V_14 : 2
		lut_index_real_V_15 : 3
		lut_index_real_V_16 : 4
		zext_ln573_10 : 5
		p_twiddleTable_M_imag_0_0_0_addr_12 : 6
		lut_out_real_V_4 : 7
	State 2
		lut_out_imag_V_8 : 1
		output_saturation_control_imag : 1
		temp_out_sin_V : 1
		sext_ln712_9 : 2
		r : 3
		p_Result_s : 4
		p_Val2_17 : 4
		p_Result_42 : 4
		xor_ln794 : 5
		overflow : 5
		xor_ln340 : 5
		select_ln384 : 5
		select_ln340 : 6
		imagSinVal : 7
		output_saturation_control_real_V : 1
		temp_out_cos_V : 1
		sext_ln712_10 : 2
		r_V_18 : 3
		p_Result_43 : 4
		p_Val2_20 : 4
		p_Result_44 : 4
		xor_ln794_6 : 5
		overflow_6 : 5
		xor_ln340_6 : 5
		select_ln384_6 : 5
		select_ln340_6 : 6
		realCosVal : 7
		sext_ln1171_18 : 8
		mul_ln712_7 : 9
		mul_ln1245 : 9
		temp_out_sin_V_5 : 1
		sext_ln712_11 : 2
		r_14 : 3
		p_Result_45 : 4
		p_Val2_23 : 4
		p_Result_46 : 4
		xor_ln794_7 : 5
		overflow_7 : 5
		xor_ln340_7 : 5
		select_ln384_7 : 5
		select_ln340_7 : 6
		imagSinVal_3 : 7
		output_saturation_control_real_V_3 : 1
		temp_out_cos_V_3 : 1
		sext_ln712_12 : 2
		r_V_19 : 3
		p_Result_47 : 4
		p_Val2_26 : 4
		p_Result_48 : 4
		xor_ln794_8 : 5
		overflow_8 : 5
		xor_ln340_8 : 5
		select_ln384_8 : 5
		select_ln340_8 : 6
		realCosVal_3 : 7
		sext_ln1171_22 : 8
		mul_ln712_9 : 9
		mul_ln1245_3 : 9
		output_saturation_control_imag_4 : 1
		temp_out_sin_V_6 : 1
		sext_ln712_13 : 2
		r_15 : 3
		p_Result_49 : 4
		p_Val2_29 : 4
		p_Result_50 : 4
		xor_ln794_9 : 5
		overflow_9 : 5
		xor_ln340_9 : 5
		select_ln384_9 : 5
		select_ln340_9 : 6
		imagSinVal_4 : 7
		output_saturation_control_real_V_4 : 1
		temp_out_cos_V_4 : 1
		sext_ln712_14 : 2
		r_V_20 : 3
		p_Result_51 : 4
		p_Val2_32 : 4
		p_Result_52 : 4
		xor_ln794_10 : 5
		overflow_10 : 5
		xor_ln340_10 : 5
		select_ln384_10 : 5
		select_ln340_10 : 6
		realCosVal_4 : 7
		sext_ln1171_26 : 8
		mul_ln712_11 : 9
		mul_ln1245_4 : 9
	State 3
		sext_ln1171_15 : 1
		mul_ln1246 : 2
		mul_ln712 : 2
		mul_ln1246_4 : 1
		mul_ln712_8 : 1
		mul_ln1246_5 : 1
		mul_ln712_10 : 1
		mul_ln1246_6 : 1
		mul_ln712_12 : 1
	State 4
	State 5
		sext_ln712 : 1
		ret_V : 2
		sext_ln712_8 : 1
		ret_V_55 : 2
		ret_V_56 : 1
		ret_V_57 : 1
		ret_V_58 : 1
		ret_V_59 : 1
		ret_V_60 : 1
		ret_V_61 : 1
	State 6
		p_val_V : 1
		p_val_V_8 : 1
		p_val_V_9 : 1
		p_val_V_10 : 1
		p_val_V_11 : 1
		p_val_V_12 : 1
		p_val_V_13 : 1
		p_val_V_14 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		mrv_4 : 6
		mrv_5 : 7
		mrv_6 : 8
		mrv_7 : 9
		ret_ln122 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit              |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|
|          |         lut_index_imag_V_10_fu_242        |    0    |    0    |    2    |
|          |         lut_index_real_V_10_fu_273        |    0    |    0    |    2    |
|          |         lut_index_imag_V_13_fu_336        |    0    |    0    |    2    |
|          |         lut_index_real_V_13_fu_373        |    0    |    0    |    2    |
|          |         lut_index_imag_V_16_fu_422        |    0    |    0    |    2    |
|          |         lut_index_real_V_16_fu_459        |    0    |    0    |    2    |
|          |           temp_out_sin_V_fu_495           |    0    |    0    |    18   |
|          |            select_ln384_fu_551            |    0    |    0    |    18   |
|          |            select_ln340_fu_559            |    0    |    0    |    18   |
|          |             imagSinVal_fu_567             |    0    |    0    |    18   |
|          |           temp_out_cos_V_fu_598           |    0    |    0    |    18   |
|          |           select_ln384_6_fu_654           |    0    |    0    |    18   |
|          |           select_ln340_6_fu_662           |    0    |    0    |    18   |
|          |             realCosVal_fu_670             |    0    |    0    |    18   |
|  select  |          temp_out_sin_V_5_fu_692          |    0    |    0    |    18   |
|          |           select_ln384_7_fu_748           |    0    |    0    |    18   |
|          |           select_ln340_7_fu_756           |    0    |    0    |    18   |
|          |            imagSinVal_3_fu_764            |    0    |    0    |    18   |
|          |          temp_out_cos_V_3_fu_788          |    0    |    0    |    18   |
|          |           select_ln384_8_fu_844           |    0    |    0    |    18   |
|          |           select_ln340_8_fu_852           |    0    |    0    |    18   |
|          |            realCosVal_3_fu_860            |    0    |    0    |    18   |
|          |          temp_out_sin_V_6_fu_901          |    0    |    0    |    18   |
|          |           select_ln384_9_fu_957           |    0    |    0    |    18   |
|          |           select_ln340_9_fu_965           |    0    |    0    |    18   |
|          |            imagSinVal_4_fu_973            |    0    |    0    |    18   |
|          |          temp_out_cos_V_4_fu_998          |    0    |    0    |    18   |
|          |          select_ln384_10_fu_1054          |    0    |    0    |    18   |
|          |          select_ln340_10_fu_1062          |    0    |    0    |    18   |
|          |            realCosVal_4_fu_1070           |    0    |    0    |    18   |
|----------|-------------------------------------------|---------|---------|---------|
|          |         lut_index_imag_V_9_fu_236         |    0    |    0    |    9    |
|          |         lut_index_real_V_9_fu_267         |    0    |    0    |    9    |
|          |         lut_index_imag_V_12_fu_330        |    0    |    0    |    9    |
|          |         lut_index_real_V_12_fu_367        |    0    |    0    |    9    |
|          |              index_V_2_fu_392             |    0    |    0    |    12   |
|          |         lut_index_imag_V_15_fu_416        |    0    |    0    |    9    |
|    sub   |         lut_index_real_V_15_fu_453        |    0    |    0    |    9    |
|          |                  r_fu_507                 |    0    |    0    |    25   |
|          |               r_V_18_fu_610               |    0    |    0    |    25   |
|          |                r_14_fu_704                |    0    |    0    |    25   |
|          |               r_V_19_fu_800               |    0    |    0    |    25   |
|          |                r_15_fu_913                |    0    |    0    |    25   |
|          |               r_V_20_fu_1010              |    0    |    0    |    25   |
|----------|-------------------------------------------|---------|---------|---------|
|          |           icmp_ln1049_15_fu_306           |    0    |    0    |    9    |
|          |           icmp_ln1049_16_fu_312           |    0    |    0    |    9    |
|          |           icmp_ln1049_18_fu_357           |    0    |    0    |    9    |
|          |           icmp_ln1049_22_fu_443           |    0    |    0    |    9    |
|          |             icmp_ln1049_fu_479            |    0    |    0    |    9    |
|   icmp   |           icmp_ln1049_12_fu_484           |    0    |    0    |    9    |
|          |           icmp_ln1049_13_fu_582           |    0    |    0    |    9    |
|          |           icmp_ln1049_14_fu_587           |    0    |    0    |    9    |
|          |           icmp_ln1049_17_fu_778           |    0    |    0    |    9    |
|          |           icmp_ln1049_19_fu_885           |    0    |    0    |    9    |
|          |           icmp_ln1049_20_fu_890           |    0    |    0    |    9    |
|          |           icmp_ln1049_21_fu_988           |    0    |    0    |    9    |
|----------|-------------------------------------------|---------|---------|---------|
|          |             index_cos_V_fu_218            |    0    |    0    |    12   |
|    add   |            index_cos_V_3_fu_292           |    0    |    0    |    12   |
|          |            index_cos_V_4_fu_398           |    0    |    0    |    12   |
|----------|-------------------------------------------|---------|---------|---------|
|          |              xor_ln794_fu_533             |    0    |    0    |    2    |
|          |              xor_ln340_fu_545             |    0    |    0    |    2    |
|          |             xor_ln794_6_fu_636            |    0    |    0    |    2    |
|          |             xor_ln340_6_fu_648            |    0    |    0    |    2    |
|          |             xor_ln794_7_fu_730            |    0    |    0    |    2    |
|    xor   |             xor_ln340_7_fu_742            |    0    |    0    |    2    |
|          |             xor_ln794_8_fu_826            |    0    |    0    |    2    |
|          |             xor_ln340_8_fu_838            |    0    |    0    |    2    |
|          |             xor_ln794_9_fu_939            |    0    |    0    |    2    |
|          |             xor_ln340_9_fu_951            |    0    |    0    |    2    |
|          |            xor_ln794_10_fu_1036           |    0    |    0    |    2    |
|          |            xor_ln340_10_fu_1048           |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|
|          |   output_saturation_control_imag_fu_489   |    0    |    0    |    2    |
|          |  output_saturation_control_real_V_fu_592  |    0    |    0    |    2    |
|    or    |  output_saturation_control_imag_3_fu_688  |    0    |    0    |    2    |
|          | output_saturation_control_real_V_3_fu_783 |    0    |    0    |    2    |
|          |  output_saturation_control_imag_4_fu_895  |    0    |    0    |    2    |
|          | output_saturation_control_real_V_4_fu_993 |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|
|          |              overflow_fu_539              |    0    |    0    |    2    |
|          |             overflow_6_fu_642             |    0    |    0    |    2    |
|    and   |             overflow_7_fu_736             |    0    |    0    |    2    |
|          |             overflow_8_fu_832             |    0    |    0    |    2    |
|          |             overflow_9_fu_945             |    0    |    0    |    2    |
|          |            overflow_10_fu_1042            |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|
|          |                grp_fu_1249                |    1    |    0    |    0    |
|          |                grp_fu_1255                |    1    |    0    |    0    |
|    mul   |                grp_fu_1261                |    1    |    0    |    0    |
|          |                grp_fu_1267                |    1    |    0    |    0    |
|          |                grp_fu_1273                |    1    |    0    |    0    |
|          |                grp_fu_1279                |    1    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |                grp_fu_1285                |    1    |    0    |    0    |
|  mulsub  |                grp_fu_1303                |    1    |    0    |    0    |
|          |                grp_fu_1319                |    1    |    0    |    0    |
|          |                grp_fu_1335                |    1    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |                grp_fu_1294                |    1    |    0    |    0    |
|  muladd  |                grp_fu_1311                |    1    |    0    |    0    |
|          |                grp_fu_1327                |    1    |    0    |    0    |
|          |                grp_fu_1343                |    1    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |            p_k_read_read_fu_78            |    0    |    0    |    0    |
|          |            p_read_10_read_fu_84           |    0    |    0    |    0    |
|          |            p_read_11_read_fu_90           |    0    |    0    |    0    |
|          |            p_read_12_read_fu_96           |    0    |    0    |    0    |
|   read   |           p_read_13_read_fu_102           |    0    |    0    |    0    |
|          |           p_read_14_read_fu_108           |    0    |    0    |    0    |
|          |           p_read_15_read_fu_114           |    0    |    0    |    0    |
|          |           p_read_16_read_fu_120           |    0    |    0    |    0    |
|          |            p_read39_read_fu_126           |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |     index_invert_control_imag_4_fu_224    |    0    |    0    |    0    |
|          |     index_invert_control_real_V_fu_255    |    0    |    0    |    0    |
|          |     index_invert_control_imag_3_fu_298    |    0    |    0    |    0    |
|          |    index_invert_control_real_V_3_fu_349   |    0    |    0    |    0    |
|          |      index_invert_control_imag_fu_404     |    0    |    0    |    0    |
|          |    index_invert_control_real_V_4_fu_435   |    0    |    0    |    0    |
|          |     output_negate_control_imag_fu_472     |    0    |    0    |    0    |
|          |             p_Result_s_fu_513             |    0    |    0    |    0    |
|          |             p_Result_42_fu_525            |    0    |    0    |    0    |
|          |    output_negate_control_real_V_fu_575    |    0    |    0    |    0    |
|          |             p_Result_43_fu_616            |    0    |    0    |    0    |
| bitselect|             p_Result_44_fu_628            |    0    |    0    |    0    |
|          |             p_Result_45_fu_710            |    0    |    0    |    0    |
|          |             p_Result_46_fu_722            |    0    |    0    |    0    |
|          |   output_negate_control_real_V_3_fu_771   |    0    |    0    |    0    |
|          |             p_Result_47_fu_806            |    0    |    0    |    0    |
|          |             p_Result_48_fu_818            |    0    |    0    |    0    |
|          |    output_negate_control_imag_4_fu_878    |    0    |    0    |    0    |
|          |             p_Result_49_fu_919            |    0    |    0    |    0    |
|          |             p_Result_50_fu_931            |    0    |    0    |    0    |
|          |   output_negate_control_real_V_4_fu_981   |    0    |    0    |    0    |
|          |            p_Result_51_fu_1016            |    0    |    0    |    0    |
|          |            p_Result_52_fu_1028            |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |          lut_index_imag_V_fu_232          |    0    |    0    |    0    |
|          |          lut_index_real_V_fu_263          |    0    |    0    |    0    |
|          |             trunc_ln674_fu_318            |    0    |    0    |    0    |
|          |         lut_index_real_V_11_fu_363        |    0    |    0    |    0    |
|          |         lut_index_imag_V_14_fu_412        |    0    |    0    |    0    |
|   trunc  |         lut_index_real_V_14_fu_449        |    0    |    0    |    0    |
|          |              p_Val2_17_fu_521             |    0    |    0    |    0    |
|          |              p_Val2_20_fu_624             |    0    |    0    |    0    |
|          |              p_Val2_23_fu_718             |    0    |    0    |    0    |
|          |              p_Val2_26_fu_814             |    0    |    0    |    0    |
|          |              p_Val2_29_fu_927             |    0    |    0    |    0    |
|          |             p_Val2_32_fu_1024             |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |             zext_ln573_fu_250             |    0    |    0    |    0    |
|          |            zext_ln573_6_fu_281            |    0    |    0    |    0    |
|   zext   |            zext_ln573_7_fu_344            |    0    |    0    |    0    |
|          |            zext_ln573_8_fu_381            |    0    |    0    |    0    |
|          |            zext_ln573_9_fu_430            |    0    |    0    |    0    |
|          |            zext_ln573_10_fu_467           |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|    shl   |               index_V_fu_286              |    0    |    0    |    0    |
|          |              shl_ln315_fu_386             |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |         lut_index_imag_V_11_fu_322        |    0    |    0    |    0    |
|bitconcatenate|                r_V_fu_1107                |    0    |    0    |    0    |
|          |               r_V_11_fu_1118              |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |            sext_ln712_9_fu_503            |    0    |    0    |    0    |
|          |            sext_ln712_10_fu_606           |    0    |    0    |    0    |
|          |           sext_ln1171_17_fu_678           |    0    |    0    |    0    |
|          |           sext_ln1171_18_fu_681           |    0    |    0    |    0    |
|          |           sext_ln1171_19_fu_685           |    0    |    0    |    0    |
|          |            sext_ln712_11_fu_700           |    0    |    0    |    0    |
|          |            sext_ln712_12_fu_796           |    0    |    0    |    0    |
|          |           sext_ln1171_21_fu_868           |    0    |    0    |    0    |
|          |           sext_ln1171_22_fu_871           |    0    |    0    |    0    |
|          |           sext_ln1171_23_fu_875           |    0    |    0    |    0    |
|          |            sext_ln712_13_fu_909           |    0    |    0    |    0    |
|   sext   |           sext_ln712_14_fu_1006           |    0    |    0    |    0    |
|          |           sext_ln1171_25_fu_1078          |    0    |    0    |    0    |
|          |           sext_ln1171_26_fu_1081          |    0    |    0    |    0    |
|          |           sext_ln1171_27_fu_1085          |    0    |    0    |    0    |
|          |            sext_ln1171_fu_1088            |    0    |    0    |    0    |
|          |           sext_ln1171_15_fu_1091          |    0    |    0    |    0    |
|          |           sext_ln1171_16_fu_1095          |    0    |    0    |    0    |
|          |           sext_ln1171_20_fu_1098          |    0    |    0    |    0    |
|          |           sext_ln1171_24_fu_1101          |    0    |    0    |    0    |
|          |           sext_ln1171_28_fu_1104          |    0    |    0    |    0    |
|          |             sext_ln712_fu_1114            |    0    |    0    |    0    |
|          |            sext_ln712_8_fu_1125           |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |              p_val_V_fu_1129              |    0    |    0    |    0    |
|          |             p_val_V_8_fu_1138             |    0    |    0    |    0    |
|          |             p_val_V_9_fu_1147             |    0    |    0    |    0    |
|partselect|             p_val_V_10_fu_1156            |    0    |    0    |    0    |
|          |             p_val_V_11_fu_1165            |    0    |    0    |    0    |
|          |             p_val_V_12_fu_1174            |    0    |    0    |    0    |
|          |             p_val_V_13_fu_1183            |    0    |    0    |    0    |
|          |             p_val_V_14_fu_1192            |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |                mrv_fu_1201                |    0    |    0    |    0    |
|          |               mrv_1_fu_1207               |    0    |    0    |    0    |
|          |               mrv_2_fu_1213               |    0    |    0    |    0    |
|insertvalue|               mrv_3_fu_1219               |    0    |    0    |    0    |
|          |               mrv_4_fu_1225               |    0    |    0    |    0    |
|          |               mrv_5_fu_1231               |    0    |    0    |    0    |
|          |               mrv_6_fu_1237               |    0    |    0    |    0    |
|          |               mrv_7_fu_1243               |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   Total  |                                           |    14   |    0    |   852   |
|----------|-------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------+--------+
|                                            |   FF   |
+--------------------------------------------+--------+
|           icmp_ln1049_15_reg_1428          |    1   |
|           icmp_ln1049_16_reg_1433          |    1   |
|           icmp_ln1049_18_reg_1443          |    1   |
|           icmp_ln1049_22_reg_1471          |    1   |
|            imagSinVal_3_reg_1509           |   18   |
|            imagSinVal_4_reg_1532           |   18   |
|             imagSinVal_reg_1486            |   18   |
|             index_V_2_reg_1453             |    4   |
|           index_cos_V_3_reg_1422           |    4   |
|           index_cos_V_4_reg_1460           |    4   |
|            index_cos_V_reg_1401            |    4   |
|    index_invert_control_imag_4_reg_1407    |    1   |
|            mul_ln1245_3_reg_1614           |   41   |
|            mul_ln1245_4_reg_1624           |   41   |
|             mul_ln1245_reg_1604            |   41   |
|            mul_ln712_11_reg_1619           |   41   |
|            mul_ln712_7_reg_1599            |   41   |
|            mul_ln712_9_reg_1609            |   41   |
|              p_k_read_reg_1351             |    4   |
|              p_read39_reg_1395             |   24   |
|             p_read_10_reg_1359             |   24   |
|             p_read_11_reg_1364             |   24   |
|             p_read_12_reg_1369             |   24   |
|             p_read_13_reg_1374             |   24   |
|             p_read_14_reg_1380             |   24   |
|             p_read_15_reg_1385             |   24   |
|             p_read_16_reg_1390             |   24   |
|p_twiddleTable_M_imag_0_0_0_addr_10_reg_1448|    4   |
|p_twiddleTable_M_imag_0_0_0_addr_11_reg_1466|    4   |
|p_twiddleTable_M_imag_0_0_0_addr_12_reg_1476|    4   |
| p_twiddleTable_M_imag_0_0_0_addr_7_reg_1412|    4   |
| p_twiddleTable_M_imag_0_0_0_addr_8_reg_1417|    4   |
| p_twiddleTable_M_imag_0_0_0_addr_9_reg_1438|    4   |
|  p_twiddleTable_M_imag_0_0_0_addr_reg_1481 |    4   |
|           sext_ln1171_15_reg_1560          |   41   |
|           sext_ln1171_16_reg_1566          |   41   |
|           sext_ln1171_17_reg_1491          |   41   |
|           sext_ln1171_18_reg_1497          |   41   |
|           sext_ln1171_19_reg_1503          |   41   |
|           sext_ln1171_20_reg_1571          |   41   |
|           sext_ln1171_21_reg_1514          |   41   |
|           sext_ln1171_22_reg_1520          |   41   |
|           sext_ln1171_23_reg_1526          |   41   |
|           sext_ln1171_24_reg_1577          |   41   |
|           sext_ln1171_25_reg_1537          |   41   |
|           sext_ln1171_26_reg_1543          |   41   |
|           sext_ln1171_27_reg_1549          |   41   |
|           sext_ln1171_28_reg_1583          |   41   |
|            sext_ln1171_reg_1555            |   41   |
|            sext_ln712_8_reg_1594           |   41   |
|             sext_ln712_reg_1589            |   41   |
+--------------------------------------------+--------+
|                    Total                   |  1242  |
+--------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_139 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_139 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_139 |  p5  |   2  |  18  |   36   ||    9    |
| grp_access_fu_139 |  p8  |   2  |   4  |    8   ||    9    |
| grp_access_fu_139 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_139 |  p13 |   2  |  18  |   36   ||    9    |
| grp_access_fu_139 |  p16 |   2  |   4  |    8   ||    9    |
|    grp_fu_1249    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1249    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1255    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1255    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1261    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1261    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1267    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1267    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1273    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1273    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1279    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1279    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1285    |  p0  |   3  |  24  |   72   ||    14   |
|    grp_fu_1285    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1294    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1294    |  p1  |   3  |  18  |   54   ||    14   |
|    grp_fu_1303    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1303    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1311    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1311    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1319    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1319    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1327    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1327    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1335    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1335    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1343    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1343    |  p1  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1314  || 13.6107 ||   325   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |    0   |   852  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   325  |
|  Register |    -   |    -   |  1242  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |   13   |  1242  |  1177  |
+-----------+--------+--------+--------+--------+
