
G4_STEPPER_SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000216c  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08002344  08002344  00012344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002354  08002354  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002354  08002354  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002354  08002354  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002354  08002354  00012354  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002358  08002358  00012358  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800235c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  2000000c  08002368  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000090  08002368  00020090  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007337  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001803  00000000  00000000  000273b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007d8  00000000  00000000  00028bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005cc  00000000  00000000  00029398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023ff3  00000000  00000000  00029964  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000957f  00000000  00000000  0004d957  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e1d6b  00000000  00000000  00056ed6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001dac  00000000  00000000  00138c44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0013a9f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800232c 	.word	0x0800232c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	0800232c 	.word	0x0800232c

08000218 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b08a      	sub	sp, #40	; 0x28
 800021c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800021e:	f107 0314 	add.w	r3, r7, #20
 8000222:	2200      	movs	r2, #0
 8000224:	601a      	str	r2, [r3, #0]
 8000226:	605a      	str	r2, [r3, #4]
 8000228:	609a      	str	r2, [r3, #8]
 800022a:	60da      	str	r2, [r3, #12]
 800022c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800022e:	4b38      	ldr	r3, [pc, #224]	; (8000310 <MX_GPIO_Init+0xf8>)
 8000230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000232:	4a37      	ldr	r2, [pc, #220]	; (8000310 <MX_GPIO_Init+0xf8>)
 8000234:	f043 0320 	orr.w	r3, r3, #32
 8000238:	64d3      	str	r3, [r2, #76]	; 0x4c
 800023a:	4b35      	ldr	r3, [pc, #212]	; (8000310 <MX_GPIO_Init+0xf8>)
 800023c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800023e:	f003 0320 	and.w	r3, r3, #32
 8000242:	613b      	str	r3, [r7, #16]
 8000244:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000246:	4b32      	ldr	r3, [pc, #200]	; (8000310 <MX_GPIO_Init+0xf8>)
 8000248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800024a:	4a31      	ldr	r2, [pc, #196]	; (8000310 <MX_GPIO_Init+0xf8>)
 800024c:	f043 0301 	orr.w	r3, r3, #1
 8000250:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000252:	4b2f      	ldr	r3, [pc, #188]	; (8000310 <MX_GPIO_Init+0xf8>)
 8000254:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000256:	f003 0301 	and.w	r3, r3, #1
 800025a:	60fb      	str	r3, [r7, #12]
 800025c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800025e:	4b2c      	ldr	r3, [pc, #176]	; (8000310 <MX_GPIO_Init+0xf8>)
 8000260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000262:	4a2b      	ldr	r2, [pc, #172]	; (8000310 <MX_GPIO_Init+0xf8>)
 8000264:	f043 0304 	orr.w	r3, r3, #4
 8000268:	64d3      	str	r3, [r2, #76]	; 0x4c
 800026a:	4b29      	ldr	r3, [pc, #164]	; (8000310 <MX_GPIO_Init+0xf8>)
 800026c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800026e:	f003 0304 	and.w	r3, r3, #4
 8000272:	60bb      	str	r3, [r7, #8]
 8000274:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000276:	4b26      	ldr	r3, [pc, #152]	; (8000310 <MX_GPIO_Init+0xf8>)
 8000278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800027a:	4a25      	ldr	r2, [pc, #148]	; (8000310 <MX_GPIO_Init+0xf8>)
 800027c:	f043 0308 	orr.w	r3, r3, #8
 8000280:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000282:	4b23      	ldr	r3, [pc, #140]	; (8000310 <MX_GPIO_Init+0xf8>)
 8000284:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000286:	f003 0308 	and.w	r3, r3, #8
 800028a:	607b      	str	r3, [r7, #4]
 800028c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_8|DIR_Pin|SPI_MODE_Pin
 800028e:	2200      	movs	r2, #0
 8000290:	f641 3110 	movw	r1, #6928	; 0x1b10
 8000294:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000298:	f000 fe18 	bl	8000ecc <HAL_GPIO_WritePin>
                          |SD_MODE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DRV_EN_GPIO_Port, DRV_EN_Pin, GPIO_PIN_RESET);
 800029c:	2200      	movs	r2, #0
 800029e:	2120      	movs	r1, #32
 80002a0:	481c      	ldr	r0, [pc, #112]	; (8000314 <MX_GPIO_Init+0xfc>)
 80002a2:	f000 fe13 	bl	8000ecc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 80002a6:	2200      	movs	r2, #0
 80002a8:	2104      	movs	r1, #4
 80002aa:	481b      	ldr	r0, [pc, #108]	; (8000318 <MX_GPIO_Init+0x100>)
 80002ac:	f000 fe0e 	bl	8000ecc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA8 PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_8|DIR_Pin|SPI_MODE_Pin
 80002b0:	f641 3310 	movw	r3, #6928	; 0x1b10
 80002b4:	617b      	str	r3, [r7, #20]
                          |SD_MODE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002b6:	2301      	movs	r3, #1
 80002b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002ba:	2300      	movs	r3, #0
 80002bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002be:	2300      	movs	r3, #0
 80002c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002c2:	f107 0314 	add.w	r3, r7, #20
 80002c6:	4619      	mov	r1, r3
 80002c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002cc:	f000 fc7c 	bl	8000bc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DRV_EN_Pin;
 80002d0:	2320      	movs	r3, #32
 80002d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002d4:	2301      	movs	r3, #1
 80002d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002d8:	2300      	movs	r3, #0
 80002da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002dc:	2300      	movs	r3, #0
 80002de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DRV_EN_GPIO_Port, &GPIO_InitStruct);
 80002e0:	f107 0314 	add.w	r3, r7, #20
 80002e4:	4619      	mov	r1, r3
 80002e6:	480b      	ldr	r0, [pc, #44]	; (8000314 <MX_GPIO_Init+0xfc>)
 80002e8:	f000 fc6e 	bl	8000bc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80002ec:	2304      	movs	r3, #4
 80002ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002f0:	2301      	movs	r3, #1
 80002f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002f4:	2300      	movs	r3, #0
 80002f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002f8:	2300      	movs	r3, #0
 80002fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80002fc:	f107 0314 	add.w	r3, r7, #20
 8000300:	4619      	mov	r1, r3
 8000302:	4805      	ldr	r0, [pc, #20]	; (8000318 <MX_GPIO_Init+0x100>)
 8000304:	f000 fc60 	bl	8000bc8 <HAL_GPIO_Init>

}
 8000308:	bf00      	nop
 800030a:	3728      	adds	r7, #40	; 0x28
 800030c:	46bd      	mov	sp, r7
 800030e:	bd80      	pop	{r7, pc}
 8000310:	40021000 	.word	0x40021000
 8000314:	48000800 	.word	0x48000800
 8000318:	48000c00 	.word	0x48000c00

0800031c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	b084      	sub	sp, #16
 8000320:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000322:	f000 fada 	bl	80008da <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000326:	f000 f949 	bl	80005bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800032a:	f7ff ff75 	bl	8000218 <MX_GPIO_Init>
  MX_SPI1_Init();
 800032e:	f000 f993 	bl	8000658 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  //Config via pins see p.116 of TMC5160 datasheet


  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET); //DRV SLEEP 0 for power on, 1 for power off
 8000332:	2200      	movs	r2, #0
 8000334:	2120      	movs	r1, #32
 8000336:	489f      	ldr	r0, [pc, #636]	; (80005b4 <main+0x298>)
 8000338:	f000 fdc8 	bl	8000ecc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET); //SPI_MODE ON
 800033c:	2201      	movs	r2, #1
 800033e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000342:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000346:	f000 fdc1 	bl	8000ecc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET); //SD_MODE OFF INTERNAL RAMP GENERATOR ON
 800034a:	2200      	movs	r2, #0
 800034c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000350:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000354:	f000 fdba 	bl	8000ecc <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); //CS HIGH
 8000358:	2201      	movs	r2, #1
 800035a:	2110      	movs	r1, #16
 800035c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000360:	f000 fdb4 	bl	8000ecc <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET); //DIR
 8000364:	2201      	movs	r2, #1
 8000366:	f44f 7100 	mov.w	r1, #512	; 0x200
 800036a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800036e:	f000 fdad 	bl	8000ecc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET); //STEP
 8000372:	2201      	movs	r2, #1
 8000374:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000378:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800037c:	f000 fda6 	bl	8000ecc <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8000380:	2064      	movs	r0, #100	; 0x64
 8000382:	f000 fb1b 	bl	80009bc <HAL_Delay>
  SPI send: 0x93000001F4; // TPWM_THRS=500 yields a switching velocity about 35000 = ca. 30RPM
*/



  uint8_t RData[5] = {0};
 8000386:	2300      	movs	r3, #0
 8000388:	60bb      	str	r3, [r7, #8]
 800038a:	2300      	movs	r3, #0
 800038c:	733b      	strb	r3, [r7, #12]
  uint8_t WData[5] = {0};
 800038e:	2300      	movs	r3, #0
 8000390:	603b      	str	r3, [r7, #0]
 8000392:	2300      	movs	r3, #0
 8000394:	713b      	strb	r3, [r7, #4]


  WData[0] = 0xEC; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0xC3; // CHOPCONF: TOFF=3, HSTRT=4, HEND=1, TBL=2, CHM=0 (SpreadCycle)
 8000396:	23ec      	movs	r3, #236	; 0xec
 8000398:	703b      	strb	r3, [r7, #0]
 800039a:	2300      	movs	r3, #0
 800039c:	707b      	strb	r3, [r7, #1]
 800039e:	2300      	movs	r3, #0
 80003a0:	70bb      	strb	r3, [r7, #2]
 80003a2:	2300      	movs	r3, #0
 80003a4:	70fb      	strb	r3, [r7, #3]
 80003a6:	23c3      	movs	r3, #195	; 0xc3
 80003a8:	713b      	strb	r3, [r7, #4]
  tmc5160_ReadWrite(WData, RData);
 80003aa:	f107 0208 	add.w	r2, r7, #8
 80003ae:	463b      	mov	r3, r7
 80003b0:	4611      	mov	r1, r2
 80003b2:	4618      	mov	r0, r3
 80003b4:	f000 fa42 	bl	800083c <tmc5160_ReadWrite>

  WData[0] = 0x90; WData[1] = 0x00; WData[2] = 0x06; WData[3] = 0x02; WData[4] = 0x01; // IHOLD_IRUN: IHOLD=10,  IRUN=31 (max. current), IHOLDDELAY=10
 80003b8:	2390      	movs	r3, #144	; 0x90
 80003ba:	703b      	strb	r3, [r7, #0]
 80003bc:	2300      	movs	r3, #0
 80003be:	707b      	strb	r3, [r7, #1]
 80003c0:	2306      	movs	r3, #6
 80003c2:	70bb      	strb	r3, [r7, #2]
 80003c4:	2302      	movs	r3, #2
 80003c6:	70fb      	strb	r3, [r7, #3]
 80003c8:	2301      	movs	r3, #1
 80003ca:	713b      	strb	r3, [r7, #4]
  tmc5160_ReadWrite(WData, RData);
 80003cc:	f107 0208 	add.w	r2, r7, #8
 80003d0:	463b      	mov	r3, r7
 80003d2:	4611      	mov	r1, r2
 80003d4:	4618      	mov	r0, r3
 80003d6:	f000 fa31 	bl	800083c <tmc5160_ReadWrite>

  WData[0] = 0x91; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x0A; // TPOWERDOWN=10: Delay before power down in stand still
 80003da:	2391      	movs	r3, #145	; 0x91
 80003dc:	703b      	strb	r3, [r7, #0]
 80003de:	2300      	movs	r3, #0
 80003e0:	707b      	strb	r3, [r7, #1]
 80003e2:	2300      	movs	r3, #0
 80003e4:	70bb      	strb	r3, [r7, #2]
 80003e6:	2300      	movs	r3, #0
 80003e8:	70fb      	strb	r3, [r7, #3]
 80003ea:	230a      	movs	r3, #10
 80003ec:	713b      	strb	r3, [r7, #4]
  tmc5160_ReadWrite(WData, RData);
 80003ee:	f107 0208 	add.w	r2, r7, #8
 80003f2:	463b      	mov	r3, r7
 80003f4:	4611      	mov	r1, r2
 80003f6:	4618      	mov	r0, r3
 80003f8:	f000 fa20 	bl	800083c <tmc5160_ReadWrite>

  WData[0] = 0x80; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x01; // EN_PWM_MODE=1 enables StealthChop (with default PWMCONF)
 80003fc:	2380      	movs	r3, #128	; 0x80
 80003fe:	703b      	strb	r3, [r7, #0]
 8000400:	2300      	movs	r3, #0
 8000402:	707b      	strb	r3, [r7, #1]
 8000404:	2300      	movs	r3, #0
 8000406:	70bb      	strb	r3, [r7, #2]
 8000408:	2300      	movs	r3, #0
 800040a:	70fb      	strb	r3, [r7, #3]
 800040c:	2301      	movs	r3, #1
 800040e:	713b      	strb	r3, [r7, #4]
  tmc5160_ReadWrite(WData, RData);
 8000410:	f107 0208 	add.w	r2, r7, #8
 8000414:	463b      	mov	r3, r7
 8000416:	4611      	mov	r1, r2
 8000418:	4618      	mov	r0, r3
 800041a:	f000 fa0f 	bl	800083c <tmc5160_ReadWrite>

  WData[0] = 0x93; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0xC8; // TPWM_THRS=200 yields a switching velocity about 35000 = ca. 30RPM
 800041e:	2393      	movs	r3, #147	; 0x93
 8000420:	703b      	strb	r3, [r7, #0]
 8000422:	2300      	movs	r3, #0
 8000424:	707b      	strb	r3, [r7, #1]
 8000426:	2300      	movs	r3, #0
 8000428:	70bb      	strb	r3, [r7, #2]
 800042a:	2300      	movs	r3, #0
 800042c:	70fb      	strb	r3, [r7, #3]
 800042e:	23c8      	movs	r3, #200	; 0xc8
 8000430:	713b      	strb	r3, [r7, #4]
  tmc5160_ReadWrite(WData, RData);
 8000432:	f107 0208 	add.w	r2, r7, #8
 8000436:	463b      	mov	r3, r7
 8000438:	4611      	mov	r1, r2
 800043a:	4618      	mov	r0, r3
 800043c:	f000 f9fe 	bl	800083c <tmc5160_ReadWrite>

  WData[0] = 0xA4; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x4e; WData[4] = 0x20; //SPI send: 0xA4000003E8; // A1 = 20 000 First acceleration
 8000440:	23a4      	movs	r3, #164	; 0xa4
 8000442:	703b      	strb	r3, [r7, #0]
 8000444:	2300      	movs	r3, #0
 8000446:	707b      	strb	r3, [r7, #1]
 8000448:	2300      	movs	r3, #0
 800044a:	70bb      	strb	r3, [r7, #2]
 800044c:	234e      	movs	r3, #78	; 0x4e
 800044e:	70fb      	strb	r3, [r7, #3]
 8000450:	2320      	movs	r3, #32
 8000452:	713b      	strb	r3, [r7, #4]
  tmc5160_ReadWrite(WData, RData);
 8000454:	f107 0208 	add.w	r2, r7, #8
 8000458:	463b      	mov	r3, r7
 800045a:	4611      	mov	r1, r2
 800045c:	4618      	mov	r0, r3
 800045e:	f000 f9ed 	bl	800083c <tmc5160_ReadWrite>

  WData[0] = 0xA6; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x13; WData[4] = 0x88; //SPI send: 0xA6000001F4; // AMAX = 5 000 Acceleration above V1
 8000462:	23a6      	movs	r3, #166	; 0xa6
 8000464:	703b      	strb	r3, [r7, #0]
 8000466:	2300      	movs	r3, #0
 8000468:	707b      	strb	r3, [r7, #1]
 800046a:	2300      	movs	r3, #0
 800046c:	70bb      	strb	r3, [r7, #2]
 800046e:	2313      	movs	r3, #19
 8000470:	70fb      	strb	r3, [r7, #3]
 8000472:	2388      	movs	r3, #136	; 0x88
 8000474:	713b      	strb	r3, [r7, #4]
  tmc5160_ReadWrite(WData, RData);
 8000476:	f107 0208 	add.w	r2, r7, #8
 800047a:	463b      	mov	r3, r7
 800047c:	4611      	mov	r1, r2
 800047e:	4618      	mov	r0, r3
 8000480:	f000 f9dc 	bl	800083c <tmc5160_ReadWrite>

  WData[0] = 0xA5; WData[1] = 0x00; WData[2] = 0x16; WData[3] = 0xe3; WData[4] = 0x60; //SPI send: 0xA50000C350; // V1 = 1 200 000 Acceleration threshold velocity V1
 8000484:	23a5      	movs	r3, #165	; 0xa5
 8000486:	703b      	strb	r3, [r7, #0]
 8000488:	2300      	movs	r3, #0
 800048a:	707b      	strb	r3, [r7, #1]
 800048c:	2316      	movs	r3, #22
 800048e:	70bb      	strb	r3, [r7, #2]
 8000490:	23e3      	movs	r3, #227	; 0xe3
 8000492:	70fb      	strb	r3, [r7, #3]
 8000494:	2360      	movs	r3, #96	; 0x60
 8000496:	713b      	strb	r3, [r7, #4]
  tmc5160_ReadWrite(WData, RData);
 8000498:	f107 0208 	add.w	r2, r7, #8
 800049c:	463b      	mov	r3, r7
 800049e:	4611      	mov	r1, r2
 80004a0:	4618      	mov	r0, r3
 80004a2:	f000 f9cb 	bl	800083c <tmc5160_ReadWrite>

  WData[0] = 0xA7; WData[1] = 0x00; WData[2] = 0x16; WData[3] = 0x20; WData[4] = 0x10; //SPI send: 0xA700030D40; // VMAX = 1 500 000
 80004a6:	23a7      	movs	r3, #167	; 0xa7
 80004a8:	703b      	strb	r3, [r7, #0]
 80004aa:	2300      	movs	r3, #0
 80004ac:	707b      	strb	r3, [r7, #1]
 80004ae:	2316      	movs	r3, #22
 80004b0:	70bb      	strb	r3, [r7, #2]
 80004b2:	2320      	movs	r3, #32
 80004b4:	70fb      	strb	r3, [r7, #3]
 80004b6:	2310      	movs	r3, #16
 80004b8:	713b      	strb	r3, [r7, #4]
  tmc5160_ReadWrite(WData, RData);
 80004ba:	f107 0208 	add.w	r2, r7, #8
 80004be:	463b      	mov	r3, r7
 80004c0:	4611      	mov	r1, r2
 80004c2:	4618      	mov	r0, r3
 80004c4:	f000 f9ba 	bl	800083c <tmc5160_ReadWrite>

  WData[0] = 0xA8; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x13; WData[4] = 0x88; //SPI send: 0xA8000002BC; // DMAX = 5 000 Deceleration above V1
 80004c8:	23a8      	movs	r3, #168	; 0xa8
 80004ca:	703b      	strb	r3, [r7, #0]
 80004cc:	2300      	movs	r3, #0
 80004ce:	707b      	strb	r3, [r7, #1]
 80004d0:	2300      	movs	r3, #0
 80004d2:	70bb      	strb	r3, [r7, #2]
 80004d4:	2313      	movs	r3, #19
 80004d6:	70fb      	strb	r3, [r7, #3]
 80004d8:	2388      	movs	r3, #136	; 0x88
 80004da:	713b      	strb	r3, [r7, #4]
  tmc5160_ReadWrite(WData, RData);
 80004dc:	f107 0208 	add.w	r2, r7, #8
 80004e0:	463b      	mov	r3, r7
 80004e2:	4611      	mov	r1, r2
 80004e4:	4618      	mov	r0, r3
 80004e6:	f000 f9a9 	bl	800083c <tmc5160_ReadWrite>

  WData[0] = 0xAA; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x4e; WData[4] = 0x20; //SPI send: 0xAA00000578; // D1 = 10 000 Deceleration below V1
 80004ea:	23aa      	movs	r3, #170	; 0xaa
 80004ec:	703b      	strb	r3, [r7, #0]
 80004ee:	2300      	movs	r3, #0
 80004f0:	707b      	strb	r3, [r7, #1]
 80004f2:	2300      	movs	r3, #0
 80004f4:	70bb      	strb	r3, [r7, #2]
 80004f6:	234e      	movs	r3, #78	; 0x4e
 80004f8:	70fb      	strb	r3, [r7, #3]
 80004fa:	2320      	movs	r3, #32
 80004fc:	713b      	strb	r3, [r7, #4]
  tmc5160_ReadWrite(WData, RData);
 80004fe:	f107 0208 	add.w	r2, r7, #8
 8000502:	463b      	mov	r3, r7
 8000504:	4611      	mov	r1, r2
 8000506:	4618      	mov	r0, r3
 8000508:	f000 f998 	bl	800083c <tmc5160_ReadWrite>

  WData[0] = 0xAB; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x0A; //SPI send: 0xAB0000000A; // VSTOP = 10 Stop velocity (Near to zero)
 800050c:	23ab      	movs	r3, #171	; 0xab
 800050e:	703b      	strb	r3, [r7, #0]
 8000510:	2300      	movs	r3, #0
 8000512:	707b      	strb	r3, [r7, #1]
 8000514:	2300      	movs	r3, #0
 8000516:	70bb      	strb	r3, [r7, #2]
 8000518:	2300      	movs	r3, #0
 800051a:	70fb      	strb	r3, [r7, #3]
 800051c:	230a      	movs	r3, #10
 800051e:	713b      	strb	r3, [r7, #4]
  tmc5160_ReadWrite(WData, RData);
 8000520:	f107 0208 	add.w	r2, r7, #8
 8000524:	463b      	mov	r3, r7
 8000526:	4611      	mov	r1, r2
 8000528:	4618      	mov	r0, r3
 800052a:	f000 f987 	bl	800083c <tmc5160_ReadWrite>

  WData[0] = 0xA0; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x00; //SPI send: 0xA000000000; // RAMPMODE = 0 (Target position move)
 800052e:	23a0      	movs	r3, #160	; 0xa0
 8000530:	703b      	strb	r3, [r7, #0]
 8000532:	2300      	movs	r3, #0
 8000534:	707b      	strb	r3, [r7, #1]
 8000536:	2300      	movs	r3, #0
 8000538:	70bb      	strb	r3, [r7, #2]
 800053a:	2300      	movs	r3, #0
 800053c:	70fb      	strb	r3, [r7, #3]
 800053e:	2300      	movs	r3, #0
 8000540:	713b      	strb	r3, [r7, #4]
  tmc5160_ReadWrite(WData, RData);
 8000542:	f107 0208 	add.w	r2, r7, #8
 8000546:	463b      	mov	r3, r7
 8000548:	4611      	mov	r1, r2
 800054a:	4618      	mov	r0, r3
 800054c:	f000 f976 	bl	800083c <tmc5160_ReadWrite>

  HAL_Delay(100);
 8000550:	2064      	movs	r0, #100	; 0x64
 8000552:	f000 fa33 	bl	80009bc <HAL_Delay>
  while (1)
  {



	  WData[0] = 0xAD; WData[1] = 0x00; WData[2] = 0x0e; WData[3] = 0xc9; WData[4] = 0x28  ; // SPI send: 0xADFFFF3800; // XTARGET = -60000 (Move one rotation left (200*256 microsteps)
 8000556:	23ad      	movs	r3, #173	; 0xad
 8000558:	703b      	strb	r3, [r7, #0]
 800055a:	2300      	movs	r3, #0
 800055c:	707b      	strb	r3, [r7, #1]
 800055e:	230e      	movs	r3, #14
 8000560:	70bb      	strb	r3, [r7, #2]
 8000562:	23c9      	movs	r3, #201	; 0xc9
 8000564:	70fb      	strb	r3, [r7, #3]
 8000566:	2328      	movs	r3, #40	; 0x28
 8000568:	713b      	strb	r3, [r7, #4]
	  tmc5160_ReadWrite(WData, RData);
 800056a:	f107 0208 	add.w	r2, r7, #8
 800056e:	463b      	mov	r3, r7
 8000570:	4611      	mov	r1, r2
 8000572:	4618      	mov	r0, r3
 8000574:	f000 f962 	bl	800083c <tmc5160_ReadWrite>

	  HAL_Delay(5000);
 8000578:	f241 3088 	movw	r0, #5000	; 0x1388
 800057c:	f000 fa1e 	bl	80009bc <HAL_Delay>

	  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8000580:	2104      	movs	r1, #4
 8000582:	480d      	ldr	r0, [pc, #52]	; (80005b8 <main+0x29c>)
 8000584:	f000 fcba 	bl	8000efc <HAL_GPIO_TogglePin>


	  WData[0] = 0xAD; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x00; // SPI send: 0xADFFFF3800; // XTARGET = 60000 (Move one rotation left (200*256 microsteps)
 8000588:	23ad      	movs	r3, #173	; 0xad
 800058a:	703b      	strb	r3, [r7, #0]
 800058c:	2300      	movs	r3, #0
 800058e:	707b      	strb	r3, [r7, #1]
 8000590:	2300      	movs	r3, #0
 8000592:	70bb      	strb	r3, [r7, #2]
 8000594:	2300      	movs	r3, #0
 8000596:	70fb      	strb	r3, [r7, #3]
 8000598:	2300      	movs	r3, #0
 800059a:	713b      	strb	r3, [r7, #4]
	  tmc5160_ReadWrite(WData, RData);
 800059c:	f107 0208 	add.w	r2, r7, #8
 80005a0:	463b      	mov	r3, r7
 80005a2:	4611      	mov	r1, r2
 80005a4:	4618      	mov	r0, r3
 80005a6:	f000 f949 	bl	800083c <tmc5160_ReadWrite>

	  HAL_Delay(5000);
 80005aa:	f241 3088 	movw	r0, #5000	; 0x1388
 80005ae:	f000 fa05 	bl	80009bc <HAL_Delay>
	  WData[0] = 0xAD; WData[1] = 0x00; WData[2] = 0x0e; WData[3] = 0xc9; WData[4] = 0x28  ; // SPI send: 0xADFFFF3800; // XTARGET = -60000 (Move one rotation left (200*256 microsteps)
 80005b2:	e7d0      	b.n	8000556 <main+0x23a>
 80005b4:	48000800 	.word	0x48000800
 80005b8:	48000c00 	.word	0x48000c00

080005bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b094      	sub	sp, #80	; 0x50
 80005c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005c2:	f107 0318 	add.w	r3, r7, #24
 80005c6:	2238      	movs	r2, #56	; 0x38
 80005c8:	2100      	movs	r1, #0
 80005ca:	4618      	mov	r0, r3
 80005cc:	f001 fe82 	bl	80022d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005d0:	1d3b      	adds	r3, r7, #4
 80005d2:	2200      	movs	r2, #0
 80005d4:	601a      	str	r2, [r3, #0]
 80005d6:	605a      	str	r2, [r3, #4]
 80005d8:	609a      	str	r2, [r3, #8]
 80005da:	60da      	str	r2, [r3, #12]
 80005dc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80005de:	2000      	movs	r0, #0
 80005e0:	f000 fca6 	bl	8000f30 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005e4:	2301      	movs	r3, #1
 80005e6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80005ec:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005ee:	2302      	movs	r3, #2
 80005f0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005f2:	2303      	movs	r3, #3
 80005f4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80005f6:	2301      	movs	r3, #1
 80005f8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 40;
 80005fa:	2328      	movs	r3, #40	; 0x28
 80005fc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005fe:	2302      	movs	r3, #2
 8000600:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000602:	2302      	movs	r3, #2
 8000604:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000606:	2302      	movs	r3, #2
 8000608:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800060a:	f107 0318 	add.w	r3, r7, #24
 800060e:	4618      	mov	r0, r3
 8000610:	f000 fd42 	bl	8001098 <HAL_RCC_OscConfig>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d001      	beq.n	800061e <SystemClock_Config+0x62>
  {
    Error_Handler();
 800061a:	f000 f818 	bl	800064e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800061e:	230f      	movs	r3, #15
 8000620:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000622:	2303      	movs	r3, #3
 8000624:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000626:	2300      	movs	r3, #0
 8000628:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800062a:	2300      	movs	r3, #0
 800062c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800062e:	2300      	movs	r3, #0
 8000630:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000632:	1d3b      	adds	r3, r7, #4
 8000634:	2104      	movs	r1, #4
 8000636:	4618      	mov	r0, r3
 8000638:	f001 f846 	bl	80016c8 <HAL_RCC_ClockConfig>
 800063c:	4603      	mov	r3, r0
 800063e:	2b00      	cmp	r3, #0
 8000640:	d001      	beq.n	8000646 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000642:	f000 f804 	bl	800064e <Error_Handler>
  }
}
 8000646:	bf00      	nop
 8000648:	3750      	adds	r7, #80	; 0x50
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}

0800064e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800064e:	b480      	push	{r7}
 8000650:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000652:	b672      	cpsid	i
}
 8000654:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000656:	e7fe      	b.n	8000656 <Error_Handler+0x8>

08000658 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800065c:	4b1b      	ldr	r3, [pc, #108]	; (80006cc <MX_SPI1_Init+0x74>)
 800065e:	4a1c      	ldr	r2, [pc, #112]	; (80006d0 <MX_SPI1_Init+0x78>)
 8000660:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000662:	4b1a      	ldr	r3, [pc, #104]	; (80006cc <MX_SPI1_Init+0x74>)
 8000664:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000668:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800066a:	4b18      	ldr	r3, [pc, #96]	; (80006cc <MX_SPI1_Init+0x74>)
 800066c:	2200      	movs	r2, #0
 800066e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000670:	4b16      	ldr	r3, [pc, #88]	; (80006cc <MX_SPI1_Init+0x74>)
 8000672:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000676:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000678:	4b14      	ldr	r3, [pc, #80]	; (80006cc <MX_SPI1_Init+0x74>)
 800067a:	2202      	movs	r2, #2
 800067c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800067e:	4b13      	ldr	r3, [pc, #76]	; (80006cc <MX_SPI1_Init+0x74>)
 8000680:	2201      	movs	r2, #1
 8000682:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000684:	4b11      	ldr	r3, [pc, #68]	; (80006cc <MX_SPI1_Init+0x74>)
 8000686:	f44f 7200 	mov.w	r2, #512	; 0x200
 800068a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800068c:	4b0f      	ldr	r3, [pc, #60]	; (80006cc <MX_SPI1_Init+0x74>)
 800068e:	2228      	movs	r2, #40	; 0x28
 8000690:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000692:	4b0e      	ldr	r3, [pc, #56]	; (80006cc <MX_SPI1_Init+0x74>)
 8000694:	2200      	movs	r2, #0
 8000696:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000698:	4b0c      	ldr	r3, [pc, #48]	; (80006cc <MX_SPI1_Init+0x74>)
 800069a:	2200      	movs	r2, #0
 800069c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800069e:	4b0b      	ldr	r3, [pc, #44]	; (80006cc <MX_SPI1_Init+0x74>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80006a4:	4b09      	ldr	r3, [pc, #36]	; (80006cc <MX_SPI1_Init+0x74>)
 80006a6:	2207      	movs	r2, #7
 80006a8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80006aa:	4b08      	ldr	r3, [pc, #32]	; (80006cc <MX_SPI1_Init+0x74>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80006b0:	4b06      	ldr	r3, [pc, #24]	; (80006cc <MX_SPI1_Init+0x74>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80006b6:	4805      	ldr	r0, [pc, #20]	; (80006cc <MX_SPI1_Init+0x74>)
 80006b8:	f001 f9ea 	bl	8001a90 <HAL_SPI_Init>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80006c2:	f7ff ffc4 	bl	800064e <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80006c6:	bf00      	nop
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	20000028 	.word	0x20000028
 80006d0:	40013000 	.word	0x40013000

080006d4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b08a      	sub	sp, #40	; 0x28
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006dc:	f107 0314 	add.w	r3, r7, #20
 80006e0:	2200      	movs	r2, #0
 80006e2:	601a      	str	r2, [r3, #0]
 80006e4:	605a      	str	r2, [r3, #4]
 80006e6:	609a      	str	r2, [r3, #8]
 80006e8:	60da      	str	r2, [r3, #12]
 80006ea:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	4a20      	ldr	r2, [pc, #128]	; (8000774 <HAL_SPI_MspInit+0xa0>)
 80006f2:	4293      	cmp	r3, r2
 80006f4:	d139      	bne.n	800076a <HAL_SPI_MspInit+0x96>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80006f6:	4b20      	ldr	r3, [pc, #128]	; (8000778 <HAL_SPI_MspInit+0xa4>)
 80006f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80006fa:	4a1f      	ldr	r2, [pc, #124]	; (8000778 <HAL_SPI_MspInit+0xa4>)
 80006fc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000700:	6613      	str	r3, [r2, #96]	; 0x60
 8000702:	4b1d      	ldr	r3, [pc, #116]	; (8000778 <HAL_SPI_MspInit+0xa4>)
 8000704:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000706:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800070a:	613b      	str	r3, [r7, #16]
 800070c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800070e:	4b1a      	ldr	r3, [pc, #104]	; (8000778 <HAL_SPI_MspInit+0xa4>)
 8000710:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000712:	4a19      	ldr	r2, [pc, #100]	; (8000778 <HAL_SPI_MspInit+0xa4>)
 8000714:	f043 0301 	orr.w	r3, r3, #1
 8000718:	64d3      	str	r3, [r2, #76]	; 0x4c
 800071a:	4b17      	ldr	r3, [pc, #92]	; (8000778 <HAL_SPI_MspInit+0xa4>)
 800071c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800071e:	f003 0301 	and.w	r3, r3, #1
 8000722:	60fb      	str	r3, [r7, #12]
 8000724:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000726:	2320      	movs	r3, #32
 8000728:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800072a:	2302      	movs	r3, #2
 800072c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800072e:	2301      	movs	r3, #1
 8000730:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000732:	2301      	movs	r3, #1
 8000734:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000736:	2305      	movs	r3, #5
 8000738:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800073a:	f107 0314 	add.w	r3, r7, #20
 800073e:	4619      	mov	r1, r3
 8000740:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000744:	f000 fa40 	bl	8000bc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000748:	23c0      	movs	r3, #192	; 0xc0
 800074a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800074c:	2302      	movs	r3, #2
 800074e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000750:	2300      	movs	r3, #0
 8000752:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000754:	2301      	movs	r3, #1
 8000756:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000758:	2305      	movs	r3, #5
 800075a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800075c:	f107 0314 	add.w	r3, r7, #20
 8000760:	4619      	mov	r1, r3
 8000762:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000766:	f000 fa2f 	bl	8000bc8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800076a:	bf00      	nop
 800076c:	3728      	adds	r7, #40	; 0x28
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	40013000 	.word	0x40013000
 8000778:	40021000 	.word	0x40021000

0800077c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b082      	sub	sp, #8
 8000780:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000782:	4b0f      	ldr	r3, [pc, #60]	; (80007c0 <HAL_MspInit+0x44>)
 8000784:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000786:	4a0e      	ldr	r2, [pc, #56]	; (80007c0 <HAL_MspInit+0x44>)
 8000788:	f043 0301 	orr.w	r3, r3, #1
 800078c:	6613      	str	r3, [r2, #96]	; 0x60
 800078e:	4b0c      	ldr	r3, [pc, #48]	; (80007c0 <HAL_MspInit+0x44>)
 8000790:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000792:	f003 0301 	and.w	r3, r3, #1
 8000796:	607b      	str	r3, [r7, #4]
 8000798:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800079a:	4b09      	ldr	r3, [pc, #36]	; (80007c0 <HAL_MspInit+0x44>)
 800079c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800079e:	4a08      	ldr	r2, [pc, #32]	; (80007c0 <HAL_MspInit+0x44>)
 80007a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007a4:	6593      	str	r3, [r2, #88]	; 0x58
 80007a6:	4b06      	ldr	r3, [pc, #24]	; (80007c0 <HAL_MspInit+0x44>)
 80007a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007ae:	603b      	str	r3, [r7, #0]
 80007b0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80007b2:	f000 fc61 	bl	8001078 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007b6:	bf00      	nop
 80007b8:	3708      	adds	r7, #8
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	40021000 	.word	0x40021000

080007c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007c8:	e7fe      	b.n	80007c8 <NMI_Handler+0x4>

080007ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007ca:	b480      	push	{r7}
 80007cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007ce:	e7fe      	b.n	80007ce <HardFault_Handler+0x4>

080007d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007d4:	e7fe      	b.n	80007d4 <MemManage_Handler+0x4>

080007d6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007d6:	b480      	push	{r7}
 80007d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007da:	e7fe      	b.n	80007da <BusFault_Handler+0x4>

080007dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007e0:	e7fe      	b.n	80007e0 <UsageFault_Handler+0x4>

080007e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007e2:	b480      	push	{r7}
 80007e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007e6:	bf00      	nop
 80007e8:	46bd      	mov	sp, r7
 80007ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ee:	4770      	bx	lr

080007f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007f4:	bf00      	nop
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr

080007fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007fe:	b480      	push	{r7}
 8000800:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000802:	bf00      	nop
 8000804:	46bd      	mov	sp, r7
 8000806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080a:	4770      	bx	lr

0800080c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000810:	f000 f8b6 	bl	8000980 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000814:	bf00      	nop
 8000816:	bd80      	pop	{r7, pc}

08000818 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800081c:	4b06      	ldr	r3, [pc, #24]	; (8000838 <SystemInit+0x20>)
 800081e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000822:	4a05      	ldr	r2, [pc, #20]	; (8000838 <SystemInit+0x20>)
 8000824:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000828:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800082c:	bf00      	nop
 800082e:	46bd      	mov	sp, r7
 8000830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000834:	4770      	bx	lr
 8000836:	bf00      	nop
 8000838:	e000ed00 	.word	0xe000ed00

0800083c <tmc5160_ReadWrite>:
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); //CS HIGH
	HAL_Delay(1);
}

void tmc5160_ReadWrite(uint8_t* WData, uint8_t* RData)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b084      	sub	sp, #16
 8000840:	af02      	add	r7, sp, #8
 8000842:	6078      	str	r0, [r7, #4]
 8000844:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); //CS LOW
 8000846:	2200      	movs	r2, #0
 8000848:	2110      	movs	r1, #16
 800084a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800084e:	f000 fb3d 	bl	8000ecc <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000852:	2001      	movs	r0, #1
 8000854:	f000 f8b2 	bl	80009bc <HAL_Delay>
	HAL_SPI_TransmitReceive(&_STEPPER_MOTOR_DRIVER_SPI, WData, RData, 5, HAL_MAX_DELAY);
 8000858:	f04f 33ff 	mov.w	r3, #4294967295
 800085c:	9300      	str	r3, [sp, #0]
 800085e:	2305      	movs	r3, #5
 8000860:	683a      	ldr	r2, [r7, #0]
 8000862:	6879      	ldr	r1, [r7, #4]
 8000864:	4807      	ldr	r0, [pc, #28]	; (8000884 <tmc5160_ReadWrite+0x48>)
 8000866:	f001 f9be 	bl	8001be6 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); //CS HIGH
 800086a:	2201      	movs	r2, #1
 800086c:	2110      	movs	r1, #16
 800086e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000872:	f000 fb2b 	bl	8000ecc <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000876:	2001      	movs	r0, #1
 8000878:	f000 f8a0 	bl	80009bc <HAL_Delay>
}
 800087c:	bf00      	nop
 800087e:	3708      	adds	r7, #8
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}
 8000884:	20000028 	.word	0x20000028

08000888 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000888:	480d      	ldr	r0, [pc, #52]	; (80008c0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800088a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800088c:	480d      	ldr	r0, [pc, #52]	; (80008c4 <LoopForever+0x6>)
  ldr r1, =_edata
 800088e:	490e      	ldr	r1, [pc, #56]	; (80008c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000890:	4a0e      	ldr	r2, [pc, #56]	; (80008cc <LoopForever+0xe>)
  movs r3, #0
 8000892:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000894:	e002      	b.n	800089c <LoopCopyDataInit>

08000896 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000896:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000898:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800089a:	3304      	adds	r3, #4

0800089c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800089c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800089e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008a0:	d3f9      	bcc.n	8000896 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008a2:	4a0b      	ldr	r2, [pc, #44]	; (80008d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008a4:	4c0b      	ldr	r4, [pc, #44]	; (80008d4 <LoopForever+0x16>)
  movs r3, #0
 80008a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008a8:	e001      	b.n	80008ae <LoopFillZerobss>

080008aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008ac:	3204      	adds	r2, #4

080008ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008b0:	d3fb      	bcc.n	80008aa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80008b2:	f7ff ffb1 	bl	8000818 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80008b6:	f001 fd15 	bl	80022e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80008ba:	f7ff fd2f 	bl	800031c <main>

080008be <LoopForever>:

LoopForever:
    b LoopForever
 80008be:	e7fe      	b.n	80008be <LoopForever>
  ldr   r0, =_estack
 80008c0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80008c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008c8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80008cc:	0800235c 	.word	0x0800235c
  ldr r2, =_sbss
 80008d0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80008d4:	20000090 	.word	0x20000090

080008d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80008d8:	e7fe      	b.n	80008d8 <ADC1_2_IRQHandler>

080008da <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008da:	b580      	push	{r7, lr}
 80008dc:	b082      	sub	sp, #8
 80008de:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80008e0:	2300      	movs	r3, #0
 80008e2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008e4:	2003      	movs	r0, #3
 80008e6:	f000 f93d 	bl	8000b64 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80008ea:	200f      	movs	r0, #15
 80008ec:	f000 f80e 	bl	800090c <HAL_InitTick>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d002      	beq.n	80008fc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80008f6:	2301      	movs	r3, #1
 80008f8:	71fb      	strb	r3, [r7, #7]
 80008fa:	e001      	b.n	8000900 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80008fc:	f7ff ff3e 	bl	800077c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000900:	79fb      	ldrb	r3, [r7, #7]

}
 8000902:	4618      	mov	r0, r3
 8000904:	3708      	adds	r7, #8
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
	...

0800090c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b084      	sub	sp, #16
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000914:	2300      	movs	r3, #0
 8000916:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000918:	4b16      	ldr	r3, [pc, #88]	; (8000974 <HAL_InitTick+0x68>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d022      	beq.n	8000966 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000920:	4b15      	ldr	r3, [pc, #84]	; (8000978 <HAL_InitTick+0x6c>)
 8000922:	681a      	ldr	r2, [r3, #0]
 8000924:	4b13      	ldr	r3, [pc, #76]	; (8000974 <HAL_InitTick+0x68>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800092c:	fbb1 f3f3 	udiv	r3, r1, r3
 8000930:	fbb2 f3f3 	udiv	r3, r2, r3
 8000934:	4618      	mov	r0, r3
 8000936:	f000 f93a 	bl	8000bae <HAL_SYSTICK_Config>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d10f      	bne.n	8000960 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	2b0f      	cmp	r3, #15
 8000944:	d809      	bhi.n	800095a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000946:	2200      	movs	r2, #0
 8000948:	6879      	ldr	r1, [r7, #4]
 800094a:	f04f 30ff 	mov.w	r0, #4294967295
 800094e:	f000 f914 	bl	8000b7a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000952:	4a0a      	ldr	r2, [pc, #40]	; (800097c <HAL_InitTick+0x70>)
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	6013      	str	r3, [r2, #0]
 8000958:	e007      	b.n	800096a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800095a:	2301      	movs	r3, #1
 800095c:	73fb      	strb	r3, [r7, #15]
 800095e:	e004      	b.n	800096a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000960:	2301      	movs	r3, #1
 8000962:	73fb      	strb	r3, [r7, #15]
 8000964:	e001      	b.n	800096a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000966:	2301      	movs	r3, #1
 8000968:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800096a:	7bfb      	ldrb	r3, [r7, #15]
}
 800096c:	4618      	mov	r0, r3
 800096e:	3710      	adds	r7, #16
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}
 8000974:	20000008 	.word	0x20000008
 8000978:	20000000 	.word	0x20000000
 800097c:	20000004 	.word	0x20000004

08000980 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000984:	4b05      	ldr	r3, [pc, #20]	; (800099c <HAL_IncTick+0x1c>)
 8000986:	681a      	ldr	r2, [r3, #0]
 8000988:	4b05      	ldr	r3, [pc, #20]	; (80009a0 <HAL_IncTick+0x20>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	4413      	add	r3, r2
 800098e:	4a03      	ldr	r2, [pc, #12]	; (800099c <HAL_IncTick+0x1c>)
 8000990:	6013      	str	r3, [r2, #0]
}
 8000992:	bf00      	nop
 8000994:	46bd      	mov	sp, r7
 8000996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099a:	4770      	bx	lr
 800099c:	2000008c 	.word	0x2000008c
 80009a0:	20000008 	.word	0x20000008

080009a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  return uwTick;
 80009a8:	4b03      	ldr	r3, [pc, #12]	; (80009b8 <HAL_GetTick+0x14>)
 80009aa:	681b      	ldr	r3, [r3, #0]
}
 80009ac:	4618      	mov	r0, r3
 80009ae:	46bd      	mov	sp, r7
 80009b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop
 80009b8:	2000008c 	.word	0x2000008c

080009bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b084      	sub	sp, #16
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009c4:	f7ff ffee 	bl	80009a4 <HAL_GetTick>
 80009c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009d4:	d004      	beq.n	80009e0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80009d6:	4b09      	ldr	r3, [pc, #36]	; (80009fc <HAL_Delay+0x40>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	68fa      	ldr	r2, [r7, #12]
 80009dc:	4413      	add	r3, r2
 80009de:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80009e0:	bf00      	nop
 80009e2:	f7ff ffdf 	bl	80009a4 <HAL_GetTick>
 80009e6:	4602      	mov	r2, r0
 80009e8:	68bb      	ldr	r3, [r7, #8]
 80009ea:	1ad3      	subs	r3, r2, r3
 80009ec:	68fa      	ldr	r2, [r7, #12]
 80009ee:	429a      	cmp	r2, r3
 80009f0:	d8f7      	bhi.n	80009e2 <HAL_Delay+0x26>
  {
  }
}
 80009f2:	bf00      	nop
 80009f4:	bf00      	nop
 80009f6:	3710      	adds	r7, #16
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	20000008 	.word	0x20000008

08000a00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b085      	sub	sp, #20
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	f003 0307 	and.w	r3, r3, #7
 8000a0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a10:	4b0c      	ldr	r3, [pc, #48]	; (8000a44 <__NVIC_SetPriorityGrouping+0x44>)
 8000a12:	68db      	ldr	r3, [r3, #12]
 8000a14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a16:	68ba      	ldr	r2, [r7, #8]
 8000a18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a1c:	4013      	ands	r3, r2
 8000a1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a24:	68bb      	ldr	r3, [r7, #8]
 8000a26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a32:	4a04      	ldr	r2, [pc, #16]	; (8000a44 <__NVIC_SetPriorityGrouping+0x44>)
 8000a34:	68bb      	ldr	r3, [r7, #8]
 8000a36:	60d3      	str	r3, [r2, #12]
}
 8000a38:	bf00      	nop
 8000a3a:	3714      	adds	r7, #20
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a42:	4770      	bx	lr
 8000a44:	e000ed00 	.word	0xe000ed00

08000a48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a4c:	4b04      	ldr	r3, [pc, #16]	; (8000a60 <__NVIC_GetPriorityGrouping+0x18>)
 8000a4e:	68db      	ldr	r3, [r3, #12]
 8000a50:	0a1b      	lsrs	r3, r3, #8
 8000a52:	f003 0307 	and.w	r3, r3, #7
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5e:	4770      	bx	lr
 8000a60:	e000ed00 	.word	0xe000ed00

08000a64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b083      	sub	sp, #12
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	6039      	str	r1, [r7, #0]
 8000a6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	db0a      	blt.n	8000a8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	b2da      	uxtb	r2, r3
 8000a7c:	490c      	ldr	r1, [pc, #48]	; (8000ab0 <__NVIC_SetPriority+0x4c>)
 8000a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a82:	0112      	lsls	r2, r2, #4
 8000a84:	b2d2      	uxtb	r2, r2
 8000a86:	440b      	add	r3, r1
 8000a88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a8c:	e00a      	b.n	8000aa4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	b2da      	uxtb	r2, r3
 8000a92:	4908      	ldr	r1, [pc, #32]	; (8000ab4 <__NVIC_SetPriority+0x50>)
 8000a94:	79fb      	ldrb	r3, [r7, #7]
 8000a96:	f003 030f 	and.w	r3, r3, #15
 8000a9a:	3b04      	subs	r3, #4
 8000a9c:	0112      	lsls	r2, r2, #4
 8000a9e:	b2d2      	uxtb	r2, r2
 8000aa0:	440b      	add	r3, r1
 8000aa2:	761a      	strb	r2, [r3, #24]
}
 8000aa4:	bf00      	nop
 8000aa6:	370c      	adds	r7, #12
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aae:	4770      	bx	lr
 8000ab0:	e000e100 	.word	0xe000e100
 8000ab4:	e000ed00 	.word	0xe000ed00

08000ab8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	b089      	sub	sp, #36	; 0x24
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	60f8      	str	r0, [r7, #12]
 8000ac0:	60b9      	str	r1, [r7, #8]
 8000ac2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	f003 0307 	and.w	r3, r3, #7
 8000aca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000acc:	69fb      	ldr	r3, [r7, #28]
 8000ace:	f1c3 0307 	rsb	r3, r3, #7
 8000ad2:	2b04      	cmp	r3, #4
 8000ad4:	bf28      	it	cs
 8000ad6:	2304      	movcs	r3, #4
 8000ad8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ada:	69fb      	ldr	r3, [r7, #28]
 8000adc:	3304      	adds	r3, #4
 8000ade:	2b06      	cmp	r3, #6
 8000ae0:	d902      	bls.n	8000ae8 <NVIC_EncodePriority+0x30>
 8000ae2:	69fb      	ldr	r3, [r7, #28]
 8000ae4:	3b03      	subs	r3, #3
 8000ae6:	e000      	b.n	8000aea <NVIC_EncodePriority+0x32>
 8000ae8:	2300      	movs	r3, #0
 8000aea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000aec:	f04f 32ff 	mov.w	r2, #4294967295
 8000af0:	69bb      	ldr	r3, [r7, #24]
 8000af2:	fa02 f303 	lsl.w	r3, r2, r3
 8000af6:	43da      	mvns	r2, r3
 8000af8:	68bb      	ldr	r3, [r7, #8]
 8000afa:	401a      	ands	r2, r3
 8000afc:	697b      	ldr	r3, [r7, #20]
 8000afe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b00:	f04f 31ff 	mov.w	r1, #4294967295
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	fa01 f303 	lsl.w	r3, r1, r3
 8000b0a:	43d9      	mvns	r1, r3
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b10:	4313      	orrs	r3, r2
         );
}
 8000b12:	4618      	mov	r0, r3
 8000b14:	3724      	adds	r7, #36	; 0x24
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr
	...

08000b20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b082      	sub	sp, #8
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	3b01      	subs	r3, #1
 8000b2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b30:	d301      	bcc.n	8000b36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b32:	2301      	movs	r3, #1
 8000b34:	e00f      	b.n	8000b56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b36:	4a0a      	ldr	r2, [pc, #40]	; (8000b60 <SysTick_Config+0x40>)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	3b01      	subs	r3, #1
 8000b3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b3e:	210f      	movs	r1, #15
 8000b40:	f04f 30ff 	mov.w	r0, #4294967295
 8000b44:	f7ff ff8e 	bl	8000a64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b48:	4b05      	ldr	r3, [pc, #20]	; (8000b60 <SysTick_Config+0x40>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b4e:	4b04      	ldr	r3, [pc, #16]	; (8000b60 <SysTick_Config+0x40>)
 8000b50:	2207      	movs	r2, #7
 8000b52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b54:	2300      	movs	r3, #0
}
 8000b56:	4618      	mov	r0, r3
 8000b58:	3708      	adds	r7, #8
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	e000e010 	.word	0xe000e010

08000b64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b082      	sub	sp, #8
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b6c:	6878      	ldr	r0, [r7, #4]
 8000b6e:	f7ff ff47 	bl	8000a00 <__NVIC_SetPriorityGrouping>
}
 8000b72:	bf00      	nop
 8000b74:	3708      	adds	r7, #8
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}

08000b7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b7a:	b580      	push	{r7, lr}
 8000b7c:	b086      	sub	sp, #24
 8000b7e:	af00      	add	r7, sp, #0
 8000b80:	4603      	mov	r3, r0
 8000b82:	60b9      	str	r1, [r7, #8]
 8000b84:	607a      	str	r2, [r7, #4]
 8000b86:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000b88:	f7ff ff5e 	bl	8000a48 <__NVIC_GetPriorityGrouping>
 8000b8c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b8e:	687a      	ldr	r2, [r7, #4]
 8000b90:	68b9      	ldr	r1, [r7, #8]
 8000b92:	6978      	ldr	r0, [r7, #20]
 8000b94:	f7ff ff90 	bl	8000ab8 <NVIC_EncodePriority>
 8000b98:	4602      	mov	r2, r0
 8000b9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b9e:	4611      	mov	r1, r2
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f7ff ff5f 	bl	8000a64 <__NVIC_SetPriority>
}
 8000ba6:	bf00      	nop
 8000ba8:	3718      	adds	r7, #24
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}

08000bae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bae:	b580      	push	{r7, lr}
 8000bb0:	b082      	sub	sp, #8
 8000bb2:	af00      	add	r7, sp, #0
 8000bb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bb6:	6878      	ldr	r0, [r7, #4]
 8000bb8:	f7ff ffb2 	bl	8000b20 <SysTick_Config>
 8000bbc:	4603      	mov	r3, r0
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	3708      	adds	r7, #8
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
	...

08000bc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b087      	sub	sp, #28
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
 8000bd0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000bd6:	e15a      	b.n	8000e8e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000bd8:	683b      	ldr	r3, [r7, #0]
 8000bda:	681a      	ldr	r2, [r3, #0]
 8000bdc:	2101      	movs	r1, #1
 8000bde:	697b      	ldr	r3, [r7, #20]
 8000be0:	fa01 f303 	lsl.w	r3, r1, r3
 8000be4:	4013      	ands	r3, r2
 8000be6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	f000 814c 	beq.w	8000e88 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	685b      	ldr	r3, [r3, #4]
 8000bf4:	f003 0303 	and.w	r3, r3, #3
 8000bf8:	2b01      	cmp	r3, #1
 8000bfa:	d005      	beq.n	8000c08 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	685b      	ldr	r3, [r3, #4]
 8000c00:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c04:	2b02      	cmp	r3, #2
 8000c06:	d130      	bne.n	8000c6a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	689b      	ldr	r3, [r3, #8]
 8000c0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000c0e:	697b      	ldr	r3, [r7, #20]
 8000c10:	005b      	lsls	r3, r3, #1
 8000c12:	2203      	movs	r2, #3
 8000c14:	fa02 f303 	lsl.w	r3, r2, r3
 8000c18:	43db      	mvns	r3, r3
 8000c1a:	693a      	ldr	r2, [r7, #16]
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	68da      	ldr	r2, [r3, #12]
 8000c24:	697b      	ldr	r3, [r7, #20]
 8000c26:	005b      	lsls	r3, r3, #1
 8000c28:	fa02 f303 	lsl.w	r3, r2, r3
 8000c2c:	693a      	ldr	r2, [r7, #16]
 8000c2e:	4313      	orrs	r3, r2
 8000c30:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	693a      	ldr	r2, [r7, #16]
 8000c36:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	685b      	ldr	r3, [r3, #4]
 8000c3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c3e:	2201      	movs	r2, #1
 8000c40:	697b      	ldr	r3, [r7, #20]
 8000c42:	fa02 f303 	lsl.w	r3, r2, r3
 8000c46:	43db      	mvns	r3, r3
 8000c48:	693a      	ldr	r2, [r7, #16]
 8000c4a:	4013      	ands	r3, r2
 8000c4c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c4e:	683b      	ldr	r3, [r7, #0]
 8000c50:	685b      	ldr	r3, [r3, #4]
 8000c52:	091b      	lsrs	r3, r3, #4
 8000c54:	f003 0201 	and.w	r2, r3, #1
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c5e:	693a      	ldr	r2, [r7, #16]
 8000c60:	4313      	orrs	r3, r2
 8000c62:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	693a      	ldr	r2, [r7, #16]
 8000c68:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	685b      	ldr	r3, [r3, #4]
 8000c6e:	f003 0303 	and.w	r3, r3, #3
 8000c72:	2b03      	cmp	r3, #3
 8000c74:	d017      	beq.n	8000ca6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	68db      	ldr	r3, [r3, #12]
 8000c7a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000c7c:	697b      	ldr	r3, [r7, #20]
 8000c7e:	005b      	lsls	r3, r3, #1
 8000c80:	2203      	movs	r2, #3
 8000c82:	fa02 f303 	lsl.w	r3, r2, r3
 8000c86:	43db      	mvns	r3, r3
 8000c88:	693a      	ldr	r2, [r7, #16]
 8000c8a:	4013      	ands	r3, r2
 8000c8c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c8e:	683b      	ldr	r3, [r7, #0]
 8000c90:	689a      	ldr	r2, [r3, #8]
 8000c92:	697b      	ldr	r3, [r7, #20]
 8000c94:	005b      	lsls	r3, r3, #1
 8000c96:	fa02 f303 	lsl.w	r3, r2, r3
 8000c9a:	693a      	ldr	r2, [r7, #16]
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	693a      	ldr	r2, [r7, #16]
 8000ca4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	685b      	ldr	r3, [r3, #4]
 8000caa:	f003 0303 	and.w	r3, r3, #3
 8000cae:	2b02      	cmp	r3, #2
 8000cb0:	d123      	bne.n	8000cfa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000cb2:	697b      	ldr	r3, [r7, #20]
 8000cb4:	08da      	lsrs	r2, r3, #3
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	3208      	adds	r2, #8
 8000cba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cbe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	f003 0307 	and.w	r3, r3, #7
 8000cc6:	009b      	lsls	r3, r3, #2
 8000cc8:	220f      	movs	r2, #15
 8000cca:	fa02 f303 	lsl.w	r3, r2, r3
 8000cce:	43db      	mvns	r3, r3
 8000cd0:	693a      	ldr	r2, [r7, #16]
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	691a      	ldr	r2, [r3, #16]
 8000cda:	697b      	ldr	r3, [r7, #20]
 8000cdc:	f003 0307 	and.w	r3, r3, #7
 8000ce0:	009b      	lsls	r3, r3, #2
 8000ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce6:	693a      	ldr	r2, [r7, #16]
 8000ce8:	4313      	orrs	r3, r2
 8000cea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	08da      	lsrs	r2, r3, #3
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	3208      	adds	r2, #8
 8000cf4:	6939      	ldr	r1, [r7, #16]
 8000cf6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	005b      	lsls	r3, r3, #1
 8000d04:	2203      	movs	r2, #3
 8000d06:	fa02 f303 	lsl.w	r3, r2, r3
 8000d0a:	43db      	mvns	r3, r3
 8000d0c:	693a      	ldr	r2, [r7, #16]
 8000d0e:	4013      	ands	r3, r2
 8000d10:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	685b      	ldr	r3, [r3, #4]
 8000d16:	f003 0203 	and.w	r2, r3, #3
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	005b      	lsls	r3, r3, #1
 8000d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d22:	693a      	ldr	r2, [r7, #16]
 8000d24:	4313      	orrs	r3, r2
 8000d26:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	693a      	ldr	r2, [r7, #16]
 8000d2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	685b      	ldr	r3, [r3, #4]
 8000d32:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	f000 80a6 	beq.w	8000e88 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d3c:	4b5b      	ldr	r3, [pc, #364]	; (8000eac <HAL_GPIO_Init+0x2e4>)
 8000d3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d40:	4a5a      	ldr	r2, [pc, #360]	; (8000eac <HAL_GPIO_Init+0x2e4>)
 8000d42:	f043 0301 	orr.w	r3, r3, #1
 8000d46:	6613      	str	r3, [r2, #96]	; 0x60
 8000d48:	4b58      	ldr	r3, [pc, #352]	; (8000eac <HAL_GPIO_Init+0x2e4>)
 8000d4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d4c:	f003 0301 	and.w	r3, r3, #1
 8000d50:	60bb      	str	r3, [r7, #8]
 8000d52:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000d54:	4a56      	ldr	r2, [pc, #344]	; (8000eb0 <HAL_GPIO_Init+0x2e8>)
 8000d56:	697b      	ldr	r3, [r7, #20]
 8000d58:	089b      	lsrs	r3, r3, #2
 8000d5a:	3302      	adds	r3, #2
 8000d5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d60:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000d62:	697b      	ldr	r3, [r7, #20]
 8000d64:	f003 0303 	and.w	r3, r3, #3
 8000d68:	009b      	lsls	r3, r3, #2
 8000d6a:	220f      	movs	r2, #15
 8000d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d70:	43db      	mvns	r3, r3
 8000d72:	693a      	ldr	r2, [r7, #16]
 8000d74:	4013      	ands	r3, r2
 8000d76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000d7e:	d01f      	beq.n	8000dc0 <HAL_GPIO_Init+0x1f8>
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	4a4c      	ldr	r2, [pc, #304]	; (8000eb4 <HAL_GPIO_Init+0x2ec>)
 8000d84:	4293      	cmp	r3, r2
 8000d86:	d019      	beq.n	8000dbc <HAL_GPIO_Init+0x1f4>
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	4a4b      	ldr	r2, [pc, #300]	; (8000eb8 <HAL_GPIO_Init+0x2f0>)
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	d013      	beq.n	8000db8 <HAL_GPIO_Init+0x1f0>
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	4a4a      	ldr	r2, [pc, #296]	; (8000ebc <HAL_GPIO_Init+0x2f4>)
 8000d94:	4293      	cmp	r3, r2
 8000d96:	d00d      	beq.n	8000db4 <HAL_GPIO_Init+0x1ec>
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	4a49      	ldr	r2, [pc, #292]	; (8000ec0 <HAL_GPIO_Init+0x2f8>)
 8000d9c:	4293      	cmp	r3, r2
 8000d9e:	d007      	beq.n	8000db0 <HAL_GPIO_Init+0x1e8>
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	4a48      	ldr	r2, [pc, #288]	; (8000ec4 <HAL_GPIO_Init+0x2fc>)
 8000da4:	4293      	cmp	r3, r2
 8000da6:	d101      	bne.n	8000dac <HAL_GPIO_Init+0x1e4>
 8000da8:	2305      	movs	r3, #5
 8000daa:	e00a      	b.n	8000dc2 <HAL_GPIO_Init+0x1fa>
 8000dac:	2306      	movs	r3, #6
 8000dae:	e008      	b.n	8000dc2 <HAL_GPIO_Init+0x1fa>
 8000db0:	2304      	movs	r3, #4
 8000db2:	e006      	b.n	8000dc2 <HAL_GPIO_Init+0x1fa>
 8000db4:	2303      	movs	r3, #3
 8000db6:	e004      	b.n	8000dc2 <HAL_GPIO_Init+0x1fa>
 8000db8:	2302      	movs	r3, #2
 8000dba:	e002      	b.n	8000dc2 <HAL_GPIO_Init+0x1fa>
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	e000      	b.n	8000dc2 <HAL_GPIO_Init+0x1fa>
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	697a      	ldr	r2, [r7, #20]
 8000dc4:	f002 0203 	and.w	r2, r2, #3
 8000dc8:	0092      	lsls	r2, r2, #2
 8000dca:	4093      	lsls	r3, r2
 8000dcc:	693a      	ldr	r2, [r7, #16]
 8000dce:	4313      	orrs	r3, r2
 8000dd0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000dd2:	4937      	ldr	r1, [pc, #220]	; (8000eb0 <HAL_GPIO_Init+0x2e8>)
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	089b      	lsrs	r3, r3, #2
 8000dd8:	3302      	adds	r3, #2
 8000dda:	693a      	ldr	r2, [r7, #16]
 8000ddc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000de0:	4b39      	ldr	r3, [pc, #228]	; (8000ec8 <HAL_GPIO_Init+0x300>)
 8000de2:	689b      	ldr	r3, [r3, #8]
 8000de4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	43db      	mvns	r3, r3
 8000dea:	693a      	ldr	r2, [r7, #16]
 8000dec:	4013      	ands	r3, r2
 8000dee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d003      	beq.n	8000e04 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8000dfc:	693a      	ldr	r2, [r7, #16]
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	4313      	orrs	r3, r2
 8000e02:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000e04:	4a30      	ldr	r2, [pc, #192]	; (8000ec8 <HAL_GPIO_Init+0x300>)
 8000e06:	693b      	ldr	r3, [r7, #16]
 8000e08:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000e0a:	4b2f      	ldr	r3, [pc, #188]	; (8000ec8 <HAL_GPIO_Init+0x300>)
 8000e0c:	68db      	ldr	r3, [r3, #12]
 8000e0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	43db      	mvns	r3, r3
 8000e14:	693a      	ldr	r2, [r7, #16]
 8000e16:	4013      	ands	r3, r2
 8000e18:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d003      	beq.n	8000e2e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8000e26:	693a      	ldr	r2, [r7, #16]
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000e2e:	4a26      	ldr	r2, [pc, #152]	; (8000ec8 <HAL_GPIO_Init+0x300>)
 8000e30:	693b      	ldr	r3, [r7, #16]
 8000e32:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8000e34:	4b24      	ldr	r3, [pc, #144]	; (8000ec8 <HAL_GPIO_Init+0x300>)
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	43db      	mvns	r3, r3
 8000e3e:	693a      	ldr	r2, [r7, #16]
 8000e40:	4013      	ands	r3, r2
 8000e42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d003      	beq.n	8000e58 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8000e50:	693a      	ldr	r2, [r7, #16]
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	4313      	orrs	r3, r2
 8000e56:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000e58:	4a1b      	ldr	r2, [pc, #108]	; (8000ec8 <HAL_GPIO_Init+0x300>)
 8000e5a:	693b      	ldr	r3, [r7, #16]
 8000e5c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000e5e:	4b1a      	ldr	r3, [pc, #104]	; (8000ec8 <HAL_GPIO_Init+0x300>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	43db      	mvns	r3, r3
 8000e68:	693a      	ldr	r2, [r7, #16]
 8000e6a:	4013      	ands	r3, r2
 8000e6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d003      	beq.n	8000e82 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8000e7a:	693a      	ldr	r2, [r7, #16]
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	4313      	orrs	r3, r2
 8000e80:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000e82:	4a11      	ldr	r2, [pc, #68]	; (8000ec8 <HAL_GPIO_Init+0x300>)
 8000e84:	693b      	ldr	r3, [r7, #16]
 8000e86:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	3301      	adds	r3, #1
 8000e8c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	fa22 f303 	lsr.w	r3, r2, r3
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	f47f ae9d 	bne.w	8000bd8 <HAL_GPIO_Init+0x10>
  }
}
 8000e9e:	bf00      	nop
 8000ea0:	bf00      	nop
 8000ea2:	371c      	adds	r7, #28
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr
 8000eac:	40021000 	.word	0x40021000
 8000eb0:	40010000 	.word	0x40010000
 8000eb4:	48000400 	.word	0x48000400
 8000eb8:	48000800 	.word	0x48000800
 8000ebc:	48000c00 	.word	0x48000c00
 8000ec0:	48001000 	.word	0x48001000
 8000ec4:	48001400 	.word	0x48001400
 8000ec8:	40010400 	.word	0x40010400

08000ecc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	460b      	mov	r3, r1
 8000ed6:	807b      	strh	r3, [r7, #2]
 8000ed8:	4613      	mov	r3, r2
 8000eda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000edc:	787b      	ldrb	r3, [r7, #1]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d003      	beq.n	8000eea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ee2:	887a      	ldrh	r2, [r7, #2]
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ee8:	e002      	b.n	8000ef0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000eea:	887a      	ldrh	r2, [r7, #2]
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000ef0:	bf00      	nop
 8000ef2:	370c      	adds	r7, #12
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr

08000efc <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b085      	sub	sp, #20
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
 8000f04:	460b      	mov	r3, r1
 8000f06:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	695b      	ldr	r3, [r3, #20]
 8000f0c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000f0e:	887a      	ldrh	r2, [r7, #2]
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	4013      	ands	r3, r2
 8000f14:	041a      	lsls	r2, r3, #16
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	43d9      	mvns	r1, r3
 8000f1a:	887b      	ldrh	r3, [r7, #2]
 8000f1c:	400b      	ands	r3, r1
 8000f1e:	431a      	orrs	r2, r3
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	619a      	str	r2, [r3, #24]
}
 8000f24:	bf00      	nop
 8000f26:	3714      	adds	r7, #20
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr

08000f30 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b085      	sub	sp, #20
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d141      	bne.n	8000fc2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000f3e:	4b4b      	ldr	r3, [pc, #300]	; (800106c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000f46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f4a:	d131      	bne.n	8000fb0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000f4c:	4b47      	ldr	r3, [pc, #284]	; (800106c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000f52:	4a46      	ldr	r2, [pc, #280]	; (800106c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000f58:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f5c:	4b43      	ldr	r3, [pc, #268]	; (800106c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000f64:	4a41      	ldr	r2, [pc, #260]	; (800106c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f6a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000f6c:	4b40      	ldr	r3, [pc, #256]	; (8001070 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	2232      	movs	r2, #50	; 0x32
 8000f72:	fb02 f303 	mul.w	r3, r2, r3
 8000f76:	4a3f      	ldr	r2, [pc, #252]	; (8001074 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000f78:	fba2 2303 	umull	r2, r3, r2, r3
 8000f7c:	0c9b      	lsrs	r3, r3, #18
 8000f7e:	3301      	adds	r3, #1
 8000f80:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000f82:	e002      	b.n	8000f8a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	3b01      	subs	r3, #1
 8000f88:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000f8a:	4b38      	ldr	r3, [pc, #224]	; (800106c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f8c:	695b      	ldr	r3, [r3, #20]
 8000f8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f96:	d102      	bne.n	8000f9e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d1f2      	bne.n	8000f84 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000f9e:	4b33      	ldr	r3, [pc, #204]	; (800106c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fa0:	695b      	ldr	r3, [r3, #20]
 8000fa2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fa6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000faa:	d158      	bne.n	800105e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000fac:	2303      	movs	r3, #3
 8000fae:	e057      	b.n	8001060 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000fb0:	4b2e      	ldr	r3, [pc, #184]	; (800106c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000fb6:	4a2d      	ldr	r2, [pc, #180]	; (800106c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fb8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000fbc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8000fc0:	e04d      	b.n	800105e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000fc8:	d141      	bne.n	800104e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000fca:	4b28      	ldr	r3, [pc, #160]	; (800106c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000fd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000fd6:	d131      	bne.n	800103c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000fd8:	4b24      	ldr	r3, [pc, #144]	; (800106c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fda:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000fde:	4a23      	ldr	r2, [pc, #140]	; (800106c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fe0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fe4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fe8:	4b20      	ldr	r3, [pc, #128]	; (800106c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000ff0:	4a1e      	ldr	r2, [pc, #120]	; (800106c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000ff2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ff6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000ff8:	4b1d      	ldr	r3, [pc, #116]	; (8001070 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	2232      	movs	r2, #50	; 0x32
 8000ffe:	fb02 f303 	mul.w	r3, r2, r3
 8001002:	4a1c      	ldr	r2, [pc, #112]	; (8001074 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001004:	fba2 2303 	umull	r2, r3, r2, r3
 8001008:	0c9b      	lsrs	r3, r3, #18
 800100a:	3301      	adds	r3, #1
 800100c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800100e:	e002      	b.n	8001016 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	3b01      	subs	r3, #1
 8001014:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001016:	4b15      	ldr	r3, [pc, #84]	; (800106c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001018:	695b      	ldr	r3, [r3, #20]
 800101a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800101e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001022:	d102      	bne.n	800102a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d1f2      	bne.n	8001010 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800102a:	4b10      	ldr	r3, [pc, #64]	; (800106c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800102c:	695b      	ldr	r3, [r3, #20]
 800102e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001032:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001036:	d112      	bne.n	800105e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001038:	2303      	movs	r3, #3
 800103a:	e011      	b.n	8001060 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800103c:	4b0b      	ldr	r3, [pc, #44]	; (800106c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800103e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001042:	4a0a      	ldr	r2, [pc, #40]	; (800106c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001044:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001048:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800104c:	e007      	b.n	800105e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800104e:	4b07      	ldr	r3, [pc, #28]	; (800106c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001056:	4a05      	ldr	r2, [pc, #20]	; (800106c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001058:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800105c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800105e:	2300      	movs	r3, #0
}
 8001060:	4618      	mov	r0, r3
 8001062:	3714      	adds	r7, #20
 8001064:	46bd      	mov	sp, r7
 8001066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106a:	4770      	bx	lr
 800106c:	40007000 	.word	0x40007000
 8001070:	20000000 	.word	0x20000000
 8001074:	431bde83 	.word	0x431bde83

08001078 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800107c:	4b05      	ldr	r3, [pc, #20]	; (8001094 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800107e:	689b      	ldr	r3, [r3, #8]
 8001080:	4a04      	ldr	r2, [pc, #16]	; (8001094 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001082:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001086:	6093      	str	r3, [r2, #8]
}
 8001088:	bf00      	nop
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	40007000 	.word	0x40007000

08001098 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b088      	sub	sp, #32
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d101      	bne.n	80010aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010a6:	2301      	movs	r3, #1
 80010a8:	e306      	b.n	80016b8 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f003 0301 	and.w	r3, r3, #1
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d075      	beq.n	80011a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80010b6:	4b97      	ldr	r3, [pc, #604]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 80010b8:	689b      	ldr	r3, [r3, #8]
 80010ba:	f003 030c 	and.w	r3, r3, #12
 80010be:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80010c0:	4b94      	ldr	r3, [pc, #592]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 80010c2:	68db      	ldr	r3, [r3, #12]
 80010c4:	f003 0303 	and.w	r3, r3, #3
 80010c8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80010ca:	69bb      	ldr	r3, [r7, #24]
 80010cc:	2b0c      	cmp	r3, #12
 80010ce:	d102      	bne.n	80010d6 <HAL_RCC_OscConfig+0x3e>
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	2b03      	cmp	r3, #3
 80010d4:	d002      	beq.n	80010dc <HAL_RCC_OscConfig+0x44>
 80010d6:	69bb      	ldr	r3, [r7, #24]
 80010d8:	2b08      	cmp	r3, #8
 80010da:	d10b      	bne.n	80010f4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010dc:	4b8d      	ldr	r3, [pc, #564]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d05b      	beq.n	80011a0 <HAL_RCC_OscConfig+0x108>
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d157      	bne.n	80011a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80010f0:	2301      	movs	r3, #1
 80010f2:	e2e1      	b.n	80016b8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010fc:	d106      	bne.n	800110c <HAL_RCC_OscConfig+0x74>
 80010fe:	4b85      	ldr	r3, [pc, #532]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a84      	ldr	r2, [pc, #528]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 8001104:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001108:	6013      	str	r3, [r2, #0]
 800110a:	e01d      	b.n	8001148 <HAL_RCC_OscConfig+0xb0>
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001114:	d10c      	bne.n	8001130 <HAL_RCC_OscConfig+0x98>
 8001116:	4b7f      	ldr	r3, [pc, #508]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	4a7e      	ldr	r2, [pc, #504]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 800111c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001120:	6013      	str	r3, [r2, #0]
 8001122:	4b7c      	ldr	r3, [pc, #496]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	4a7b      	ldr	r2, [pc, #492]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 8001128:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800112c:	6013      	str	r3, [r2, #0]
 800112e:	e00b      	b.n	8001148 <HAL_RCC_OscConfig+0xb0>
 8001130:	4b78      	ldr	r3, [pc, #480]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4a77      	ldr	r2, [pc, #476]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 8001136:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800113a:	6013      	str	r3, [r2, #0]
 800113c:	4b75      	ldr	r3, [pc, #468]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a74      	ldr	r2, [pc, #464]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 8001142:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001146:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d013      	beq.n	8001178 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001150:	f7ff fc28 	bl	80009a4 <HAL_GetTick>
 8001154:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001156:	e008      	b.n	800116a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001158:	f7ff fc24 	bl	80009a4 <HAL_GetTick>
 800115c:	4602      	mov	r2, r0
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	2b64      	cmp	r3, #100	; 0x64
 8001164:	d901      	bls.n	800116a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001166:	2303      	movs	r3, #3
 8001168:	e2a6      	b.n	80016b8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800116a:	4b6a      	ldr	r3, [pc, #424]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001172:	2b00      	cmp	r3, #0
 8001174:	d0f0      	beq.n	8001158 <HAL_RCC_OscConfig+0xc0>
 8001176:	e014      	b.n	80011a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001178:	f7ff fc14 	bl	80009a4 <HAL_GetTick>
 800117c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800117e:	e008      	b.n	8001192 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001180:	f7ff fc10 	bl	80009a4 <HAL_GetTick>
 8001184:	4602      	mov	r2, r0
 8001186:	693b      	ldr	r3, [r7, #16]
 8001188:	1ad3      	subs	r3, r2, r3
 800118a:	2b64      	cmp	r3, #100	; 0x64
 800118c:	d901      	bls.n	8001192 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800118e:	2303      	movs	r3, #3
 8001190:	e292      	b.n	80016b8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001192:	4b60      	ldr	r3, [pc, #384]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800119a:	2b00      	cmp	r3, #0
 800119c:	d1f0      	bne.n	8001180 <HAL_RCC_OscConfig+0xe8>
 800119e:	e000      	b.n	80011a2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f003 0302 	and.w	r3, r3, #2
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d075      	beq.n	800129a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011ae:	4b59      	ldr	r3, [pc, #356]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 80011b0:	689b      	ldr	r3, [r3, #8]
 80011b2:	f003 030c 	and.w	r3, r3, #12
 80011b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80011b8:	4b56      	ldr	r3, [pc, #344]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 80011ba:	68db      	ldr	r3, [r3, #12]
 80011bc:	f003 0303 	and.w	r3, r3, #3
 80011c0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80011c2:	69bb      	ldr	r3, [r7, #24]
 80011c4:	2b0c      	cmp	r3, #12
 80011c6:	d102      	bne.n	80011ce <HAL_RCC_OscConfig+0x136>
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	2b02      	cmp	r3, #2
 80011cc:	d002      	beq.n	80011d4 <HAL_RCC_OscConfig+0x13c>
 80011ce:	69bb      	ldr	r3, [r7, #24]
 80011d0:	2b04      	cmp	r3, #4
 80011d2:	d11f      	bne.n	8001214 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80011d4:	4b4f      	ldr	r3, [pc, #316]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d005      	beq.n	80011ec <HAL_RCC_OscConfig+0x154>
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d101      	bne.n	80011ec <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80011e8:	2301      	movs	r3, #1
 80011ea:	e265      	b.n	80016b8 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011ec:	4b49      	ldr	r3, [pc, #292]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	691b      	ldr	r3, [r3, #16]
 80011f8:	061b      	lsls	r3, r3, #24
 80011fa:	4946      	ldr	r1, [pc, #280]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 80011fc:	4313      	orrs	r3, r2
 80011fe:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001200:	4b45      	ldr	r3, [pc, #276]	; (8001318 <HAL_RCC_OscConfig+0x280>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff fb81 	bl	800090c <HAL_InitTick>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d043      	beq.n	8001298 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001210:	2301      	movs	r3, #1
 8001212:	e251      	b.n	80016b8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	68db      	ldr	r3, [r3, #12]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d023      	beq.n	8001264 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800121c:	4b3d      	ldr	r3, [pc, #244]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4a3c      	ldr	r2, [pc, #240]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 8001222:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001226:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001228:	f7ff fbbc 	bl	80009a4 <HAL_GetTick>
 800122c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800122e:	e008      	b.n	8001242 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001230:	f7ff fbb8 	bl	80009a4 <HAL_GetTick>
 8001234:	4602      	mov	r2, r0
 8001236:	693b      	ldr	r3, [r7, #16]
 8001238:	1ad3      	subs	r3, r2, r3
 800123a:	2b02      	cmp	r3, #2
 800123c:	d901      	bls.n	8001242 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800123e:	2303      	movs	r3, #3
 8001240:	e23a      	b.n	80016b8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001242:	4b34      	ldr	r3, [pc, #208]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800124a:	2b00      	cmp	r3, #0
 800124c:	d0f0      	beq.n	8001230 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800124e:	4b31      	ldr	r3, [pc, #196]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	691b      	ldr	r3, [r3, #16]
 800125a:	061b      	lsls	r3, r3, #24
 800125c:	492d      	ldr	r1, [pc, #180]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 800125e:	4313      	orrs	r3, r2
 8001260:	604b      	str	r3, [r1, #4]
 8001262:	e01a      	b.n	800129a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001264:	4b2b      	ldr	r3, [pc, #172]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a2a      	ldr	r2, [pc, #168]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 800126a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800126e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001270:	f7ff fb98 	bl	80009a4 <HAL_GetTick>
 8001274:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001276:	e008      	b.n	800128a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001278:	f7ff fb94 	bl	80009a4 <HAL_GetTick>
 800127c:	4602      	mov	r2, r0
 800127e:	693b      	ldr	r3, [r7, #16]
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	2b02      	cmp	r3, #2
 8001284:	d901      	bls.n	800128a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001286:	2303      	movs	r3, #3
 8001288:	e216      	b.n	80016b8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800128a:	4b22      	ldr	r3, [pc, #136]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001292:	2b00      	cmp	r3, #0
 8001294:	d1f0      	bne.n	8001278 <HAL_RCC_OscConfig+0x1e0>
 8001296:	e000      	b.n	800129a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001298:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f003 0308 	and.w	r3, r3, #8
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d041      	beq.n	800132a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	695b      	ldr	r3, [r3, #20]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d01c      	beq.n	80012e8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012ae:	4b19      	ldr	r3, [pc, #100]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 80012b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80012b4:	4a17      	ldr	r2, [pc, #92]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 80012b6:	f043 0301 	orr.w	r3, r3, #1
 80012ba:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012be:	f7ff fb71 	bl	80009a4 <HAL_GetTick>
 80012c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80012c4:	e008      	b.n	80012d8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012c6:	f7ff fb6d 	bl	80009a4 <HAL_GetTick>
 80012ca:	4602      	mov	r2, r0
 80012cc:	693b      	ldr	r3, [r7, #16]
 80012ce:	1ad3      	subs	r3, r2, r3
 80012d0:	2b02      	cmp	r3, #2
 80012d2:	d901      	bls.n	80012d8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80012d4:	2303      	movs	r3, #3
 80012d6:	e1ef      	b.n	80016b8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80012d8:	4b0e      	ldr	r3, [pc, #56]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 80012da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80012de:	f003 0302 	and.w	r3, r3, #2
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d0ef      	beq.n	80012c6 <HAL_RCC_OscConfig+0x22e>
 80012e6:	e020      	b.n	800132a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012e8:	4b0a      	ldr	r3, [pc, #40]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 80012ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80012ee:	4a09      	ldr	r2, [pc, #36]	; (8001314 <HAL_RCC_OscConfig+0x27c>)
 80012f0:	f023 0301 	bic.w	r3, r3, #1
 80012f4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012f8:	f7ff fb54 	bl	80009a4 <HAL_GetTick>
 80012fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80012fe:	e00d      	b.n	800131c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001300:	f7ff fb50 	bl	80009a4 <HAL_GetTick>
 8001304:	4602      	mov	r2, r0
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	2b02      	cmp	r3, #2
 800130c:	d906      	bls.n	800131c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800130e:	2303      	movs	r3, #3
 8001310:	e1d2      	b.n	80016b8 <HAL_RCC_OscConfig+0x620>
 8001312:	bf00      	nop
 8001314:	40021000 	.word	0x40021000
 8001318:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800131c:	4b8c      	ldr	r3, [pc, #560]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 800131e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001322:	f003 0302 	and.w	r3, r3, #2
 8001326:	2b00      	cmp	r3, #0
 8001328:	d1ea      	bne.n	8001300 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f003 0304 	and.w	r3, r3, #4
 8001332:	2b00      	cmp	r3, #0
 8001334:	f000 80a6 	beq.w	8001484 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001338:	2300      	movs	r3, #0
 800133a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800133c:	4b84      	ldr	r3, [pc, #528]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 800133e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001340:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001344:	2b00      	cmp	r3, #0
 8001346:	d101      	bne.n	800134c <HAL_RCC_OscConfig+0x2b4>
 8001348:	2301      	movs	r3, #1
 800134a:	e000      	b.n	800134e <HAL_RCC_OscConfig+0x2b6>
 800134c:	2300      	movs	r3, #0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d00d      	beq.n	800136e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001352:	4b7f      	ldr	r3, [pc, #508]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 8001354:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001356:	4a7e      	ldr	r2, [pc, #504]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 8001358:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800135c:	6593      	str	r3, [r2, #88]	; 0x58
 800135e:	4b7c      	ldr	r3, [pc, #496]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 8001360:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001362:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001366:	60fb      	str	r3, [r7, #12]
 8001368:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800136a:	2301      	movs	r3, #1
 800136c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800136e:	4b79      	ldr	r3, [pc, #484]	; (8001554 <HAL_RCC_OscConfig+0x4bc>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001376:	2b00      	cmp	r3, #0
 8001378:	d118      	bne.n	80013ac <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800137a:	4b76      	ldr	r3, [pc, #472]	; (8001554 <HAL_RCC_OscConfig+0x4bc>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4a75      	ldr	r2, [pc, #468]	; (8001554 <HAL_RCC_OscConfig+0x4bc>)
 8001380:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001384:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001386:	f7ff fb0d 	bl	80009a4 <HAL_GetTick>
 800138a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800138c:	e008      	b.n	80013a0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800138e:	f7ff fb09 	bl	80009a4 <HAL_GetTick>
 8001392:	4602      	mov	r2, r0
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	1ad3      	subs	r3, r2, r3
 8001398:	2b02      	cmp	r3, #2
 800139a:	d901      	bls.n	80013a0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800139c:	2303      	movs	r3, #3
 800139e:	e18b      	b.n	80016b8 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013a0:	4b6c      	ldr	r3, [pc, #432]	; (8001554 <HAL_RCC_OscConfig+0x4bc>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d0f0      	beq.n	800138e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	689b      	ldr	r3, [r3, #8]
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d108      	bne.n	80013c6 <HAL_RCC_OscConfig+0x32e>
 80013b4:	4b66      	ldr	r3, [pc, #408]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 80013b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80013ba:	4a65      	ldr	r2, [pc, #404]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 80013bc:	f043 0301 	orr.w	r3, r3, #1
 80013c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80013c4:	e024      	b.n	8001410 <HAL_RCC_OscConfig+0x378>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	689b      	ldr	r3, [r3, #8]
 80013ca:	2b05      	cmp	r3, #5
 80013cc:	d110      	bne.n	80013f0 <HAL_RCC_OscConfig+0x358>
 80013ce:	4b60      	ldr	r3, [pc, #384]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 80013d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80013d4:	4a5e      	ldr	r2, [pc, #376]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 80013d6:	f043 0304 	orr.w	r3, r3, #4
 80013da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80013de:	4b5c      	ldr	r3, [pc, #368]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 80013e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80013e4:	4a5a      	ldr	r2, [pc, #360]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 80013e6:	f043 0301 	orr.w	r3, r3, #1
 80013ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80013ee:	e00f      	b.n	8001410 <HAL_RCC_OscConfig+0x378>
 80013f0:	4b57      	ldr	r3, [pc, #348]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 80013f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80013f6:	4a56      	ldr	r2, [pc, #344]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 80013f8:	f023 0301 	bic.w	r3, r3, #1
 80013fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001400:	4b53      	ldr	r3, [pc, #332]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 8001402:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001406:	4a52      	ldr	r2, [pc, #328]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 8001408:	f023 0304 	bic.w	r3, r3, #4
 800140c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d016      	beq.n	8001446 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001418:	f7ff fac4 	bl	80009a4 <HAL_GetTick>
 800141c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800141e:	e00a      	b.n	8001436 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001420:	f7ff fac0 	bl	80009a4 <HAL_GetTick>
 8001424:	4602      	mov	r2, r0
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	1ad3      	subs	r3, r2, r3
 800142a:	f241 3288 	movw	r2, #5000	; 0x1388
 800142e:	4293      	cmp	r3, r2
 8001430:	d901      	bls.n	8001436 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001432:	2303      	movs	r3, #3
 8001434:	e140      	b.n	80016b8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001436:	4b46      	ldr	r3, [pc, #280]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 8001438:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800143c:	f003 0302 	and.w	r3, r3, #2
 8001440:	2b00      	cmp	r3, #0
 8001442:	d0ed      	beq.n	8001420 <HAL_RCC_OscConfig+0x388>
 8001444:	e015      	b.n	8001472 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001446:	f7ff faad 	bl	80009a4 <HAL_GetTick>
 800144a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800144c:	e00a      	b.n	8001464 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800144e:	f7ff faa9 	bl	80009a4 <HAL_GetTick>
 8001452:	4602      	mov	r2, r0
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	1ad3      	subs	r3, r2, r3
 8001458:	f241 3288 	movw	r2, #5000	; 0x1388
 800145c:	4293      	cmp	r3, r2
 800145e:	d901      	bls.n	8001464 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001460:	2303      	movs	r3, #3
 8001462:	e129      	b.n	80016b8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001464:	4b3a      	ldr	r3, [pc, #232]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 8001466:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800146a:	f003 0302 	and.w	r3, r3, #2
 800146e:	2b00      	cmp	r3, #0
 8001470:	d1ed      	bne.n	800144e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001472:	7ffb      	ldrb	r3, [r7, #31]
 8001474:	2b01      	cmp	r3, #1
 8001476:	d105      	bne.n	8001484 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001478:	4b35      	ldr	r3, [pc, #212]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 800147a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800147c:	4a34      	ldr	r2, [pc, #208]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 800147e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001482:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f003 0320 	and.w	r3, r3, #32
 800148c:	2b00      	cmp	r3, #0
 800148e:	d03c      	beq.n	800150a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	699b      	ldr	r3, [r3, #24]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d01c      	beq.n	80014d2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001498:	4b2d      	ldr	r3, [pc, #180]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 800149a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800149e:	4a2c      	ldr	r2, [pc, #176]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 80014a0:	f043 0301 	orr.w	r3, r3, #1
 80014a4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014a8:	f7ff fa7c 	bl	80009a4 <HAL_GetTick>
 80014ac:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80014ae:	e008      	b.n	80014c2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80014b0:	f7ff fa78 	bl	80009a4 <HAL_GetTick>
 80014b4:	4602      	mov	r2, r0
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	1ad3      	subs	r3, r2, r3
 80014ba:	2b02      	cmp	r3, #2
 80014bc:	d901      	bls.n	80014c2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80014be:	2303      	movs	r3, #3
 80014c0:	e0fa      	b.n	80016b8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80014c2:	4b23      	ldr	r3, [pc, #140]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 80014c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80014c8:	f003 0302 	and.w	r3, r3, #2
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d0ef      	beq.n	80014b0 <HAL_RCC_OscConfig+0x418>
 80014d0:	e01b      	b.n	800150a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80014d2:	4b1f      	ldr	r3, [pc, #124]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 80014d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80014d8:	4a1d      	ldr	r2, [pc, #116]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 80014da:	f023 0301 	bic.w	r3, r3, #1
 80014de:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014e2:	f7ff fa5f 	bl	80009a4 <HAL_GetTick>
 80014e6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80014e8:	e008      	b.n	80014fc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80014ea:	f7ff fa5b 	bl	80009a4 <HAL_GetTick>
 80014ee:	4602      	mov	r2, r0
 80014f0:	693b      	ldr	r3, [r7, #16]
 80014f2:	1ad3      	subs	r3, r2, r3
 80014f4:	2b02      	cmp	r3, #2
 80014f6:	d901      	bls.n	80014fc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80014f8:	2303      	movs	r3, #3
 80014fa:	e0dd      	b.n	80016b8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80014fc:	4b14      	ldr	r3, [pc, #80]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 80014fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001502:	f003 0302 	and.w	r3, r3, #2
 8001506:	2b00      	cmp	r3, #0
 8001508:	d1ef      	bne.n	80014ea <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	69db      	ldr	r3, [r3, #28]
 800150e:	2b00      	cmp	r3, #0
 8001510:	f000 80d1 	beq.w	80016b6 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001514:	4b0e      	ldr	r3, [pc, #56]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 8001516:	689b      	ldr	r3, [r3, #8]
 8001518:	f003 030c 	and.w	r3, r3, #12
 800151c:	2b0c      	cmp	r3, #12
 800151e:	f000 808b 	beq.w	8001638 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	69db      	ldr	r3, [r3, #28]
 8001526:	2b02      	cmp	r3, #2
 8001528:	d15e      	bne.n	80015e8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800152a:	4b09      	ldr	r3, [pc, #36]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a08      	ldr	r2, [pc, #32]	; (8001550 <HAL_RCC_OscConfig+0x4b8>)
 8001530:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001534:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001536:	f7ff fa35 	bl	80009a4 <HAL_GetTick>
 800153a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800153c:	e00c      	b.n	8001558 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800153e:	f7ff fa31 	bl	80009a4 <HAL_GetTick>
 8001542:	4602      	mov	r2, r0
 8001544:	693b      	ldr	r3, [r7, #16]
 8001546:	1ad3      	subs	r3, r2, r3
 8001548:	2b02      	cmp	r3, #2
 800154a:	d905      	bls.n	8001558 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800154c:	2303      	movs	r3, #3
 800154e:	e0b3      	b.n	80016b8 <HAL_RCC_OscConfig+0x620>
 8001550:	40021000 	.word	0x40021000
 8001554:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001558:	4b59      	ldr	r3, [pc, #356]	; (80016c0 <HAL_RCC_OscConfig+0x628>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001560:	2b00      	cmp	r3, #0
 8001562:	d1ec      	bne.n	800153e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001564:	4b56      	ldr	r3, [pc, #344]	; (80016c0 <HAL_RCC_OscConfig+0x628>)
 8001566:	68da      	ldr	r2, [r3, #12]
 8001568:	4b56      	ldr	r3, [pc, #344]	; (80016c4 <HAL_RCC_OscConfig+0x62c>)
 800156a:	4013      	ands	r3, r2
 800156c:	687a      	ldr	r2, [r7, #4]
 800156e:	6a11      	ldr	r1, [r2, #32]
 8001570:	687a      	ldr	r2, [r7, #4]
 8001572:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001574:	3a01      	subs	r2, #1
 8001576:	0112      	lsls	r2, r2, #4
 8001578:	4311      	orrs	r1, r2
 800157a:	687a      	ldr	r2, [r7, #4]
 800157c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800157e:	0212      	lsls	r2, r2, #8
 8001580:	4311      	orrs	r1, r2
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001586:	0852      	lsrs	r2, r2, #1
 8001588:	3a01      	subs	r2, #1
 800158a:	0552      	lsls	r2, r2, #21
 800158c:	4311      	orrs	r1, r2
 800158e:	687a      	ldr	r2, [r7, #4]
 8001590:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001592:	0852      	lsrs	r2, r2, #1
 8001594:	3a01      	subs	r2, #1
 8001596:	0652      	lsls	r2, r2, #25
 8001598:	4311      	orrs	r1, r2
 800159a:	687a      	ldr	r2, [r7, #4]
 800159c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800159e:	06d2      	lsls	r2, r2, #27
 80015a0:	430a      	orrs	r2, r1
 80015a2:	4947      	ldr	r1, [pc, #284]	; (80016c0 <HAL_RCC_OscConfig+0x628>)
 80015a4:	4313      	orrs	r3, r2
 80015a6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015a8:	4b45      	ldr	r3, [pc, #276]	; (80016c0 <HAL_RCC_OscConfig+0x628>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a44      	ldr	r2, [pc, #272]	; (80016c0 <HAL_RCC_OscConfig+0x628>)
 80015ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80015b2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80015b4:	4b42      	ldr	r3, [pc, #264]	; (80016c0 <HAL_RCC_OscConfig+0x628>)
 80015b6:	68db      	ldr	r3, [r3, #12]
 80015b8:	4a41      	ldr	r2, [pc, #260]	; (80016c0 <HAL_RCC_OscConfig+0x628>)
 80015ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80015be:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015c0:	f7ff f9f0 	bl	80009a4 <HAL_GetTick>
 80015c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015c6:	e008      	b.n	80015da <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015c8:	f7ff f9ec 	bl	80009a4 <HAL_GetTick>
 80015cc:	4602      	mov	r2, r0
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	1ad3      	subs	r3, r2, r3
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d901      	bls.n	80015da <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80015d6:	2303      	movs	r3, #3
 80015d8:	e06e      	b.n	80016b8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015da:	4b39      	ldr	r3, [pc, #228]	; (80016c0 <HAL_RCC_OscConfig+0x628>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d0f0      	beq.n	80015c8 <HAL_RCC_OscConfig+0x530>
 80015e6:	e066      	b.n	80016b6 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015e8:	4b35      	ldr	r3, [pc, #212]	; (80016c0 <HAL_RCC_OscConfig+0x628>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a34      	ldr	r2, [pc, #208]	; (80016c0 <HAL_RCC_OscConfig+0x628>)
 80015ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80015f2:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80015f4:	4b32      	ldr	r3, [pc, #200]	; (80016c0 <HAL_RCC_OscConfig+0x628>)
 80015f6:	68db      	ldr	r3, [r3, #12]
 80015f8:	4a31      	ldr	r2, [pc, #196]	; (80016c0 <HAL_RCC_OscConfig+0x628>)
 80015fa:	f023 0303 	bic.w	r3, r3, #3
 80015fe:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001600:	4b2f      	ldr	r3, [pc, #188]	; (80016c0 <HAL_RCC_OscConfig+0x628>)
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	4a2e      	ldr	r2, [pc, #184]	; (80016c0 <HAL_RCC_OscConfig+0x628>)
 8001606:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800160a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800160e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001610:	f7ff f9c8 	bl	80009a4 <HAL_GetTick>
 8001614:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001616:	e008      	b.n	800162a <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001618:	f7ff f9c4 	bl	80009a4 <HAL_GetTick>
 800161c:	4602      	mov	r2, r0
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	2b02      	cmp	r3, #2
 8001624:	d901      	bls.n	800162a <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8001626:	2303      	movs	r3, #3
 8001628:	e046      	b.n	80016b8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800162a:	4b25      	ldr	r3, [pc, #148]	; (80016c0 <HAL_RCC_OscConfig+0x628>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001632:	2b00      	cmp	r3, #0
 8001634:	d1f0      	bne.n	8001618 <HAL_RCC_OscConfig+0x580>
 8001636:	e03e      	b.n	80016b6 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	69db      	ldr	r3, [r3, #28]
 800163c:	2b01      	cmp	r3, #1
 800163e:	d101      	bne.n	8001644 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	e039      	b.n	80016b8 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001644:	4b1e      	ldr	r3, [pc, #120]	; (80016c0 <HAL_RCC_OscConfig+0x628>)
 8001646:	68db      	ldr	r3, [r3, #12]
 8001648:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	f003 0203 	and.w	r2, r3, #3
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6a1b      	ldr	r3, [r3, #32]
 8001654:	429a      	cmp	r2, r3
 8001656:	d12c      	bne.n	80016b2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001662:	3b01      	subs	r3, #1
 8001664:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001666:	429a      	cmp	r2, r3
 8001668:	d123      	bne.n	80016b2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001674:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001676:	429a      	cmp	r2, r3
 8001678:	d11b      	bne.n	80016b2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001684:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001686:	429a      	cmp	r2, r3
 8001688:	d113      	bne.n	80016b2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800168a:	697b      	ldr	r3, [r7, #20]
 800168c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001694:	085b      	lsrs	r3, r3, #1
 8001696:	3b01      	subs	r3, #1
 8001698:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800169a:	429a      	cmp	r2, r3
 800169c:	d109      	bne.n	80016b2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800169e:	697b      	ldr	r3, [r7, #20]
 80016a0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016a8:	085b      	lsrs	r3, r3, #1
 80016aa:	3b01      	subs	r3, #1
 80016ac:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80016ae:	429a      	cmp	r2, r3
 80016b0:	d001      	beq.n	80016b6 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 80016b2:	2301      	movs	r3, #1
 80016b4:	e000      	b.n	80016b8 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 80016b6:	2300      	movs	r3, #0
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	3720      	adds	r7, #32
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	40021000 	.word	0x40021000
 80016c4:	019f800c 	.word	0x019f800c

080016c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b086      	sub	sp, #24
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
 80016d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80016d2:	2300      	movs	r3, #0
 80016d4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d101      	bne.n	80016e0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80016dc:	2301      	movs	r3, #1
 80016de:	e11e      	b.n	800191e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80016e0:	4b91      	ldr	r3, [pc, #580]	; (8001928 <HAL_RCC_ClockConfig+0x260>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f003 030f 	and.w	r3, r3, #15
 80016e8:	683a      	ldr	r2, [r7, #0]
 80016ea:	429a      	cmp	r2, r3
 80016ec:	d910      	bls.n	8001710 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016ee:	4b8e      	ldr	r3, [pc, #568]	; (8001928 <HAL_RCC_ClockConfig+0x260>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f023 020f 	bic.w	r2, r3, #15
 80016f6:	498c      	ldr	r1, [pc, #560]	; (8001928 <HAL_RCC_ClockConfig+0x260>)
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	4313      	orrs	r3, r2
 80016fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016fe:	4b8a      	ldr	r3, [pc, #552]	; (8001928 <HAL_RCC_ClockConfig+0x260>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f003 030f 	and.w	r3, r3, #15
 8001706:	683a      	ldr	r2, [r7, #0]
 8001708:	429a      	cmp	r2, r3
 800170a:	d001      	beq.n	8001710 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800170c:	2301      	movs	r3, #1
 800170e:	e106      	b.n	800191e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f003 0301 	and.w	r3, r3, #1
 8001718:	2b00      	cmp	r3, #0
 800171a:	d073      	beq.n	8001804 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	2b03      	cmp	r3, #3
 8001722:	d129      	bne.n	8001778 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001724:	4b81      	ldr	r3, [pc, #516]	; (800192c <HAL_RCC_ClockConfig+0x264>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800172c:	2b00      	cmp	r3, #0
 800172e:	d101      	bne.n	8001734 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	e0f4      	b.n	800191e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001734:	f000 f966 	bl	8001a04 <RCC_GetSysClockFreqFromPLLSource>
 8001738:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800173a:	693b      	ldr	r3, [r7, #16]
 800173c:	4a7c      	ldr	r2, [pc, #496]	; (8001930 <HAL_RCC_ClockConfig+0x268>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d93f      	bls.n	80017c2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001742:	4b7a      	ldr	r3, [pc, #488]	; (800192c <HAL_RCC_ClockConfig+0x264>)
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d009      	beq.n	8001762 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001756:	2b00      	cmp	r3, #0
 8001758:	d033      	beq.n	80017c2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800175e:	2b00      	cmp	r3, #0
 8001760:	d12f      	bne.n	80017c2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001762:	4b72      	ldr	r3, [pc, #456]	; (800192c <HAL_RCC_ClockConfig+0x264>)
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800176a:	4a70      	ldr	r2, [pc, #448]	; (800192c <HAL_RCC_ClockConfig+0x264>)
 800176c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001770:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001772:	2380      	movs	r3, #128	; 0x80
 8001774:	617b      	str	r3, [r7, #20]
 8001776:	e024      	b.n	80017c2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	2b02      	cmp	r3, #2
 800177e:	d107      	bne.n	8001790 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001780:	4b6a      	ldr	r3, [pc, #424]	; (800192c <HAL_RCC_ClockConfig+0x264>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001788:	2b00      	cmp	r3, #0
 800178a:	d109      	bne.n	80017a0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800178c:	2301      	movs	r3, #1
 800178e:	e0c6      	b.n	800191e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001790:	4b66      	ldr	r3, [pc, #408]	; (800192c <HAL_RCC_ClockConfig+0x264>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001798:	2b00      	cmp	r3, #0
 800179a:	d101      	bne.n	80017a0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800179c:	2301      	movs	r3, #1
 800179e:	e0be      	b.n	800191e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80017a0:	f000 f8ce 	bl	8001940 <HAL_RCC_GetSysClockFreq>
 80017a4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80017a6:	693b      	ldr	r3, [r7, #16]
 80017a8:	4a61      	ldr	r2, [pc, #388]	; (8001930 <HAL_RCC_ClockConfig+0x268>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d909      	bls.n	80017c2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80017ae:	4b5f      	ldr	r3, [pc, #380]	; (800192c <HAL_RCC_ClockConfig+0x264>)
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80017b6:	4a5d      	ldr	r2, [pc, #372]	; (800192c <HAL_RCC_ClockConfig+0x264>)
 80017b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017bc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80017be:	2380      	movs	r3, #128	; 0x80
 80017c0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80017c2:	4b5a      	ldr	r3, [pc, #360]	; (800192c <HAL_RCC_ClockConfig+0x264>)
 80017c4:	689b      	ldr	r3, [r3, #8]
 80017c6:	f023 0203 	bic.w	r2, r3, #3
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	4957      	ldr	r1, [pc, #348]	; (800192c <HAL_RCC_ClockConfig+0x264>)
 80017d0:	4313      	orrs	r3, r2
 80017d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80017d4:	f7ff f8e6 	bl	80009a4 <HAL_GetTick>
 80017d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017da:	e00a      	b.n	80017f2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017dc:	f7ff f8e2 	bl	80009a4 <HAL_GetTick>
 80017e0:	4602      	mov	r2, r0
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d901      	bls.n	80017f2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80017ee:	2303      	movs	r3, #3
 80017f0:	e095      	b.n	800191e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017f2:	4b4e      	ldr	r3, [pc, #312]	; (800192c <HAL_RCC_ClockConfig+0x264>)
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	f003 020c 	and.w	r2, r3, #12
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	429a      	cmp	r2, r3
 8001802:	d1eb      	bne.n	80017dc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f003 0302 	and.w	r3, r3, #2
 800180c:	2b00      	cmp	r3, #0
 800180e:	d023      	beq.n	8001858 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f003 0304 	and.w	r3, r3, #4
 8001818:	2b00      	cmp	r3, #0
 800181a:	d005      	beq.n	8001828 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800181c:	4b43      	ldr	r3, [pc, #268]	; (800192c <HAL_RCC_ClockConfig+0x264>)
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	4a42      	ldr	r2, [pc, #264]	; (800192c <HAL_RCC_ClockConfig+0x264>)
 8001822:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001826:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f003 0308 	and.w	r3, r3, #8
 8001830:	2b00      	cmp	r3, #0
 8001832:	d007      	beq.n	8001844 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001834:	4b3d      	ldr	r3, [pc, #244]	; (800192c <HAL_RCC_ClockConfig+0x264>)
 8001836:	689b      	ldr	r3, [r3, #8]
 8001838:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800183c:	4a3b      	ldr	r2, [pc, #236]	; (800192c <HAL_RCC_ClockConfig+0x264>)
 800183e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001842:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001844:	4b39      	ldr	r3, [pc, #228]	; (800192c <HAL_RCC_ClockConfig+0x264>)
 8001846:	689b      	ldr	r3, [r3, #8]
 8001848:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	4936      	ldr	r1, [pc, #216]	; (800192c <HAL_RCC_ClockConfig+0x264>)
 8001852:	4313      	orrs	r3, r2
 8001854:	608b      	str	r3, [r1, #8]
 8001856:	e008      	b.n	800186a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	2b80      	cmp	r3, #128	; 0x80
 800185c:	d105      	bne.n	800186a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800185e:	4b33      	ldr	r3, [pc, #204]	; (800192c <HAL_RCC_ClockConfig+0x264>)
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	4a32      	ldr	r2, [pc, #200]	; (800192c <HAL_RCC_ClockConfig+0x264>)
 8001864:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001868:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800186a:	4b2f      	ldr	r3, [pc, #188]	; (8001928 <HAL_RCC_ClockConfig+0x260>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f003 030f 	and.w	r3, r3, #15
 8001872:	683a      	ldr	r2, [r7, #0]
 8001874:	429a      	cmp	r2, r3
 8001876:	d21d      	bcs.n	80018b4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001878:	4b2b      	ldr	r3, [pc, #172]	; (8001928 <HAL_RCC_ClockConfig+0x260>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f023 020f 	bic.w	r2, r3, #15
 8001880:	4929      	ldr	r1, [pc, #164]	; (8001928 <HAL_RCC_ClockConfig+0x260>)
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	4313      	orrs	r3, r2
 8001886:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001888:	f7ff f88c 	bl	80009a4 <HAL_GetTick>
 800188c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800188e:	e00a      	b.n	80018a6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001890:	f7ff f888 	bl	80009a4 <HAL_GetTick>
 8001894:	4602      	mov	r2, r0
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	f241 3288 	movw	r2, #5000	; 0x1388
 800189e:	4293      	cmp	r3, r2
 80018a0:	d901      	bls.n	80018a6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80018a2:	2303      	movs	r3, #3
 80018a4:	e03b      	b.n	800191e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018a6:	4b20      	ldr	r3, [pc, #128]	; (8001928 <HAL_RCC_ClockConfig+0x260>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f003 030f 	and.w	r3, r3, #15
 80018ae:	683a      	ldr	r2, [r7, #0]
 80018b0:	429a      	cmp	r2, r3
 80018b2:	d1ed      	bne.n	8001890 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 0304 	and.w	r3, r3, #4
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d008      	beq.n	80018d2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018c0:	4b1a      	ldr	r3, [pc, #104]	; (800192c <HAL_RCC_ClockConfig+0x264>)
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	4917      	ldr	r1, [pc, #92]	; (800192c <HAL_RCC_ClockConfig+0x264>)
 80018ce:	4313      	orrs	r3, r2
 80018d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f003 0308 	and.w	r3, r3, #8
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d009      	beq.n	80018f2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018de:	4b13      	ldr	r3, [pc, #76]	; (800192c <HAL_RCC_ClockConfig+0x264>)
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	691b      	ldr	r3, [r3, #16]
 80018ea:	00db      	lsls	r3, r3, #3
 80018ec:	490f      	ldr	r1, [pc, #60]	; (800192c <HAL_RCC_ClockConfig+0x264>)
 80018ee:	4313      	orrs	r3, r2
 80018f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80018f2:	f000 f825 	bl	8001940 <HAL_RCC_GetSysClockFreq>
 80018f6:	4602      	mov	r2, r0
 80018f8:	4b0c      	ldr	r3, [pc, #48]	; (800192c <HAL_RCC_ClockConfig+0x264>)
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	091b      	lsrs	r3, r3, #4
 80018fe:	f003 030f 	and.w	r3, r3, #15
 8001902:	490c      	ldr	r1, [pc, #48]	; (8001934 <HAL_RCC_ClockConfig+0x26c>)
 8001904:	5ccb      	ldrb	r3, [r1, r3]
 8001906:	f003 031f 	and.w	r3, r3, #31
 800190a:	fa22 f303 	lsr.w	r3, r2, r3
 800190e:	4a0a      	ldr	r2, [pc, #40]	; (8001938 <HAL_RCC_ClockConfig+0x270>)
 8001910:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001912:	4b0a      	ldr	r3, [pc, #40]	; (800193c <HAL_RCC_ClockConfig+0x274>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4618      	mov	r0, r3
 8001918:	f7fe fff8 	bl	800090c <HAL_InitTick>
 800191c:	4603      	mov	r3, r0
}
 800191e:	4618      	mov	r0, r3
 8001920:	3718      	adds	r7, #24
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	40022000 	.word	0x40022000
 800192c:	40021000 	.word	0x40021000
 8001930:	04c4b400 	.word	0x04c4b400
 8001934:	08002344 	.word	0x08002344
 8001938:	20000000 	.word	0x20000000
 800193c:	20000004 	.word	0x20000004

08001940 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001940:	b480      	push	{r7}
 8001942:	b087      	sub	sp, #28
 8001944:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001946:	4b2c      	ldr	r3, [pc, #176]	; (80019f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001948:	689b      	ldr	r3, [r3, #8]
 800194a:	f003 030c 	and.w	r3, r3, #12
 800194e:	2b04      	cmp	r3, #4
 8001950:	d102      	bne.n	8001958 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001952:	4b2a      	ldr	r3, [pc, #168]	; (80019fc <HAL_RCC_GetSysClockFreq+0xbc>)
 8001954:	613b      	str	r3, [r7, #16]
 8001956:	e047      	b.n	80019e8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001958:	4b27      	ldr	r3, [pc, #156]	; (80019f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	f003 030c 	and.w	r3, r3, #12
 8001960:	2b08      	cmp	r3, #8
 8001962:	d102      	bne.n	800196a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001964:	4b26      	ldr	r3, [pc, #152]	; (8001a00 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001966:	613b      	str	r3, [r7, #16]
 8001968:	e03e      	b.n	80019e8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800196a:	4b23      	ldr	r3, [pc, #140]	; (80019f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	f003 030c 	and.w	r3, r3, #12
 8001972:	2b0c      	cmp	r3, #12
 8001974:	d136      	bne.n	80019e4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001976:	4b20      	ldr	r3, [pc, #128]	; (80019f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001978:	68db      	ldr	r3, [r3, #12]
 800197a:	f003 0303 	and.w	r3, r3, #3
 800197e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001980:	4b1d      	ldr	r3, [pc, #116]	; (80019f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001982:	68db      	ldr	r3, [r3, #12]
 8001984:	091b      	lsrs	r3, r3, #4
 8001986:	f003 030f 	and.w	r3, r3, #15
 800198a:	3301      	adds	r3, #1
 800198c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	2b03      	cmp	r3, #3
 8001992:	d10c      	bne.n	80019ae <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001994:	4a1a      	ldr	r2, [pc, #104]	; (8001a00 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001996:	68bb      	ldr	r3, [r7, #8]
 8001998:	fbb2 f3f3 	udiv	r3, r2, r3
 800199c:	4a16      	ldr	r2, [pc, #88]	; (80019f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800199e:	68d2      	ldr	r2, [r2, #12]
 80019a0:	0a12      	lsrs	r2, r2, #8
 80019a2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80019a6:	fb02 f303 	mul.w	r3, r2, r3
 80019aa:	617b      	str	r3, [r7, #20]
      break;
 80019ac:	e00c      	b.n	80019c8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80019ae:	4a13      	ldr	r2, [pc, #76]	; (80019fc <HAL_RCC_GetSysClockFreq+0xbc>)
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80019b6:	4a10      	ldr	r2, [pc, #64]	; (80019f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80019b8:	68d2      	ldr	r2, [r2, #12]
 80019ba:	0a12      	lsrs	r2, r2, #8
 80019bc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80019c0:	fb02 f303 	mul.w	r3, r2, r3
 80019c4:	617b      	str	r3, [r7, #20]
      break;
 80019c6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80019c8:	4b0b      	ldr	r3, [pc, #44]	; (80019f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80019ca:	68db      	ldr	r3, [r3, #12]
 80019cc:	0e5b      	lsrs	r3, r3, #25
 80019ce:	f003 0303 	and.w	r3, r3, #3
 80019d2:	3301      	adds	r3, #1
 80019d4:	005b      	lsls	r3, r3, #1
 80019d6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80019d8:	697a      	ldr	r2, [r7, #20]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80019e0:	613b      	str	r3, [r7, #16]
 80019e2:	e001      	b.n	80019e8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80019e4:	2300      	movs	r3, #0
 80019e6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80019e8:	693b      	ldr	r3, [r7, #16]
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	371c      	adds	r7, #28
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	40021000 	.word	0x40021000
 80019fc:	00f42400 	.word	0x00f42400
 8001a00:	007a1200 	.word	0x007a1200

08001a04 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b087      	sub	sp, #28
 8001a08:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001a0a:	4b1e      	ldr	r3, [pc, #120]	; (8001a84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001a0c:	68db      	ldr	r3, [r3, #12]
 8001a0e:	f003 0303 	and.w	r3, r3, #3
 8001a12:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001a14:	4b1b      	ldr	r3, [pc, #108]	; (8001a84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001a16:	68db      	ldr	r3, [r3, #12]
 8001a18:	091b      	lsrs	r3, r3, #4
 8001a1a:	f003 030f 	and.w	r3, r3, #15
 8001a1e:	3301      	adds	r3, #1
 8001a20:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	2b03      	cmp	r3, #3
 8001a26:	d10c      	bne.n	8001a42 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001a28:	4a17      	ldr	r2, [pc, #92]	; (8001a88 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a30:	4a14      	ldr	r2, [pc, #80]	; (8001a84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001a32:	68d2      	ldr	r2, [r2, #12]
 8001a34:	0a12      	lsrs	r2, r2, #8
 8001a36:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001a3a:	fb02 f303 	mul.w	r3, r2, r3
 8001a3e:	617b      	str	r3, [r7, #20]
    break;
 8001a40:	e00c      	b.n	8001a5c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001a42:	4a12      	ldr	r2, [pc, #72]	; (8001a8c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a4a:	4a0e      	ldr	r2, [pc, #56]	; (8001a84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001a4c:	68d2      	ldr	r2, [r2, #12]
 8001a4e:	0a12      	lsrs	r2, r2, #8
 8001a50:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001a54:	fb02 f303 	mul.w	r3, r2, r3
 8001a58:	617b      	str	r3, [r7, #20]
    break;
 8001a5a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001a5c:	4b09      	ldr	r3, [pc, #36]	; (8001a84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	0e5b      	lsrs	r3, r3, #25
 8001a62:	f003 0303 	and.w	r3, r3, #3
 8001a66:	3301      	adds	r3, #1
 8001a68:	005b      	lsls	r3, r3, #1
 8001a6a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001a6c:	697a      	ldr	r2, [r7, #20]
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a74:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001a76:	687b      	ldr	r3, [r7, #4]
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	371c      	adds	r7, #28
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr
 8001a84:	40021000 	.word	0x40021000
 8001a88:	007a1200 	.word	0x007a1200
 8001a8c:	00f42400 	.word	0x00f42400

08001a90 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d101      	bne.n	8001aa2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e09d      	b.n	8001bde <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d108      	bne.n	8001abc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001ab2:	d009      	beq.n	8001ac8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	61da      	str	r2, [r3, #28]
 8001aba:	e005      	b.n	8001ac8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2200      	movs	r2, #0
 8001ac0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2200      	movs	r2, #0
 8001acc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001ad4:	b2db      	uxtb	r3, r3
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d106      	bne.n	8001ae8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2200      	movs	r2, #0
 8001ade:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	f7fe fdf6 	bl	80006d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2202      	movs	r2, #2
 8001aec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	681a      	ldr	r2, [r3, #0]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001afe:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	68db      	ldr	r3, [r3, #12]
 8001b04:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001b08:	d902      	bls.n	8001b10 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	60fb      	str	r3, [r7, #12]
 8001b0e:	e002      	b.n	8001b16 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001b10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b14:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	68db      	ldr	r3, [r3, #12]
 8001b1a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8001b1e:	d007      	beq.n	8001b30 <HAL_SPI_Init+0xa0>
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001b28:	d002      	beq.n	8001b30 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001b40:	431a      	orrs	r2, r3
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	691b      	ldr	r3, [r3, #16]
 8001b46:	f003 0302 	and.w	r3, r3, #2
 8001b4a:	431a      	orrs	r2, r3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	695b      	ldr	r3, [r3, #20]
 8001b50:	f003 0301 	and.w	r3, r3, #1
 8001b54:	431a      	orrs	r2, r3
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	699b      	ldr	r3, [r3, #24]
 8001b5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b5e:	431a      	orrs	r2, r3
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	69db      	ldr	r3, [r3, #28]
 8001b64:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001b68:	431a      	orrs	r2, r3
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6a1b      	ldr	r3, [r3, #32]
 8001b6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b72:	ea42 0103 	orr.w	r1, r2, r3
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b7a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	430a      	orrs	r2, r1
 8001b84:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	699b      	ldr	r3, [r3, #24]
 8001b8a:	0c1b      	lsrs	r3, r3, #16
 8001b8c:	f003 0204 	and.w	r2, r3, #4
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b94:	f003 0310 	and.w	r3, r3, #16
 8001b98:	431a      	orrs	r2, r3
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b9e:	f003 0308 	and.w	r3, r3, #8
 8001ba2:	431a      	orrs	r2, r3
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	68db      	ldr	r3, [r3, #12]
 8001ba8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001bac:	ea42 0103 	orr.w	r1, r2, r3
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	430a      	orrs	r2, r1
 8001bbc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	69da      	ldr	r2, [r3, #28]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001bcc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8001bdc:	2300      	movs	r3, #0
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	3710      	adds	r7, #16
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}

08001be6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001be6:	b580      	push	{r7, lr}
 8001be8:	b08a      	sub	sp, #40	; 0x28
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	60f8      	str	r0, [r7, #12]
 8001bee:	60b9      	str	r1, [r7, #8]
 8001bf0:	607a      	str	r2, [r7, #4]
 8001bf2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d101      	bne.n	8001c0c <HAL_SPI_TransmitReceive+0x26>
 8001c08:	2302      	movs	r3, #2
 8001c0a:	e1fb      	b.n	8002004 <HAL_SPI_TransmitReceive+0x41e>
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	2201      	movs	r2, #1
 8001c10:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001c14:	f7fe fec6 	bl	80009a4 <HAL_GetTick>
 8001c18:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001c20:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8001c28:	887b      	ldrh	r3, [r7, #2]
 8001c2a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8001c2c:	887b      	ldrh	r3, [r7, #2]
 8001c2e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001c30:	7efb      	ldrb	r3, [r7, #27]
 8001c32:	2b01      	cmp	r3, #1
 8001c34:	d00e      	beq.n	8001c54 <HAL_SPI_TransmitReceive+0x6e>
 8001c36:	697b      	ldr	r3, [r7, #20]
 8001c38:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001c3c:	d106      	bne.n	8001c4c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d102      	bne.n	8001c4c <HAL_SPI_TransmitReceive+0x66>
 8001c46:	7efb      	ldrb	r3, [r7, #27]
 8001c48:	2b04      	cmp	r3, #4
 8001c4a:	d003      	beq.n	8001c54 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8001c52:	e1cd      	b.n	8001ff0 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d005      	beq.n	8001c66 <HAL_SPI_TransmitReceive+0x80>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d002      	beq.n	8001c66 <HAL_SPI_TransmitReceive+0x80>
 8001c60:	887b      	ldrh	r3, [r7, #2]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d103      	bne.n	8001c6e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8001c66:	2301      	movs	r3, #1
 8001c68:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8001c6c:	e1c0      	b.n	8001ff0 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	2b04      	cmp	r3, #4
 8001c78:	d003      	beq.n	8001c82 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	2205      	movs	r2, #5
 8001c7e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	2200      	movs	r2, #0
 8001c86:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	687a      	ldr	r2, [r7, #4]
 8001c8c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	887a      	ldrh	r2, [r7, #2]
 8001c92:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	887a      	ldrh	r2, [r7, #2]
 8001c9a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	68ba      	ldr	r2, [r7, #8]
 8001ca2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	887a      	ldrh	r2, [r7, #2]
 8001ca8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	887a      	ldrh	r2, [r7, #2]
 8001cae:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001cc4:	d802      	bhi.n	8001ccc <HAL_SPI_TransmitReceive+0xe6>
 8001cc6:	8a3b      	ldrh	r3, [r7, #16]
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d908      	bls.n	8001cde <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	685a      	ldr	r2, [r3, #4]
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001cda:	605a      	str	r2, [r3, #4]
 8001cdc:	e007      	b.n	8001cee <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	685a      	ldr	r2, [r3, #4]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001cec:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cf8:	2b40      	cmp	r3, #64	; 0x40
 8001cfa:	d007      	beq.n	8001d0c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001d0a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001d14:	d97c      	bls.n	8001e10 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d002      	beq.n	8001d24 <HAL_SPI_TransmitReceive+0x13e>
 8001d1e:	8a7b      	ldrh	r3, [r7, #18]
 8001d20:	2b01      	cmp	r3, #1
 8001d22:	d169      	bne.n	8001df8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d28:	881a      	ldrh	r2, [r3, #0]
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d34:	1c9a      	adds	r2, r3, #2
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d3e:	b29b      	uxth	r3, r3
 8001d40:	3b01      	subs	r3, #1
 8001d42:	b29a      	uxth	r2, r3
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001d48:	e056      	b.n	8001df8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	f003 0302 	and.w	r3, r3, #2
 8001d54:	2b02      	cmp	r3, #2
 8001d56:	d11b      	bne.n	8001d90 <HAL_SPI_TransmitReceive+0x1aa>
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d5c:	b29b      	uxth	r3, r3
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d016      	beq.n	8001d90 <HAL_SPI_TransmitReceive+0x1aa>
 8001d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d113      	bne.n	8001d90 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d6c:	881a      	ldrh	r2, [r3, #0]
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d78:	1c9a      	adds	r2, r3, #2
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d82:	b29b      	uxth	r3, r3
 8001d84:	3b01      	subs	r3, #1
 8001d86:	b29a      	uxth	r2, r3
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	f003 0301 	and.w	r3, r3, #1
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d11c      	bne.n	8001dd8 <HAL_SPI_TransmitReceive+0x1f2>
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001da4:	b29b      	uxth	r3, r3
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d016      	beq.n	8001dd8 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	68da      	ldr	r2, [r3, #12]
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db4:	b292      	uxth	r2, r2
 8001db6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dbc:	1c9a      	adds	r2, r3, #2
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001dc8:	b29b      	uxth	r3, r3
 8001dca:	3b01      	subs	r3, #1
 8001dcc:	b29a      	uxth	r2, r3
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001dd8:	f7fe fde4 	bl	80009a4 <HAL_GetTick>
 8001ddc:	4602      	mov	r2, r0
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	1ad3      	subs	r3, r2, r3
 8001de2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d807      	bhi.n	8001df8 <HAL_SPI_TransmitReceive+0x212>
 8001de8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dee:	d003      	beq.n	8001df8 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8001df0:	2303      	movs	r3, #3
 8001df2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8001df6:	e0fb      	b.n	8001ff0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001dfc:	b29b      	uxth	r3, r3
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d1a3      	bne.n	8001d4a <HAL_SPI_TransmitReceive+0x164>
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001e08:	b29b      	uxth	r3, r3
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d19d      	bne.n	8001d4a <HAL_SPI_TransmitReceive+0x164>
 8001e0e:	e0df      	b.n	8001fd0 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d003      	beq.n	8001e20 <HAL_SPI_TransmitReceive+0x23a>
 8001e18:	8a7b      	ldrh	r3, [r7, #18]
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	f040 80cb 	bne.w	8001fb6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e24:	b29b      	uxth	r3, r3
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d912      	bls.n	8001e50 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e2e:	881a      	ldrh	r2, [r3, #0]
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e3a:	1c9a      	adds	r2, r3, #2
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	3b02      	subs	r3, #2
 8001e48:	b29a      	uxth	r2, r3
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001e4e:	e0b2      	b.n	8001fb6 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	330c      	adds	r3, #12
 8001e5a:	7812      	ldrb	r2, [r2, #0]
 8001e5c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e62:	1c5a      	adds	r2, r3, #1
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e6c:	b29b      	uxth	r3, r3
 8001e6e:	3b01      	subs	r3, #1
 8001e70:	b29a      	uxth	r2, r3
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001e76:	e09e      	b.n	8001fb6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	f003 0302 	and.w	r3, r3, #2
 8001e82:	2b02      	cmp	r3, #2
 8001e84:	d134      	bne.n	8001ef0 <HAL_SPI_TransmitReceive+0x30a>
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e8a:	b29b      	uxth	r3, r3
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d02f      	beq.n	8001ef0 <HAL_SPI_TransmitReceive+0x30a>
 8001e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d12c      	bne.n	8001ef0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e9a:	b29b      	uxth	r3, r3
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d912      	bls.n	8001ec6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ea4:	881a      	ldrh	r2, [r3, #0]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001eb0:	1c9a      	adds	r2, r3, #2
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001eba:	b29b      	uxth	r3, r3
 8001ebc:	3b02      	subs	r3, #2
 8001ebe:	b29a      	uxth	r2, r3
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001ec4:	e012      	b.n	8001eec <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	330c      	adds	r3, #12
 8001ed0:	7812      	ldrb	r2, [r2, #0]
 8001ed2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ed8:	1c5a      	adds	r2, r3, #1
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001ee2:	b29b      	uxth	r3, r3
 8001ee4:	3b01      	subs	r3, #1
 8001ee6:	b29a      	uxth	r2, r3
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001eec:	2300      	movs	r3, #0
 8001eee:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	f003 0301 	and.w	r3, r3, #1
 8001efa:	2b01      	cmp	r3, #1
 8001efc:	d148      	bne.n	8001f90 <HAL_SPI_TransmitReceive+0x3aa>
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001f04:	b29b      	uxth	r3, r3
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d042      	beq.n	8001f90 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001f10:	b29b      	uxth	r3, r3
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d923      	bls.n	8001f5e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	68da      	ldr	r2, [r3, #12]
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f20:	b292      	uxth	r2, r2
 8001f22:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f28:	1c9a      	adds	r2, r3, #2
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001f34:	b29b      	uxth	r3, r3
 8001f36:	3b02      	subs	r3, #2
 8001f38:	b29a      	uxth	r2, r3
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001f46:	b29b      	uxth	r3, r3
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d81f      	bhi.n	8001f8c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	685a      	ldr	r2, [r3, #4]
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001f5a:	605a      	str	r2, [r3, #4]
 8001f5c:	e016      	b.n	8001f8c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f103 020c 	add.w	r2, r3, #12
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6a:	7812      	ldrb	r2, [r2, #0]
 8001f6c:	b2d2      	uxtb	r2, r2
 8001f6e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f74:	1c5a      	adds	r2, r3, #1
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001f80:	b29b      	uxth	r3, r3
 8001f82:	3b01      	subs	r3, #1
 8001f84:	b29a      	uxth	r2, r3
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001f90:	f7fe fd08 	bl	80009a4 <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	69fb      	ldr	r3, [r7, #28]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d803      	bhi.n	8001fa8 <HAL_SPI_TransmitReceive+0x3c2>
 8001fa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fa6:	d102      	bne.n	8001fae <HAL_SPI_TransmitReceive+0x3c8>
 8001fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d103      	bne.n	8001fb6 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8001fb4:	e01c      	b.n	8001ff0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001fba:	b29b      	uxth	r3, r3
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	f47f af5b 	bne.w	8001e78 <HAL_SPI_TransmitReceive+0x292>
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001fc8:	b29b      	uxth	r3, r3
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	f47f af54 	bne.w	8001e78 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001fd0:	69fa      	ldr	r2, [r7, #28]
 8001fd2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001fd4:	68f8      	ldr	r0, [r7, #12]
 8001fd6:	f000 f937 	bl	8002248 <SPI_EndRxTxTransaction>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d006      	beq.n	8001fee <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	2220      	movs	r2, #32
 8001fea:	661a      	str	r2, [r3, #96]	; 0x60
 8001fec:	e000      	b.n	8001ff0 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8001fee:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8002000:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8002004:	4618      	mov	r0, r3
 8002006:	3728      	adds	r7, #40	; 0x28
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}

0800200c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b088      	sub	sp, #32
 8002010:	af00      	add	r7, sp, #0
 8002012:	60f8      	str	r0, [r7, #12]
 8002014:	60b9      	str	r1, [r7, #8]
 8002016:	603b      	str	r3, [r7, #0]
 8002018:	4613      	mov	r3, r2
 800201a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800201c:	f7fe fcc2 	bl	80009a4 <HAL_GetTick>
 8002020:	4602      	mov	r2, r0
 8002022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002024:	1a9b      	subs	r3, r3, r2
 8002026:	683a      	ldr	r2, [r7, #0]
 8002028:	4413      	add	r3, r2
 800202a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800202c:	f7fe fcba 	bl	80009a4 <HAL_GetTick>
 8002030:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002032:	4b39      	ldr	r3, [pc, #228]	; (8002118 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	015b      	lsls	r3, r3, #5
 8002038:	0d1b      	lsrs	r3, r3, #20
 800203a:	69fa      	ldr	r2, [r7, #28]
 800203c:	fb02 f303 	mul.w	r3, r2, r3
 8002040:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002042:	e054      	b.n	80020ee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	f1b3 3fff 	cmp.w	r3, #4294967295
 800204a:	d050      	beq.n	80020ee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800204c:	f7fe fcaa 	bl	80009a4 <HAL_GetTick>
 8002050:	4602      	mov	r2, r0
 8002052:	69bb      	ldr	r3, [r7, #24]
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	69fa      	ldr	r2, [r7, #28]
 8002058:	429a      	cmp	r2, r3
 800205a:	d902      	bls.n	8002062 <SPI_WaitFlagStateUntilTimeout+0x56>
 800205c:	69fb      	ldr	r3, [r7, #28]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d13d      	bne.n	80020de <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	685a      	ldr	r2, [r3, #4]
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002070:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800207a:	d111      	bne.n	80020a0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002084:	d004      	beq.n	8002090 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800208e:	d107      	bne.n	80020a0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800209e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80020a8:	d10f      	bne.n	80020ca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80020b8:	601a      	str	r2, [r3, #0]
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80020c8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	2201      	movs	r2, #1
 80020ce:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	2200      	movs	r2, #0
 80020d6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80020da:	2303      	movs	r3, #3
 80020dc:	e017      	b.n	800210e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d101      	bne.n	80020e8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80020e4:	2300      	movs	r3, #0
 80020e6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80020e8:	697b      	ldr	r3, [r7, #20]
 80020ea:	3b01      	subs	r3, #1
 80020ec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	689a      	ldr	r2, [r3, #8]
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	4013      	ands	r3, r2
 80020f8:	68ba      	ldr	r2, [r7, #8]
 80020fa:	429a      	cmp	r2, r3
 80020fc:	bf0c      	ite	eq
 80020fe:	2301      	moveq	r3, #1
 8002100:	2300      	movne	r3, #0
 8002102:	b2db      	uxtb	r3, r3
 8002104:	461a      	mov	r2, r3
 8002106:	79fb      	ldrb	r3, [r7, #7]
 8002108:	429a      	cmp	r2, r3
 800210a:	d19b      	bne.n	8002044 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800210c:	2300      	movs	r3, #0
}
 800210e:	4618      	mov	r0, r3
 8002110:	3720      	adds	r7, #32
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	20000000 	.word	0x20000000

0800211c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b08a      	sub	sp, #40	; 0x28
 8002120:	af00      	add	r7, sp, #0
 8002122:	60f8      	str	r0, [r7, #12]
 8002124:	60b9      	str	r1, [r7, #8]
 8002126:	607a      	str	r2, [r7, #4]
 8002128:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800212a:	2300      	movs	r3, #0
 800212c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800212e:	f7fe fc39 	bl	80009a4 <HAL_GetTick>
 8002132:	4602      	mov	r2, r0
 8002134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002136:	1a9b      	subs	r3, r3, r2
 8002138:	683a      	ldr	r2, [r7, #0]
 800213a:	4413      	add	r3, r2
 800213c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800213e:	f7fe fc31 	bl	80009a4 <HAL_GetTick>
 8002142:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	330c      	adds	r3, #12
 800214a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800214c:	4b3d      	ldr	r3, [pc, #244]	; (8002244 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	4613      	mov	r3, r2
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	4413      	add	r3, r2
 8002156:	00da      	lsls	r2, r3, #3
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	0d1b      	lsrs	r3, r3, #20
 800215c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800215e:	fb02 f303 	mul.w	r3, r2, r3
 8002162:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002164:	e060      	b.n	8002228 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800216c:	d107      	bne.n	800217e <SPI_WaitFifoStateUntilTimeout+0x62>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d104      	bne.n	800217e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	b2db      	uxtb	r3, r3
 800217a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800217c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002184:	d050      	beq.n	8002228 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002186:	f7fe fc0d 	bl	80009a4 <HAL_GetTick>
 800218a:	4602      	mov	r2, r0
 800218c:	6a3b      	ldr	r3, [r7, #32]
 800218e:	1ad3      	subs	r3, r2, r3
 8002190:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002192:	429a      	cmp	r2, r3
 8002194:	d902      	bls.n	800219c <SPI_WaitFifoStateUntilTimeout+0x80>
 8002196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002198:	2b00      	cmp	r3, #0
 800219a:	d13d      	bne.n	8002218 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	685a      	ldr	r2, [r3, #4]
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80021aa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80021b4:	d111      	bne.n	80021da <SPI_WaitFifoStateUntilTimeout+0xbe>
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80021be:	d004      	beq.n	80021ca <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021c8:	d107      	bne.n	80021da <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	681a      	ldr	r2, [r3, #0]
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80021d8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80021e2:	d10f      	bne.n	8002204 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	681a      	ldr	r2, [r3, #0]
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80021f2:	601a      	str	r2, [r3, #0]
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002202:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	2201      	movs	r2, #1
 8002208:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	2200      	movs	r2, #0
 8002210:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8002214:	2303      	movs	r3, #3
 8002216:	e010      	b.n	800223a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002218:	69bb      	ldr	r3, [r7, #24]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d101      	bne.n	8002222 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800221e:	2300      	movs	r3, #0
 8002220:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8002222:	69bb      	ldr	r3, [r7, #24]
 8002224:	3b01      	subs	r3, #1
 8002226:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	689a      	ldr	r2, [r3, #8]
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	4013      	ands	r3, r2
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	429a      	cmp	r2, r3
 8002236:	d196      	bne.n	8002166 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8002238:	2300      	movs	r3, #0
}
 800223a:	4618      	mov	r0, r3
 800223c:	3728      	adds	r7, #40	; 0x28
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	20000000 	.word	0x20000000

08002248 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b086      	sub	sp, #24
 800224c:	af02      	add	r7, sp, #8
 800224e:	60f8      	str	r0, [r7, #12]
 8002250:	60b9      	str	r1, [r7, #8]
 8002252:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	9300      	str	r3, [sp, #0]
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	2200      	movs	r2, #0
 800225c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8002260:	68f8      	ldr	r0, [r7, #12]
 8002262:	f7ff ff5b 	bl	800211c <SPI_WaitFifoStateUntilTimeout>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d007      	beq.n	800227c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002270:	f043 0220 	orr.w	r2, r3, #32
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002278:	2303      	movs	r3, #3
 800227a:	e027      	b.n	80022cc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	9300      	str	r3, [sp, #0]
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	2200      	movs	r2, #0
 8002284:	2180      	movs	r1, #128	; 0x80
 8002286:	68f8      	ldr	r0, [r7, #12]
 8002288:	f7ff fec0 	bl	800200c <SPI_WaitFlagStateUntilTimeout>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	d007      	beq.n	80022a2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002296:	f043 0220 	orr.w	r2, r3, #32
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800229e:	2303      	movs	r3, #3
 80022a0:	e014      	b.n	80022cc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	9300      	str	r3, [sp, #0]
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	2200      	movs	r2, #0
 80022aa:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80022ae:	68f8      	ldr	r0, [r7, #12]
 80022b0:	f7ff ff34 	bl	800211c <SPI_WaitFifoStateUntilTimeout>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d007      	beq.n	80022ca <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022be:	f043 0220 	orr.w	r2, r3, #32
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80022c6:	2303      	movs	r3, #3
 80022c8:	e000      	b.n	80022cc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80022ca:	2300      	movs	r3, #0
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3710      	adds	r7, #16
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}

080022d4 <memset>:
 80022d4:	4402      	add	r2, r0
 80022d6:	4603      	mov	r3, r0
 80022d8:	4293      	cmp	r3, r2
 80022da:	d100      	bne.n	80022de <memset+0xa>
 80022dc:	4770      	bx	lr
 80022de:	f803 1b01 	strb.w	r1, [r3], #1
 80022e2:	e7f9      	b.n	80022d8 <memset+0x4>

080022e4 <__libc_init_array>:
 80022e4:	b570      	push	{r4, r5, r6, lr}
 80022e6:	4d0d      	ldr	r5, [pc, #52]	; (800231c <__libc_init_array+0x38>)
 80022e8:	4c0d      	ldr	r4, [pc, #52]	; (8002320 <__libc_init_array+0x3c>)
 80022ea:	1b64      	subs	r4, r4, r5
 80022ec:	10a4      	asrs	r4, r4, #2
 80022ee:	2600      	movs	r6, #0
 80022f0:	42a6      	cmp	r6, r4
 80022f2:	d109      	bne.n	8002308 <__libc_init_array+0x24>
 80022f4:	4d0b      	ldr	r5, [pc, #44]	; (8002324 <__libc_init_array+0x40>)
 80022f6:	4c0c      	ldr	r4, [pc, #48]	; (8002328 <__libc_init_array+0x44>)
 80022f8:	f000 f818 	bl	800232c <_init>
 80022fc:	1b64      	subs	r4, r4, r5
 80022fe:	10a4      	asrs	r4, r4, #2
 8002300:	2600      	movs	r6, #0
 8002302:	42a6      	cmp	r6, r4
 8002304:	d105      	bne.n	8002312 <__libc_init_array+0x2e>
 8002306:	bd70      	pop	{r4, r5, r6, pc}
 8002308:	f855 3b04 	ldr.w	r3, [r5], #4
 800230c:	4798      	blx	r3
 800230e:	3601      	adds	r6, #1
 8002310:	e7ee      	b.n	80022f0 <__libc_init_array+0xc>
 8002312:	f855 3b04 	ldr.w	r3, [r5], #4
 8002316:	4798      	blx	r3
 8002318:	3601      	adds	r6, #1
 800231a:	e7f2      	b.n	8002302 <__libc_init_array+0x1e>
 800231c:	08002354 	.word	0x08002354
 8002320:	08002354 	.word	0x08002354
 8002324:	08002354 	.word	0x08002354
 8002328:	08002358 	.word	0x08002358

0800232c <_init>:
 800232c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800232e:	bf00      	nop
 8002330:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002332:	bc08      	pop	{r3}
 8002334:	469e      	mov	lr, r3
 8002336:	4770      	bx	lr

08002338 <_fini>:
 8002338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800233a:	bf00      	nop
 800233c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800233e:	bc08      	pop	{r3}
 8002340:	469e      	mov	lr, r3
 8002342:	4770      	bx	lr
