vendor_name = ModelSim
source_file = 1, /home/gme/guilherme.manske/quartus/Verilog/FFD/FFD.v
source_file = 1, /home/gme/guilherme.manske/quartus/Verilog/FFD/db/FFD.cbx.xml
design_name = FFD
instance = comp, \q~output\, q~output, FFD, 1
instance = comp, \clk~input\, clk~input, FFD, 1
instance = comp, \d~input\, d~input, FFD, 1
instance = comp, \q~reg0feeder\, q~reg0feeder, FFD, 1
instance = comp, \q~reg0\, q~reg0, FFD, 1
