Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "M:/desktop/project file/rns_modulo_adder/TC_to_binary_isim_beh.exe" -prj "M:/desktop/project file/rns_modulo_adder/TC_to_binary_beh.prj" "TC_to_binary" "work.glbl" 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "M:/desktop/project file/rns_modulo_adder/TC_to_binary.v" into library work
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module TC_to_binary
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 2 Verilog Units
Built simulation executable M:/desktop/project file/rns_modulo_adder/TC_to_binary_isim_beh.exe
Fuse Memory Usage: 27628 KB
Fuse CPU Usage: 468 ms
