0.6
2018.2
Jun 14 2018
20:41:02
H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.sim/sim_1/synth/func/xsim/LED_test_tb_func_synth.v,1544263484,verilog,,H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sim_1/new/LED_test_tb.v,,LED_test;clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;glbl,,,../../../../../lab_11_test.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sim_1/new/LED_test_tb.v,1544260117,verilog,,,,LED_test_tb,,,../../../../../lab_11_test.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/clock_5khz.v,1544252868,verilog,,H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_test.v,,clock_5khz,,,../../../../../lab_11_test.srcs/sources_1/ip/clk_wiz_0,,,,,
