
C011F4-test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b88  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08002c48  08002c48  00012c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002cdc  08002cdc  00020024  2**0
                  CONTENTS
  4 .ARM          00000000  08002cdc  08002cdc  00020024  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002cdc  08002cdc  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002cdc  08002cdc  00012cdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ce0  08002ce0  00012ce0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  08002ce4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000124  20000024  08002d08  00020024  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000148  08002d08  00020148  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009308  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000175e  00000000  00000000  00029354  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a10  00000000  00000000  0002aab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000958  00000000  00000000  0002b4c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000122b6  00000000  00000000  0002be20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ae25  00000000  00000000  0003e0d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000745d1  00000000  00000000  00048efb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000bd4cc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000240c  00000000  00000000  000bd51c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000024 	.word	0x20000024
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002c30 	.word	0x08002c30

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000028 	.word	0x20000028
 8000104:	08002c30 	.word	0x08002c30

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 facb 	bl	80007be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f81e 	bl	8000268 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f90c 	bl	8000448 <MX_GPIO_Init>
  MX_DMA_Init();
 8000230:	f000 f8e4 	bl	80003fc <MX_DMA_Init>
  MX_TIM3_Init();
 8000234:	f000 f856 	bl	80002e4 <MX_TIM3_Init>
//  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
//  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
//  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 500);
//  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 500);

  HAL_TIM_PWM_Start_DMA (&htim3, TIM_CHANNEL_3, (uint32_t*)pwmlist1, sizeof (pwmlist1) / sizeof (uint16_t));
 8000238:	4a08      	ldr	r2, [pc, #32]	; (800025c <main+0x3c>)
 800023a:	4809      	ldr	r0, [pc, #36]	; (8000260 <main+0x40>)
 800023c:	2305      	movs	r3, #5
 800023e:	2108      	movs	r1, #8
 8000240:	f001 fbf0 	bl	8001a24 <HAL_TIM_PWM_Start_DMA>
  htim3.State = HAL_TIM_STATE_READY;
 8000244:	4b06      	ldr	r3, [pc, #24]	; (8000260 <main+0x40>)
 8000246:	223d      	movs	r2, #61	; 0x3d
 8000248:	2101      	movs	r1, #1
 800024a:	5499      	strb	r1, [r3, r2]
  HAL_TIM_PWM_Start_DMA (&htim3, TIM_CHANNEL_4, (uint32_t*)pwmlist2, sizeof (pwmlist2) / sizeof (uint16_t));
 800024c:	4a05      	ldr	r2, [pc, #20]	; (8000264 <main+0x44>)
 800024e:	4804      	ldr	r0, [pc, #16]	; (8000260 <main+0x40>)
 8000250:	2305      	movs	r3, #5
 8000252:	210c      	movs	r1, #12
 8000254:	f001 fbe6 	bl	8001a24 <HAL_TIM_PWM_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000258:	e7fe      	b.n	8000258 <main+0x38>
 800025a:	46c0      	nop			; (mov r8, r8)
 800025c:	20000000 	.word	0x20000000
 8000260:	20000040 	.word	0x20000040
 8000264:	2000000c 	.word	0x2000000c

08000268 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000268:	b590      	push	{r4, r7, lr}
 800026a:	b08d      	sub	sp, #52	; 0x34
 800026c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800026e:	2414      	movs	r4, #20
 8000270:	193b      	adds	r3, r7, r4
 8000272:	0018      	movs	r0, r3
 8000274:	231c      	movs	r3, #28
 8000276:	001a      	movs	r2, r3
 8000278:	2100      	movs	r1, #0
 800027a:	f002 fcd1 	bl	8002c20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800027e:	003b      	movs	r3, r7
 8000280:	0018      	movs	r0, r3
 8000282:	2314      	movs	r3, #20
 8000284:	001a      	movs	r2, r3
 8000286:	2100      	movs	r1, #0
 8000288:	f002 fcca 	bl	8002c20 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800028c:	193b      	adds	r3, r7, r4
 800028e:	2201      	movs	r2, #1
 8000290:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000292:	193b      	adds	r3, r7, r4
 8000294:	2280      	movs	r2, #128	; 0x80
 8000296:	0252      	lsls	r2, r2, #9
 8000298:	605a      	str	r2, [r3, #4]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800029a:	193b      	adds	r3, r7, r4
 800029c:	0018      	movs	r0, r3
 800029e:	f000 ffc3 	bl	8001228 <HAL_RCC_OscConfig>
 80002a2:	1e03      	subs	r3, r0, #0
 80002a4:	d001      	beq.n	80002aa <SystemClock_Config+0x42>
  {
    Error_Handler();
 80002a6:	f000 f91f 	bl	80004e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002aa:	003b      	movs	r3, r7
 80002ac:	2207      	movs	r2, #7
 80002ae:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80002b0:	003b      	movs	r3, r7
 80002b2:	2201      	movs	r2, #1
 80002b4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80002b6:	003b      	movs	r3, r7
 80002b8:	2200      	movs	r2, #0
 80002ba:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80002bc:	003b      	movs	r3, r7
 80002be:	2200      	movs	r2, #0
 80002c0:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80002c2:	003b      	movs	r3, r7
 80002c4:	2200      	movs	r2, #0
 80002c6:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002c8:	003b      	movs	r3, r7
 80002ca:	2101      	movs	r1, #1
 80002cc:	0018      	movs	r0, r3
 80002ce:	f001 f9a5 	bl	800161c <HAL_RCC_ClockConfig>
 80002d2:	1e03      	subs	r3, r0, #0
 80002d4:	d001      	beq.n	80002da <SystemClock_Config+0x72>
  {
    Error_Handler();
 80002d6:	f000 f907 	bl	80004e8 <Error_Handler>
  }
}
 80002da:	46c0      	nop			; (mov r8, r8)
 80002dc:	46bd      	mov	sp, r7
 80002de:	b00d      	add	sp, #52	; 0x34
 80002e0:	bd90      	pop	{r4, r7, pc}
	...

080002e4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b08e      	sub	sp, #56	; 0x38
 80002e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80002ea:	2328      	movs	r3, #40	; 0x28
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	0018      	movs	r0, r3
 80002f0:	2310      	movs	r3, #16
 80002f2:	001a      	movs	r2, r3
 80002f4:	2100      	movs	r1, #0
 80002f6:	f002 fc93 	bl	8002c20 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002fa:	231c      	movs	r3, #28
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	0018      	movs	r0, r3
 8000300:	230c      	movs	r3, #12
 8000302:	001a      	movs	r2, r3
 8000304:	2100      	movs	r1, #0
 8000306:	f002 fc8b 	bl	8002c20 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800030a:	003b      	movs	r3, r7
 800030c:	0018      	movs	r0, r3
 800030e:	231c      	movs	r3, #28
 8000310:	001a      	movs	r2, r3
 8000312:	2100      	movs	r1, #0
 8000314:	f002 fc84 	bl	8002c20 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000318:	4b34      	ldr	r3, [pc, #208]	; (80003ec <MX_TIM3_Init+0x108>)
 800031a:	4a35      	ldr	r2, [pc, #212]	; (80003f0 <MX_TIM3_Init+0x10c>)
 800031c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 32000-1;
 800031e:	4b33      	ldr	r3, [pc, #204]	; (80003ec <MX_TIM3_Init+0x108>)
 8000320:	4a34      	ldr	r2, [pc, #208]	; (80003f4 <MX_TIM3_Init+0x110>)
 8000322:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000324:	4b31      	ldr	r3, [pc, #196]	; (80003ec <MX_TIM3_Init+0x108>)
 8000326:	2200      	movs	r2, #0
 8000328:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 800032a:	4b30      	ldr	r3, [pc, #192]	; (80003ec <MX_TIM3_Init+0x108>)
 800032c:	4a32      	ldr	r2, [pc, #200]	; (80003f8 <MX_TIM3_Init+0x114>)
 800032e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000330:	4b2e      	ldr	r3, [pc, #184]	; (80003ec <MX_TIM3_Init+0x108>)
 8000332:	2200      	movs	r2, #0
 8000334:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000336:	4b2d      	ldr	r3, [pc, #180]	; (80003ec <MX_TIM3_Init+0x108>)
 8000338:	2280      	movs	r2, #128	; 0x80
 800033a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800033c:	4b2b      	ldr	r3, [pc, #172]	; (80003ec <MX_TIM3_Init+0x108>)
 800033e:	0018      	movs	r0, r3
 8000340:	f001 fab8 	bl	80018b4 <HAL_TIM_Base_Init>
 8000344:	1e03      	subs	r3, r0, #0
 8000346:	d001      	beq.n	800034c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000348:	f000 f8ce 	bl	80004e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800034c:	2128      	movs	r1, #40	; 0x28
 800034e:	187b      	adds	r3, r7, r1
 8000350:	2280      	movs	r2, #128	; 0x80
 8000352:	0152      	lsls	r2, r2, #5
 8000354:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000356:	187a      	adds	r2, r7, r1
 8000358:	4b24      	ldr	r3, [pc, #144]	; (80003ec <MX_TIM3_Init+0x108>)
 800035a:	0011      	movs	r1, r2
 800035c:	0018      	movs	r0, r3
 800035e:	f001 fe4f 	bl	8002000 <HAL_TIM_ConfigClockSource>
 8000362:	1e03      	subs	r3, r0, #0
 8000364:	d001      	beq.n	800036a <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8000366:	f000 f8bf 	bl	80004e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800036a:	4b20      	ldr	r3, [pc, #128]	; (80003ec <MX_TIM3_Init+0x108>)
 800036c:	0018      	movs	r0, r3
 800036e:	f001 faf9 	bl	8001964 <HAL_TIM_PWM_Init>
 8000372:	1e03      	subs	r3, r0, #0
 8000374:	d001      	beq.n	800037a <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000376:	f000 f8b7 	bl	80004e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800037a:	211c      	movs	r1, #28
 800037c:	187b      	adds	r3, r7, r1
 800037e:	2200      	movs	r2, #0
 8000380:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000382:	187b      	adds	r3, r7, r1
 8000384:	2200      	movs	r2, #0
 8000386:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000388:	187a      	adds	r2, r7, r1
 800038a:	4b18      	ldr	r3, [pc, #96]	; (80003ec <MX_TIM3_Init+0x108>)
 800038c:	0011      	movs	r1, r2
 800038e:	0018      	movs	r0, r3
 8000390:	f002 fbc0 	bl	8002b14 <HAL_TIMEx_MasterConfigSynchronization>
 8000394:	1e03      	subs	r3, r0, #0
 8000396:	d001      	beq.n	800039c <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8000398:	f000 f8a6 	bl	80004e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800039c:	003b      	movs	r3, r7
 800039e:	2260      	movs	r2, #96	; 0x60
 80003a0:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80003a2:	003b      	movs	r3, r7
 80003a4:	2200      	movs	r2, #0
 80003a6:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80003a8:	003b      	movs	r3, r7
 80003aa:	2200      	movs	r2, #0
 80003ac:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80003ae:	003b      	movs	r3, r7
 80003b0:	2200      	movs	r2, #0
 80003b2:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80003b4:	0039      	movs	r1, r7
 80003b6:	4b0d      	ldr	r3, [pc, #52]	; (80003ec <MX_TIM3_Init+0x108>)
 80003b8:	2208      	movs	r2, #8
 80003ba:	0018      	movs	r0, r3
 80003bc:	f001 fd20 	bl	8001e00 <HAL_TIM_PWM_ConfigChannel>
 80003c0:	1e03      	subs	r3, r0, #0
 80003c2:	d001      	beq.n	80003c8 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 80003c4:	f000 f890 	bl	80004e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80003c8:	0039      	movs	r1, r7
 80003ca:	4b08      	ldr	r3, [pc, #32]	; (80003ec <MX_TIM3_Init+0x108>)
 80003cc:	220c      	movs	r2, #12
 80003ce:	0018      	movs	r0, r3
 80003d0:	f001 fd16 	bl	8001e00 <HAL_TIM_PWM_ConfigChannel>
 80003d4:	1e03      	subs	r3, r0, #0
 80003d6:	d001      	beq.n	80003dc <MX_TIM3_Init+0xf8>
  {
    Error_Handler();
 80003d8:	f000 f886 	bl	80004e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80003dc:	4b03      	ldr	r3, [pc, #12]	; (80003ec <MX_TIM3_Init+0x108>)
 80003de:	0018      	movs	r0, r3
 80003e0:	f000 f928 	bl	8000634 <HAL_TIM_MspPostInit>

}
 80003e4:	46c0      	nop			; (mov r8, r8)
 80003e6:	46bd      	mov	sp, r7
 80003e8:	b00e      	add	sp, #56	; 0x38
 80003ea:	bd80      	pop	{r7, pc}
 80003ec:	20000040 	.word	0x20000040
 80003f0:	40000400 	.word	0x40000400
 80003f4:	00007cff 	.word	0x00007cff
 80003f8:	000003e7 	.word	0x000003e7

080003fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b082      	sub	sp, #8
 8000400:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000402:	4b10      	ldr	r3, [pc, #64]	; (8000444 <MX_DMA_Init+0x48>)
 8000404:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000406:	4b0f      	ldr	r3, [pc, #60]	; (8000444 <MX_DMA_Init+0x48>)
 8000408:	2101      	movs	r1, #1
 800040a:	430a      	orrs	r2, r1
 800040c:	639a      	str	r2, [r3, #56]	; 0x38
 800040e:	4b0d      	ldr	r3, [pc, #52]	; (8000444 <MX_DMA_Init+0x48>)
 8000410:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000412:	2201      	movs	r2, #1
 8000414:	4013      	ands	r3, r2
 8000416:	607b      	str	r3, [r7, #4]
 8000418:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800041a:	2200      	movs	r2, #0
 800041c:	2100      	movs	r1, #0
 800041e:	2009      	movs	r0, #9
 8000420:	f000 faf4 	bl	8000a0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000424:	2009      	movs	r0, #9
 8000426:	f000 fb06 	bl	8000a36 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800042a:	2200      	movs	r2, #0
 800042c:	2100      	movs	r1, #0
 800042e:	200a      	movs	r0, #10
 8000430:	f000 faec 	bl	8000a0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000434:	200a      	movs	r0, #10
 8000436:	f000 fafe 	bl	8000a36 <HAL_NVIC_EnableIRQ>

}
 800043a:	46c0      	nop			; (mov r8, r8)
 800043c:	46bd      	mov	sp, r7
 800043e:	b002      	add	sp, #8
 8000440:	bd80      	pop	{r7, pc}
 8000442:	46c0      	nop			; (mov r8, r8)
 8000444:	40021000 	.word	0x40021000

08000448 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000448:	b590      	push	{r4, r7, lr}
 800044a:	b089      	sub	sp, #36	; 0x24
 800044c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800044e:	240c      	movs	r4, #12
 8000450:	193b      	adds	r3, r7, r4
 8000452:	0018      	movs	r0, r3
 8000454:	2314      	movs	r3, #20
 8000456:	001a      	movs	r2, r3
 8000458:	2100      	movs	r1, #0
 800045a:	f002 fbe1 	bl	8002c20 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800045e:	4b21      	ldr	r3, [pc, #132]	; (80004e4 <MX_GPIO_Init+0x9c>)
 8000460:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000462:	4b20      	ldr	r3, [pc, #128]	; (80004e4 <MX_GPIO_Init+0x9c>)
 8000464:	2102      	movs	r1, #2
 8000466:	430a      	orrs	r2, r1
 8000468:	635a      	str	r2, [r3, #52]	; 0x34
 800046a:	4b1e      	ldr	r3, [pc, #120]	; (80004e4 <MX_GPIO_Init+0x9c>)
 800046c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800046e:	2202      	movs	r2, #2
 8000470:	4013      	ands	r3, r2
 8000472:	60bb      	str	r3, [r7, #8]
 8000474:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000476:	4b1b      	ldr	r3, [pc, #108]	; (80004e4 <MX_GPIO_Init+0x9c>)
 8000478:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800047a:	4b1a      	ldr	r3, [pc, #104]	; (80004e4 <MX_GPIO_Init+0x9c>)
 800047c:	2104      	movs	r1, #4
 800047e:	430a      	orrs	r2, r1
 8000480:	635a      	str	r2, [r3, #52]	; 0x34
 8000482:	4b18      	ldr	r3, [pc, #96]	; (80004e4 <MX_GPIO_Init+0x9c>)
 8000484:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000486:	2204      	movs	r2, #4
 8000488:	4013      	ands	r3, r2
 800048a:	607b      	str	r3, [r7, #4]
 800048c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800048e:	4b15      	ldr	r3, [pc, #84]	; (80004e4 <MX_GPIO_Init+0x9c>)
 8000490:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000492:	4b14      	ldr	r3, [pc, #80]	; (80004e4 <MX_GPIO_Init+0x9c>)
 8000494:	2101      	movs	r1, #1
 8000496:	430a      	orrs	r2, r1
 8000498:	635a      	str	r2, [r3, #52]	; 0x34
 800049a:	4b12      	ldr	r3, [pc, #72]	; (80004e4 <MX_GPIO_Init+0x9c>)
 800049c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800049e:	2201      	movs	r2, #1
 80004a0:	4013      	ands	r3, r2
 80004a2:	603b      	str	r3, [r7, #0]
 80004a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80004a6:	23a0      	movs	r3, #160	; 0xa0
 80004a8:	05db      	lsls	r3, r3, #23
 80004aa:	2200      	movs	r2, #0
 80004ac:	2108      	movs	r1, #8
 80004ae:	0018      	movs	r0, r3
 80004b0:	f000 fe9c 	bl	80011ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80004b4:	0021      	movs	r1, r4
 80004b6:	187b      	adds	r3, r7, r1
 80004b8:	2208      	movs	r2, #8
 80004ba:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004bc:	187b      	adds	r3, r7, r1
 80004be:	2201      	movs	r2, #1
 80004c0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c2:	187b      	adds	r3, r7, r1
 80004c4:	2200      	movs	r2, #0
 80004c6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004c8:	187b      	adds	r3, r7, r1
 80004ca:	2200      	movs	r2, #0
 80004cc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80004ce:	187a      	adds	r2, r7, r1
 80004d0:	23a0      	movs	r3, #160	; 0xa0
 80004d2:	05db      	lsls	r3, r3, #23
 80004d4:	0011      	movs	r1, r2
 80004d6:	0018      	movs	r0, r3
 80004d8:	f000 fd1e 	bl	8000f18 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004dc:	46c0      	nop			; (mov r8, r8)
 80004de:	46bd      	mov	sp, r7
 80004e0:	b009      	add	sp, #36	; 0x24
 80004e2:	bd90      	pop	{r4, r7, pc}
 80004e4:	40021000 	.word	0x40021000

080004e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004ec:	b672      	cpsid	i
}
 80004ee:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004f0:	e7fe      	b.n	80004f0 <Error_Handler+0x8>
	...

080004f4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004fa:	4b0f      	ldr	r3, [pc, #60]	; (8000538 <HAL_MspInit+0x44>)
 80004fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80004fe:	4b0e      	ldr	r3, [pc, #56]	; (8000538 <HAL_MspInit+0x44>)
 8000500:	2101      	movs	r1, #1
 8000502:	430a      	orrs	r2, r1
 8000504:	641a      	str	r2, [r3, #64]	; 0x40
 8000506:	4b0c      	ldr	r3, [pc, #48]	; (8000538 <HAL_MspInit+0x44>)
 8000508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800050a:	2201      	movs	r2, #1
 800050c:	4013      	ands	r3, r2
 800050e:	607b      	str	r3, [r7, #4]
 8000510:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000512:	4b09      	ldr	r3, [pc, #36]	; (8000538 <HAL_MspInit+0x44>)
 8000514:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000516:	4b08      	ldr	r3, [pc, #32]	; (8000538 <HAL_MspInit+0x44>)
 8000518:	2180      	movs	r1, #128	; 0x80
 800051a:	0549      	lsls	r1, r1, #21
 800051c:	430a      	orrs	r2, r1
 800051e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000520:	4b05      	ldr	r3, [pc, #20]	; (8000538 <HAL_MspInit+0x44>)
 8000522:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000524:	2380      	movs	r3, #128	; 0x80
 8000526:	055b      	lsls	r3, r3, #21
 8000528:	4013      	ands	r3, r2
 800052a:	603b      	str	r3, [r7, #0]
 800052c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800052e:	46c0      	nop			; (mov r8, r8)
 8000530:	46bd      	mov	sp, r7
 8000532:	b002      	add	sp, #8
 8000534:	bd80      	pop	{r7, pc}
 8000536:	46c0      	nop			; (mov r8, r8)
 8000538:	40021000 	.word	0x40021000

0800053c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b084      	sub	sp, #16
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	4a34      	ldr	r2, [pc, #208]	; (800061c <HAL_TIM_Base_MspInit+0xe0>)
 800054a:	4293      	cmp	r3, r2
 800054c:	d161      	bne.n	8000612 <HAL_TIM_Base_MspInit+0xd6>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800054e:	4b34      	ldr	r3, [pc, #208]	; (8000620 <HAL_TIM_Base_MspInit+0xe4>)
 8000550:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000552:	4b33      	ldr	r3, [pc, #204]	; (8000620 <HAL_TIM_Base_MspInit+0xe4>)
 8000554:	2102      	movs	r1, #2
 8000556:	430a      	orrs	r2, r1
 8000558:	63da      	str	r2, [r3, #60]	; 0x3c
 800055a:	4b31      	ldr	r3, [pc, #196]	; (8000620 <HAL_TIM_Base_MspInit+0xe4>)
 800055c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800055e:	2202      	movs	r2, #2
 8000560:	4013      	ands	r3, r2
 8000562:	60fb      	str	r3, [r7, #12]
 8000564:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH3 Init */
    hdma_tim3_ch3.Instance = DMA1_Channel1;
 8000566:	4b2f      	ldr	r3, [pc, #188]	; (8000624 <HAL_TIM_Base_MspInit+0xe8>)
 8000568:	4a2f      	ldr	r2, [pc, #188]	; (8000628 <HAL_TIM_Base_MspInit+0xec>)
 800056a:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch3.Init.Request = DMA_REQUEST_TIM3_CH3;
 800056c:	4b2d      	ldr	r3, [pc, #180]	; (8000624 <HAL_TIM_Base_MspInit+0xe8>)
 800056e:	2222      	movs	r2, #34	; 0x22
 8000570:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000572:	4b2c      	ldr	r3, [pc, #176]	; (8000624 <HAL_TIM_Base_MspInit+0xe8>)
 8000574:	2210      	movs	r2, #16
 8000576:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8000578:	4b2a      	ldr	r3, [pc, #168]	; (8000624 <HAL_TIM_Base_MspInit+0xe8>)
 800057a:	2200      	movs	r2, #0
 800057c:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800057e:	4b29      	ldr	r3, [pc, #164]	; (8000624 <HAL_TIM_Base_MspInit+0xe8>)
 8000580:	2280      	movs	r2, #128	; 0x80
 8000582:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000584:	4b27      	ldr	r3, [pc, #156]	; (8000624 <HAL_TIM_Base_MspInit+0xe8>)
 8000586:	2280      	movs	r2, #128	; 0x80
 8000588:	0052      	lsls	r2, r2, #1
 800058a:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800058c:	4b25      	ldr	r3, [pc, #148]	; (8000624 <HAL_TIM_Base_MspInit+0xe8>)
 800058e:	2280      	movs	r2, #128	; 0x80
 8000590:	00d2      	lsls	r2, r2, #3
 8000592:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch3.Init.Mode = DMA_CIRCULAR;
 8000594:	4b23      	ldr	r3, [pc, #140]	; (8000624 <HAL_TIM_Base_MspInit+0xe8>)
 8000596:	2220      	movs	r2, #32
 8000598:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch3.Init.Priority = DMA_PRIORITY_LOW;
 800059a:	4b22      	ldr	r3, [pc, #136]	; (8000624 <HAL_TIM_Base_MspInit+0xe8>)
 800059c:	2200      	movs	r2, #0
 800059e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch3) != HAL_OK)
 80005a0:	4b20      	ldr	r3, [pc, #128]	; (8000624 <HAL_TIM_Base_MspInit+0xe8>)
 80005a2:	0018      	movs	r0, r3
 80005a4:	f000 fa64 	bl	8000a70 <HAL_DMA_Init>
 80005a8:	1e03      	subs	r3, r0, #0
 80005aa:	d001      	beq.n	80005b0 <HAL_TIM_Base_MspInit+0x74>
    {
      Error_Handler();
 80005ac:	f7ff ff9c 	bl	80004e8 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim3_ch3);
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	4a1c      	ldr	r2, [pc, #112]	; (8000624 <HAL_TIM_Base_MspInit+0xe8>)
 80005b4:	62da      	str	r2, [r3, #44]	; 0x2c
 80005b6:	4b1b      	ldr	r3, [pc, #108]	; (8000624 <HAL_TIM_Base_MspInit+0xe8>)
 80005b8:	687a      	ldr	r2, [r7, #4]
 80005ba:	629a      	str	r2, [r3, #40]	; 0x28

    /* TIM3_CH4 Init */
    hdma_tim3_ch4.Instance = DMA1_Channel2;
 80005bc:	4b1b      	ldr	r3, [pc, #108]	; (800062c <HAL_TIM_Base_MspInit+0xf0>)
 80005be:	4a1c      	ldr	r2, [pc, #112]	; (8000630 <HAL_TIM_Base_MspInit+0xf4>)
 80005c0:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch4.Init.Request = DMA_REQUEST_TIM3_CH4;
 80005c2:	4b1a      	ldr	r3, [pc, #104]	; (800062c <HAL_TIM_Base_MspInit+0xf0>)
 80005c4:	2223      	movs	r2, #35	; 0x23
 80005c6:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80005c8:	4b18      	ldr	r3, [pc, #96]	; (800062c <HAL_TIM_Base_MspInit+0xf0>)
 80005ca:	2210      	movs	r2, #16
 80005cc:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 80005ce:	4b17      	ldr	r3, [pc, #92]	; (800062c <HAL_TIM_Base_MspInit+0xf0>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch4.Init.MemInc = DMA_MINC_ENABLE;
 80005d4:	4b15      	ldr	r3, [pc, #84]	; (800062c <HAL_TIM_Base_MspInit+0xf0>)
 80005d6:	2280      	movs	r2, #128	; 0x80
 80005d8:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80005da:	4b14      	ldr	r3, [pc, #80]	; (800062c <HAL_TIM_Base_MspInit+0xf0>)
 80005dc:	2280      	movs	r2, #128	; 0x80
 80005de:	0052      	lsls	r2, r2, #1
 80005e0:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80005e2:	4b12      	ldr	r3, [pc, #72]	; (800062c <HAL_TIM_Base_MspInit+0xf0>)
 80005e4:	2280      	movs	r2, #128	; 0x80
 80005e6:	00d2      	lsls	r2, r2, #3
 80005e8:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch4.Init.Mode = DMA_CIRCULAR;
 80005ea:	4b10      	ldr	r3, [pc, #64]	; (800062c <HAL_TIM_Base_MspInit+0xf0>)
 80005ec:	2220      	movs	r2, #32
 80005ee:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch4.Init.Priority = DMA_PRIORITY_LOW;
 80005f0:	4b0e      	ldr	r3, [pc, #56]	; (800062c <HAL_TIM_Base_MspInit+0xf0>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch4) != HAL_OK)
 80005f6:	4b0d      	ldr	r3, [pc, #52]	; (800062c <HAL_TIM_Base_MspInit+0xf0>)
 80005f8:	0018      	movs	r0, r3
 80005fa:	f000 fa39 	bl	8000a70 <HAL_DMA_Init>
 80005fe:	1e03      	subs	r3, r0, #0
 8000600:	d001      	beq.n	8000606 <HAL_TIM_Base_MspInit+0xca>
    {
      Error_Handler();
 8000602:	f7ff ff71 	bl	80004e8 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4);
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	4a08      	ldr	r2, [pc, #32]	; (800062c <HAL_TIM_Base_MspInit+0xf0>)
 800060a:	631a      	str	r2, [r3, #48]	; 0x30
 800060c:	4b07      	ldr	r3, [pc, #28]	; (800062c <HAL_TIM_Base_MspInit+0xf0>)
 800060e:	687a      	ldr	r2, [r7, #4]
 8000610:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000612:	46c0      	nop			; (mov r8, r8)
 8000614:	46bd      	mov	sp, r7
 8000616:	b004      	add	sp, #16
 8000618:	bd80      	pop	{r7, pc}
 800061a:	46c0      	nop			; (mov r8, r8)
 800061c:	40000400 	.word	0x40000400
 8000620:	40021000 	.word	0x40021000
 8000624:	2000008c 	.word	0x2000008c
 8000628:	40020008 	.word	0x40020008
 800062c:	200000e8 	.word	0x200000e8
 8000630:	4002001c 	.word	0x4002001c

08000634 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000634:	b590      	push	{r4, r7, lr}
 8000636:	b08b      	sub	sp, #44	; 0x2c
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800063c:	2414      	movs	r4, #20
 800063e:	193b      	adds	r3, r7, r4
 8000640:	0018      	movs	r0, r3
 8000642:	2314      	movs	r3, #20
 8000644:	001a      	movs	r2, r3
 8000646:	2100      	movs	r1, #0
 8000648:	f002 faea 	bl	8002c20 <memset>
  if(htim->Instance==TIM3)
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	4a25      	ldr	r2, [pc, #148]	; (80006e8 <HAL_TIM_MspPostInit+0xb4>)
 8000652:	4293      	cmp	r3, r2
 8000654:	d144      	bne.n	80006e0 <HAL_TIM_MspPostInit+0xac>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000656:	4b25      	ldr	r3, [pc, #148]	; (80006ec <HAL_TIM_MspPostInit+0xb8>)
 8000658:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800065a:	4b24      	ldr	r3, [pc, #144]	; (80006ec <HAL_TIM_MspPostInit+0xb8>)
 800065c:	2102      	movs	r1, #2
 800065e:	430a      	orrs	r2, r1
 8000660:	635a      	str	r2, [r3, #52]	; 0x34
 8000662:	4b22      	ldr	r3, [pc, #136]	; (80006ec <HAL_TIM_MspPostInit+0xb8>)
 8000664:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000666:	2202      	movs	r2, #2
 8000668:	4013      	ands	r3, r2
 800066a:	613b      	str	r3, [r7, #16]
 800066c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800066e:	4b1f      	ldr	r3, [pc, #124]	; (80006ec <HAL_TIM_MspPostInit+0xb8>)
 8000670:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000672:	4b1e      	ldr	r3, [pc, #120]	; (80006ec <HAL_TIM_MspPostInit+0xb8>)
 8000674:	2101      	movs	r1, #1
 8000676:	430a      	orrs	r2, r1
 8000678:	635a      	str	r2, [r3, #52]	; 0x34
 800067a:	4b1c      	ldr	r3, [pc, #112]	; (80006ec <HAL_TIM_MspPostInit+0xb8>)
 800067c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800067e:	2201      	movs	r2, #1
 8000680:	4013      	ands	r3, r2
 8000682:	60fb      	str	r3, [r7, #12]
 8000684:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB7     ------> TIM3_CH4
    PA8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000686:	193b      	adds	r3, r7, r4
 8000688:	2280      	movs	r2, #128	; 0x80
 800068a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800068c:	193b      	adds	r3, r7, r4
 800068e:	2202      	movs	r2, #2
 8000690:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000692:	193b      	adds	r3, r7, r4
 8000694:	2200      	movs	r2, #0
 8000696:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000698:	193b      	adds	r3, r7, r4
 800069a:	2200      	movs	r2, #0
 800069c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM3;
 800069e:	193b      	adds	r3, r7, r4
 80006a0:	2203      	movs	r2, #3
 80006a2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006a4:	193b      	adds	r3, r7, r4
 80006a6:	4a12      	ldr	r2, [pc, #72]	; (80006f0 <HAL_TIM_MspPostInit+0xbc>)
 80006a8:	0019      	movs	r1, r3
 80006aa:	0010      	movs	r0, r2
 80006ac:	f000 fc34 	bl	8000f18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80006b0:	0021      	movs	r1, r4
 80006b2:	187b      	adds	r3, r7, r1
 80006b4:	2280      	movs	r2, #128	; 0x80
 80006b6:	0052      	lsls	r2, r2, #1
 80006b8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006ba:	187b      	adds	r3, r7, r1
 80006bc:	2202      	movs	r2, #2
 80006be:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c0:	187b      	adds	r3, r7, r1
 80006c2:	2200      	movs	r2, #0
 80006c4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c6:	187b      	adds	r3, r7, r1
 80006c8:	2200      	movs	r2, #0
 80006ca:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF11_TIM3;
 80006cc:	187b      	adds	r3, r7, r1
 80006ce:	220b      	movs	r2, #11
 80006d0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006d2:	187a      	adds	r2, r7, r1
 80006d4:	23a0      	movs	r3, #160	; 0xa0
 80006d6:	05db      	lsls	r3, r3, #23
 80006d8:	0011      	movs	r1, r2
 80006da:	0018      	movs	r0, r3
 80006dc:	f000 fc1c 	bl	8000f18 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80006e0:	46c0      	nop			; (mov r8, r8)
 80006e2:	46bd      	mov	sp, r7
 80006e4:	b00b      	add	sp, #44	; 0x2c
 80006e6:	bd90      	pop	{r4, r7, pc}
 80006e8:	40000400 	.word	0x40000400
 80006ec:	40021000 	.word	0x40021000
 80006f0:	50000400 	.word	0x50000400

080006f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006f8:	e7fe      	b.n	80006f8 <NMI_Handler+0x4>

080006fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006fa:	b580      	push	{r7, lr}
 80006fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006fe:	e7fe      	b.n	80006fe <HardFault_Handler+0x4>

08000700 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000704:	46c0      	nop			; (mov r8, r8)
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}

0800070a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800070a:	b580      	push	{r7, lr}
 800070c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800070e:	46c0      	nop			; (mov r8, r8)
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}

08000714 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000718:	f000 f8b2 	bl	8000880 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800071c:	46c0      	nop			; (mov r8, r8)
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
	...

08000724 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch3);
 8000728:	4b03      	ldr	r3, [pc, #12]	; (8000738 <DMA1_Channel1_IRQHandler+0x14>)
 800072a:	0018      	movs	r0, r3
 800072c:	f000 fab2 	bl	8000c94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000730:	46c0      	nop			; (mov r8, r8)
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	46c0      	nop			; (mov r8, r8)
 8000738:	2000008c 	.word	0x2000008c

0800073c <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch4);
 8000740:	4b03      	ldr	r3, [pc, #12]	; (8000750 <DMA1_Channel2_3_IRQHandler+0x14>)
 8000742:	0018      	movs	r0, r3
 8000744:	f000 faa6 	bl	8000c94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000748:	46c0      	nop			; (mov r8, r8)
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	46c0      	nop			; (mov r8, r8)
 8000750:	200000e8 	.word	0x200000e8

08000754 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000758:	4b03      	ldr	r3, [pc, #12]	; (8000768 <SystemInit+0x14>)
 800075a:	2280      	movs	r2, #128	; 0x80
 800075c:	0512      	lsls	r2, r2, #20
 800075e:	609a      	str	r2, [r3, #8]
#endif
}
 8000760:	46c0      	nop			; (mov r8, r8)
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	46c0      	nop			; (mov r8, r8)
 8000768:	e000ed00 	.word	0xe000ed00

0800076c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800076c:	480d      	ldr	r0, [pc, #52]	; (80007a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800076e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000770:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000772:	e003      	b.n	800077c <LoopCopyDataInit>

08000774 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000774:	4b0c      	ldr	r3, [pc, #48]	; (80007a8 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000776:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000778:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800077a:	3104      	adds	r1, #4

0800077c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800077c:	480b      	ldr	r0, [pc, #44]	; (80007ac <LoopForever+0xa>)
  ldr r3, =_edata
 800077e:	4b0c      	ldr	r3, [pc, #48]	; (80007b0 <LoopForever+0xe>)
  adds r2, r0, r1
 8000780:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000782:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000784:	d3f6      	bcc.n	8000774 <CopyDataInit>
  ldr r2, =_sbss
 8000786:	4a0b      	ldr	r2, [pc, #44]	; (80007b4 <LoopForever+0x12>)
  b LoopFillZerobss
 8000788:	e002      	b.n	8000790 <LoopFillZerobss>

0800078a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800078a:	2300      	movs	r3, #0
  str  r3, [r2]
 800078c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800078e:	3204      	adds	r2, #4

08000790 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000790:	4b09      	ldr	r3, [pc, #36]	; (80007b8 <LoopForever+0x16>)
  cmp r2, r3
 8000792:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000794:	d3f9      	bcc.n	800078a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000796:	f7ff ffdd 	bl	8000754 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800079a:	f002 fa1d 	bl	8002bd8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800079e:	f7ff fd3f 	bl	8000220 <main>

080007a2 <LoopForever>:

LoopForever:
    b LoopForever
 80007a2:	e7fe      	b.n	80007a2 <LoopForever>
  ldr   r0, =_estack
 80007a4:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 80007a8:	08002ce4 	.word	0x08002ce4
  ldr r0, =_sdata
 80007ac:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80007b0:	20000024 	.word	0x20000024
  ldr r2, =_sbss
 80007b4:	20000024 	.word	0x20000024
  ldr r3, = _ebss
 80007b8:	20000148 	.word	0x20000148

080007bc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007bc:	e7fe      	b.n	80007bc <ADC1_IRQHandler>

080007be <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007be:	b580      	push	{r7, lr}
 80007c0:	b082      	sub	sp, #8
 80007c2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80007c4:	1dfb      	adds	r3, r7, #7
 80007c6:	2200      	movs	r2, #0
 80007c8:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80007ca:	2003      	movs	r0, #3
 80007cc:	f000 f80e 	bl	80007ec <HAL_InitTick>
 80007d0:	1e03      	subs	r3, r0, #0
 80007d2:	d003      	beq.n	80007dc <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 80007d4:	1dfb      	adds	r3, r7, #7
 80007d6:	2201      	movs	r2, #1
 80007d8:	701a      	strb	r2, [r3, #0]
 80007da:	e001      	b.n	80007e0 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80007dc:	f7ff fe8a 	bl	80004f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80007e0:	1dfb      	adds	r3, r7, #7
 80007e2:	781b      	ldrb	r3, [r3, #0]
}
 80007e4:	0018      	movs	r0, r3
 80007e6:	46bd      	mov	sp, r7
 80007e8:	b002      	add	sp, #8
 80007ea:	bd80      	pop	{r7, pc}

080007ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007ec:	b590      	push	{r4, r7, lr}
 80007ee:	b085      	sub	sp, #20
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80007f4:	230f      	movs	r3, #15
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	2200      	movs	r2, #0
 80007fa:	701a      	strb	r2, [r3, #0]

  if (uwTickFreq != 0U)
 80007fc:	4b1d      	ldr	r3, [pc, #116]	; (8000874 <HAL_InitTick+0x88>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	2b00      	cmp	r3, #0
 8000802:	d02b      	beq.n	800085c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000804:	4b1c      	ldr	r3, [pc, #112]	; (8000878 <HAL_InitTick+0x8c>)
 8000806:	681c      	ldr	r4, [r3, #0]
 8000808:	4b1a      	ldr	r3, [pc, #104]	; (8000874 <HAL_InitTick+0x88>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	0019      	movs	r1, r3
 800080e:	23fa      	movs	r3, #250	; 0xfa
 8000810:	0098      	lsls	r0, r3, #2
 8000812:	f7ff fc79 	bl	8000108 <__udivsi3>
 8000816:	0003      	movs	r3, r0
 8000818:	0019      	movs	r1, r3
 800081a:	0020      	movs	r0, r4
 800081c:	f7ff fc74 	bl	8000108 <__udivsi3>
 8000820:	0003      	movs	r3, r0
 8000822:	0018      	movs	r0, r3
 8000824:	f000 f917 	bl	8000a56 <HAL_SYSTICK_Config>
 8000828:	1e03      	subs	r3, r0, #0
 800082a:	d112      	bne.n	8000852 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	2b03      	cmp	r3, #3
 8000830:	d80a      	bhi.n	8000848 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000832:	6879      	ldr	r1, [r7, #4]
 8000834:	2301      	movs	r3, #1
 8000836:	425b      	negs	r3, r3
 8000838:	2200      	movs	r2, #0
 800083a:	0018      	movs	r0, r3
 800083c:	f000 f8e6 	bl	8000a0c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000840:	4b0e      	ldr	r3, [pc, #56]	; (800087c <HAL_InitTick+0x90>)
 8000842:	687a      	ldr	r2, [r7, #4]
 8000844:	601a      	str	r2, [r3, #0]
 8000846:	e00d      	b.n	8000864 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000848:	230f      	movs	r3, #15
 800084a:	18fb      	adds	r3, r7, r3
 800084c:	2201      	movs	r2, #1
 800084e:	701a      	strb	r2, [r3, #0]
 8000850:	e008      	b.n	8000864 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000852:	230f      	movs	r3, #15
 8000854:	18fb      	adds	r3, r7, r3
 8000856:	2201      	movs	r2, #1
 8000858:	701a      	strb	r2, [r3, #0]
 800085a:	e003      	b.n	8000864 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800085c:	230f      	movs	r3, #15
 800085e:	18fb      	adds	r3, r7, r3
 8000860:	2201      	movs	r2, #1
 8000862:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000864:	230f      	movs	r3, #15
 8000866:	18fb      	adds	r3, r7, r3
 8000868:	781b      	ldrb	r3, [r3, #0]
}
 800086a:	0018      	movs	r0, r3
 800086c:	46bd      	mov	sp, r7
 800086e:	b005      	add	sp, #20
 8000870:	bd90      	pop	{r4, r7, pc}
 8000872:	46c0      	nop			; (mov r8, r8)
 8000874:	20000020 	.word	0x20000020
 8000878:	20000018 	.word	0x20000018
 800087c:	2000001c 	.word	0x2000001c

08000880 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000884:	4b04      	ldr	r3, [pc, #16]	; (8000898 <HAL_IncTick+0x18>)
 8000886:	681a      	ldr	r2, [r3, #0]
 8000888:	4b04      	ldr	r3, [pc, #16]	; (800089c <HAL_IncTick+0x1c>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	18d2      	adds	r2, r2, r3
 800088e:	4b02      	ldr	r3, [pc, #8]	; (8000898 <HAL_IncTick+0x18>)
 8000890:	601a      	str	r2, [r3, #0]
}
 8000892:	46c0      	nop			; (mov r8, r8)
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}
 8000898:	20000144 	.word	0x20000144
 800089c:	20000020 	.word	0x20000020

080008a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  return uwTick;
 80008a4:	4b02      	ldr	r3, [pc, #8]	; (80008b0 <HAL_GetTick+0x10>)
 80008a6:	681b      	ldr	r3, [r3, #0]
}
 80008a8:	0018      	movs	r0, r3
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	46c0      	nop			; (mov r8, r8)
 80008b0:	20000144 	.word	0x20000144

080008b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	0002      	movs	r2, r0
 80008bc:	1dfb      	adds	r3, r7, #7
 80008be:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008c0:	1dfb      	adds	r3, r7, #7
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	2b7f      	cmp	r3, #127	; 0x7f
 80008c6:	d809      	bhi.n	80008dc <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008c8:	1dfb      	adds	r3, r7, #7
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	001a      	movs	r2, r3
 80008ce:	231f      	movs	r3, #31
 80008d0:	401a      	ands	r2, r3
 80008d2:	4b04      	ldr	r3, [pc, #16]	; (80008e4 <__NVIC_EnableIRQ+0x30>)
 80008d4:	2101      	movs	r1, #1
 80008d6:	4091      	lsls	r1, r2
 80008d8:	000a      	movs	r2, r1
 80008da:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80008dc:	46c0      	nop			; (mov r8, r8)
 80008de:	46bd      	mov	sp, r7
 80008e0:	b002      	add	sp, #8
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	e000e100 	.word	0xe000e100

080008e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008e8:	b590      	push	{r4, r7, lr}
 80008ea:	b083      	sub	sp, #12
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	0002      	movs	r2, r0
 80008f0:	6039      	str	r1, [r7, #0]
 80008f2:	1dfb      	adds	r3, r7, #7
 80008f4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008f6:	1dfb      	adds	r3, r7, #7
 80008f8:	781b      	ldrb	r3, [r3, #0]
 80008fa:	2b7f      	cmp	r3, #127	; 0x7f
 80008fc:	d828      	bhi.n	8000950 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008fe:	4a2f      	ldr	r2, [pc, #188]	; (80009bc <__NVIC_SetPriority+0xd4>)
 8000900:	1dfb      	adds	r3, r7, #7
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	b25b      	sxtb	r3, r3
 8000906:	089b      	lsrs	r3, r3, #2
 8000908:	33c0      	adds	r3, #192	; 0xc0
 800090a:	009b      	lsls	r3, r3, #2
 800090c:	589b      	ldr	r3, [r3, r2]
 800090e:	1dfa      	adds	r2, r7, #7
 8000910:	7812      	ldrb	r2, [r2, #0]
 8000912:	0011      	movs	r1, r2
 8000914:	2203      	movs	r2, #3
 8000916:	400a      	ands	r2, r1
 8000918:	00d2      	lsls	r2, r2, #3
 800091a:	21ff      	movs	r1, #255	; 0xff
 800091c:	4091      	lsls	r1, r2
 800091e:	000a      	movs	r2, r1
 8000920:	43d2      	mvns	r2, r2
 8000922:	401a      	ands	r2, r3
 8000924:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	019b      	lsls	r3, r3, #6
 800092a:	22ff      	movs	r2, #255	; 0xff
 800092c:	401a      	ands	r2, r3
 800092e:	1dfb      	adds	r3, r7, #7
 8000930:	781b      	ldrb	r3, [r3, #0]
 8000932:	0018      	movs	r0, r3
 8000934:	2303      	movs	r3, #3
 8000936:	4003      	ands	r3, r0
 8000938:	00db      	lsls	r3, r3, #3
 800093a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800093c:	481f      	ldr	r0, [pc, #124]	; (80009bc <__NVIC_SetPriority+0xd4>)
 800093e:	1dfb      	adds	r3, r7, #7
 8000940:	781b      	ldrb	r3, [r3, #0]
 8000942:	b25b      	sxtb	r3, r3
 8000944:	089b      	lsrs	r3, r3, #2
 8000946:	430a      	orrs	r2, r1
 8000948:	33c0      	adds	r3, #192	; 0xc0
 800094a:	009b      	lsls	r3, r3, #2
 800094c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800094e:	e031      	b.n	80009b4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000950:	4a1b      	ldr	r2, [pc, #108]	; (80009c0 <__NVIC_SetPriority+0xd8>)
 8000952:	1dfb      	adds	r3, r7, #7
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	0019      	movs	r1, r3
 8000958:	230f      	movs	r3, #15
 800095a:	400b      	ands	r3, r1
 800095c:	3b08      	subs	r3, #8
 800095e:	089b      	lsrs	r3, r3, #2
 8000960:	3306      	adds	r3, #6
 8000962:	009b      	lsls	r3, r3, #2
 8000964:	18d3      	adds	r3, r2, r3
 8000966:	3304      	adds	r3, #4
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	1dfa      	adds	r2, r7, #7
 800096c:	7812      	ldrb	r2, [r2, #0]
 800096e:	0011      	movs	r1, r2
 8000970:	2203      	movs	r2, #3
 8000972:	400a      	ands	r2, r1
 8000974:	00d2      	lsls	r2, r2, #3
 8000976:	21ff      	movs	r1, #255	; 0xff
 8000978:	4091      	lsls	r1, r2
 800097a:	000a      	movs	r2, r1
 800097c:	43d2      	mvns	r2, r2
 800097e:	401a      	ands	r2, r3
 8000980:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	019b      	lsls	r3, r3, #6
 8000986:	22ff      	movs	r2, #255	; 0xff
 8000988:	401a      	ands	r2, r3
 800098a:	1dfb      	adds	r3, r7, #7
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	0018      	movs	r0, r3
 8000990:	2303      	movs	r3, #3
 8000992:	4003      	ands	r3, r0
 8000994:	00db      	lsls	r3, r3, #3
 8000996:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000998:	4809      	ldr	r0, [pc, #36]	; (80009c0 <__NVIC_SetPriority+0xd8>)
 800099a:	1dfb      	adds	r3, r7, #7
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	001c      	movs	r4, r3
 80009a0:	230f      	movs	r3, #15
 80009a2:	4023      	ands	r3, r4
 80009a4:	3b08      	subs	r3, #8
 80009a6:	089b      	lsrs	r3, r3, #2
 80009a8:	430a      	orrs	r2, r1
 80009aa:	3306      	adds	r3, #6
 80009ac:	009b      	lsls	r3, r3, #2
 80009ae:	18c3      	adds	r3, r0, r3
 80009b0:	3304      	adds	r3, #4
 80009b2:	601a      	str	r2, [r3, #0]
}
 80009b4:	46c0      	nop			; (mov r8, r8)
 80009b6:	46bd      	mov	sp, r7
 80009b8:	b003      	add	sp, #12
 80009ba:	bd90      	pop	{r4, r7, pc}
 80009bc:	e000e100 	.word	0xe000e100
 80009c0:	e000ed00 	.word	0xe000ed00

080009c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	1e5a      	subs	r2, r3, #1
 80009d0:	2380      	movs	r3, #128	; 0x80
 80009d2:	045b      	lsls	r3, r3, #17
 80009d4:	429a      	cmp	r2, r3
 80009d6:	d301      	bcc.n	80009dc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009d8:	2301      	movs	r3, #1
 80009da:	e010      	b.n	80009fe <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009dc:	4b0a      	ldr	r3, [pc, #40]	; (8000a08 <SysTick_Config+0x44>)
 80009de:	687a      	ldr	r2, [r7, #4]
 80009e0:	3a01      	subs	r2, #1
 80009e2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009e4:	2301      	movs	r3, #1
 80009e6:	425b      	negs	r3, r3
 80009e8:	2103      	movs	r1, #3
 80009ea:	0018      	movs	r0, r3
 80009ec:	f7ff ff7c 	bl	80008e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009f0:	4b05      	ldr	r3, [pc, #20]	; (8000a08 <SysTick_Config+0x44>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009f6:	4b04      	ldr	r3, [pc, #16]	; (8000a08 <SysTick_Config+0x44>)
 80009f8:	2207      	movs	r2, #7
 80009fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009fc:	2300      	movs	r3, #0
}
 80009fe:	0018      	movs	r0, r3
 8000a00:	46bd      	mov	sp, r7
 8000a02:	b002      	add	sp, #8
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	46c0      	nop			; (mov r8, r8)
 8000a08:	e000e010 	.word	0xe000e010

08000a0c <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b084      	sub	sp, #16
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	60b9      	str	r1, [r7, #8]
 8000a14:	607a      	str	r2, [r7, #4]
 8000a16:	210f      	movs	r1, #15
 8000a18:	187b      	adds	r3, r7, r1
 8000a1a:	1c02      	adds	r2, r0, #0
 8000a1c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000a1e:	68ba      	ldr	r2, [r7, #8]
 8000a20:	187b      	adds	r3, r7, r1
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	b25b      	sxtb	r3, r3
 8000a26:	0011      	movs	r1, r2
 8000a28:	0018      	movs	r0, r3
 8000a2a:	f7ff ff5d 	bl	80008e8 <__NVIC_SetPriority>
}
 8000a2e:	46c0      	nop			; (mov r8, r8)
 8000a30:	46bd      	mov	sp, r7
 8000a32:	b004      	add	sp, #16
 8000a34:	bd80      	pop	{r7, pc}

08000a36 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a36:	b580      	push	{r7, lr}
 8000a38:	b082      	sub	sp, #8
 8000a3a:	af00      	add	r7, sp, #0
 8000a3c:	0002      	movs	r2, r0
 8000a3e:	1dfb      	adds	r3, r7, #7
 8000a40:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a42:	1dfb      	adds	r3, r7, #7
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	b25b      	sxtb	r3, r3
 8000a48:	0018      	movs	r0, r3
 8000a4a:	f7ff ff33 	bl	80008b4 <__NVIC_EnableIRQ>
}
 8000a4e:	46c0      	nop			; (mov r8, r8)
 8000a50:	46bd      	mov	sp, r7
 8000a52:	b002      	add	sp, #8
 8000a54:	bd80      	pop	{r7, pc}

08000a56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a56:	b580      	push	{r7, lr}
 8000a58:	b082      	sub	sp, #8
 8000a5a:	af00      	add	r7, sp, #0
 8000a5c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	0018      	movs	r0, r3
 8000a62:	f7ff ffaf 	bl	80009c4 <SysTick_Config>
 8000a66:	0003      	movs	r3, r0
}
 8000a68:	0018      	movs	r0, r3
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	b002      	add	sp, #8
 8000a6e:	bd80      	pop	{r7, pc}

08000a70 <HAL_DMA_Init>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d101      	bne.n	8000a82 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	e077      	b.n	8000b72 <HAL_DMA_Init+0x102>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* calculation of the channel index */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	4a3d      	ldr	r2, [pc, #244]	; (8000b7c <HAL_DMA_Init+0x10c>)
 8000a88:	4694      	mov	ip, r2
 8000a8a:	4463      	add	r3, ip
 8000a8c:	2114      	movs	r1, #20
 8000a8e:	0018      	movs	r0, r3
 8000a90:	f7ff fb3a 	bl	8000108 <__udivsi3>
 8000a94:	0003      	movs	r3, r0
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 8000a96:	009a      	lsls	r2, r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	2225      	movs	r2, #37	; 0x25
 8000aa0:	2102      	movs	r1, #2
 8000aa2:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	681a      	ldr	r2, [r3, #0]
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	4934      	ldr	r1, [pc, #208]	; (8000b80 <HAL_DMA_Init+0x110>)
 8000ab0:	400a      	ands	r2, r1
 8000ab2:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	6819      	ldr	r1, [r3, #0]
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	689a      	ldr	r2, [r3, #8]
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	68db      	ldr	r3, [r3, #12]
 8000ac2:	431a      	orrs	r2, r3
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	691b      	ldr	r3, [r3, #16]
 8000ac8:	431a      	orrs	r2, r3
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	695b      	ldr	r3, [r3, #20]
 8000ace:	431a      	orrs	r2, r3
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	699b      	ldr	r3, [r3, #24]
 8000ad4:	431a      	orrs	r2, r3
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	69db      	ldr	r3, [r3, #28]
 8000ada:	431a      	orrs	r2, r3
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	6a1b      	ldr	r3, [r3, #32]
 8000ae0:	431a      	orrs	r2, r3
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	430a      	orrs	r2, r1
 8000ae8:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	0018      	movs	r0, r3
 8000aee:	f000 f9c3 	bl	8000e78 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	689a      	ldr	r2, [r3, #8]
 8000af6:	2380      	movs	r3, #128	; 0x80
 8000af8:	01db      	lsls	r3, r3, #7
 8000afa:	429a      	cmp	r2, r3
 8000afc:	d102      	bne.n	8000b04 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	2200      	movs	r2, #0
 8000b02:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	685a      	ldr	r2, [r3, #4]
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b0c:	21ff      	movs	r1, #255	; 0xff
 8000b0e:	400a      	ands	r2, r1
 8000b10:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000b16:	687a      	ldr	r2, [r7, #4]
 8000b18:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8000b1a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d011      	beq.n	8000b48 <HAL_DMA_Init+0xd8>
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	685b      	ldr	r3, [r3, #4]
 8000b28:	2b04      	cmp	r3, #4
 8000b2a:	d80d      	bhi.n	8000b48 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	0018      	movs	r0, r3
 8000b30:	f000 f9ce 	bl	8000ed0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000b38:	2200      	movs	r2, #0
 8000b3a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000b40:	687a      	ldr	r2, [r7, #4]
 8000b42:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8000b44:	605a      	str	r2, [r3, #4]
 8000b46:	e008      	b.n	8000b5a <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	2200      	movs	r2, #0
 8000b52:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	2200      	movs	r2, #0
 8000b58:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	2225      	movs	r2, #37	; 0x25
 8000b64:	2101      	movs	r1, #1
 8000b66:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	2224      	movs	r2, #36	; 0x24
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000b70:	2300      	movs	r3, #0
}
 8000b72:	0018      	movs	r0, r3
 8000b74:	46bd      	mov	sp, r7
 8000b76:	b002      	add	sp, #8
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	46c0      	nop			; (mov r8, r8)
 8000b7c:	bffdfff8 	.word	0xbffdfff8
 8000b80:	ffff800f 	.word	0xffff800f

08000b84 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b086      	sub	sp, #24
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	60f8      	str	r0, [r7, #12]
 8000b8c:	60b9      	str	r1, [r7, #8]
 8000b8e:	607a      	str	r2, [r7, #4]
 8000b90:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000b92:	2317      	movs	r3, #23
 8000b94:	18fb      	adds	r3, r7, r3
 8000b96:	2200      	movs	r2, #0
 8000b98:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	2224      	movs	r2, #36	; 0x24
 8000b9e:	5c9b      	ldrb	r3, [r3, r2]
 8000ba0:	2b01      	cmp	r3, #1
 8000ba2:	d101      	bne.n	8000ba8 <HAL_DMA_Start_IT+0x24>
 8000ba4:	2302      	movs	r3, #2
 8000ba6:	e070      	b.n	8000c8a <HAL_DMA_Start_IT+0x106>
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	2224      	movs	r2, #36	; 0x24
 8000bac:	2101      	movs	r1, #1
 8000bae:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	2225      	movs	r2, #37	; 0x25
 8000bb4:	5c9b      	ldrb	r3, [r3, r2]
 8000bb6:	b2db      	uxtb	r3, r3
 8000bb8:	2b01      	cmp	r3, #1
 8000bba:	d157      	bne.n	8000c6c <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	2225      	movs	r2, #37	; 0x25
 8000bc0:	2102      	movs	r1, #2
 8000bc2:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	681a      	ldr	r2, [r3, #0]
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	2101      	movs	r1, #1
 8000bd6:	438a      	bics	r2, r1
 8000bd8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	687a      	ldr	r2, [r7, #4]
 8000bde:	68b9      	ldr	r1, [r7, #8]
 8000be0:	68f8      	ldr	r0, [r7, #12]
 8000be2:	f000 f909 	bl	8000df8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d008      	beq.n	8000c00 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	681a      	ldr	r2, [r3, #0]
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	210e      	movs	r1, #14
 8000bfa:	430a      	orrs	r2, r1
 8000bfc:	601a      	str	r2, [r3, #0]
 8000bfe:	e00f      	b.n	8000c20 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	681a      	ldr	r2, [r3, #0]
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	2104      	movs	r1, #4
 8000c0c:	438a      	bics	r2, r1
 8000c0e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	681a      	ldr	r2, [r3, #0]
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	210a      	movs	r1, #10
 8000c1c:	430a      	orrs	r2, r1
 8000c1e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c24:	681a      	ldr	r2, [r3, #0]
 8000c26:	2380      	movs	r3, #128	; 0x80
 8000c28:	025b      	lsls	r3, r3, #9
 8000c2a:	4013      	ands	r3, r2
 8000c2c:	d008      	beq.n	8000c40 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c32:	681a      	ldr	r2, [r3, #0]
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c38:	2180      	movs	r1, #128	; 0x80
 8000c3a:	0049      	lsls	r1, r1, #1
 8000c3c:	430a      	orrs	r2, r1
 8000c3e:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d008      	beq.n	8000c5a <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000c4c:	681a      	ldr	r2, [r3, #0]
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000c52:	2180      	movs	r1, #128	; 0x80
 8000c54:	0049      	lsls	r1, r1, #1
 8000c56:	430a      	orrs	r2, r1
 8000c58:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	681a      	ldr	r2, [r3, #0]
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	2101      	movs	r1, #1
 8000c66:	430a      	orrs	r2, r1
 8000c68:	601a      	str	r2, [r3, #0]
 8000c6a:	e007      	b.n	8000c7c <HAL_DMA_Start_IT+0xf8>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	2224      	movs	r2, #36	; 0x24
 8000c70:	2100      	movs	r1, #0
 8000c72:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000c74:	2317      	movs	r3, #23
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	2202      	movs	r2, #2
 8000c7a:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hdma);
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	2224      	movs	r2, #36	; 0x24
 8000c80:	2100      	movs	r1, #0
 8000c82:	5499      	strb	r1, [r3, r2]

  return status;
 8000c84:	2317      	movs	r3, #23
 8000c86:	18fb      	adds	r3, r7, r3
 8000c88:	781b      	ldrb	r3, [r3, #0]
}
 8000c8a:	0018      	movs	r0, r3
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	b006      	add	sp, #24
 8000c90:	bd80      	pop	{r7, pc}
	...

08000c94 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b084      	sub	sp, #16
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = DMA1->ISR;
 8000c9c:	4b55      	ldr	r3, [pc, #340]	; (8000df4 <HAL_DMA_IRQHandler+0x160>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cae:	221c      	movs	r2, #28
 8000cb0:	4013      	ands	r3, r2
 8000cb2:	2204      	movs	r2, #4
 8000cb4:	409a      	lsls	r2, r3
 8000cb6:	0013      	movs	r3, r2
 8000cb8:	68fa      	ldr	r2, [r7, #12]
 8000cba:	4013      	ands	r3, r2
 8000cbc:	d027      	beq.n	8000d0e <HAL_DMA_IRQHandler+0x7a>
 8000cbe:	68bb      	ldr	r3, [r7, #8]
 8000cc0:	2204      	movs	r2, #4
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	d023      	beq.n	8000d0e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	2220      	movs	r2, #32
 8000cce:	4013      	ands	r3, r2
 8000cd0:	d107      	bne.n	8000ce2 <HAL_DMA_IRQHandler+0x4e>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	681a      	ldr	r2, [r3, #0]
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	2104      	movs	r1, #4
 8000cde:	438a      	bics	r2, r1
 8000ce0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 8000ce2:	4b44      	ldr	r3, [pc, #272]	; (8000df4 <HAL_DMA_IRQHandler+0x160>)
 8000ce4:	6859      	ldr	r1, [r3, #4]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cea:	221c      	movs	r2, #28
 8000cec:	4013      	ands	r3, r2
 8000cee:	2204      	movs	r2, #4
 8000cf0:	409a      	lsls	r2, r3
 8000cf2:	4b40      	ldr	r3, [pc, #256]	; (8000df4 <HAL_DMA_IRQHandler+0x160>)
 8000cf4:	430a      	orrs	r2, r1
 8000cf6:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d100      	bne.n	8000d02 <HAL_DMA_IRQHandler+0x6e>
 8000d00:	e073      	b.n	8000dea <HAL_DMA_IRQHandler+0x156>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d06:	687a      	ldr	r2, [r7, #4]
 8000d08:	0010      	movs	r0, r2
 8000d0a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8000d0c:	e06d      	b.n	8000dea <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d12:	221c      	movs	r2, #28
 8000d14:	4013      	ands	r3, r2
 8000d16:	2202      	movs	r2, #2
 8000d18:	409a      	lsls	r2, r3
 8000d1a:	0013      	movs	r3, r2
 8000d1c:	68fa      	ldr	r2, [r7, #12]
 8000d1e:	4013      	ands	r3, r2
 8000d20:	d02e      	beq.n	8000d80 <HAL_DMA_IRQHandler+0xec>
 8000d22:	68bb      	ldr	r3, [r7, #8]
 8000d24:	2202      	movs	r2, #2
 8000d26:	4013      	ands	r3, r2
 8000d28:	d02a      	beq.n	8000d80 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	2220      	movs	r2, #32
 8000d32:	4013      	ands	r3, r2
 8000d34:	d10b      	bne.n	8000d4e <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	681a      	ldr	r2, [r3, #0]
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	210a      	movs	r1, #10
 8000d42:	438a      	bics	r2, r1
 8000d44:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	2225      	movs	r2, #37	; 0x25
 8000d4a:	2101      	movs	r1, #1
 8000d4c:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)));
 8000d4e:	4b29      	ldr	r3, [pc, #164]	; (8000df4 <HAL_DMA_IRQHandler+0x160>)
 8000d50:	6859      	ldr	r1, [r3, #4]
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d56:	221c      	movs	r2, #28
 8000d58:	4013      	ands	r3, r2
 8000d5a:	2202      	movs	r2, #2
 8000d5c:	409a      	lsls	r2, r3
 8000d5e:	4b25      	ldr	r3, [pc, #148]	; (8000df4 <HAL_DMA_IRQHandler+0x160>)
 8000d60:	430a      	orrs	r2, r1
 8000d62:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	2224      	movs	r2, #36	; 0x24
 8000d68:	2100      	movs	r1, #0
 8000d6a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d03a      	beq.n	8000dea <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d78:	687a      	ldr	r2, [r7, #4]
 8000d7a:	0010      	movs	r0, r2
 8000d7c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8000d7e:	e034      	b.n	8000dea <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d84:	221c      	movs	r2, #28
 8000d86:	4013      	ands	r3, r2
 8000d88:	2208      	movs	r2, #8
 8000d8a:	409a      	lsls	r2, r3
 8000d8c:	0013      	movs	r3, r2
 8000d8e:	68fa      	ldr	r2, [r7, #12]
 8000d90:	4013      	ands	r3, r2
 8000d92:	d02b      	beq.n	8000dec <HAL_DMA_IRQHandler+0x158>
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	2208      	movs	r2, #8
 8000d98:	4013      	ands	r3, r2
 8000d9a:	d027      	beq.n	8000dec <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	681a      	ldr	r2, [r3, #0]
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	210e      	movs	r1, #14
 8000da8:	438a      	bics	r2, r1
 8000daa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8000dac:	4b11      	ldr	r3, [pc, #68]	; (8000df4 <HAL_DMA_IRQHandler+0x160>)
 8000dae:	6859      	ldr	r1, [r3, #4]
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000db4:	221c      	movs	r2, #28
 8000db6:	4013      	ands	r3, r2
 8000db8:	2201      	movs	r2, #1
 8000dba:	409a      	lsls	r2, r3
 8000dbc:	4b0d      	ldr	r3, [pc, #52]	; (8000df4 <HAL_DMA_IRQHandler+0x160>)
 8000dbe:	430a      	orrs	r2, r1
 8000dc0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	2225      	movs	r2, #37	; 0x25
 8000dcc:	2101      	movs	r1, #1
 8000dce:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	2224      	movs	r2, #36	; 0x24
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d005      	beq.n	8000dec <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000de4:	687a      	ldr	r2, [r7, #4]
 8000de6:	0010      	movs	r0, r2
 8000de8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8000dea:	46c0      	nop			; (mov r8, r8)
 8000dec:	46c0      	nop			; (mov r8, r8)
}
 8000dee:	46bd      	mov	sp, r7
 8000df0:	b004      	add	sp, #16
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	40020000 	.word	0x40020000

08000df8 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b084      	sub	sp, #16
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	60f8      	str	r0, [r7, #12]
 8000e00:	60b9      	str	r1, [r7, #8]
 8000e02:	607a      	str	r2, [r7, #4]
 8000e04:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000e0a:	68fa      	ldr	r2, [r7, #12]
 8000e0c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8000e0e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d004      	beq.n	8000e22 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000e1c:	68fa      	ldr	r2, [r7, #12]
 8000e1e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8000e20:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8000e22:	4b14      	ldr	r3, [pc, #80]	; (8000e74 <DMA_SetConfig+0x7c>)
 8000e24:	6859      	ldr	r1, [r3, #4]
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e2a:	221c      	movs	r2, #28
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	2201      	movs	r2, #1
 8000e30:	409a      	lsls	r2, r3
 8000e32:	4b10      	ldr	r3, [pc, #64]	; (8000e74 <DMA_SetConfig+0x7c>)
 8000e34:	430a      	orrs	r2, r1
 8000e36:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	683a      	ldr	r2, [r7, #0]
 8000e3e:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	689b      	ldr	r3, [r3, #8]
 8000e44:	2b10      	cmp	r3, #16
 8000e46:	d108      	bne.n	8000e5a <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	687a      	ldr	r2, [r7, #4]
 8000e4e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	68ba      	ldr	r2, [r7, #8]
 8000e56:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000e58:	e007      	b.n	8000e6a <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	68ba      	ldr	r2, [r7, #8]
 8000e60:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	687a      	ldr	r2, [r7, #4]
 8000e68:	60da      	str	r2, [r3, #12]
}
 8000e6a:	46c0      	nop			; (mov r8, r8)
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	b004      	add	sp, #16
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	46c0      	nop			; (mov r8, r8)
 8000e74:	40020000 	.word	0x40020000

08000e78 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b084      	sub	sp, #16
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	001a      	movs	r2, r3
 8000e86:	23ff      	movs	r3, #255	; 0xff
 8000e88:	4013      	ands	r3, r2
 8000e8a:	3b08      	subs	r3, #8
 8000e8c:	2114      	movs	r1, #20
 8000e8e:	0018      	movs	r0, r3
 8000e90:	f7ff f93a 	bl	8000108 <__udivsi3>
 8000e94:	0003      	movs	r3, r0
 8000e96:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
                                                             ((hdma->ChannelIndex >> 2U) * \
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e9c:	089b      	lsrs	r3, r3, #2
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 8000e9e:	4a0a      	ldr	r2, [pc, #40]	; (8000ec8 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8000ea0:	4694      	mov	ip, r2
 8000ea2:	4463      	add	r3, ip
 8000ea4:	009b      	lsls	r3, r3, #2
 8000ea6:	001a      	movs	r2, r3
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	645a      	str	r2, [r3, #68]	; 0x44
                                                              ((uint32_t)DMAMUX1_Channel1 - \
                                                               (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	4a07      	ldr	r2, [pc, #28]	; (8000ecc <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8000eb0:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	221c      	movs	r2, #28
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	2201      	movs	r2, #1
 8000eba:	409a      	lsls	r2, r3
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8000ec0:	46c0      	nop			; (mov r8, r8)
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	b004      	add	sp, #16
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	10008200 	.word	0x10008200
 8000ecc:	40020880 	.word	0x40020880

08000ed0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b084      	sub	sp, #16
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	685b      	ldr	r3, [r3, #4]
 8000edc:	22ff      	movs	r2, #255	; 0xff
 8000ede:	4013      	ands	r3, r2
 8000ee0:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	4a0a      	ldr	r2, [pc, #40]	; (8000f10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8000ee6:	4694      	mov	ip, r2
 8000ee8:	4463      	add	r3, ip
 8000eea:	009b      	lsls	r3, r3, #2
 8000eec:	001a      	movs	r2, r3
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	651a      	str	r2, [r3, #80]	; 0x50
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	4a07      	ldr	r2, [pc, #28]	; (8000f14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8000ef6:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	3b01      	subs	r3, #1
 8000efc:	2203      	movs	r2, #3
 8000efe:	4013      	ands	r3, r2
 8000f00:	2201      	movs	r2, #1
 8000f02:	409a      	lsls	r2, r3
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	659a      	str	r2, [r3, #88]	; 0x58
}
 8000f08:	46c0      	nop			; (mov r8, r8)
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	b004      	add	sp, #16
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	1000823f 	.word	0x1000823f
 8000f14:	40020940 	.word	0x40020940

08000f18 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b086      	sub	sp, #24
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
 8000f20:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8000f22:	2300      	movs	r3, #0
 8000f24:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000f26:	e14d      	b.n	80011c4 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	2101      	movs	r1, #1
 8000f2e:	693a      	ldr	r2, [r7, #16]
 8000f30:	4091      	lsls	r1, r2
 8000f32:	000a      	movs	r2, r1
 8000f34:	4013      	ands	r3, r2
 8000f36:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d100      	bne.n	8000f40 <HAL_GPIO_Init+0x28>
 8000f3e:	e13e      	b.n	80011be <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	2b02      	cmp	r3, #2
 8000f46:	d003      	beq.n	8000f50 <HAL_GPIO_Init+0x38>
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	2b12      	cmp	r3, #18
 8000f4e:	d125      	bne.n	8000f9c <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8000f50:	693b      	ldr	r3, [r7, #16]
 8000f52:	08da      	lsrs	r2, r3, #3
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	3208      	adds	r2, #8
 8000f58:	0092      	lsls	r2, r2, #2
 8000f5a:	58d3      	ldr	r3, [r2, r3]
 8000f5c:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * 4U)) ;
 8000f5e:	693b      	ldr	r3, [r7, #16]
 8000f60:	2207      	movs	r2, #7
 8000f62:	4013      	ands	r3, r2
 8000f64:	009b      	lsls	r3, r3, #2
 8000f66:	220f      	movs	r2, #15
 8000f68:	409a      	lsls	r2, r3
 8000f6a:	0013      	movs	r3, r2
 8000f6c:	43da      	mvns	r2, r3
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	4013      	ands	r3, r2
 8000f72:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	691b      	ldr	r3, [r3, #16]
 8000f78:	220f      	movs	r2, #15
 8000f7a:	401a      	ands	r2, r3
 8000f7c:	693b      	ldr	r3, [r7, #16]
 8000f7e:	2107      	movs	r1, #7
 8000f80:	400b      	ands	r3, r1
 8000f82:	009b      	lsls	r3, r3, #2
 8000f84:	409a      	lsls	r2, r3
 8000f86:	0013      	movs	r3, r2
 8000f88:	697a      	ldr	r2, [r7, #20]
 8000f8a:	4313      	orrs	r3, r2
 8000f8c:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8000f8e:	693b      	ldr	r3, [r7, #16]
 8000f90:	08da      	lsrs	r2, r3, #3
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	3208      	adds	r2, #8
 8000f96:	0092      	lsls	r2, r2, #2
 8000f98:	6979      	ldr	r1, [r7, #20]
 8000f9a:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000fa2:	693b      	ldr	r3, [r7, #16]
 8000fa4:	005b      	lsls	r3, r3, #1
 8000fa6:	2203      	movs	r2, #3
 8000fa8:	409a      	lsls	r2, r3
 8000faa:	0013      	movs	r3, r2
 8000fac:	43da      	mvns	r2, r3
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	2203      	movs	r2, #3
 8000fba:	401a      	ands	r2, r3
 8000fbc:	693b      	ldr	r3, [r7, #16]
 8000fbe:	005b      	lsls	r3, r3, #1
 8000fc0:	409a      	lsls	r2, r3
 8000fc2:	0013      	movs	r3, r2
 8000fc4:	697a      	ldr	r2, [r7, #20]
 8000fc6:	4313      	orrs	r3, r2
 8000fc8:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	697a      	ldr	r2, [r7, #20]
 8000fce:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	2b01      	cmp	r3, #1
 8000fd6:	d00b      	beq.n	8000ff0 <HAL_GPIO_Init+0xd8>
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	2b02      	cmp	r3, #2
 8000fde:	d007      	beq.n	8000ff0 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000fe4:	2b11      	cmp	r3, #17
 8000fe6:	d003      	beq.n	8000ff0 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	2b12      	cmp	r3, #18
 8000fee:	d130      	bne.n	8001052 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	689b      	ldr	r3, [r3, #8]
 8000ff4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	005b      	lsls	r3, r3, #1
 8000ffa:	2203      	movs	r2, #3
 8000ffc:	409a      	lsls	r2, r3
 8000ffe:	0013      	movs	r3, r2
 8001000:	43da      	mvns	r2, r3
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	4013      	ands	r3, r2
 8001006:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * 2U));
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	68da      	ldr	r2, [r3, #12]
 800100c:	693b      	ldr	r3, [r7, #16]
 800100e:	005b      	lsls	r3, r3, #1
 8001010:	409a      	lsls	r2, r3
 8001012:	0013      	movs	r3, r2
 8001014:	697a      	ldr	r2, [r7, #20]
 8001016:	4313      	orrs	r3, r2
 8001018:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	697a      	ldr	r2, [r7, #20]
 800101e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001026:	2201      	movs	r2, #1
 8001028:	693b      	ldr	r3, [r7, #16]
 800102a:	409a      	lsls	r2, r3
 800102c:	0013      	movs	r3, r2
 800102e:	43da      	mvns	r2, r3
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	4013      	ands	r3, r2
 8001034:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	091b      	lsrs	r3, r3, #4
 800103c:	2201      	movs	r2, #1
 800103e:	401a      	ands	r2, r3
 8001040:	693b      	ldr	r3, [r7, #16]
 8001042:	409a      	lsls	r2, r3
 8001044:	0013      	movs	r3, r2
 8001046:	697a      	ldr	r2, [r7, #20]
 8001048:	4313      	orrs	r3, r2
 800104a:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	697a      	ldr	r2, [r7, #20]
 8001050:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	2b03      	cmp	r3, #3
 8001058:	d017      	beq.n	800108a <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	68db      	ldr	r3, [r3, #12]
 800105e:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001060:	693b      	ldr	r3, [r7, #16]
 8001062:	005b      	lsls	r3, r3, #1
 8001064:	2203      	movs	r2, #3
 8001066:	409a      	lsls	r2, r3
 8001068:	0013      	movs	r3, r2
 800106a:	43da      	mvns	r2, r3
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	4013      	ands	r3, r2
 8001070:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * 2U));
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	689a      	ldr	r2, [r3, #8]
 8001076:	693b      	ldr	r3, [r7, #16]
 8001078:	005b      	lsls	r3, r3, #1
 800107a:	409a      	lsls	r2, r3
 800107c:	0013      	movs	r3, r2
 800107e:	697a      	ldr	r2, [r7, #20]
 8001080:	4313      	orrs	r3, r2
 8001082:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	697a      	ldr	r2, [r7, #20]
 8001088:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	685a      	ldr	r2, [r3, #4]
 800108e:	2380      	movs	r3, #128	; 0x80
 8001090:	055b      	lsls	r3, r3, #21
 8001092:	4013      	ands	r3, r2
 8001094:	d100      	bne.n	8001098 <HAL_GPIO_Init+0x180>
 8001096:	e092      	b.n	80011be <HAL_GPIO_Init+0x2a6>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001098:	4a50      	ldr	r2, [pc, #320]	; (80011dc <HAL_GPIO_Init+0x2c4>)
 800109a:	693b      	ldr	r3, [r7, #16]
 800109c:	089b      	lsrs	r3, r3, #2
 800109e:	3318      	adds	r3, #24
 80010a0:	009b      	lsls	r3, r3, #2
 80010a2:	589b      	ldr	r3, [r3, r2]
 80010a4:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 80010a6:	693b      	ldr	r3, [r7, #16]
 80010a8:	2203      	movs	r2, #3
 80010aa:	4013      	ands	r3, r2
 80010ac:	00db      	lsls	r3, r3, #3
 80010ae:	220f      	movs	r2, #15
 80010b0:	409a      	lsls	r2, r3
 80010b2:	0013      	movs	r3, r2
 80010b4:	43da      	mvns	r2, r3
 80010b6:	697b      	ldr	r3, [r7, #20]
 80010b8:	4013      	ands	r3, r2
 80010ba:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 80010bc:	687a      	ldr	r2, [r7, #4]
 80010be:	23a0      	movs	r3, #160	; 0xa0
 80010c0:	05db      	lsls	r3, r3, #23
 80010c2:	429a      	cmp	r2, r3
 80010c4:	d013      	beq.n	80010ee <HAL_GPIO_Init+0x1d6>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4a45      	ldr	r2, [pc, #276]	; (80011e0 <HAL_GPIO_Init+0x2c8>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d00d      	beq.n	80010ea <HAL_GPIO_Init+0x1d2>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4a44      	ldr	r2, [pc, #272]	; (80011e4 <HAL_GPIO_Init+0x2cc>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d007      	beq.n	80010e6 <HAL_GPIO_Init+0x1ce>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4a43      	ldr	r2, [pc, #268]	; (80011e8 <HAL_GPIO_Init+0x2d0>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d101      	bne.n	80010e2 <HAL_GPIO_Init+0x1ca>
 80010de:	2303      	movs	r3, #3
 80010e0:	e006      	b.n	80010f0 <HAL_GPIO_Init+0x1d8>
 80010e2:	2305      	movs	r3, #5
 80010e4:	e004      	b.n	80010f0 <HAL_GPIO_Init+0x1d8>
 80010e6:	2302      	movs	r3, #2
 80010e8:	e002      	b.n	80010f0 <HAL_GPIO_Init+0x1d8>
 80010ea:	2301      	movs	r3, #1
 80010ec:	e000      	b.n	80010f0 <HAL_GPIO_Init+0x1d8>
 80010ee:	2300      	movs	r3, #0
 80010f0:	693a      	ldr	r2, [r7, #16]
 80010f2:	2103      	movs	r1, #3
 80010f4:	400a      	ands	r2, r1
 80010f6:	00d2      	lsls	r2, r2, #3
 80010f8:	4093      	lsls	r3, r2
 80010fa:	697a      	ldr	r2, [r7, #20]
 80010fc:	4313      	orrs	r3, r2
 80010fe:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8001100:	4936      	ldr	r1, [pc, #216]	; (80011dc <HAL_GPIO_Init+0x2c4>)
 8001102:	693b      	ldr	r3, [r7, #16]
 8001104:	089b      	lsrs	r3, r3, #2
 8001106:	3318      	adds	r3, #24
 8001108:	009b      	lsls	r3, r3, #2
 800110a:	697a      	ldr	r2, [r7, #20]
 800110c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 800110e:	4a33      	ldr	r2, [pc, #204]	; (80011dc <HAL_GPIO_Init+0x2c4>)
 8001110:	2380      	movs	r3, #128	; 0x80
 8001112:	58d3      	ldr	r3, [r2, r3]
 8001114:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	43da      	mvns	r2, r3
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	4013      	ands	r3, r2
 800111e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	685a      	ldr	r2, [r3, #4]
 8001124:	2380      	movs	r3, #128	; 0x80
 8001126:	025b      	lsls	r3, r3, #9
 8001128:	4013      	ands	r3, r2
 800112a:	d003      	beq.n	8001134 <HAL_GPIO_Init+0x21c>
        {
          tmp |= iocurrent;
 800112c:	697a      	ldr	r2, [r7, #20]
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	4313      	orrs	r3, r2
 8001132:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8001134:	4929      	ldr	r1, [pc, #164]	; (80011dc <HAL_GPIO_Init+0x2c4>)
 8001136:	2280      	movs	r2, #128	; 0x80
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 800113c:	4a27      	ldr	r2, [pc, #156]	; (80011dc <HAL_GPIO_Init+0x2c4>)
 800113e:	2384      	movs	r3, #132	; 0x84
 8001140:	58d3      	ldr	r3, [r2, r3]
 8001142:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	43da      	mvns	r2, r3
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	4013      	ands	r3, r2
 800114c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	685a      	ldr	r2, [r3, #4]
 8001152:	2380      	movs	r3, #128	; 0x80
 8001154:	029b      	lsls	r3, r3, #10
 8001156:	4013      	ands	r3, r2
 8001158:	d003      	beq.n	8001162 <HAL_GPIO_Init+0x24a>
        {
          tmp |= iocurrent;
 800115a:	697a      	ldr	r2, [r7, #20]
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	4313      	orrs	r3, r2
 8001160:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8001162:	491e      	ldr	r1, [pc, #120]	; (80011dc <HAL_GPIO_Init+0x2c4>)
 8001164:	2284      	movs	r2, #132	; 0x84
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 800116a:	4b1c      	ldr	r3, [pc, #112]	; (80011dc <HAL_GPIO_Init+0x2c4>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	43da      	mvns	r2, r3
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	4013      	ands	r3, r2
 8001178:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	685a      	ldr	r2, [r3, #4]
 800117e:	2380      	movs	r3, #128	; 0x80
 8001180:	035b      	lsls	r3, r3, #13
 8001182:	4013      	ands	r3, r2
 8001184:	d003      	beq.n	800118e <HAL_GPIO_Init+0x276>
        {
          tmp |= iocurrent;
 8001186:	697a      	ldr	r2, [r7, #20]
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	4313      	orrs	r3, r2
 800118c:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 800118e:	4b13      	ldr	r3, [pc, #76]	; (80011dc <HAL_GPIO_Init+0x2c4>)
 8001190:	697a      	ldr	r2, [r7, #20]
 8001192:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8001194:	4b11      	ldr	r3, [pc, #68]	; (80011dc <HAL_GPIO_Init+0x2c4>)
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	43da      	mvns	r2, r3
 800119e:	697b      	ldr	r3, [r7, #20]
 80011a0:	4013      	ands	r3, r2
 80011a2:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	685a      	ldr	r2, [r3, #4]
 80011a8:	2380      	movs	r3, #128	; 0x80
 80011aa:	039b      	lsls	r3, r3, #14
 80011ac:	4013      	ands	r3, r2
 80011ae:	d003      	beq.n	80011b8 <HAL_GPIO_Init+0x2a0>
        {
          tmp |= iocurrent;
 80011b0:	697a      	ldr	r2, [r7, #20]
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80011b8:	4b08      	ldr	r3, [pc, #32]	; (80011dc <HAL_GPIO_Init+0x2c4>)
 80011ba:	697a      	ldr	r2, [r7, #20]
 80011bc:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 80011be:	693b      	ldr	r3, [r7, #16]
 80011c0:	3301      	adds	r3, #1
 80011c2:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	681a      	ldr	r2, [r3, #0]
 80011c8:	693b      	ldr	r3, [r7, #16]
 80011ca:	40da      	lsrs	r2, r3
 80011cc:	1e13      	subs	r3, r2, #0
 80011ce:	d000      	beq.n	80011d2 <HAL_GPIO_Init+0x2ba>
 80011d0:	e6aa      	b.n	8000f28 <HAL_GPIO_Init+0x10>
  }
}
 80011d2:	46c0      	nop			; (mov r8, r8)
 80011d4:	46c0      	nop			; (mov r8, r8)
 80011d6:	46bd      	mov	sp, r7
 80011d8:	b006      	add	sp, #24
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	40021800 	.word	0x40021800
 80011e0:	50000400 	.word	0x50000400
 80011e4:	50000800 	.word	0x50000800
 80011e8:	50001400 	.word	0x50001400

080011ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	0008      	movs	r0, r1
 80011f6:	0011      	movs	r1, r2
 80011f8:	1cbb      	adds	r3, r7, #2
 80011fa:	1c02      	adds	r2, r0, #0
 80011fc:	801a      	strh	r2, [r3, #0]
 80011fe:	1c7b      	adds	r3, r7, #1
 8001200:	1c0a      	adds	r2, r1, #0
 8001202:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001204:	1c7b      	adds	r3, r7, #1
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d004      	beq.n	8001216 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800120c:	1cbb      	adds	r3, r7, #2
 800120e:	881a      	ldrh	r2, [r3, #0]
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001214:	e003      	b.n	800121e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001216:	1cbb      	adds	r3, r7, #2
 8001218:	881a      	ldrh	r2, [r3, #0]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800121e:	46c0      	nop			; (mov r8, r8)
 8001220:	46bd      	mov	sp, r7
 8001222:	b002      	add	sp, #8
 8001224:	bd80      	pop	{r7, pc}
	...

08001228 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b086      	sub	sp, #24
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d101      	bne.n	800123a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001236:	2301      	movs	r3, #1
 8001238:	e1e5      	b.n	8001606 <HAL_RCC_OscConfig+0x3de>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	2201      	movs	r2, #1
 8001240:	4013      	ands	r3, r2
 8001242:	d100      	bne.n	8001246 <HAL_RCC_OscConfig+0x1e>
 8001244:	e06f      	b.n	8001326 <HAL_RCC_OscConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001246:	4bc4      	ldr	r3, [pc, #784]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 8001248:	689b      	ldr	r3, [r3, #8]
 800124a:	2238      	movs	r2, #56	; 0x38
 800124c:	4013      	ands	r3, r2
 800124e:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	2b08      	cmp	r3, #8
 8001254:	d10b      	bne.n	800126e <HAL_RCC_OscConfig+0x46>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001256:	4bc0      	ldr	r3, [pc, #768]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	2380      	movs	r3, #128	; 0x80
 800125c:	029b      	lsls	r3, r3, #10
 800125e:	4013      	ands	r3, r2
 8001260:	d061      	beq.n	8001326 <HAL_RCC_OscConfig+0xfe>
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d15d      	bne.n	8001326 <HAL_RCC_OscConfig+0xfe>
      {
        return HAL_ERROR;
 800126a:	2301      	movs	r3, #1
 800126c:	e1cb      	b.n	8001606 <HAL_RCC_OscConfig+0x3de>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	685a      	ldr	r2, [r3, #4]
 8001272:	2380      	movs	r3, #128	; 0x80
 8001274:	025b      	lsls	r3, r3, #9
 8001276:	429a      	cmp	r2, r3
 8001278:	d107      	bne.n	800128a <HAL_RCC_OscConfig+0x62>
 800127a:	4bb7      	ldr	r3, [pc, #732]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	4bb6      	ldr	r3, [pc, #728]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 8001280:	2180      	movs	r1, #128	; 0x80
 8001282:	0249      	lsls	r1, r1, #9
 8001284:	430a      	orrs	r2, r1
 8001286:	601a      	str	r2, [r3, #0]
 8001288:	e020      	b.n	80012cc <HAL_RCC_OscConfig+0xa4>
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	685a      	ldr	r2, [r3, #4]
 800128e:	23a0      	movs	r3, #160	; 0xa0
 8001290:	02db      	lsls	r3, r3, #11
 8001292:	429a      	cmp	r2, r3
 8001294:	d10e      	bne.n	80012b4 <HAL_RCC_OscConfig+0x8c>
 8001296:	4bb0      	ldr	r3, [pc, #704]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	4baf      	ldr	r3, [pc, #700]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 800129c:	2180      	movs	r1, #128	; 0x80
 800129e:	02c9      	lsls	r1, r1, #11
 80012a0:	430a      	orrs	r2, r1
 80012a2:	601a      	str	r2, [r3, #0]
 80012a4:	4bac      	ldr	r3, [pc, #688]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 80012a6:	681a      	ldr	r2, [r3, #0]
 80012a8:	4bab      	ldr	r3, [pc, #684]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 80012aa:	2180      	movs	r1, #128	; 0x80
 80012ac:	0249      	lsls	r1, r1, #9
 80012ae:	430a      	orrs	r2, r1
 80012b0:	601a      	str	r2, [r3, #0]
 80012b2:	e00b      	b.n	80012cc <HAL_RCC_OscConfig+0xa4>
 80012b4:	4ba8      	ldr	r3, [pc, #672]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	4ba7      	ldr	r3, [pc, #668]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 80012ba:	49a8      	ldr	r1, [pc, #672]	; (800155c <HAL_RCC_OscConfig+0x334>)
 80012bc:	400a      	ands	r2, r1
 80012be:	601a      	str	r2, [r3, #0]
 80012c0:	4ba5      	ldr	r3, [pc, #660]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 80012c2:	681a      	ldr	r2, [r3, #0]
 80012c4:	4ba4      	ldr	r3, [pc, #656]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 80012c6:	49a6      	ldr	r1, [pc, #664]	; (8001560 <HAL_RCC_OscConfig+0x338>)
 80012c8:	400a      	ands	r2, r1
 80012ca:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d014      	beq.n	80012fe <HAL_RCC_OscConfig+0xd6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012d4:	f7ff fae4 	bl	80008a0 <HAL_GetTick>
 80012d8:	0003      	movs	r3, r0
 80012da:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80012dc:	e008      	b.n	80012f0 <HAL_RCC_OscConfig+0xc8>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012de:	f7ff fadf 	bl	80008a0 <HAL_GetTick>
 80012e2:	0002      	movs	r2, r0
 80012e4:	693b      	ldr	r3, [r7, #16]
 80012e6:	1ad3      	subs	r3, r2, r3
 80012e8:	2b64      	cmp	r3, #100	; 0x64
 80012ea:	d901      	bls.n	80012f0 <HAL_RCC_OscConfig+0xc8>
          {
            return HAL_TIMEOUT;
 80012ec:	2303      	movs	r3, #3
 80012ee:	e18a      	b.n	8001606 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80012f0:	4b99      	ldr	r3, [pc, #612]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 80012f2:	681a      	ldr	r2, [r3, #0]
 80012f4:	2380      	movs	r3, #128	; 0x80
 80012f6:	029b      	lsls	r3, r3, #10
 80012f8:	4013      	ands	r3, r2
 80012fa:	d0f0      	beq.n	80012de <HAL_RCC_OscConfig+0xb6>
 80012fc:	e013      	b.n	8001326 <HAL_RCC_OscConfig+0xfe>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012fe:	f7ff facf 	bl	80008a0 <HAL_GetTick>
 8001302:	0003      	movs	r3, r0
 8001304:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001306:	e008      	b.n	800131a <HAL_RCC_OscConfig+0xf2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001308:	f7ff faca 	bl	80008a0 <HAL_GetTick>
 800130c:	0002      	movs	r2, r0
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	1ad3      	subs	r3, r2, r3
 8001312:	2b64      	cmp	r3, #100	; 0x64
 8001314:	d901      	bls.n	800131a <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8001316:	2303      	movs	r3, #3
 8001318:	e175      	b.n	8001606 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800131a:	4b8f      	ldr	r3, [pc, #572]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 800131c:	681a      	ldr	r2, [r3, #0]
 800131e:	2380      	movs	r3, #128	; 0x80
 8001320:	029b      	lsls	r3, r3, #10
 8001322:	4013      	ands	r3, r2
 8001324:	d1f0      	bne.n	8001308 <HAL_RCC_OscConfig+0xe0>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	2202      	movs	r2, #2
 800132c:	4013      	ands	r3, r2
 800132e:	d100      	bne.n	8001332 <HAL_RCC_OscConfig+0x10a>
 8001330:	e08c      	b.n	800144c <HAL_RCC_OscConfig+0x224>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001332:	4b89      	ldr	r3, [pc, #548]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 8001334:	689b      	ldr	r3, [r3, #8]
 8001336:	2238      	movs	r2, #56	; 0x38
 8001338:	4013      	ands	r3, r2
 800133a:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d135      	bne.n	80013ae <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001342:	4b85      	ldr	r3, [pc, #532]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	2380      	movs	r3, #128	; 0x80
 8001348:	00db      	lsls	r3, r3, #3
 800134a:	4013      	ands	r3, r2
 800134c:	d005      	beq.n	800135a <HAL_RCC_OscConfig+0x132>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	68db      	ldr	r3, [r3, #12]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d101      	bne.n	800135a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001356:	2301      	movs	r3, #1
 8001358:	e155      	b.n	8001606 <HAL_RCC_OscConfig+0x3de>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800135a:	4b7f      	ldr	r3, [pc, #508]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	4a81      	ldr	r2, [pc, #516]	; (8001564 <HAL_RCC_OscConfig+0x33c>)
 8001360:	4013      	ands	r3, r2
 8001362:	0019      	movs	r1, r3
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	695b      	ldr	r3, [r3, #20]
 8001368:	021a      	lsls	r2, r3, #8
 800136a:	4b7b      	ldr	r3, [pc, #492]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 800136c:	430a      	orrs	r2, r1
 800136e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8001370:	697b      	ldr	r3, [r7, #20]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d112      	bne.n	800139c <HAL_RCC_OscConfig+0x174>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001376:	4b78      	ldr	r3, [pc, #480]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4a7b      	ldr	r2, [pc, #492]	; (8001568 <HAL_RCC_OscConfig+0x340>)
 800137c:	4013      	ands	r3, r2
 800137e:	0019      	movs	r1, r3
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	691a      	ldr	r2, [r3, #16]
 8001384:	4b74      	ldr	r3, [pc, #464]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 8001386:	430a      	orrs	r2, r1
 8001388:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800138a:	4b73      	ldr	r3, [pc, #460]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	0adb      	lsrs	r3, r3, #11
 8001390:	2207      	movs	r2, #7
 8001392:	4013      	ands	r3, r2
 8001394:	4a75      	ldr	r2, [pc, #468]	; (800156c <HAL_RCC_OscConfig+0x344>)
 8001396:	40da      	lsrs	r2, r3
 8001398:	4b75      	ldr	r3, [pc, #468]	; (8001570 <HAL_RCC_OscConfig+0x348>)
 800139a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800139c:	4b75      	ldr	r3, [pc, #468]	; (8001574 <HAL_RCC_OscConfig+0x34c>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	0018      	movs	r0, r3
 80013a2:	f7ff fa23 	bl	80007ec <HAL_InitTick>
 80013a6:	1e03      	subs	r3, r0, #0
 80013a8:	d050      	beq.n	800144c <HAL_RCC_OscConfig+0x224>
        {
          return HAL_ERROR;
 80013aa:	2301      	movs	r3, #1
 80013ac:	e12b      	b.n	8001606 <HAL_RCC_OscConfig+0x3de>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	68db      	ldr	r3, [r3, #12]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d030      	beq.n	8001418 <HAL_RCC_OscConfig+0x1f0>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80013b6:	4b68      	ldr	r3, [pc, #416]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4a6b      	ldr	r2, [pc, #428]	; (8001568 <HAL_RCC_OscConfig+0x340>)
 80013bc:	4013      	ands	r3, r2
 80013be:	0019      	movs	r1, r3
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	691a      	ldr	r2, [r3, #16]
 80013c4:	4b64      	ldr	r3, [pc, #400]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 80013c6:	430a      	orrs	r2, r1
 80013c8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 80013ca:	4b63      	ldr	r3, [pc, #396]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 80013cc:	681a      	ldr	r2, [r3, #0]
 80013ce:	4b62      	ldr	r3, [pc, #392]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 80013d0:	2180      	movs	r1, #128	; 0x80
 80013d2:	0049      	lsls	r1, r1, #1
 80013d4:	430a      	orrs	r2, r1
 80013d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013d8:	f7ff fa62 	bl	80008a0 <HAL_GetTick>
 80013dc:	0003      	movs	r3, r0
 80013de:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013e0:	e008      	b.n	80013f4 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013e2:	f7ff fa5d 	bl	80008a0 <HAL_GetTick>
 80013e6:	0002      	movs	r2, r0
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	1ad3      	subs	r3, r2, r3
 80013ec:	2b02      	cmp	r3, #2
 80013ee:	d901      	bls.n	80013f4 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80013f0:	2303      	movs	r3, #3
 80013f2:	e108      	b.n	8001606 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013f4:	4b58      	ldr	r3, [pc, #352]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	2380      	movs	r3, #128	; 0x80
 80013fa:	00db      	lsls	r3, r3, #3
 80013fc:	4013      	ands	r3, r2
 80013fe:	d0f0      	beq.n	80013e2 <HAL_RCC_OscConfig+0x1ba>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001400:	4b55      	ldr	r3, [pc, #340]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	4a57      	ldr	r2, [pc, #348]	; (8001564 <HAL_RCC_OscConfig+0x33c>)
 8001406:	4013      	ands	r3, r2
 8001408:	0019      	movs	r1, r3
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	695b      	ldr	r3, [r3, #20]
 800140e:	021a      	lsls	r2, r3, #8
 8001410:	4b51      	ldr	r3, [pc, #324]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 8001412:	430a      	orrs	r2, r1
 8001414:	605a      	str	r2, [r3, #4]
 8001416:	e019      	b.n	800144c <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8001418:	4b4f      	ldr	r3, [pc, #316]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 800141a:	681a      	ldr	r2, [r3, #0]
 800141c:	4b4e      	ldr	r3, [pc, #312]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 800141e:	4956      	ldr	r1, [pc, #344]	; (8001578 <HAL_RCC_OscConfig+0x350>)
 8001420:	400a      	ands	r2, r1
 8001422:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001424:	f7ff fa3c 	bl	80008a0 <HAL_GetTick>
 8001428:	0003      	movs	r3, r0
 800142a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800142c:	e008      	b.n	8001440 <HAL_RCC_OscConfig+0x218>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800142e:	f7ff fa37 	bl	80008a0 <HAL_GetTick>
 8001432:	0002      	movs	r2, r0
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	1ad3      	subs	r3, r2, r3
 8001438:	2b02      	cmp	r3, #2
 800143a:	d901      	bls.n	8001440 <HAL_RCC_OscConfig+0x218>
          {
            return HAL_TIMEOUT;
 800143c:	2303      	movs	r3, #3
 800143e:	e0e2      	b.n	8001606 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001440:	4b45      	ldr	r3, [pc, #276]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 8001442:	681a      	ldr	r2, [r3, #0]
 8001444:	2380      	movs	r3, #128	; 0x80
 8001446:	00db      	lsls	r3, r3, #3
 8001448:	4013      	ands	r3, r2
 800144a:	d1f0      	bne.n	800142e <HAL_RCC_OscConfig+0x206>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	2208      	movs	r2, #8
 8001452:	4013      	ands	r3, r2
 8001454:	d047      	beq.n	80014e6 <HAL_RCC_OscConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001456:	4b40      	ldr	r3, [pc, #256]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 8001458:	689b      	ldr	r3, [r3, #8]
 800145a:	2238      	movs	r2, #56	; 0x38
 800145c:	4013      	ands	r3, r2
 800145e:	2b18      	cmp	r3, #24
 8001460:	d10a      	bne.n	8001478 <HAL_RCC_OscConfig+0x250>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR2) & RCC_CSR2_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001462:	4b3d      	ldr	r3, [pc, #244]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 8001464:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001466:	2202      	movs	r2, #2
 8001468:	4013      	ands	r3, r2
 800146a:	d03c      	beq.n	80014e6 <HAL_RCC_OscConfig+0x2be>
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	699b      	ldr	r3, [r3, #24]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d138      	bne.n	80014e6 <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 8001474:	2301      	movs	r3, #1
 8001476:	e0c6      	b.n	8001606 <HAL_RCC_OscConfig+0x3de>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	699b      	ldr	r3, [r3, #24]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d019      	beq.n	80014b4 <HAL_RCC_OscConfig+0x28c>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001480:	4b35      	ldr	r3, [pc, #212]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 8001482:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001484:	4b34      	ldr	r3, [pc, #208]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 8001486:	2101      	movs	r1, #1
 8001488:	430a      	orrs	r2, r1
 800148a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800148c:	f7ff fa08 	bl	80008a0 <HAL_GetTick>
 8001490:	0003      	movs	r3, r0
 8001492:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001494:	e008      	b.n	80014a8 <HAL_RCC_OscConfig+0x280>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001496:	f7ff fa03 	bl	80008a0 <HAL_GetTick>
 800149a:	0002      	movs	r2, r0
 800149c:	693b      	ldr	r3, [r7, #16]
 800149e:	1ad3      	subs	r3, r2, r3
 80014a0:	2b02      	cmp	r3, #2
 80014a2:	d901      	bls.n	80014a8 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 80014a4:	2303      	movs	r3, #3
 80014a6:	e0ae      	b.n	8001606 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80014a8:	4b2b      	ldr	r3, [pc, #172]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 80014aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014ac:	2202      	movs	r2, #2
 80014ae:	4013      	ands	r3, r2
 80014b0:	d0f1      	beq.n	8001496 <HAL_RCC_OscConfig+0x26e>
 80014b2:	e018      	b.n	80014e6 <HAL_RCC_OscConfig+0x2be>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80014b4:	4b28      	ldr	r3, [pc, #160]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 80014b6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80014b8:	4b27      	ldr	r3, [pc, #156]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 80014ba:	2101      	movs	r1, #1
 80014bc:	438a      	bics	r2, r1
 80014be:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014c0:	f7ff f9ee 	bl	80008a0 <HAL_GetTick>
 80014c4:	0003      	movs	r3, r0
 80014c6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80014c8:	e008      	b.n	80014dc <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014ca:	f7ff f9e9 	bl	80008a0 <HAL_GetTick>
 80014ce:	0002      	movs	r2, r0
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	1ad3      	subs	r3, r2, r3
 80014d4:	2b02      	cmp	r3, #2
 80014d6:	d901      	bls.n	80014dc <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80014d8:	2303      	movs	r3, #3
 80014da:	e094      	b.n	8001606 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80014dc:	4b1e      	ldr	r3, [pc, #120]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 80014de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014e0:	2202      	movs	r2, #2
 80014e2:	4013      	ands	r3, r2
 80014e4:	d1f1      	bne.n	80014ca <HAL_RCC_OscConfig+0x2a2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	2204      	movs	r2, #4
 80014ec:	4013      	ands	r3, r2
 80014ee:	d100      	bne.n	80014f2 <HAL_RCC_OscConfig+0x2ca>
 80014f0:	e088      	b.n	8001604 <HAL_RCC_OscConfig+0x3dc>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014f2:	230f      	movs	r3, #15
 80014f4:	18fb      	adds	r3, r7, r3
 80014f6:	2200      	movs	r2, #0
 80014f8:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80014fa:	4b17      	ldr	r3, [pc, #92]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 80014fc:	689b      	ldr	r3, [r3, #8]
 80014fe:	2238      	movs	r2, #56	; 0x38
 8001500:	4013      	ands	r3, r2
 8001502:	2b20      	cmp	r3, #32
 8001504:	d10c      	bne.n	8001520 <HAL_RCC_OscConfig+0x2f8>
    {
      if ((((RCC->CSR1) & RCC_CSR1_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001506:	4b14      	ldr	r3, [pc, #80]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 8001508:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800150a:	2202      	movs	r2, #2
 800150c:	4013      	ands	r3, r2
 800150e:	d100      	bne.n	8001512 <HAL_RCC_OscConfig+0x2ea>
 8001510:	e078      	b.n	8001604 <HAL_RCC_OscConfig+0x3dc>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	689b      	ldr	r3, [r3, #8]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d000      	beq.n	800151c <HAL_RCC_OscConfig+0x2f4>
 800151a:	e073      	b.n	8001604 <HAL_RCC_OscConfig+0x3dc>
      {
        return HAL_ERROR;
 800151c:	2301      	movs	r3, #1
 800151e:	e072      	b.n	8001606 <HAL_RCC_OscConfig+0x3de>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	689b      	ldr	r3, [r3, #8]
 8001524:	2b01      	cmp	r3, #1
 8001526:	d106      	bne.n	8001536 <HAL_RCC_OscConfig+0x30e>
 8001528:	4b0b      	ldr	r3, [pc, #44]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 800152a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800152c:	4b0a      	ldr	r3, [pc, #40]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 800152e:	2101      	movs	r1, #1
 8001530:	430a      	orrs	r2, r1
 8001532:	65da      	str	r2, [r3, #92]	; 0x5c
 8001534:	e02e      	b.n	8001594 <HAL_RCC_OscConfig+0x36c>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	2b05      	cmp	r3, #5
 800153c:	d11e      	bne.n	800157c <HAL_RCC_OscConfig+0x354>
 800153e:	4b06      	ldr	r3, [pc, #24]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 8001540:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001542:	4b05      	ldr	r3, [pc, #20]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 8001544:	2104      	movs	r1, #4
 8001546:	430a      	orrs	r2, r1
 8001548:	65da      	str	r2, [r3, #92]	; 0x5c
 800154a:	4b03      	ldr	r3, [pc, #12]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 800154c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800154e:	4b02      	ldr	r3, [pc, #8]	; (8001558 <HAL_RCC_OscConfig+0x330>)
 8001550:	2101      	movs	r1, #1
 8001552:	430a      	orrs	r2, r1
 8001554:	65da      	str	r2, [r3, #92]	; 0x5c
 8001556:	e01d      	b.n	8001594 <HAL_RCC_OscConfig+0x36c>
 8001558:	40021000 	.word	0x40021000
 800155c:	fffeffff 	.word	0xfffeffff
 8001560:	fffbffff 	.word	0xfffbffff
 8001564:	ffff80ff 	.word	0xffff80ff
 8001568:	ffffc7ff 	.word	0xffffc7ff
 800156c:	02dc6c00 	.word	0x02dc6c00
 8001570:	20000018 	.word	0x20000018
 8001574:	2000001c 	.word	0x2000001c
 8001578:	fffffeff 	.word	0xfffffeff
 800157c:	4b24      	ldr	r3, [pc, #144]	; (8001610 <HAL_RCC_OscConfig+0x3e8>)
 800157e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001580:	4b23      	ldr	r3, [pc, #140]	; (8001610 <HAL_RCC_OscConfig+0x3e8>)
 8001582:	2101      	movs	r1, #1
 8001584:	438a      	bics	r2, r1
 8001586:	65da      	str	r2, [r3, #92]	; 0x5c
 8001588:	4b21      	ldr	r3, [pc, #132]	; (8001610 <HAL_RCC_OscConfig+0x3e8>)
 800158a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800158c:	4b20      	ldr	r3, [pc, #128]	; (8001610 <HAL_RCC_OscConfig+0x3e8>)
 800158e:	2104      	movs	r1, #4
 8001590:	438a      	bics	r2, r1
 8001592:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	689b      	ldr	r3, [r3, #8]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d014      	beq.n	80015c6 <HAL_RCC_OscConfig+0x39e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800159c:	f7ff f980 	bl	80008a0 <HAL_GetTick>
 80015a0:	0003      	movs	r3, r0
 80015a2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80015a4:	e009      	b.n	80015ba <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015a6:	f7ff f97b 	bl	80008a0 <HAL_GetTick>
 80015aa:	0002      	movs	r2, r0
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	1ad3      	subs	r3, r2, r3
 80015b0:	4a18      	ldr	r2, [pc, #96]	; (8001614 <HAL_RCC_OscConfig+0x3ec>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d901      	bls.n	80015ba <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 80015b6:	2303      	movs	r3, #3
 80015b8:	e025      	b.n	8001606 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80015ba:	4b15      	ldr	r3, [pc, #84]	; (8001610 <HAL_RCC_OscConfig+0x3e8>)
 80015bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015be:	2202      	movs	r2, #2
 80015c0:	4013      	ands	r3, r2
 80015c2:	d0f0      	beq.n	80015a6 <HAL_RCC_OscConfig+0x37e>
 80015c4:	e013      	b.n	80015ee <HAL_RCC_OscConfig+0x3c6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015c6:	f7ff f96b 	bl	80008a0 <HAL_GetTick>
 80015ca:	0003      	movs	r3, r0
 80015cc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80015ce:	e009      	b.n	80015e4 <HAL_RCC_OscConfig+0x3bc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015d0:	f7ff f966 	bl	80008a0 <HAL_GetTick>
 80015d4:	0002      	movs	r2, r0
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	4a0e      	ldr	r2, [pc, #56]	; (8001614 <HAL_RCC_OscConfig+0x3ec>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	d901      	bls.n	80015e4 <HAL_RCC_OscConfig+0x3bc>
          {
            return HAL_TIMEOUT;
 80015e0:	2303      	movs	r3, #3
 80015e2:	e010      	b.n	8001606 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80015e4:	4b0a      	ldr	r3, [pc, #40]	; (8001610 <HAL_RCC_OscConfig+0x3e8>)
 80015e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015e8:	2202      	movs	r2, #2
 80015ea:	4013      	ands	r3, r2
 80015ec:	d1f0      	bne.n	80015d0 <HAL_RCC_OscConfig+0x3a8>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80015ee:	230f      	movs	r3, #15
 80015f0:	18fb      	adds	r3, r7, r3
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d105      	bne.n	8001604 <HAL_RCC_OscConfig+0x3dc>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80015f8:	4b05      	ldr	r3, [pc, #20]	; (8001610 <HAL_RCC_OscConfig+0x3e8>)
 80015fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80015fc:	4b04      	ldr	r3, [pc, #16]	; (8001610 <HAL_RCC_OscConfig+0x3e8>)
 80015fe:	4906      	ldr	r1, [pc, #24]	; (8001618 <HAL_RCC_OscConfig+0x3f0>)
 8001600:	400a      	ands	r2, r1
 8001602:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
  return HAL_OK;
 8001604:	2300      	movs	r3, #0
}
 8001606:	0018      	movs	r0, r3
 8001608:	46bd      	mov	sp, r7
 800160a:	b006      	add	sp, #24
 800160c:	bd80      	pop	{r7, pc}
 800160e:	46c0      	nop			; (mov r8, r8)
 8001610:	40021000 	.word	0x40021000
 8001614:	00001388 	.word	0x00001388
 8001618:	efffffff 	.word	0xefffffff

0800161c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b084      	sub	sp, #16
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d101      	bne.n	8001630 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800162c:	2301      	movs	r3, #1
 800162e:	e0e9      	b.n	8001804 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001630:	4b76      	ldr	r3, [pc, #472]	; (800180c <HAL_RCC_ClockConfig+0x1f0>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	2207      	movs	r2, #7
 8001636:	4013      	ands	r3, r2
 8001638:	683a      	ldr	r2, [r7, #0]
 800163a:	429a      	cmp	r2, r3
 800163c:	d91e      	bls.n	800167c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800163e:	4b73      	ldr	r3, [pc, #460]	; (800180c <HAL_RCC_ClockConfig+0x1f0>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	2207      	movs	r2, #7
 8001644:	4393      	bics	r3, r2
 8001646:	0019      	movs	r1, r3
 8001648:	4b70      	ldr	r3, [pc, #448]	; (800180c <HAL_RCC_ClockConfig+0x1f0>)
 800164a:	683a      	ldr	r2, [r7, #0]
 800164c:	430a      	orrs	r2, r1
 800164e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001650:	f7ff f926 	bl	80008a0 <HAL_GetTick>
 8001654:	0003      	movs	r3, r0
 8001656:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001658:	e009      	b.n	800166e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800165a:	f7ff f921 	bl	80008a0 <HAL_GetTick>
 800165e:	0002      	movs	r2, r0
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	1ad3      	subs	r3, r2, r3
 8001664:	4a6a      	ldr	r2, [pc, #424]	; (8001810 <HAL_RCC_ClockConfig+0x1f4>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d901      	bls.n	800166e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800166a:	2303      	movs	r3, #3
 800166c:	e0ca      	b.n	8001804 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800166e:	4b67      	ldr	r3, [pc, #412]	; (800180c <HAL_RCC_ClockConfig+0x1f0>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	2207      	movs	r2, #7
 8001674:	4013      	ands	r3, r2
 8001676:	683a      	ldr	r2, [r7, #0]
 8001678:	429a      	cmp	r2, r3
 800167a:	d1ee      	bne.n	800165a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	2202      	movs	r2, #2
 8001682:	4013      	ands	r3, r2
 8001684:	d017      	beq.n	80016b6 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	2204      	movs	r2, #4
 800168c:	4013      	ands	r3, r2
 800168e:	d008      	beq.n	80016a2 <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001690:	4b60      	ldr	r3, [pc, #384]	; (8001814 <HAL_RCC_ClockConfig+0x1f8>)
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	4a60      	ldr	r2, [pc, #384]	; (8001818 <HAL_RCC_ClockConfig+0x1fc>)
 8001696:	401a      	ands	r2, r3
 8001698:	4b5e      	ldr	r3, [pc, #376]	; (8001814 <HAL_RCC_ClockConfig+0x1f8>)
 800169a:	21b0      	movs	r1, #176	; 0xb0
 800169c:	0109      	lsls	r1, r1, #4
 800169e:	430a      	orrs	r2, r1
 80016a0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016a2:	4b5c      	ldr	r3, [pc, #368]	; (8001814 <HAL_RCC_ClockConfig+0x1f8>)
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	4a5d      	ldr	r2, [pc, #372]	; (800181c <HAL_RCC_ClockConfig+0x200>)
 80016a8:	4013      	ands	r3, r2
 80016aa:	0019      	movs	r1, r3
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	68da      	ldr	r2, [r3, #12]
 80016b0:	4b58      	ldr	r3, [pc, #352]	; (8001814 <HAL_RCC_ClockConfig+0x1f8>)
 80016b2:	430a      	orrs	r2, r1
 80016b4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	2201      	movs	r2, #1
 80016bc:	4013      	ands	r3, r2
 80016be:	d055      	beq.n	800176c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 80016c0:	4b54      	ldr	r3, [pc, #336]	; (8001814 <HAL_RCC_ClockConfig+0x1f8>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	221c      	movs	r2, #28
 80016c6:	4393      	bics	r3, r2
 80016c8:	0019      	movs	r1, r3
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	689a      	ldr	r2, [r3, #8]
 80016ce:	4b51      	ldr	r3, [pc, #324]	; (8001814 <HAL_RCC_ClockConfig+0x1f8>)
 80016d0:	430a      	orrs	r2, r1
 80016d2:	601a      	str	r2, [r3, #0]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d107      	bne.n	80016ec <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016dc:	4b4d      	ldr	r3, [pc, #308]	; (8001814 <HAL_RCC_ClockConfig+0x1f8>)
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	2380      	movs	r3, #128	; 0x80
 80016e2:	029b      	lsls	r3, r3, #10
 80016e4:	4013      	ands	r3, r2
 80016e6:	d11f      	bne.n	8001728 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80016e8:	2301      	movs	r3, #1
 80016ea:	e08b      	b.n	8001804 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d107      	bne.n	8001704 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016f4:	4b47      	ldr	r3, [pc, #284]	; (8001814 <HAL_RCC_ClockConfig+0x1f8>)
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	2380      	movs	r3, #128	; 0x80
 80016fa:	00db      	lsls	r3, r3, #3
 80016fc:	4013      	ands	r3, r2
 80016fe:	d113      	bne.n	8001728 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001700:	2301      	movs	r3, #1
 8001702:	e07f      	b.n	8001804 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	2b03      	cmp	r3, #3
 800170a:	d106      	bne.n	800171a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800170c:	4b41      	ldr	r3, [pc, #260]	; (8001814 <HAL_RCC_ClockConfig+0x1f8>)
 800170e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001710:	2202      	movs	r2, #2
 8001712:	4013      	ands	r3, r2
 8001714:	d108      	bne.n	8001728 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	e074      	b.n	8001804 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800171a:	4b3e      	ldr	r3, [pc, #248]	; (8001814 <HAL_RCC_ClockConfig+0x1f8>)
 800171c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800171e:	2202      	movs	r2, #2
 8001720:	4013      	ands	r3, r2
 8001722:	d101      	bne.n	8001728 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001724:	2301      	movs	r3, #1
 8001726:	e06d      	b.n	8001804 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001728:	4b3a      	ldr	r3, [pc, #232]	; (8001814 <HAL_RCC_ClockConfig+0x1f8>)
 800172a:	689b      	ldr	r3, [r3, #8]
 800172c:	2207      	movs	r2, #7
 800172e:	4393      	bics	r3, r2
 8001730:	0019      	movs	r1, r3
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685a      	ldr	r2, [r3, #4]
 8001736:	4b37      	ldr	r3, [pc, #220]	; (8001814 <HAL_RCC_ClockConfig+0x1f8>)
 8001738:	430a      	orrs	r2, r1
 800173a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800173c:	f7ff f8b0 	bl	80008a0 <HAL_GetTick>
 8001740:	0003      	movs	r3, r0
 8001742:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001744:	e009      	b.n	800175a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001746:	f7ff f8ab 	bl	80008a0 <HAL_GetTick>
 800174a:	0002      	movs	r2, r0
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	1ad3      	subs	r3, r2, r3
 8001750:	4a2f      	ldr	r2, [pc, #188]	; (8001810 <HAL_RCC_ClockConfig+0x1f4>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d901      	bls.n	800175a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001756:	2303      	movs	r3, #3
 8001758:	e054      	b.n	8001804 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800175a:	4b2e      	ldr	r3, [pc, #184]	; (8001814 <HAL_RCC_ClockConfig+0x1f8>)
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	2238      	movs	r2, #56	; 0x38
 8001760:	401a      	ands	r2, r3
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	00db      	lsls	r3, r3, #3
 8001768:	429a      	cmp	r2, r3
 800176a:	d1ec      	bne.n	8001746 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800176c:	4b27      	ldr	r3, [pc, #156]	; (800180c <HAL_RCC_ClockConfig+0x1f0>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2207      	movs	r2, #7
 8001772:	4013      	ands	r3, r2
 8001774:	683a      	ldr	r2, [r7, #0]
 8001776:	429a      	cmp	r2, r3
 8001778:	d21e      	bcs.n	80017b8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800177a:	4b24      	ldr	r3, [pc, #144]	; (800180c <HAL_RCC_ClockConfig+0x1f0>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	2207      	movs	r2, #7
 8001780:	4393      	bics	r3, r2
 8001782:	0019      	movs	r1, r3
 8001784:	4b21      	ldr	r3, [pc, #132]	; (800180c <HAL_RCC_ClockConfig+0x1f0>)
 8001786:	683a      	ldr	r2, [r7, #0]
 8001788:	430a      	orrs	r2, r1
 800178a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800178c:	f7ff f888 	bl	80008a0 <HAL_GetTick>
 8001790:	0003      	movs	r3, r0
 8001792:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001794:	e009      	b.n	80017aa <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001796:	f7ff f883 	bl	80008a0 <HAL_GetTick>
 800179a:	0002      	movs	r2, r0
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	4a1b      	ldr	r2, [pc, #108]	; (8001810 <HAL_RCC_ClockConfig+0x1f4>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d901      	bls.n	80017aa <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80017a6:	2303      	movs	r3, #3
 80017a8:	e02c      	b.n	8001804 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80017aa:	4b18      	ldr	r3, [pc, #96]	; (800180c <HAL_RCC_ClockConfig+0x1f0>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	2207      	movs	r2, #7
 80017b0:	4013      	ands	r3, r2
 80017b2:	683a      	ldr	r2, [r7, #0]
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d1ee      	bne.n	8001796 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	2204      	movs	r2, #4
 80017be:	4013      	ands	r3, r2
 80017c0:	d009      	beq.n	80017d6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80017c2:	4b14      	ldr	r3, [pc, #80]	; (8001814 <HAL_RCC_ClockConfig+0x1f8>)
 80017c4:	689b      	ldr	r3, [r3, #8]
 80017c6:	4a16      	ldr	r2, [pc, #88]	; (8001820 <HAL_RCC_ClockConfig+0x204>)
 80017c8:	4013      	ands	r3, r2
 80017ca:	0019      	movs	r1, r3
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	691a      	ldr	r2, [r3, #16]
 80017d0:	4b10      	ldr	r3, [pc, #64]	; (8001814 <HAL_RCC_ClockConfig+0x1f8>)
 80017d2:	430a      	orrs	r2, r1
 80017d4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80017d6:	f000 f82b 	bl	8001830 <HAL_RCC_GetSysClockFreq>
 80017da:	0001      	movs	r1, r0
 80017dc:	4b0d      	ldr	r3, [pc, #52]	; (8001814 <HAL_RCC_ClockConfig+0x1f8>)
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	0a1b      	lsrs	r3, r3, #8
 80017e2:	220f      	movs	r2, #15
 80017e4:	401a      	ands	r2, r3
 80017e6:	4b0f      	ldr	r3, [pc, #60]	; (8001824 <HAL_RCC_ClockConfig+0x208>)
 80017e8:	0092      	lsls	r2, r2, #2
 80017ea:	58d3      	ldr	r3, [r2, r3]
 80017ec:	221f      	movs	r2, #31
 80017ee:	4013      	ands	r3, r2
 80017f0:	000a      	movs	r2, r1
 80017f2:	40da      	lsrs	r2, r3
 80017f4:	4b0c      	ldr	r3, [pc, #48]	; (8001828 <HAL_RCC_ClockConfig+0x20c>)
 80017f6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80017f8:	4b0c      	ldr	r3, [pc, #48]	; (800182c <HAL_RCC_ClockConfig+0x210>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	0018      	movs	r0, r3
 80017fe:	f7fe fff5 	bl	80007ec <HAL_InitTick>
 8001802:	0003      	movs	r3, r0
}
 8001804:	0018      	movs	r0, r3
 8001806:	46bd      	mov	sp, r7
 8001808:	b004      	add	sp, #16
 800180a:	bd80      	pop	{r7, pc}
 800180c:	40022000 	.word	0x40022000
 8001810:	00001388 	.word	0x00001388
 8001814:	40021000 	.word	0x40021000
 8001818:	ffff84ff 	.word	0xffff84ff
 800181c:	fffff0ff 	.word	0xfffff0ff
 8001820:	ffff8fff 	.word	0xffff8fff
 8001824:	08002c48 	.word	0x08002c48
 8001828:	20000018 	.word	0x20000018
 800182c:	2000001c 	.word	0x2000001c

08001830 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001836:	4b1c      	ldr	r3, [pc, #112]	; (80018a8 <HAL_RCC_GetSysClockFreq+0x78>)
 8001838:	689b      	ldr	r3, [r3, #8]
 800183a:	2238      	movs	r2, #56	; 0x38
 800183c:	4013      	ands	r3, r2
 800183e:	d10f      	bne.n	8001860 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001840:	4b19      	ldr	r3, [pc, #100]	; (80018a8 <HAL_RCC_GetSysClockFreq+0x78>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	0adb      	lsrs	r3, r3, #11
 8001846:	2207      	movs	r2, #7
 8001848:	4013      	ands	r3, r2
 800184a:	2201      	movs	r2, #1
 800184c:	409a      	lsls	r2, r3
 800184e:	0013      	movs	r3, r2
 8001850:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001852:	6839      	ldr	r1, [r7, #0]
 8001854:	4815      	ldr	r0, [pc, #84]	; (80018ac <HAL_RCC_GetSysClockFreq+0x7c>)
 8001856:	f7fe fc57 	bl	8000108 <__udivsi3>
 800185a:	0003      	movs	r3, r0
 800185c:	607b      	str	r3, [r7, #4]
 800185e:	e01e      	b.n	800189e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001860:	4b11      	ldr	r3, [pc, #68]	; (80018a8 <HAL_RCC_GetSysClockFreq+0x78>)
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	2238      	movs	r2, #56	; 0x38
 8001866:	4013      	ands	r3, r2
 8001868:	2b08      	cmp	r3, #8
 800186a:	d102      	bne.n	8001872 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800186c:	4b10      	ldr	r3, [pc, #64]	; (80018b0 <HAL_RCC_GetSysClockFreq+0x80>)
 800186e:	607b      	str	r3, [r7, #4]
 8001870:	e015      	b.n	800189e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001872:	4b0d      	ldr	r3, [pc, #52]	; (80018a8 <HAL_RCC_GetSysClockFreq+0x78>)
 8001874:	689b      	ldr	r3, [r3, #8]
 8001876:	2238      	movs	r2, #56	; 0x38
 8001878:	4013      	ands	r3, r2
 800187a:	2b20      	cmp	r3, #32
 800187c:	d103      	bne.n	8001886 <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800187e:	2380      	movs	r3, #128	; 0x80
 8001880:	021b      	lsls	r3, r3, #8
 8001882:	607b      	str	r3, [r7, #4]
 8001884:	e00b      	b.n	800189e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001886:	4b08      	ldr	r3, [pc, #32]	; (80018a8 <HAL_RCC_GetSysClockFreq+0x78>)
 8001888:	689b      	ldr	r3, [r3, #8]
 800188a:	2238      	movs	r2, #56	; 0x38
 800188c:	4013      	ands	r3, r2
 800188e:	2b18      	cmp	r3, #24
 8001890:	d103      	bne.n	800189a <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001892:	23fa      	movs	r3, #250	; 0xfa
 8001894:	01db      	lsls	r3, r3, #7
 8001896:	607b      	str	r3, [r7, #4]
 8001898:	e001      	b.n	800189e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else
  {
    sysclockfreq = 0U;
 800189a:	2300      	movs	r3, #0
 800189c:	607b      	str	r3, [r7, #4]
  }

  return sysclockfreq;
 800189e:	687b      	ldr	r3, [r7, #4]
}
 80018a0:	0018      	movs	r0, r3
 80018a2:	46bd      	mov	sp, r7
 80018a4:	b002      	add	sp, #8
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	40021000 	.word	0x40021000
 80018ac:	02dc6c00 	.word	0x02dc6c00
 80018b0:	01e84800 	.word	0x01e84800

080018b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d101      	bne.n	80018c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80018c2:	2301      	movs	r3, #1
 80018c4:	e04a      	b.n	800195c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	223d      	movs	r2, #61	; 0x3d
 80018ca:	5c9b      	ldrb	r3, [r3, r2]
 80018cc:	b2db      	uxtb	r3, r3
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d107      	bne.n	80018e2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	223c      	movs	r2, #60	; 0x3c
 80018d6:	2100      	movs	r1, #0
 80018d8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	0018      	movs	r0, r3
 80018de:	f7fe fe2d 	bl	800053c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	223d      	movs	r2, #61	; 0x3d
 80018e6:	2102      	movs	r1, #2
 80018e8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	3304      	adds	r3, #4
 80018f2:	0019      	movs	r1, r3
 80018f4:	0010      	movs	r0, r2
 80018f6:	f000 fd45 	bl	8002384 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2248      	movs	r2, #72	; 0x48
 80018fe:	2101      	movs	r1, #1
 8001900:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	223e      	movs	r2, #62	; 0x3e
 8001906:	2101      	movs	r1, #1
 8001908:	5499      	strb	r1, [r3, r2]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	223f      	movs	r2, #63	; 0x3f
 800190e:	2101      	movs	r1, #1
 8001910:	5499      	strb	r1, [r3, r2]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2240      	movs	r2, #64	; 0x40
 8001916:	2101      	movs	r1, #1
 8001918:	5499      	strb	r1, [r3, r2]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2241      	movs	r2, #65	; 0x41
 800191e:	2101      	movs	r1, #1
 8001920:	5499      	strb	r1, [r3, r2]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2242      	movs	r2, #66	; 0x42
 8001926:	2101      	movs	r1, #1
 8001928:	5499      	strb	r1, [r3, r2]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2243      	movs	r2, #67	; 0x43
 800192e:	2101      	movs	r1, #1
 8001930:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2244      	movs	r2, #68	; 0x44
 8001936:	2101      	movs	r1, #1
 8001938:	5499      	strb	r1, [r3, r2]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2245      	movs	r2, #69	; 0x45
 800193e:	2101      	movs	r1, #1
 8001940:	5499      	strb	r1, [r3, r2]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2246      	movs	r2, #70	; 0x46
 8001946:	2101      	movs	r1, #1
 8001948:	5499      	strb	r1, [r3, r2]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2247      	movs	r2, #71	; 0x47
 800194e:	2101      	movs	r1, #1
 8001950:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	223d      	movs	r2, #61	; 0x3d
 8001956:	2101      	movs	r1, #1
 8001958:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800195a:	2300      	movs	r3, #0
}
 800195c:	0018      	movs	r0, r3
 800195e:	46bd      	mov	sp, r7
 8001960:	b002      	add	sp, #8
 8001962:	bd80      	pop	{r7, pc}

08001964 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d101      	bne.n	8001976 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	e04a      	b.n	8001a0c <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	223d      	movs	r2, #61	; 0x3d
 800197a:	5c9b      	ldrb	r3, [r3, r2]
 800197c:	b2db      	uxtb	r3, r3
 800197e:	2b00      	cmp	r3, #0
 8001980:	d107      	bne.n	8001992 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	223c      	movs	r2, #60	; 0x3c
 8001986:	2100      	movs	r1, #0
 8001988:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	0018      	movs	r0, r3
 800198e:	f000 f841 	bl	8001a14 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	223d      	movs	r2, #61	; 0x3d
 8001996:	2102      	movs	r1, #2
 8001998:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	3304      	adds	r3, #4
 80019a2:	0019      	movs	r1, r3
 80019a4:	0010      	movs	r0, r2
 80019a6:	f000 fced 	bl	8002384 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2248      	movs	r2, #72	; 0x48
 80019ae:	2101      	movs	r1, #1
 80019b0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	223e      	movs	r2, #62	; 0x3e
 80019b6:	2101      	movs	r1, #1
 80019b8:	5499      	strb	r1, [r3, r2]
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	223f      	movs	r2, #63	; 0x3f
 80019be:	2101      	movs	r1, #1
 80019c0:	5499      	strb	r1, [r3, r2]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2240      	movs	r2, #64	; 0x40
 80019c6:	2101      	movs	r1, #1
 80019c8:	5499      	strb	r1, [r3, r2]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2241      	movs	r2, #65	; 0x41
 80019ce:	2101      	movs	r1, #1
 80019d0:	5499      	strb	r1, [r3, r2]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2242      	movs	r2, #66	; 0x42
 80019d6:	2101      	movs	r1, #1
 80019d8:	5499      	strb	r1, [r3, r2]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2243      	movs	r2, #67	; 0x43
 80019de:	2101      	movs	r1, #1
 80019e0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2244      	movs	r2, #68	; 0x44
 80019e6:	2101      	movs	r1, #1
 80019e8:	5499      	strb	r1, [r3, r2]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2245      	movs	r2, #69	; 0x45
 80019ee:	2101      	movs	r1, #1
 80019f0:	5499      	strb	r1, [r3, r2]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2246      	movs	r2, #70	; 0x46
 80019f6:	2101      	movs	r1, #1
 80019f8:	5499      	strb	r1, [r3, r2]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2247      	movs	r2, #71	; 0x47
 80019fe:	2101      	movs	r1, #1
 8001a00:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	223d      	movs	r2, #61	; 0x3d
 8001a06:	2101      	movs	r1, #1
 8001a08:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001a0a:	2300      	movs	r3, #0
}
 8001a0c:	0018      	movs	r0, r3
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	b002      	add	sp, #8
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001a1c:	46c0      	nop			; (mov r8, r8)
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	b002      	add	sp, #8
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b086      	sub	sp, #24
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	60f8      	str	r0, [r7, #12]
 8001a2c:	60b9      	str	r1, [r7, #8]
 8001a2e:	607a      	str	r2, [r7, #4]
 8001a30:	001a      	movs	r2, r3
 8001a32:	1cbb      	adds	r3, r7, #2
 8001a34:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a36:	2317      	movs	r3, #23
 8001a38:	18fb      	adds	r3, r7, r3
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8001a3e:	68bb      	ldr	r3, [r7, #8]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d108      	bne.n	8001a56 <HAL_TIM_PWM_Start_DMA+0x32>
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	223e      	movs	r2, #62	; 0x3e
 8001a48:	5c9b      	ldrb	r3, [r3, r2]
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	3b02      	subs	r3, #2
 8001a4e:	425a      	negs	r2, r3
 8001a50:	4153      	adcs	r3, r2
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	e037      	b.n	8001ac6 <HAL_TIM_PWM_Start_DMA+0xa2>
 8001a56:	68bb      	ldr	r3, [r7, #8]
 8001a58:	2b04      	cmp	r3, #4
 8001a5a:	d108      	bne.n	8001a6e <HAL_TIM_PWM_Start_DMA+0x4a>
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	223f      	movs	r2, #63	; 0x3f
 8001a60:	5c9b      	ldrb	r3, [r3, r2]
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	3b02      	subs	r3, #2
 8001a66:	425a      	negs	r2, r3
 8001a68:	4153      	adcs	r3, r2
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	e02b      	b.n	8001ac6 <HAL_TIM_PWM_Start_DMA+0xa2>
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	2b08      	cmp	r3, #8
 8001a72:	d108      	bne.n	8001a86 <HAL_TIM_PWM_Start_DMA+0x62>
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	2240      	movs	r2, #64	; 0x40
 8001a78:	5c9b      	ldrb	r3, [r3, r2]
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	3b02      	subs	r3, #2
 8001a7e:	425a      	negs	r2, r3
 8001a80:	4153      	adcs	r3, r2
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	e01f      	b.n	8001ac6 <HAL_TIM_PWM_Start_DMA+0xa2>
 8001a86:	68bb      	ldr	r3, [r7, #8]
 8001a88:	2b0c      	cmp	r3, #12
 8001a8a:	d108      	bne.n	8001a9e <HAL_TIM_PWM_Start_DMA+0x7a>
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	2241      	movs	r2, #65	; 0x41
 8001a90:	5c9b      	ldrb	r3, [r3, r2]
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	3b02      	subs	r3, #2
 8001a96:	425a      	negs	r2, r3
 8001a98:	4153      	adcs	r3, r2
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	e013      	b.n	8001ac6 <HAL_TIM_PWM_Start_DMA+0xa2>
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	2b10      	cmp	r3, #16
 8001aa2:	d108      	bne.n	8001ab6 <HAL_TIM_PWM_Start_DMA+0x92>
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	2242      	movs	r2, #66	; 0x42
 8001aa8:	5c9b      	ldrb	r3, [r3, r2]
 8001aaa:	b2db      	uxtb	r3, r3
 8001aac:	3b02      	subs	r3, #2
 8001aae:	425a      	negs	r2, r3
 8001ab0:	4153      	adcs	r3, r2
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	e007      	b.n	8001ac6 <HAL_TIM_PWM_Start_DMA+0xa2>
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	2243      	movs	r2, #67	; 0x43
 8001aba:	5c9b      	ldrb	r3, [r3, r2]
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	3b02      	subs	r3, #2
 8001ac0:	425a      	negs	r2, r3
 8001ac2:	4153      	adcs	r3, r2
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <HAL_TIM_PWM_Start_DMA+0xaa>
  {
    return HAL_BUSY;
 8001aca:	2302      	movs	r3, #2
 8001acc:	e183      	b.n	8001dd6 <HAL_TIM_PWM_Start_DMA+0x3b2>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8001ace:	68bb      	ldr	r3, [r7, #8]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d108      	bne.n	8001ae6 <HAL_TIM_PWM_Start_DMA+0xc2>
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	223e      	movs	r2, #62	; 0x3e
 8001ad8:	5c9b      	ldrb	r3, [r3, r2]
 8001ada:	b2db      	uxtb	r3, r3
 8001adc:	3b01      	subs	r3, #1
 8001ade:	425a      	negs	r2, r3
 8001ae0:	4153      	adcs	r3, r2
 8001ae2:	b2db      	uxtb	r3, r3
 8001ae4:	e037      	b.n	8001b56 <HAL_TIM_PWM_Start_DMA+0x132>
 8001ae6:	68bb      	ldr	r3, [r7, #8]
 8001ae8:	2b04      	cmp	r3, #4
 8001aea:	d108      	bne.n	8001afe <HAL_TIM_PWM_Start_DMA+0xda>
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	223f      	movs	r2, #63	; 0x3f
 8001af0:	5c9b      	ldrb	r3, [r3, r2]
 8001af2:	b2db      	uxtb	r3, r3
 8001af4:	3b01      	subs	r3, #1
 8001af6:	425a      	negs	r2, r3
 8001af8:	4153      	adcs	r3, r2
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	e02b      	b.n	8001b56 <HAL_TIM_PWM_Start_DMA+0x132>
 8001afe:	68bb      	ldr	r3, [r7, #8]
 8001b00:	2b08      	cmp	r3, #8
 8001b02:	d108      	bne.n	8001b16 <HAL_TIM_PWM_Start_DMA+0xf2>
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	2240      	movs	r2, #64	; 0x40
 8001b08:	5c9b      	ldrb	r3, [r3, r2]
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	3b01      	subs	r3, #1
 8001b0e:	425a      	negs	r2, r3
 8001b10:	4153      	adcs	r3, r2
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	e01f      	b.n	8001b56 <HAL_TIM_PWM_Start_DMA+0x132>
 8001b16:	68bb      	ldr	r3, [r7, #8]
 8001b18:	2b0c      	cmp	r3, #12
 8001b1a:	d108      	bne.n	8001b2e <HAL_TIM_PWM_Start_DMA+0x10a>
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	2241      	movs	r2, #65	; 0x41
 8001b20:	5c9b      	ldrb	r3, [r3, r2]
 8001b22:	b2db      	uxtb	r3, r3
 8001b24:	3b01      	subs	r3, #1
 8001b26:	425a      	negs	r2, r3
 8001b28:	4153      	adcs	r3, r2
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	e013      	b.n	8001b56 <HAL_TIM_PWM_Start_DMA+0x132>
 8001b2e:	68bb      	ldr	r3, [r7, #8]
 8001b30:	2b10      	cmp	r3, #16
 8001b32:	d108      	bne.n	8001b46 <HAL_TIM_PWM_Start_DMA+0x122>
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	2242      	movs	r2, #66	; 0x42
 8001b38:	5c9b      	ldrb	r3, [r3, r2]
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	3b01      	subs	r3, #1
 8001b3e:	425a      	negs	r2, r3
 8001b40:	4153      	adcs	r3, r2
 8001b42:	b2db      	uxtb	r3, r3
 8001b44:	e007      	b.n	8001b56 <HAL_TIM_PWM_Start_DMA+0x132>
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	2243      	movs	r2, #67	; 0x43
 8001b4a:	5c9b      	ldrb	r3, [r3, r2]
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	3b01      	subs	r3, #1
 8001b50:	425a      	negs	r2, r3
 8001b52:	4153      	adcs	r3, r2
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d035      	beq.n	8001bc6 <HAL_TIM_PWM_Start_DMA+0x1a2>
  {
    if ((pData == NULL) && (Length > 0U))
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d105      	bne.n	8001b6c <HAL_TIM_PWM_Start_DMA+0x148>
 8001b60:	1cbb      	adds	r3, r7, #2
 8001b62:	881b      	ldrh	r3, [r3, #0]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <HAL_TIM_PWM_Start_DMA+0x148>
    {
      return HAL_ERROR;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e134      	b.n	8001dd6 <HAL_TIM_PWM_Start_DMA+0x3b2>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d104      	bne.n	8001b7c <HAL_TIM_PWM_Start_DMA+0x158>
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	223e      	movs	r2, #62	; 0x3e
 8001b76:	2102      	movs	r1, #2
 8001b78:	5499      	strb	r1, [r3, r2]
 8001b7a:	e026      	b.n	8001bca <HAL_TIM_PWM_Start_DMA+0x1a6>
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	2b04      	cmp	r3, #4
 8001b80:	d104      	bne.n	8001b8c <HAL_TIM_PWM_Start_DMA+0x168>
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	223f      	movs	r2, #63	; 0x3f
 8001b86:	2102      	movs	r1, #2
 8001b88:	5499      	strb	r1, [r3, r2]
 8001b8a:	e01e      	b.n	8001bca <HAL_TIM_PWM_Start_DMA+0x1a6>
 8001b8c:	68bb      	ldr	r3, [r7, #8]
 8001b8e:	2b08      	cmp	r3, #8
 8001b90:	d104      	bne.n	8001b9c <HAL_TIM_PWM_Start_DMA+0x178>
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	2240      	movs	r2, #64	; 0x40
 8001b96:	2102      	movs	r1, #2
 8001b98:	5499      	strb	r1, [r3, r2]
 8001b9a:	e016      	b.n	8001bca <HAL_TIM_PWM_Start_DMA+0x1a6>
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	2b0c      	cmp	r3, #12
 8001ba0:	d104      	bne.n	8001bac <HAL_TIM_PWM_Start_DMA+0x188>
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	2241      	movs	r2, #65	; 0x41
 8001ba6:	2102      	movs	r1, #2
 8001ba8:	5499      	strb	r1, [r3, r2]
 8001baa:	e00e      	b.n	8001bca <HAL_TIM_PWM_Start_DMA+0x1a6>
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	2b10      	cmp	r3, #16
 8001bb0:	d104      	bne.n	8001bbc <HAL_TIM_PWM_Start_DMA+0x198>
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	2242      	movs	r2, #66	; 0x42
 8001bb6:	2102      	movs	r1, #2
 8001bb8:	5499      	strb	r1, [r3, r2]
 8001bba:	e006      	b.n	8001bca <HAL_TIM_PWM_Start_DMA+0x1a6>
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	2243      	movs	r2, #67	; 0x43
 8001bc0:	2102      	movs	r1, #2
 8001bc2:	5499      	strb	r1, [r3, r2]
 8001bc4:	e001      	b.n	8001bca <HAL_TIM_PWM_Start_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e105      	b.n	8001dd6 <HAL_TIM_PWM_Start_DMA+0x3b2>
  }

  switch (Channel)
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	2b0c      	cmp	r3, #12
 8001bce:	d100      	bne.n	8001bd2 <HAL_TIM_PWM_Start_DMA+0x1ae>
 8001bd0:	e080      	b.n	8001cd4 <HAL_TIM_PWM_Start_DMA+0x2b0>
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	2b0c      	cmp	r3, #12
 8001bd6:	d900      	bls.n	8001bda <HAL_TIM_PWM_Start_DMA+0x1b6>
 8001bd8:	e0a1      	b.n	8001d1e <HAL_TIM_PWM_Start_DMA+0x2fa>
 8001bda:	68bb      	ldr	r3, [r7, #8]
 8001bdc:	2b08      	cmp	r3, #8
 8001bde:	d054      	beq.n	8001c8a <HAL_TIM_PWM_Start_DMA+0x266>
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	2b08      	cmp	r3, #8
 8001be4:	d900      	bls.n	8001be8 <HAL_TIM_PWM_Start_DMA+0x1c4>
 8001be6:	e09a      	b.n	8001d1e <HAL_TIM_PWM_Start_DMA+0x2fa>
 8001be8:	68bb      	ldr	r3, [r7, #8]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d003      	beq.n	8001bf6 <HAL_TIM_PWM_Start_DMA+0x1d2>
 8001bee:	68bb      	ldr	r3, [r7, #8]
 8001bf0:	2b04      	cmp	r3, #4
 8001bf2:	d025      	beq.n	8001c40 <HAL_TIM_PWM_Start_DMA+0x21c>
 8001bf4:	e093      	b.n	8001d1e <HAL_TIM_PWM_Start_DMA+0x2fa>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bfa:	4a79      	ldr	r2, [pc, #484]	; (8001de0 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8001bfc:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c02:	4a78      	ldr	r2, [pc, #480]	; (8001de4 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8001c04:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c0a:	4a77      	ldr	r2, [pc, #476]	; (8001de8 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8001c0c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8001c12:	6879      	ldr	r1, [r7, #4]
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	3334      	adds	r3, #52	; 0x34
 8001c1a:	001a      	movs	r2, r3
 8001c1c:	1cbb      	adds	r3, r7, #2
 8001c1e:	881b      	ldrh	r3, [r3, #0]
 8001c20:	f7fe ffb0 	bl	8000b84 <HAL_DMA_Start_IT>
 8001c24:	1e03      	subs	r3, r0, #0
 8001c26:	d001      	beq.n	8001c2c <HAL_TIM_PWM_Start_DMA+0x208>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e0d4      	b.n	8001dd6 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	68da      	ldr	r2, [r3, #12]
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	2180      	movs	r1, #128	; 0x80
 8001c38:	0089      	lsls	r1, r1, #2
 8001c3a:	430a      	orrs	r2, r1
 8001c3c:	60da      	str	r2, [r3, #12]
      break;
 8001c3e:	e073      	b.n	8001d28 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c44:	4a66      	ldr	r2, [pc, #408]	; (8001de0 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8001c46:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c4c:	4a65      	ldr	r2, [pc, #404]	; (8001de4 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8001c4e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c54:	4a64      	ldr	r2, [pc, #400]	; (8001de8 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8001c56:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001c5c:	6879      	ldr	r1, [r7, #4]
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	3338      	adds	r3, #56	; 0x38
 8001c64:	001a      	movs	r2, r3
 8001c66:	1cbb      	adds	r3, r7, #2
 8001c68:	881b      	ldrh	r3, [r3, #0]
 8001c6a:	f7fe ff8b 	bl	8000b84 <HAL_DMA_Start_IT>
 8001c6e:	1e03      	subs	r3, r0, #0
 8001c70:	d001      	beq.n	8001c76 <HAL_TIM_PWM_Start_DMA+0x252>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8001c72:	2301      	movs	r3, #1
 8001c74:	e0af      	b.n	8001dd6 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	68da      	ldr	r2, [r3, #12]
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	2180      	movs	r1, #128	; 0x80
 8001c82:	00c9      	lsls	r1, r1, #3
 8001c84:	430a      	orrs	r2, r1
 8001c86:	60da      	str	r2, [r3, #12]
      break;
 8001c88:	e04e      	b.n	8001d28 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c8e:	4a54      	ldr	r2, [pc, #336]	; (8001de0 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8001c90:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c96:	4a53      	ldr	r2, [pc, #332]	; (8001de4 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8001c98:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c9e:	4a52      	ldr	r2, [pc, #328]	; (8001de8 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8001ca0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001ca6:	6879      	ldr	r1, [r7, #4]
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	333c      	adds	r3, #60	; 0x3c
 8001cae:	001a      	movs	r2, r3
 8001cb0:	1cbb      	adds	r3, r7, #2
 8001cb2:	881b      	ldrh	r3, [r3, #0]
 8001cb4:	f7fe ff66 	bl	8000b84 <HAL_DMA_Start_IT>
 8001cb8:	1e03      	subs	r3, r0, #0
 8001cba:	d001      	beq.n	8001cc0 <HAL_TIM_PWM_Start_DMA+0x29c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	e08a      	b.n	8001dd6 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	68da      	ldr	r2, [r3, #12]
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	2180      	movs	r1, #128	; 0x80
 8001ccc:	0109      	lsls	r1, r1, #4
 8001cce:	430a      	orrs	r2, r1
 8001cd0:	60da      	str	r2, [r3, #12]
      break;
 8001cd2:	e029      	b.n	8001d28 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd8:	4a41      	ldr	r2, [pc, #260]	; (8001de0 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8001cda:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce0:	4a40      	ldr	r2, [pc, #256]	; (8001de4 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8001ce2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce8:	4a3f      	ldr	r2, [pc, #252]	; (8001de8 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8001cea:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001cf0:	6879      	ldr	r1, [r7, #4]
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	3340      	adds	r3, #64	; 0x40
 8001cf8:	001a      	movs	r2, r3
 8001cfa:	1cbb      	adds	r3, r7, #2
 8001cfc:	881b      	ldrh	r3, [r3, #0]
 8001cfe:	f7fe ff41 	bl	8000b84 <HAL_DMA_Start_IT>
 8001d02:	1e03      	subs	r3, r0, #0
 8001d04:	d001      	beq.n	8001d0a <HAL_TIM_PWM_Start_DMA+0x2e6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e065      	b.n	8001dd6 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	68da      	ldr	r2, [r3, #12]
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	2180      	movs	r1, #128	; 0x80
 8001d16:	0149      	lsls	r1, r1, #5
 8001d18:	430a      	orrs	r2, r1
 8001d1a:	60da      	str	r2, [r3, #12]
      break;
 8001d1c:	e004      	b.n	8001d28 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    default:
      status = HAL_ERROR;
 8001d1e:	2317      	movs	r3, #23
 8001d20:	18fb      	adds	r3, r7, r3
 8001d22:	2201      	movs	r2, #1
 8001d24:	701a      	strb	r2, [r3, #0]
      break;
 8001d26:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 8001d28:	2317      	movs	r3, #23
 8001d2a:	18fb      	adds	r3, r7, r3
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d14e      	bne.n	8001dd0 <HAL_TIM_PWM_Start_DMA+0x3ac>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	68b9      	ldr	r1, [r7, #8]
 8001d38:	2201      	movs	r2, #1
 8001d3a:	0018      	movs	r0, r3
 8001d3c:	f000 fec6 	bl	8002acc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a29      	ldr	r2, [pc, #164]	; (8001dec <HAL_TIM_PWM_Start_DMA+0x3c8>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d009      	beq.n	8001d5e <HAL_TIM_PWM_Start_DMA+0x33a>
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a28      	ldr	r2, [pc, #160]	; (8001df0 <HAL_TIM_PWM_Start_DMA+0x3cc>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d004      	beq.n	8001d5e <HAL_TIM_PWM_Start_DMA+0x33a>
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a26      	ldr	r2, [pc, #152]	; (8001df4 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d101      	bne.n	8001d62 <HAL_TIM_PWM_Start_DMA+0x33e>
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e000      	b.n	8001d64 <HAL_TIM_PWM_Start_DMA+0x340>
 8001d62:	2300      	movs	r3, #0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d008      	beq.n	8001d7a <HAL_TIM_PWM_Start_DMA+0x356>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	2180      	movs	r1, #128	; 0x80
 8001d74:	0209      	lsls	r1, r1, #8
 8001d76:	430a      	orrs	r2, r1
 8001d78:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a1b      	ldr	r2, [pc, #108]	; (8001dec <HAL_TIM_PWM_Start_DMA+0x3c8>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d004      	beq.n	8001d8e <HAL_TIM_PWM_Start_DMA+0x36a>
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a1b      	ldr	r2, [pc, #108]	; (8001df8 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d116      	bne.n	8001dbc <HAL_TIM_PWM_Start_DMA+0x398>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	4a19      	ldr	r2, [pc, #100]	; (8001dfc <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8001d96:	4013      	ands	r3, r2
 8001d98:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	2b06      	cmp	r3, #6
 8001d9e:	d016      	beq.n	8001dce <HAL_TIM_PWM_Start_DMA+0x3aa>
 8001da0:	693a      	ldr	r2, [r7, #16]
 8001da2:	2380      	movs	r3, #128	; 0x80
 8001da4:	025b      	lsls	r3, r3, #9
 8001da6:	429a      	cmp	r2, r3
 8001da8:	d011      	beq.n	8001dce <HAL_TIM_PWM_Start_DMA+0x3aa>
      {
        __HAL_TIM_ENABLE(htim);
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	2101      	movs	r1, #1
 8001db6:	430a      	orrs	r2, r1
 8001db8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dba:	e008      	b.n	8001dce <HAL_TIM_PWM_Start_DMA+0x3aa>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	2101      	movs	r1, #1
 8001dc8:	430a      	orrs	r2, r1
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	e000      	b.n	8001dd0 <HAL_TIM_PWM_Start_DMA+0x3ac>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dce:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Return function status */
  return status;
 8001dd0:	2317      	movs	r3, #23
 8001dd2:	18fb      	adds	r3, r7, r3
 8001dd4:	781b      	ldrb	r3, [r3, #0]
}
 8001dd6:	0018      	movs	r0, r3
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	b006      	add	sp, #24
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	46c0      	nop			; (mov r8, r8)
 8001de0:	08002271 	.word	0x08002271
 8001de4:	0800231b 	.word	0x0800231b
 8001de8:	080021dd 	.word	0x080021dd
 8001dec:	40012c00 	.word	0x40012c00
 8001df0:	40014400 	.word	0x40014400
 8001df4:	40014800 	.word	0x40014800
 8001df8:	40000400 	.word	0x40000400
 8001dfc:	00010007 	.word	0x00010007

08001e00 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b086      	sub	sp, #24
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	60f8      	str	r0, [r7, #12]
 8001e08:	60b9      	str	r1, [r7, #8]
 8001e0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e0c:	2317      	movs	r3, #23
 8001e0e:	18fb      	adds	r3, r7, r3
 8001e10:	2200      	movs	r2, #0
 8001e12:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	223c      	movs	r2, #60	; 0x3c
 8001e18:	5c9b      	ldrb	r3, [r3, r2]
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d101      	bne.n	8001e22 <HAL_TIM_PWM_ConfigChannel+0x22>
 8001e1e:	2302      	movs	r3, #2
 8001e20:	e0e5      	b.n	8001fee <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	223c      	movs	r2, #60	; 0x3c
 8001e26:	2101      	movs	r1, #1
 8001e28:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2b14      	cmp	r3, #20
 8001e2e:	d900      	bls.n	8001e32 <HAL_TIM_PWM_ConfigChannel+0x32>
 8001e30:	e0d1      	b.n	8001fd6 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	009a      	lsls	r2, r3, #2
 8001e36:	4b70      	ldr	r3, [pc, #448]	; (8001ff8 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8001e38:	18d3      	adds	r3, r2, r3
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	68ba      	ldr	r2, [r7, #8]
 8001e44:	0011      	movs	r1, r2
 8001e46:	0018      	movs	r0, r3
 8001e48:	f000 fb08 	bl	800245c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	699a      	ldr	r2, [r3, #24]
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	2108      	movs	r1, #8
 8001e58:	430a      	orrs	r2, r1
 8001e5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	699a      	ldr	r2, [r3, #24]
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	2104      	movs	r1, #4
 8001e68:	438a      	bics	r2, r1
 8001e6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	6999      	ldr	r1, [r3, #24]
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	691a      	ldr	r2, [r3, #16]
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	430a      	orrs	r2, r1
 8001e7c:	619a      	str	r2, [r3, #24]
      break;
 8001e7e:	e0af      	b.n	8001fe0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	68ba      	ldr	r2, [r7, #8]
 8001e86:	0011      	movs	r1, r2
 8001e88:	0018      	movs	r0, r3
 8001e8a:	f000 fb67 	bl	800255c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	699a      	ldr	r2, [r3, #24]
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	2180      	movs	r1, #128	; 0x80
 8001e9a:	0109      	lsls	r1, r1, #4
 8001e9c:	430a      	orrs	r2, r1
 8001e9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	699a      	ldr	r2, [r3, #24]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4954      	ldr	r1, [pc, #336]	; (8001ffc <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8001eac:	400a      	ands	r2, r1
 8001eae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	6999      	ldr	r1, [r3, #24]
 8001eb6:	68bb      	ldr	r3, [r7, #8]
 8001eb8:	691b      	ldr	r3, [r3, #16]
 8001eba:	021a      	lsls	r2, r3, #8
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	430a      	orrs	r2, r1
 8001ec2:	619a      	str	r2, [r3, #24]
      break;
 8001ec4:	e08c      	b.n	8001fe0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	68ba      	ldr	r2, [r7, #8]
 8001ecc:	0011      	movs	r1, r2
 8001ece:	0018      	movs	r0, r3
 8001ed0:	f000 fbc2 	bl	8002658 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	69da      	ldr	r2, [r3, #28]
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	2108      	movs	r1, #8
 8001ee0:	430a      	orrs	r2, r1
 8001ee2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	69da      	ldr	r2, [r3, #28]
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	2104      	movs	r1, #4
 8001ef0:	438a      	bics	r2, r1
 8001ef2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	69d9      	ldr	r1, [r3, #28]
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	691a      	ldr	r2, [r3, #16]
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	430a      	orrs	r2, r1
 8001f04:	61da      	str	r2, [r3, #28]
      break;
 8001f06:	e06b      	b.n	8001fe0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	68ba      	ldr	r2, [r7, #8]
 8001f0e:	0011      	movs	r1, r2
 8001f10:	0018      	movs	r0, r3
 8001f12:	f000 fc23 	bl	800275c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	69da      	ldr	r2, [r3, #28]
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	2180      	movs	r1, #128	; 0x80
 8001f22:	0109      	lsls	r1, r1, #4
 8001f24:	430a      	orrs	r2, r1
 8001f26:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	69da      	ldr	r2, [r3, #28]
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4932      	ldr	r1, [pc, #200]	; (8001ffc <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8001f34:	400a      	ands	r2, r1
 8001f36:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	69d9      	ldr	r1, [r3, #28]
 8001f3e:	68bb      	ldr	r3, [r7, #8]
 8001f40:	691b      	ldr	r3, [r3, #16]
 8001f42:	021a      	lsls	r2, r3, #8
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	430a      	orrs	r2, r1
 8001f4a:	61da      	str	r2, [r3, #28]
      break;
 8001f4c:	e048      	b.n	8001fe0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	68ba      	ldr	r2, [r7, #8]
 8001f54:	0011      	movs	r1, r2
 8001f56:	0018      	movs	r0, r3
 8001f58:	f000 fc64 	bl	8002824 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	2108      	movs	r1, #8
 8001f68:	430a      	orrs	r2, r1
 8001f6a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	2104      	movs	r1, #4
 8001f78:	438a      	bics	r2, r1
 8001f7a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	691a      	ldr	r2, [r3, #16]
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	430a      	orrs	r2, r1
 8001f8c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8001f8e:	e027      	b.n	8001fe0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	68ba      	ldr	r2, [r7, #8]
 8001f96:	0011      	movs	r1, r2
 8001f98:	0018      	movs	r0, r3
 8001f9a:	f000 fc9d 	bl	80028d8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2180      	movs	r1, #128	; 0x80
 8001faa:	0109      	lsls	r1, r1, #4
 8001fac:	430a      	orrs	r2, r1
 8001fae:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4910      	ldr	r1, [pc, #64]	; (8001ffc <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8001fbc:	400a      	ands	r2, r1
 8001fbe:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	691b      	ldr	r3, [r3, #16]
 8001fca:	021a      	lsls	r2, r3, #8
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	430a      	orrs	r2, r1
 8001fd2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8001fd4:	e004      	b.n	8001fe0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8001fd6:	2317      	movs	r3, #23
 8001fd8:	18fb      	adds	r3, r7, r3
 8001fda:	2201      	movs	r2, #1
 8001fdc:	701a      	strb	r2, [r3, #0]
      break;
 8001fde:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	223c      	movs	r2, #60	; 0x3c
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	5499      	strb	r1, [r3, r2]

  return status;
 8001fe8:	2317      	movs	r3, #23
 8001fea:	18fb      	adds	r3, r7, r3
 8001fec:	781b      	ldrb	r3, [r3, #0]
}
 8001fee:	0018      	movs	r0, r3
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	b006      	add	sp, #24
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	46c0      	nop			; (mov r8, r8)
 8001ff8:	08002c88 	.word	0x08002c88
 8001ffc:	fffffbff 	.word	0xfffffbff

08002000 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800200a:	230f      	movs	r3, #15
 800200c:	18fb      	adds	r3, r7, r3
 800200e:	2200      	movs	r2, #0
 8002010:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	223c      	movs	r2, #60	; 0x3c
 8002016:	5c9b      	ldrb	r3, [r3, r2]
 8002018:	2b01      	cmp	r3, #1
 800201a:	d101      	bne.n	8002020 <HAL_TIM_ConfigClockSource+0x20>
 800201c:	2302      	movs	r3, #2
 800201e:	e0bc      	b.n	800219a <HAL_TIM_ConfigClockSource+0x19a>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	223c      	movs	r2, #60	; 0x3c
 8002024:	2101      	movs	r1, #1
 8002026:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	223d      	movs	r2, #61	; 0x3d
 800202c:	2102      	movs	r1, #2
 800202e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	689b      	ldr	r3, [r3, #8]
 8002036:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	4a5a      	ldr	r2, [pc, #360]	; (80021a4 <HAL_TIM_ConfigClockSource+0x1a4>)
 800203c:	4013      	ands	r3, r2
 800203e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	4a59      	ldr	r2, [pc, #356]	; (80021a8 <HAL_TIM_ConfigClockSource+0x1a8>)
 8002044:	4013      	ands	r3, r2
 8002046:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	68ba      	ldr	r2, [r7, #8]
 800204e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2280      	movs	r2, #128	; 0x80
 8002056:	0192      	lsls	r2, r2, #6
 8002058:	4293      	cmp	r3, r2
 800205a:	d040      	beq.n	80020de <HAL_TIM_ConfigClockSource+0xde>
 800205c:	2280      	movs	r2, #128	; 0x80
 800205e:	0192      	lsls	r2, r2, #6
 8002060:	4293      	cmp	r3, r2
 8002062:	d900      	bls.n	8002066 <HAL_TIM_ConfigClockSource+0x66>
 8002064:	e088      	b.n	8002178 <HAL_TIM_ConfigClockSource+0x178>
 8002066:	2280      	movs	r2, #128	; 0x80
 8002068:	0152      	lsls	r2, r2, #5
 800206a:	4293      	cmp	r3, r2
 800206c:	d100      	bne.n	8002070 <HAL_TIM_ConfigClockSource+0x70>
 800206e:	e088      	b.n	8002182 <HAL_TIM_ConfigClockSource+0x182>
 8002070:	2280      	movs	r2, #128	; 0x80
 8002072:	0152      	lsls	r2, r2, #5
 8002074:	4293      	cmp	r3, r2
 8002076:	d900      	bls.n	800207a <HAL_TIM_ConfigClockSource+0x7a>
 8002078:	e07e      	b.n	8002178 <HAL_TIM_ConfigClockSource+0x178>
 800207a:	2b70      	cmp	r3, #112	; 0x70
 800207c:	d018      	beq.n	80020b0 <HAL_TIM_ConfigClockSource+0xb0>
 800207e:	d900      	bls.n	8002082 <HAL_TIM_ConfigClockSource+0x82>
 8002080:	e07a      	b.n	8002178 <HAL_TIM_ConfigClockSource+0x178>
 8002082:	2b60      	cmp	r3, #96	; 0x60
 8002084:	d04f      	beq.n	8002126 <HAL_TIM_ConfigClockSource+0x126>
 8002086:	d900      	bls.n	800208a <HAL_TIM_ConfigClockSource+0x8a>
 8002088:	e076      	b.n	8002178 <HAL_TIM_ConfigClockSource+0x178>
 800208a:	2b50      	cmp	r3, #80	; 0x50
 800208c:	d03b      	beq.n	8002106 <HAL_TIM_ConfigClockSource+0x106>
 800208e:	d900      	bls.n	8002092 <HAL_TIM_ConfigClockSource+0x92>
 8002090:	e072      	b.n	8002178 <HAL_TIM_ConfigClockSource+0x178>
 8002092:	2b40      	cmp	r3, #64	; 0x40
 8002094:	d057      	beq.n	8002146 <HAL_TIM_ConfigClockSource+0x146>
 8002096:	d900      	bls.n	800209a <HAL_TIM_ConfigClockSource+0x9a>
 8002098:	e06e      	b.n	8002178 <HAL_TIM_ConfigClockSource+0x178>
 800209a:	2b30      	cmp	r3, #48	; 0x30
 800209c:	d063      	beq.n	8002166 <HAL_TIM_ConfigClockSource+0x166>
 800209e:	d86b      	bhi.n	8002178 <HAL_TIM_ConfigClockSource+0x178>
 80020a0:	2b20      	cmp	r3, #32
 80020a2:	d060      	beq.n	8002166 <HAL_TIM_ConfigClockSource+0x166>
 80020a4:	d868      	bhi.n	8002178 <HAL_TIM_ConfigClockSource+0x178>
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d05d      	beq.n	8002166 <HAL_TIM_ConfigClockSource+0x166>
 80020aa:	2b10      	cmp	r3, #16
 80020ac:	d05b      	beq.n	8002166 <HAL_TIM_ConfigClockSource+0x166>
 80020ae:	e063      	b.n	8002178 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6818      	ldr	r0, [r3, #0]
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	6899      	ldr	r1, [r3, #8]
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	685a      	ldr	r2, [r3, #4]
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	68db      	ldr	r3, [r3, #12]
 80020c0:	f000 fce4 	bl	8002a8c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	2277      	movs	r2, #119	; 0x77
 80020d0:	4313      	orrs	r3, r2
 80020d2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	68ba      	ldr	r2, [r7, #8]
 80020da:	609a      	str	r2, [r3, #8]
      break;
 80020dc:	e052      	b.n	8002184 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6818      	ldr	r0, [r3, #0]
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	6899      	ldr	r1, [r3, #8]
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	685a      	ldr	r2, [r3, #4]
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	68db      	ldr	r3, [r3, #12]
 80020ee:	f000 fccd 	bl	8002a8c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	689a      	ldr	r2, [r3, #8]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	2180      	movs	r1, #128	; 0x80
 80020fe:	01c9      	lsls	r1, r1, #7
 8002100:	430a      	orrs	r2, r1
 8002102:	609a      	str	r2, [r3, #8]
      break;
 8002104:	e03e      	b.n	8002184 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6818      	ldr	r0, [r3, #0]
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	6859      	ldr	r1, [r3, #4]
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	68db      	ldr	r3, [r3, #12]
 8002112:	001a      	movs	r2, r3
 8002114:	f000 fc3e 	bl	8002994 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2150      	movs	r1, #80	; 0x50
 800211e:	0018      	movs	r0, r3
 8002120:	f000 fc98 	bl	8002a54 <TIM_ITRx_SetConfig>
      break;
 8002124:	e02e      	b.n	8002184 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6818      	ldr	r0, [r3, #0]
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	6859      	ldr	r1, [r3, #4]
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	68db      	ldr	r3, [r3, #12]
 8002132:	001a      	movs	r2, r3
 8002134:	f000 fc5c 	bl	80029f0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2160      	movs	r1, #96	; 0x60
 800213e:	0018      	movs	r0, r3
 8002140:	f000 fc88 	bl	8002a54 <TIM_ITRx_SetConfig>
      break;
 8002144:	e01e      	b.n	8002184 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6818      	ldr	r0, [r3, #0]
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	6859      	ldr	r1, [r3, #4]
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	68db      	ldr	r3, [r3, #12]
 8002152:	001a      	movs	r2, r3
 8002154:	f000 fc1e 	bl	8002994 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	2140      	movs	r1, #64	; 0x40
 800215e:	0018      	movs	r0, r3
 8002160:	f000 fc78 	bl	8002a54 <TIM_ITRx_SetConfig>
      break;
 8002164:	e00e      	b.n	8002184 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	0019      	movs	r1, r3
 8002170:	0010      	movs	r0, r2
 8002172:	f000 fc6f 	bl	8002a54 <TIM_ITRx_SetConfig>
      break;
 8002176:	e005      	b.n	8002184 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002178:	230f      	movs	r3, #15
 800217a:	18fb      	adds	r3, r7, r3
 800217c:	2201      	movs	r2, #1
 800217e:	701a      	strb	r2, [r3, #0]
      break;
 8002180:	e000      	b.n	8002184 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002182:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	223d      	movs	r2, #61	; 0x3d
 8002188:	2101      	movs	r1, #1
 800218a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	223c      	movs	r2, #60	; 0x3c
 8002190:	2100      	movs	r1, #0
 8002192:	5499      	strb	r1, [r3, r2]

  return status;
 8002194:	230f      	movs	r3, #15
 8002196:	18fb      	adds	r3, r7, r3
 8002198:	781b      	ldrb	r3, [r3, #0]
}
 800219a:	0018      	movs	r0, r3
 800219c:	46bd      	mov	sp, r7
 800219e:	b004      	add	sp, #16
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	46c0      	nop			; (mov r8, r8)
 80021a4:	ffceff88 	.word	0xffceff88
 80021a8:	ffff00ff 	.word	0xffff00ff

080021ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80021b4:	46c0      	nop			; (mov r8, r8)
 80021b6:	46bd      	mov	sp, r7
 80021b8:	b002      	add	sp, #8
 80021ba:	bd80      	pop	{r7, pc}

080021bc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80021c4:	46c0      	nop			; (mov r8, r8)
 80021c6:	46bd      	mov	sp, r7
 80021c8:	b002      	add	sp, #8
 80021ca:	bd80      	pop	{r7, pc}

080021cc <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80021d4:	46c0      	nop			; (mov r8, r8)
 80021d6:	46bd      	mov	sp, r7
 80021d8:	b002      	add	sp, #8
 80021da:	bd80      	pop	{r7, pc}

080021dc <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021e8:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d107      	bne.n	8002204 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	2201      	movs	r2, #1
 80021f8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	223e      	movs	r2, #62	; 0x3e
 80021fe:	2101      	movs	r1, #1
 8002200:	5499      	strb	r1, [r3, r2]
 8002202:	e02a      	b.n	800225a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002208:	687a      	ldr	r2, [r7, #4]
 800220a:	429a      	cmp	r2, r3
 800220c:	d107      	bne.n	800221e <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2202      	movs	r2, #2
 8002212:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	223f      	movs	r2, #63	; 0x3f
 8002218:	2101      	movs	r1, #1
 800221a:	5499      	strb	r1, [r3, r2]
 800221c:	e01d      	b.n	800225a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002222:	687a      	ldr	r2, [r7, #4]
 8002224:	429a      	cmp	r2, r3
 8002226:	d107      	bne.n	8002238 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	2204      	movs	r2, #4
 800222c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	2240      	movs	r2, #64	; 0x40
 8002232:	2101      	movs	r1, #1
 8002234:	5499      	strb	r1, [r3, r2]
 8002236:	e010      	b.n	800225a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223c:	687a      	ldr	r2, [r7, #4]
 800223e:	429a      	cmp	r2, r3
 8002240:	d107      	bne.n	8002252 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	2208      	movs	r2, #8
 8002246:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	2241      	movs	r2, #65	; 0x41
 800224c:	2101      	movs	r1, #1
 800224e:	5499      	strb	r1, [r3, r2]
 8002250:	e003      	b.n	800225a <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	223d      	movs	r2, #61	; 0x3d
 8002256:	2101      	movs	r1, #1
 8002258:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	0018      	movs	r0, r3
 800225e:	f7ff ffb5 	bl	80021cc <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	2200      	movs	r2, #0
 8002266:	771a      	strb	r2, [r3, #28]
}
 8002268:	46c0      	nop			; (mov r8, r8)
 800226a:	46bd      	mov	sp, r7
 800226c:	b004      	add	sp, #16
 800226e:	bd80      	pop	{r7, pc}

08002270 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b084      	sub	sp, #16
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800227c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002282:	687a      	ldr	r2, [r7, #4]
 8002284:	429a      	cmp	r2, r3
 8002286:	d10b      	bne.n	80022a0 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2201      	movs	r2, #1
 800228c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	69db      	ldr	r3, [r3, #28]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d136      	bne.n	8002304 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	223e      	movs	r2, #62	; 0x3e
 800229a:	2101      	movs	r1, #1
 800229c:	5499      	strb	r1, [r3, r2]
 800229e:	e031      	b.n	8002304 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022a4:	687a      	ldr	r2, [r7, #4]
 80022a6:	429a      	cmp	r2, r3
 80022a8:	d10b      	bne.n	80022c2 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2202      	movs	r2, #2
 80022ae:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	69db      	ldr	r3, [r3, #28]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d125      	bne.n	8002304 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	223f      	movs	r2, #63	; 0x3f
 80022bc:	2101      	movs	r1, #1
 80022be:	5499      	strb	r1, [r3, r2]
 80022c0:	e020      	b.n	8002304 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022c6:	687a      	ldr	r2, [r7, #4]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d10b      	bne.n	80022e4 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	2204      	movs	r2, #4
 80022d0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	69db      	ldr	r3, [r3, #28]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d114      	bne.n	8002304 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	2240      	movs	r2, #64	; 0x40
 80022de:	2101      	movs	r1, #1
 80022e0:	5499      	strb	r1, [r3, r2]
 80022e2:	e00f      	b.n	8002304 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e8:	687a      	ldr	r2, [r7, #4]
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d10a      	bne.n	8002304 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2208      	movs	r2, #8
 80022f2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	69db      	ldr	r3, [r3, #28]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d103      	bne.n	8002304 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	2241      	movs	r2, #65	; 0x41
 8002300:	2101      	movs	r1, #1
 8002302:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	0018      	movs	r0, r3
 8002308:	f7ff ff50 	bl	80021ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2200      	movs	r2, #0
 8002310:	771a      	strb	r2, [r3, #28]
}
 8002312:	46c0      	nop			; (mov r8, r8)
 8002314:	46bd      	mov	sp, r7
 8002316:	b004      	add	sp, #16
 8002318:	bd80      	pop	{r7, pc}

0800231a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800231a:	b580      	push	{r7, lr}
 800231c:	b084      	sub	sp, #16
 800231e:	af00      	add	r7, sp, #0
 8002320:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002326:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800232c:	687a      	ldr	r2, [r7, #4]
 800232e:	429a      	cmp	r2, r3
 8002330:	d103      	bne.n	800233a <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	2201      	movs	r2, #1
 8002336:	771a      	strb	r2, [r3, #28]
 8002338:	e019      	b.n	800236e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800233e:	687a      	ldr	r2, [r7, #4]
 8002340:	429a      	cmp	r2, r3
 8002342:	d103      	bne.n	800234c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	2202      	movs	r2, #2
 8002348:	771a      	strb	r2, [r3, #28]
 800234a:	e010      	b.n	800236e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002350:	687a      	ldr	r2, [r7, #4]
 8002352:	429a      	cmp	r2, r3
 8002354:	d103      	bne.n	800235e <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	2204      	movs	r2, #4
 800235a:	771a      	strb	r2, [r3, #28]
 800235c:	e007      	b.n	800236e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	429a      	cmp	r2, r3
 8002366:	d102      	bne.n	800236e <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2208      	movs	r2, #8
 800236c:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	0018      	movs	r0, r3
 8002372:	f7ff ff23 	bl	80021bc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2200      	movs	r2, #0
 800237a:	771a      	strb	r2, [r3, #28]
}
 800237c:	46c0      	nop			; (mov r8, r8)
 800237e:	46bd      	mov	sp, r7
 8002380:	b004      	add	sp, #16
 8002382:	bd80      	pop	{r7, pc}

08002384 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	4a2b      	ldr	r2, [pc, #172]	; (8002444 <TIM_Base_SetConfig+0xc0>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d003      	beq.n	80023a4 <TIM_Base_SetConfig+0x20>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	4a2a      	ldr	r2, [pc, #168]	; (8002448 <TIM_Base_SetConfig+0xc4>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d108      	bne.n	80023b6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	2270      	movs	r2, #112	; 0x70
 80023a8:	4393      	bics	r3, r2
 80023aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	68fa      	ldr	r2, [r7, #12]
 80023b2:	4313      	orrs	r3, r2
 80023b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	4a22      	ldr	r2, [pc, #136]	; (8002444 <TIM_Base_SetConfig+0xc0>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d00f      	beq.n	80023de <TIM_Base_SetConfig+0x5a>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a21      	ldr	r2, [pc, #132]	; (8002448 <TIM_Base_SetConfig+0xc4>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d00b      	beq.n	80023de <TIM_Base_SetConfig+0x5a>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a20      	ldr	r2, [pc, #128]	; (800244c <TIM_Base_SetConfig+0xc8>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d007      	beq.n	80023de <TIM_Base_SetConfig+0x5a>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4a1f      	ldr	r2, [pc, #124]	; (8002450 <TIM_Base_SetConfig+0xcc>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d003      	beq.n	80023de <TIM_Base_SetConfig+0x5a>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4a1e      	ldr	r2, [pc, #120]	; (8002454 <TIM_Base_SetConfig+0xd0>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d108      	bne.n	80023f0 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	4a1d      	ldr	r2, [pc, #116]	; (8002458 <TIM_Base_SetConfig+0xd4>)
 80023e2:	4013      	ands	r3, r2
 80023e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	68db      	ldr	r3, [r3, #12]
 80023ea:	68fa      	ldr	r2, [r7, #12]
 80023ec:	4313      	orrs	r3, r2
 80023ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	2280      	movs	r2, #128	; 0x80
 80023f4:	4393      	bics	r3, r2
 80023f6:	001a      	movs	r2, r3
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	695b      	ldr	r3, [r3, #20]
 80023fc:	4313      	orrs	r3, r2
 80023fe:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	68fa      	ldr	r2, [r7, #12]
 8002404:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	689a      	ldr	r2, [r3, #8]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4a0a      	ldr	r2, [pc, #40]	; (8002444 <TIM_Base_SetConfig+0xc0>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d007      	beq.n	800242e <TIM_Base_SetConfig+0xaa>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4a0b      	ldr	r2, [pc, #44]	; (8002450 <TIM_Base_SetConfig+0xcc>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d003      	beq.n	800242e <TIM_Base_SetConfig+0xaa>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a0a      	ldr	r2, [pc, #40]	; (8002454 <TIM_Base_SetConfig+0xd0>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d103      	bne.n	8002436 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	691a      	ldr	r2, [r3, #16]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2201      	movs	r2, #1
 800243a:	615a      	str	r2, [r3, #20]
}
 800243c:	46c0      	nop			; (mov r8, r8)
 800243e:	46bd      	mov	sp, r7
 8002440:	b004      	add	sp, #16
 8002442:	bd80      	pop	{r7, pc}
 8002444:	40012c00 	.word	0x40012c00
 8002448:	40000400 	.word	0x40000400
 800244c:	40002000 	.word	0x40002000
 8002450:	40014400 	.word	0x40014400
 8002454:	40014800 	.word	0x40014800
 8002458:	fffffcff 	.word	0xfffffcff

0800245c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b086      	sub	sp, #24
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
 8002464:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6a1b      	ldr	r3, [r3, #32]
 800246a:	2201      	movs	r2, #1
 800246c:	4393      	bics	r3, r2
 800246e:	001a      	movs	r2, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6a1b      	ldr	r3, [r3, #32]
 8002478:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	699b      	ldr	r3, [r3, #24]
 8002484:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	4a2e      	ldr	r2, [pc, #184]	; (8002544 <TIM_OC1_SetConfig+0xe8>)
 800248a:	4013      	ands	r3, r2
 800248c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	2203      	movs	r2, #3
 8002492:	4393      	bics	r3, r2
 8002494:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	68fa      	ldr	r2, [r7, #12]
 800249c:	4313      	orrs	r3, r2
 800249e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	2202      	movs	r2, #2
 80024a4:	4393      	bics	r3, r2
 80024a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	697a      	ldr	r2, [r7, #20]
 80024ae:	4313      	orrs	r3, r2
 80024b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4a24      	ldr	r2, [pc, #144]	; (8002548 <TIM_OC1_SetConfig+0xec>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d007      	beq.n	80024ca <TIM_OC1_SetConfig+0x6e>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4a23      	ldr	r2, [pc, #140]	; (800254c <TIM_OC1_SetConfig+0xf0>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d003      	beq.n	80024ca <TIM_OC1_SetConfig+0x6e>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4a22      	ldr	r2, [pc, #136]	; (8002550 <TIM_OC1_SetConfig+0xf4>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d10c      	bne.n	80024e4 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	2208      	movs	r2, #8
 80024ce:	4393      	bics	r3, r2
 80024d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	68db      	ldr	r3, [r3, #12]
 80024d6:	697a      	ldr	r2, [r7, #20]
 80024d8:	4313      	orrs	r3, r2
 80024da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	2204      	movs	r2, #4
 80024e0:	4393      	bics	r3, r2
 80024e2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	4a18      	ldr	r2, [pc, #96]	; (8002548 <TIM_OC1_SetConfig+0xec>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d007      	beq.n	80024fc <TIM_OC1_SetConfig+0xa0>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	4a17      	ldr	r2, [pc, #92]	; (800254c <TIM_OC1_SetConfig+0xf0>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d003      	beq.n	80024fc <TIM_OC1_SetConfig+0xa0>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	4a16      	ldr	r2, [pc, #88]	; (8002550 <TIM_OC1_SetConfig+0xf4>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d111      	bne.n	8002520 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	4a15      	ldr	r2, [pc, #84]	; (8002554 <TIM_OC1_SetConfig+0xf8>)
 8002500:	4013      	ands	r3, r2
 8002502:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	4a14      	ldr	r2, [pc, #80]	; (8002558 <TIM_OC1_SetConfig+0xfc>)
 8002508:	4013      	ands	r3, r2
 800250a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	695b      	ldr	r3, [r3, #20]
 8002510:	693a      	ldr	r2, [r7, #16]
 8002512:	4313      	orrs	r3, r2
 8002514:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	699b      	ldr	r3, [r3, #24]
 800251a:	693a      	ldr	r2, [r7, #16]
 800251c:	4313      	orrs	r3, r2
 800251e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	693a      	ldr	r2, [r7, #16]
 8002524:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	68fa      	ldr	r2, [r7, #12]
 800252a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	685a      	ldr	r2, [r3, #4]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	697a      	ldr	r2, [r7, #20]
 8002538:	621a      	str	r2, [r3, #32]
}
 800253a:	46c0      	nop			; (mov r8, r8)
 800253c:	46bd      	mov	sp, r7
 800253e:	b006      	add	sp, #24
 8002540:	bd80      	pop	{r7, pc}
 8002542:	46c0      	nop			; (mov r8, r8)
 8002544:	fffeff8f 	.word	0xfffeff8f
 8002548:	40012c00 	.word	0x40012c00
 800254c:	40014400 	.word	0x40014400
 8002550:	40014800 	.word	0x40014800
 8002554:	fffffeff 	.word	0xfffffeff
 8002558:	fffffdff 	.word	0xfffffdff

0800255c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b086      	sub	sp, #24
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6a1b      	ldr	r3, [r3, #32]
 800256a:	2210      	movs	r2, #16
 800256c:	4393      	bics	r3, r2
 800256e:	001a      	movs	r2, r3
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6a1b      	ldr	r3, [r3, #32]
 8002578:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	699b      	ldr	r3, [r3, #24]
 8002584:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	4a2c      	ldr	r2, [pc, #176]	; (800263c <TIM_OC2_SetConfig+0xe0>)
 800258a:	4013      	ands	r3, r2
 800258c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	4a2b      	ldr	r2, [pc, #172]	; (8002640 <TIM_OC2_SetConfig+0xe4>)
 8002592:	4013      	ands	r3, r2
 8002594:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	021b      	lsls	r3, r3, #8
 800259c:	68fa      	ldr	r2, [r7, #12]
 800259e:	4313      	orrs	r3, r2
 80025a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	2220      	movs	r2, #32
 80025a6:	4393      	bics	r3, r2
 80025a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	011b      	lsls	r3, r3, #4
 80025b0:	697a      	ldr	r2, [r7, #20]
 80025b2:	4313      	orrs	r3, r2
 80025b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4a22      	ldr	r2, [pc, #136]	; (8002644 <TIM_OC2_SetConfig+0xe8>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d10d      	bne.n	80025da <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	2280      	movs	r2, #128	; 0x80
 80025c2:	4393      	bics	r3, r2
 80025c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	68db      	ldr	r3, [r3, #12]
 80025ca:	011b      	lsls	r3, r3, #4
 80025cc:	697a      	ldr	r2, [r7, #20]
 80025ce:	4313      	orrs	r3, r2
 80025d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	2240      	movs	r2, #64	; 0x40
 80025d6:	4393      	bics	r3, r2
 80025d8:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4a19      	ldr	r2, [pc, #100]	; (8002644 <TIM_OC2_SetConfig+0xe8>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d007      	beq.n	80025f2 <TIM_OC2_SetConfig+0x96>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4a18      	ldr	r2, [pc, #96]	; (8002648 <TIM_OC2_SetConfig+0xec>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d003      	beq.n	80025f2 <TIM_OC2_SetConfig+0x96>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4a17      	ldr	r2, [pc, #92]	; (800264c <TIM_OC2_SetConfig+0xf0>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d113      	bne.n	800261a <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	4a16      	ldr	r2, [pc, #88]	; (8002650 <TIM_OC2_SetConfig+0xf4>)
 80025f6:	4013      	ands	r3, r2
 80025f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	4a15      	ldr	r2, [pc, #84]	; (8002654 <TIM_OC2_SetConfig+0xf8>)
 80025fe:	4013      	ands	r3, r2
 8002600:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	695b      	ldr	r3, [r3, #20]
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	693a      	ldr	r2, [r7, #16]
 800260a:	4313      	orrs	r3, r2
 800260c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	699b      	ldr	r3, [r3, #24]
 8002612:	009b      	lsls	r3, r3, #2
 8002614:	693a      	ldr	r2, [r7, #16]
 8002616:	4313      	orrs	r3, r2
 8002618:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	693a      	ldr	r2, [r7, #16]
 800261e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	68fa      	ldr	r2, [r7, #12]
 8002624:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	685a      	ldr	r2, [r3, #4]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	697a      	ldr	r2, [r7, #20]
 8002632:	621a      	str	r2, [r3, #32]
}
 8002634:	46c0      	nop			; (mov r8, r8)
 8002636:	46bd      	mov	sp, r7
 8002638:	b006      	add	sp, #24
 800263a:	bd80      	pop	{r7, pc}
 800263c:	feff8fff 	.word	0xfeff8fff
 8002640:	fffffcff 	.word	0xfffffcff
 8002644:	40012c00 	.word	0x40012c00
 8002648:	40014400 	.word	0x40014400
 800264c:	40014800 	.word	0x40014800
 8002650:	fffffbff 	.word	0xfffffbff
 8002654:	fffff7ff 	.word	0xfffff7ff

08002658 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b086      	sub	sp, #24
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6a1b      	ldr	r3, [r3, #32]
 8002666:	4a33      	ldr	r2, [pc, #204]	; (8002734 <TIM_OC3_SetConfig+0xdc>)
 8002668:	401a      	ands	r2, r3
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6a1b      	ldr	r3, [r3, #32]
 8002672:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	69db      	ldr	r3, [r3, #28]
 800267e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	4a2d      	ldr	r2, [pc, #180]	; (8002738 <TIM_OC3_SetConfig+0xe0>)
 8002684:	4013      	ands	r3, r2
 8002686:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2203      	movs	r2, #3
 800268c:	4393      	bics	r3, r2
 800268e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	68fa      	ldr	r2, [r7, #12]
 8002696:	4313      	orrs	r3, r2
 8002698:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	4a27      	ldr	r2, [pc, #156]	; (800273c <TIM_OC3_SetConfig+0xe4>)
 800269e:	4013      	ands	r3, r2
 80026a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	021b      	lsls	r3, r3, #8
 80026a8:	697a      	ldr	r2, [r7, #20]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	4a23      	ldr	r2, [pc, #140]	; (8002740 <TIM_OC3_SetConfig+0xe8>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d10d      	bne.n	80026d2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	4a22      	ldr	r2, [pc, #136]	; (8002744 <TIM_OC3_SetConfig+0xec>)
 80026ba:	4013      	ands	r3, r2
 80026bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	68db      	ldr	r3, [r3, #12]
 80026c2:	021b      	lsls	r3, r3, #8
 80026c4:	697a      	ldr	r2, [r7, #20]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	4a1e      	ldr	r2, [pc, #120]	; (8002748 <TIM_OC3_SetConfig+0xf0>)
 80026ce:	4013      	ands	r3, r2
 80026d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4a1a      	ldr	r2, [pc, #104]	; (8002740 <TIM_OC3_SetConfig+0xe8>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d007      	beq.n	80026ea <TIM_OC3_SetConfig+0x92>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a1b      	ldr	r2, [pc, #108]	; (800274c <TIM_OC3_SetConfig+0xf4>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d003      	beq.n	80026ea <TIM_OC3_SetConfig+0x92>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a1a      	ldr	r2, [pc, #104]	; (8002750 <TIM_OC3_SetConfig+0xf8>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d113      	bne.n	8002712 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	4a19      	ldr	r2, [pc, #100]	; (8002754 <TIM_OC3_SetConfig+0xfc>)
 80026ee:	4013      	ands	r3, r2
 80026f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	4a18      	ldr	r2, [pc, #96]	; (8002758 <TIM_OC3_SetConfig+0x100>)
 80026f6:	4013      	ands	r3, r2
 80026f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	695b      	ldr	r3, [r3, #20]
 80026fe:	011b      	lsls	r3, r3, #4
 8002700:	693a      	ldr	r2, [r7, #16]
 8002702:	4313      	orrs	r3, r2
 8002704:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	699b      	ldr	r3, [r3, #24]
 800270a:	011b      	lsls	r3, r3, #4
 800270c:	693a      	ldr	r2, [r7, #16]
 800270e:	4313      	orrs	r3, r2
 8002710:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	693a      	ldr	r2, [r7, #16]
 8002716:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	68fa      	ldr	r2, [r7, #12]
 800271c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	685a      	ldr	r2, [r3, #4]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	697a      	ldr	r2, [r7, #20]
 800272a:	621a      	str	r2, [r3, #32]
}
 800272c:	46c0      	nop			; (mov r8, r8)
 800272e:	46bd      	mov	sp, r7
 8002730:	b006      	add	sp, #24
 8002732:	bd80      	pop	{r7, pc}
 8002734:	fffffeff 	.word	0xfffffeff
 8002738:	fffeff8f 	.word	0xfffeff8f
 800273c:	fffffdff 	.word	0xfffffdff
 8002740:	40012c00 	.word	0x40012c00
 8002744:	fffff7ff 	.word	0xfffff7ff
 8002748:	fffffbff 	.word	0xfffffbff
 800274c:	40014400 	.word	0x40014400
 8002750:	40014800 	.word	0x40014800
 8002754:	ffffefff 	.word	0xffffefff
 8002758:	ffffdfff 	.word	0xffffdfff

0800275c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b086      	sub	sp, #24
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6a1b      	ldr	r3, [r3, #32]
 800276a:	4a26      	ldr	r2, [pc, #152]	; (8002804 <TIM_OC4_SetConfig+0xa8>)
 800276c:	401a      	ands	r2, r3
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6a1b      	ldr	r3, [r3, #32]
 8002776:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	69db      	ldr	r3, [r3, #28]
 8002782:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	4a20      	ldr	r2, [pc, #128]	; (8002808 <TIM_OC4_SetConfig+0xac>)
 8002788:	4013      	ands	r3, r2
 800278a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	4a1f      	ldr	r2, [pc, #124]	; (800280c <TIM_OC4_SetConfig+0xb0>)
 8002790:	4013      	ands	r3, r2
 8002792:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	021b      	lsls	r3, r3, #8
 800279a:	68fa      	ldr	r2, [r7, #12]
 800279c:	4313      	orrs	r3, r2
 800279e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	4a1b      	ldr	r2, [pc, #108]	; (8002810 <TIM_OC4_SetConfig+0xb4>)
 80027a4:	4013      	ands	r3, r2
 80027a6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	031b      	lsls	r3, r3, #12
 80027ae:	693a      	ldr	r2, [r7, #16]
 80027b0:	4313      	orrs	r3, r2
 80027b2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	4a17      	ldr	r2, [pc, #92]	; (8002814 <TIM_OC4_SetConfig+0xb8>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d007      	beq.n	80027cc <TIM_OC4_SetConfig+0x70>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	4a16      	ldr	r2, [pc, #88]	; (8002818 <TIM_OC4_SetConfig+0xbc>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d003      	beq.n	80027cc <TIM_OC4_SetConfig+0x70>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	4a15      	ldr	r2, [pc, #84]	; (800281c <TIM_OC4_SetConfig+0xc0>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d109      	bne.n	80027e0 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	4a14      	ldr	r2, [pc, #80]	; (8002820 <TIM_OC4_SetConfig+0xc4>)
 80027d0:	4013      	ands	r3, r2
 80027d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	695b      	ldr	r3, [r3, #20]
 80027d8:	019b      	lsls	r3, r3, #6
 80027da:	697a      	ldr	r2, [r7, #20]
 80027dc:	4313      	orrs	r3, r2
 80027de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	697a      	ldr	r2, [r7, #20]
 80027e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	68fa      	ldr	r2, [r7, #12]
 80027ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	685a      	ldr	r2, [r3, #4]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	693a      	ldr	r2, [r7, #16]
 80027f8:	621a      	str	r2, [r3, #32]
}
 80027fa:	46c0      	nop			; (mov r8, r8)
 80027fc:	46bd      	mov	sp, r7
 80027fe:	b006      	add	sp, #24
 8002800:	bd80      	pop	{r7, pc}
 8002802:	46c0      	nop			; (mov r8, r8)
 8002804:	ffffefff 	.word	0xffffefff
 8002808:	feff8fff 	.word	0xfeff8fff
 800280c:	fffffcff 	.word	0xfffffcff
 8002810:	ffffdfff 	.word	0xffffdfff
 8002814:	40012c00 	.word	0x40012c00
 8002818:	40014400 	.word	0x40014400
 800281c:	40014800 	.word	0x40014800
 8002820:	ffffbfff 	.word	0xffffbfff

08002824 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b086      	sub	sp, #24
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
 800282c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6a1b      	ldr	r3, [r3, #32]
 8002832:	4a23      	ldr	r2, [pc, #140]	; (80028c0 <TIM_OC5_SetConfig+0x9c>)
 8002834:	401a      	ands	r2, r3
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6a1b      	ldr	r3, [r3, #32]
 800283e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800284a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	4a1d      	ldr	r2, [pc, #116]	; (80028c4 <TIM_OC5_SetConfig+0xa0>)
 8002850:	4013      	ands	r3, r2
 8002852:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	68fa      	ldr	r2, [r7, #12]
 800285a:	4313      	orrs	r3, r2
 800285c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	4a19      	ldr	r2, [pc, #100]	; (80028c8 <TIM_OC5_SetConfig+0xa4>)
 8002862:	4013      	ands	r3, r2
 8002864:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	041b      	lsls	r3, r3, #16
 800286c:	693a      	ldr	r2, [r7, #16]
 800286e:	4313      	orrs	r3, r2
 8002870:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4a15      	ldr	r2, [pc, #84]	; (80028cc <TIM_OC5_SetConfig+0xa8>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d007      	beq.n	800288a <TIM_OC5_SetConfig+0x66>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	4a14      	ldr	r2, [pc, #80]	; (80028d0 <TIM_OC5_SetConfig+0xac>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d003      	beq.n	800288a <TIM_OC5_SetConfig+0x66>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	4a13      	ldr	r2, [pc, #76]	; (80028d4 <TIM_OC5_SetConfig+0xb0>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d109      	bne.n	800289e <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	4a0c      	ldr	r2, [pc, #48]	; (80028c0 <TIM_OC5_SetConfig+0x9c>)
 800288e:	4013      	ands	r3, r2
 8002890:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	695b      	ldr	r3, [r3, #20]
 8002896:	021b      	lsls	r3, r3, #8
 8002898:	697a      	ldr	r2, [r7, #20]
 800289a:	4313      	orrs	r3, r2
 800289c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	697a      	ldr	r2, [r7, #20]
 80028a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	68fa      	ldr	r2, [r7, #12]
 80028a8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	685a      	ldr	r2, [r3, #4]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	693a      	ldr	r2, [r7, #16]
 80028b6:	621a      	str	r2, [r3, #32]
}
 80028b8:	46c0      	nop			; (mov r8, r8)
 80028ba:	46bd      	mov	sp, r7
 80028bc:	b006      	add	sp, #24
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	fffeffff 	.word	0xfffeffff
 80028c4:	fffeff8f 	.word	0xfffeff8f
 80028c8:	fffdffff 	.word	0xfffdffff
 80028cc:	40012c00 	.word	0x40012c00
 80028d0:	40014400 	.word	0x40014400
 80028d4:	40014800 	.word	0x40014800

080028d8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b086      	sub	sp, #24
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6a1b      	ldr	r3, [r3, #32]
 80028e6:	4a24      	ldr	r2, [pc, #144]	; (8002978 <TIM_OC6_SetConfig+0xa0>)
 80028e8:	401a      	ands	r2, r3
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6a1b      	ldr	r3, [r3, #32]
 80028f2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	4a1e      	ldr	r2, [pc, #120]	; (800297c <TIM_OC6_SetConfig+0xa4>)
 8002904:	4013      	ands	r3, r2
 8002906:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	021b      	lsls	r3, r3, #8
 800290e:	68fa      	ldr	r2, [r7, #12]
 8002910:	4313      	orrs	r3, r2
 8002912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	4a1a      	ldr	r2, [pc, #104]	; (8002980 <TIM_OC6_SetConfig+0xa8>)
 8002918:	4013      	ands	r3, r2
 800291a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	051b      	lsls	r3, r3, #20
 8002922:	693a      	ldr	r2, [r7, #16]
 8002924:	4313      	orrs	r3, r2
 8002926:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	4a16      	ldr	r2, [pc, #88]	; (8002984 <TIM_OC6_SetConfig+0xac>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d007      	beq.n	8002940 <TIM_OC6_SetConfig+0x68>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	4a15      	ldr	r2, [pc, #84]	; (8002988 <TIM_OC6_SetConfig+0xb0>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d003      	beq.n	8002940 <TIM_OC6_SetConfig+0x68>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	4a14      	ldr	r2, [pc, #80]	; (800298c <TIM_OC6_SetConfig+0xb4>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d109      	bne.n	8002954 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	4a13      	ldr	r2, [pc, #76]	; (8002990 <TIM_OC6_SetConfig+0xb8>)
 8002944:	4013      	ands	r3, r2
 8002946:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	695b      	ldr	r3, [r3, #20]
 800294c:	029b      	lsls	r3, r3, #10
 800294e:	697a      	ldr	r2, [r7, #20]
 8002950:	4313      	orrs	r3, r2
 8002952:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	697a      	ldr	r2, [r7, #20]
 8002958:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	68fa      	ldr	r2, [r7, #12]
 800295e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	685a      	ldr	r2, [r3, #4]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	693a      	ldr	r2, [r7, #16]
 800296c:	621a      	str	r2, [r3, #32]
}
 800296e:	46c0      	nop			; (mov r8, r8)
 8002970:	46bd      	mov	sp, r7
 8002972:	b006      	add	sp, #24
 8002974:	bd80      	pop	{r7, pc}
 8002976:	46c0      	nop			; (mov r8, r8)
 8002978:	ffefffff 	.word	0xffefffff
 800297c:	feff8fff 	.word	0xfeff8fff
 8002980:	ffdfffff 	.word	0xffdfffff
 8002984:	40012c00 	.word	0x40012c00
 8002988:	40014400 	.word	0x40014400
 800298c:	40014800 	.word	0x40014800
 8002990:	fffbffff 	.word	0xfffbffff

08002994 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b086      	sub	sp, #24
 8002998:	af00      	add	r7, sp, #0
 800299a:	60f8      	str	r0, [r7, #12]
 800299c:	60b9      	str	r1, [r7, #8]
 800299e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	6a1b      	ldr	r3, [r3, #32]
 80029a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	6a1b      	ldr	r3, [r3, #32]
 80029aa:	2201      	movs	r2, #1
 80029ac:	4393      	bics	r3, r2
 80029ae:	001a      	movs	r2, r3
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	699b      	ldr	r3, [r3, #24]
 80029b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	22f0      	movs	r2, #240	; 0xf0
 80029be:	4393      	bics	r3, r2
 80029c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	011b      	lsls	r3, r3, #4
 80029c6:	693a      	ldr	r2, [r7, #16]
 80029c8:	4313      	orrs	r3, r2
 80029ca:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	220a      	movs	r2, #10
 80029d0:	4393      	bics	r3, r2
 80029d2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80029d4:	697a      	ldr	r2, [r7, #20]
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	4313      	orrs	r3, r2
 80029da:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	693a      	ldr	r2, [r7, #16]
 80029e0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	697a      	ldr	r2, [r7, #20]
 80029e6:	621a      	str	r2, [r3, #32]
}
 80029e8:	46c0      	nop			; (mov r8, r8)
 80029ea:	46bd      	mov	sp, r7
 80029ec:	b006      	add	sp, #24
 80029ee:	bd80      	pop	{r7, pc}

080029f0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b086      	sub	sp, #24
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	60f8      	str	r0, [r7, #12]
 80029f8:	60b9      	str	r1, [r7, #8]
 80029fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	6a1b      	ldr	r3, [r3, #32]
 8002a00:	2210      	movs	r2, #16
 8002a02:	4393      	bics	r3, r2
 8002a04:	001a      	movs	r2, r3
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	699b      	ldr	r3, [r3, #24]
 8002a0e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	6a1b      	ldr	r3, [r3, #32]
 8002a14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	4a0d      	ldr	r2, [pc, #52]	; (8002a50 <TIM_TI2_ConfigInputStage+0x60>)
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	031b      	lsls	r3, r3, #12
 8002a22:	697a      	ldr	r2, [r7, #20]
 8002a24:	4313      	orrs	r3, r2
 8002a26:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	22a0      	movs	r2, #160	; 0xa0
 8002a2c:	4393      	bics	r3, r2
 8002a2e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	011b      	lsls	r3, r3, #4
 8002a34:	693a      	ldr	r2, [r7, #16]
 8002a36:	4313      	orrs	r3, r2
 8002a38:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	697a      	ldr	r2, [r7, #20]
 8002a3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	693a      	ldr	r2, [r7, #16]
 8002a44:	621a      	str	r2, [r3, #32]
}
 8002a46:	46c0      	nop			; (mov r8, r8)
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	b006      	add	sp, #24
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	46c0      	nop			; (mov r8, r8)
 8002a50:	ffff0fff 	.word	0xffff0fff

08002a54 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b084      	sub	sp, #16
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
 8002a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	4a08      	ldr	r2, [pc, #32]	; (8002a88 <TIM_ITRx_SetConfig+0x34>)
 8002a68:	4013      	ands	r3, r2
 8002a6a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002a6c:	683a      	ldr	r2, [r7, #0]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	4313      	orrs	r3, r2
 8002a72:	2207      	movs	r2, #7
 8002a74:	4313      	orrs	r3, r2
 8002a76:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	68fa      	ldr	r2, [r7, #12]
 8002a7c:	609a      	str	r2, [r3, #8]
}
 8002a7e:	46c0      	nop			; (mov r8, r8)
 8002a80:	46bd      	mov	sp, r7
 8002a82:	b004      	add	sp, #16
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	46c0      	nop			; (mov r8, r8)
 8002a88:	ffcfff8f 	.word	0xffcfff8f

08002a8c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b086      	sub	sp, #24
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	60f8      	str	r0, [r7, #12]
 8002a94:	60b9      	str	r1, [r7, #8]
 8002a96:	607a      	str	r2, [r7, #4]
 8002a98:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	4a09      	ldr	r2, [pc, #36]	; (8002ac8 <TIM_ETR_SetConfig+0x3c>)
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	021a      	lsls	r2, r3, #8
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	431a      	orrs	r2, r3
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	697a      	ldr	r2, [r7, #20]
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	697a      	ldr	r2, [r7, #20]
 8002abe:	609a      	str	r2, [r3, #8]
}
 8002ac0:	46c0      	nop			; (mov r8, r8)
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	b006      	add	sp, #24
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	ffff00ff 	.word	0xffff00ff

08002acc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b086      	sub	sp, #24
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	60f8      	str	r0, [r7, #12]
 8002ad4:	60b9      	str	r1, [r7, #8]
 8002ad6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	221f      	movs	r2, #31
 8002adc:	4013      	ands	r3, r2
 8002ade:	2201      	movs	r2, #1
 8002ae0:	409a      	lsls	r2, r3
 8002ae2:	0013      	movs	r3, r2
 8002ae4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6a1b      	ldr	r3, [r3, #32]
 8002aea:	697a      	ldr	r2, [r7, #20]
 8002aec:	43d2      	mvns	r2, r2
 8002aee:	401a      	ands	r2, r3
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	6a1a      	ldr	r2, [r3, #32]
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	211f      	movs	r1, #31
 8002afc:	400b      	ands	r3, r1
 8002afe:	6879      	ldr	r1, [r7, #4]
 8002b00:	4099      	lsls	r1, r3
 8002b02:	000b      	movs	r3, r1
 8002b04:	431a      	orrs	r2, r3
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	621a      	str	r2, [r3, #32]
}
 8002b0a:	46c0      	nop			; (mov r8, r8)
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	b006      	add	sp, #24
 8002b10:	bd80      	pop	{r7, pc}
	...

08002b14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b084      	sub	sp, #16
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
 8002b1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	223c      	movs	r2, #60	; 0x3c
 8002b22:	5c9b      	ldrb	r3, [r3, r2]
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d101      	bne.n	8002b2c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002b28:	2302      	movs	r3, #2
 8002b2a:	e04a      	b.n	8002bc2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	223c      	movs	r2, #60	; 0x3c
 8002b30:	2101      	movs	r1, #1
 8002b32:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	223d      	movs	r2, #61	; 0x3d
 8002b38:	2102      	movs	r1, #2
 8002b3a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a1e      	ldr	r2, [pc, #120]	; (8002bcc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d108      	bne.n	8002b68 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	4a1d      	ldr	r2, [pc, #116]	; (8002bd0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	68fa      	ldr	r2, [r7, #12]
 8002b64:	4313      	orrs	r3, r2
 8002b66:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2270      	movs	r2, #112	; 0x70
 8002b6c:	4393      	bics	r3, r2
 8002b6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	68fa      	ldr	r2, [r7, #12]
 8002b76:	4313      	orrs	r3, r2
 8002b78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	68fa      	ldr	r2, [r7, #12]
 8002b80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a11      	ldr	r2, [pc, #68]	; (8002bcc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d004      	beq.n	8002b96 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a10      	ldr	r2, [pc, #64]	; (8002bd4 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d10c      	bne.n	8002bb0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	2280      	movs	r2, #128	; 0x80
 8002b9a:	4393      	bics	r3, r2
 8002b9c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	689b      	ldr	r3, [r3, #8]
 8002ba2:	68ba      	ldr	r2, [r7, #8]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	68ba      	ldr	r2, [r7, #8]
 8002bae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	223d      	movs	r2, #61	; 0x3d
 8002bb4:	2101      	movs	r1, #1
 8002bb6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	223c      	movs	r2, #60	; 0x3c
 8002bbc:	2100      	movs	r1, #0
 8002bbe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002bc0:	2300      	movs	r3, #0
}
 8002bc2:	0018      	movs	r0, r3
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	b004      	add	sp, #16
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	46c0      	nop			; (mov r8, r8)
 8002bcc:	40012c00 	.word	0x40012c00
 8002bd0:	ff0fffff 	.word	0xff0fffff
 8002bd4:	40000400 	.word	0x40000400

08002bd8 <__libc_init_array>:
 8002bd8:	b570      	push	{r4, r5, r6, lr}
 8002bda:	2600      	movs	r6, #0
 8002bdc:	4d0c      	ldr	r5, [pc, #48]	; (8002c10 <__libc_init_array+0x38>)
 8002bde:	4c0d      	ldr	r4, [pc, #52]	; (8002c14 <__libc_init_array+0x3c>)
 8002be0:	1b64      	subs	r4, r4, r5
 8002be2:	10a4      	asrs	r4, r4, #2
 8002be4:	42a6      	cmp	r6, r4
 8002be6:	d109      	bne.n	8002bfc <__libc_init_array+0x24>
 8002be8:	2600      	movs	r6, #0
 8002bea:	f000 f821 	bl	8002c30 <_init>
 8002bee:	4d0a      	ldr	r5, [pc, #40]	; (8002c18 <__libc_init_array+0x40>)
 8002bf0:	4c0a      	ldr	r4, [pc, #40]	; (8002c1c <__libc_init_array+0x44>)
 8002bf2:	1b64      	subs	r4, r4, r5
 8002bf4:	10a4      	asrs	r4, r4, #2
 8002bf6:	42a6      	cmp	r6, r4
 8002bf8:	d105      	bne.n	8002c06 <__libc_init_array+0x2e>
 8002bfa:	bd70      	pop	{r4, r5, r6, pc}
 8002bfc:	00b3      	lsls	r3, r6, #2
 8002bfe:	58eb      	ldr	r3, [r5, r3]
 8002c00:	4798      	blx	r3
 8002c02:	3601      	adds	r6, #1
 8002c04:	e7ee      	b.n	8002be4 <__libc_init_array+0xc>
 8002c06:	00b3      	lsls	r3, r6, #2
 8002c08:	58eb      	ldr	r3, [r5, r3]
 8002c0a:	4798      	blx	r3
 8002c0c:	3601      	adds	r6, #1
 8002c0e:	e7f2      	b.n	8002bf6 <__libc_init_array+0x1e>
 8002c10:	08002cdc 	.word	0x08002cdc
 8002c14:	08002cdc 	.word	0x08002cdc
 8002c18:	08002cdc 	.word	0x08002cdc
 8002c1c:	08002ce0 	.word	0x08002ce0

08002c20 <memset>:
 8002c20:	0003      	movs	r3, r0
 8002c22:	1882      	adds	r2, r0, r2
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d100      	bne.n	8002c2a <memset+0xa>
 8002c28:	4770      	bx	lr
 8002c2a:	7019      	strb	r1, [r3, #0]
 8002c2c:	3301      	adds	r3, #1
 8002c2e:	e7f9      	b.n	8002c24 <memset+0x4>

08002c30 <_init>:
 8002c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c32:	46c0      	nop			; (mov r8, r8)
 8002c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c36:	bc08      	pop	{r3}
 8002c38:	469e      	mov	lr, r3
 8002c3a:	4770      	bx	lr

08002c3c <_fini>:
 8002c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c3e:	46c0      	nop			; (mov r8, r8)
 8002c40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c42:	bc08      	pop	{r3}
 8002c44:	469e      	mov	lr, r3
 8002c46:	4770      	bx	lr
