$date
	Mon May  5 11:42:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_L2_cache $end
$var wire 1 ! mem_write $end
$var wire 1 " mem_read $end
$var wire 512 # mem_data_out [511:0] $end
$var wire 32 $ mem_addr [31:0] $end
$var wire 1 % l2_hit $end
$var wire 1 & l2_cache_ready $end
$var wire 512 ' l2_cache_data_out [511:0] $end
$var parameter 32 ( ADDR_WIDTH $end
$var parameter 32 ) BLOCK_SIZE $end
$var parameter 32 * CACHE_SIZE $end
$var parameter 32 + DATA_WIDTH $end
$var parameter 32 , L1_BLOCK_SIZE $end
$var parameter 32 - NUM_WAYS $end
$var reg 1 . clk $end
$var reg 32 / l2_cache_addr [31:0] $end
$var reg 512 0 l2_cache_data_in [511:0] $end
$var reg 1 1 l2_cache_read $end
$var reg 1 2 l2_cache_write $end
$var reg 512 3 mem_data_in [511:0] $end
$var reg 1 4 mem_hit $end
$var reg 1 5 mem_ready $end
$var reg 1 6 rst_n $end
$scope module dut $end
$var wire 1 . clk $end
$var wire 32 7 l2_cache_addr [31:0] $end
$var wire 512 8 l2_cache_data_in [511:0] $end
$var wire 1 1 l2_cache_read $end
$var wire 1 2 l2_cache_write $end
$var wire 1 % l2_hit $end
$var wire 512 9 mem_data_in [511:0] $end
$var wire 1 4 mem_hit $end
$var wire 1 5 mem_ready $end
$var wire 1 6 rst_n $end
$var wire 4 : start_index [3:0] $end
$var wire 24 ; tag [23:0] $end
$var wire 4 < offset [3:0] $end
$var wire 4 = index [3:0] $end
$var parameter 32 > ADDR_WIDTH $end
$var parameter 2 ? ALLOCATE $end
$var parameter 32 @ BLOCK_SIZE $end
$var parameter 32 A BYTE_OFFSET_WIDTH $end
$var parameter 32 B CACHE_SIZE $end
$var parameter 2 C COMPARE_TAG $end
$var parameter 32 D DATA_WIDTH $end
$var parameter 2 E IDLE $end
$var parameter 32 F INDEX_WIDTH $end
$var parameter 32 G L1_BLOCK_SIZE $end
$var parameter 32 H NUM_BLOCKS $end
$var parameter 32 I NUM_SETS $end
$var parameter 32 J NUM_WAYS $end
$var parameter 34 K TAG_WIDTH $end
$var reg 2 L alloc_way [1:0] $end
$var reg 4 M delay_cnt [3:0] $end
$var reg 1 N hit $end
$var reg 2 O hit_way [1:0] $end
$var reg 512 P l2_cache_data_out [511:0] $end
$var reg 1 & l2_cache_ready $end
$var reg 32 Q mem_addr [31:0] $end
$var reg 512 R mem_data_out [511:0] $end
$var reg 1 " mem_read $end
$var reg 1 ! mem_write $end
$var reg 2 S next_state [1:0] $end
$var reg 2 T state [1:0] $end
$var integer 32 U i [31:0] $end
$var integer 32 V j [31:0] $end
$upscope $end
$scope task fill_data_block $end
$var reg 32 W base [31:0] $end
$var reg 512 X block [511:0] $end
$var integer 32 Y j [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11000 K
b100 J
b10000 I
b1000000 H
b10000 G
b100 F
b0 E
b100000 D
b1 C
b10000000000 B
b100 A
b10000 @
b10 ?
b100000 >
b100 -
b10000 ,
b100000 +
b10000000000 *
b10000 )
b100000 (
$end
#0
$dumpvars
bx Y
bx X
bx W
b100 V
b100 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
0N
b0 M
b11 L
b0 =
b0 <
b0 ;
b0 :
bx 9
bx 8
b0 7
06
05
04
bx 3
02
01
bx 0
b0 /
0.
b0 '
0&
0%
b0 $
b0 #
0"
0!
$end
#5000
b100 V
b10000 U
1.
#10000
1%
0.
14
15
b1000000001111000000000000000000010000000011100000000000000000000100000000110100000000000000000001000000001100000000000000000000010000000010110000000000000000000100000000101000000000000000000001000000001001000000000000000000010000000010000000000000000000000100000000011100000000000000000001000000000110000000000000000000010000000001010000000000000000000100000000010000000000000000000001000000000011000000000000000000010000000000100000000000000000000100000000000100000000000000000001000000000000 3
b1000000001111000000000000000000010000000011100000000000000000000100000000110100000000000000000001000000001100000000000000000000010000000010110000000000000000000100000000101000000000000000000001000000001001000000000000000000010000000010000000000000000000000100000000011100000000000000000001000000000110000000000000000000010000000001010000000000000000000100000000010000000000000000000001000000000011000000000000000000010000000000100000000000000000000100000000000100000000000000000001000000000000 9
b1000000001111000000000000000000010000000011100000000000000000000100000000110100000000000000000001000000001100000000000000000000010000000010110000000000000000000100000000101000000000000000000001000000001001000000000000000000010000000010000000000000000000000100000000011100000000000000000001000000000110000000000000000000010000000001010000000000000000000100000000010000000000000000000001000000000011000000000000000000010000000000100000000000000000000100000000000100000000000000000001000000000000 X
b10000 Y
b1000000000000 W
16
#15000
b100 M
1.
#20000
b11 L
b100 U
b1 S
b100 =
0.
11
b1000000 /
b1000000 7
#25000
b1 T
1.
#30000
0.
01
#35000
b11 M
1.
#40000
0.
#45000
b10 M
1.
#50000
0.
#55000
b1 M
1.
#60000
0.
#65000
b10 S
b0 M
1.
#70000
0.
#75000
b0 S
b10 T
1"
b1000000 $
b1000000 Q
1.
#80000
0.
#85000
b10 L
b11 O
1N
0"
1&
b1000000001111000000000000000000010000000011100000000000000000000100000000110100000000000000000001000000001100000000000000000000010000000010110000000000000000000100000000101000000000000000000001000000001001000000000000000000010000000010000000000000000000000100000000011100000000000000000001000000000110000000000000000000010000000001010000000000000000000100000000010000000000000000000001000000000011000000000000000000010000000000100000000000000000000100000000000100000000000000000001000000000000 '
b1000000001111000000000000000000010000000011100000000000000000000100000000110100000000000000000001000000001100000000000000000000010000000010110000000000000000000100000000101000000000000000000001000000001001000000000000000000010000000010000000000000000000000100000000011100000000000000000001000000000110000000000000000000010000000001010000000000000000000100000000010000000000000000000001000000000011000000000000000000010000000000100000000000000000000100000000000100000000000000000001000000000000 P
b0 T
b100 U
1.
#90000
0.
#95000
b100 M
0&
1.
#100000
0.
#105000
b1 T
b1 S
1.
11
#110000
0.
#115000
b11 M
1.
01
#120000
0.
#125000
b10 M
1.
#130000
0.
#135000
b1 M
1.
#140000
0.
#145000
b0 S
b0 M
1.
#150000
0.
#155000
b0 T
1&
b10000 U
1.
#160000
0.
#165000
b100 M
0&
1.
#170000
0.
#175000
1.
#180000
0.
#185000
1.
#190000
0.
#195000
1.
