==============================================
Configuring P4 application 'p4_only':
==============================================
APP_DIR      : /home/mfsada/Downloads/tries/e4/examples/p4_only
APP_NAME     : p4_only
APP_ROOT     : /home/mfsada/Downloads/tries/e4/examples/p4_only/.app/src/p4_app
BOARD        : au45n
BUILD_NAME   : p4_only
ARTIFACTS_DIR: /home/mfsada/Downloads/tries/e4/examples/p4_only/artifacts
P4_FILE      : /home/mfsada/Downloads/tries/e4/examples/p4_only/p4/p4_only.p4 
P4_OPTS      : CONFIG.PKT_RATE {150} CONFIG.OUTPUT_METADATA_FOR_DROPPED_PKTS {true}

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/check_ip_license.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2409.426 ; gain = 113.992 ; free physical = 3287 ; free virtual = 41690
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
License keys found for xilinx.com:ip:cmac_usplus:3.1: cmac_usplus@2020.05 cmac_an_lt@2020.05 ieee802d3_rs_fec_full@2018.04 ieee802d3_rs_fec_only@2018.04.
License keys found for xilinx.com:ip:vitis_net_p4:1.3: sdnet_p4@2023.04 hcam_base@2023.04.
INFO: [Common 17-206] Exiting Vivado at Wed Nov  6 22:16:50 2024...
Starting bitfile build p4_only...
Generating smartnic platform IP...
Generating RTL for: ../app_if/src/smartnic_322mhz_app_decoder.yaml ... Done.
Generating RTL for: /home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/fifo/regio/fifo_core_decoder.yaml ... Done.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/part.tcl -notrace
source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/procs.tcl -notrace
source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/manage_ip.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2455.645 ; gain = 160.992 ; free physical = 3029 ; free virtual = 41478
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Nov  6 22:17:16 2024...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/part.tcl -notrace
source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/procs.tcl -notrace
source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/manage_ip.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2454.676 ; gain = 158.023 ; free physical = 2956 ; free virtual = 41399
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/fifo_xilinx_ila.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
INFO: [Common 17-206] Exiting Vivado at Wed Nov  6 22:17:37 2024...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/part.tcl -notrace
source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/procs.tcl -notrace
source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/manage_ip.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2455.391 ; gain = 160.992 ; free physical = 2914 ; free virtual = 41395
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/fifo_xilinx_ila.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_xilinx_ila'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_xilinx_ila'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/fifo_xilinx_ila_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_xilinx_ila'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'fifo_xilinx_ila'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_xilinx_ila'...
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/tools/Xilinx/Vivado/2023.1/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/.ip_user_files/sim_scripts/fifo_xilinx_ila/xsim/fifo_xilinx_ila.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Siemens ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/.ip_user_files/sim_scripts/fifo_xilinx_ila/modelsim/fifo_xilinx_ila.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Siemens Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/.ip_user_files/sim_scripts/fifo_xilinx_ila/questa/fifo_xilinx_ila.sh'
INFO: [exportsim-Tcl-5] Generating 3-step script for 'xcelium'. To create a single-step script, use the -single_step switch.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/.ip_user_files/sim_scripts/fifo_xilinx_ila/xcelium/fifo_xilinx_ila.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-29] Script generated: '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/.ip_user_files/sim_scripts/fifo_xilinx_ila/vcs/fifo_xilinx_ila.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/.ip_user_files/sim_scripts/fifo_xilinx_ila/riviera/fifo_xilinx_ila.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/.cache/compile_simlib/activehdl'
INFO: [exportsim-Tcl-29] Script generated: '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/.ip_user_files/sim_scripts/fifo_xilinx_ila/activehdl/fifo_xilinx_ila.sh'
INFO: [Common 17-206] Exiting Vivado at Wed Nov  6 22:17:59 2024...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/part.tcl -notrace
source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/procs.tcl -notrace
source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/manage_ip.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2455.297 ; gain = 159.992 ; free physical = 2926 ; free virtual = 41451
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/fifo_xilinx_ila.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/fifo_xilinx_ila.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top fifo_xilinx_ila -part xcu26-vsva1365-2LV-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu26'
INFO: [Device 21-403] Loading part xcu26-vsva1365-2LV-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 62787
INFO: [Synth 8-11241] undeclared symbol 'rddata_rst_i', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/xsdbm_v3_0_vl_rfs.v:2188]
INFO: [Synth 8-11241] undeclared symbol 'datard_overflow', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/xsdbm_v3_0_vl_rfs.v:2235]
INFO: [Synth 8-11241] undeclared symbol 'datard_underflow', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/xsdbm_v3_0_vl_rfs.v:2236]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/xsdbm_v3_0_vl_rfs.v:6379]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/xsdbm_v3_0_vl_rfs.v:6381]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/xsdbm_v3_0_vl_rfs.v:6412]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/xsdbm_v3_0_vl_rfs.v:6414]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/xsdbm_v3_0_vl_rfs.v:6447]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/xsdbm_v3_0_vl_rfs.v:6449]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/xsdbm_v3_0_vl_rfs.v:6554]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/xsdbm_v3_0_vl_rfs.v:6556]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/xsdbm_v3_0_vl_rfs.v:6589]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/xsdbm_v3_0_vl_rfs.v:6591]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/xsdbm_v3_0_vl_rfs.v:10347]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/xsdbm_v3_0_vl_rfs.v:10349]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/xsdbm_v3_0_vl_rfs.v:10380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/xsdbm_v3_0_vl_rfs.v:10382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/xsdbm_v3_0_vl_rfs.v:10413]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/xsdbm_v3_0_vl_rfs.v:10415]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:277]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:310]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:312]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:345]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:347]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:415]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:450]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/ila_v6_2_syn_rfs.v:4527]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/ila_v6_2_syn_rfs.v:4528]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/ila_v6_2_syn_rfs.v:4529]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/ila_v6_2_syn_rfs.v:4530]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/ila_v6_2_syn_rfs.v:4531]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/ila_v6_2_syn_rfs.v:4532]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/ila_v6_2_syn_rfs.v:4586]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/ila_v6_2_syn_rfs.v:4587]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/ila_v6_2_syn_rfs.v:4588]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/hdl/ila_v6_2_syn_rfs.v:5486]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3829.223 ; gain = 377.738 ; free physical = 1037 ; free virtual = 39659
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo_xilinx_ila' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/synth/fifo_xilinx_ila.v:48]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1971]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (0#1) [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1971]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1934]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1934]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132323]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132323]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132173]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132173]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132262]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (0#1) [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132262]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39148]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39148]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_13_ila' is unconnected for instance 'inst' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/synth/fifo_xilinx_ila.v:3219]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_13_ila' is unconnected for instance 'inst' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/synth/fifo_xilinx_ila.v:3219]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_13_ila' is unconnected for instance 'inst' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/synth/fifo_xilinx_ila.v:3219]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_13_ila' is unconnected for instance 'inst' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/synth/fifo_xilinx_ila.v:3219]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_13_ila' is unconnected for instance 'inst' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/synth/fifo_xilinx_ila.v:3219]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_13_ila' is unconnected for instance 'inst' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/synth/fifo_xilinx_ila.v:3219]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_13_ila' has 1033 connections declared, but only 1027 given [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/synth/fifo_xilinx_ila.v:3219]
INFO: [Synth 8-6155] done synthesizing module 'fifo_xilinx_ila' (0#1) [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/synth/fifo_xilinx_ila.v:48]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity fifo_xilinx_ila does not have driver. [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/synth/fifo_xilinx_ila.v:108]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[68] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[67] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[66] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[65] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[64] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[63] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[62] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[61] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[60] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[59] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[58] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[57] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[56] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[55] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[54] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[53] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[52] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[51] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[50] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[49] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[48] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[47] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[46] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[45] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[44] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[43] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[42] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[41] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[40] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[39] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[38] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[37] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[36] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[35] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[34] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[33] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[32] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[31] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[30] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[29] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[28] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[27] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[26] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[25] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[24] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[23] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[22] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[21] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[20] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[19] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[18] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[17] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[16] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[15] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[14] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[13] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[12] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[11] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[10] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[9] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[8] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[7] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[6] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[5] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[4] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[3] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[2] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[1] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[0] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[35] in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[34] in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[33] in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[32] in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[31] in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[30] in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[29] in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[28] in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[27] in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[26] in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[25] in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[24] in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[23] in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[22] in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[21] in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[20] in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[19] in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[18] in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 4228.512 ; gain = 777.027 ; free physical = 797 ; free virtual = 39373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 4228.512 ; gain = 777.027 ; free physical = 796 ; free virtual = 39372
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 4228.512 ; gain = 777.027 ; free physical = 796 ; free virtual = 39372
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4228.512 ; gain = 0.000 ; free physical = 809 ; free virtual = 39390
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/fifo_xilinx_ila_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4292.543 ; gain = 0.000 ; free physical = 723 ; free virtual = 39296
Finished Parsing XDC File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/fifo_xilinx_ila_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/ila_v6_2/constraints/ila.xdc] for cell 'inst'
Finished Parsing XDC File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/ila_v6_2/constraints/ila.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4292.543 ; gain = 0.000 ; free physical = 723 ; free virtual = 39297
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 86 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 76 instances
  CFGLUT5 => SRLC32E: 10 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4292.543 ; gain = 0.000 ; free physical = 694 ; free virtual = 39266
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 4292.543 ; gain = 841.059 ; free physical = 748 ; free virtual = 39310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu26-vsva1365-2LV-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 4292.543 ; gain = 841.059 ; free physical = 748 ; free virtual = 39310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 4292.543 ; gain = 841.059 ; free physical = 718 ; free virtual = 39274
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_0_generic_memrd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_0_generic_memrd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 4292.543 ; gain = 841.059 ; free physical = 748 ; free virtual = 39310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1320 (col length:264)
BRAMs: 4224 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 4292.543 ; gain = 841.059 ; free physical = 549 ; free virtual = 39228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 4292.543 ; gain = 841.059 ; free physical = 339 ; free virtual = 39069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 4292.543 ; gain = 841.059 ; free physical = 360 ; free virtual = 39098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 4292.543 ; gain = 841.059 ; free physical = 356 ; free virtual = 39094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 4292.543 ; gain = 841.059 ; free physical = 333 ; free virtual = 39085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 4292.543 ; gain = 841.059 ; free physical = 333 ; free virtual = 39085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 4292.543 ; gain = 841.059 ; free physical = 333 ; free virtual = 39084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 4292.543 ; gain = 841.059 ; free physical = 333 ; free virtual = 39084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 4292.543 ; gain = 841.059 ; free physical = 333 ; free virtual = 39084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 4292.543 ; gain = 841.059 ; free physical = 333 ; free virtual = 39084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    29|
|2     |CFGLUT5  |    86|
|3     |LUT1     |    33|
|4     |LUT2     |    94|
|5     |LUT3     |   102|
|6     |LUT4     |   121|
|7     |LUT5     |   115|
|8     |LUT6     |   482|
|9     |MUXF7    |     3|
|10    |RAMB36E2 |     2|
|11    |SRL16E   |    72|
|12    |SRLC16E  |     2|
|13    |SRLC32E  |    17|
|14    |FDRE     |  1706|
|15    |FDSE     |    10|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 4292.543 ; gain = 841.059 ; free physical = 333 ; free virtual = 39084
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2850 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 4292.543 ; gain = 777.027 ; free physical = 333 ; free virtual = 39084
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 4292.543 ; gain = 841.059 ; free physical = 333 ; free virtual = 39084
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4292.543 ; gain = 0.000 ; free physical = 611 ; free virtual = 39363
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/fifo_xilinx_ila_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/fifo_xilinx_ila_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/ila_v6_2/constraints/ila_impl.xdc] for cell 'inst'
Finished Parsing XDC File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/ila_v6_2/constraints/ila_impl.xdc] for cell 'inst'
Parsing XDC File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/ila_v6_2/constraints/ila.xdc] for cell 'inst'
Finished Parsing XDC File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/ila_v6_2/constraints/ila.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4338.758 ; gain = 0.000 ; free physical = 624 ; free virtual = 39355
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 103 instances were transformed.
  (CARRY4) => CARRY8: 17 instances
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 76 instances
  CFGLUT5 => SRLC32E: 10 instances

Synth Design complete | Checksum: 538f30f6
INFO: [Common 17-83] Releasing license: Synthesis
197 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 4338.758 ; gain = 1790.750 ; free physical = 624 ; free virtual = 39355
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4093.690; main = 3814.781; forked = 429.222
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5267.391; main = 4338.762; forked = 974.844
INFO: [Coretcl 2-1174] Renamed 136 cell refs.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/fifo_xilinx_ila.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:01:29 ; elapsed = 00:01:32 . Memory (MB): peak = 4517.547 ; gain = 1977.547 ; free physical = 595 ; free virtual = 39330
INFO: [Common 17-2834] synth_ip peak Physical Memory [PSS] (MB): overall = 4093.690; main = 3841.609; forked = 429.222
INFO: [Common 17-2834] synth_ip peak Virtual Memory [VSS] (MB): overall = 5267.391; main = 4437.512; forked = 974.844
INFO: [Common 17-206] Exiting Vivado at Wed Nov  6 22:19:53 2024...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/part.tcl -notrace
source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/procs.tcl -notrace
source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/manage_ip.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2455.520 ; gain = 158.023 ; free physical = 2729 ; free virtual = 41221
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [Device 21-403] Loading part xcu26-vsva1365-2LV-e
xit::source_ipfile: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 4145.637 ; gain = 1523.613 ; free physical = 1203 ; free virtual = 39623
xit::source_ipfile: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 4145.637 ; gain = 1523.613 ; free physical = 1203 ; free virtual = 39623
xit::source_ipfile: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 4145.637 ; gain = 1523.613 ; free physical = 1203 ; free virtual = 39623
xit::source_ipfile: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 4145.637 ; gain = 1564.004 ; free physical = 1203 ; free virtual = 39623
INFO: [xilinx.com:ip:vitis_net_p4:1.3-0] sdnet_0: Running P4 compiler
INFO: [xilinx.com:ip:vitis_net_p4:1.3-0] sdnet_0: Running P4 compiler
create_ip: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4145.672 ; gain = 1690.152 ; free physical = 1181 ; free virtual = 39587
INFO: [xilinx.com:ip:vitis_net_p4:1.3-0] sdnet_0: Running P4 compiler
INFO: [Common 17-206] Exiting Vivado at Wed Nov  6 22:20:27 2024...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/part.tcl -notrace
source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/procs.tcl -notrace
source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/manage_ip.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2454.824 ; gain = 159.992 ; free physical = 2860 ; free virtual = 41245
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
INFO: [Common 17-206] Exiting Vivado at Wed Nov  6 22:20:47 2024...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/part.tcl -notrace
source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/procs.tcl -notrace
source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/manage_ip.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2455.457 ; gain = 160.992 ; free physical = 2932 ; free virtual = 41327
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sdnet_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sdnet_0'...
WARNING: [IP_Flow 19-650] IP license key 'hcam_base@2023.04' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'hcam_base@2023.04' is enabled with a Hardware_Evaluation license.
INFO: [Device 21-403] Loading part xcu26-vsva1365-2LV-e
xit::source_ipfile: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 4145.574 ; gain = 1523.613 ; free physical = 1221 ; free virtual = 39592
xit::source_ipfile: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 4145.574 ; gain = 1523.613 ; free physical = 1221 ; free virtual = 39592
xit::source_ipfile: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 4145.574 ; gain = 1523.613 ; free physical = 1221 ; free virtual = 39592
xit::source_ipfile: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 4145.574 ; gain = 1564.004 ; free physical = 1221 ; free virtual = 39592
INFO: [xilinx.com:ip:vitis_net_p4:1.3-0] sdnet_0: Running P4 compiler
WARNING: [xilinx.com:ip:vitis_net_p4:1.3-0] sdnet_0: License 'hcam_base@2023.04' detected as EVALUATION license. Any bitstream generated using this license will be disabled after a period of 48 hours.
WARNING: [xilinx.com:ip:vitis_net_p4:1.3-0] sdnet_0: License 'sdnet_p4@2023.04' detected as EVALUATION license. Any bitstream generated using this license will be disabled after a period of 48 hours.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sdnet_0'...
WARNING: [IP_Flow 19-650] IP license key 'hcam_base@2023.04' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'hcam_base@2023.04' is enabled with a Hardware_Evaluation license.
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'sdnet_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'sdnet_0'...
INFO: [xilinx.com:ip:vitis_net_p4:1.3-0] sdnet_0: Running P4 compiler
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sdnet_0'...
generate_target: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 4145.609 ; gain = 1602.488 ; free physical = 1206 ; free virtual = 39602
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [Vivado 12-12523] Detected 'SystemC/CPP/C' sources in the compile order, system simulation of the design will be performed.
INFO: [exportsim-Tcl-26] Using GCC executables from '/tools/Xilinx/Vivado/2023.1/tps/lnx64/gcc-9.3.0/bin'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-74] Using GCC version '9.3.0'
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/tools/Xilinx/Vivado/2023.1/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/sdnet_0.sh'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/vitis_net_p4.svg'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/core.p4'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/xsa.p4'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/fiveTuple.p4'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/fiveTuple_tinycam.p4'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/cli_commands.txt'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/traffic_in.user'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/forward.p4'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/forward_tinycam.p4'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/cli_commands.txt'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/traffic_in.user'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/echo.p4'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/cli_commands.txt'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/traffic_in.user'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/traffic_in.meta'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/default.p4'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/cli_commands.txt'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/traffic_in.user'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/calculator.p4'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/cli_commands.txt'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/traffic_in.user'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/advanced_calculator.p4'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/cli_commands.txt'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/traffic_in.user'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/advan_calc_user_externs.so'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/main.json'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/libcam.so'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/cam.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/tcam.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/stcam.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/sstcam.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/bcam.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/vbcam.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/bf.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/ccamp.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/ccam.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/cbcam.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/cstcam.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/cam_dpi.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/cam_util.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/Makefile'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/README.txt'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/cam.mdd'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/sdnet_0_defs.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/vitisnetp4_table.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/vitisnetp4_target.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/vitisnetp4_target_mgmt.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/bcam.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/cam.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/stcam.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/tcam.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/bf.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/cam_top.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/tiny_cam.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/cam_priv.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/counter_extern.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/vitisnetp4_common.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/xilinx_vitisnetp4_drivers.mak'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/Makefile'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/x86.mak'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xsim/vitisnetp4.mdd'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Siemens ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/sdnet_0.sh'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/vitis_net_p4.svg'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/core.p4'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/xsa.p4'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/fiveTuple.p4'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/fiveTuple_tinycam.p4'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/cli_commands.txt'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/traffic_in.user'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/forward.p4'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/forward_tinycam.p4'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/cli_commands.txt'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/traffic_in.user'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/echo.p4'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/cli_commands.txt'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/traffic_in.user'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/traffic_in.meta'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/default.p4'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/cli_commands.txt'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/traffic_in.user'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/calculator.p4'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/cli_commands.txt'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/traffic_in.user'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/advanced_calculator.p4'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/cli_commands.txt'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/traffic_in.user'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/advan_calc_user_externs.so'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/main.json'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/libcam.so'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/cam.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/tcam.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/stcam.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/sstcam.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/bcam.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/vbcam.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/bf.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/ccamp.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/ccam.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/cbcam.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/cstcam.h'
INFO: [SIM-utils-43] Exported '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/modelsim/cam_dpi.h'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Siemens Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/questa/sdnet_0.sh'
INFO: [exportsim-Tcl-5] Generating 3-step script for 'xcelium'. To create a single-step script, use the -single_step switch.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-75] The Xcelium GNU executables could not be located. Please check if the simulator is installed correctly.
INFO: [exportsim-Tcl-76] Simulator systemC library path set to './tools/systemc/lib/64bit/gnu'
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/xcelium/sdnet_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-75] The VCS GNU executables could not be located. Please check if the simulator is installed correctly.
INFO: [exportsim-Tcl-76] Simulator systemC library path set to ''
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-29] Script generated: '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/vcs/sdnet_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/riviera/sdnet_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.cache/compile_simlib/activehdl'
INFO: [exportsim-Tcl-29] Script generated: '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/.ip_user_files/sim_scripts/sdnet_0/activehdl/sdnet_0.sh'
INFO: [Common 17-206] Exiting Vivado at Wed Nov  6 22:21:34 2024...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/part.tcl -notrace
source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/procs.tcl -notrace
source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/manage_ip.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2455.395 ; gain = 158.023 ; free physical = 2875 ; free virtual = 41281
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top sdnet_0 -part xcu26-vsva1365-2LV-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu26'
INFO: [Device 21-403] Loading part xcu26-vsva1365-2LV-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 63524
INFO: [Synth 8-11241] undeclared symbol 'hash_out_strobe', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/hdl/cam_v2_5_rfs.sv:34802]
INFO: [Synth 8-11241] undeclared symbol 'ecc_dbiterr', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/hdl/cam_v2_5_rfs.sv:39265]
INFO: [Synth 8-11241] undeclared symbol 'arb_request_strobe', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/hdl/cam_v2_5_rfs.sv:40583]
INFO: [Synth 8-11241] undeclared symbol 'cpu_req_ack_comp', assumed default net type 'wire' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/hdl/cam_v2_5_rfs.sv:47321]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3827.391 ; gain = 374.770 ; free physical = 1194 ; free virtual = 39610
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sdnet_0' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/src/verilog/sdnet_0.sv:52]
INFO: [Synth 8-6157] synthesizing module 'RAM64X1S' [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:124279]
INFO: [Synth 8-6155] done synthesizing module 'RAM64X1S' (0#1) [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:124279]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2151]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1885]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1885]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1885]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1885]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst__parameterized0' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2151]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async__parameterized0' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2151]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized2' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized1' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1885]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1885]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized3' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized2' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1885]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1885]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized4' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized8' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized8' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized9' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized9' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized10' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized10' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2151]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async__parameterized1' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2151]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized2' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2151]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async__parameterized2' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2151]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized3' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2151]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async__parameterized3' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2151]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized4' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2151]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8550]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8550]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized0' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized1' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized0' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized5' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized11' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized11' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized6' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized6' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized5' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized6' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized7' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized7' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized6' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized2' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized7' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized8' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized8' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized7' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized3' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized8' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized9' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized9' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized8' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized4' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized9' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized10' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized10' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized9' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6155] done synthesizing module 'sdnet_0' (0#1) [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/src/verilog/sdnet_0.sv:52]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-7129] Port s_axis_aclk in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_aresetn in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[drop] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][63] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][62] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][61] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][60] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][59] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][58] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][57] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][56] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][55] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][54] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][53] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][52] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][51] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][50] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][49] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][48] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][47] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][46] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][45] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][44] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][43] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][42] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][41] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][40] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][39] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][38] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][37] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][36] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][35] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][34] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][33] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][32] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][31] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][30] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][29] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][28] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][27] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][26] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][25] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][24] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][23] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][22] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][21] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][20] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][19] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][18] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][17] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][16] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][15] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][14] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][13] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][12] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][11] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][10] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][9] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][8] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][7] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][6] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][5] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][4] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][3] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][2] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][1] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[ingress_timestamp][0] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[parsed_bytes][15] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[parsed_bytes][14] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[parsed_bytes][13] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[parsed_bytes][12] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[parsed_bytes][11] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[parsed_bytes][10] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[parsed_bytes][9] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[parsed_bytes][8] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[parsed_bytes][7] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[parsed_bytes][6] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[parsed_bytes][5] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[parsed_bytes][4] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[parsed_bytes][3] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[parsed_bytes][2] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[parsed_bytes][1] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[parsed_bytes][0] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[parser_error][2] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[parser_error][1] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_metadata_in[parser_error][0] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_extracted] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_isvalid] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][15] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][14] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][13] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][12] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][11] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][10] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][9] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][8] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][7] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][6] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][5] in module sdnet_0_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][4] in module sdnet_0_deparser_engine is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 4029.172 ; gain = 576.551 ; free physical = 905 ; free virtual = 39330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 4044.016 ; gain = 591.395 ; free physical = 902 ; free virtual = 39326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 4044.016 ; gain = 591.395 ; free physical = 902 ; free virtual = 39326
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4054.984 ; gain = 0.000 ; free physical = 902 ; free virtual = 39324
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4299.516 ; gain = 26.781 ; free physical = 540 ; free virtual = 39036
Finished Parsing XDC File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_synth.xdc] for cell 'inst'
Finished Parsing XDC File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_synth.xdc] for cell 'inst'
Parsing XDC File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_impl.xdc] for cell 'inst'
Finished Parsing XDC File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_impl.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_impl.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sdnet_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sdnet_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sdnet_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sdnet_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sdnet_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sdnet_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sdnet_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sdnet_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sdnet_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sdnet_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sdnet_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sdnet_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 82 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4300.516 ; gain = 0.000 ; free physical = 449 ; free virtual = 38961
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.53 . Memory (MB): peak = 4315.359 ; gain = 14.844 ; free physical = 436 ; free virtual = 38948
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 4315.359 ; gain = 862.738 ; free physical = 481 ; free virtual = 38954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu26-vsva1365-2LV-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 4315.359 ; gain = 862.738 ; free physical = 481 ; free virtual = 38954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property BLOCK_SYNTH.STRATEGY = PERFORMANCE_OPTIMIZED for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/CUCKOO. (constraint file  /home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_synth.xdc, line 58).
Applied set_property BLOCK_SYNTH.STRATEGY = PERFORMANCE_OPTIMIZED for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/\WRITE_READ_ORDER_ENABLED.wr_rd_order_fifo /\ASYNC_FIFO.xpm_fifo_async_inst . (constraint file  /home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_synth.xdc, line 58).
Applied set_property BLOCK_SYNTH.STRATEGY = PERFORMANCE_OPTIMIZED for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_addr_fifo/\ASYNC_FIFO.xpm_fifo_async_inst . (constraint file  /home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_synth.xdc, line 58).
Applied set_property BLOCK_SYNTH.STRATEGY = PERFORMANCE_OPTIMIZED for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_ot_fifo/\ASYNC_FIFO.xpm_fifo_async_inst . (constraint file  /home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_synth.xdc, line 58).
Applied set_property BLOCK_SYNTH.STRATEGY = PERFORMANCE_OPTIMIZED for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_resp_fifo/\ASYNC_FIFO.xpm_fifo_async_inst . (constraint file  /home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_synth.xdc, line 58).
Applied set_property BLOCK_SYNTH.STRATEGY = PERFORMANCE_OPTIMIZED for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_addr_fifo/\ASYNC_FIFO.xpm_fifo_async_inst . (constraint file  /home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_synth.xdc, line 58).
Applied set_property BLOCK_SYNTH.STRATEGY = PERFORMANCE_OPTIMIZED for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_data_fifo/\ASYNC_FIFO.xpm_fifo_async_inst . (constraint file  /home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_synth.xdc, line 58).
Applied set_property BLOCK_SYNTH.STRATEGY = PERFORMANCE_OPTIMIZED for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_ot_fifo/\ASYNC_FIFO.xpm_fifo_async_inst . (constraint file  /home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_synth.xdc, line 58).
Applied set_property BLOCK_SYNTH.STRATEGY = PERFORMANCE_OPTIMIZED for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_resp_fifo/\ASYNC_FIFO.xpm_fifo_async_inst . (constraint file  /home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_synth.xdc, line 58).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/RST_K. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/\WRITE_READ_ORDER_ENABLED.wr_rd_order_fifo /\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/\WRITE_READ_ORDER_ENABLED.wr_rd_order_fifo /\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/\WRITE_READ_ORDER_ENABLED.wr_rd_order_fifo /\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/\WRITE_READ_ORDER_ENABLED.wr_rd_order_fifo /\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_addr_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_data_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_resp_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_ot_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_addr_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_resp_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_ot_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_addr_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_data_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_resp_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_ot_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_addr_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_resp_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_ot_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_addr_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_data_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_resp_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_ot_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_addr_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_resp_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_ot_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_addr_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_data_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_resp_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_ot_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_addr_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_resp_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_ot_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/\WRITE_READ_ORDER_ENABLED.wr_rd_order_fifo /\ASYNC_FIFO.xpm_cdc_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_addr_fifo/\ASYNC_FIFO.xpm_cdc_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_data_fifo/\ASYNC_FIFO.xpm_cdc_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_resp_fifo/\ASYNC_FIFO.xpm_cdc_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_ot_fifo/\ASYNC_FIFO.xpm_cdc_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_addr_fifo/\ASYNC_FIFO.xpm_cdc_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_resp_fifo/\ASYNC_FIFO.xpm_cdc_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_ot_fifo/\ASYNC_FIFO.xpm_cdc_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/\BUSY_CDC_ENABLED.xpm_cdc_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/\CDC_ENABLED.xpm_cdc_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/rst_done_cdc_key2axi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cdc_rst_busy_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/\WRITE_READ_ORDER_ENABLED.wr_rd_order_fifo /\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_addr_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_data_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_resp_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_ot_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_addr_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_resp_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_ot_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/\WRITE_READ_ORDER_ENABLED.wr_rd_order_fifo /\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_addr_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_data_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_resp_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_ot_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_addr_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_resp_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_ot_fifo/\ASYNC_FIFO.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/\WRITE_READ_ORDER_ENABLED.wr_rd_order_fifo /\ASYNC_FIFO.xpm_fifo_async_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_addr_fifo/\ASYNC_FIFO.xpm_fifo_async_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_ot_fifo/\ASYNC_FIFO.xpm_fifo_async_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_resp_fifo/\ASYNC_FIFO.xpm_fifo_async_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_addr_fifo/\ASYNC_FIFO.xpm_fifo_async_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_data_fifo/\ASYNC_FIFO.xpm_fifo_async_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_ot_fifo/\ASYNC_FIFO.xpm_fifo_async_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_resp_fifo/\ASYNC_FIFO.xpm_fifo_async_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/\TagFifo.TAG . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/pipe0_passthrough_0_to_32_inst/\fifo_mode.inst /\gen_depth18plus.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/pipe3_tapin_1_to_32_inst/\fifo_mode.inst /\gen_depth18plus.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/pipe6_tapin_0_to_27_inst/\fifo_mode.inst /\gen_depth18plus.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/pipe8_sandwich_1_to_27_inst/\fifo_mode.inst /\gen_depth18plus.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/sync_fifos_inst/stage1_pkt_fifo/xpm_fifo_sync_wrap_inst/\gen_depth18plus.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/C/A/\C[0].M[0].CL.C /\R[0].M.R /R/\KM[0].SDPRAM.R . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/C/A/\C[0].M[0].CL.C /\R[1].M.R /R/\KM[0].SDPRAM.R . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/C/A/\C[0].M[0].CL.C /\R[2].M.R /R/\KM[0].SDPRAM.R . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/C/A/\C[0].M[0].CL.C /\R[3].M.R /R/\KM[0].SDPRAM.R . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/C/A/\C[0].M[1].CL.C /\R[0].M.R /R/\KM[0].SDPRAM.R . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/C/A/\C[0].M[1].CL.C /\R[1].M.R /R/\KM[0].SDPRAM.R . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/C/A/\C[0].M[1].CL.C /\R[2].M.R /R/\KM[0].SDPRAM.R . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 4315.359 ; gain = 862.738 ; free physical = 470 ; free virtual = 38954
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cam_v2_5_0_ecc_scrub'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__4'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__4'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized3__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__5'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__5'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized3__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__6'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__6'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__7'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__7'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
           CHK_ADDR_LO32 |                             0001 |                             0001
           CHK_DATA_LO32 |                             0010 |                             0010
            RD_ADDR_LO32 |                             0011 |                             0011
            RD_DATA_LO32 |                             0100 |                             0100
            RD_ADDR_HI32 |                             0101 |                             0101
            RD_DATA_HI32 |                             0110 |                             0110
                    WR64 |                             0111 |                             0111
               WR64_DONE |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cam_v2_5_0_ecc_scrub'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                             0001 |                               00
                 RRST_IN |                             0010 |                               10
                RRST_OUT |                             0100 |                               11
               RRST_EXIT |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                             0001 |                               00
                 RRST_IN |                             0010 |                               10
                RRST_OUT |                             0100 |                               11
               RRST_EXIT |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized1__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__3'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                             0001 |                               00
                 RRST_IN |                             0010 |                               10
                RRST_OUT |                             0100 |                               11
               RRST_EXIT |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__4'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                             0001 |                               00
                 RRST_IN |                             0010 |                               10
                RRST_OUT |                             0100 |                               11
               RRST_EXIT |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized3__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__5'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                             0001 |                               00
                 RRST_IN |                             0010 |                               10
                RRST_OUT |                             0100 |                               11
               RRST_EXIT |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized3__xdcDup__2'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__6'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                             0001 |                               00
                 RRST_IN |                             0010 |                               10
                RRST_OUT |                             0100 |                               11
               RRST_EXIT |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__7'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                             0001 |                               00
                 RRST_IN |                             0010 |                               10
                RRST_OUT |                             0100 |                               11
               RRST_EXIT |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized4'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                             0001 |                               00
                 RRST_IN |                             0010 |                               10
                RRST_OUT |                             0100 |                               11
               RRST_EXIT |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized3'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "xpm_memory_base__parameterized5:/gen_wr_a.gen_word_narrow.mem_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 4315.359 ; gain = 862.738 ; free physical = 477 ; free virtual = 38951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1320 (col length:264)
BRAMs: 4224 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 4315.359 ; gain = 862.738 ; free physical = 727 ; free virtual = 39168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'RST_K/src_arst' to pin 'resetn_i_reg/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 4315.359 ; gain = 862.738 ; free physical = 700 ; free virtual = 39139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 4362.809 ; gain = 910.188 ; free physical = 563 ; free virtual = 39048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7046] Forward retiming register inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/C/A/C[0].M[1].CL.C/R[2].M.R/BIN.M/Addr_dly/Reg4.s_reg[0][23] for SRL
INFO: [Synth 8-7046] Forward retiming register inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/C/A/C[0].M[1].CL.C/R[2].M.R/BIN.M/Addr_dly/Reg4.s_reg[0][21] for SRL
INFO: [Synth 8-7046] Forward retiming register inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/C/A/C[0].M[1].CL.C/R[2].M.R/BIN.M/Addr_dly/Reg4.s_reg[0][20] for SRL
INFO: [Synth 8-7046] Forward retiming register inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/C/A/C[0].M[1].CL.C/R[2].M.R/BIN.M/Addr_dly/Reg4.s_reg[0][19] for SRL
INFO: [Synth 8-7046] Forward retiming register inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/C/A/C[0].M[1].CL.C/R[2].M.R/BIN.M/Addr_dly/Reg4.s_reg[0][18] for SRL
INFO: [Synth 8-7046] Forward retiming register inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/C/A/C[0].M[1].CL.C/R[2].M.R/BIN.M/Addr_dly/Reg4.s_reg[0][17] for SRL
INFO: [Synth 8-7046] Forward retiming register inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/C/A/C[0].M[1].CL.C/R[2].M.R/BIN.M/Addr_dly/Reg4.s_reg[0][7] for SRL
INFO: [Synth 8-7046] Forward retiming register inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/C/A/C[0].M[1].CL.C/R[2].M.R/BIN.M/Addr_dly/Reg4.s_reg[0][6] for SRL
INFO: [Synth 8-7046] Forward retiming register inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/C/A/C[0].M[1].CL.C/R[2].M.R/BIN.M/Addr_dly/Reg4.s_reg[0][5] for SRL
INFO: [Synth 8-7046] Forward retiming register inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/C/A/C[0].M[1].CL.C/R[2].M.R/BIN.M/Addr_dly/Reg4.s_reg[0][4] for SRL
INFO: [Synth 8-7046] Forward retiming register inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/C/A/C[0].M[1].CL.C/R[2].M.R/BIN.M/Addr_dly/Reg4.s_reg[0][3] for SRL
INFO: [Synth 8-7046] Forward retiming register inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/C/A/C[0].M[1].CL.C/R[2].M.R/BIN.M/Addr_dly/Reg4.s_reg[0][2] for SRL
INFO: [Synth 8-7046] Forward retiming register inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/C/A/C[0].M[1].CL.C/R[2].M.R/BIN.M/Addr_dly/Reg4.s_reg[0][1] for SRL
INFO: [Synth 8-7046] Forward retiming register inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/C/A/C[0].M[1].CL.C/R[2].M.R/BIN.M/Addr_dly/Reg4.s_reg[0][0] for SRL
INFO: [Synth 8-7046] Forward retiming register inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/C/A/C[0].M[1].CL.C/R[2].M.R/BIN.M/Addr_dly/Reg4.s_reg[0][25] for SRL
INFO: [Synth 8-7046] Forward retiming register inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/C/A/C[0].M[1].CL.C/R[2].M.R/BIN.M/Addr_dly/Reg4.s_reg[0][24] for SRL
INFO: [Synth 8-7046] Forward retiming register inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/C/A/C[0].M[1].CL.C/R[2].M.R/BIN.M/Addr_dly/Reg4.s_reg[0][22] for SRL
INFO: [Synth 8-7052] The timing for the instance inst/sync_fifos_inst/m_axis_tkeep_i_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/sync_fifos_inst/m_axis_tkeep_i_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 4370.816 ; gain = 918.195 ; free physical = 641 ; free virtual = 39045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/sync_fifos_inst/m_axis_tkeep_i_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/sync_fifos_inst/m_axis_tkeep_i_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:aging_threshold[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:aging_threshold[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:aging_threshold[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:aging_threshold[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:vld_in_tn1 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:rd_cuckoo_addr_t1 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:prio_in[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:prio_in[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:prio_in[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:data_in_t1[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:addr_in_t1[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:addr_in_t1[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:addr_in_t1[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:addr_in_t1[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:addr_in_t1[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:addr_in_t1[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:addr_in_t1[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:addr_in_t1[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:addr_in_t1[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:addr_in_t1[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:addr_in_t1[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:addr_in_t1[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:addr_in_t1[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:addr_in_t1[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:addr_in_t1[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:addr_in_t1[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:addr_in_t1[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:addr_in_t1[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:addr_in_t1[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:addr_in_t1[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:addr_in_t1[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:addr_in_t1[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:addr_in_t1[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:addr_in_t1[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:addr_in_t1[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:maskid_in_t1[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:maskid_in_t1[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:maskid_in_t1[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:maskid_in_t1[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[47] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[46] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[45] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[44] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[43] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[42] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[41] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[40] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[39] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[38] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[37] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CUCKOO:mask_in_t1[18] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:46 ; elapsed = 00:01:47 . Memory (MB): peak = 4370.816 ; gain = 918.195 ; free physical = 628 ; free virtual = 39035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 4370.816 ; gain = 918.195 ; free physical = 629 ; free virtual = 39036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:50 ; elapsed = 00:01:52 . Memory (MB): peak = 4370.816 ; gain = 918.195 ; free physical = 664 ; free virtual = 39061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:50 ; elapsed = 00:01:52 . Memory (MB): peak = 4370.816 ; gain = 918.195 ; free physical = 664 ; free virtual = 39061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:51 ; elapsed = 00:01:53 . Memory (MB): peak = 4370.816 ; gain = 918.195 ; free physical = 663 ; free virtual = 39061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:51 ; elapsed = 00:01:53 . Memory (MB): peak = 4370.816 ; gain = 918.195 ; free physical = 663 ; free virtual = 39061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |     9|
|2     |LUT1     |   158|
|3     |LUT2     |  1363|
|4     |LUT3     |  1415|
|5     |LUT4     |   845|
|6     |LUT5     |   874|
|7     |LUT6     |  1825|
|8     |RAM16X1D |     3|
|9     |RAM16X1S |   399|
|10    |RAM32M   |     3|
|11    |RAM32M16 |    18|
|12    |RAM32X1D |     1|
|13    |RAM64M   |     2|
|14    |RAM64M8  |    74|
|15    |RAM64X1S |     1|
|16    |RAMB36E2 |     8|
|18    |SRL16E   |   806|
|19    |FDCE     |     4|
|20    |FDRE     | 12122|
|21    |FDSE     |   622|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:51 ; elapsed = 00:01:53 . Memory (MB): peak = 4370.816 ; gain = 918.195 ; free physical = 663 ; free virtual = 39061
---------------------------------------------------------------------------------

Report Applied BLOCK_SYNTH Properties: 
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
|Inst ID |Instance Name                                                                                                                                                                          |Applied BLOCK_SYNTH Properties    |
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
|1       |inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/CUCKOO                                                                                                      |"STRATEGY PERFORMANCE_OPTIMIZED"  |
|2       |inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/WRITE_READ_ORDER_ENABLED.wr_rd_order_fifo/ASYNC_FIFO.xpm_fifo_async_inst |"STRATEGY PERFORMANCE_OPTIMIZED"  |
|3       |inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_addr_fifo/ASYNC_FIFO.xpm_fifo_async_inst                              |"STRATEGY PERFORMANCE_OPTIMIZED"  |
|4       |inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_ot_fifo/ASYNC_FIFO.xpm_fifo_async_inst                                |"STRATEGY PERFORMANCE_OPTIMIZED"  |
|5       |inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_resp_fifo/ASYNC_FIFO.xpm_fifo_async_inst                              |"STRATEGY PERFORMANCE_OPTIMIZED"  |
|6       |inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_addr_fifo/ASYNC_FIFO.xpm_fifo_async_inst                              |"STRATEGY PERFORMANCE_OPTIMIZED"  |
|7       |inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_data_fifo/ASYNC_FIFO.xpm_fifo_async_inst                              |"STRATEGY PERFORMANCE_OPTIMIZED"  |
|8       |inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_ot_fifo/ASYNC_FIFO.xpm_fifo_async_inst                                |"STRATEGY PERFORMANCE_OPTIMIZED"  |
|9       |inst/match_action_engine_inst/table4_MatchActionImpl_forward_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_resp_fifo/ASYNC_FIFO.xpm_fifo_async_inst                              |"STRATEGY PERFORMANCE_OPTIMIZED"  |
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+

Report BLOCK_SYNTH Property Instance Level Cell Usage: 
+------+---------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|      |Cell     |Inst ID: 1 |Inst ID: 2 |Inst ID: 3 |Inst ID: 4 |Inst ID: 5 |Inst ID: 6 |Inst ID: 7 |Inst ID: 8 |Inst ID: 9 |
+------+---------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|1     |FDRE     |         15|        227|        189|        165|        229|        189|        227|        165|        165|
|2     |RAM64M   |          0|          1|          0|          0|          0|          0|          0|          0|          0|
|3     |LUT6     |          1|         38|         19|         19|         19|         19|         19|         19|         19|
|4     |LUT5     |          2|         35|         21|         21|         21|         21|         21|         21|         21|
|5     |LUT4     |          3|         21|         20|         21|         20|         20|         20|         21|         21|
|6     |LUT3     |          2|         11|         14|         14|         14|         14|         14|         14|         14|
|7     |LUT2     |          2|         38|         27|         27|         27|         27|         27|         27|         27|
|8     |FDSE     |          1|          8|          8|          8|          8|          8|          8|          8|          8|
|9     |LUT1     |          1|          6|          7|          7|          7|          7|          7|          7|          7|
|10    |RAM32M16 |          0|          0|          1|          0|          2|          1|          2|          0|          0|
|11    |RAM32M   |          0|          0|          0|          0|          1|          0|          1|          0|          0|
|12    |RAM16X1D |          0|          0|          0|          1|          0|          0|          0|          1|          1|
+------+---------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
NOTE: Inst IDs in this report represent instances and are taken from the Report Applied BLOCK_SYNTH Properties.

Synthesis finished with 0 errors, 0 critical warnings and 264 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 4370.816 ; gain = 646.852 ; free physical = 663 ; free virtual = 39061
Synthesis Optimization Complete : Time (s): cpu = 00:01:51 ; elapsed = 00:01:53 . Memory (MB): peak = 4370.824 ; gain = 918.195 ; free physical = 663 ; free virtual = 39061
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4376.754 ; gain = 0.000 ; free physical = 948 ; free virtual = 39346
INFO: [Netlist 29-17] Analyzing 510 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4459.332 ; gain = 24.781 ; free physical = 851 ; free virtual = 39333
Finished Parsing XDC File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_synth.xdc] for cell 'inst'
Finished Parsing XDC File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_synth.xdc] for cell 'inst'
Parsing XDC File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_impl.xdc] for cell 'inst'
Finished Parsing XDC File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_impl.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/sync_fifos_inst/m_axis_tkeep_i_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4459.332 ; gain = 0.000 ; free physical = 853 ; free virtual = 39330
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 501 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM16X1S => RAM32X1S (RAMS32): 399 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 18 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM64M => RAM64M (RAMD64E(x4)): 2 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 74 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instance 

Synth Design complete | Checksum: f19e0314
INFO: [Common 17-83] Releasing license: Synthesis
278 Infos, 226 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:11 ; elapsed = 00:02:10 . Memory (MB): peak = 4459.332 ; gain = 1916.273 ; free physical = 862 ; free virtual = 39340
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4163.380; main = 3914.498; forked = 428.808
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5345.660; main = 4459.336; forked = 974.840
INFO: [Coretcl 2-1174] Renamed 652 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:02:22 ; elapsed = 00:02:21 . Memory (MB): peak = 4539.371 ; gain = 1996.312 ; free physical = 889 ; free virtual = 39389
INFO: [Common 17-2834] synth_ip peak Physical Memory [PSS] (MB): overall = 4163.380; main = 3926.084; forked = 428.808
INFO: [Common 17-2834] synth_ip peak Virtual Memory [VSS] (MB): overall = 5345.660; main = 4523.367; forked = 974.840
INFO: [Common 17-206] Exiting Vivado at Wed Nov  6 22:24:14 2024...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/part.tcl -notrace
source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/procs.tcl -notrace
source /home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/vivado/build_ooc.tcl -notrace
Initializing design...
INFO: [Coretcl 2-1500] The part has been set to 'xcu26-vsva1365-2LV-e' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
set_part: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2479.234 ; gain = 184.805 ; free physical = 2776 ; free virtual = 41321
WARNING: [Vivado 12-13650] The IP file '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila/fifo_xilinx_ila.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/smartnic/common/fifo/xilinx_ip/fifo_xilinx_ila'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Executing synth_design...
Command: synth_design -top smartnic_322mhz_app -mode out_of_context -flatten_hierarchy rebuilt
Starting synth_design
Using part: xcu26-vsva1365-2LV-e
Attempting to get a license for feature 'Synthesis' and/or device 'xcu26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu26'
INFO: [Device 21-403] Loading part xcu26-vsva1365-2LV-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 63838
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3819.438 ; gain = 364.797 ; free physical = 1271 ; free virtual = 39747
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'smartnic_322mhz_app' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/src/p4_app/app_if/src/smartnic_322mhz_app.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi3_intf' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
	Parameter DATA_BYTE_WID bound to: 32'sb00000000000000000000000000100000 
	Parameter ADDR_WID bound to: 32'sb00000000000000000000000000100001 
INFO: [Synth 8-6155] done synthesizing module 'axi3_intf' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi3_intf' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
	Parameter DATA_BYTE_WID bound to: 32'sb00000000000000000000000000100000 
	Parameter ADDR_WID bound to: 32'sb00000000000000000000000000100001 
INFO: [Synth 8-6155] done synthesizing module 'axi3_intf' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi3_intf' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
	Parameter DATA_BYTE_WID bound to: 32'sb00000000000000000000000000100000 
	Parameter ADDR_WID bound to: 32'sb00000000000000000000000000100001 
INFO: [Synth 8-6155] done synthesizing module 'axi3_intf' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi3_intf' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
	Parameter DATA_BYTE_WID bound to: 32'sb00000000000000000000000000100000 
	Parameter ADDR_WID bound to: 32'sb00000000000000000000000000100001 
INFO: [Synth 8-6155] done synthesizing module 'axi3_intf' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi3_intf' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
	Parameter DATA_BYTE_WID bound to: 32'sb00000000000000000000000000100000 
	Parameter ADDR_WID bound to: 32'sb00000000000000000000000000100001 
INFO: [Synth 8-6155] done synthesizing module 'axi3_intf' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi3_intf' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
	Parameter DATA_BYTE_WID bound to: 32'sb00000000000000000000000000100000 
	Parameter ADDR_WID bound to: 32'sb00000000000000000000000000100001 
INFO: [Synth 8-6155] done synthesizing module 'axi3_intf' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi3_intf' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
	Parameter DATA_BYTE_WID bound to: 32'sb00000000000000000000000000100000 
	Parameter ADDR_WID bound to: 32'sb00000000000000000000000000100001 
INFO: [Synth 8-6155] done synthesizing module 'axi3_intf' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi3_intf' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
	Parameter DATA_BYTE_WID bound to: 32'sb00000000000000000000000000100000 
	Parameter ADDR_WID bound to: 32'sb00000000000000000000000000100001 
INFO: [Synth 8-6155] done synthesizing module 'axi3_intf' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi3_intf' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
	Parameter DATA_BYTE_WID bound to: 32'sb00000000000000000000000000100000 
	Parameter ADDR_WID bound to: 32'sb00000000000000000000000000100001 
INFO: [Synth 8-6155] done synthesizing module 'axi3_intf' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi3_intf' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
	Parameter DATA_BYTE_WID bound to: 32'sb00000000000000000000000000100000 
	Parameter ADDR_WID bound to: 32'sb00000000000000000000000000100001 
INFO: [Synth 8-6155] done synthesizing module 'axi3_intf' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi3_intf' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
	Parameter DATA_BYTE_WID bound to: 32'sb00000000000000000000000000100000 
	Parameter ADDR_WID bound to: 32'sb00000000000000000000000000100001 
INFO: [Synth 8-6155] done synthesizing module 'axi3_intf' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi3_intf' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
	Parameter DATA_BYTE_WID bound to: 32'sb00000000000000000000000000100000 
	Parameter ADDR_WID bound to: 32'sb00000000000000000000000000100001 
INFO: [Synth 8-6155] done synthesizing module 'axi3_intf' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi3_intf' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
	Parameter DATA_BYTE_WID bound to: 32'sb00000000000000000000000000100000 
	Parameter ADDR_WID bound to: 32'sb00000000000000000000000000100001 
INFO: [Synth 8-6155] done synthesizing module 'axi3_intf' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi3_intf' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
	Parameter DATA_BYTE_WID bound to: 32'sb00000000000000000000000000100000 
	Parameter ADDR_WID bound to: 32'sb00000000000000000000000000100001 
INFO: [Synth 8-6155] done synthesizing module 'axi3_intf' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi3_intf' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
	Parameter DATA_BYTE_WID bound to: 32'sb00000000000000000000000000100000 
	Parameter ADDR_WID bound to: 32'sb00000000000000000000000000100001 
INFO: [Synth 8-6155] done synthesizing module 'axi3_intf' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi3_intf' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
	Parameter DATA_BYTE_WID bound to: 32'sb00000000000000000000000000100000 
	Parameter ADDR_WID bound to: 32'sb00000000000000000000000000100001 
INFO: [Synth 8-6155] done synthesizing module 'axi3_intf' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi3_intf_to_signals' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:439]
	Parameter DATA_BYTE_WID bound to: 32'sb00000000000000000000000000100000 
	Parameter ADDR_WID bound to: 32'sb00000000000000000000000000100001 
INFO: [Synth 8-6155] done synthesizing module 'axi3_intf_to_signals' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:439]
INFO: [Synth 8-6157] synthesizing module 'axi4l_intf' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_intf.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'axi4l_intf' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_intf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi4l_intf' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_intf.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'axi4l_intf' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_intf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi4s_intf' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4s/rtl/src/axi4s_intf.sv:1]
	Parameter DATA_BYTE_WID bound to: 32'sb00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'axi4s_intf' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4s/rtl/src/axi4s_intf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi4s_intf' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4s/rtl/src/axi4s_intf.sv:1]
	Parameter DATA_BYTE_WID bound to: 32'sb00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'axi4s_intf' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4s/rtl/src/axi4s_intf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi4s_intf' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4s/rtl/src/axi4s_intf.sv:1]
	Parameter DATA_BYTE_WID bound to: 32'sb00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'axi4s_intf' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4s/rtl/src/axi4s_intf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi4s_intf' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4s/rtl/src/axi4s_intf.sv:1]
	Parameter DATA_BYTE_WID bound to: 32'sb00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'axi4s_intf' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4s/rtl/src/axi4s_intf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi4l_intf_from_signals' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_intf.sv:361]
INFO: [Synth 8-6155] done synthesizing module 'axi4l_intf_from_signals' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_intf.sv:361]
INFO: [Synth 8-6157] synthesizing module 'axi4l_intf_from_signals__parameterized0' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_intf.sv:361]
INFO: [Synth 8-6155] done synthesizing module 'axi4l_intf_from_signals__parameterized0' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_intf.sv:361]
INFO: [Synth 8-6157] synthesizing module 'axi4s_intf_from_signals' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4s/rtl/src/axi4s_intf.sv:636]
	Parameter DATA_BYTE_WID bound to: 32'sb00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'axi4s_intf_from_signals' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4s/rtl/src/axi4s_intf.sv:636]
INFO: [Synth 8-6157] synthesizing module 'axi4s_intf_to_signals' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4s/rtl/src/axi4s_intf.sv:675]
	Parameter DATA_BYTE_WID bound to: 32'sb00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'axi4s_intf_to_signals' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4s/rtl/src/axi4s_intf.sv:675]
INFO: [Synth 8-6157] synthesizing module 'p4_app' [/home/mfsada/Downloads/tries/e4/src/p4_app/rtl/src/p4_app.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi4l_intf' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_intf.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'axi4l_intf' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_intf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi4l_intf' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_intf.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'axi4l_intf' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_intf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'p4_app_reg_intf' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/p4_app/build/rtl/src/p4_app_reg_intf.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'p4_app_reg_intf' (0#1) [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/p4_app/build/rtl/src/p4_app_reg_intf.sv:7]
INFO: [Synth 8-6157] synthesizing module 'p4_app_reg_intf' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/p4_app/build/rtl/src/p4_app_reg_intf.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'p4_app_reg_intf' (0#1) [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/p4_app/build/rtl/src/p4_app_reg_intf.sv:7]
INFO: [Synth 8-6157] synthesizing module 'p4_app_decoder' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/p4_app/build/rtl/src/p4_app_decoder.sv:7]
INFO: [Synth 8-6157] synthesizing module 'axi4l_decoder' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_decoder.sv:1]
	Parameter MEM_MAP[NUM_REGIONS] bound to: 32'sb00000000000000000000000000000001 
	Parameter MEM_MAP[region][0][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][0][size] bound to: 32'sb00000000000000000001000000000000 
	Parameter MEM_MAP[region][1][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][1][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][2][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][2][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][3][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][3][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][4][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][4][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][5][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][5][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][6][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][6][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][7][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][7][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][8][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][8][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][9][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][9][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][10][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][10][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][11][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][11][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][12][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][12][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][13][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][13][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][14][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][14][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][15][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][15][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][16][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][16][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][17][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][17][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][18][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][18][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][19][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][19][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][20][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][20][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][21][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][21][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][22][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][22][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][23][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][23][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][24][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][24][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][25][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][25][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][26][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][26][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][27][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][27][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][28][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][28][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][29][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][29][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][30][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][30][size] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][31][base] bound to: 32'sb00000000000000000000000000000000 
	Parameter MEM_MAP[region][31][size] bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'axi4l_intf' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_intf.sv:1]
	Parameter ADDR_WID bound to: 32'sb00000000000000000000000000100000 
	Parameter BUS_WIDTH bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'axi4l_intf' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_intf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi4l_peripheral' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_peripheral.sv:1]
	Parameter ADDR_WID bound to: 32'sb00000000000000000000000000100000 
	Parameter BUS_WIDTH bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'axi4l_peripheral' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_peripheral.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi4l_controller' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_controller.sv:1]
	Parameter ADDR_WID bound to: 32'sb00000000000000000000000000100000 
	Parameter BUS_WIDTH bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'axi4l_controller' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'axi4l_decoder' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'p4_app_decoder' (0#1) [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/p4_app/build/rtl/src/p4_app_decoder.sv:7]
INFO: [Synth 8-6157] synthesizing module 'axi4l_intf_cdc' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_intf_cdc.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi4l_peripheral__parameterized0' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_peripheral.sv:1]
	Parameter ADDR_WID bound to: 32'sb00000000000000000000000000100000 
	Parameter BUS_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi4l_peripheral__parameterized0' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_peripheral.sv:1]
INFO: [Synth 8-6157] synthesizing module 'sync_reset' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/rtl/src/sync_reset.sv:7]
	Parameter INPUT_ACTIVE_HIGH bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'sync_areset' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/rtl/src/sync_areset.sv:4]
	Parameter OUTPUT_ACTIVE_LOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'sync_areset' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/rtl/src/sync_areset.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'sync_reset' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/rtl/src/sync_reset.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sync_bus' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/rtl/src/sync_bus.sv:7]
	Parameter HANDSHAKE_MODE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sync_event' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/rtl/src/sync_event.sv:7]
	Parameter MODE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sync_meta' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/rtl/src/sync_meta.sv:10]
	Parameter RST_VALUE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'sync_meta' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/rtl/src/sync_meta.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'sync_event' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/rtl/src/sync_event.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sync_bus' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/rtl/src/sync_bus.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sync_bus__parameterized0' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/rtl/src/sync_bus.sv:7]
	Parameter HANDSHAKE_MODE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_bus__parameterized0' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/rtl/src/sync_bus.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sync_bus__parameterized1' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/rtl/src/sync_bus.sv:7]
	Parameter HANDSHAKE_MODE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_bus__parameterized1' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/rtl/src/sync_bus.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sync_bus__parameterized2' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/rtl/src/sync_bus.sv:7]
	Parameter HANDSHAKE_MODE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_bus__parameterized2' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/rtl/src/sync_bus.sv:7]
INFO: [Synth 8-6157] synthesizing module 'axi4l_controller__parameterized0' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_controller.sv:1]
	Parameter ADDR_WID bound to: 32'sb00000000000000000000000000100000 
	Parameter BUS_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi4l_controller__parameterized0' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'axi4l_intf_cdc' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_intf_cdc.sv:1]
INFO: [Synth 8-6157] synthesizing module 'p4_app_reg_blk' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/p4_app/build/rtl/src/p4_app_reg_blk.sv:7]
INFO: [Synth 8-6157] synthesizing module 'reg_intf' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/reg/rtl/src/reg_intf.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_intf' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/reg/rtl/src/reg_intf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi4l_reg_peripheral' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_reg_peripheral.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi4l_peripheral__parameterized1' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_peripheral.sv:1]
	Parameter ADDR_WID bound to: 32'sb00000000000000000000000000100000 
	Parameter BUS_WIDTH bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'axi4l_peripheral__parameterized1' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_peripheral.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'axi4l_reg_peripheral' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi4l/rtl/src/axi4l_reg_peripheral.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_ro' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/reg/rtl/src/reg_ro.sv:1]
	Parameter INIT_VALUE bound to: -889274641 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_ro' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/reg/rtl/src/reg_ro.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_rw' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/reg/rtl/src/reg_rw.sv:1]
	Parameter INIT_VALUE[rss_entropy] bound to: 12'b000000000000 
	Parameter INIT_VALUE[rss_enable] bound to: 1'b0 
	Parameter INIT_VALUE[enable] bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'reg_rw' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/reg/rtl/src/reg_rw.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_rw__parameterized0' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/reg/rtl/src/reg_rw.sv:1]
	Parameter INIT_VALUE[trunc_length] bound to: 16'b0000000000000000 
	Parameter INIT_VALUE[trunc_enable] bound to: 1'b0 
	Parameter INIT_VALUE[enable] bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'reg_rw__parameterized0' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/reg/rtl/src/reg_rw.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_rw__parameterized1' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/reg/rtl/src/reg_rw.sv:1]
	Parameter INIT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'reg_rw__parameterized1' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/reg/rtl/src/reg_rw.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'p4_app_reg_blk' (0#1) [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/p4_app/build/rtl/src/p4_app_reg_blk.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sdnet_0_wrapper' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_wrapper.sv:7]
INFO: [Synth 8-6157] synthesizing module 'axi3_intf_controller_term' [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:265]
INFO: [Synth 8-6155] done synthesizing module 'axi3_intf_controller_term' (0#1) [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/axi3/rtl/src/axi3_intf.sv:265]
INFO: [Synth 8-6157] synthesizing module 'sdnet_0' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/src/p4_app/build/.Xil/Vivado-63819-mfsada-workstation/realtime/sdnet_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sdnet_0' (0#1) [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/src/p4_app/build/.Xil/Vivado-63819-mfsada-workstation/realtime/sdnet_0_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_awaddr' does not match port width (13) of module 'sdnet_0' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_wrapper.sv:50]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_araddr' does not match port width (13) of module 'sdnet_0' [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_wrapper.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'sdnet_0_wrapper' (0#1) [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_wrapper.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'p4_app' (0#1) [/home/mfsada/Downloads/tries/e4/src/p4_app/rtl/src/p4_app.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'smartnic_322mhz_app' (0#1) [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/src/p4_app/app_if/src/smartnic_322mhz_app.sv:1]
WARNING: [Synth 8-3848] Net axis_tx\.aclk in module/entity sdnet_0_wrapper does not have driver. [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_wrapper.sv:17]
WARNING: [Synth 8-3848] Net axis_tx\.aresetn in module/entity sdnet_0_wrapper does not have driver. [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_wrapper.sv:17]
WARNING: [Synth 8-3848] Net axis_tx\.tid in module/entity sdnet_0_wrapper does not have driver. [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_wrapper.sv:17]
WARNING: [Synth 8-3848] Net axis_tx\.tdest in module/entity sdnet_0_wrapper does not have driver. [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_wrapper.sv:17]
WARNING: [Synth 8-3848] Net axis_tx\.tuser[pid] in module/entity sdnet_0_wrapper does not have driver. [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_wrapper.sv:17]
WARNING: [Synth 8-3848] Net axis_tx\.tuser[trunc_enable] in module/entity sdnet_0_wrapper does not have driver. [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_wrapper.sv:17]
WARNING: [Synth 8-3848] Net axis_tx\.tuser[trunc_length] in module/entity sdnet_0_wrapper does not have driver. [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_wrapper.sv:17]
WARNING: [Synth 8-3848] Net axis_tx\.tuser[rss_enable] in module/entity sdnet_0_wrapper does not have driver. [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_wrapper.sv:17]
WARNING: [Synth 8-3848] Net axis_tx\.tuser[rss_entropy] in module/entity sdnet_0_wrapper does not have driver. [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_wrapper.sv:17]
WARNING: [Synth 8-3848] Net axis_tx\.tuser[hdr_tlast] in module/entity sdnet_0_wrapper does not have driver. [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0_wrapper.sv:17]
WARNING: [Synth 8-6014] Unused sequential element user_metadata_out_latch_reg[timestamp_ns] was removed.  [/home/mfsada/Downloads/tries/e4/src/p4_app/rtl/src/p4_app.sv:107]
WARNING: [Synth 8-6014] Unused sequential element user_metadata_out_latch_reg[ingress_port] was removed.  [/home/mfsada/Downloads/tries/e4/src/p4_app/rtl/src/p4_app.sv:107]
WARNING: [Synth 8-6014] Unused sequential element user_metadata_out_latch_reg[drop_reason] was removed.  [/home/mfsada/Downloads/tries/e4/src/p4_app/rtl/src/p4_app.sv:107]
WARNING: [Synth 8-6014] Unused sequential element user_metadata_out_latch_reg[scratch] was removed.  [/home/mfsada/Downloads/tries/e4/src/p4_app/rtl/src/p4_app.sv:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/mfsada/Downloads/tries/e4/src/p4_app/rtl/src/p4_app.sv-1.0 with 1st driver pin 'p4_app:/sdnet_0_p4_app/axis_tx\.tid[0]' [/home/mfsada/Downloads/tries/e4/src/p4_app/rtl/src/p4_app.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/mfsada/Downloads/tries/e4/src/p4_app/rtl/src/p4_app.sv-1.0 with 2nd driver pin 'GND' [/home/mfsada/Downloads/tries/e4/src/p4_app/rtl/src/p4_app.sv:1]
CRITICAL WARNING: [Synth 8-6858] multi-driven net /home/mfsada/Downloads/tries/e4/src/p4_app/rtl/src/p4_app.sv-1.0 is connected to at least one constant driver which has been preserved, other driver is ignored [/home/mfsada/Downloads/tries/e4/src/p4_app/rtl/src/p4_app.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/mfsada/Downloads/tries/e4/src/p4_app/rtl/src/p4_app.sv-1.0 with 1st driver pin 'p4_app:/sdnet_0_p4_app/axis_tx\.tid[1]' [/home/mfsada/Downloads/tries/e4/src/p4_app/rtl/src/p4_app.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/mfsada/Downloads/tries/e4/src/p4_app/rtl/src/p4_app.sv-1.0 with 2nd driver pin 'GND' [/home/mfsada/Downloads/tries/e4/src/p4_app/rtl/src/p4_app.sv:1]
CRITICAL WARNING: [Synth 8-6858] multi-driven net /home/mfsada/Downloads/tries/e4/src/p4_app/rtl/src/p4_app.sv-1.0 is connected to at least one constant driver which has been preserved, other driver is ignored [/home/mfsada/Downloads/tries/e4/src/p4_app/rtl/src/p4_app.sv:1]
WARNING: [Synth 8-3848] Net axis_to_switch_0_tuser[hdr_tlast] in module/entity p4_app does not have driver. [/home/mfsada/Downloads/tries/e4/src/p4_app/rtl/src/p4_app.sv:80]
WARNING: [Synth 8-3848] Net p4_app_regs\.status_nxt in module/entity p4_app does not have driver. [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/p4_app/build/rtl/src/p4_app_reg_intf.sv:12]
WARNING: [Synth 8-3848] Net p4_app_regs\.status_nxt_v in module/entity p4_app does not have driver. [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/p4_app/build/rtl/src/p4_app_reg_intf.sv:13]
WARNING: [Synth 8-3848] Net axis_from_switch_0_tuser[hdr_tlast] in module/entity smartnic_322mhz_app does not have driver. [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/src/p4_app/app_if/src/smartnic_322mhz_app.sv:202]
WARNING: [Synth 8-3848] Net axis_from_switch_1_tuser[hdr_tlast] in module/entity smartnic_322mhz_app does not have driver. [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/src/p4_app/app_if/src/smartnic_322mhz_app.sv:209]
WARNING: [Synth 8-7129] Port axi3_if\.awready in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.wready in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.bid[5] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.bid[4] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.bid[3] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.bid[2] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.bid[1] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.bid[0] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.bresp[1] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.bresp[0] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.buser in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.bvalid in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.arready in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rid[5] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rid[4] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rid[3] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rid[2] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rid[1] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rid[0] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[31][7] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[31][6] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[31][5] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[31][4] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[31][3] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[31][2] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[31][1] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[31][0] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[30][7] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[30][6] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[30][5] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[30][4] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[30][3] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[30][2] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[30][1] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[30][0] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[29][7] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[29][6] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[29][5] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[29][4] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[29][3] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[29][2] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[29][1] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[29][0] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[28][7] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[28][6] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[28][5] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[28][4] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[28][3] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[28][2] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[28][1] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[28][0] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[27][7] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[27][6] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[27][5] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[27][4] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[27][3] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[27][2] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[27][1] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[27][0] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[26][7] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[26][6] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[26][5] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[26][4] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[26][3] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[26][2] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[26][1] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[26][0] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[25][7] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[25][6] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[25][5] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[25][4] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[25][3] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[25][2] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[25][1] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[25][0] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[24][7] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[24][6] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[24][5] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[24][4] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[24][3] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[24][2] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[24][1] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[24][0] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[23][7] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[23][6] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[23][5] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[23][4] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[23][3] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[23][2] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[23][1] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[23][0] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[22][7] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[22][6] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[22][5] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[22][4] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[22][3] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[22][2] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[22][1] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[22][0] in module axi3_intf_controller_term is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi3_if\.rdata[21][7] in module axi3_intf_controller_term is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3973.344 ; gain = 518.703 ; free physical = 1110 ; free virtual = 39575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3973.344 ; gain = 518.703 ; free physical = 1110 ; free virtual = 39576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3973.344 ; gain = 518.703 ; free physical = 1110 ; free virtual = 39576
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3973.344 ; gain = 0.000 ; free physical = 1110 ; free virtual = 39576
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0/sdnet_0_in_context.xdc] for cell 'p4_app_0/sdnet_0_p4_app/i_sdnet_0'
Finished Parsing XDC File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/out/vitisnetp4/xilinx_ip/sdnet_0/sdnet_0/sdnet_0_in_context.xdc] for cell 'p4_app_0/sdnet_0_p4_app/i_sdnet_0'
Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/src/p4_app/build/constraints/timing_ooc.xdc]
Finished Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/src/p4_app/build/constraints/timing_ooc.xdc]
Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/src/p4_app/build/constraints/place_ooc.xdc]
Finished Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/src/p4_app/build/constraints/place_ooc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/src/p4_app/build/constraints/place_ooc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/smartnic_322mhz_app_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/smartnic_322mhz_app_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'xilinx_ram_sdp_lutram'. The XDC file /home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/xilinx/ram/build/xilinx_ram_sdp_lutram/synth.xdc will not be read for this module.
Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_meta/synth.xdc] for cell 'p4_app_0/i_axil_intf_cdc/i_sync_bus__rd_req/i_sync_event__handshake/i_sync_meta__ack'
Finished Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_meta/synth.xdc] for cell 'p4_app_0/i_axil_intf_cdc/i_sync_bus__rd_req/i_sync_event__handshake/i_sync_meta__ack'
Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_meta/synth.xdc] for cell 'p4_app_0/i_axil_intf_cdc/i_sync_bus__rd_req/i_sync_event__handshake/i_sync_meta__req'
Finished Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_meta/synth.xdc] for cell 'p4_app_0/i_axil_intf_cdc/i_sync_bus__rd_req/i_sync_event__handshake/i_sync_meta__req'
Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_meta/synth.xdc] for cell 'p4_app_0/i_axil_intf_cdc/i_sync_bus__rd_resp/i_sync_event__handshake/i_sync_meta__ack'
Finished Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_meta/synth.xdc] for cell 'p4_app_0/i_axil_intf_cdc/i_sync_bus__rd_resp/i_sync_event__handshake/i_sync_meta__ack'
Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_meta/synth.xdc] for cell 'p4_app_0/i_axil_intf_cdc/i_sync_bus__rd_resp/i_sync_event__handshake/i_sync_meta__req'
Finished Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_meta/synth.xdc] for cell 'p4_app_0/i_axil_intf_cdc/i_sync_bus__rd_resp/i_sync_event__handshake/i_sync_meta__req'
Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_meta/synth.xdc] for cell 'p4_app_0/i_axil_intf_cdc/i_sync_bus__wr_req/i_sync_event__handshake/i_sync_meta__ack'
Finished Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_meta/synth.xdc] for cell 'p4_app_0/i_axil_intf_cdc/i_sync_bus__wr_req/i_sync_event__handshake/i_sync_meta__ack'
Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_meta/synth.xdc] for cell 'p4_app_0/i_axil_intf_cdc/i_sync_bus__wr_req/i_sync_event__handshake/i_sync_meta__req'
Finished Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_meta/synth.xdc] for cell 'p4_app_0/i_axil_intf_cdc/i_sync_bus__wr_req/i_sync_event__handshake/i_sync_meta__req'
Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_meta/synth.xdc] for cell 'p4_app_0/i_axil_intf_cdc/i_sync_bus__wr_resp/i_sync_event__handshake/i_sync_meta__ack'
Finished Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_meta/synth.xdc] for cell 'p4_app_0/i_axil_intf_cdc/i_sync_bus__wr_resp/i_sync_event__handshake/i_sync_meta__ack'
Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_meta/synth.xdc] for cell 'p4_app_0/i_axil_intf_cdc/i_sync_bus__wr_resp/i_sync_event__handshake/i_sync_meta__req'
Finished Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_meta/synth.xdc] for cell 'p4_app_0/i_axil_intf_cdc/i_sync_bus__wr_resp/i_sync_event__handshake/i_sync_meta__req'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_meta/synth.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/smartnic_322mhz_app_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/smartnic_322mhz_app_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_areset/synth.xdc] for cell 'p4_app_0/i_axil_intf_cdc/i_sync_reset/i_sync_areset'
Finished Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_areset/synth.xdc] for cell 'p4_app_0/i_axil_intf_cdc/i_sync_reset/i_sync_areset'
Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_bus/synth.xdc] for cell 'p4_app_0/i_axil_intf_cdc/i_sync_bus__wr_req'
Finished Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_bus/synth.xdc] for cell 'p4_app_0/i_axil_intf_cdc/i_sync_bus__wr_req'
Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_bus/synth.xdc] for cell 'p4_app_0/i_axil_intf_cdc/i_sync_bus__wr_resp'
Finished Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_bus/synth.xdc] for cell 'p4_app_0/i_axil_intf_cdc/i_sync_bus__wr_resp'
Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_bus/synth.xdc] for cell 'p4_app_0/i_axil_intf_cdc/i_sync_bus__rd_req'
Finished Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_bus/synth.xdc] for cell 'p4_app_0/i_axil_intf_cdc/i_sync_bus__rd_req'
Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_bus/synth.xdc] for cell 'p4_app_0/i_axil_intf_cdc/i_sync_bus__rd_resp'
Finished Sourcing Tcl File [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_bus/synth.xdc] for cell 'p4_app_0/i_axil_intf_cdc/i_sync_bus__rd_resp'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/src/sync/build/sync_bus/synth.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/smartnic_322mhz_app_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/smartnic_322mhz_app_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Common 17-83] Releasing license: Synthesis
132 Infos, 122 Warnings, 7 Critical Warnings and 2 Errors encountered.
synth_design failed
unexpected script error: ERROR: [Project 1-581] Command stopped due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Wed Nov  6 22:24:57 2024...
ERROR: [Device 21-1401] pblock resize has invalid range SLR1 [/home/mfsada/Downloads/tries/e4/examples/p4_only/.app/src/p4_app/build/constraints/place_ooc.xdc:4]
make[3]: *** [/home/mfsada/Downloads/tries/e4/esnet-fpga-library/scripts/Makefiles/vivado_build_core.mk:44: /smartnic_322mhz_app.synth.dcp] Error 2
make[2]: *** [Makefile:14: build] Error 2
make[1]: *** [Makefile:69: bitfile] Error 2
make: *** [Makefile:33: build] Error 2

