#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 04:44:13 2025
# Process ID: 99847
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out10
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out10/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out10/vivado.jou
# Running On: coder-hftsoi-hls3, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 32, Host memory: 1081985 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2408.180 ; gain = 114.992 ; free physical = 639069 ; free virtual = 727569
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 99858
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2823.668 ; gain = 391.625 ; free physical = 638629 ; free virtual = 727302
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3206.668 ; gain = 774.625 ; free physical = 612093 ; free virtual = 700771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3206.668 ; gain = 774.625 ; free physical = 613966 ; free virtual = 702644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3214.672 ; gain = 782.629 ; free physical = 613853 ; free virtual = 702531
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 4026.586 ; gain = 1594.543 ; free physical = 605001 ; free virtual = 693684
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 20    
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	               16 Bit    Registers := 1310  
	               12 Bit    Registers := 270   
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1456  
	   2 Input   15 Bit        Muxes := 1494  
	   2 Input   12 Bit        Muxes := 1916  
	   2 Input   10 Bit        Muxes := 4     
	   6 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 56    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i186_i_i_i_1_reg_59921_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i348_i_1_reg_59371_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i186_i_i_i_1_reg_59921_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i_i186_i_i_i_1_reg_59921_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i186_i_i_i_1_reg_59921_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i_i186_i_i_i_1_reg_59921_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i186_i_i_i_1_reg_59921_reg[5]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i348_i_1_reg_59371_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i186_i_i_i_1_reg_59921_reg[6]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i348_i_1_reg_59371_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i186_i_i_i_1_reg_59921_reg[7]' (FDE) to 'agg_tmp_i31_i31_i_i_i186_i_i_i_1_reg_59921_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i186_i_i_i_1_reg_59921_reg[8]' (FDE) to 'agg_tmp_i31_i31_i_i_i186_i_i_i_1_reg_59921_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i186_i_i_i_1_reg_59921_reg[10]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i348_i_1_reg_59371_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i186_i_i_i_1_reg_59921_reg[11]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i348_i_1_reg_59371_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i140_i_i_i_reg_59936_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i348_i_1_reg_59371_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i186_i_i_i_reg_59916_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i348_i_1_reg_59371_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i1167_i_i_reg_58306_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i_i_i_reg_57886_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i1209_i_i_reg_58296_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i_i_i_reg_57886_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i1207_i_i_reg_58286_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i_i_i_reg_57886_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i_i_reg_58096_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i_i_i_reg_57886_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i158_i_i_i_i_reg_60266_reg[15]' (FDE) to 'agg_tmp_i311_i_i_i946_i_reg_60186_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i981_i_i_reg_58406_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i348_i_1_reg_59371_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i348_i_1_reg_59371_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i348_i_1_reg_59371_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i348_i_1_reg_59371_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i348_i_1_reg_59371_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i348_i_1_reg_59371_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i348_i_1_reg_59371_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i348_i_1_reg_59371_reg[5]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i348_i_1_reg_59371_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i348_i_1_reg_59371_reg[6]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i348_i_1_reg_59371_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i348_i_1_reg_59371_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i348_i_1_reg_59371_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i348_i_1_reg_59371_reg[8]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i348_i_1_reg_59371_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i348_i_1_reg_59371_reg[10]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i348_i_1_reg_59371_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i348_i_1_reg_59371_reg[11]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i_i_i742_i_1_reg_59171_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i348_i_reg_59366_reg[15]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i_i_i742_i_1_reg_59171_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i_i742_i_1_reg_59171_reg[2]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i_i_i742_i_1_reg_59171_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i_i742_i_1_reg_59171_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i_i_i742_i_1_reg_59171_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i_i742_i_1_reg_59171_reg[4]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i_i_i742_i_1_reg_59171_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i_i742_i_1_reg_59171_reg[5]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i_i_i742_i_1_reg_59171_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i_i742_i_1_reg_59171_reg[6]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i_i_i742_i_1_reg_59171_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i_i742_i_1_reg_59171_reg[7]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i_i_i742_i_1_reg_59171_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i_i742_i_1_reg_59171_reg[8]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i_i_i742_i_1_reg_59171_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i_i742_i_1_reg_59171_reg[10]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i_i_i742_i_1_reg_59171_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i_i742_i_1_reg_59171_reg[11]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i1208_i_1_reg_58921_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i_i742_i_reg_59166_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i1208_i_1_reg_58921_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i1208_i_1_reg_58921_reg[2]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i1208_i_1_reg_58921_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i1208_i_1_reg_58921_reg[3]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i1208_i_1_reg_58921_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i1208_i_1_reg_58921_reg[4]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i1208_i_1_reg_58921_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i1208_i_1_reg_58921_reg[5]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i1208_i_1_reg_58921_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i1208_i_1_reg_58921_reg[6]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i1208_i_1_reg_58921_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i1208_i_1_reg_58921_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i1208_i_1_reg_58921_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i1208_i_1_reg_58921_reg[8]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i1208_i_1_reg_58921_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i1208_i_1_reg_58921_reg[10]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i1208_i_1_reg_58921_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i1208_i_1_reg_58921_reg[11]' (FDE) to 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_59881_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i1208_i_reg_58916_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_59881_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i_i_i_reg_57836_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i_i_i_reg_57886_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_59881_reg[2]' (FDE) to 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_59881_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i262_i_i_i_1_reg_59891_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i_i262_i_i_i_1_reg_59891_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_59881_reg[3]' (FDE) to 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_59881_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i262_i_i_i_1_reg_59891_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i_i262_i_i_i_1_reg_59891_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_59881_reg[4]' (FDE) to 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_59881_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i262_i_i_i_1_reg_59891_reg[4]' (FDE) to 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_59881_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_59881_reg[5]' (FDE) to 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_59881_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i262_i_i_i_1_reg_59891_reg[5]' (FDE) to 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_59881_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_59881_reg[6]' (FDE) to 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_59881_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i262_i_i_i_1_reg_59891_reg[6]' (FDE) to 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_59881_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_59881_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_59881_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i262_i_i_i_1_reg_59891_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i_i262_i_i_i_1_reg_59891_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_59881_reg[8]' (FDE) to 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_59881_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i262_i_i_i_1_reg_59891_reg[8]' (FDE) to 'agg_tmp3_i33_i_i_i_i262_i_i_i_1_reg_59891_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_59881_reg[10]' (FDE) to 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_59881_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i262_i_i_i_1_reg_59891_reg[10]' (FDE) to 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_59881_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_59881_reg[11]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58436_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i262_i_i_i_1_reg_59891_reg[11]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58436_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i_i_1_reg_58441_reg[2]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58436_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i_i_1_reg_58441_reg[3]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_1_reg_58441_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i_i_1_reg_58441_reg[4]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58436_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i_i_1_reg_58441_reg[5]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58436_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i_i_1_reg_58441_reg[6]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_1_reg_58441_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i_i_1_reg_58441_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58436_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i_i_1_reg_58441_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58436_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i_i_1_reg_58441_reg[10]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58436_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i_i_1_reg_58441_reg[11]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58436_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58436_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i_i262_i_i_i_reg_59886_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i262_i_i_i_reg_59886_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i_i260_i_i_i_reg_59876_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i260_i_i_i_reg_59876_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i_i_reg_58146_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i_i_i_reg_57886_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i_i_i_reg_58056_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i_i_i_reg_57886_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i_i_reg_58036_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i_i_i_reg_57886_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i_i_i_reg_57996_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i_i_i_reg_57886_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i499_i_i_i_reg_58046_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i_i_i_reg_57886_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_21550_reg[15]' (FDE) to 'reg_21454_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i312_i_i_i_reg_60256_reg[15]' (FDE) to 'agg_tmp_i311_i_i_i946_i_reg_60186_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i627_i_i628_i_reg_60206_reg[15]' (FDE) to 'agg_tmp_i311_i_i_i946_i_reg_60186_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i_i_i_reg_57886_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i_i_i_i_i_reg_57756_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i_i_i946_i_reg_60186_reg[15]' (FDE) to 'agg_tmp3_i_i_i1261_i_i_reg_60126_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i1260_i_reg_60176_reg[15]' (FDE) to 'agg_tmp3_i_i_i1261_i_i_reg_60126_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i_i_i_reg_57916_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i_i_i_i_i_reg_57756_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i627_i627_i_i_reg_60156_reg[15]' (FDE) to 'agg_tmp3_i_i_i1261_i_i_reg_60126_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i625_i625_i_i_reg_60146_reg[15]' (FDE) to 'agg_tmp3_i_i_i1261_i_i_reg_60126_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i_i_i_reg_57826_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i_i_i_i_i_reg_57756_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i1261_i_i_reg_60126_reg[15]' (FDE) to 'agg_tmp_i_i625_i_i_i_reg_60096_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i_i_i_reg_57796_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i_i_i_i_i_reg_57756_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_21466_reg[15]' (FDE) to 'reg_21454_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i_i_i_reg_57786_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i_i_i_i_i_reg_57756_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21454_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i_i_i_reg_57766_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i_i_i_i_i_reg_57756_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i625_i_i_i_reg_60096_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i_i_i_i_reg_57756_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i_i_i_reg_57986_reg[15]' (FDE) to 'agg_tmp3_i_i67_i67_i_i381_i_i_i_reg_58106_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i_i_reg_57976_reg[15]' (FDE) to 'agg_tmp3_i_i67_i67_i_i381_i_i_i_reg_58106_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i610_i_1_reg_59231_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i610_i_1_reg_59231_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i_i345_i_i_i_reg_58116_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i_i_i_i1210_i_1_reg_58931_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i_i_i948_i_reg_60196_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i_i_i_i1134_i_reg_58956_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21562_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i_i_i_i_reg_57866_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21514_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i_i314_i_i_reg_60246_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i67_i67_i_i_i_reg_58246_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21526_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i219_i219_i219_i_i_reg_58776_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i626_i_i_reg_60226_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i65_i_i_i_reg_58236_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i_i_i1055_i_i_1_reg_58371_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i142_i_i_i_i_reg_60026_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i219_i_i853_i_i_reg_58456_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i_i1013_i_i_reg_58376_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i_i699_i_i_reg_58536_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i33_i33_i33_i33_i_i_reg_58886_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:32 . Memory (MB): peak = 4123.223 ; gain = 1691.180 ; free physical = 532915 ; free virtual = 621666
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:02:01 . Memory (MB): peak = 4123.223 ; gain = 1691.180 ; free physical = 540825 ; free virtual = 629645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_10_4_U0/reg_21556_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_10_4_U0/agg_tmp_i_i_i_i1260_i_1_reg_60181_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_10_4_U0/agg_tmp3_i33_i33_i_i187_i_i_i_i_1_reg_57921_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_10_4_U0/agg_tmp3_i33_i33_i33_i_i347_i_i_i_1_reg_58131_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_10_4_U0/agg_tmp3_i_i_i141_i_i_i1089_i_i_1_reg_58351_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_10_4_U0/agg_tmp_i31_i_i105_i_i_i1053_i_i_1_reg_58361_reg[4] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:34 ; elapsed = 00:02:07 . Memory (MB): peak = 4139.234 ; gain = 1707.191 ; free physical = 538496 ; free virtual = 627325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:49 ; elapsed = 00:02:22 . Memory (MB): peak = 4166.930 ; gain = 1734.887 ; free physical = 536367 ; free virtual = 625247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:49 ; elapsed = 00:02:23 . Memory (MB): peak = 4166.930 ; gain = 1734.887 ; free physical = 538479 ; free virtual = 627359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:54 ; elapsed = 00:02:27 . Memory (MB): peak = 4166.930 ; gain = 1734.887 ; free physical = 542888 ; free virtual = 631768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:54 ; elapsed = 00:02:28 . Memory (MB): peak = 4166.930 ; gain = 1734.887 ; free physical = 542881 ; free virtual = 631761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:17 ; elapsed = 00:02:51 . Memory (MB): peak = 4166.930 ; gain = 1734.887 ; free physical = 537784 ; free virtual = 626802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:18 ; elapsed = 00:02:51 . Memory (MB): peak = 4166.930 ; gain = 1734.887 ; free physical = 537763 ; free virtual = 626781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  1494|
|3     |LUT1   |   123|
|4     |LUT2   |  4459|
|5     |LUT3   |  4740|
|6     |LUT4   | 17905|
|7     |LUT5   | 19691|
|8     |LUT6   | 16898|
|9     |MUXF7  |   144|
|10    |FDRE   | 22016|
|11    |FDSE   |    31|
|12    |IBUF   | 16004|
|13    |OBUF   |   173|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                          | 103679|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |    150|
|3     |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w16_d2_S                                                   |     69|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_49                                       |     61|
|5     |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w16_d2_S_0                                                 |     70|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_48                                       |     61|
|7     |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w16_d2_S_1                                                 |     70|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_47                                       |     61|
|9     |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w16_d2_S_2                                                 |     80|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_46                                       |     61|
|11    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w16_d2_S_3                                                 |     71|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_45                                       |     61|
|13    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w16_d2_S_4                                                 |     69|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_44                                       |     61|
|15    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w16_d2_S_5                                                 |     70|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_43                                       |     61|
|17    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w16_d2_S_6                                                 |     73|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_42                                       |     61|
|19    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w16_d2_S_7                                                 |     69|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_41                                       |     61|
|21    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w16_d2_S_8                                                 |     71|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg                                          |     61|
|23    |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_10_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_10_4 |  86628|
|24    |    call_ret515_operator_s_fu_15708                                  |hls_dummy_operator_s                                                      |      2|
|25    |    call_ret516_operator_s_fu_15718                                  |hls_dummy_operator_s_9                                                    |      2|
|26    |    call_ret517_operator_s_fu_15728                                  |hls_dummy_operator_s_10                                                   |      2|
|27    |    call_ret543_operator_s_fu_15904                                  |hls_dummy_operator_s_11                                                   |      2|
|28    |    call_ret544_operator_s_fu_15914                                  |hls_dummy_operator_s_12                                                   |      2|
|29    |    call_ret545_operator_s_fu_15924                                  |hls_dummy_operator_s_13                                                   |      2|
|30    |    call_ret613_operator_s_fu_16408                                  |hls_dummy_operator_s_14                                                   |      2|
|31    |    call_ret614_operator_s_fu_16418                                  |hls_dummy_operator_s_15                                                   |      2|
|32    |    call_ret615_operator_s_fu_16428                                  |hls_dummy_operator_s_16                                                   |      2|
|33    |    call_ret624_operator_s_fu_16492                                  |hls_dummy_operator_s_17                                                   |      2|
|34    |    call_ret625_operator_s_fu_16502                                  |hls_dummy_operator_s_18                                                   |      2|
|35    |    call_ret626_operator_s_fu_16512                                  |hls_dummy_operator_s_19                                                   |      2|
|36    |    call_ret724_operator_s_fu_17192                                  |hls_dummy_operator_s_20                                                   |      2|
|37    |    call_ret725_operator_s_fu_17202                                  |hls_dummy_operator_s_21                                                   |      2|
|38    |    call_ret726_operator_s_fu_17212                                  |hls_dummy_operator_s_22                                                   |      2|
|39    |    call_ret727_operator_s_fu_17220                                  |hls_dummy_operator_s_23                                                   |      2|
|40    |    call_ret728_operator_s_fu_17230                                  |hls_dummy_operator_s_24                                                   |      2|
|41    |    call_ret729_operator_s_fu_17240                                  |hls_dummy_operator_s_25                                                   |      2|
|42    |    call_ret805_operator_s_fu_17752                                  |hls_dummy_operator_s_26                                                   |      2|
|43    |    call_ret806_operator_s_fu_17762                                  |hls_dummy_operator_s_27                                                   |      2|
|44    |    call_ret807_operator_s_fu_17772                                  |hls_dummy_operator_s_28                                                   |      2|
|45    |    call_ret808_operator_s_fu_17780                                  |hls_dummy_operator_s_29                                                   |      2|
|46    |    call_ret809_operator_s_fu_17790                                  |hls_dummy_operator_s_30                                                   |      2|
|47    |    call_ret810_operator_s_fu_17800                                  |hls_dummy_operator_s_31                                                   |      2|
|48    |    call_ret926_operator_s_fu_18602                                  |hls_dummy_operator_s_32                                                   |      2|
|49    |    call_ret928_operator_s_fu_18620                                  |hls_dummy_operator_s_33                                                   |      2|
|50    |    call_ret929_operator_s_fu_18630                                  |hls_dummy_operator_s_34                                                   |      2|
|51    |    call_ret930_operator_s_fu_18640                                  |hls_dummy_operator_s_35                                                   |      2|
|52    |    call_ret943_operator_s_fu_18732                                  |hls_dummy_operator_s_36                                                   |      2|
|53    |    call_ret944_operator_s_fu_18742                                  |hls_dummy_operator_s_37                                                   |      2|
|54    |    call_ret945_operator_s_fu_18752                                  |hls_dummy_operator_s_38                                                   |      2|
|55    |    grp_operator_s_fu_12302                                          |hls_dummy_operator_s_39                                                   |      2|
|56    |    grp_operator_s_fu_12312                                          |hls_dummy_operator_s_40                                                   |      2|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:18 ; elapsed = 00:02:52 . Memory (MB): peak = 4166.930 ; gain = 1734.887 ; free physical = 537756 ; free virtual = 626774
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:21 ; elapsed = 00:02:58 . Memory (MB): peak = 4170.840 ; gain = 1738.797 ; free physical = 551235 ; free virtual = 640254
Synthesis Optimization Complete : Time (s): cpu = 00:02:21 ; elapsed = 00:02:58 . Memory (MB): peak = 4170.840 ; gain = 1738.797 ; free physical = 551220 ; free virtual = 640226
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4177.938 ; gain = 0.000 ; free physical = 541697 ; free virtual = 630703
INFO: [Netlist 29-17] Analyzing 17643 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_10_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4440.438 ; gain = 0.000 ; free physical = 550947 ; free virtual = 640090
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 16004 instances

Synth Design complete | Checksum: 6e8cc06e
INFO: [Common 17-83] Releasing license: Synthesis
161 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:50 ; elapsed = 00:03:27 . Memory (MB): peak = 4440.438 ; gain = 2032.258 ; free physical = 548292 ; free virtual = 637435
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 16591.448; main = 3723.863; forked = 13319.745
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 21645.672; main = 4440.441; forked = 17478.738
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4504.469 ; gain = 64.031 ; free physical = 545887 ; free virtual = 635030

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d5ffd4a8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4597.859 ; gain = 93.391 ; free physical = 539493 ; free virtual = 628636

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 46 inverters resulting in an inversion of 2114 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f58b30a1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4766.812 ; gain = 0.000 ; free physical = 555234 ; free virtual = 644516
INFO: [Opt 31-389] Phase Retarget created 17 cells and removed 64 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 174fcf6b5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4766.812 ; gain = 0.000 ; free physical = 555199 ; free virtual = 644480
INFO: [Opt 31-389] Phase Constant propagation created 15 cells and removed 34 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1727fa357

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 4766.812 ; gain = 0.000 ; free physical = 551816 ; free virtual = 641098
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 115c753c9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 4766.812 ; gain = 0.000 ; free physical = 540574 ; free virtual = 629855
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: c282091f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 4766.812 ; gain = 0.000 ; free physical = 540606 ; free virtual = 629887
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              17  |              64  |                                              0  |
|  Constant propagation         |              15  |              34  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 18ee2c8c0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 4766.812 ; gain = 0.000 ; free physical = 540596 ; free virtual = 629877

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18ee2c8c0

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4766.812 ; gain = 0.000 ; free physical = 545640 ; free virtual = 634921

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18ee2c8c0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4766.812 ; gain = 0.000 ; free physical = 545664 ; free virtual = 634945

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4766.812 ; gain = 0.000 ; free physical = 545887 ; free virtual = 635168
Ending Netlist Obfuscation Task | Checksum: 18ee2c8c0

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4766.812 ; gain = 0.000 ; free physical = 546162 ; free virtual = 635443
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 4766.812 ; gain = 326.375 ; free physical = 546206 ; free virtual = 635487
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 04:48:24 2025...
