vendor_name = ModelSim
source_file = 1, C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/proj3_t1.bdf
source_file = 1, C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/Waveform2.vwf
source_file = 1, C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/Waveform.vwf
source_file = 1, ../proj3_t1_1020/Waveform.vwf
source_file = 1, C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/db/proj3_t1.cbx.xml
source_file = 1, C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/r0r1.bdf
source_file = 1, d:/quartusii13.0/quartus/libraries/others/maxplus2/74138.bdf
source_file = 1, C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/theand.bdf
source_file = 1, C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/crom1.vhd
source_file = 1, d:/quartusii13.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/quartusii13.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/quartusii13.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/quartusii13.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/quartusii13.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/quartusii13.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/quartusii13.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/quartusii13.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/quartusii13.0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, d:/quartusii13.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/quartusii13.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/quartusii13.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/quartusii13.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/quartusii13.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/db/altsyncram_b4c1.tdf
source_file = 1, C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/db/altsyncram_gkd2.tdf
source_file = 1, C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/program1.mif
source_file = 1, d:/quartusii13.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd
source_file = 1, d:/quartusii13.0/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/cont.bdf
source_file = 1, C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/counterld.bdf
source_file = 1, d:/quartusii13.0/quartus/libraries/others/maxplus2/74161.tdf
source_file = 1, d:/quartusii13.0/quartus/libraries/megafunctions/aglobal.inc
source_file = 1, d:/quartusii13.0/quartus/libraries/others/maxplus2/f74161.bdf
source_file = 1, C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/formadd.bdf
source_file = 1, C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/sel218x.bdf
source_file = 1, C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/sel21.bdf
source_file = 1, d:/quartusii13.0/quartus/libraries/others/maxplus2/74153.bdf
source_file = 1, C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/ryzen7.bdf
source_file = 1, d:/quartusii13.0/quartus/libraries/others/maxplus2/74181.bdf
source_file = 1, d:/quartusii13.0/quartus/libraries/others/maxplus2/74182.bdf
source_file = 1, C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/sigencoder2.bdf
source_file = 1, C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/ram2.vhd
source_file = 1, C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/db/altsyncram_1sj1.tdf
source_file = 1, C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/db/altsyncram_d3a2.tdf
source_file = 1, C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/ram.mif
source_file = 1, C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/regmar.bdf
source_file = 1, d:/quartusii13.0/quartus/libraries/others/maxplus2/74273.bdf
source_file = 1, C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/mmucontroler.bdf
source_file = 1, C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/cs_ip.bdf
source_file = 1, d:/quartusii13.0/quartus/libraries/others/maxplus2/74139.bdf
source_file = 1, C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/mulu.bdf
source_file = 1, C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/mul4.bdf
source_file = 1, d:/quartusii13.0/quartus/libraries/others/maxplus2/74283.tdf
source_file = 1, d:/quartusii13.0/quartus/libraries/others/maxplus2/f74283.bdf
source_file = 1, d:/quartusii13.0/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, d:/quartusii13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd
design_name = proj3_t1
instance = comp, \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 , inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 , CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 , CROM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~2 , CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~2, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~4 , CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~4, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~6 , CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~6, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~8 , CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~8, proj3_t1, 1
instance = comp, \MMU|inst1|43~0 , MMU|inst1|43~0, proj3_t1, 1
instance = comp, \CS|inst5 , CS|inst5, proj3_t1, 1
instance = comp, \MMU|inst1|45~0 , MMU|inst1|45~0, proj3_t1, 1
instance = comp, \muluinst|inst3|inst1|sub|96~0 , muluinst|inst3|inst1|sub|96~0, proj3_t1, 1
instance = comp, \muluinst|inst3|inst2|sub|105~2 , muluinst|inst3|inst2|sub|105~2, proj3_t1, 1
instance = comp, \R1|inst2 , R1|inst2, proj3_t1, 1
instance = comp, \BSEL|inst13~0 , BSEL|inst13~0, proj3_t1, 1
instance = comp, \BSEL|inst13~1 , BSEL|inst13~1, proj3_t1, 1
instance = comp, \CS|inst3 , CS|inst3, proj3_t1, 1
instance = comp, \MMU|inst|43~0 , MMU|inst|43~0, proj3_t1, 1
instance = comp, \inst1|inst|46~0 , inst1|inst|46~0, proj3_t1, 1
instance = comp, \inst1|inst1|48~0 , inst1|inst1|48~0, proj3_t1, 1
instance = comp, \inst1|inst|75~0 , inst1|inst|75~0, proj3_t1, 1
instance = comp, \BSEL|inst15~0 , BSEL|inst15~0, proj3_t1, 1
instance = comp, \R1|inst1 , R1|inst1, proj3_t1, 1
instance = comp, \BSEL|inst14~0 , BSEL|inst14~0, proj3_t1, 1
instance = comp, \R1|inst , R1|inst, proj3_t1, 1
instance = comp, \inst1|inst|77~0 , inst1|inst|77~0, proj3_t1, 1
instance = comp, \inst1|inst1|77 , inst1|inst1|77, proj3_t1, 1
instance = comp, \muluinst|inst3|inst|sub|78 , muluinst|inst3|inst|sub|78, proj3_t1, 1
instance = comp, \inst1|inst1|81 , inst1|inst1|81, proj3_t1, 1
instance = comp, \inst1|inst1|80 , inst1|inst1|80, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , CROM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , CROM1|altsyncram_component|auto_generated|mgl_prim2|tdo~0, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , inst3|altsyncram_component|auto_generated|mgl_prim2|tdo~0, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 , CROM1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , CROM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, proj3_t1, 1
instance = comp, \inst9031|17 , inst9031|17, proj3_t1, 1
instance = comp, \inst9031|19 , inst9031|19, proj3_t1, 1
instance = comp, \inst9031|22 , inst9031|22, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~4 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~4, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~7 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~7, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2, proj3_t1, 1
instance = comp, \inst9031|20 , inst9031|20, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, proj3_t1, 1
instance = comp, \muluinst|inst3|inst2|sub|105~3 , muluinst|inst3|inst2|sub|105~3, proj3_t1, 1
instance = comp, \DBSEL|inst4|inst|9~4 , DBSEL|inst4|inst|9~4, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~12, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21, proj3_t1, 1
instance = comp, \CPIN~input , CPIN~input, proj3_t1, 1
instance = comp, \DCLK~input , DCLK~input, proj3_t1, 1
instance = comp, \inst9031|17~clkctrl , inst9031|17~clkctrl, proj3_t1, 1
instance = comp, \inst9031|19~clkctrl , inst9031|19~clkctrl, proj3_t1, 1
instance = comp, \inst9031|20~clkctrl , inst9031|20~clkctrl, proj3_t1, 1
instance = comp, \inst9031|22~clkctrl , inst9031|22~clkctrl, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder , CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, proj3_t1, 1
instance = comp, \r0_0~output , r0_0~output, proj3_t1, 1
instance = comp, \r0_1~output , r0_1~output, proj3_t1, 1
instance = comp, \r0_2~output , r0_2~output, proj3_t1, 1
instance = comp, \r0_3~output , r0_3~output, proj3_t1, 1
instance = comp, \r0_4~output , r0_4~output, proj3_t1, 1
instance = comp, \r0_5~output , r0_5~output, proj3_t1, 1
instance = comp, \r0_6~output , r0_6~output, proj3_t1, 1
instance = comp, \r0_7~output , r0_7~output, proj3_t1, 1
instance = comp, \ip_0~output , ip_0~output, proj3_t1, 1
instance = comp, \ip_1~output , ip_1~output, proj3_t1, 1
instance = comp, \ip_2~output , ip_2~output, proj3_t1, 1
instance = comp, \ip_3~output , ip_3~output, proj3_t1, 1
instance = comp, \ip_4~output , ip_4~output, proj3_t1, 1
instance = comp, \ip_5~output , ip_5~output, proj3_t1, 1
instance = comp, \ip_6~output , ip_6~output, proj3_t1, 1
instance = comp, \ip_7~output , ip_7~output, proj3_t1, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, proj3_t1, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, proj3_t1, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, proj3_t1, 1
instance = comp, \~GND , ~GND, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~4, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~5, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~4 , inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~4, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~0, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~1, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10 , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , CROM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , CROM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~3, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|sdr~0 , CROM1|altsyncram_component|auto_generated|mgl_prim2|sdr~0, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~0 , CROM1|altsyncram_component|auto_generated|mgl_prim2|Add1~0, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder , CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~13 , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~13, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~14 , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~14, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3 , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , CROM1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , CROM1|altsyncram_component|auto_generated|mgl_prim2|tdo~1, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12 , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11 , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4 , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , inst3|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , inst3|altsyncram_component|auto_generated|mgl_prim2|tdo~1, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~6, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~7, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2], proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , CROM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, proj3_t1, 1
instance = comp, \HLTIN~input , HLTIN~input, proj3_t1, 1
instance = comp, \ON_OFF~input , ON_OFF~input, proj3_t1, 1
instance = comp, \inst64|inst5~feeder , inst64|inst5~feeder, proj3_t1, 1
instance = comp, \inst64|inst5 , inst64|inst5, proj3_t1, 1
instance = comp, \inst64|inst8 , inst64|inst8, proj3_t1, 1
instance = comp, \inst64|inst8~clkctrl , inst64|inst8~clkctrl, proj3_t1, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , CROM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , CROM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], proj3_t1, 1
instance = comp, \BSEL|inst12~0 , BSEL|inst12~0, proj3_t1, 1
instance = comp, \ASEL|inst8~0 , ASEL|inst8~0, proj3_t1, 1
instance = comp, \DBSEL|inst|inst|9~0 , DBSEL|inst|inst|9~0, proj3_t1, 1
instance = comp, \R1|inst7 , R1|inst7, proj3_t1, 1
instance = comp, \BSEL|inst8~0 , BSEL|inst8~0, proj3_t1, 1
instance = comp, \BSEL|inst8~1 , BSEL|inst8~1, proj3_t1, 1
instance = comp, \inst1|inst1|46~0 , inst1|inst1|46~0, proj3_t1, 1
instance = comp, \inst1|inst1|43 , inst1|inst1|43, proj3_t1, 1
instance = comp, \inst1|inst1|79~0 , inst1|inst1|79~0, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, proj3_t1, 1
instance = comp, \CROM1|altsyncram_component|auto_generated|altsyncram1|q_a[8]~clkctrl , CROM1|altsyncram_component|auto_generated|altsyncram1|q_a[8]~clkctrl, proj3_t1, 1
instance = comp, \MAR|inst|19 , MAR|inst|19, proj3_t1, 1
instance = comp, \MAR|inst|18 , MAR|inst|18, proj3_t1, 1
instance = comp, \MAR|inst|17 , MAR|inst|17, proj3_t1, 1
instance = comp, \R1|inst5 , R1|inst5, proj3_t1, 1
instance = comp, \BSEL|inst10~2 , BSEL|inst10~2, proj3_t1, 1
instance = comp, \muluinst|inst3|inst11~0 , muluinst|inst3|inst11~0, proj3_t1, 1
instance = comp, \ASEL|inst10~0 , ASEL|inst10~0, proj3_t1, 1
instance = comp, \muluinst|inst3|inst5 , muluinst|inst3|inst5, proj3_t1, 1
instance = comp, \muluinst|inst3|inst|sub|78~0 , muluinst|inst3|inst|sub|78~0, proj3_t1, 1
instance = comp, \muluinst|inst3|inst1|sub|93 , muluinst|inst3|inst1|sub|93, proj3_t1, 1
instance = comp, \R0|inst4 , R0|inst4, proj3_t1, 1
instance = comp, \ASEL|inst11~0 , ASEL|inst11~0, proj3_t1, 1
instance = comp, \muluinst|inst3|inst|sub|80~0 , muluinst|inst3|inst|sub|80~0, proj3_t1, 1
instance = comp, \muluinst|inst3|inst|sub|105~0 , muluinst|inst3|inst|sub|105~0, proj3_t1, 1
instance = comp, \muluinst|inst3|inst|sub|80 , muluinst|inst3|inst|sub|80, proj3_t1, 1
instance = comp, \muluinst|inst3|inst1|sub|78 , muluinst|inst3|inst1|sub|78, proj3_t1, 1
instance = comp, \muluinst|inst3|inst16 , muluinst|inst3|inst16, proj3_t1, 1
instance = comp, \DBSEL|inst3|inst|9~0 , DBSEL|inst3|inst|9~0, proj3_t1, 1
instance = comp, \MAR|inst|16 , MAR|inst|16, proj3_t1, 1
instance = comp, \MAR|inst|15 , MAR|inst|15, proj3_t1, 1
instance = comp, \MAR|inst|14~feeder , MAR|inst|14~feeder, proj3_t1, 1
instance = comp, \MAR|inst|14 , MAR|inst|14, proj3_t1, 1
instance = comp, \MAR|inst|13~feeder , MAR|inst|13~feeder, proj3_t1, 1
instance = comp, \MAR|inst|13 , MAR|inst|13, proj3_t1, 1
instance = comp, \MAR|inst|12~feeder , MAR|inst|12~feeder, proj3_t1, 1
instance = comp, \MAR|inst|12 , MAR|inst|12, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, proj3_t1, 1
instance = comp, \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], proj3_t1, 1
instance = comp, \R0|inst6 , R0|inst6, proj3_t1, 1
instance = comp, \ASEL|inst9~0 , ASEL|inst9~0, proj3_t1, 1
instance = comp, \inst1|inst1|44~0 , inst1|inst1|44~0, proj3_t1, 1
instance = comp, \inst1|inst1|47~0 , inst1|inst1|47~0, proj3_t1, 1
instance = comp, \inst1|inst2333|31~0 , inst1|inst2333|31~0, proj3_t1, 1
instance = comp, \IR|inst5 , IR|inst5, proj3_t1, 1
instance = comp, \MMU|inst1|45~1 , MMU|inst1|45~1, proj3_t1, 1
instance = comp, \MMU|inst1|82 , MMU|inst1|82, proj3_t1, 1
instance = comp, \BSEL|inst10~3 , BSEL|inst10~3, proj3_t1, 1
instance = comp, \inst1|inst1|45 , inst1|inst1|45, proj3_t1, 1
instance = comp, \inst1|inst1|82 , inst1|inst1|82, proj3_t1, 1
instance = comp, \muluinst|inst3|inst12~0 , muluinst|inst3|inst12~0, proj3_t1, 1
instance = comp, \DBSEL|inst2|inst|9~0 , DBSEL|inst2|inst|9~0, proj3_t1, 1
instance = comp, \R0|inst5 , R0|inst5, proj3_t1, 1
instance = comp, \inst67|inst52~0 , inst67|inst52~0, proj3_t1, 1
instance = comp, \inst67|inst54~0 , inst67|inst54~0, proj3_t1, 1
instance = comp, \IR|inst4 , IR|inst4, proj3_t1, 1
instance = comp, \CS|inst4 , CS|inst4, proj3_t1, 1
instance = comp, \MMU|inst1|51~0 , MMU|inst1|51~0, proj3_t1, 1
instance = comp, \MMU|inst1|51~1 , MMU|inst1|51~1, proj3_t1, 1
instance = comp, \MMU|inst2333|22 , MMU|inst2333|22, proj3_t1, 1
instance = comp, \R1|inst3 , R1|inst3, proj3_t1, 1
instance = comp, \BSEL|inst12~1 , BSEL|inst12~1, proj3_t1, 1
instance = comp, \BSEL|inst12~2 , BSEL|inst12~2, proj3_t1, 1
instance = comp, \inst1|inst|43~0 , inst1|inst|43~0, proj3_t1, 1
instance = comp, \inst1|inst|43~1 , inst1|inst|43~1, proj3_t1, 1
instance = comp, \inst1|inst2333|31~1 , inst1|inst2333|31~1, proj3_t1, 1
instance = comp, \inst1|inst1|52~0 , inst1|inst1|52~0, proj3_t1, 1
instance = comp, \inst1|inst|66~0 , inst1|inst|66~0, proj3_t1, 1
instance = comp, \DBSEL|inst4|inst|9~2 , DBSEL|inst4|inst|9~2, proj3_t1, 1
instance = comp, \muluinst|inst3|inst|sub|82 , muluinst|inst3|inst|sub|82, proj3_t1, 1
instance = comp, \muluinst|inst3|inst1|sub|105~0 , muluinst|inst3|inst1|sub|105~0, proj3_t1, 1
instance = comp, \muluinst|inst3|inst1|sub|80 , muluinst|inst3|inst1|sub|80, proj3_t1, 1
instance = comp, \DBSEL|inst4|inst|9~3 , DBSEL|inst4|inst|9~3, proj3_t1, 1
instance = comp, \R0|inst3 , R0|inst3, proj3_t1, 1
instance = comp, \R0|inst1 , R0|inst1, proj3_t1, 1
instance = comp, \R0|inst2 , R0|inst2, proj3_t1, 1
instance = comp, \inst67|inst52~1 , inst67|inst52~1, proj3_t1, 1
instance = comp, \inst67|inst52 , inst67|inst52, proj3_t1, 1
instance = comp, \IR|inst7 , IR|inst7, proj3_t1, 1
instance = comp, \BSEL|inst9~1 , BSEL|inst9~1, proj3_t1, 1
instance = comp, \R1|inst6 , R1|inst6, proj3_t1, 1
instance = comp, \BSEL|inst9~0 , BSEL|inst9~0, proj3_t1, 1
instance = comp, \BSEL|inst9~2 , BSEL|inst9~2, proj3_t1, 1
instance = comp, \muluinst|inst3|inst|sub|106~0 , muluinst|inst3|inst|sub|106~0, proj3_t1, 1
instance = comp, \muluinst|inst3|inst|sub|106~1 , muluinst|inst3|inst|sub|106~1, proj3_t1, 1
instance = comp, \muluinst|inst3|inst1|sub|103~0 , muluinst|inst3|inst1|sub|103~0, proj3_t1, 1
instance = comp, \muluinst|inst3|inst1|sub|106~0 , muluinst|inst3|inst1|sub|106~0, proj3_t1, 1
instance = comp, \muluinst|inst3|inst1|sub|107~0 , muluinst|inst3|inst1|sub|107~0, proj3_t1, 1
instance = comp, \muluinst|inst3|inst1|sub|82 , muluinst|inst3|inst1|sub|82, proj3_t1, 1
instance = comp, \muluinst|inst3|inst2|sub|106~0 , muluinst|inst3|inst2|sub|106~0, proj3_t1, 1
instance = comp, \DBSEL|inst7|inst|9~0 , DBSEL|inst7|inst|9~0, proj3_t1, 1
instance = comp, \R0|inst , R0|inst, proj3_t1, 1
instance = comp, \inst1|inst|51~0 , inst1|inst|51~0, proj3_t1, 1
instance = comp, \inst1|inst|77~1 , inst1|inst|77~1, proj3_t1, 1
instance = comp, \inst1|inst|77~2 , inst1|inst|77~2, proj3_t1, 1
instance = comp, \inst1|inst|45~0 , inst1|inst|45~0, proj3_t1, 1
instance = comp, \inst1|inst|48~0 , inst1|inst|48~0, proj3_t1, 1
instance = comp, \inst1|inst|74~0 , inst1|inst|74~0, proj3_t1, 1
instance = comp, \DBSEL|inst7|inst|9~1 , DBSEL|inst7|inst|9~1, proj3_t1, 1
instance = comp, \IR|inst , IR|inst, proj3_t1, 1
instance = comp, \inst902|inst , inst902|inst, proj3_t1, 1
instance = comp, \uPC|inst|sub|110 , uPC|inst|sub|110, proj3_t1, 1
instance = comp, \inst1|inst|44~0 , inst1|inst|44~0, proj3_t1, 1
instance = comp, \inst1|inst|44~1 , inst1|inst|44~1, proj3_t1, 1
instance = comp, \inst1|inst|47~0 , inst1|inst|47~0, proj3_t1, 1
instance = comp, \inst1|inst|75~1 , inst1|inst|75~1, proj3_t1, 1
instance = comp, \inst1|inst|45~1 , inst1|inst|45~1, proj3_t1, 1
instance = comp, \DBSEL|inst6|inst|9~0 , DBSEL|inst6|inst|9~0, proj3_t1, 1
instance = comp, \muluinst|inst3|inst2|sub|82 , muluinst|inst3|inst2|sub|82, proj3_t1, 1
instance = comp, \DBSEL|inst6|inst|9~1 , DBSEL|inst6|inst|9~1, proj3_t1, 1
instance = comp, \IR|inst1 , IR|inst1, proj3_t1, 1
instance = comp, \inst902|inst2 , inst902|inst2, proj3_t1, 1
instance = comp, \uPC|inst|sub|99 , uPC|inst|sub|99, proj3_t1, 1
instance = comp, \muluinst|inst3|inst|sub|76 , muluinst|inst3|inst|sub|76, proj3_t1, 1
instance = comp, \DBSEL|inst1|inst|9~0 , DBSEL|inst1|inst|9~0, proj3_t1, 1
instance = comp, \IR|inst6 , IR|inst6, proj3_t1, 1
instance = comp, \CS|inst6 , CS|inst6, proj3_t1, 1
instance = comp, \MMU|inst1|44~0 , MMU|inst1|44~0, proj3_t1, 1
instance = comp, \MMU|inst1|44~1 , MMU|inst1|44~1, proj3_t1, 1
instance = comp, \MMU|inst2333|22~0 , MMU|inst2333|22~0, proj3_t1, 1
instance = comp, \R1|inst4 , R1|inst4, proj3_t1, 1
instance = comp, \BSEL|inst11~0 , BSEL|inst11~0, proj3_t1, 1
instance = comp, \BSEL|inst11~1 , BSEL|inst11~1, proj3_t1, 1
instance = comp, \muluinst|inst3|inst2|sub|80~0 , muluinst|inst3|inst2|sub|80~0, proj3_t1, 1
instance = comp, \inst1|inst1|51~0 , inst1|inst1|51~0, proj3_t1, 1
instance = comp, \inst1|inst2333|31~2 , inst1|inst2333|31~2, proj3_t1, 1
instance = comp, \inst1|inst|79 , inst1|inst|79, proj3_t1, 1
instance = comp, \DBSEL|inst5|inst|9~0 , DBSEL|inst5|inst|9~0, proj3_t1, 1
instance = comp, \DBSEL|inst5|inst|9~1 , DBSEL|inst5|inst|9~1, proj3_t1, 1
instance = comp, \IR|inst2 , IR|inst2, proj3_t1, 1
instance = comp, \inst902|inst4 , inst902|inst4, proj3_t1, 1
instance = comp, \uPC|inst|sub|87 , uPC|inst|sub|87, proj3_t1, 1
instance = comp, \IR|inst3~feeder , IR|inst3~feeder, proj3_t1, 1
instance = comp, \IR|inst3 , IR|inst3, proj3_t1, 1
instance = comp, \inst902|inst6 , inst902|inst6, proj3_t1, 1
instance = comp, \uPC|inst|sub|9 , uPC|inst|sub|9, proj3_t1, 1
instance = comp, \inst9031|16 , inst9031|16, proj3_t1, 1
instance = comp, \inst9031|16~clkctrl , inst9031|16~clkctrl, proj3_t1, 1
instance = comp, \R0|inst7 , R0|inst7, proj3_t1, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, proj3_t1, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, proj3_t1, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, proj3_t1, 1
