vendor_name = ModelSim
source_file = 1, /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd
source_file = 1, /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd
source_file = 1, /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd
source_file = 1, /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd
source_file = 1, /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd
source_file = 1, /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd
source_file = 1, /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd
source_file = 1, /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd
source_file = 1, /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd
source_file = 1, /home/eloi/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/eloi/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/eloi/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/eloi/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd
source_file = 1, /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd
source_file = 1, /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC.vhd
source_file = 1, /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD.vhd
source_file = 1, /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd
source_file = 1, /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd
source_file = 1, /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd
source_file = 1, /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd
source_file = 1, /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd
source_file = 1, /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd
source_file = 1, /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd
source_file = 1, /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRD/CODIGO/LDRD.vhd
source_file = 1, /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd
source_file = 1, /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd
source_file = 1, /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS.vhd
source_file = 1, /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR.vhd
design_name = hard_block
design_name = LIB
instance = comp, \bloqCP~output\, bloqCP~output, LIB, 1
instance = comp, \bloqBDL~output\, bloqBDL~output, LIB, 1
instance = comp, \inyecBDL~output\, inyecBDL~output, LIB, 1
instance = comp, \inyecDLA~output\, inyecDLA~output, LIB, 1
instance = comp, \reloj~input\, reloj~input, LIB, 1
instance = comp, \pcero~input\, pcero~input, LIB, 1
instance = comp, \B~input\, B~input, LIB, 1
instance = comp, \I~input\, I~input, LIB, 1
instance = comp, \instruc[0]~input\, instruc[0]~input, LIB, 1
instance = comp, \instruc[1]~input\, instruc[1]~input, LIB, 1
instance = comp, \instruc[2]~input\, instruc[2]~input, LIB, 1
instance = comp, \instruc[3]~input\, instruc[3]~input, LIB, 1
instance = comp, \instruc[4]~input\, instruc[4]~input, LIB, 1
instance = comp, \instruc[5]~input\, instruc[5]~input, LIB, 1
instance = comp, \instruc[6]~input\, instruc[6]~input, LIB, 1
instance = comp, \instruc[7]~input\, instruc[7]~input, LIB, 1
instance = comp, \instruc[8]~input\, instruc[8]~input, LIB, 1
instance = comp, \instruc[9]~input\, instruc[9]~input, LIB, 1
instance = comp, \instruc[10]~input\, instruc[10]~input, LIB, 1
instance = comp, \instruc[11]~input\, instruc[11]~input, LIB, 1
instance = comp, \instruc[12]~input\, instruc[12]~input, LIB, 1
instance = comp, \instruc[13]~input\, instruc[13]~input, LIB, 1
instance = comp, \instruc[14]~input\, instruc[14]~input, LIB, 1
instance = comp, \instruc[15]~input\, instruc[15]~input, LIB, 1
instance = comp, \instruc[16]~input\, instruc[16]~input, LIB, 1
instance = comp, \instruc[17]~input\, instruc[17]~input, LIB, 1
instance = comp, \instruc[18]~input\, instruc[18]~input, LIB, 1
instance = comp, \instruc[19]~input\, instruc[19]~input, LIB, 1
instance = comp, \instruc[20]~input\, instruc[20]~input, LIB, 1
instance = comp, \instruc[21]~input\, instruc[21]~input, LIB, 1
instance = comp, \instruc[22]~input\, instruc[22]~input, LIB, 1
instance = comp, \instruc[23]~input\, instruc[23]~input, LIB, 1
instance = comp, \instruc[24]~input\, instruc[24]~input, LIB, 1
instance = comp, \instruc[25]~input\, instruc[25]~input, LIB, 1
instance = comp, \instruc[26]~input\, instruc[26]~input, LIB, 1
instance = comp, \instruc[27]~input\, instruc[27]~input, LIB, 1
instance = comp, \instruc[28]~input\, instruc[28]~input, LIB, 1
instance = comp, \instruc[29]~input\, instruc[29]~input, LIB, 1
instance = comp, \instruc[30]~input\, instruc[30]~input, LIB, 1
instance = comp, \instruc[31]~input\, instruc[31]~input, LIB, 1
