#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Mar  2 13:59:31 2023
# Process ID: 15604
# Current directory: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26792 C:\Users\felix\Documents\DTU\62711_Digital_systems_design\Git\DTU\62711\VHDLV3\VHDL\VHDL_Gruppe4\Datapath\project_2.xpr
# Log file: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/vivado.log
# Journal file: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.xpr
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_module_RF [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_module_RF_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source top_module_RF_tb.tcl
close_sim
launch_simulation
source top_module_RF_tb.tcl
close_sim
launch_simulation
source top_module_RF_tb.tcl
add_files -norecurse -scan_for_includes {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/Top_project1.v C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/function_unit.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/2_input_mux.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/mux2to1.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/Shifter.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/MUX16to1.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_adder.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/mux4to1.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/4in_mux.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/ALU.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/mux2to1_n-bit.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_add.vhd}
import_files -norecurse {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/Top_project1.v C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/function_unit.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/2_input_mux.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/mux2to1.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/Shifter.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/MUX16to1.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_adder.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/mux4to1.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/4in_mux.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/ALU.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/mux2to1_n-bit.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_add.vhd}
export_ip_user_files -of_objects  [get_files C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/4in_mux.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/4in_mux.vhd
close_sim
launch_simulation
launch_simulation
source top_module_RF_tb.tcl
close [ open C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/new/Black_box_datapath.vhd w ]
add_files C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/new/Black_box_datapath.vhd
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Black_box_datapath [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sim_1/new/full_TB.vhd w ]
add_files -fileset sim_1 C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sim_1/new/full_TB.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top full_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
launch_simulation
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Black_box_datapath_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
source Black_box_datapath_tb.tcl
close_sim
launch_simulation
launch_simulation
source Black_box_datapath_tb.tcl
save_wave_config {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg
set_property xsim.view C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg [get_filesets sim_1]
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg
source Black_box_datapath_tb.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg
source Black_box_datapath_tb.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg
source Black_box_datapath_tb.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg
source Black_box_datapath_tb.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg
source Black_box_datapath_tb.tcl
save_wave_config {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg}
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg
source Black_box_datapath_tb.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg
source Black_box_datapath_tb.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg
source Black_box_datapath_tb.tcl
save_wave_config {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg}
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg
source Black_box_datapath_tb.tcl
close_sim
