# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../gf2_mul.v" \
"../../../../../inverter.v" \
"../../../../../real_dom_shared_mul_gf2.v" \
"../../../../../shared_mul_gf2.v" \
"../../../../../tb_inverter.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
