{
 "Files" : [
  {
   "Path" : "D:/Tencent/WXWork/file/WXWork/1688850133589285/Cache/File/2021-09/combat_test_prj/Gowin_DVI_RXTX_RefDesign/project/src/video_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Tencent/WXWork/file/WXWork/1688850133589285/Cache/File/2021-09/combat_test_prj/Gowin_DVI_RXTX_RefDesign/project/src/dvi_rx_top/dvi_rx_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Tencent/WXWork/file/WXWork/1688850133589285/Cache/File/2021-09/combat_test_prj/Gowin_DVI_RXTX_RefDesign/project/src/dvi_tx_top/dvi_tx_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Tencent/WXWork/file/WXWork/1688850133589285/Cache/File/2021-09/combat_test_prj/Gowin_DVI_RXTX_RefDesign/project/src/edid_i2c/EDID_PROM.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Tencent/WXWork/file/WXWork/1688850133589285/Cache/File/2021-09/combat_test_prj/Gowin_DVI_RXTX_RefDesign/project/src/edid_i2c/EDID_PROM_defines.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Tencent/WXWork/file/WXWork/1688850133589285/Cache/File/2021-09/combat_test_prj/Gowin_DVI_RXTX_RefDesign/project/src/edid_i2c/I2C_SLAVE_TOP.vp",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [
  "src/edid_i2c"
 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/Tencent/WXWork/file/WXWork/1688850133589285/Cache/File/2021-09/combat_test_prj/Gowin_DVI_RXTX_RefDesign/project/impl/temp/rtl_parser.result",
 "Top" : "video_top",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}