Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_simulador_behav xil_defaultlib.test_simulador xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'counter_4bit' does not have a parameter named WIDTH [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/video_2/video_2.srcs/sources_1/new/top_module.sv:33]
ERROR: [VRFC 10-3180] cannot find port 'seveSeg' on this module [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/video_2/video_2.srcs/sources_1/new/top_module.sv:44]
ERROR: [VRFC 10-3180] cannot find port 'count' on this module [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/video_2/video_2.srcs/sources_1/new/top_module.sv:43]
WARNING: [VRFC 10-2861] module 'BCD_to_sevenSeg' does not have a parameter named WIDTH [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/video_2/video_2.srcs/sources_1/new/top_module.sv:41]
ERROR: [VRFC 10-3180] cannot find port 'count' on this module [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/video_2/video_2.srcs/sources_1/new/top_module.sv:50]
WARNING: [VRFC 10-2861] module 'fib_rec' does not have a parameter named WIDTH [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/video_2/video_2.srcs/sources_1/new/top_module.sv:48]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
