$comment
	File created using the following command:
		vcd file SECUENCIA_3BITS.msim.vcd -direction
$end
$date
	Mon Feb 19 19:28:34 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module secuencia_3bits_vhd_vec_tst $end
$var wire 1 ! CLK $end
$var wire 1 " RST $end
$var wire 1 # Salida [2] $end
$var wire 1 $ Salida [1] $end
$var wire 1 % Salida [0] $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_CLK $end
$var wire 1 0 ww_RST $end
$var wire 1 1 ww_Salida [2] $end
$var wire 1 2 ww_Salida [1] $end
$var wire 1 3 ww_Salida [0] $end
$var wire 1 4 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 5 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 6 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 7 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 8 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 9 \RST~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 : \RST~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 ; \RST~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 < \RST~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 = \Mux1~0clkctrl_INCLK_bus\ [3] $end
$var wire 1 > \Mux1~0clkctrl_INCLK_bus\ [2] $end
$var wire 1 ? \Mux1~0clkctrl_INCLK_bus\ [1] $end
$var wire 1 @ \Mux1~0clkctrl_INCLK_bus\ [0] $end
$var wire 1 A \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 B \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 C \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 D \Salida[0]~output_o\ $end
$var wire 1 E \Salida[1]~output_o\ $end
$var wire 1 F \Salida[2]~output_o\ $end
$var wire 1 G \CLK~input_o\ $end
$var wire 1 H \Mux2~0_combout\ $end
$var wire 1 I \Mux1~0_combout\ $end
$var wire 1 J \Mux1~0clkctrl_outclk\ $end
$var wire 1 K \EDO[1]~feeder_combout\ $end
$var wire 1 L \RST~input_o\ $end
$var wire 1 M \RST~inputclkctrl_outclk\ $end
$var wire 1 N \EDO[2]~feeder_combout\ $end
$var wire 1 O \Mux0~0_combout\ $end
$var wire 1 P \EDO[0]~feeder_combout\ $end
$var wire 1 Q EDO [2] $end
$var wire 1 R EDO [1] $end
$var wire 1 S EDO [0] $end
$var wire 1 T EDOF [2] $end
$var wire 1 U EDOF [1] $end
$var wire 1 V EDOF [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0&
1'
x(
1)
1*
1+
1,
1-
1.
1/
00
0A
zB
zC
0D
0E
0F
1G
0H
0I
0J
0K
0L
0M
1N
0O
0P
01
02
03
0Q
0R
0S
1T
0U
0V
1=
1>
1?
0@
19
1:
1;
0<
04
05
06
07
08
0#
0$
0%
$end
#10000
1"
10
1L
1<
1M
#30000
0"
0!
00
0/
0G
0L
0<
0M
#40000
1!
1/
1G
#50000
0!
1"
0/
10
1L
0G
1<
1M
#60000
0"
00
0L
0<
0M
#70000
1"
10
1L
1<
1M
#80000
1!
1/
1G
1Q
1F
1H
1O
11
1V
1U
1#
1K
1P
#90000
0!
0/
0G
#130000
1!
0"
1/
00
0L
1G
0<
1R
1S
1D
1E
0T
0O
0M
13
12
0V
0N
1%
1$
0R
0Q
0S
0P
0D
0F
0E
0H
1T
03
01
02
1N
0U
0%
0$
0#
0K
#140000
0!
0/
0G
#150000
1!
1/
1G
#160000
0!
0/
0G
#180000
1!
1/
1G
#190000
1"
10
1L
1<
1M
#200000
0!
0/
0G
#210000
0"
00
0L
0<
0M
#220000
1!
1/
1G
#230000
0!
1"
0/
10
1L
0G
1<
1M
#240000
0"
00
0L
0<
0M
#250000
1"
1!
10
1/
1G
1L
1<
1M
#260000
0"
0!
00
0/
0G
0L
0<
0M
#270000
1!
1/
1G
#280000
0!
1"
0/
10
1L
0G
1<
1M
#290000
0"
00
0L
0<
0M
#300000
1"
1!
10
1/
1G
1L
1<
1M
#310000
0!
0/
0G
#350000
0"
00
0L
0<
0M
#360000
1"
1!
10
1/
1G
1L
1<
1M
#380000
0"
00
0L
0<
0M
#390000
1"
0!
10
0/
0G
1L
1<
1M
#400000
1!
1/
1G
1Q
1F
1H
1O
11
1V
1U
1#
1K
1P
#420000
0"
00
0L
0<
0M
0Q
0F
0H
0O
01
0V
0U
0#
0K
0P
#430000
1"
0!
10
0/
0G
1L
1<
1M
#450000
0"
00
0L
0<
0M
#460000
1"
10
1L
1<
1M
#470000
0"
1!
00
1/
1G
0L
0<
1Q
1F
1H
1O
0M
11
1V
1U
1#
0Q
1K
1P
0F
0H
0O
01
0V
0U
0#
0K
0P
#480000
1"
10
1L
1<
1M
#490000
0"
0!
00
0/
0G
0L
0<
0M
#510000
1!
1/
1G
#520000
1"
10
1L
1<
1M
#530000
0!
0/
0G
#560000
1!
1/
1G
1Q
1F
1H
1O
11
1V
1U
1#
1K
1P
#570000
0!
0/
0G
#580000
1!
0"
1/
00
0L
1G
0<
1R
1S
1D
1E
0T
0O
0M
13
12
0V
0N
1%
1$
0R
0Q
0S
0P
0D
0F
0E
0H
1T
03
01
02
1N
0U
0%
0$
0#
0K
#590000
0!
0/
0G
#600000
1!
1"
1/
10
1L
1G
1<
1M
#610000
0"
00
0L
0<
0M
#630000
1"
10
1L
1<
1M
#650000
0"
00
0L
0<
0M
#660000
1"
0!
10
0/
0G
1L
1<
1M
#670000
0"
00
0L
0<
0M
#680000
1!
1/
1G
#690000
0!
1"
0/
10
1L
0G
1<
1M
#700000
1!
0"
1/
00
0L
1G
0<
1Q
1F
1H
1O
0M
11
1V
1U
1#
0Q
1K
1P
0F
0H
0O
01
0V
0U
0#
0K
0P
#710000
1"
10
1L
1<
1M
#720000
0!
0/
0G
#740000
0"
00
0L
0<
0M
#750000
1"
10
1L
1<
1M
#760000
1!
1/
1G
1Q
1F
1H
1O
11
1V
1U
1#
1K
1P
#770000
0"
00
0L
0<
0M
0Q
0F
0H
0O
01
0V
0U
0#
0K
0P
#780000
1"
10
1L
1<
1M
#790000
0!
0/
0G
#800000
1!
1/
1G
1Q
1F
1H
1O
11
1V
1U
1#
1K
1P
#810000
0"
00
0L
0<
0M
0Q
0F
0H
0O
01
0V
0U
0#
0K
0P
#820000
1"
0!
10
0/
0G
1L
1<
1M
#830000
1!
1/
1G
1Q
1F
1H
1O
11
1V
1U
1#
1K
1P
#870000
0!
0"
0/
00
0L
0G
0<
0M
0Q
0F
0H
0O
01
0V
0U
0#
0K
0P
#880000
1!
1/
1G
#890000
1"
10
1L
1<
1M
#900000
0"
00
0L
0<
0M
#910000
1"
10
1L
1<
1M
#920000
0"
0!
00
0/
0G
0L
0<
0M
#930000
1"
1!
10
1/
1G
1L
1<
1M
#940000
0"
00
0L
0<
0M
#950000
0!
0/
0G
#960000
1!
1/
1G
#970000
0!
0/
0G
#980000
1!
1/
1G
#990000
0!
0/
0G
#1000000
