{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651944200557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651944200567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 07 12:23:20 2022 " "Processing started: Sat May 07 12:23:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651944200567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944200567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab61 -c lab61 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab61 -c lab61" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944200567 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651944202698 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651944202698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_barrel.sv 1 1 " "Found 1 design units, including 1 entities, in source file tank_barrel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tank_barrel " "Found entity 1: tank_barrel" {  } { { "tank_barrel.sv" "" { Text "C:/Users/exobo/Courses/385fp/tank_barrel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upgrade_speed.sv 1 1 " "Found 1 design units, including 1 entities, in source file upgrade_speed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 upgrade_speed " "Found entity 1: upgrade_speed" {  } { { "upgrade_speed.sv" "" { Text "C:/Users/exobo/Courses/385fp/upgrade_speed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upgrade_bullet.sv 1 1 " "Found 1 design units, including 1 entities, in source file upgrade_bullet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 upgrade_bullet " "Found entity 1: upgrade_bullet" {  } { { "upgrade_bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/upgrade_bullet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upgrade_armor.sv 1 1 " "Found 1 design units, including 1 entities, in source file upgrade_armor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 upgrade_armor " "Found entity 1: upgrade_armor" {  } { { "upgrade_armor.sv" "" { Text "C:/Users/exobo/Courses/385fp/upgrade_armor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank2.sv 1 1 " "Found 1 design units, including 1 entities, in source file tank2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tank2 " "Found entity 1: tank2" {  } { { "tank2.sv" "" { Text "C:/Users/exobo/Courses/385fp/tank2.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank.sv 1 1 " "Found 1 design units, including 1 entities, in source file tank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tank " "Found entity 1: tank" {  } { { "tank.sv" "" { Text "C:/Users/exobo/Courses/385fp/tank.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrier_param_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file barrier_param_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barrier_param_gen " "Found entity 1: barrier_param_gen" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hit_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file hit_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hit_detector " "Found entity 1: hit_detector" {  } { { "hit_detector.sv" "" { Text "C:/Users/exobo/Courses/385fp/hit_detector.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrier.sv 1 1 " "Found 1 design units, including 1 entities, in source file barrier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barrier " "Found entity 1: barrier" {  } { { "barrier.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullet2.sv 1 1 " "Found 1 design units, including 1 entities, in source file bullet2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet2 " "Found entity 1: bullet2" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullet.sv 1 1 " "Found 1 design units, including 1 entities, in source file bullet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet " "Found entity 1: bullet" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/fp_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/fp_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc " "Found entity 1: fp_soc" {  } { { "fp_soc/synthesis/fp_soc.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fp_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fp_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_irq_mapper " "Found entity 1: fp_soc_irq_mapper" {  } { { "fp_soc/synthesis/submodules/fp_soc_irq_mapper.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_mm_interconnect_0 " "Found entity 1: fp_soc_mm_interconnect_0" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: fp_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: fp_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "fp_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "fp_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "fp_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "fp_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "fp_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "fp_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_mm_interconnect_0_rsp_mux " "Found entity 1: fp_soc_mm_interconnect_0_rsp_mux" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217827 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_mm_interconnect_0_rsp_demux " "Found entity 1: fp_soc_mm_interconnect_0_rsp_demux" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_mm_interconnect_0_cmd_mux " "Found entity 1: fp_soc_mm_interconnect_0_cmd_mux" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_mm_interconnect_0_cmd_demux " "Found entity 1: fp_soc_mm_interconnect_0_cmd_demux" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "fp_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "fp_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file fp_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "fp_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217895 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "fp_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217895 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "fp_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217895 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "fp_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217895 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "fp_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217895 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "fp_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651944217910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "fp_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "fp_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "fp_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651944217935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "fp_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "fp_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "fp_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fp_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at fp_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651944217968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fp_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at fp_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651944217968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: fp_soc_mm_interconnect_0_router_007_default_decode" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217974 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_soc_mm_interconnect_0_router_007 " "Found entity 2: fp_soc_mm_interconnect_0_router_007" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fp_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at fp_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651944217981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fp_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at fp_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651944217981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: fp_soc_mm_interconnect_0_router_002_default_decode" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217987 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_soc_mm_interconnect_0_router_002 " "Found entity 2: fp_soc_mm_interconnect_0_router_002" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944217987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944217987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fp_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at fp_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651944217993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fp_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at fp_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651944217994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_mm_interconnect_0_router_default_decode " "Found entity 1: fp_soc_mm_interconnect_0_router_default_decode" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218001 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_soc_mm_interconnect_0_router " "Found entity 2: fp_soc_mm_interconnect_0_router" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "fp_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "fp_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "fp_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_usb_rst " "Found entity 1: fp_soc_usb_rst" {  } { { "fp_soc/synthesis/submodules/fp_soc_usb_rst.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_usb_gpx " "Found entity 1: fp_soc_usb_gpx" {  } { { "fp_soc/synthesis/submodules/fp_soc_usb_gpx.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_timer_0 " "Found entity 1: fp_soc_timer_0" {  } { { "fp_soc/synthesis/submodules/fp_soc_timer_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_sysid_qsys_0 " "Found entity 1: fp_soc_sysid_qsys_0" {  } { { "fp_soc/synthesis/submodules/fp_soc_sysid_qsys_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_spi_0 " "Found entity 1: fp_soc_spi_0" {  } { { "fp_soc/synthesis/submodules/fp_soc_spi_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_sdram_pll_dffpipe_l2c " "Found entity 1: fp_soc_sdram_pll_dffpipe_l2c" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218142 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_soc_sdram_pll_stdsync_sv6 " "Found entity 2: fp_soc_sdram_pll_stdsync_sv6" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218142 ""} { "Info" "ISGN_ENTITY_NAME" "3 fp_soc_sdram_pll_altpll_vg92 " "Found entity 3: fp_soc_sdram_pll_altpll_vg92" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218142 ""} { "Info" "ISGN_ENTITY_NAME" "4 fp_soc_sdram_pll " "Found entity 4: fp_soc_sdram_pll" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file fp_soc/synthesis/submodules/fp_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_sdram_input_efifo_module " "Found entity 1: fp_soc_sdram_input_efifo_module" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218160 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_soc_sdram " "Found entity 2: fp_soc_sdram" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_onchip_memory2_0 " "Found entity 1: fp_soc_onchip_memory2_0" {  } { { "fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_nios2_gen2_0 " "Found entity 1: fp_soc_nios2_gen2_0" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: fp_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218273 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: fp_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218273 ""} { "Info" "ISGN_ENTITY_NAME" "3 fp_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: fp_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218273 ""} { "Info" "ISGN_ENTITY_NAME" "4 fp_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: fp_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218273 ""} { "Info" "ISGN_ENTITY_NAME" "5 fp_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: fp_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218273 ""} { "Info" "ISGN_ENTITY_NAME" "6 fp_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: fp_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218273 ""} { "Info" "ISGN_ENTITY_NAME" "7 fp_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: fp_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218273 ""} { "Info" "ISGN_ENTITY_NAME" "8 fp_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: fp_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218273 ""} { "Info" "ISGN_ENTITY_NAME" "9 fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218273 ""} { "Info" "ISGN_ENTITY_NAME" "10 fp_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: fp_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218273 ""} { "Info" "ISGN_ENTITY_NAME" "11 fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218273 ""} { "Info" "ISGN_ENTITY_NAME" "12 fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218273 ""} { "Info" "ISGN_ENTITY_NAME" "13 fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218273 ""} { "Info" "ISGN_ENTITY_NAME" "14 fp_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: fp_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218273 ""} { "Info" "ISGN_ENTITY_NAME" "15 fp_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: fp_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218273 ""} { "Info" "ISGN_ENTITY_NAME" "16 fp_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: fp_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218273 ""} { "Info" "ISGN_ENTITY_NAME" "17 fp_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: fp_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218273 ""} { "Info" "ISGN_ENTITY_NAME" "18 fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218273 ""} { "Info" "ISGN_ENTITY_NAME" "19 fp_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: fp_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218273 ""} { "Info" "ISGN_ENTITY_NAME" "20 fp_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: fp_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218273 ""} { "Info" "ISGN_ENTITY_NAME" "21 fp_soc_nios2_gen2_0_cpu " "Found entity 21: fp_soc_nios2_gen2_0_cpu" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: fp_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: fp_soc_nios2_gen2_0_cpu_test_bench" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_leds_pio " "Found entity 1: fp_soc_leds_pio" {  } { { "fp_soc/synthesis/submodules/fp_soc_leds_pio.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_keycode " "Found entity 1: fp_soc_keycode" {  } { { "fp_soc/synthesis/submodules/fp_soc_keycode.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_key " "Found entity 1: fp_soc_key" {  } { { "fp_soc/synthesis/submodules/fp_soc_key.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: fp_soc_jtag_uart_0_sim_scfifo_w" {  } { { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218386 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_soc_jtag_uart_0_scfifo_w " "Found entity 2: fp_soc_jtag_uart_0_scfifo_w" {  } { { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218386 ""} { "Info" "ISGN_ENTITY_NAME" "3 fp_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: fp_soc_jtag_uart_0_sim_scfifo_r" {  } { { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218386 ""} { "Info" "ISGN_ENTITY_NAME" "4 fp_soc_jtag_uart_0_scfifo_r " "Found entity 4: fp_soc_jtag_uart_0_scfifo_r" {  } { { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218386 ""} { "Info" "ISGN_ENTITY_NAME" "5 fp_soc_jtag_uart_0 " "Found entity 5: fp_soc_jtag_uart_0" {  } { { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_hex_digits_pio " "Found entity 1: fp_soc_hex_digits_pio" {  } { { "fp_soc/synthesis/submodules/fp_soc_hex_digits_pio.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/exobo/Courses/385fp/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62 " "Found entity 1: lab62" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218429 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/exobo/Courses/385fp/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651944218438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/exobo/Courses/385fp/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/exobo/Courses/385fp/Color_Mapper.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944218460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944218460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset_arena lab62.sv(196) " "Verilog HDL Implicit Net warning at lab62.sv(196): created implicit net for \"Reset_arena\"" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 196 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944218462 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fp_soc_sdram.v(318) " "Verilog HDL or VHDL warning at fp_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651944218500 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fp_soc_sdram.v(328) " "Verilog HDL or VHDL warning at fp_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651944218500 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fp_soc_sdram.v(338) " "Verilog HDL or VHDL warning at fp_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651944218500 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fp_soc_sdram.v(682) " "Verilog HDL or VHDL warning at fp_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651944218504 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fp_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at fp_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "fp_soc/synthesis/submodules/fp_soc_spi_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651944218507 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab62 " "Elaborating entity \"lab62\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651944218931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "lab62.sv" "hex_driver4" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944219054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc fp_soc:u0 " "Elaborating entity \"fp_soc\" for hierarchy \"fp_soc:u0\"" {  } { { "lab62.sv" "u0" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944219095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_hex_digits_pio fp_soc:u0\|fp_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"fp_soc_hex_digits_pio\" for hierarchy \"fp_soc:u0\|fp_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "fp_soc/synthesis/fp_soc.v" "hex_digits_pio" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944219161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_jtag_uart_0 fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"fp_soc_jtag_uart_0\" for hierarchy \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "fp_soc/synthesis/fp_soc.v" "jtag_uart_0" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944219187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_jtag_uart_0_scfifo_w fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"fp_soc_jtag_uart_0_scfifo_w\" for hierarchy \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "the_fp_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944219220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944219707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944219721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944219721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944219721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944219721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944219721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944219721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944219721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944219721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944219721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944219721 ""}  } { { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651944219721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944219841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944219841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944219850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944219905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944219905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/exobo/Courses/385fp/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944219918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944219974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944219974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/exobo/Courses/385fp/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944219990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944220093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944220093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/exobo/Courses/385fp/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944220107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944220210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944220210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/exobo/Courses/385fp/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944220223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944220334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944220334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/exobo/Courses/385fp/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944220346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_jtag_uart_0_scfifo_r fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_r:the_fp_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"fp_soc_jtag_uart_0_scfifo_r\" for hierarchy \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_r:the_fp_soc_jtag_uart_0_scfifo_r\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "the_fp_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944220400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fp_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fp_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "fp_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944220972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fp_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fp_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944221011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fp_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fp_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944221012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944221012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944221012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944221012 ""}  } { { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651944221012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fp_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fp_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944222142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fp_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fp_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944222388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_key fp_soc:u0\|fp_soc_key:key " "Elaborating entity \"fp_soc_key\" for hierarchy \"fp_soc:u0\|fp_soc_key:key\"" {  } { { "fp_soc/synthesis/fp_soc.v" "key" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944222475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_keycode fp_soc:u0\|fp_soc_keycode:keycode " "Elaborating entity \"fp_soc_keycode\" for hierarchy \"fp_soc:u0\|fp_soc_keycode:keycode\"" {  } { { "fp_soc/synthesis/fp_soc.v" "keycode" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944222500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_leds_pio fp_soc:u0\|fp_soc_leds_pio:leds_pio " "Elaborating entity \"fp_soc_leds_pio\" for hierarchy \"fp_soc:u0\|fp_soc_leds_pio:leds_pio\"" {  } { { "fp_soc/synthesis/fp_soc.v" "leds_pio" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944222550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0 fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"fp_soc_nios2_gen2_0\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "fp_soc/synthesis/fp_soc.v" "nios2_gen2_0" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944222574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944222608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_test_bench fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_test_bench:the_fp_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_test_bench:the_fp_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944222797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_register_bank_a_module fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_register_bank_a_module:fp_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_register_bank_a_module:fp_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "fp_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944222836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_register_bank_a_module:fp_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_register_bank_a_module:fp_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944223038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_register_bank_a_module:fp_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_register_bank_a_module:fp_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944223054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_register_bank_a_module:fp_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_register_bank_a_module:fp_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944223054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944223054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944223054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944223054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944223054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944223054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944223054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944223054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944223054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944223054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944223054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944223054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944223054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944223054 ""}  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651944223054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944223177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944223177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_register_bank_a_module:fp_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_register_bank_a_module:fp_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944223183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_register_bank_b_module fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_register_bank_b_module:fp_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_register_bank_b_module:fp_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "fp_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944223256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944223390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci_debug fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944223441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944223523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944223537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944223537 ""}  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651944223537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci_break fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_break:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_break:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944223560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci_xbrk fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944223635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci_dbrk fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944223656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci_itrace fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944223682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944223710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci_td_mode fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|fp_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:fp_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|fp_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:fp_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "fp_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944223823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944223849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|fp_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|fp_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944223923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944223948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944223973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci_pib fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944223996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci_im fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_im:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_im:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944224016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_avalon_reg fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_fp_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_fp_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944224044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_ocimem fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_ocimem:the_fp_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_ocimem:the_fp_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944224067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_ocimem:the_fp_soc_nios2_gen2_0_cpu_nios2_ocimem\|fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:fp_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_ocimem:the_fp_soc_nios2_gen2_0_cpu_nios2_ocimem\|fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:fp_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "fp_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944224131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_ocimem:the_fp_soc_nios2_gen2_0_cpu_nios2_ocimem\|fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:fp_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_ocimem:the_fp_soc_nios2_gen2_0_cpu_nios2_ocimem\|fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:fp_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944224169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_ocimem:the_fp_soc_nios2_gen2_0_cpu_nios2_ocimem\|fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:fp_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_ocimem:the_fp_soc_nios2_gen2_0_cpu_nios2_ocimem\|fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:fp_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944224191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_ocimem:the_fp_soc_nios2_gen2_0_cpu_nios2_ocimem\|fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:fp_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_ocimem:the_fp_soc_nios2_gen2_0_cpu_nios2_ocimem\|fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:fp_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224192 ""}  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651944224192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944224306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944224306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_ocimem:the_fp_soc_nios2_gen2_0_cpu_nios2_ocimem\|fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:fp_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_ocimem:the_fp_soc_nios2_gen2_0_cpu_nios2_ocimem\|fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:fp_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944224313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944224374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_debug_slave_tck fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|fp_soc_nios2_gen2_0_cpu_debug_slave_tck:the_fp_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|fp_soc_nios2_gen2_0_cpu_debug_slave_tck:the_fp_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_fp_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944224396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944224504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "fp_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944224651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944224662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224662 ""}  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651944224662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944224675 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944224687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944224707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944224748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_onchip_memory2_0 fp_soc:u0\|fp_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"fp_soc_onchip_memory2_0\" for hierarchy \"fp_soc:u0\|fp_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "fp_soc/synthesis/fp_soc.v" "onchip_memory2_0" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944224802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fp_soc:u0\|fp_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fp_soc:u0\|fp_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944224843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_soc:u0\|fp_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fp_soc:u0\|fp_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944224865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_soc:u0\|fp_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"fp_soc:u0\|fp_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fp_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"fp_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944224865 ""}  } { { "fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651944224865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_11g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_11g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_11g1 " "Found entity 1: altsyncram_11g1" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/altsyncram_11g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944224988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944224988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_11g1 fp_soc:u0\|fp_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_11g1:auto_generated " "Elaborating entity \"altsyncram_11g1\" for hierarchy \"fp_soc:u0\|fp_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_11g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944224996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_sdram fp_soc:u0\|fp_soc_sdram:sdram " "Elaborating entity \"fp_soc_sdram\" for hierarchy \"fp_soc:u0\|fp_soc_sdram:sdram\"" {  } { { "fp_soc/synthesis/fp_soc.v" "sdram" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944225430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_sdram_input_efifo_module fp_soc:u0\|fp_soc_sdram:sdram\|fp_soc_sdram_input_efifo_module:the_fp_soc_sdram_input_efifo_module " "Elaborating entity \"fp_soc_sdram_input_efifo_module\" for hierarchy \"fp_soc:u0\|fp_soc_sdram:sdram\|fp_soc_sdram_input_efifo_module:the_fp_soc_sdram_input_efifo_module\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram.v" "the_fp_soc_sdram_input_efifo_module" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944225564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_sdram_pll fp_soc:u0\|fp_soc_sdram_pll:sdram_pll " "Elaborating entity \"fp_soc_sdram_pll\" for hierarchy \"fp_soc:u0\|fp_soc_sdram_pll:sdram_pll\"" {  } { { "fp_soc/synthesis/fp_soc.v" "sdram_pll" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944225596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_sdram_pll_stdsync_sv6 fp_soc:u0\|fp_soc_sdram_pll:sdram_pll\|fp_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"fp_soc_sdram_pll_stdsync_sv6\" for hierarchy \"fp_soc:u0\|fp_soc_sdram_pll:sdram_pll\|fp_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944225623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_sdram_pll_dffpipe_l2c fp_soc:u0\|fp_soc_sdram_pll:sdram_pll\|fp_soc_sdram_pll_stdsync_sv6:stdsync2\|fp_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"fp_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"fp_soc:u0\|fp_soc_sdram_pll:sdram_pll\|fp_soc_sdram_pll_stdsync_sv6:stdsync2\|fp_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944225646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_sdram_pll_altpll_vg92 fp_soc:u0\|fp_soc_sdram_pll:sdram_pll\|fp_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"fp_soc_sdram_pll_altpll_vg92\" for hierarchy \"fp_soc:u0\|fp_soc_sdram_pll:sdram_pll\|fp_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" "sd1" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944225672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_spi_0 fp_soc:u0\|fp_soc_spi_0:spi_0 " "Elaborating entity \"fp_soc_spi_0\" for hierarchy \"fp_soc:u0\|fp_soc_spi_0:spi_0\"" {  } { { "fp_soc/synthesis/fp_soc.v" "spi_0" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944225700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_sysid_qsys_0 fp_soc:u0\|fp_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"fp_soc_sysid_qsys_0\" for hierarchy \"fp_soc:u0\|fp_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "fp_soc/synthesis/fp_soc.v" "sysid_qsys_0" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944225750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_timer_0 fp_soc:u0\|fp_soc_timer_0:timer_0 " "Elaborating entity \"fp_soc_timer_0\" for hierarchy \"fp_soc:u0\|fp_soc_timer_0:timer_0\"" {  } { { "fp_soc/synthesis/fp_soc.v" "timer_0" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944225775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_usb_gpx fp_soc:u0\|fp_soc_usb_gpx:usb_gpx " "Elaborating entity \"fp_soc_usb_gpx\" for hierarchy \"fp_soc:u0\|fp_soc_usb_gpx:usb_gpx\"" {  } { { "fp_soc/synthesis/fp_soc.v" "usb_gpx" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944225840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_usb_rst fp_soc:u0\|fp_soc_usb_rst:usb_rst " "Elaborating entity \"fp_soc_usb_rst\" for hierarchy \"fp_soc:u0\|fp_soc_usb_rst:usb_rst\"" {  } { { "fp_soc/synthesis/fp_soc.v" "usb_rst" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944225881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0 fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"fp_soc_mm_interconnect_0\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "fp_soc/synthesis/fp_soc.v" "mm_interconnect_0" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944225905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944226810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 1580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944226849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 1644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944226890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944226930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 1772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944226970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 1836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944227012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944227045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 1964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944227077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 2028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944227108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 2476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944227223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 2732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944227300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 2813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944227341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 2894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944227378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 2978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944227410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944227444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 3019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944227476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 3603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944227664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944227694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 3644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944227729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 3685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944227882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_router fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_router:router " "Elaborating entity \"fp_soc_mm_interconnect_0_router\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_router:router\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "router" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 5201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944228252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_router_default_decode fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_router:router\|fp_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"fp_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_router:router\|fp_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944228333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_router_002 fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"fp_soc_mm_interconnect_0_router_002\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 5233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944228380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_router_002_default_decode fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_router_002:router_002\|fp_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"fp_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_router_002:router_002\|fp_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944228411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_router_007 fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"fp_soc_mm_interconnect_0_router_007\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_router_007:router_007\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "router_007" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 5313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944228509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_router_007_default_decode fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_router_007:router_007\|fp_soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"fp_soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_router_007:router_007\|fp_soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944228533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 5555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944228780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "fp_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944228804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_cmd_demux fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"fp_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 5674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944228830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_cmd_mux fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"fp_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 5816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944228891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944228926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944228944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_rsp_demux fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"fp_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 6230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944229324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_rsp_mux fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"fp_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 6740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944229489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_mux.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944229639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944229664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 6925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944229716 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651944229729 "|lab62|fp_soc:u0|fp_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651944229730 "|lab62|fp_soc:u0|fp_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651944229730 "|lab62|fp_soc:u0|fp_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 6991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944229796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 7025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944229857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "fp_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944229888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "fp_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944230006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_avalon_st_adapter fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"fp_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 7156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944230115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944230132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_avalon_st_adapter_005 fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"fp_soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 7301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944230212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944230233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_irq_mapper fp_soc:u0\|fp_soc_irq_mapper:irq_mapper " "Elaborating entity \"fp_soc_irq_mapper\" for hierarchy \"fp_soc:u0\|fp_soc_irq_mapper:irq_mapper\"" {  } { { "fp_soc/synthesis/fp_soc.v" "irq_mapper" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944230424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fp_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fp_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "fp_soc/synthesis/fp_soc.v" "rst_controller" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944230440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fp_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fp_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "fp_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944230464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fp_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fp_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "fp_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944230486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fp_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fp_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "fp_soc/synthesis/fp_soc.v" "rst_controller_001" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944230509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upgrade_bullet upgrade_bullet:ub " "Elaborating entity \"upgrade_bullet\" for hierarchy \"upgrade_bullet:ub\"" {  } { { "lab62.sv" "ub" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944230544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upgrade_speed upgrade_speed:us " "Elaborating entity \"upgrade_speed\" for hierarchy \"upgrade_speed:us\"" {  } { { "lab62.sv" "us" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944230561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upgrade_armor upgrade_armor:ua " "Elaborating entity \"upgrade_armor\" for hierarchy \"upgrade_armor:ua\"" {  } { { "lab62.sv" "ua" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944230578 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 upgrade_armor.sv(56) " "Verilog HDL assignment warning at upgrade_armor.sv(56): truncated value with size 32 to match size of target (10)" {  } { { "upgrade_armor.sv" "" { Text "C:/Users/exobo/Courses/385fp/upgrade_armor.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230580 "|lab62|upgrade_armor:ua"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 upgrade_armor.sv(63) " "Verilog HDL assignment warning at upgrade_armor.sv(63): truncated value with size 32 to match size of target (10)" {  } { { "upgrade_armor.sv" "" { Text "C:/Users/exobo/Courses/385fp/upgrade_armor.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230581 "|lab62|upgrade_armor:ua"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 upgrade_armor.sv(71) " "Verilog HDL assignment warning at upgrade_armor.sv(71): truncated value with size 32 to match size of target (10)" {  } { { "upgrade_armor.sv" "" { Text "C:/Users/exobo/Courses/385fp/upgrade_armor.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230581 "|lab62|upgrade_armor:ua"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 upgrade_armor.sv(78) " "Verilog HDL assignment warning at upgrade_armor.sv(78): truncated value with size 32 to match size of target (10)" {  } { { "upgrade_armor.sv" "" { Text "C:/Users/exobo/Courses/385fp/upgrade_armor.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230582 "|lab62|upgrade_armor:ua"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 upgrade_armor.sv(91) " "Verilog HDL assignment warning at upgrade_armor.sv(91): truncated value with size 32 to match size of target (10)" {  } { { "upgrade_armor.sv" "" { Text "C:/Users/exobo/Courses/385fp/upgrade_armor.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230582 "|lab62|upgrade_armor:ua"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 upgrade_armor.sv(98) " "Verilog HDL assignment warning at upgrade_armor.sv(98): truncated value with size 32 to match size of target (10)" {  } { { "upgrade_armor.sv" "" { Text "C:/Users/exobo/Courses/385fp/upgrade_armor.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230582 "|lab62|upgrade_armor:ua"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 upgrade_armor.sv(106) " "Verilog HDL assignment warning at upgrade_armor.sv(106): truncated value with size 32 to match size of target (10)" {  } { { "upgrade_armor.sv" "" { Text "C:/Users/exobo/Courses/385fp/upgrade_armor.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230583 "|lab62|upgrade_armor:ua"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 upgrade_armor.sv(113) " "Verilog HDL assignment warning at upgrade_armor.sv(113): truncated value with size 32 to match size of target (10)" {  } { { "upgrade_armor.sv" "" { Text "C:/Users/exobo/Courses/385fp/upgrade_armor.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230583 "|lab62|upgrade_armor:ua"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrier_param_gen barrier_param_gen:bpg " "Elaborating entity \"barrier_param_gen\" for hierarchy \"barrier_param_gen:bpg\"" {  } { { "lab62.sv" "bpg" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944230610 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 barrier_param_gen.sv(21) " "Verilog HDL assignment warning at barrier_param_gen.sv(21): truncated value with size 32 to match size of target (10)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230611 "|lab62|barrier_param_gen:bpg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 barrier_param_gen.sv(22) " "Verilog HDL assignment warning at barrier_param_gen.sv(22): truncated value with size 32 to match size of target (10)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230611 "|lab62|barrier_param_gen:bpg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 barrier_param_gen.sv(29) " "Verilog HDL assignment warning at barrier_param_gen.sv(29): truncated value with size 32 to match size of target (10)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230612 "|lab62|barrier_param_gen:bpg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 barrier_param_gen.sv(30) " "Verilog HDL assignment warning at barrier_param_gen.sv(30): truncated value with size 32 to match size of target (10)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230612 "|lab62|barrier_param_gen:bpg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Random_BarrierX_Latched barrier_param_gen.sv(15) " "Verilog HDL Always Construct warning at barrier_param_gen.sv(15): inferring latch(es) for variable \"Random_BarrierX_Latched\", which holds its previous value in one or more paths through the always construct" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651944230613 "|lab62|barrier_param_gen:bpg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Random_BarrierY_Latched barrier_param_gen.sv(15) " "Verilog HDL Always Construct warning at barrier_param_gen.sv(15): inferring latch(es) for variable \"Random_BarrierY_Latched\", which holds its previous value in one or more paths through the always construct" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651944230613 "|lab62|barrier_param_gen:bpg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Random_Barrier_Height_Latched barrier_param_gen.sv(15) " "Verilog HDL Always Construct warning at barrier_param_gen.sv(15): inferring latch(es) for variable \"Random_Barrier_Height_Latched\", which holds its previous value in one or more paths through the always construct" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651944230613 "|lab62|barrier_param_gen:bpg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Random_Barrier_Length_Latched barrier_param_gen.sv(15) " "Verilog HDL Always Construct warning at barrier_param_gen.sv(15): inferring latch(es) for variable \"Random_Barrier_Length_Latched\", which holds its previous value in one or more paths through the always construct" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651944230613 "|lab62|barrier_param_gen:bpg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Counter_One barrier_param_gen.sv(15) " "Verilog HDL Always Construct warning at barrier_param_gen.sv(15): inferring latch(es) for variable \"Counter_One\", which holds its previous value in one or more paths through the always construct" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651944230613 "|lab62|barrier_param_gen:bpg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Counter_Two barrier_param_gen.sv(15) " "Verilog HDL Always Construct warning at barrier_param_gen.sv(15): inferring latch(es) for variable \"Counter_Two\", which holds its previous value in one or more paths through the always construct" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651944230613 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_Two\[2\] barrier_param_gen.sv(15) " "Inferred latch for \"Counter_Two\[2\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230617 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_Two\[3\] barrier_param_gen.sv(15) " "Inferred latch for \"Counter_Two\[3\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230617 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_Two\[4\] barrier_param_gen.sv(15) " "Inferred latch for \"Counter_Two\[4\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230617 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_Two\[5\] barrier_param_gen.sv(15) " "Inferred latch for \"Counter_Two\[5\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230617 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_Two\[6\] barrier_param_gen.sv(15) " "Inferred latch for \"Counter_Two\[6\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230617 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_Two\[7\] barrier_param_gen.sv(15) " "Inferred latch for \"Counter_Two\[7\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230617 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_Two\[8\] barrier_param_gen.sv(15) " "Inferred latch for \"Counter_Two\[8\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230617 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_Two\[9\] barrier_param_gen.sv(15) " "Inferred latch for \"Counter_Two\[9\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230617 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_Two\[10\] barrier_param_gen.sv(15) " "Inferred latch for \"Counter_Two\[10\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230617 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_Two\[11\] barrier_param_gen.sv(15) " "Inferred latch for \"Counter_Two\[11\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230617 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_Two\[12\] barrier_param_gen.sv(15) " "Inferred latch for \"Counter_Two\[12\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230617 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_Two\[13\] barrier_param_gen.sv(15) " "Inferred latch for \"Counter_Two\[13\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230617 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_Two\[14\] barrier_param_gen.sv(15) " "Inferred latch for \"Counter_Two\[14\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230618 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_One\[2\] barrier_param_gen.sv(15) " "Inferred latch for \"Counter_One\[2\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230618 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_One\[3\] barrier_param_gen.sv(15) " "Inferred latch for \"Counter_One\[3\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230618 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_One\[4\] barrier_param_gen.sv(15) " "Inferred latch for \"Counter_One\[4\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230618 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_One\[5\] barrier_param_gen.sv(15) " "Inferred latch for \"Counter_One\[5\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230618 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_One\[6\] barrier_param_gen.sv(15) " "Inferred latch for \"Counter_One\[6\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230618 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_One\[7\] barrier_param_gen.sv(15) " "Inferred latch for \"Counter_One\[7\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230618 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_One\[8\] barrier_param_gen.sv(15) " "Inferred latch for \"Counter_One\[8\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230618 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_One\[9\] barrier_param_gen.sv(15) " "Inferred latch for \"Counter_One\[9\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230618 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_One\[10\] barrier_param_gen.sv(15) " "Inferred latch for \"Counter_One\[10\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230618 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_One\[11\] barrier_param_gen.sv(15) " "Inferred latch for \"Counter_One\[11\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230618 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_One\[12\] barrier_param_gen.sv(15) " "Inferred latch for \"Counter_One\[12\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230618 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_One\[13\] barrier_param_gen.sv(15) " "Inferred latch for \"Counter_One\[13\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230619 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_One\[14\] barrier_param_gen.sv(15) " "Inferred latch for \"Counter_One\[14\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230619 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_Barrier_Length_Latched\[0\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_Barrier_Length_Latched\[0\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230619 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_Barrier_Length_Latched\[1\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_Barrier_Length_Latched\[1\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230619 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_Barrier_Length_Latched\[2\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_Barrier_Length_Latched\[2\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230619 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_Barrier_Length_Latched\[3\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_Barrier_Length_Latched\[3\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230619 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_Barrier_Length_Latched\[4\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_Barrier_Length_Latched\[4\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230619 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_Barrier_Length_Latched\[5\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_Barrier_Length_Latched\[5\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230619 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_Barrier_Length_Latched\[6\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_Barrier_Length_Latched\[6\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230619 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_Barrier_Length_Latched\[7\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_Barrier_Length_Latched\[7\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230619 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_Barrier_Length_Latched\[8\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_Barrier_Length_Latched\[8\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230619 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_Barrier_Length_Latched\[9\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_Barrier_Length_Latched\[9\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230620 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_Barrier_Height_Latched\[0\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_Barrier_Height_Latched\[0\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230620 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_Barrier_Height_Latched\[1\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_Barrier_Height_Latched\[1\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230620 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_Barrier_Height_Latched\[2\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_Barrier_Height_Latched\[2\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230620 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_Barrier_Height_Latched\[3\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_Barrier_Height_Latched\[3\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230620 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_Barrier_Height_Latched\[4\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_Barrier_Height_Latched\[4\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230620 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_Barrier_Height_Latched\[5\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_Barrier_Height_Latched\[5\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230620 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_Barrier_Height_Latched\[6\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_Barrier_Height_Latched\[6\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230620 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_Barrier_Height_Latched\[7\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_Barrier_Height_Latched\[7\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230620 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_Barrier_Height_Latched\[8\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_Barrier_Height_Latched\[8\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230620 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_Barrier_Height_Latched\[9\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_Barrier_Height_Latched\[9\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230620 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_BarrierY_Latched\[0\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_BarrierY_Latched\[0\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230621 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_BarrierY_Latched\[1\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_BarrierY_Latched\[1\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230621 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_BarrierY_Latched\[2\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_BarrierY_Latched\[2\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230621 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_BarrierY_Latched\[3\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_BarrierY_Latched\[3\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230621 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_BarrierY_Latched\[4\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_BarrierY_Latched\[4\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230621 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_BarrierY_Latched\[5\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_BarrierY_Latched\[5\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230621 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_BarrierY_Latched\[6\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_BarrierY_Latched\[6\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230621 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_BarrierY_Latched\[7\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_BarrierY_Latched\[7\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230621 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_BarrierY_Latched\[8\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_BarrierY_Latched\[8\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230621 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_BarrierY_Latched\[9\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_BarrierY_Latched\[9\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230621 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_BarrierX_Latched\[0\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_BarrierX_Latched\[0\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230622 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_BarrierX_Latched\[1\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_BarrierX_Latched\[1\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230622 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_BarrierX_Latched\[2\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_BarrierX_Latched\[2\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230622 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_BarrierX_Latched\[3\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_BarrierX_Latched\[3\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230622 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_BarrierX_Latched\[4\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_BarrierX_Latched\[4\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230622 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_BarrierX_Latched\[5\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_BarrierX_Latched\[5\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230622 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_BarrierX_Latched\[6\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_BarrierX_Latched\[6\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230622 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_BarrierX_Latched\[7\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_BarrierX_Latched\[7\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230622 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_BarrierX_Latched\[8\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_BarrierX_Latched\[8\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230622 "|lab62|barrier_param_gen:bpg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Random_BarrierX_Latched\[9\] barrier_param_gen.sv(15) " "Inferred latch for \"Random_BarrierX_Latched\[9\]\" at barrier_param_gen.sv(15)" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944230622 "|lab62|barrier_param_gen:bpg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrier barrier:b1 " "Elaborating entity \"barrier\" for hierarchy \"barrier:b1\"" {  } { { "lab62.sv" "b1" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944230641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank tank:ball " "Elaborating entity \"tank\" for hierarchy \"tank:ball\"" {  } { { "lab62.sv" "ball" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944230709 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(51) " "Verilog HDL assignment warning at tank.sv(51): truncated value with size 32 to match size of target (10)" {  } { { "tank.sv" "" { Text "C:/Users/exobo/Courses/385fp/tank.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230709 "|lab62|tank:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(53) " "Verilog HDL assignment warning at tank.sv(53): truncated value with size 32 to match size of target (10)" {  } { { "tank.sv" "" { Text "C:/Users/exobo/Courses/385fp/tank.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230709 "|lab62|tank:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(70) " "Verilog HDL assignment warning at tank.sv(70): truncated value with size 32 to match size of target (10)" {  } { { "tank.sv" "" { Text "C:/Users/exobo/Courses/385fp/tank.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230710 "|lab62|tank:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(72) " "Verilog HDL assignment warning at tank.sv(72): truncated value with size 32 to match size of target (10)" {  } { { "tank.sv" "" { Text "C:/Users/exobo/Courses/385fp/tank.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230710 "|lab62|tank:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(88) " "Verilog HDL assignment warning at tank.sv(88): truncated value with size 32 to match size of target (10)" {  } { { "tank.sv" "" { Text "C:/Users/exobo/Courses/385fp/tank.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230711 "|lab62|tank:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(90) " "Verilog HDL assignment warning at tank.sv(90): truncated value with size 32 to match size of target (10)" {  } { { "tank.sv" "" { Text "C:/Users/exobo/Courses/385fp/tank.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230711 "|lab62|tank:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(106) " "Verilog HDL assignment warning at tank.sv(106): truncated value with size 32 to match size of target (10)" {  } { { "tank.sv" "" { Text "C:/Users/exobo/Courses/385fp/tank.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230711 "|lab62|tank:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(108) " "Verilog HDL assignment warning at tank.sv(108): truncated value with size 32 to match size of target (10)" {  } { { "tank.sv" "" { Text "C:/Users/exobo/Courses/385fp/tank.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230711 "|lab62|tank:ball"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank2 tank2:ball2 " "Elaborating entity \"tank2\" for hierarchy \"tank2:ball2\"" {  } { { "lab62.sv" "ball2" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944230733 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank2.sv(51) " "Verilog HDL assignment warning at tank2.sv(51): truncated value with size 32 to match size of target (10)" {  } { { "tank2.sv" "" { Text "C:/Users/exobo/Courses/385fp/tank2.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230735 "|lab62|tank2:ball2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank2.sv(53) " "Verilog HDL assignment warning at tank2.sv(53): truncated value with size 32 to match size of target (10)" {  } { { "tank2.sv" "" { Text "C:/Users/exobo/Courses/385fp/tank2.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230735 "|lab62|tank2:ball2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank2.sv(70) " "Verilog HDL assignment warning at tank2.sv(70): truncated value with size 32 to match size of target (10)" {  } { { "tank2.sv" "" { Text "C:/Users/exobo/Courses/385fp/tank2.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230735 "|lab62|tank2:ball2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank2.sv(72) " "Verilog HDL assignment warning at tank2.sv(72): truncated value with size 32 to match size of target (10)" {  } { { "tank2.sv" "" { Text "C:/Users/exobo/Courses/385fp/tank2.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230735 "|lab62|tank2:ball2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank2.sv(88) " "Verilog HDL assignment warning at tank2.sv(88): truncated value with size 32 to match size of target (10)" {  } { { "tank2.sv" "" { Text "C:/Users/exobo/Courses/385fp/tank2.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230736 "|lab62|tank2:ball2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank2.sv(90) " "Verilog HDL assignment warning at tank2.sv(90): truncated value with size 32 to match size of target (10)" {  } { { "tank2.sv" "" { Text "C:/Users/exobo/Courses/385fp/tank2.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230736 "|lab62|tank2:ball2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank2.sv(106) " "Verilog HDL assignment warning at tank2.sv(106): truncated value with size 32 to match size of target (10)" {  } { { "tank2.sv" "" { Text "C:/Users/exobo/Courses/385fp/tank2.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230736 "|lab62|tank2:ball2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank2.sv(108) " "Verilog HDL assignment warning at tank2.sv(108): truncated value with size 32 to match size of target (10)" {  } { { "tank2.sv" "" { Text "C:/Users/exobo/Courses/385fp/tank2.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230736 "|lab62|tank2:ball2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank_barrel tank_barrel:tb1 " "Elaborating entity \"tank_barrel\" for hierarchy \"tank_barrel:tb1\"" {  } { { "lab62.sv" "tb1" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944230758 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank_barrel.sv(22) " "Verilog HDL assignment warning at tank_barrel.sv(22): truncated value with size 32 to match size of target (10)" {  } { { "tank_barrel.sv" "" { Text "C:/Users/exobo/Courses/385fp/tank_barrel.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230759 "|lab62|tank_barrel:tb1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank_barrel.sv(29) " "Verilog HDL assignment warning at tank_barrel.sv(29): truncated value with size 32 to match size of target (10)" {  } { { "tank_barrel.sv" "" { Text "C:/Users/exobo/Courses/385fp/tank_barrel.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230759 "|lab62|tank_barrel:tb1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank_barrel.sv(37) " "Verilog HDL assignment warning at tank_barrel.sv(37): truncated value with size 32 to match size of target (10)" {  } { { "tank_barrel.sv" "" { Text "C:/Users/exobo/Courses/385fp/tank_barrel.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230760 "|lab62|tank_barrel:tb1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank_barrel.sv(44) " "Verilog HDL assignment warning at tank_barrel.sv(44): truncated value with size 32 to match size of target (10)" {  } { { "tank_barrel.sv" "" { Text "C:/Users/exobo/Courses/385fp/tank_barrel.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230761 "|lab62|tank_barrel:tb1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet bullet:bullet " "Elaborating entity \"bullet\" for hierarchy \"bullet:bullet\"" {  } { { "lab62.sv" "bullet" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944230775 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bullet.sv(84) " "Verilog HDL assignment warning at bullet.sv(84): truncated value with size 32 to match size of target (10)" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230777 "|lab62|bullet:bullet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bullet.sv(92) " "Verilog HDL assignment warning at bullet.sv(92): truncated value with size 32 to match size of target (10)" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230777 "|lab62|bullet:bullet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bullet.sv(101) " "Verilog HDL assignment warning at bullet.sv(101): truncated value with size 32 to match size of target (10)" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230777 "|lab62|bullet:bullet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bullet.sv(109) " "Verilog HDL assignment warning at bullet.sv(109): truncated value with size 32 to match size of target (10)" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230778 "|lab62|bullet:bullet"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet2 bullet2:bullet2 " "Elaborating entity \"bullet2\" for hierarchy \"bullet2:bullet2\"" {  } { { "lab62.sv" "bullet2" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944230799 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bullet2.sv(84) " "Verilog HDL assignment warning at bullet2.sv(84): truncated value with size 32 to match size of target (10)" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230800 "|lab62|bullet2:bullet2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bullet2.sv(92) " "Verilog HDL assignment warning at bullet2.sv(92): truncated value with size 32 to match size of target (10)" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230801 "|lab62|bullet2:bullet2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bullet2.sv(101) " "Verilog HDL assignment warning at bullet2.sv(101): truncated value with size 32 to match size of target (10)" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230801 "|lab62|bullet2:bullet2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bullet2.sv(109) " "Verilog HDL assignment warning at bullet2.sv(109): truncated value with size 32 to match size of target (10)" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230801 "|lab62|bullet2:bullet2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hit_detector hit_detector:hd " "Elaborating entity \"hit_detector\" for hierarchy \"hit_detector:hd\"" {  } { { "lab62.sv" "hd" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944230821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga\"" {  } { { "lab62.sv" "vga" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944230865 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/exobo/Courses/385fp/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230865 "|lab62|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/exobo/Courses/385fp/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651944230865 "|lab62|vga_controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:colormapper " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:colormapper\"" {  } { { "lab62.sv" "colormapper" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944230885 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651944234844 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.05.07.12:24:01 Progress: Loading sldc3a581be/alt_sld_fab_wrapper_hw.tcl " "2022.05.07.12:24:01 Progress: Loading sldc3a581be/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944241221 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944245526 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944245857 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944248684 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944248880 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944249021 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944249210 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944249220 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944249221 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651944249968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc3a581be/alt_sld_fab.v" "" { Text "C:/Users/exobo/Courses/385fp/db/ip/sldc3a581be/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944250450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944250450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/exobo/Courses/385fp/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944250592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944250592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/exobo/Courses/385fp/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944250649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944250649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/exobo/Courses/385fp/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944250783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944250783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/exobo/Courses/385fp/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944250923 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/exobo/Courses/385fp/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944250923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944250923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/exobo/Courses/385fp/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944251033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944251033 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1651944259610 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1651944259610 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormapper\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormapper\|Mult2\"" {  } { { "Color_Mapper.sv" "Mult2" { Text "C:/Users/exobo/Courses/385fp/Color_Mapper.sv" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651944266883 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormapper\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormapper\|Mult3\"" {  } { { "Color_Mapper.sv" "Mult3" { Text "C:/Users/exobo/Courses/385fp/Color_Mapper.sv" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651944266883 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormapper\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormapper\|Mult0\"" {  } { { "Color_Mapper.sv" "Mult0" { Text "C:/Users/exobo/Courses/385fp/Color_Mapper.sv" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651944266883 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormapper\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormapper\|Mult1\"" {  } { { "Color_Mapper.sv" "Mult1" { Text "C:/Users/exobo/Courses/385fp/Color_Mapper.sv" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651944266883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "barrier_param_gen:bpg\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"barrier_param_gen:bpg\|Mod1\"" {  } { { "barrier_param_gen.sv" "Mod1" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651944266883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "barrier_param_gen:bpg2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"barrier_param_gen:bpg2\|Mod1\"" {  } { { "barrier_param_gen.sv" "Mod1" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651944266883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "barrier_param_gen:bpg3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"barrier_param_gen:bpg3\|Mod1\"" {  } { { "barrier_param_gen.sv" "Mod1" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651944266883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "barrier_param_gen:bpg4\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"barrier_param_gen:bpg4\|Mod1\"" {  } { { "barrier_param_gen.sv" "Mod1" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651944266883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "barrier_param_gen:bpg\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"barrier_param_gen:bpg\|Mod0\"" {  } { { "barrier_param_gen.sv" "Mod0" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651944266883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "barrier_param_gen:bpg2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"barrier_param_gen:bpg2\|Mod0\"" {  } { { "barrier_param_gen.sv" "Mod0" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651944266883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "barrier_param_gen:bpg3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"barrier_param_gen:bpg3\|Mod0\"" {  } { { "barrier_param_gen.sv" "Mod0" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651944266883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "barrier_param_gen:bpg4\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"barrier_param_gen:bpg4\|Mod0\"" {  } { { "barrier_param_gen.sv" "Mod0" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651944266883 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651944266883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormapper\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"color_mapper:colormapper\|lpm_mult:Mult2\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/exobo/Courses/385fp/Color_Mapper.sv" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944267119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormapper\|lpm_mult:Mult2 " "Instantiated megafunction \"color_mapper:colormapper\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944267119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944267119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944267119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944267119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944267119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944267119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944267119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944267119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944267119 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/exobo/Courses/385fp/Color_Mapper.sv" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651944267119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgs " "Found entity 1: mult_fgs" {  } { { "db/mult_fgs.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/mult_fgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944267228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944267228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "barrier_param_gen:bpg\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"barrier_param_gen:bpg\|lpm_divide:Mod1\"" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944267590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "barrier_param_gen:bpg\|lpm_divide:Mod1 " "Instantiated megafunction \"barrier_param_gen:bpg\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944267590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944267590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944267590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944267590 ""}  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651944267590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nll " "Found entity 1: lpm_divide_nll" {  } { { "db/lpm_divide_nll.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/lpm_divide_nll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944267706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944267706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944267768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944267768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mhe " "Found entity 1: alt_u_div_mhe" {  } { { "db/alt_u_div_mhe.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/alt_u_div_mhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944267849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944267849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944267989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944267989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944268112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944268112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "barrier_param_gen:bpg\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"barrier_param_gen:bpg\|lpm_divide:Mod0\"" {  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944268777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "barrier_param_gen:bpg\|lpm_divide:Mod0 " "Instantiated megafunction \"barrier_param_gen:bpg\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944268777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944268777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944268777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651944268777 ""}  } { { "barrier_param_gen.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier_param_gen.sv" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651944268777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mll " "Found entity 1: lpm_divide_mll" {  } { { "db/lpm_divide_mll.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/lpm_divide_mll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944268915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944268915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944269000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944269000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_khe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_khe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_khe " "Found entity 1: alt_u_div_khe" {  } { { "db/alt_u_div_khe.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/alt_u_div_khe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944269116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944269116 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651944272015 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651944272531 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651944272531 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651944272531 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651944272531 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651944272531 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1651944272531 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651944272532 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651944272532 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651944272532 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651944272532 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651944272532 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651944272532 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651944272532 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651944272532 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1651944272532 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1651944272532 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1651944272532 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v" 442 -1 0 } } { "tank2.sv" "" { Text "C:/Users/exobo/Courses/385fp/tank2.sv" 39 -1 0 } } { "tank.sv" "" { Text "C:/Users/exobo/Courses/385fp/tank.sv" 39 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "fp_soc/synthesis/submodules/fp_soc_sdram.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v" 356 -1 0 } } { "fp_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 17 -1 0 } } { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 17 -1 0 } } { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 352 -1 0 } } { "fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "fp_soc/synthesis/submodules/fp_soc_sdram.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "fp_soc/synthesis/submodules/fp_soc_spi_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_spi_0.v" 243 -1 0 } } { "fp_soc/synthesis/submodules/fp_soc_spi_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_spi_0.v" 132 -1 0 } } { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 398 -1 0 } } { "fp_soc/synthesis/submodules/fp_soc_spi_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_spi_0.v" 253 -1 0 } } { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "fp_soc/synthesis/submodules/fp_soc_timer_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_timer_0.v" 181 -1 0 } } { "fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651944272798 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651944272800 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_X_Pos\[9\] bullet2:bullet2\|Bullet_X_Pos\[9\]~_emulated bullet2:bullet2\|Bullet_X_Pos\[9\]~1 " "Register \"bullet2:bullet2\|Bullet_X_Pos\[9\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_X_Pos\[9\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_X_Pos\[9\]~1\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet2:bullet2|Bullet_X_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_X_Pos\[8\] bullet2:bullet2\|Bullet_X_Pos\[8\]~_emulated bullet2:bullet2\|Bullet_X_Pos\[8\]~5 " "Register \"bullet2:bullet2\|Bullet_X_Pos\[8\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_X_Pos\[8\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_X_Pos\[8\]~5\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet2:bullet2|Bullet_X_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_X_Pos\[7\] bullet2:bullet2\|Bullet_X_Pos\[7\]~_emulated bullet2:bullet2\|Bullet_X_Pos\[7\]~9 " "Register \"bullet2:bullet2\|Bullet_X_Pos\[7\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_X_Pos\[7\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_X_Pos\[7\]~9\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet2:bullet2|Bullet_X_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_X_Pos\[6\] bullet2:bullet2\|Bullet_X_Pos\[6\]~_emulated bullet2:bullet2\|Bullet_X_Pos\[6\]~13 " "Register \"bullet2:bullet2\|Bullet_X_Pos\[6\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_X_Pos\[6\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_X_Pos\[6\]~13\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet2:bullet2|Bullet_X_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_X_Pos\[5\] bullet2:bullet2\|Bullet_X_Pos\[5\]~_emulated bullet2:bullet2\|Bullet_X_Pos\[5\]~17 " "Register \"bullet2:bullet2\|Bullet_X_Pos\[5\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_X_Pos\[5\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_X_Pos\[5\]~17\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet2:bullet2|Bullet_X_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_X_Pos\[4\] bullet2:bullet2\|Bullet_X_Pos\[4\]~_emulated bullet2:bullet2\|Bullet_X_Pos\[4\]~21 " "Register \"bullet2:bullet2\|Bullet_X_Pos\[4\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_X_Pos\[4\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_X_Pos\[4\]~21\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet2:bullet2|Bullet_X_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_X_Pos\[3\] bullet2:bullet2\|Bullet_X_Pos\[3\]~_emulated bullet2:bullet2\|Bullet_X_Pos\[3\]~25 " "Register \"bullet2:bullet2\|Bullet_X_Pos\[3\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_X_Pos\[3\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_X_Pos\[3\]~25\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet2:bullet2|Bullet_X_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_X_Pos\[2\] bullet2:bullet2\|Bullet_X_Pos\[2\]~_emulated bullet2:bullet2\|Bullet_X_Pos\[2\]~29 " "Register \"bullet2:bullet2\|Bullet_X_Pos\[2\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_X_Pos\[2\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_X_Pos\[2\]~29\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet2:bullet2|Bullet_X_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_X_Pos\[1\] bullet2:bullet2\|Bullet_X_Pos\[1\]~_emulated bullet2:bullet2\|Bullet_X_Pos\[1\]~33 " "Register \"bullet2:bullet2\|Bullet_X_Pos\[1\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_X_Pos\[1\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_X_Pos\[1\]~33\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet2:bullet2|Bullet_X_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_X_Pos\[0\] bullet2:bullet2\|Bullet_X_Pos\[0\]~_emulated bullet2:bullet2\|Bullet_X_Pos\[0\]~37 " "Register \"bullet2:bullet2\|Bullet_X_Pos\[0\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_X_Pos\[0\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_X_Pos\[0\]~37\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet2:bullet2|Bullet_X_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_Y_Pos\[9\] bullet2:bullet2\|Bullet_Y_Pos\[9\]~_emulated bullet2:bullet2\|Bullet_Y_Pos\[9\]~1 " "Register \"bullet2:bullet2\|Bullet_Y_Pos\[9\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_Y_Pos\[9\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_Y_Pos\[9\]~1\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet2:bullet2|Bullet_Y_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_Y_Pos\[8\] bullet2:bullet2\|Bullet_Y_Pos\[8\]~_emulated bullet2:bullet2\|Bullet_Y_Pos\[8\]~5 " "Register \"bullet2:bullet2\|Bullet_Y_Pos\[8\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_Y_Pos\[8\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_Y_Pos\[8\]~5\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet2:bullet2|Bullet_Y_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_Y_Pos\[7\] bullet2:bullet2\|Bullet_Y_Pos\[7\]~_emulated bullet2:bullet2\|Bullet_Y_Pos\[7\]~9 " "Register \"bullet2:bullet2\|Bullet_Y_Pos\[7\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_Y_Pos\[7\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_Y_Pos\[7\]~9\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet2:bullet2|Bullet_Y_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_Y_Pos\[6\] bullet2:bullet2\|Bullet_Y_Pos\[6\]~_emulated bullet2:bullet2\|Bullet_Y_Pos\[6\]~13 " "Register \"bullet2:bullet2\|Bullet_Y_Pos\[6\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_Y_Pos\[6\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_Y_Pos\[6\]~13\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet2:bullet2|Bullet_Y_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_Y_Pos\[5\] bullet2:bullet2\|Bullet_Y_Pos\[5\]~_emulated bullet2:bullet2\|Bullet_Y_Pos\[5\]~17 " "Register \"bullet2:bullet2\|Bullet_Y_Pos\[5\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_Y_Pos\[5\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_Y_Pos\[5\]~17\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet2:bullet2|Bullet_Y_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_Y_Pos\[4\] bullet2:bullet2\|Bullet_Y_Pos\[4\]~_emulated bullet2:bullet2\|Bullet_Y_Pos\[4\]~21 " "Register \"bullet2:bullet2\|Bullet_Y_Pos\[4\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_Y_Pos\[4\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_Y_Pos\[4\]~21\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet2:bullet2|Bullet_Y_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_Y_Pos\[3\] bullet2:bullet2\|Bullet_Y_Pos\[3\]~_emulated bullet2:bullet2\|Bullet_Y_Pos\[3\]~25 " "Register \"bullet2:bullet2\|Bullet_Y_Pos\[3\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_Y_Pos\[3\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_Y_Pos\[3\]~25\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet2:bullet2|Bullet_Y_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_Y_Pos\[2\] bullet2:bullet2\|Bullet_Y_Pos\[2\]~_emulated bullet2:bullet2\|Bullet_Y_Pos\[2\]~29 " "Register \"bullet2:bullet2\|Bullet_Y_Pos\[2\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_Y_Pos\[2\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_Y_Pos\[2\]~29\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet2:bullet2|Bullet_Y_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_Y_Pos\[1\] bullet2:bullet2\|Bullet_Y_Pos\[1\]~_emulated bullet2:bullet2\|Bullet_Y_Pos\[1\]~33 " "Register \"bullet2:bullet2\|Bullet_Y_Pos\[1\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_Y_Pos\[1\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_Y_Pos\[1\]~33\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet2:bullet2|Bullet_Y_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_Y_Pos\[0\] bullet2:bullet2\|Bullet_Y_Pos\[0\]~_emulated bullet2:bullet2\|Bullet_Y_Pos\[0\]~37 " "Register \"bullet2:bullet2\|Bullet_Y_Pos\[0\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_Y_Pos\[0\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_Y_Pos\[0\]~37\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet2:bullet2|Bullet_Y_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_X_Pos\[9\] bullet:bullet\|Bullet_X_Pos\[9\]~_emulated bullet:bullet\|Bullet_X_Pos\[9\]~1 " "Register \"bullet:bullet\|Bullet_X_Pos\[9\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_X_Pos\[9\]~_emulated\" and latch \"bullet:bullet\|Bullet_X_Pos\[9\]~1\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet:bullet|Bullet_X_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_X_Pos\[8\] bullet:bullet\|Bullet_X_Pos\[8\]~_emulated bullet:bullet\|Bullet_X_Pos\[8\]~5 " "Register \"bullet:bullet\|Bullet_X_Pos\[8\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_X_Pos\[8\]~_emulated\" and latch \"bullet:bullet\|Bullet_X_Pos\[8\]~5\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet:bullet|Bullet_X_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_X_Pos\[7\] bullet:bullet\|Bullet_X_Pos\[7\]~_emulated bullet:bullet\|Bullet_X_Pos\[7\]~9 " "Register \"bullet:bullet\|Bullet_X_Pos\[7\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_X_Pos\[7\]~_emulated\" and latch \"bullet:bullet\|Bullet_X_Pos\[7\]~9\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet:bullet|Bullet_X_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_X_Pos\[6\] bullet:bullet\|Bullet_X_Pos\[6\]~_emulated bullet:bullet\|Bullet_X_Pos\[6\]~13 " "Register \"bullet:bullet\|Bullet_X_Pos\[6\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_X_Pos\[6\]~_emulated\" and latch \"bullet:bullet\|Bullet_X_Pos\[6\]~13\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet:bullet|Bullet_X_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_X_Pos\[5\] bullet:bullet\|Bullet_X_Pos\[5\]~_emulated bullet:bullet\|Bullet_X_Pos\[5\]~17 " "Register \"bullet:bullet\|Bullet_X_Pos\[5\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_X_Pos\[5\]~_emulated\" and latch \"bullet:bullet\|Bullet_X_Pos\[5\]~17\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet:bullet|Bullet_X_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_X_Pos\[4\] bullet:bullet\|Bullet_X_Pos\[4\]~_emulated bullet:bullet\|Bullet_X_Pos\[4\]~21 " "Register \"bullet:bullet\|Bullet_X_Pos\[4\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_X_Pos\[4\]~_emulated\" and latch \"bullet:bullet\|Bullet_X_Pos\[4\]~21\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet:bullet|Bullet_X_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_X_Pos\[3\] bullet:bullet\|Bullet_X_Pos\[3\]~_emulated bullet:bullet\|Bullet_X_Pos\[3\]~25 " "Register \"bullet:bullet\|Bullet_X_Pos\[3\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_X_Pos\[3\]~_emulated\" and latch \"bullet:bullet\|Bullet_X_Pos\[3\]~25\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet:bullet|Bullet_X_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_X_Pos\[2\] bullet:bullet\|Bullet_X_Pos\[2\]~_emulated bullet:bullet\|Bullet_X_Pos\[2\]~29 " "Register \"bullet:bullet\|Bullet_X_Pos\[2\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_X_Pos\[2\]~_emulated\" and latch \"bullet:bullet\|Bullet_X_Pos\[2\]~29\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet:bullet|Bullet_X_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_X_Pos\[1\] bullet:bullet\|Bullet_X_Pos\[1\]~_emulated bullet:bullet\|Bullet_X_Pos\[1\]~33 " "Register \"bullet:bullet\|Bullet_X_Pos\[1\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_X_Pos\[1\]~_emulated\" and latch \"bullet:bullet\|Bullet_X_Pos\[1\]~33\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet:bullet|Bullet_X_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_X_Pos\[0\] bullet:bullet\|Bullet_X_Pos\[0\]~_emulated bullet:bullet\|Bullet_X_Pos\[0\]~37 " "Register \"bullet:bullet\|Bullet_X_Pos\[0\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_X_Pos\[0\]~_emulated\" and latch \"bullet:bullet\|Bullet_X_Pos\[0\]~37\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet:bullet|Bullet_X_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_Y_Pos\[9\] bullet:bullet\|Bullet_Y_Pos\[9\]~_emulated bullet:bullet\|Bullet_Y_Pos\[9\]~1 " "Register \"bullet:bullet\|Bullet_Y_Pos\[9\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_Y_Pos\[9\]~_emulated\" and latch \"bullet:bullet\|Bullet_Y_Pos\[9\]~1\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet:bullet|Bullet_Y_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_Y_Pos\[8\] bullet:bullet\|Bullet_Y_Pos\[8\]~_emulated bullet:bullet\|Bullet_Y_Pos\[8\]~5 " "Register \"bullet:bullet\|Bullet_Y_Pos\[8\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_Y_Pos\[8\]~_emulated\" and latch \"bullet:bullet\|Bullet_Y_Pos\[8\]~5\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet:bullet|Bullet_Y_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_Y_Pos\[7\] bullet:bullet\|Bullet_Y_Pos\[7\]~_emulated bullet:bullet\|Bullet_Y_Pos\[7\]~9 " "Register \"bullet:bullet\|Bullet_Y_Pos\[7\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_Y_Pos\[7\]~_emulated\" and latch \"bullet:bullet\|Bullet_Y_Pos\[7\]~9\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet:bullet|Bullet_Y_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_Y_Pos\[6\] bullet:bullet\|Bullet_Y_Pos\[6\]~_emulated bullet:bullet\|Bullet_Y_Pos\[6\]~13 " "Register \"bullet:bullet\|Bullet_Y_Pos\[6\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_Y_Pos\[6\]~_emulated\" and latch \"bullet:bullet\|Bullet_Y_Pos\[6\]~13\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet:bullet|Bullet_Y_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_Y_Pos\[5\] bullet:bullet\|Bullet_Y_Pos\[5\]~_emulated bullet:bullet\|Bullet_Y_Pos\[5\]~17 " "Register \"bullet:bullet\|Bullet_Y_Pos\[5\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_Y_Pos\[5\]~_emulated\" and latch \"bullet:bullet\|Bullet_Y_Pos\[5\]~17\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet:bullet|Bullet_Y_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_Y_Pos\[4\] bullet:bullet\|Bullet_Y_Pos\[4\]~_emulated bullet:bullet\|Bullet_Y_Pos\[4\]~21 " "Register \"bullet:bullet\|Bullet_Y_Pos\[4\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_Y_Pos\[4\]~_emulated\" and latch \"bullet:bullet\|Bullet_Y_Pos\[4\]~21\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet:bullet|Bullet_Y_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_Y_Pos\[3\] bullet:bullet\|Bullet_Y_Pos\[3\]~_emulated bullet:bullet\|Bullet_Y_Pos\[3\]~25 " "Register \"bullet:bullet\|Bullet_Y_Pos\[3\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_Y_Pos\[3\]~_emulated\" and latch \"bullet:bullet\|Bullet_Y_Pos\[3\]~25\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet:bullet|Bullet_Y_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_Y_Pos\[2\] bullet:bullet\|Bullet_Y_Pos\[2\]~_emulated bullet:bullet\|Bullet_Y_Pos\[2\]~29 " "Register \"bullet:bullet\|Bullet_Y_Pos\[2\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_Y_Pos\[2\]~_emulated\" and latch \"bullet:bullet\|Bullet_Y_Pos\[2\]~29\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet:bullet|Bullet_Y_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_Y_Pos\[1\] bullet:bullet\|Bullet_Y_Pos\[1\]~_emulated bullet:bullet\|Bullet_Y_Pos\[1\]~33 " "Register \"bullet:bullet\|Bullet_Y_Pos\[1\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_Y_Pos\[1\]~_emulated\" and latch \"bullet:bullet\|Bullet_Y_Pos\[1\]~33\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet:bullet|Bullet_Y_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_Y_Pos\[0\] bullet:bullet\|Bullet_Y_Pos\[0\]~_emulated bullet:bullet\|Bullet_Y_Pos\[0\]~37 " "Register \"bullet:bullet\|Bullet_Y_Pos\[0\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_Y_Pos\[0\]~_emulated\" and latch \"bullet:bullet\|Bullet_Y_Pos\[0\]~37\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651944272809 "|lab62|bullet:bullet|Bullet_Y_Pos[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1651944272809 ""}
