{"vcs1":{"timestamp_begin":1730936880.010127659, "rt":1.60, "ut":0.32, "st":0.21}}
{"vcselab":{"timestamp_begin":1730936881.680495545, "rt":0.73, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1730936882.450711787, "rt":0.60, "ut":0.14, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730936879.524660004}
{"VCS_COMP_START_TIME": 1730936879.524660004}
{"VCS_COMP_END_TIME": 1730936883.446191262}
{"VCS_USER_OPTIONS": "-sverilog +vc -Mupdate -line -full64 -kdb -nc -xprop=tmerge -lca -debug_access+all+reverse +define+ test/inv_sqrt_tb.sv verilog/inv_sqrt.sv verilog/fp_mul.sv verilog/fp_add.sv verilog/delay.sv -o simv"}
{"vcs1": {"peak_mem": 558800}}
{"vcselab": {"peak_mem": 260716}}
