INFO-FLOW: Workspace /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1 opened at Thu Apr 04 22:58:30 CEST 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.17 sec.
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.24 sec.
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.24 sec.
Command     ap_source done; 0.24 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu3eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 8820}  {LUT 70560}    {FF 141120}  {DSP48E 360}   {BRAM 432}  {URAM 0}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       get_default_platform 
Command     set_part done; 0.2 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 8820}  {LUT 70560}    {FF 141120}  {DSP48E 360}   {BRAM 432}  {URAM 0}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_bind -effort=medium 
Execute     config_schedule -effort=medium 
Execute     config_schedule -relax_ii_for_timing=0 
Command   open_solution done; 0.61 sec.
Execute   set_part xczu3eg-sbva484-1-e 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute       get_default_platform 
Execute       license_isbetapart xczu3eg 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 8820}  {LUT 70560}    {FF 141120}  {DSP48E 360}   {BRAM 432}  {URAM 0}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     get_default_platform 
Command   set_part done; 0.18 sec.
Execute   create_clock -period 10 -name default 
Execute   config_compile -no_signed_zeros=0 -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute   config_sdx -optimization_level none -target none 
Execute     get_config_export -vivado_synth_design_args 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_phys_opt 
Execute     get_config_bind -effort 
Execute     get_config_schedule -effort 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -relax_ii_for_timing 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_rtl -enable_maxiConservative 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
Execute   config_bind -effort medium 
Execute   config_schedule -effort medium -relax_ii_for_timing=0 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/CNNFunctions.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling src/CNNFunctions.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted src/CNNFunctions.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/CNNFunctions.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/CNNFunctions.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/CNNFunctions.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/CNNFunctions.pp.0.cpp
Command       clang done; 2.83 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/CNNFunctions.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/CNNFunctions.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.04 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/CNNFunctions.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/CNNFunctions.pp.0.cpp"  -o "/home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/CNNFunctions.pp.0.cpp -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/useless.bc
Command       clang done; 4.05 sec.
INFO-FLOW: Done: GCC PP time: 8.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/CNNFunctions.pp.0.cpp std=gnu++98 -directive=/home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/CNNFunctions.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.79 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/CNNFunctions.pp.0.cpp std=gnu++98 -directive=/home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/CNNFunctions.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.77 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/xilinx-dataflow-lawyer.CNNFunctions.pp.0.cpp.diag.yml /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/CNNFunctions.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/xilinx-dataflow-lawyer.CNNFunctions.pp.0.cpp.out.log 2> /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/xilinx-dataflow-lawyer.CNNFunctions.pp.0.cpp.err.log 
Command       ap_eval done; 1.84 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/CNNFunctions.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/tidy-3.1.CNNFunctions.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/CNNFunctions.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/tidy-3.1.CNNFunctions.pp.0.cpp.out.log 2> /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/tidy-3.1.CNNFunctions.pp.0.cpp.err.log 
Command         ap_eval done; 2.29 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/CNNFunctions.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/xilinx-legacy-rewriter.CNNFunctions.pp.0.cpp.out.log 2> /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/xilinx-legacy-rewriter.CNNFunctions.pp.0.cpp.err.log 
Command         ap_eval done; 2.53 sec.
Command       tidy_31 done; 4.83 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 8.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/CNNFunctions.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/CNNFunctions.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.49 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/CNNFunctions.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/CNNFunctions.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/CNNFunctions.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/CNNFunctions.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/CNNFunctions.bc
Command       clang done; 4.22 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/CNNFunctions.g.bc -hls-opt -except-internalize LoopOracle -L/tools/Xilinx/Vivado/2018.3/lnx64/lib -lhlsm -lhlsmc++ -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.65 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 446.402 ; gain = 0.086 ; free physical = 213 ; free virtual = 1629
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 446.402 ; gain = 0.086 ; free physical = 214 ; free virtual = 1629
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/a.pp.bc -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.13 sec.
Execute         llvm-ld /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2018.3/lnx64/lib -lfloatconversion -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.62 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top LoopOracle -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/a.g.0.bc -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 350.64 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:06:20 ; elapsed = 00:06:22 . Memory (MB): peak = 574.953 ; gain = 128.637 ; free physical = 167 ; free virtual = 1559
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/a.g.1.bc -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_int' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:342) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'generic_fmax<float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmax.h:26) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_fmax<float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmax.h:29) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_int' into 'generic_fmax<float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmax.h:37) automatically.
INFO: [XFORM 203-602] Inlining function 'fmaxf' into 'LoopOracle' (src/CNNFunctions.cpp:282) automatically.
Command         transform done; 33.48 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:06:53 ; elapsed = 00:06:55 . Memory (MB): peak = 574.953 ; gain = 128.637 ; free physical = 264 ; free virtual = 1426
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/a.g.1.bc to /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/a.o.1.bc -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling small iteration loop 'Conv1_CH_in_loop' (src/CNNFunctions.cpp:256) in function 'LoopOracle' automatically.
INFO: [HLS 200-489] Unrolling loop 'Conv1_CH_in_loop' (src/CNNFunctions.cpp:256) in function 'LoopOracle' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'C1W1' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'C1B' (src/CNNFunctions.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'C2B' (src/CNNFunctions.cpp:47) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'FCB' (src/CNNFunctions.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dataOut' (src/CNNFunctions.cpp:399) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'C1B' (src/CNNFunctions.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C2B' (src/CNNFunctions.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FCB' (src/CNNFunctions.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dataOut' (src/CNNFunctions.cpp:399) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_int' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:342) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'generic_fmax<float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmax.h:26) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_fmax<float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmax.h:29) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_int' into 'generic_fmax<float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmax.h:37) automatically.
INFO: [XFORM 203-602] Inlining function 'fmaxf' into 'LoopOracle' (src/CNNFunctions.cpp:282) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'DataOutMP1' in function 'LoopOracle' (src/CNNFunctions.cpp:279:29).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'DataOutMP2' in function 'LoopOracle' (src/CNNFunctions.cpp:327:29).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'DataOutMP3' in function 'LoopOracle' (src/CNNFunctions.cpp:375:29).
Command         transform done; 33 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmax.h:18:18) to (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmax.h:41:3) in function 'generic_fmax<float>'... converting 9 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP.i2' into 'LoopOracle' (src/CNNFunctions.cpp:299).
INFO: [XFORM 203-11] Balancing expressions in function 'generic_fmax<float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmax.h:18)...3 expression(s) balanced.
Command         transform done; 1.09 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:07:27 ; elapsed = 00:07:29 . Memory (MB): peak = 574.953 ; gain = 128.637 ; free physical = 218 ; free virtual = 1387
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/a.o.2.bc -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 33.62 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:08:01 ; elapsed = 00:08:03 . Memory (MB): peak = 654.316 ; gain = 208.000 ; free physical = 203 ; free virtual = 1446
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 453.74 sec.
Command     elaborate done; 481.66 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'LoopOracle' ...
Execute       ap_set_top_model LoopOracle 
WARNING: [SYN 201-103] Legalizing function name 'generic_fmax<float>' to 'generic_fmax_float_s'.
Execute       get_model_list LoopOracle -filter all-wo-channel -topdown 
Execute       preproc_iomode -model LoopOracle 
Execute       preproc_iomode -model generic_fmax<float> 
Execute       get_model_list LoopOracle -filter all-wo-channel 
INFO-FLOW: Model list for configure: generic_fmax<float> LoopOracle
INFO-FLOW: Configuring Module : generic_fmax<float> ...
Execute       set_default_model generic_fmax<float> 
Execute       apply_spec_resource_limit generic_fmax<float> 
INFO-FLOW: Configuring Module : LoopOracle ...
Execute       set_default_model LoopOracle 
Execute       apply_spec_resource_limit LoopOracle 
INFO-FLOW: Model list for preprocess: generic_fmax<float> LoopOracle
INFO-FLOW: Preprocessing Module: generic_fmax<float> ...
Execute       set_default_model generic_fmax<float> 
Execute       cdfg_preprocess -model generic_fmax<float> 
Execute       rtl_gen_preprocess generic_fmax<float> 
INFO-FLOW: Preprocessing Module: LoopOracle ...
Execute       set_default_model LoopOracle 
Execute       cdfg_preprocess -model LoopOracle 
Execute       rtl_gen_preprocess LoopOracle 
INFO-FLOW: Model list for synthesis: generic_fmax<float> LoopOracle
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_fmax_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generic_fmax<float> 
Execute       schedule -model generic_fmax<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 483.26 seconds; current allocated memory: 141.439 MB.
Execute       report -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/generic_fmax_float_s.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/generic_fmax_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_fmax<float>.
Execute       set_default_model generic_fmax<float> 
Execute       bind -model generic_fmax<float> 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=generic_fmax<float>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 141.643 MB.
Execute       report -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/generic_fmax_float_s.verbose.bind.rpt -verbose -f 
Command       report done; 0.21 sec.
Execute       db_write -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/generic_fmax_float_s.bind.adb -f 
INFO-FLOW: Finish binding generic_fmax<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LoopOracle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LoopOracle 
Execute       schedule -model LoopOracle 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.3 sec.
INFO: [HLS 200-111]  Elapsed time: 1.53 seconds; current allocated memory: 143.877 MB.
Execute       report -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 0 loops out of a total 47 loops have been pipelined in this design.
Command       report done; 0.73 sec.
Execute       db_write -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.sched.adb -f 
Command       db_write done; 0.19 sec.
INFO-FLOW: Finish scheduling LoopOracle.
Execute       set_default_model LoopOracle 
Execute       bind -model LoopOracle 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=LoopOracle
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.67 sec.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 146.557 MB.
Execute       report -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.verbose.bind.rpt -verbose -f 
Command       report done; 2.03 sec.
Execute       db_write -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.bind.adb -f 
Command       db_write done; 0.22 sec.
INFO-FLOW: Finish binding LoopOracle.
Execute       get_model_list LoopOracle -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess generic_fmax<float> 
Execute       rtl_gen_preprocess LoopOracle 
INFO-FLOW: Model list for RTL generation: generic_fmax<float> LoopOracle
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_fmax_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model generic_fmax<float> -vendor xilinx -mg_file /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/generic_fmax_float_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_fmax_float_s'.
INFO: [HLS 200-111]  Elapsed time: 2.28 seconds; current allocated memory: 147.183 MB.
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.rtl_wrap.cfg.tcl 
Execute       gen_rtl generic_fmax<float> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/syn/systemc/generic_fmax_float_s -synmodules generic_fmax<float> LoopOracle 
Execute       gen_rtl generic_fmax<float> -style xilinx -f -lang vhdl -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/syn/vhdl/generic_fmax_float_s 
Execute       gen_rtl generic_fmax<float> -style xilinx -f -lang vlog -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/syn/verilog/generic_fmax_float_s 
Execute       gen_tb_info generic_fmax<float> -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/generic_fmax_float_s -p /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db 
Execute       report -model generic_fmax<float> -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/syn/report/generic_fmax_float_s_csynth.rpt -f 
Execute       report -model generic_fmax<float> -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/syn/report/generic_fmax_float_s_csynth.xml -f -x 
Execute       report -model generic_fmax<float> -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/generic_fmax_float_s.verbose.rpt -verbose -f 
Command       report done; 0.24 sec.
Execute       db_write -model generic_fmax<float> -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/generic_fmax_float_s.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LoopOracle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model LoopOracle -vendor xilinx -mg_file /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'LoopOracle/DataInTr' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LoopOracle/CnnOut' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'LoopOracle' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'LoopOracle_fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LoopOracle_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LoopOracle_fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LoopOracle'.
Command       create_rtl_model done; 0.49 sec.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 151.966 MB.
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.rtl_wrap.cfg.tcl 
Execute       gen_rtl LoopOracle -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/syn/systemc/LoopOracle -synmodules generic_fmax<float> LoopOracle 
Execute       gen_rtl LoopOracle -istop -style xilinx -f -lang vhdl -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/syn/vhdl/LoopOracle 
Command       gen_rtl done; 0.98 sec.
Execute       gen_rtl LoopOracle -istop -style xilinx -f -lang vlog -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/syn/verilog/LoopOracle 
Command       gen_rtl done; 0.48 sec.
Execute       export_constraint_db -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.constraint.tcl -f -tool general 
Execute       report -model LoopOracle -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.design.xml -verbose -f -dv 
Command       report done; 1.06 sec.
Execute       report -model LoopOracle -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.sdaccel.xml -verbose -f -sdaccel 
Command       report done; 1.44 sec.
Execute       gen_tb_info LoopOracle -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle -p /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db 
Execute       report -model LoopOracle -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/syn/report/LoopOracle_csynth.rpt -f 
Command       report done; 0.51 sec.
Execute       report -model LoopOracle -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/syn/report/LoopOracle_csynth.xml -f -x 
Command       report done; 0.49 sec.
Execute       report -model LoopOracle -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.verbose.rpt -verbose -f 
Command       report done; 2.5 sec.
Execute       db_write -model LoopOracle -o /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.adb -f 
Command       db_write done; 0.96 sec.
Execute       sc_get_clocks LoopOracle 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain LoopOracle 
INFO-FLOW: Model list for RTL component generation: generic_fmax<float> LoopOracle
INFO-FLOW: Handling components in module [generic_fmax_float_s] ... 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/generic_fmax_float_s.compgen.tcl 
INFO-FLOW: Handling components in module [LoopOracle] ... 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.compgen.tcl 
INFO-FLOW: Found component LoopOracle_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model LoopOracle_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component LoopOracle_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model LoopOracle_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component LoopOracle_fcmp_32ns_32ns_1_1_1.
INFO-FLOW: Append model LoopOracle_fcmp_32ns_32ns_1_1_1
INFO-FLOW: Found component LoopOracle_C1W1_0.
INFO-FLOW: Append model LoopOracle_C1W1_0
INFO-FLOW: Found component LoopOracle_C2W2.
INFO-FLOW: Append model LoopOracle_C2W2
INFO-FLOW: Found component LoopOracle_C3B4.
INFO-FLOW: Append model LoopOracle_C3B4
INFO-FLOW: Found component LoopOracle_C3W3.
INFO-FLOW: Append model LoopOracle_C3W3
INFO-FLOW: Found component LoopOracle_FCW5.
INFO-FLOW: Append model LoopOracle_FCW5
INFO-FLOW: Found component LoopOracle_DataOutC1.
INFO-FLOW: Append model LoopOracle_DataOutC1
INFO-FLOW: Found component LoopOracle_DataOutMP1.
INFO-FLOW: Append model LoopOracle_DataOutMP1
INFO-FLOW: Found component LoopOracle_DataOutC2.
INFO-FLOW: Append model LoopOracle_DataOutC2
INFO-FLOW: Found component LoopOracle_DataOutMP2.
INFO-FLOW: Append model LoopOracle_DataOutMP2
INFO-FLOW: Found component LoopOracle_DataOutC3.
INFO-FLOW: Append model LoopOracle_DataOutC3
INFO-FLOW: Found component LoopOracle_DataOutMP3.
INFO-FLOW: Append model LoopOracle_DataOutMP3
INFO-FLOW: Append model generic_fmax_float_s
INFO-FLOW: Append model LoopOracle
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: LoopOracle_fadd_32ns_32ns_32_4_full_dsp_1 LoopOracle_fmul_32ns_32ns_32_3_max_dsp_1 LoopOracle_fcmp_32ns_32ns_1_1_1 LoopOracle_C1W1_0 LoopOracle_C2W2 LoopOracle_C3B4 LoopOracle_C3W3 LoopOracle_FCW5 LoopOracle_DataOutC1 LoopOracle_DataOutMP1 LoopOracle_DataOutC2 LoopOracle_DataOutMP2 LoopOracle_DataOutC3 LoopOracle_DataOutMP3 generic_fmax_float_s LoopOracle
INFO-FLOW: To file: write model LoopOracle_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model LoopOracle_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model LoopOracle_fcmp_32ns_32ns_1_1_1
INFO-FLOW: To file: write model LoopOracle_C1W1_0
INFO-FLOW: To file: write model LoopOracle_C2W2
INFO-FLOW: To file: write model LoopOracle_C3B4
INFO-FLOW: To file: write model LoopOracle_C3W3
INFO-FLOW: To file: write model LoopOracle_FCW5
INFO-FLOW: To file: write model LoopOracle_DataOutC1
INFO-FLOW: To file: write model LoopOracle_DataOutMP1
INFO-FLOW: To file: write model LoopOracle_DataOutC2
INFO-FLOW: To file: write model LoopOracle_DataOutMP2
INFO-FLOW: To file: write model LoopOracle_DataOutC3
INFO-FLOW: To file: write model LoopOracle_DataOutMP3
INFO-FLOW: To file: write model generic_fmax_float_s
INFO-FLOW: To file: write model LoopOracle
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.17 sec.
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.24 sec.
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.25 sec.
Command       ap_source done; 0.25 sec.
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/generic_fmax_float_s.compgen.tcl 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'LoopOracle_C1W1_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'LoopOracle_C2W2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LoopOracle_C3B4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'LoopOracle_C3W3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LoopOracle_FCW5_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LoopOracle_DataOutC1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LoopOracle_DataOutMP1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LoopOracle_DataOutC2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LoopOracle_DataOutMP2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LoopOracle_DataOutC3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LoopOracle_DataOutMP3_ram (RAM)' using block RAMs.
Command       ap_source done; 0.58 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.16 sec.
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.23 sec.
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 0.23 sec.
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=LoopOracle xml_exists=0
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.rtl_wrap.cfg.tcl 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.rtl_wrap.cfg.tcl 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.rtl_wrap.cfg.tcl 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.tbgen.tcl 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/generic_fmax_float_s.compgen.tcl 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.compgen.tcl 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/generic_fmax_float_s.compgen.tcl 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.compgen.tcl 
Execute         source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.tbgen.tcl 
Execute         source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/generic_fmax_float_s.compgen.tcl 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.compgen.tcl 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.constraint.tcl 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=16 #gSsdmPorts=6
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.tbgen.tcl 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.tbgen.tcl 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/LoopOracle.constraint.tcl 
Execute       sc_get_clocks LoopOracle 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/impl/misc/LoopOracle_ap_fadd_2_full_dsp_32_ip.tcl 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/impl/misc/LoopOracle_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/impl/misc/LoopOracle_ap_fmul_1_max_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: /home/luis/Desktop/Thesis/CNN_Vivado_HLS/CNN_Vivado/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:08:15 ; elapsed = 00:08:20 . Memory (MB): peak = 655.316 ; gain = 209.000 ; free physical = 158 ; free virtual = 1418
INFO: [SYSC 207-301] Generating SystemC RTL for LoopOracle.
INFO: [VHDL 208-304] Generating VHDL RTL for LoopOracle.
INFO: [VLOG 209-307] Generating Verilog RTL for LoopOracle.
Command     autosyn done; 17.34 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 499.02 sec.
Command ap_source done; 499.86 sec.
Execute cleanup_all 
