Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec  9 17:18:01 2025
| Host         : DESKTOP-TGQSMCG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   2           
TIMING-18  Warning   Missing input or output delay  45          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.974        0.000                      0                  643        0.098        0.000                      0                  643        4.500        0.000                       0                   297  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.974        0.000                      0                  603        0.098        0.000                      0                  603        4.500        0.000                       0                   297  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.638        0.000                      0                   40        0.703        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 delta_rule_unit/fpu_adder2/B_exp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_adder2/A_mantissa_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.893ns  (logic 2.517ns (31.890%)  route 5.376ns (68.110%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.634     5.155    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  delta_rule_unit/fpu_adder2/B_exp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  delta_rule_unit/fpu_adder2/B_exp_reg[2]/Q
                         net (fo=7, routed)           0.892     6.565    delta_rule_unit/fpu_adder2/B_exp[2]
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.124     6.689 r  delta_rule_unit/fpu_adder2/A_mantissa5_carry_i_2/O
                         net (fo=1, routed)           0.000     6.689    delta_rule_unit/fpu_adder2/A_mantissa5_carry_i_2_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.087 r  delta_rule_unit/fpu_adder2/A_mantissa5_carry/CO[3]
                         net (fo=1, routed)           0.000     7.087    delta_rule_unit/fpu_adder2/A_mantissa5_carry_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.309 r  delta_rule_unit/fpu_adder2/A_mantissa5_carry__0/O[0]
                         net (fo=75, routed)          1.421     8.730    delta_rule_unit/fpu_adder2/A_mantissa5_carry__0_n_7
    SLICE_X11Y47         LUT5 (Prop_lut5_I0_O)        0.327     9.057 f  delta_rule_unit/fpu_adder2/A_mantissa[2]_i_8/O
                         net (fo=36, routed)          1.057    10.114    delta_rule_unit/fpu_adder2/A_mantissa[2]_i_8_n_0
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.326    10.440 r  delta_rule_unit/fpu_adder2/A_mantissa[18]_i_18/O
                         net (fo=1, routed)           0.466    10.906    delta_rule_unit/fpu_adder2/A_mantissa[18]_i_18_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I5_O)        0.124    11.030 r  delta_rule_unit/fpu_adder2/A_mantissa[18]_i_10/O
                         net (fo=2, routed)           0.692    11.722    delta_rule_unit/fpu_adder2/A_mantissa[18]_i_10_n_0
    SLICE_X6Y50          LUT4 (Prop_lut4_I0_O)        0.150    11.872 r  delta_rule_unit/fpu_adder2/A_mantissa[16]_i_3/O
                         net (fo=2, routed)           0.848    12.720    delta_rule_unit/fpu_adder2/A_mantissa[16]_i_3_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I4_O)        0.328    13.048 r  delta_rule_unit/fpu_adder2/A_mantissa[15]_i_1/O
                         net (fo=1, routed)           0.000    13.048    delta_rule_unit/fpu_adder2/A_mantissa[15]
    SLICE_X5Y52          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.508    14.849    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X5Y52          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[15]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X5Y52          FDRE (Setup_fdre_C_D)        0.029    15.022    delta_rule_unit/fpu_adder2/A_mantissa_reg[15]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -13.048    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 delta_rule_unit/fpu_adder2/B_exp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_adder2/A_mantissa_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.886ns  (logic 2.523ns (31.993%)  route 5.363ns (68.007%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.634     5.155    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  delta_rule_unit/fpu_adder2/B_exp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  delta_rule_unit/fpu_adder2/B_exp_reg[2]/Q
                         net (fo=7, routed)           0.892     6.565    delta_rule_unit/fpu_adder2/B_exp[2]
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.124     6.689 r  delta_rule_unit/fpu_adder2/A_mantissa5_carry_i_2/O
                         net (fo=1, routed)           0.000     6.689    delta_rule_unit/fpu_adder2/A_mantissa5_carry_i_2_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.087 r  delta_rule_unit/fpu_adder2/A_mantissa5_carry/CO[3]
                         net (fo=1, routed)           0.000     7.087    delta_rule_unit/fpu_adder2/A_mantissa5_carry_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.309 r  delta_rule_unit/fpu_adder2/A_mantissa5_carry__0/O[0]
                         net (fo=75, routed)          1.421     8.730    delta_rule_unit/fpu_adder2/A_mantissa5_carry__0_n_7
    SLICE_X11Y47         LUT5 (Prop_lut5_I0_O)        0.327     9.057 r  delta_rule_unit/fpu_adder2/A_mantissa[2]_i_8/O
                         net (fo=36, routed)          1.197    10.254    delta_rule_unit/fpu_adder2/A_mantissa[2]_i_8_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I3_O)        0.354    10.608 r  delta_rule_unit/fpu_adder2/A_mantissa[24]_i_23/O
                         net (fo=2, routed)           0.833    11.441    delta_rule_unit/fpu_adder2/A_mantissa[24]_i_23_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I0_O)        0.332    11.773 r  delta_rule_unit/fpu_adder2/A_mantissa[22]_i_6/O
                         net (fo=2, routed)           0.576    12.349    delta_rule_unit/fpu_adder2/A_mantissa[22]_i_6_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.124    12.473 r  delta_rule_unit/fpu_adder2/A_mantissa[22]_i_2/O
                         net (fo=1, routed)           0.444    12.917    delta_rule_unit/fpu_adder2/A_mantissa[22]_i_2_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I0_O)        0.124    13.041 r  delta_rule_unit/fpu_adder2/A_mantissa[22]_i_1/O
                         net (fo=1, routed)           0.000    13.041    delta_rule_unit/fpu_adder2/A_mantissa[22]
    SLICE_X4Y51          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.508    14.849    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X4Y51          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[22]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X4Y51          FDRE (Setup_fdre_C_D)        0.029    15.022    delta_rule_unit/fpu_adder2/A_mantissa_reg[22]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -13.041    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 delta_rule_unit/fpu_adder2/B_exp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_adder2/A_mantissa_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.854ns  (logic 2.523ns (32.125%)  route 5.331ns (67.875%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.634     5.155    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  delta_rule_unit/fpu_adder2/B_exp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  delta_rule_unit/fpu_adder2/B_exp_reg[2]/Q
                         net (fo=7, routed)           0.892     6.565    delta_rule_unit/fpu_adder2/B_exp[2]
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.124     6.689 r  delta_rule_unit/fpu_adder2/A_mantissa5_carry_i_2/O
                         net (fo=1, routed)           0.000     6.689    delta_rule_unit/fpu_adder2/A_mantissa5_carry_i_2_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.087 r  delta_rule_unit/fpu_adder2/A_mantissa5_carry/CO[3]
                         net (fo=1, routed)           0.000     7.087    delta_rule_unit/fpu_adder2/A_mantissa5_carry_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.309 r  delta_rule_unit/fpu_adder2/A_mantissa5_carry__0/O[0]
                         net (fo=75, routed)          1.421     8.730    delta_rule_unit/fpu_adder2/A_mantissa5_carry__0_n_7
    SLICE_X11Y47         LUT5 (Prop_lut5_I0_O)        0.327     9.057 r  delta_rule_unit/fpu_adder2/A_mantissa[2]_i_8/O
                         net (fo=36, routed)          1.197    10.254    delta_rule_unit/fpu_adder2/A_mantissa[2]_i_8_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I3_O)        0.354    10.608 r  delta_rule_unit/fpu_adder2/A_mantissa[24]_i_23/O
                         net (fo=2, routed)           0.833    11.441    delta_rule_unit/fpu_adder2/A_mantissa[24]_i_23_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I0_O)        0.332    11.773 r  delta_rule_unit/fpu_adder2/A_mantissa[22]_i_6/O
                         net (fo=2, routed)           0.644    12.418    delta_rule_unit/fpu_adder2/A_mantissa[22]_i_6_n_0
    SLICE_X6Y51          LUT5 (Prop_lut5_I3_O)        0.124    12.542 r  delta_rule_unit/fpu_adder2/A_mantissa[23]_i_4/O
                         net (fo=1, routed)           0.343    12.885    delta_rule_unit/fpu_adder2/A_mantissa[23]_i_4_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I3_O)        0.124    13.009 r  delta_rule_unit/fpu_adder2/A_mantissa[23]_i_1/O
                         net (fo=1, routed)           0.000    13.009    delta_rule_unit/fpu_adder2/A_mantissa[23]_i_1_n_0
    SLICE_X7Y51          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.508    14.849    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[23]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X7Y51          FDRE (Setup_fdre_C_D)        0.029    15.022    delta_rule_unit/fpu_adder2/A_mantissa_reg[23]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -13.009    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 delta_rule_unit/fpu_adder2/B_exp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_adder2/A_mantissa_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 2.483ns (31.354%)  route 5.436ns (68.646%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.634     5.155    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  delta_rule_unit/fpu_adder2/B_exp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  delta_rule_unit/fpu_adder2/B_exp_reg[2]/Q
                         net (fo=7, routed)           0.892     6.565    delta_rule_unit/fpu_adder2/B_exp[2]
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.124     6.689 r  delta_rule_unit/fpu_adder2/A_mantissa5_carry_i_2/O
                         net (fo=1, routed)           0.000     6.689    delta_rule_unit/fpu_adder2/A_mantissa5_carry_i_2_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.087 r  delta_rule_unit/fpu_adder2/A_mantissa5_carry/CO[3]
                         net (fo=1, routed)           0.000     7.087    delta_rule_unit/fpu_adder2/A_mantissa5_carry_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.309 r  delta_rule_unit/fpu_adder2/A_mantissa5_carry__0/O[0]
                         net (fo=75, routed)          1.421     8.730    delta_rule_unit/fpu_adder2/A_mantissa5_carry__0_n_7
    SLICE_X11Y47         LUT5 (Prop_lut5_I0_O)        0.327     9.057 r  delta_rule_unit/fpu_adder2/A_mantissa[2]_i_8/O
                         net (fo=36, routed)          1.052    10.109    delta_rule_unit/fpu_adder2/A_mantissa[2]_i_8_n_0
    SLICE_X5Y50          LUT5 (Prop_lut5_I3_O)        0.320    10.429 r  delta_rule_unit/fpu_adder2/A_mantissa[24]_i_20/O
                         net (fo=4, routed)           0.666    11.095    delta_rule_unit/fpu_adder2/A_mantissa[24]_i_20_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I0_O)        0.326    11.421 r  delta_rule_unit/fpu_adder2/A_mantissa[18]_i_9/O
                         net (fo=1, routed)           0.600    12.020    delta_rule_unit/fpu_adder2/A_mantissa[18]_i_9_n_0
    SLICE_X3Y50          LUT4 (Prop_lut4_I0_O)        0.124    12.144 r  delta_rule_unit/fpu_adder2/A_mantissa[18]_i_3/O
                         net (fo=2, routed)           0.806    12.951    delta_rule_unit/fpu_adder2/A_mantissa[18]_i_3_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I1_O)        0.124    13.075 r  delta_rule_unit/fpu_adder2/A_mantissa[18]_i_1/O
                         net (fo=1, routed)           0.000    13.075    delta_rule_unit/fpu_adder2/A_mantissa[18]
    SLICE_X4Y49          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.518    14.859    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[18]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y49          FDRE (Setup_fdre_C_D)        0.029    15.113    delta_rule_unit/fpu_adder2/A_mantissa_reg[18]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -13.075    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.061ns  (required time - arrival time)
  Source:                 delta_rule_unit/fpu_adder2/B_exp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_adder2/A_mantissa_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 2.733ns (35.003%)  route 5.075ns (64.997%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.634     5.155    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  delta_rule_unit/fpu_adder2/B_exp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  delta_rule_unit/fpu_adder2/B_exp_reg[2]/Q
                         net (fo=7, routed)           0.892     6.565    delta_rule_unit/fpu_adder2/B_exp[2]
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.124     6.689 r  delta_rule_unit/fpu_adder2/A_mantissa5_carry_i_2/O
                         net (fo=1, routed)           0.000     6.689    delta_rule_unit/fpu_adder2/A_mantissa5_carry_i_2_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.087 r  delta_rule_unit/fpu_adder2/A_mantissa5_carry/CO[3]
                         net (fo=1, routed)           0.000     7.087    delta_rule_unit/fpu_adder2/A_mantissa5_carry_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.309 r  delta_rule_unit/fpu_adder2/A_mantissa5_carry__0/O[0]
                         net (fo=75, routed)          1.421     8.730    delta_rule_unit/fpu_adder2/A_mantissa5_carry__0_n_7
    SLICE_X11Y47         LUT5 (Prop_lut5_I0_O)        0.327     9.057 r  delta_rule_unit/fpu_adder2/A_mantissa[2]_i_8/O
                         net (fo=36, routed)          0.985    10.042    delta_rule_unit/fpu_adder2/A_mantissa[2]_i_8_n_0
    SLICE_X6Y49          LUT5 (Prop_lut5_I3_O)        0.318    10.360 r  delta_rule_unit/fpu_adder2/A_mantissa[18]_i_13/O
                         net (fo=4, routed)           0.181    10.541    delta_rule_unit/fpu_adder2/A_mantissa[18]_i_13_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.328    10.869 r  delta_rule_unit/fpu_adder2/A_mantissa[17]_i_8/O
                         net (fo=1, routed)           0.803    11.672    delta_rule_unit/fpu_adder2/A_mantissa[17]_i_8_n_0
    SLICE_X6Y50          LUT4 (Prop_lut4_I0_O)        0.150    11.822 r  delta_rule_unit/fpu_adder2/A_mantissa[17]_i_3/O
                         net (fo=2, routed)           0.793    12.615    delta_rule_unit/fpu_adder2/A_mantissa[17]_i_3_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I1_O)        0.348    12.963 r  delta_rule_unit/fpu_adder2/A_mantissa[16]_i_1/O
                         net (fo=1, routed)           0.000    12.963    delta_rule_unit/fpu_adder2/A_mantissa[16]
    SLICE_X4Y52          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.508    14.849    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[16]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X4Y52          FDRE (Setup_fdre_C_D)        0.031    15.024    delta_rule_unit/fpu_adder2/A_mantissa_reg[16]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -12.963    
  -------------------------------------------------------------------
                         slack                                  2.061    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 delta_rule_unit/fpu_adder2/A_mantissa_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_adder2/sum_mantissa_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.876ns  (logic 3.676ns (46.675%)  route 4.200ns (53.325%))
  Logic Levels:           14  (CARRY4=10 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.558     5.079    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  delta_rule_unit/fpu_adder2/A_mantissa_reg[11]/Q
                         net (fo=11, routed)          1.595     7.192    delta_rule_unit/fpu_adder2/A_mantissa_reg_n_0_[11]
    SLICE_X5Y44          LUT4 (Prop_lut4_I1_O)        0.124     7.316 r  delta_rule_unit/fpu_adder2/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.316    delta_rule_unit/fpu_adder2/i__carry__0_i_7_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.866 r  delta_rule_unit/fpu_adder2/sum_mantissa1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.866    delta_rule_unit/fpu_adder2/sum_mantissa1_inferred__0/i__carry__0_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.980 r  delta_rule_unit/fpu_adder2/sum_mantissa1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.980    delta_rule_unit/fpu_adder2/sum_mantissa1_inferred__0/i__carry__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.251 r  delta_rule_unit/fpu_adder2/sum_mantissa1_inferred__0/i__carry__2/CO[0]
                         net (fo=25, routed)          1.438     9.689    delta_rule_unit/fpu_adder2/sum_mantissa1_inferred__0/i__carry__2_n_3
    SLICE_X4Y42          LUT3 (Prop_lut3_I1_O)        0.401    10.090 r  delta_rule_unit/fpu_adder2/sum_mantissa0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.090    delta_rule_unit/fpu_adder2/p_1_in__0[0]
    SLICE_X4Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    10.573 r  delta_rule_unit/fpu_adder2/sum_mantissa0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.573    delta_rule_unit/fpu_adder2/sum_mantissa0_carry_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.687 r  delta_rule_unit/fpu_adder2/sum_mantissa0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.687    delta_rule_unit/fpu_adder2/sum_mantissa0_carry__0_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.801 r  delta_rule_unit/fpu_adder2/sum_mantissa0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.801    delta_rule_unit/fpu_adder2/sum_mantissa0_carry__1_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.915 r  delta_rule_unit/fpu_adder2/sum_mantissa0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.915    delta_rule_unit/fpu_adder2/sum_mantissa0_carry__2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.029 r  delta_rule_unit/fpu_adder2/sum_mantissa0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.029    delta_rule_unit/fpu_adder2/sum_mantissa0_carry__3_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.143 r  delta_rule_unit/fpu_adder2/sum_mantissa0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.143    delta_rule_unit/fpu_adder2/sum_mantissa0_carry__4_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.365 r  delta_rule_unit/fpu_adder2/sum_mantissa0_carry__5/O[0]
                         net (fo=1, routed)           0.715    12.080    delta_rule_unit/fpu_adder2/in18[24]
    SLICE_X6Y47          LUT4 (Prop_lut4_I3_O)        0.299    12.379 r  delta_rule_unit/fpu_adder2/sum_mantissa[24]_i_3/O
                         net (fo=1, routed)           0.452    12.831    delta_rule_unit/fpu_adder2/sum_mantissa[24]_i_3_n_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I0_O)        0.124    12.955 r  delta_rule_unit/fpu_adder2/sum_mantissa[24]_i_2/O
                         net (fo=1, routed)           0.000    12.955    delta_rule_unit/fpu_adder2/sum_mantissa[24]_i_2_n_0
    SLICE_X6Y47          FDRE                                         r  delta_rule_unit/fpu_adder2/sum_mantissa_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.518    14.859    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  delta_rule_unit/fpu_adder2/sum_mantissa_reg[24]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X6Y47          FDRE (Setup_fdre_C_D)        0.077    15.081    delta_rule_unit/fpu_adder2/sum_mantissa_reg[24]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -12.955    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 delta_rule_unit/fpu_adder2/B_exp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_adder2/A_mantissa_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.878ns  (logic 2.954ns (37.498%)  route 4.924ns (62.502%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.634     5.155    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  delta_rule_unit/fpu_adder2/B_exp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  delta_rule_unit/fpu_adder2/B_exp_reg[2]/Q
                         net (fo=7, routed)           0.892     6.565    delta_rule_unit/fpu_adder2/B_exp[2]
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.124     6.689 r  delta_rule_unit/fpu_adder2/A_mantissa5_carry_i_2/O
                         net (fo=1, routed)           0.000     6.689    delta_rule_unit/fpu_adder2/A_mantissa5_carry_i_2_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.087 r  delta_rule_unit/fpu_adder2/A_mantissa5_carry/CO[3]
                         net (fo=1, routed)           0.000     7.087    delta_rule_unit/fpu_adder2/A_mantissa5_carry_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.309 r  delta_rule_unit/fpu_adder2/A_mantissa5_carry__0/O[0]
                         net (fo=75, routed)          1.421     8.730    delta_rule_unit/fpu_adder2/A_mantissa5_carry__0_n_7
    SLICE_X11Y47         LUT5 (Prop_lut5_I0_O)        0.327     9.057 r  delta_rule_unit/fpu_adder2/A_mantissa[2]_i_8/O
                         net (fo=36, routed)          1.197    10.254    delta_rule_unit/fpu_adder2/A_mantissa[2]_i_8_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I3_O)        0.354    10.608 r  delta_rule_unit/fpu_adder2/A_mantissa[24]_i_23/O
                         net (fo=2, routed)           0.654    11.262    delta_rule_unit/fpu_adder2/A_mantissa[24]_i_23_n_0
    SLICE_X5Y48          LUT5 (Prop_lut5_I0_O)        0.358    11.620 r  delta_rule_unit/fpu_adder2/A_mantissa[24]_i_14/O
                         net (fo=1, routed)           0.458    12.078    delta_rule_unit/fpu_adder2/A_mantissa[24]_i_14_n_0
    SLICE_X5Y48          LUT5 (Prop_lut5_I4_O)        0.321    12.399 r  delta_rule_unit/fpu_adder2/A_mantissa[24]_i_6/O
                         net (fo=1, routed)           0.302    12.701    delta_rule_unit/fpu_adder2/A_mantissa[24]_i_6_n_0
    SLICE_X6Y48          LUT6 (Prop_lut6_I1_O)        0.332    13.033 r  delta_rule_unit/fpu_adder2/A_mantissa[24]_i_2/O
                         net (fo=1, routed)           0.000    13.033    delta_rule_unit/fpu_adder2/A_mantissa[24]
    SLICE_X6Y48          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.518    14.859    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[24]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y48          FDRE (Setup_fdre_C_D)        0.077    15.161    delta_rule_unit/fpu_adder2/A_mantissa_reg[24]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -13.033    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 delta_rule_unit/fpu_adder2/B_exp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_adder2/A_mantissa_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.780ns  (logic 2.733ns (35.130%)  route 5.047ns (64.870%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.634     5.155    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  delta_rule_unit/fpu_adder2/B_exp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  delta_rule_unit/fpu_adder2/B_exp_reg[2]/Q
                         net (fo=7, routed)           0.892     6.565    delta_rule_unit/fpu_adder2/B_exp[2]
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.124     6.689 r  delta_rule_unit/fpu_adder2/A_mantissa5_carry_i_2/O
                         net (fo=1, routed)           0.000     6.689    delta_rule_unit/fpu_adder2/A_mantissa5_carry_i_2_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.087 r  delta_rule_unit/fpu_adder2/A_mantissa5_carry/CO[3]
                         net (fo=1, routed)           0.000     7.087    delta_rule_unit/fpu_adder2/A_mantissa5_carry_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.309 r  delta_rule_unit/fpu_adder2/A_mantissa5_carry__0/O[0]
                         net (fo=75, routed)          1.421     8.730    delta_rule_unit/fpu_adder2/A_mantissa5_carry__0_n_7
    SLICE_X11Y47         LUT5 (Prop_lut5_I0_O)        0.327     9.057 r  delta_rule_unit/fpu_adder2/A_mantissa[2]_i_8/O
                         net (fo=36, routed)          0.985    10.042    delta_rule_unit/fpu_adder2/A_mantissa[2]_i_8_n_0
    SLICE_X6Y49          LUT5 (Prop_lut5_I3_O)        0.318    10.360 r  delta_rule_unit/fpu_adder2/A_mantissa[18]_i_13/O
                         net (fo=4, routed)           0.181    10.541    delta_rule_unit/fpu_adder2/A_mantissa[18]_i_13_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.328    10.869 r  delta_rule_unit/fpu_adder2/A_mantissa[17]_i_8/O
                         net (fo=1, routed)           0.803    11.672    delta_rule_unit/fpu_adder2/A_mantissa[17]_i_8_n_0
    SLICE_X6Y50          LUT4 (Prop_lut4_I0_O)        0.150    11.822 r  delta_rule_unit/fpu_adder2/A_mantissa[17]_i_3/O
                         net (fo=2, routed)           0.765    12.587    delta_rule_unit/fpu_adder2/A_mantissa[17]_i_3_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I1_O)        0.348    12.935 r  delta_rule_unit/fpu_adder2/A_mantissa[17]_i_1/O
                         net (fo=1, routed)           0.000    12.935    delta_rule_unit/fpu_adder2/A_mantissa[17]
    SLICE_X3Y49          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.520    14.861    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[17]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y49          FDRE (Setup_fdre_C_D)        0.029    15.129    delta_rule_unit/fpu_adder2/A_mantissa_reg[17]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -12.935    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 delta_rule_unit/fpu_adder2/B_exp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_adder2/A_mantissa_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.655ns  (logic 2.881ns (37.636%)  route 4.774ns (62.364%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.634     5.155    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  delta_rule_unit/fpu_adder2/B_exp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  delta_rule_unit/fpu_adder2/B_exp_reg[2]/Q
                         net (fo=7, routed)           0.892     6.565    delta_rule_unit/fpu_adder2/B_exp[2]
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.124     6.689 r  delta_rule_unit/fpu_adder2/A_mantissa5_carry_i_2/O
                         net (fo=1, routed)           0.000     6.689    delta_rule_unit/fpu_adder2/A_mantissa5_carry_i_2_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.087 r  delta_rule_unit/fpu_adder2/A_mantissa5_carry/CO[3]
                         net (fo=1, routed)           0.000     7.087    delta_rule_unit/fpu_adder2/A_mantissa5_carry_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.421 r  delta_rule_unit/fpu_adder2/A_mantissa5_carry__0/O[1]
                         net (fo=7, routed)           1.156     8.577    delta_rule_unit/fpu_adder2/A_mantissa5_carry__0_n_6
    SLICE_X2Y49          LUT3 (Prop_lut3_I1_O)        0.329     8.906 f  delta_rule_unit/fpu_adder2/A_mantissa[17]_i_6/O
                         net (fo=3, routed)           0.498     9.404    delta_rule_unit/fpu_adder2/A_mantissa[17]_i_6_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I5_O)        0.328     9.732 r  delta_rule_unit/fpu_adder2/A_mantissa[24]_i_15/O
                         net (fo=19, routed)          1.143    10.875    delta_rule_unit/fpu_adder2/A_mantissa[24]_i_15_n_0
    SLICE_X10Y50         LUT4 (Prop_lut4_I0_O)        0.150    11.025 f  delta_rule_unit/fpu_adder2/A_mantissa[9]_i_7/O
                         net (fo=6, routed)           0.644    11.669    delta_rule_unit/fpu_adder2/A_mantissa[9]_i_7_n_0
    SLICE_X11Y50         LUT5 (Prop_lut5_I4_O)        0.374    12.043 r  delta_rule_unit/fpu_adder2/A_mantissa[5]_i_5/O
                         net (fo=1, routed)           0.441    12.484    delta_rule_unit/fpu_adder2/A_mantissa[5]_i_5_n_0
    SLICE_X11Y49         LUT5 (Prop_lut5_I3_O)        0.326    12.810 r  delta_rule_unit/fpu_adder2/A_mantissa[5]_i_1/O
                         net (fo=1, routed)           0.000    12.810    delta_rule_unit/fpu_adder2/A_mantissa[5]
    SLICE_X11Y49         FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.452    14.793    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[5]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X11Y49         FDRE (Setup_fdre_C_D)        0.029    15.047    delta_rule_unit/fpu_adder2/A_mantissa_reg[5]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -12.810    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 delta_rule_unit/fpu_adder2/B_exp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_adder2/A_mantissa_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.666ns  (logic 2.487ns (32.441%)  route 5.179ns (67.559%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.634     5.155    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  delta_rule_unit/fpu_adder2/B_exp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  delta_rule_unit/fpu_adder2/B_exp_reg[2]/Q
                         net (fo=7, routed)           0.892     6.565    delta_rule_unit/fpu_adder2/B_exp[2]
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.124     6.689 r  delta_rule_unit/fpu_adder2/A_mantissa5_carry_i_2/O
                         net (fo=1, routed)           0.000     6.689    delta_rule_unit/fpu_adder2/A_mantissa5_carry_i_2_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.087 r  delta_rule_unit/fpu_adder2/A_mantissa5_carry/CO[3]
                         net (fo=1, routed)           0.000     7.087    delta_rule_unit/fpu_adder2/A_mantissa5_carry_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.309 r  delta_rule_unit/fpu_adder2/A_mantissa5_carry__0/O[0]
                         net (fo=75, routed)          1.421     8.730    delta_rule_unit/fpu_adder2/A_mantissa5_carry__0_n_7
    SLICE_X11Y47         LUT5 (Prop_lut5_I0_O)        0.327     9.057 r  delta_rule_unit/fpu_adder2/A_mantissa[2]_i_8/O
                         net (fo=36, routed)          1.057    10.114    delta_rule_unit/fpu_adder2/A_mantissa[2]_i_8_n_0
    SLICE_X6Y50          LUT5 (Prop_lut5_I3_O)        0.319    10.433 r  delta_rule_unit/fpu_adder2/A_mantissa[24]_i_18/O
                         net (fo=3, routed)           0.860    11.294    delta_rule_unit/fpu_adder2/A_mantissa[24]_i_18_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I0_O)        0.331    11.625 r  delta_rule_unit/fpu_adder2/A_mantissa[20]_i_8/O
                         net (fo=2, routed)           0.643    12.267    delta_rule_unit/fpu_adder2/A_mantissa[20]_i_8_n_0
    SLICE_X2Y51          LUT4 (Prop_lut4_I0_O)        0.124    12.391 r  delta_rule_unit/fpu_adder2/A_mantissa[19]_i_5/O
                         net (fo=1, routed)           0.306    12.697    delta_rule_unit/fpu_adder2/A_mantissa[19]_i_5_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I4_O)        0.124    12.821 r  delta_rule_unit/fpu_adder2/A_mantissa[19]_i_1/O
                         net (fo=1, routed)           0.000    12.821    delta_rule_unit/fpu_adder2/A_mantissa[19]
    SLICE_X2Y52          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.510    14.851    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[19]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X2Y52          FDRE (Setup_fdre_C_D)        0.077    15.072    delta_rule_unit/fpu_adder2/A_mantissa_reg[19]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -12.821    
  -------------------------------------------------------------------
                         slack                                  2.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 delta_rule_unit/fpu_adder2/A_mantissa_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_adder2/sum_mantissa_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.227%)  route 0.276ns (59.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.592     1.475    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X5Y52          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  delta_rule_unit/fpu_adder2/A_mantissa_reg[15]/Q
                         net (fo=11, routed)          0.276     1.893    delta_rule_unit/fpu_adder2/A_mantissa_reg_n_0_[15]
    SLICE_X7Y45          LUT5 (Prop_lut5_I2_O)        0.045     1.938 r  delta_rule_unit/fpu_adder2/sum_mantissa[15]_i_1/O
                         net (fo=1, routed)           0.000     1.938    delta_rule_unit/fpu_adder2/sum_mantissa[15]_i_1_n_0
    SLICE_X7Y45          FDRE                                         r  delta_rule_unit/fpu_adder2/sum_mantissa_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.864     1.991    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X7Y45          FDRE                                         r  delta_rule_unit/fpu_adder2/sum_mantissa_reg[15]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X7Y45          FDRE (Hold_fdre_C_D)         0.092     1.839    delta_rule_unit/fpu_adder2/sum_mantissa_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 delta_rule_unit/fpu_adder2/A_mantissa_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_adder2/sum_mantissa_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.209ns (40.208%)  route 0.311ns (59.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.477    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X2Y51          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  delta_rule_unit/fpu_adder2/A_mantissa_reg[20]/Q
                         net (fo=12, routed)          0.311     1.952    delta_rule_unit/fpu_adder2/A_mantissa_reg_n_0_[20]
    SLICE_X2Y47          LUT5 (Prop_lut5_I2_O)        0.045     1.997 r  delta_rule_unit/fpu_adder2/sum_mantissa[20]_i_1/O
                         net (fo=1, routed)           0.000     1.997    delta_rule_unit/fpu_adder2/sum_mantissa[20]_i_1_n_0
    SLICE_X2Y47          FDRE                                         r  delta_rule_unit/fpu_adder2/sum_mantissa_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.867     1.994    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  delta_rule_unit/fpu_adder2/sum_mantissa_reg[20]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.120     1.870    delta_rule_unit/fpu_adder2/sum_mantissa_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 delta_rule_unit/fpu_adder2/A_mantissa_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_adder2/sum_mantissa_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.362%)  route 0.312ns (62.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.592     1.475    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X4Y51          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  delta_rule_unit/fpu_adder2/A_mantissa_reg[22]/Q
                         net (fo=13, routed)          0.312     1.928    delta_rule_unit/fpu_adder2/A_mantissa_reg_n_0_[22]
    SLICE_X5Y47          LUT5 (Prop_lut5_I2_O)        0.045     1.973 r  delta_rule_unit/fpu_adder2/sum_mantissa[22]_i_1/O
                         net (fo=1, routed)           0.000     1.973    delta_rule_unit/fpu_adder2/sum_mantissa[22]_i_1_n_0
    SLICE_X5Y47          FDRE                                         r  delta_rule_unit/fpu_adder2/sum_mantissa_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.865     1.992    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X5Y47          FDRE                                         r  delta_rule_unit/fpu_adder2/sum_mantissa_reg[22]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X5Y47          FDRE (Hold_fdre_C_D)         0.092     1.840    delta_rule_unit/fpu_adder2/sum_mantissa_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 delta_rule_unit/fpu_adder2/A_mantissa_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_adder2/sum_mantissa_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.120%)  route 0.393ns (67.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.565     1.448    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X9Y51          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  delta_rule_unit/fpu_adder2/A_mantissa_reg[10]/Q
                         net (fo=11, routed)          0.393     1.982    delta_rule_unit/fpu_adder2/A_mantissa_reg_n_0_[10]
    SLICE_X6Y44          LUT5 (Prop_lut5_I2_O)        0.045     2.027 r  delta_rule_unit/fpu_adder2/sum_mantissa[10]_i_1/O
                         net (fo=1, routed)           0.000     2.027    delta_rule_unit/fpu_adder2/sum_mantissa[10]_i_1_n_0
    SLICE_X6Y44          FDRE                                         r  delta_rule_unit/fpu_adder2/sum_mantissa_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.864     1.991    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X6Y44          FDRE                                         r  delta_rule_unit/fpu_adder2/sum_mantissa_reg[10]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X6Y44          FDRE (Hold_fdre_C_D)         0.120     1.867    delta_rule_unit/fpu_adder2/sum_mantissa_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 delta_rule_unit/fpu_adder2/A_mantissa_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_adder2/sum_mantissa_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.238%)  route 0.409ns (68.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.565     1.448    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  delta_rule_unit/fpu_adder2/A_mantissa_reg[0]/Q
                         net (fo=13, routed)          0.409     1.999    delta_rule_unit/fpu_adder2/A_mantissa_reg_n_0_[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I2_O)        0.045     2.044 r  delta_rule_unit/fpu_adder2/sum_mantissa[0]_i_1/O
                         net (fo=1, routed)           0.000     2.044    delta_rule_unit/fpu_adder2/sum_mantissa[0]_i_1_n_0
    SLICE_X6Y43          FDRE                                         r  delta_rule_unit/fpu_adder2/sum_mantissa_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.864     1.991    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  delta_rule_unit/fpu_adder2/sum_mantissa_reg[0]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.121     1.868    delta_rule_unit/fpu_adder2/sum_mantissa_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 delta_rule_unit/fpu_mul/M_full_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_mul/M_norm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.215ns (72.365%)  route 0.082ns (27.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.559     1.442    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  delta_rule_unit/fpu_mul/M_full_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  delta_rule_unit/fpu_mul/M_full_reg[5]/Q
                         net (fo=2, routed)           0.082     1.688    delta_rule_unit/fpu_mul/M_full_reg__0[5]
    SLICE_X13Y31         LUT3 (Prop_lut3_I2_O)        0.051     1.739 r  delta_rule_unit/fpu_mul/M_norm[6]_i_1/O
                         net (fo=1, routed)           0.000     1.739    delta_rule_unit/fpu_mul/M_norm[6]_i_1_n_0
    SLICE_X13Y31         FDRE                                         r  delta_rule_unit/fpu_mul/M_norm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.827     1.954    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    SLICE_X13Y31         FDRE                                         r  delta_rule_unit/fpu_mul/M_norm_reg[6]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X13Y31         FDRE (Hold_fdre_C_D)         0.107     1.562    delta_rule_unit/fpu_mul/M_norm_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 delta_rule_unit/fpu_mul/M_full_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_mul/M_norm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.559     1.442    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  delta_rule_unit/fpu_mul/M_full_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  delta_rule_unit/fpu_mul/M_full_reg[5]/Q
                         net (fo=2, routed)           0.082     1.688    delta_rule_unit/fpu_mul/M_full_reg__0[5]
    SLICE_X13Y31         LUT3 (Prop_lut3_I0_O)        0.045     1.733 r  delta_rule_unit/fpu_mul/M_norm[5]_i_1/O
                         net (fo=1, routed)           0.000     1.733    delta_rule_unit/fpu_mul/M_norm[5]_i_1_n_0
    SLICE_X13Y31         FDRE                                         r  delta_rule_unit/fpu_mul/M_norm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.827     1.954    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    SLICE_X13Y31         FDRE                                         r  delta_rule_unit/fpu_mul/M_norm_reg[5]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X13Y31         FDRE (Hold_fdre_C_D)         0.092     1.547    delta_rule_unit/fpu_mul/M_norm_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 delta_rule_unit/fpu_adder2/sum_mantissa_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_adder2/sum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.270%)  route 0.134ns (48.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.592     1.475    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  delta_rule_unit/fpu_adder2/sum_mantissa_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  delta_rule_unit/fpu_adder2/sum_mantissa_reg[2]/Q
                         net (fo=4, routed)           0.134     1.750    delta_rule_unit/fpu_adder2/sum_mantissa_reg_n_0_[2]
    SLICE_X5Y43          FDRE                                         r  delta_rule_unit/fpu_adder2/sum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.864     1.991    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X5Y43          FDRE                                         r  delta_rule_unit/fpu_adder2/sum_reg[2]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X5Y43          FDRE (Hold_fdre_C_D)         0.070     1.562    delta_rule_unit/fpu_adder2/sum_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 delta_rule_unit/fpu_mul/product_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_adder2/B_exp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.591     1.474    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  delta_rule_unit/fpu_mul/product_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  delta_rule_unit/fpu_mul/product_reg[23]/Q
                         net (fo=1, routed)           0.116     1.754    delta_rule_unit/fpu_adder2/Q[12]
    SLICE_X3Y37          FDRE                                         r  delta_rule_unit/fpu_adder2/B_exp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.862     1.989    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  delta_rule_unit/fpu_adder2/B_exp_reg[0]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.070     1.560    delta_rule_unit/fpu_adder2/B_exp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 delta_rule_unit/fpu_adder2/sum_exp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_adder2/sum_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.277%)  route 0.124ns (46.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.595     1.478    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  delta_rule_unit/fpu_adder2/sum_exp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  delta_rule_unit/fpu_adder2/sum_exp_reg[5]/Q
                         net (fo=4, routed)           0.124     1.743    delta_rule_unit/fpu_adder2/sum_exp_reg_n_0_[5]
    SLICE_X2Y43          FDRE                                         r  delta_rule_unit/fpu_adder2/sum_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.866     1.993    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  delta_rule_unit/fpu_adder2/sum_reg[28]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.052     1.546    delta_rule_unit/fpu_adder2/sum_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y13    delta_rule_unit/fpu_mul/M_full_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X1Y34    delta_rule_unit/FSM_onehot_cur_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y34    delta_rule_unit/FSM_onehot_cur_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y34    delta_rule_unit/FSM_onehot_cur_state_reg[1]_lopt_replica/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y34    delta_rule_unit/FSM_onehot_cur_state_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y34    delta_rule_unit/FSM_onehot_cur_state_reg[2]_lopt_replica/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y34    delta_rule_unit/FSM_onehot_cur_state_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y34    delta_rule_unit/FSM_onehot_cur_state_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y34    delta_rule_unit/FSM_onehot_cur_state_reg[4]_lopt_replica/C
Low Pulse Width   Slow    FDPE/C       n/a            0.500         5.000       4.500      SLICE_X1Y34    delta_rule_unit/FSM_onehot_cur_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C       n/a            0.500         5.000       4.500      SLICE_X1Y34    delta_rule_unit/FSM_onehot_cur_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X1Y34    delta_rule_unit/FSM_onehot_cur_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X1Y34    delta_rule_unit/FSM_onehot_cur_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X0Y34    delta_rule_unit/FSM_onehot_cur_state_reg[1]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X0Y34    delta_rule_unit/FSM_onehot_cur_state_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X1Y34    delta_rule_unit/FSM_onehot_cur_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X1Y34    delta_rule_unit/FSM_onehot_cur_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X0Y34    delta_rule_unit/FSM_onehot_cur_state_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X0Y34    delta_rule_unit/FSM_onehot_cur_state_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDPE/C       n/a            0.500         5.000       4.500      SLICE_X1Y34    delta_rule_unit/FSM_onehot_cur_state_reg[0]/C
High Pulse Width  Fast    FDPE/C       n/a            0.500         5.000       4.500      SLICE_X1Y34    delta_rule_unit/FSM_onehot_cur_state_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X1Y34    delta_rule_unit/FSM_onehot_cur_state_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X1Y34    delta_rule_unit/FSM_onehot_cur_state_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X0Y34    delta_rule_unit/FSM_onehot_cur_state_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X0Y34    delta_rule_unit/FSM_onehot_cur_state_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X1Y34    delta_rule_unit/FSM_onehot_cur_state_reg[2]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X1Y34    delta_rule_unit/FSM_onehot_cur_state_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X0Y34    delta_rule_unit/FSM_onehot_cur_state_reg[2]_lopt_replica/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X0Y34    delta_rule_unit/FSM_onehot_cur_state_reg[2]_lopt_replica/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.703ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.638ns  (required time - arrival time)
  Source:                 delta_rule_unit/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_mul/product_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.610ns (23.350%)  route 2.002ns (76.650%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.631     5.152    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  delta_rule_unit/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  delta_rule_unit/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=8, routed)           0.900     6.509    delta_rule_unit/fpu_mul/Q[1]
    SLICE_X1Y34          LUT4 (Prop_lut4_I3_O)        0.154     6.663 f  delta_rule_unit/fpu_mul/state[3]_i_3/O
                         net (fo=37, routed)          1.102     7.765    delta_rule_unit/fpu_mul/rst_mul
    SLICE_X9Y36          FDCE                                         f  delta_rule_unit/fpu_mul/product_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.445    14.786    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    SLICE_X9Y36          FDCE                                         r  delta_rule_unit/fpu_mul/product_reg[0]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X9Y36          FDCE (Recov_fdce_C_CLR)     -0.608    14.403    delta_rule_unit/fpu_mul/product_reg[0]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                          -7.765    
  -------------------------------------------------------------------
                         slack                                  6.638    

Slack (MET) :             6.638ns  (required time - arrival time)
  Source:                 delta_rule_unit/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_mul/product_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.610ns (23.350%)  route 2.002ns (76.650%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.631     5.152    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  delta_rule_unit/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  delta_rule_unit/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=8, routed)           0.900     6.509    delta_rule_unit/fpu_mul/Q[1]
    SLICE_X1Y34          LUT4 (Prop_lut4_I3_O)        0.154     6.663 f  delta_rule_unit/fpu_mul/state[3]_i_3/O
                         net (fo=37, routed)          1.102     7.765    delta_rule_unit/fpu_mul/rst_mul
    SLICE_X9Y36          FDCE                                         f  delta_rule_unit/fpu_mul/product_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.445    14.786    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    SLICE_X9Y36          FDCE                                         r  delta_rule_unit/fpu_mul/product_reg[1]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X9Y36          FDCE (Recov_fdce_C_CLR)     -0.608    14.403    delta_rule_unit/fpu_mul/product_reg[1]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                          -7.765    
  -------------------------------------------------------------------
                         slack                                  6.638    

Slack (MET) :             6.638ns  (required time - arrival time)
  Source:                 delta_rule_unit/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_mul/product_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.610ns (23.350%)  route 2.002ns (76.650%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.631     5.152    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  delta_rule_unit/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  delta_rule_unit/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=8, routed)           0.900     6.509    delta_rule_unit/fpu_mul/Q[1]
    SLICE_X1Y34          LUT4 (Prop_lut4_I3_O)        0.154     6.663 f  delta_rule_unit/fpu_mul/state[3]_i_3/O
                         net (fo=37, routed)          1.102     7.765    delta_rule_unit/fpu_mul/rst_mul
    SLICE_X9Y36          FDCE                                         f  delta_rule_unit/fpu_mul/product_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.445    14.786    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    SLICE_X9Y36          FDCE                                         r  delta_rule_unit/fpu_mul/product_reg[2]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X9Y36          FDCE (Recov_fdce_C_CLR)     -0.608    14.403    delta_rule_unit/fpu_mul/product_reg[2]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                          -7.765    
  -------------------------------------------------------------------
                         slack                                  6.638    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 delta_rule_unit/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_mul/product_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.610ns (23.350%)  route 2.002ns (76.650%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.631     5.152    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  delta_rule_unit/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  delta_rule_unit/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=8, routed)           0.900     6.509    delta_rule_unit/fpu_mul/Q[1]
    SLICE_X1Y34          LUT4 (Prop_lut4_I3_O)        0.154     6.663 f  delta_rule_unit/fpu_mul/state[3]_i_3/O
                         net (fo=37, routed)          1.102     7.765    delta_rule_unit/fpu_mul/rst_mul
    SLICE_X8Y36          FDCE                                         f  delta_rule_unit/fpu_mul/product_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.445    14.786    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    SLICE_X8Y36          FDCE                                         r  delta_rule_unit/fpu_mul/product_reg[16]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X8Y36          FDCE (Recov_fdce_C_CLR)     -0.564    14.447    delta_rule_unit/fpu_mul/product_reg[16]
  -------------------------------------------------------------------
                         required time                         14.447    
                         arrival time                          -7.765    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 delta_rule_unit/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_mul/product_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.610ns (23.350%)  route 2.002ns (76.650%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.631     5.152    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  delta_rule_unit/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  delta_rule_unit/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=8, routed)           0.900     6.509    delta_rule_unit/fpu_mul/Q[1]
    SLICE_X1Y34          LUT4 (Prop_lut4_I3_O)        0.154     6.663 f  delta_rule_unit/fpu_mul/state[3]_i_3/O
                         net (fo=37, routed)          1.102     7.765    delta_rule_unit/fpu_mul/rst_mul
    SLICE_X8Y36          FDCE                                         f  delta_rule_unit/fpu_mul/product_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.445    14.786    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    SLICE_X8Y36          FDCE                                         r  delta_rule_unit/fpu_mul/product_reg[18]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X8Y36          FDCE (Recov_fdce_C_CLR)     -0.564    14.447    delta_rule_unit/fpu_mul/product_reg[18]
  -------------------------------------------------------------------
                         required time                         14.447    
                         arrival time                          -7.765    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.724ns  (required time - arrival time)
  Source:                 delta_rule_unit/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_mul/product_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.610ns (23.350%)  route 2.002ns (76.650%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.631     5.152    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  delta_rule_unit/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  delta_rule_unit/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=8, routed)           0.900     6.509    delta_rule_unit/fpu_mul/Q[1]
    SLICE_X1Y34          LUT4 (Prop_lut4_I3_O)        0.154     6.663 f  delta_rule_unit/fpu_mul/state[3]_i_3/O
                         net (fo=37, routed)          1.102     7.765    delta_rule_unit/fpu_mul/rst_mul
    SLICE_X8Y36          FDCE                                         f  delta_rule_unit/fpu_mul/product_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.445    14.786    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    SLICE_X8Y36          FDCE                                         r  delta_rule_unit/fpu_mul/product_reg[15]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X8Y36          FDCE (Recov_fdce_C_CLR)     -0.522    14.489    delta_rule_unit/fpu_mul/product_reg[15]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -7.765    
  -------------------------------------------------------------------
                         slack                                  6.724    

Slack (MET) :             6.724ns  (required time - arrival time)
  Source:                 delta_rule_unit/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_mul/product_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.610ns (23.350%)  route 2.002ns (76.650%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.631     5.152    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  delta_rule_unit/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  delta_rule_unit/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=8, routed)           0.900     6.509    delta_rule_unit/fpu_mul/Q[1]
    SLICE_X1Y34          LUT4 (Prop_lut4_I3_O)        0.154     6.663 f  delta_rule_unit/fpu_mul/state[3]_i_3/O
                         net (fo=37, routed)          1.102     7.765    delta_rule_unit/fpu_mul/rst_mul
    SLICE_X8Y36          FDCE                                         f  delta_rule_unit/fpu_mul/product_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.445    14.786    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    SLICE_X8Y36          FDCE                                         r  delta_rule_unit/fpu_mul/product_reg[17]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X8Y36          FDCE (Recov_fdce_C_CLR)     -0.522    14.489    delta_rule_unit/fpu_mul/product_reg[17]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -7.765    
  -------------------------------------------------------------------
                         slack                                  6.724    

Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 delta_rule_unit/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_mul/product_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.610ns (24.691%)  route 1.861ns (75.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.631     5.152    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  delta_rule_unit/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  delta_rule_unit/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=8, routed)           0.900     6.509    delta_rule_unit/fpu_mul/Q[1]
    SLICE_X1Y34          LUT4 (Prop_lut4_I3_O)        0.154     6.663 f  delta_rule_unit/fpu_mul/state[3]_i_3/O
                         net (fo=37, routed)          0.960     7.623    delta_rule_unit/fpu_mul/rst_mul
    SLICE_X9Y35          FDCE                                         f  delta_rule_unit/fpu_mul/product_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.445    14.786    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    SLICE_X9Y35          FDCE                                         r  delta_rule_unit/fpu_mul/product_reg[10]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X9Y35          FDCE (Recov_fdce_C_CLR)     -0.608    14.403    delta_rule_unit/fpu_mul/product_reg[10]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                  6.780    

Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 delta_rule_unit/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_mul/product_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.610ns (24.691%)  route 1.861ns (75.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.631     5.152    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  delta_rule_unit/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  delta_rule_unit/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=8, routed)           0.900     6.509    delta_rule_unit/fpu_mul/Q[1]
    SLICE_X1Y34          LUT4 (Prop_lut4_I3_O)        0.154     6.663 f  delta_rule_unit/fpu_mul/state[3]_i_3/O
                         net (fo=37, routed)          0.960     7.623    delta_rule_unit/fpu_mul/rst_mul
    SLICE_X9Y35          FDCE                                         f  delta_rule_unit/fpu_mul/product_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.445    14.786    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    SLICE_X9Y35          FDCE                                         r  delta_rule_unit/fpu_mul/product_reg[3]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X9Y35          FDCE (Recov_fdce_C_CLR)     -0.608    14.403    delta_rule_unit/fpu_mul/product_reg[3]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                  6.780    

Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 delta_rule_unit/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_mul/product_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.610ns (24.691%)  route 1.861ns (75.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.631     5.152    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  delta_rule_unit/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  delta_rule_unit/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=8, routed)           0.900     6.509    delta_rule_unit/fpu_mul/Q[1]
    SLICE_X1Y34          LUT4 (Prop_lut4_I3_O)        0.154     6.663 f  delta_rule_unit/fpu_mul/state[3]_i_3/O
                         net (fo=37, routed)          0.960     7.623    delta_rule_unit/fpu_mul/rst_mul
    SLICE_X9Y35          FDCE                                         f  delta_rule_unit/fpu_mul/product_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.445    14.786    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    SLICE_X9Y35          FDCE                                         r  delta_rule_unit/fpu_mul/product_reg[4]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X9Y35          FDCE (Recov_fdce_C_CLR)     -0.608    14.403    delta_rule_unit/fpu_mul/product_reg[4]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                  6.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 delta_rule_unit/rst_mul_async_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_mul/done_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.183ns (31.622%)  route 0.396ns (68.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.591     1.474    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDPE                                         r  delta_rule_unit/rst_mul_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDPE (Prop_fdpe_C_Q)         0.141     1.615 f  delta_rule_unit/rst_mul_async_reg/Q
                         net (fo=6, routed)           0.182     1.798    delta_rule_unit/fpu_mul/rst_adder_async
    SLICE_X1Y34          LUT4 (Prop_lut4_I1_O)        0.042     1.840 f  delta_rule_unit/fpu_mul/state[3]_i_3/O
                         net (fo=37, routed)          0.213     2.053    delta_rule_unit/fpu_mul/rst_mul
    SLICE_X4Y34          FDCE                                         f  delta_rule_unit/fpu_mul/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.858     1.985    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    SLICE_X4Y34          FDCE                                         r  delta_rule_unit/fpu_mul/done_reg/C
                         clock pessimism             -0.478     1.507    
    SLICE_X4Y34          FDCE (Remov_fdce_C_CLR)     -0.157     1.350    delta_rule_unit/fpu_mul/done_reg
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 delta_rule_unit/rst_mul_async_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_mul/state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.183ns (32.453%)  route 0.381ns (67.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.591     1.474    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDPE                                         r  delta_rule_unit/rst_mul_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDPE (Prop_fdpe_C_Q)         0.141     1.615 f  delta_rule_unit/rst_mul_async_reg/Q
                         net (fo=6, routed)           0.182     1.798    delta_rule_unit/fpu_mul/rst_adder_async
    SLICE_X1Y34          LUT4 (Prop_lut4_I1_O)        0.042     1.840 f  delta_rule_unit/fpu_mul/state[3]_i_3/O
                         net (fo=37, routed)          0.198     2.038    delta_rule_unit/fpu_mul/rst_mul
    SLICE_X3Y34          FDCE                                         f  delta_rule_unit/fpu_mul/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.860     1.987    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    SLICE_X3Y34          FDCE                                         r  delta_rule_unit/fpu_mul/state_reg[0]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X3Y34          FDCE (Remov_fdce_C_CLR)     -0.157     1.331    delta_rule_unit/fpu_mul/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 delta_rule_unit/rst_mul_async_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_mul/state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.183ns (32.453%)  route 0.381ns (67.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.591     1.474    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDPE                                         r  delta_rule_unit/rst_mul_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDPE (Prop_fdpe_C_Q)         0.141     1.615 f  delta_rule_unit/rst_mul_async_reg/Q
                         net (fo=6, routed)           0.182     1.798    delta_rule_unit/fpu_mul/rst_adder_async
    SLICE_X1Y34          LUT4 (Prop_lut4_I1_O)        0.042     1.840 f  delta_rule_unit/fpu_mul/state[3]_i_3/O
                         net (fo=37, routed)          0.198     2.038    delta_rule_unit/fpu_mul/rst_mul
    SLICE_X3Y34          FDCE                                         f  delta_rule_unit/fpu_mul/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.860     1.987    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    SLICE_X3Y34          FDCE                                         r  delta_rule_unit/fpu_mul/state_reg[1]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X3Y34          FDCE (Remov_fdce_C_CLR)     -0.157     1.331    delta_rule_unit/fpu_mul/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 delta_rule_unit/rst_mul_async_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_mul/state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.183ns (32.453%)  route 0.381ns (67.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.591     1.474    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDPE                                         r  delta_rule_unit/rst_mul_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDPE (Prop_fdpe_C_Q)         0.141     1.615 f  delta_rule_unit/rst_mul_async_reg/Q
                         net (fo=6, routed)           0.182     1.798    delta_rule_unit/fpu_mul/rst_adder_async
    SLICE_X1Y34          LUT4 (Prop_lut4_I1_O)        0.042     1.840 f  delta_rule_unit/fpu_mul/state[3]_i_3/O
                         net (fo=37, routed)          0.198     2.038    delta_rule_unit/fpu_mul/rst_mul
    SLICE_X3Y34          FDCE                                         f  delta_rule_unit/fpu_mul/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.860     1.987    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    SLICE_X3Y34          FDCE                                         r  delta_rule_unit/fpu_mul/state_reg[2]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X3Y34          FDCE (Remov_fdce_C_CLR)     -0.157     1.331    delta_rule_unit/fpu_mul/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 delta_rule_unit/rst_mul_async_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_mul/state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.183ns (32.453%)  route 0.381ns (67.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.591     1.474    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDPE                                         r  delta_rule_unit/rst_mul_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDPE (Prop_fdpe_C_Q)         0.141     1.615 f  delta_rule_unit/rst_mul_async_reg/Q
                         net (fo=6, routed)           0.182     1.798    delta_rule_unit/fpu_mul/rst_adder_async
    SLICE_X1Y34          LUT4 (Prop_lut4_I1_O)        0.042     1.840 f  delta_rule_unit/fpu_mul/state[3]_i_3/O
                         net (fo=37, routed)          0.198     2.038    delta_rule_unit/fpu_mul/rst_mul
    SLICE_X3Y34          FDCE                                         f  delta_rule_unit/fpu_mul/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.860     1.987    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    SLICE_X3Y34          FDCE                                         r  delta_rule_unit/fpu_mul/state_reg[3]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X3Y34          FDCE (Remov_fdce_C_CLR)     -0.157     1.331    delta_rule_unit/fpu_mul/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 delta_rule_unit/FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_adder2/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.184ns (29.920%)  route 0.431ns (70.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.591     1.474    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDPE                                         r  delta_rule_unit/FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDPE (Prop_fdpe_C_Q)         0.141     1.615 f  delta_rule_unit/FSM_onehot_cur_state_reg[0]/Q
                         net (fo=10, routed)          0.181     1.797    delta_rule_unit/fpu_adder2/FSM_onehot_cur_state_reg[3][0]
    SLICE_X1Y34          LUT3 (Prop_lut3_I1_O)        0.043     1.840 f  delta_rule_unit/fpu_adder2/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.250     2.089    delta_rule_unit/fpu_adder2/rst_adder
    SLICE_X2Y41          FDCE                                         f  delta_rule_unit/fpu_adder2/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.865     1.992    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  delta_rule_unit/fpu_adder2/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y41          FDCE (Remov_fdce_C_CLR)     -0.134     1.359    delta_rule_unit/fpu_adder2/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 delta_rule_unit/FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_adder2/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.184ns (29.920%)  route 0.431ns (70.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.591     1.474    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDPE                                         r  delta_rule_unit/FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDPE (Prop_fdpe_C_Q)         0.141     1.615 f  delta_rule_unit/FSM_onehot_cur_state_reg[0]/Q
                         net (fo=10, routed)          0.181     1.797    delta_rule_unit/fpu_adder2/FSM_onehot_cur_state_reg[3][0]
    SLICE_X1Y34          LUT3 (Prop_lut3_I1_O)        0.043     1.840 f  delta_rule_unit/fpu_adder2/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.250     2.089    delta_rule_unit/fpu_adder2/rst_adder
    SLICE_X2Y41          FDCE                                         f  delta_rule_unit/fpu_adder2/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.865     1.992    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  delta_rule_unit/fpu_adder2/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y41          FDCE (Remov_fdce_C_CLR)     -0.134     1.359    delta_rule_unit/fpu_adder2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 delta_rule_unit/FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_adder2/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.184ns (29.920%)  route 0.431ns (70.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.591     1.474    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDPE                                         r  delta_rule_unit/FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDPE (Prop_fdpe_C_Q)         0.141     1.615 f  delta_rule_unit/FSM_onehot_cur_state_reg[0]/Q
                         net (fo=10, routed)          0.181     1.797    delta_rule_unit/fpu_adder2/FSM_onehot_cur_state_reg[3][0]
    SLICE_X1Y34          LUT3 (Prop_lut3_I1_O)        0.043     1.840 f  delta_rule_unit/fpu_adder2/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.250     2.089    delta_rule_unit/fpu_adder2/rst_adder
    SLICE_X2Y41          FDCE                                         f  delta_rule_unit/fpu_adder2/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.865     1.992    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  delta_rule_unit/fpu_adder2/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y41          FDCE (Remov_fdce_C_CLR)     -0.134     1.359    delta_rule_unit/fpu_adder2/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 delta_rule_unit/rst_mul_async_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_mul/product_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.183ns (29.151%)  route 0.445ns (70.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.591     1.474    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDPE                                         r  delta_rule_unit/rst_mul_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDPE (Prop_fdpe_C_Q)         0.141     1.615 f  delta_rule_unit/rst_mul_async_reg/Q
                         net (fo=6, routed)           0.182     1.798    delta_rule_unit/fpu_mul/rst_adder_async
    SLICE_X1Y34          LUT4 (Prop_lut4_I1_O)        0.042     1.840 f  delta_rule_unit/fpu_mul/state[3]_i_3/O
                         net (fo=37, routed)          0.262     2.102    delta_rule_unit/fpu_mul/rst_mul
    SLICE_X5Y35          FDCE                                         f  delta_rule_unit/fpu_mul/product_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.859     1.986    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    SLICE_X5Y35          FDCE                                         r  delta_rule_unit/fpu_mul/product_reg[11]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X5Y35          FDCE (Remov_fdce_C_CLR)     -0.157     1.351    delta_rule_unit/fpu_mul/product_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 delta_rule_unit/rst_mul_async_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delta_rule_unit/fpu_mul/product_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.183ns (29.151%)  route 0.445ns (70.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.591     1.474    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDPE                                         r  delta_rule_unit/rst_mul_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDPE (Prop_fdpe_C_Q)         0.141     1.615 f  delta_rule_unit/rst_mul_async_reg/Q
                         net (fo=6, routed)           0.182     1.798    delta_rule_unit/fpu_mul/rst_adder_async
    SLICE_X1Y34          LUT4 (Prop_lut4_I1_O)        0.042     1.840 f  delta_rule_unit/fpu_mul/state[3]_i_3/O
                         net (fo=37, routed)          0.262     2.102    delta_rule_unit/fpu_mul/rst_mul
    SLICE_X5Y35          FDCE                                         f  delta_rule_unit/fpu_mul/product_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.859     1.986    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    SLICE_X5Y35          FDCE                                         r  delta_rule_unit/fpu_mul/product_reg[12]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X5Y35          FDCE (Remov_fdce_C_CLR)     -0.157     1.351    delta_rule_unit/fpu_mul/product_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.751    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.258ns  (logic 5.690ns (34.995%)  route 10.569ns (65.005%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          3.926     5.382    delta_rule_unit/fpu_adder2/sw_IBUF[1]
    SLICE_X2Y44          LUT5 (Prop_lut5_I1_O)        0.124     5.506 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.666     6.173    delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I5_O)        0.124     6.297 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.656     6.953    delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I5_O)        0.124     7.077 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.378     8.454    delta_rule_unit/fpu_adder2/display/decoder__32[1]
    SLICE_X9Y44          LUT4 (Prop_lut4_I3_O)        0.154     8.608 r  delta_rule_unit/fpu_adder2/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.942    12.551    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    16.258 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.258    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.156ns  (logic 5.472ns (33.870%)  route 10.684ns (66.130%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          3.926     5.382    delta_rule_unit/fpu_adder2/sw_IBUF[1]
    SLICE_X2Y44          LUT5 (Prop_lut5_I1_O)        0.124     5.506 f  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.666     6.173    delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I5_O)        0.124     6.297 f  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.656     6.953    delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I5_O)        0.124     7.077 f  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.378     8.454    delta_rule_unit/fpu_adder2/display/decoder__32[1]
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.124     8.578 r  delta_rule_unit/fpu_adder2/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.058    12.636    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.156 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.156    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.939ns  (logic 5.484ns (34.404%)  route 10.455ns (65.596%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          3.926     5.382    delta_rule_unit/fpu_adder2/sw_IBUF[1]
    SLICE_X2Y44          LUT5 (Prop_lut5_I1_O)        0.124     5.506 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.666     6.173    delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I5_O)        0.124     6.297 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.656     6.953    delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I5_O)        0.124     7.077 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.203     8.280    delta_rule_unit/fpu_adder2/display/decoder__32[1]
    SLICE_X9Y44          LUT4 (Prop_lut4_I3_O)        0.124     8.404 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.004    12.408    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.939 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.939    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.614ns  (logic 5.677ns (36.361%)  route 9.937ns (63.639%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          3.926     5.382    delta_rule_unit/fpu_adder2/sw_IBUF[1]
    SLICE_X2Y44          LUT5 (Prop_lut5_I1_O)        0.124     5.506 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.666     6.173    delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I5_O)        0.124     6.297 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.656     6.953    delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I5_O)        0.124     7.077 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.793     7.870    delta_rule_unit/fpu_adder2/display/decoder__32[1]
    SLICE_X9Y44          LUT4 (Prop_lut4_I2_O)        0.118     7.988 r  delta_rule_unit/fpu_adder2/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.895    11.883    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    15.614 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.614    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.348ns  (logic 5.463ns (35.594%)  route 9.885ns (64.406%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          3.926     5.382    delta_rule_unit/fpu_adder2/sw_IBUF[1]
    SLICE_X2Y44          LUT5 (Prop_lut5_I1_O)        0.124     5.506 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.666     6.173    delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I5_O)        0.124     6.297 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.656     6.953    delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I5_O)        0.124     7.077 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.793     7.870    delta_rule_unit/fpu_adder2/display/decoder__32[1]
    SLICE_X9Y44          LUT4 (Prop_lut4_I3_O)        0.124     7.994 r  delta_rule_unit/fpu_adder2/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.843    11.837    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.348 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.348    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.277ns  (logic 5.487ns (35.918%)  route 9.790ns (64.082%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          3.926     5.382    delta_rule_unit/fpu_adder2/sw_IBUF[1]
    SLICE_X2Y44          LUT5 (Prop_lut5_I1_O)        0.124     5.506 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.666     6.173    delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I5_O)        0.124     6.297 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.656     6.953    delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I5_O)        0.124     7.077 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.797     7.874    delta_rule_unit/fpu_adder2/display/decoder__32[1]
    SLICE_X9Y44          LUT4 (Prop_lut4_I2_O)        0.124     7.998 r  delta_rule_unit/fpu_adder2/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.744    11.742    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.277 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.277    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.904ns  (logic 5.691ns (38.182%)  route 9.214ns (61.818%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          3.926     5.382    delta_rule_unit/fpu_adder2/sw_IBUF[1]
    SLICE_X2Y44          LUT5 (Prop_lut5_I1_O)        0.124     5.506 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.666     6.173    delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I5_O)        0.124     6.297 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.656     6.953    delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I5_O)        0.124     7.077 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.797     7.874    delta_rule_unit/fpu_adder2/display/decoder__32[1]
    SLICE_X9Y44          LUT4 (Prop_lut4_I3_O)        0.119     7.993 r  delta_rule_unit/fpu_adder2/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.168    11.161    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    14.904 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.904    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.246ns  (logic 5.099ns (41.641%)  route 7.147ns (58.359%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnu_IBUF_inst/O
                         net (fo=2, routed)           1.821     3.275    delta_rule_unit/btnu_IBUF
    SLICE_X0Y34          LUT3 (Prop_lut3_I1_O)        0.124     3.399 r  delta_rule_unit/led_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           5.326     8.724    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.246 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.246    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.396ns  (logic 1.489ns (33.879%)  route 2.907ns (66.121%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnu_IBUF_inst/O
                         net (fo=2, routed)           0.730     0.952    delta_rule_unit/btnu_IBUF
    SLICE_X0Y34          LUT3 (Prop_lut3_I1_O)        0.045     0.997 r  delta_rule_unit/led_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           2.177     3.173    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     4.396 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.396    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.418ns  (logic 1.618ns (36.615%)  route 2.800ns (63.385%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          1.457     1.681    delta_rule_unit/fpu_adder2/sw_IBUF[1]
    SLICE_X6Y46          LUT6 (Prop_lut6_I2_O)        0.045     1.726 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.334     2.060    delta_rule_unit/fpu_adder2/display/decoder__32[3]
    SLICE_X9Y44          LUT4 (Prop_lut4_I0_O)        0.045     2.105 r  delta_rule_unit/fpu_adder2/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.010     3.115    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     4.418 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.418    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.725ns  (logic 1.550ns (32.810%)  route 3.175ns (67.190%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          1.457     1.681    delta_rule_unit/fpu_adder2/sw_IBUF[1]
    SLICE_X6Y46          LUT6 (Prop_lut6_I2_O)        0.045     1.726 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.334     2.060    delta_rule_unit/fpu_adder2/display/decoder__32[3]
    SLICE_X9Y44          LUT4 (Prop_lut4_I0_O)        0.045     2.105 r  delta_rule_unit/fpu_adder2/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.384     3.489    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.725 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.725    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.820ns  (logic 1.526ns (31.662%)  route 3.294ns (68.338%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          1.457     1.681    delta_rule_unit/fpu_adder2/sw_IBUF[1]
    SLICE_X6Y46          LUT6 (Prop_lut6_I2_O)        0.045     1.726 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.418     2.144    delta_rule_unit/fpu_adder2/display/decoder__32[3]
    SLICE_X9Y44          LUT4 (Prop_lut4_I0_O)        0.045     2.189 r  delta_rule_unit/fpu_adder2/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.419     3.608    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.820 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.820    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.886ns  (logic 1.547ns (31.655%)  route 3.339ns (68.345%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          1.457     1.681    delta_rule_unit/fpu_adder2/sw_IBUF[1]
    SLICE_X6Y46          LUT6 (Prop_lut6_I2_O)        0.045     1.726 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.408     2.134    delta_rule_unit/fpu_adder2/display/decoder__32[3]
    SLICE_X9Y44          LUT4 (Prop_lut4_I0_O)        0.045     2.179 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.475     3.653    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.886 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.886    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.893ns  (logic 1.585ns (32.390%)  route 3.308ns (67.610%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          1.457     1.681    delta_rule_unit/fpu_adder2/sw_IBUF[1]
    SLICE_X6Y46          LUT6 (Prop_lut6_I2_O)        0.045     1.726 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.407     2.133    delta_rule_unit/fpu_adder2/display/decoder__32[3]
    SLICE_X9Y44          LUT4 (Prop_lut4_I0_O)        0.045     2.178 r  delta_rule_unit/fpu_adder2/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.444     3.622    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     4.893 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.893    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.918ns  (logic 1.535ns (31.213%)  route 3.383ns (68.787%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          1.457     1.681    delta_rule_unit/fpu_adder2/sw_IBUF[1]
    SLICE_X6Y46          LUT6 (Prop_lut6_I2_O)        0.045     1.726 f  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.407     2.133    delta_rule_unit/fpu_adder2/display/decoder__32[3]
    SLICE_X9Y44          LUT4 (Prop_lut4_I0_O)        0.045     2.178 r  delta_rule_unit/fpu_adder2/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.520     3.697    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.918 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.918    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.934ns  (logic 1.605ns (32.537%)  route 3.328ns (67.463%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          1.457     1.681    delta_rule_unit/fpu_adder2/sw_IBUF[1]
    SLICE_X6Y46          LUT6 (Prop_lut6_I2_O)        0.045     1.726 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.418     2.144    delta_rule_unit/fpu_adder2/display/decoder__32[3]
    SLICE_X9Y44          LUT4 (Prop_lut4_I0_O)        0.044     2.188 r  delta_rule_unit/fpu_adder2/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.454     3.642    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.292     4.934 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.934    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.592ns  (logic 4.837ns (38.414%)  route 7.755ns (61.586%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.638     5.159    display/clk_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  display/counter_reg[15]/Q
                         net (fo=18, routed)          1.420     7.035    display/selection[0]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.150     7.185 r  display/cat_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           1.181     8.366    delta_rule_unit/fpu_adder2/cat_OBUF[0]_inst_i_1_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I4_O)        0.348     8.714 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.259     9.974    delta_rule_unit/fpu_adder2/display/decoder__32[0]
    SLICE_X9Y44          LUT4 (Prop_lut4_I3_O)        0.152    10.126 r  delta_rule_unit/fpu_adder2/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.895    14.020    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    17.752 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.752    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.442ns  (logic 4.815ns (38.704%)  route 7.626ns (61.296%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.638     5.159    display/clk_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  display/counter_reg[15]/Q
                         net (fo=18, routed)          1.420     7.035    display/selection[0]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.150     7.185 r  display/cat_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.886     8.071    delta_rule_unit/fpu_adder2/cat_OBUF[0]_inst_i_1_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I4_O)        0.348     8.419 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.378     9.797    delta_rule_unit/fpu_adder2/display/decoder__32[1]
    SLICE_X9Y44          LUT4 (Prop_lut4_I3_O)        0.154     9.951 r  delta_rule_unit/fpu_adder2/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.942    13.894    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    17.601 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.601    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.339ns  (logic 4.598ns (37.262%)  route 7.741ns (62.738%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.638     5.159    display/clk_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  display/counter_reg[15]/Q
                         net (fo=18, routed)          1.420     7.035    display/selection[0]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.150     7.185 f  display/cat_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.886     8.071    delta_rule_unit/fpu_adder2/cat_OBUF[0]_inst_i_1_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I4_O)        0.348     8.419 f  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.378     9.797    delta_rule_unit/fpu_adder2/display/decoder__32[1]
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.124     9.921 r  delta_rule_unit/fpu_adder2/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.058    13.979    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    17.499 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.499    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.292ns  (logic 4.589ns (37.331%)  route 7.703ns (62.669%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.638     5.159    display/clk_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  display/counter_reg[15]/Q
                         net (fo=18, routed)          1.420     7.035    display/selection[0]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.150     7.185 r  display/cat_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           1.181     8.366    delta_rule_unit/fpu_adder2/cat_OBUF[0]_inst_i_1_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I4_O)        0.348     8.714 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.259     9.974    delta_rule_unit/fpu_adder2/display/decoder__32[0]
    SLICE_X9Y44          LUT4 (Prop_lut4_I2_O)        0.124    10.098 r  delta_rule_unit/fpu_adder2/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.843    13.941    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    17.451 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.451    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.267ns  (logic 4.483ns (36.550%)  route 7.783ns (63.450%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.638     5.159    display/clk_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  display/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  display/counter_reg[16]/Q
                         net (fo=18, routed)          1.258     6.873    delta_rule_unit/fpu_adder2/selection[1]
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124     6.997 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.667     7.664    delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124     7.788 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.812     8.600    delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_8_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I5_O)        0.124     8.724 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.043     9.767    delta_rule_unit/fpu_adder2/display/decoder__32[3]
    SLICE_X9Y44          LUT4 (Prop_lut4_I0_O)        0.124     9.891 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.004    13.895    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    17.426 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.426    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.219ns  (logic 4.613ns (37.752%)  route 7.606ns (62.248%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.638     5.159    display/clk_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  display/counter_reg[15]/Q
                         net (fo=18, routed)          1.420     7.035    display/selection[0]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.150     7.185 f  display/cat_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           1.181     8.366    delta_rule_unit/fpu_adder2/cat_OBUF[0]_inst_i_1_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I4_O)        0.348     8.714 f  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.261     9.976    delta_rule_unit/fpu_adder2/display/decoder__32[0]
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.124    10.100 r  delta_rule_unit/fpu_adder2/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.744    13.844    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    17.379 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.379    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.880ns  (logic 4.850ns (40.822%)  route 7.030ns (59.178%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.638     5.159    display/clk_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  display/counter_reg[15]/Q
                         net (fo=18, routed)          1.420     7.035    display/selection[0]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.150     7.185 r  display/cat_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           1.181     8.366    delta_rule_unit/fpu_adder2/cat_OBUF[0]_inst_i_1_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I4_O)        0.348     8.714 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.261     9.976    delta_rule_unit/fpu_adder2/display/decoder__32[0]
    SLICE_X9Y44          LUT4 (Prop_lut4_I2_O)        0.152    10.128 r  delta_rule_unit/fpu_adder2/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.168    13.295    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    17.039 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.039    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delta_rule_unit/FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.449ns  (logic 4.101ns (39.251%)  route 6.348ns (60.749%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.631     5.152    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  delta_rule_unit/FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  delta_rule_unit/FSM_onehot_cur_state_reg[4]/Q
                         net (fo=1, routed)           1.022     6.630    delta_rule_unit/led_OBUF[0]
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.124     6.754 r  delta_rule_unit/led_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           5.326    12.080    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    15.602 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    15.602    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.531ns  (logic 4.331ns (45.441%)  route 5.200ns (54.559%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.638     5.159    display/clk_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  display/counter_reg[15]/Q
                         net (fo=18, routed)          1.422     7.037    display/selection[0]
    SLICE_X10Y44         LUT2 (Prop_lut2_I1_O)        0.148     7.185 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.778    10.963    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727    14.690 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.690    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.165ns  (logic 4.090ns (44.631%)  route 5.074ns (55.369%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.638     5.159    display/clk_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  display/counter_reg[15]/Q
                         net (fo=18, routed)          1.420     7.035    display/selection[0]
    SLICE_X10Y44         LUT2 (Prop_lut2_I1_O)        0.124     7.159 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.655    10.814    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    14.324 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.324    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 delta_rule_unit/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.834ns  (logic 1.372ns (74.791%)  route 0.462ns (25.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.591     1.474    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  delta_rule_unit/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  delta_rule_unit/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=4, routed)           0.462     2.077    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.308 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.308    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delta_rule_unit/FSM_onehot_cur_state_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.343ns (71.016%)  route 0.548ns (28.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.591     1.474    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  delta_rule_unit/FSM_onehot_cur_state_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  delta_rule_unit/FSM_onehot_cur_state_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.548     2.163    lopt_1
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.365 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.365    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delta_rule_unit/FSM_onehot_cur_state_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 1.351ns (68.721%)  route 0.615ns (31.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.591     1.474    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  delta_rule_unit/FSM_onehot_cur_state_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  delta_rule_unit/FSM_onehot_cur_state_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.615     2.230    lopt_2
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.440 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.440    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delta_rule_unit/FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.010ns  (logic 1.351ns (67.215%)  route 0.659ns (32.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.591     1.474    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDPE                                         r  delta_rule_unit/FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  delta_rule_unit/FSM_onehot_cur_state_reg[0]/Q
                         net (fo=10, routed)          0.659     2.274    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.484 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.484    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delta_rule_unit/FSM_onehot_cur_state_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.387ns (61.869%)  route 0.855ns (38.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.591     1.474    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  delta_rule_unit/FSM_onehot_cur_state_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDCE (Prop_fdce_C_Q)         0.128     1.602 r  delta_rule_unit/FSM_onehot_cur_state_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.855     2.457    lopt
    U16                  OBUF (Prop_obuf_I_O)         1.259     3.716 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.716    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.111ns  (logic 1.390ns (44.679%)  route 1.721ns (55.321%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.595     1.478    display/clk_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  display/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141     1.619 f  display/counter_reg[16]/Q
                         net (fo=18, routed)          0.458     2.077    display/selection[1]
    SLICE_X10Y44         LUT2 (Prop_lut2_I1_O)        0.045     2.122 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.264     3.385    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.589 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.589    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delta_rule_unit/fpu_adder2/sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.122ns  (logic 1.557ns (49.886%)  route 1.565ns (50.114%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.593     1.476    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  delta_rule_unit/fpu_adder2/sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  delta_rule_unit/fpu_adder2/sum_reg[15]/Q
                         net (fo=1, routed)           0.221     1.861    delta_rule_unit/fpu_adder2/res[15]
    SLICE_X6Y46          LUT6 (Prop_lut6_I3_O)        0.045     1.906 r  delta_rule_unit/fpu_adder2/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.334     2.240    delta_rule_unit/fpu_adder2/display/decoder__32[3]
    SLICE_X9Y44          LUT4 (Prop_lut4_I0_O)        0.045     2.285 r  delta_rule_unit/fpu_adder2/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.010     3.295    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     4.598 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.598    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.158ns  (logic 1.397ns (44.254%)  route 1.760ns (55.746%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.595     1.478    display/clk_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  display/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  display/counter_reg[16]/Q
                         net (fo=18, routed)          0.457     2.076    display/selection[1]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.045     2.121 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.304     3.424    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.636 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.636    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.196ns  (logic 1.386ns (43.377%)  route 1.810ns (56.623%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.595     1.478    display/clk_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  display/counter_reg[15]/Q
                         net (fo=18, routed)          0.374     1.994    display/selection[0]
    SLICE_X7Y44          LUT2 (Prop_lut2_I0_O)        0.045     2.039 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.435     3.474    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.674 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.674    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.304ns  (logic 1.477ns (44.705%)  route 1.827ns (55.295%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.595     1.478    display/clk_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  display/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  display/counter_reg[16]/Q
                         net (fo=18, routed)          0.458     2.077    display/selection[1]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.046     2.123 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.369     3.492    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.290     4.782 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.782    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            delta_rule_unit/fpu_adder2/A_mantissa_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.254ns  (logic 1.951ns (31.194%)  route 4.303ns (68.806%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           2.867     4.320    delta_rule_unit/fpu_adder2/sw_IBUF[0]
    SLICE_X6Y47          LUT2 (Prop_lut2_I0_O)        0.150     4.470 r  delta_rule_unit/fpu_adder2/A_mantissa[19]_i_2/O
                         net (fo=1, routed)           1.436     5.906    delta_rule_unit/fpu_adder2/A_mantissa[19]_i_2_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I0_O)        0.348     6.254 r  delta_rule_unit/fpu_adder2/A_mantissa[19]_i_1/O
                         net (fo=1, routed)           0.000     6.254    delta_rule_unit/fpu_adder2/A_mantissa[19]
    SLICE_X2Y52          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.510     4.851    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[19]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            delta_rule_unit/fpu_mul/multOp/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.754ns  (logic 1.577ns (33.170%)  route 3.177ns (66.830%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           2.599     4.052    delta_rule_unit/fpu_mul/sw_IBUF[0]
    SLICE_X9Y34          LUT1 (Prop_lut1_I0_O)        0.124     4.176 r  delta_rule_unit/fpu_mul/multOp_i_2/O
                         net (fo=1, routed)           0.577     4.754    delta_rule_unit/fpu_mul/multOp_i_2_n_0
    DSP48_X0Y12          DSP48E1                                      r  delta_rule_unit/fpu_mul/multOp/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.531     4.872    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    DSP48_X0Y12          DSP48E1                                      r  delta_rule_unit/fpu_mul/multOp/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            delta_rule_unit/fpu_adder2/A_mantissa_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.637ns  (logic 1.577ns (34.005%)  route 3.060ns (65.995%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           3.060     4.513    delta_rule_unit/fpu_adder2/sw_IBUF[0]
    SLICE_X4Y51          LUT6 (Prop_lut6_I5_O)        0.124     4.637 r  delta_rule_unit/fpu_adder2/A_mantissa[22]_i_1/O
                         net (fo=1, routed)           0.000     4.637    delta_rule_unit/fpu_adder2/A_mantissa[22]
    SLICE_X4Y51          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.508     4.849    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X4Y51          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[22]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            delta_rule_unit/FSM_onehot_cur_state_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.229ns  (logic 1.606ns (37.967%)  route 2.624ns (62.033%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnu_IBUF_inst/O
                         net (fo=2, routed)           1.821     3.275    delta_rule_unit/btnu_IBUF
    SLICE_X0Y34          LUT2 (Prop_lut2_I1_O)        0.152     3.427 r  delta_rule_unit/FSM_onehot_cur_state[1]_i_1/O
                         net (fo=2, routed)           0.803     4.229    delta_rule_unit/FSM_onehot_cur_state[1]_i_1_n_0
    SLICE_X0Y34          FDCE                                         r  delta_rule_unit/FSM_onehot_cur_state_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.513     4.854    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  delta_rule_unit/FSM_onehot_cur_state_reg[1]_lopt_replica/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            delta_rule_unit/FSM_onehot_cur_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.073ns  (logic 1.578ns (38.733%)  route 2.496ns (61.267%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnu_IBUF_inst/O
                         net (fo=2, routed)           1.821     3.275    delta_rule_unit/btnu_IBUF
    SLICE_X0Y34          LUT3 (Prop_lut3_I1_O)        0.124     3.399 r  delta_rule_unit/led_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           0.675     4.073    delta_rule_unit/led_OBUF[5]
    SLICE_X1Y34          FDPE                                         r  delta_rule_unit/FSM_onehot_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.513     4.854    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDPE                                         r  delta_rule_unit/FSM_onehot_cur_state_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            delta_rule_unit/fpu_adder2/A_mantissa_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.863ns  (logic 1.577ns (40.815%)  route 2.287ns (59.185%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           2.287     3.739    delta_rule_unit/fpu_adder2/sw_IBUF[0]
    SLICE_X2Y51          LUT6 (Prop_lut6_I0_O)        0.124     3.863 r  delta_rule_unit/fpu_adder2/A_mantissa[20]_i_1/O
                         net (fo=1, routed)           0.000     3.863    delta_rule_unit/fpu_adder2/A_mantissa[20]
    SLICE_X2Y51          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.510     4.851    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X2Y51          FDRE                                         r  delta_rule_unit/fpu_adder2/A_mantissa_reg[20]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            delta_rule_unit/FSM_onehot_cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.830ns  (logic 1.606ns (41.930%)  route 2.224ns (58.070%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnu_IBUF_inst/O
                         net (fo=2, routed)           1.821     3.275    delta_rule_unit/btnu_IBUF
    SLICE_X0Y34          LUT2 (Prop_lut2_I1_O)        0.152     3.427 r  delta_rule_unit/FSM_onehot_cur_state[1]_i_1/O
                         net (fo=2, routed)           0.403     3.830    delta_rule_unit/FSM_onehot_cur_state[1]_i_1_n_0
    SLICE_X1Y34          FDCE                                         r  delta_rule_unit/FSM_onehot_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.513     4.854    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  delta_rule_unit/FSM_onehot_cur_state_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            delta_rule_unit/fpu_adder2/A_exp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.578ns  (logic 1.453ns (40.601%)  route 2.125ns (59.399%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           2.125     3.578    delta_rule_unit/fpu_adder2/sw_IBUF[0]
    SLICE_X2Y39          FDRE                                         r  delta_rule_unit/fpu_adder2/A_exp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.517     4.858    delta_rule_unit/fpu_adder2/clk_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  delta_rule_unit/fpu_adder2/A_exp_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            delta_rule_unit/fpu_mul/B_exp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.261ns  (logic 1.577ns (48.358%)  route 1.684ns (51.642%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           1.684     3.137    delta_rule_unit/fpu_mul/sw_IBUF[0]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.124     3.261 r  delta_rule_unit/fpu_mul/B_exp[1]_i_1/O
                         net (fo=1, routed)           0.000     3.261    delta_rule_unit/fpu_mul/B_exp[1]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  delta_rule_unit/fpu_mul/B_exp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.512     4.853    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  delta_rule_unit/fpu_mul/B_exp_reg[1]/C

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            delta_rule_unit/FSM_onehot_cur_state_reg[1]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.168ns  (logic 1.452ns (45.845%)  route 1.716ns (54.155%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnd_IBUF_inst/O
                         net (fo=9, routed)           1.716     3.168    delta_rule_unit/AS[0]
    SLICE_X0Y34          FDCE                                         f  delta_rule_unit/FSM_onehot_cur_state_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.513     4.854    delta_rule_unit/clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  delta_rule_unit/FSM_onehot_cur_state_reg[1]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 delta_rule_unit/fpu_mul/multOp/ACOUT[0]
                            (internal pin)
  Destination:            delta_rule_unit/fpu_mul/M_full_reg/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  delta_rule_unit/fpu_mul/multOp/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    delta_rule_unit/fpu_mul/multOp_n_53
    DSP48_X0Y13          DSP48E1                                      r  delta_rule_unit/fpu_mul/M_full_reg/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.651     5.172    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    DSP48_X0Y13          DSP48E1                                      r  delta_rule_unit/fpu_mul/M_full_reg/CLK

Slack:                    inf
  Source:                 delta_rule_unit/fpu_mul/multOp/ACOUT[10]
                            (internal pin)
  Destination:            delta_rule_unit/fpu_mul/M_full_reg/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  delta_rule_unit/fpu_mul/multOp/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    delta_rule_unit/fpu_mul/multOp_n_43
    DSP48_X0Y13          DSP48E1                                      r  delta_rule_unit/fpu_mul/M_full_reg/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.651     5.172    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    DSP48_X0Y13          DSP48E1                                      r  delta_rule_unit/fpu_mul/M_full_reg/CLK

Slack:                    inf
  Source:                 delta_rule_unit/fpu_mul/multOp/ACOUT[11]
                            (internal pin)
  Destination:            delta_rule_unit/fpu_mul/M_full_reg/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  delta_rule_unit/fpu_mul/multOp/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    delta_rule_unit/fpu_mul/multOp_n_42
    DSP48_X0Y13          DSP48E1                                      r  delta_rule_unit/fpu_mul/M_full_reg/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.651     5.172    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    DSP48_X0Y13          DSP48E1                                      r  delta_rule_unit/fpu_mul/M_full_reg/CLK

Slack:                    inf
  Source:                 delta_rule_unit/fpu_mul/multOp/ACOUT[12]
                            (internal pin)
  Destination:            delta_rule_unit/fpu_mul/M_full_reg/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  delta_rule_unit/fpu_mul/multOp/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    delta_rule_unit/fpu_mul/multOp_n_41
    DSP48_X0Y13          DSP48E1                                      r  delta_rule_unit/fpu_mul/M_full_reg/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.651     5.172    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    DSP48_X0Y13          DSP48E1                                      r  delta_rule_unit/fpu_mul/M_full_reg/CLK

Slack:                    inf
  Source:                 delta_rule_unit/fpu_mul/multOp/ACOUT[13]
                            (internal pin)
  Destination:            delta_rule_unit/fpu_mul/M_full_reg/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  delta_rule_unit/fpu_mul/multOp/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    delta_rule_unit/fpu_mul/multOp_n_40
    DSP48_X0Y13          DSP48E1                                      r  delta_rule_unit/fpu_mul/M_full_reg/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.651     5.172    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    DSP48_X0Y13          DSP48E1                                      r  delta_rule_unit/fpu_mul/M_full_reg/CLK

Slack:                    inf
  Source:                 delta_rule_unit/fpu_mul/multOp/ACOUT[14]
                            (internal pin)
  Destination:            delta_rule_unit/fpu_mul/M_full_reg/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  delta_rule_unit/fpu_mul/multOp/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    delta_rule_unit/fpu_mul/multOp_n_39
    DSP48_X0Y13          DSP48E1                                      r  delta_rule_unit/fpu_mul/M_full_reg/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.651     5.172    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    DSP48_X0Y13          DSP48E1                                      r  delta_rule_unit/fpu_mul/M_full_reg/CLK

Slack:                    inf
  Source:                 delta_rule_unit/fpu_mul/multOp/ACOUT[15]
                            (internal pin)
  Destination:            delta_rule_unit/fpu_mul/M_full_reg/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  delta_rule_unit/fpu_mul/multOp/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    delta_rule_unit/fpu_mul/multOp_n_38
    DSP48_X0Y13          DSP48E1                                      r  delta_rule_unit/fpu_mul/M_full_reg/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.651     5.172    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    DSP48_X0Y13          DSP48E1                                      r  delta_rule_unit/fpu_mul/M_full_reg/CLK

Slack:                    inf
  Source:                 delta_rule_unit/fpu_mul/multOp/ACOUT[16]
                            (internal pin)
  Destination:            delta_rule_unit/fpu_mul/M_full_reg/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  delta_rule_unit/fpu_mul/multOp/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    delta_rule_unit/fpu_mul/multOp_n_37
    DSP48_X0Y13          DSP48E1                                      r  delta_rule_unit/fpu_mul/M_full_reg/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.651     5.172    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    DSP48_X0Y13          DSP48E1                                      r  delta_rule_unit/fpu_mul/M_full_reg/CLK

Slack:                    inf
  Source:                 delta_rule_unit/fpu_mul/multOp/ACOUT[17]
                            (internal pin)
  Destination:            delta_rule_unit/fpu_mul/M_full_reg/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  delta_rule_unit/fpu_mul/multOp/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    delta_rule_unit/fpu_mul/multOp_n_36
    DSP48_X0Y13          DSP48E1                                      r  delta_rule_unit/fpu_mul/M_full_reg/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.651     5.172    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    DSP48_X0Y13          DSP48E1                                      r  delta_rule_unit/fpu_mul/M_full_reg/CLK

Slack:                    inf
  Source:                 delta_rule_unit/fpu_mul/multOp/ACOUT[18]
                            (internal pin)
  Destination:            delta_rule_unit/fpu_mul/M_full_reg/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  delta_rule_unit/fpu_mul/multOp/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    delta_rule_unit/fpu_mul/multOp_n_35
    DSP48_X0Y13          DSP48E1                                      r  delta_rule_unit/fpu_mul/M_full_reg/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.651     5.172    delta_rule_unit/fpu_mul/clk_IBUF_BUFG
    DSP48_X0Y13          DSP48E1                                      r  delta_rule_unit/fpu_mul/M_full_reg/CLK





