library IEEE;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ALUGate is
	port (
		en : in std_logic;
		v_in : in std_logic_vector(31 downto 0);
		v_out : out std_logic_vector(31 downto 0);
	);
end ALUDecoder;

architecture behavior of ALUDecoder is

begin
	 v_out <= v_in when (en='1') else null;
end architecture;

