// Seed: 3826564127
`define pp_6 0
parameter id_5 = 1;
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  inout id_1;
  logic id_6 = id_1;
  logic id_7 = 1;
  always @(posedge id_6) begin
    id_2 <= id_5;
  end
  logic id_8;
  assign id_1 = id_7;
  assign id_1 = 1;
  assign id_6 = 1;
endmodule
