
Power_Tag_BLE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d2d8  08000140  08000140  00001140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000268  0800d418  0800d418  0000e418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d680  0800d680  0000e680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800d688  0800d688  0000e688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800d68c  0800d68c  0000e68c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000000d4  20000008  0800d690  0000f008  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  7 BLE_DRIVER_CONTEXT 00000035  200000dc  0800d764  0000f0dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  20000114  0800d799  0000f114  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000065c  20000128  0800d7aa  0000f128  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000784  0800d7aa  0000f784  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000fa67  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  00010000  2**2
                  ALLOC
 13 MB_MEM1       000001bb  20030028  20030028  00010000  2**2
                  ALLOC
 14 .MB_MEM2      00000883  200301e4  0800d7aa  0000f1e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 15 .debug_info   00034961  00000000  00000000  0000fa97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00006da6  00000000  00000000  000443f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00003250  00000000  00000000  0004b1a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 000026ba  00000000  00000000  0004e3f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002e87c  00000000  00000000  00050aaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00036c95  00000000  00000000  0007f326  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0010df31  00000000  00000000  000b5fbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  001c3eec  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000d774  00000000  00000000  001c3f30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 0000005d  00000000  00000000  001d16a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000128 	.word	0x20000128
 800015c:	00000000 	.word	0x00000000
 8000160:	0800d3f4 	.word	0x0800d3f4

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000012c 	.word	0x2000012c
 800017c:	0800d3f4 	.word	0x0800d3f4

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_dmul>:
 8000190:	b570      	push	{r4, r5, r6, lr}
 8000192:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000196:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800019a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800019e:	bf1d      	ittte	ne
 80001a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001a4:	ea94 0f0c 	teqne	r4, ip
 80001a8:	ea95 0f0c 	teqne	r5, ip
 80001ac:	f000 f8de 	bleq	800036c <__aeabi_dmul+0x1dc>
 80001b0:	442c      	add	r4, r5
 80001b2:	ea81 0603 	eor.w	r6, r1, r3
 80001b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001c2:	bf18      	it	ne
 80001c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80001c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80001cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80001d0:	d038      	beq.n	8000244 <__aeabi_dmul+0xb4>
 80001d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80001d6:	f04f 0500 	mov.w	r5, #0
 80001da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80001de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80001e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001e6:	f04f 0600 	mov.w	r6, #0
 80001ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001ee:	f09c 0f00 	teq	ip, #0
 80001f2:	bf18      	it	ne
 80001f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80001fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000200:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000204:	d204      	bcs.n	8000210 <__aeabi_dmul+0x80>
 8000206:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800020a:	416d      	adcs	r5, r5
 800020c:	eb46 0606 	adc.w	r6, r6, r6
 8000210:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000214:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000218:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800021c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000220:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000224:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000228:	bf88      	it	hi
 800022a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800022e:	d81e      	bhi.n	800026e <__aeabi_dmul+0xde>
 8000230:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000234:	bf08      	it	eq
 8000236:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800023a:	f150 0000 	adcs.w	r0, r0, #0
 800023e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000242:	bd70      	pop	{r4, r5, r6, pc}
 8000244:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000248:	ea46 0101 	orr.w	r1, r6, r1
 800024c:	ea40 0002 	orr.w	r0, r0, r2
 8000250:	ea81 0103 	eor.w	r1, r1, r3
 8000254:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000258:	bfc2      	ittt	gt
 800025a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800025e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000262:	bd70      	popgt	{r4, r5, r6, pc}
 8000264:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000268:	f04f 0e00 	mov.w	lr, #0
 800026c:	3c01      	subs	r4, #1
 800026e:	f300 80ab 	bgt.w	80003c8 <__aeabi_dmul+0x238>
 8000272:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000276:	bfde      	ittt	le
 8000278:	2000      	movle	r0, #0
 800027a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800027e:	bd70      	pople	{r4, r5, r6, pc}
 8000280:	f1c4 0400 	rsb	r4, r4, #0
 8000284:	3c20      	subs	r4, #32
 8000286:	da35      	bge.n	80002f4 <__aeabi_dmul+0x164>
 8000288:	340c      	adds	r4, #12
 800028a:	dc1b      	bgt.n	80002c4 <__aeabi_dmul+0x134>
 800028c:	f104 0414 	add.w	r4, r4, #20
 8000290:	f1c4 0520 	rsb	r5, r4, #32
 8000294:	fa00 f305 	lsl.w	r3, r0, r5
 8000298:	fa20 f004 	lsr.w	r0, r0, r4
 800029c:	fa01 f205 	lsl.w	r2, r1, r5
 80002a0:	ea40 0002 	orr.w	r0, r0, r2
 80002a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80002a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80002ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002b0:	fa21 f604 	lsr.w	r6, r1, r4
 80002b4:	eb42 0106 	adc.w	r1, r2, r6
 80002b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002bc:	bf08      	it	eq
 80002be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002c2:	bd70      	pop	{r4, r5, r6, pc}
 80002c4:	f1c4 040c 	rsb	r4, r4, #12
 80002c8:	f1c4 0520 	rsb	r5, r4, #32
 80002cc:	fa00 f304 	lsl.w	r3, r0, r4
 80002d0:	fa20 f005 	lsr.w	r0, r0, r5
 80002d4:	fa01 f204 	lsl.w	r2, r1, r4
 80002d8:	ea40 0002 	orr.w	r0, r0, r2
 80002dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002ec:	bf08      	it	eq
 80002ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002f2:	bd70      	pop	{r4, r5, r6, pc}
 80002f4:	f1c4 0520 	rsb	r5, r4, #32
 80002f8:	fa00 f205 	lsl.w	r2, r0, r5
 80002fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000300:	fa20 f304 	lsr.w	r3, r0, r4
 8000304:	fa01 f205 	lsl.w	r2, r1, r5
 8000308:	ea43 0302 	orr.w	r3, r3, r2
 800030c:	fa21 f004 	lsr.w	r0, r1, r4
 8000310:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000314:	fa21 f204 	lsr.w	r2, r1, r4
 8000318:	ea20 0002 	bic.w	r0, r0, r2
 800031c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000320:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000324:	bf08      	it	eq
 8000326:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800032a:	bd70      	pop	{r4, r5, r6, pc}
 800032c:	f094 0f00 	teq	r4, #0
 8000330:	d10f      	bne.n	8000352 <__aeabi_dmul+0x1c2>
 8000332:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000336:	0040      	lsls	r0, r0, #1
 8000338:	eb41 0101 	adc.w	r1, r1, r1
 800033c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000340:	bf08      	it	eq
 8000342:	3c01      	subeq	r4, #1
 8000344:	d0f7      	beq.n	8000336 <__aeabi_dmul+0x1a6>
 8000346:	ea41 0106 	orr.w	r1, r1, r6
 800034a:	f095 0f00 	teq	r5, #0
 800034e:	bf18      	it	ne
 8000350:	4770      	bxne	lr
 8000352:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000356:	0052      	lsls	r2, r2, #1
 8000358:	eb43 0303 	adc.w	r3, r3, r3
 800035c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000360:	bf08      	it	eq
 8000362:	3d01      	subeq	r5, #1
 8000364:	d0f7      	beq.n	8000356 <__aeabi_dmul+0x1c6>
 8000366:	ea43 0306 	orr.w	r3, r3, r6
 800036a:	4770      	bx	lr
 800036c:	ea94 0f0c 	teq	r4, ip
 8000370:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000374:	bf18      	it	ne
 8000376:	ea95 0f0c 	teqne	r5, ip
 800037a:	d00c      	beq.n	8000396 <__aeabi_dmul+0x206>
 800037c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000380:	bf18      	it	ne
 8000382:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000386:	d1d1      	bne.n	800032c <__aeabi_dmul+0x19c>
 8000388:	ea81 0103 	eor.w	r1, r1, r3
 800038c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000390:	f04f 0000 	mov.w	r0, #0
 8000394:	bd70      	pop	{r4, r5, r6, pc}
 8000396:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800039a:	bf06      	itte	eq
 800039c:	4610      	moveq	r0, r2
 800039e:	4619      	moveq	r1, r3
 80003a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003a4:	d019      	beq.n	80003da <__aeabi_dmul+0x24a>
 80003a6:	ea94 0f0c 	teq	r4, ip
 80003aa:	d102      	bne.n	80003b2 <__aeabi_dmul+0x222>
 80003ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003b0:	d113      	bne.n	80003da <__aeabi_dmul+0x24a>
 80003b2:	ea95 0f0c 	teq	r5, ip
 80003b6:	d105      	bne.n	80003c4 <__aeabi_dmul+0x234>
 80003b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003bc:	bf1c      	itt	ne
 80003be:	4610      	movne	r0, r2
 80003c0:	4619      	movne	r1, r3
 80003c2:	d10a      	bne.n	80003da <__aeabi_dmul+0x24a>
 80003c4:	ea81 0103 	eor.w	r1, r1, r3
 80003c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80003d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003d4:	f04f 0000 	mov.w	r0, #0
 80003d8:	bd70      	pop	{r4, r5, r6, pc}
 80003da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80003de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80003e2:	bd70      	pop	{r4, r5, r6, pc}

080003e4 <__aeabi_drsub>:
 80003e4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003e8:	e002      	b.n	80003f0 <__adddf3>
 80003ea:	bf00      	nop

080003ec <__aeabi_dsub>:
 80003ec:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003f0 <__adddf3>:
 80003f0:	b530      	push	{r4, r5, lr}
 80003f2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003f6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003fa:	ea94 0f05 	teq	r4, r5
 80003fe:	bf08      	it	eq
 8000400:	ea90 0f02 	teqeq	r0, r2
 8000404:	bf1f      	itttt	ne
 8000406:	ea54 0c00 	orrsne.w	ip, r4, r0
 800040a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800040e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000412:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000416:	f000 80e2 	beq.w	80005de <__adddf3+0x1ee>
 800041a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800041e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000422:	bfb8      	it	lt
 8000424:	426d      	neglt	r5, r5
 8000426:	dd0c      	ble.n	8000442 <__adddf3+0x52>
 8000428:	442c      	add	r4, r5
 800042a:	ea80 0202 	eor.w	r2, r0, r2
 800042e:	ea81 0303 	eor.w	r3, r1, r3
 8000432:	ea82 0000 	eor.w	r0, r2, r0
 8000436:	ea83 0101 	eor.w	r1, r3, r1
 800043a:	ea80 0202 	eor.w	r2, r0, r2
 800043e:	ea81 0303 	eor.w	r3, r1, r3
 8000442:	2d36      	cmp	r5, #54	@ 0x36
 8000444:	bf88      	it	hi
 8000446:	bd30      	pophi	{r4, r5, pc}
 8000448:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800044c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000450:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000454:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000458:	d002      	beq.n	8000460 <__adddf3+0x70>
 800045a:	4240      	negs	r0, r0
 800045c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000460:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000464:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000468:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800046c:	d002      	beq.n	8000474 <__adddf3+0x84>
 800046e:	4252      	negs	r2, r2
 8000470:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000474:	ea94 0f05 	teq	r4, r5
 8000478:	f000 80a7 	beq.w	80005ca <__adddf3+0x1da>
 800047c:	f1a4 0401 	sub.w	r4, r4, #1
 8000480:	f1d5 0e20 	rsbs	lr, r5, #32
 8000484:	db0d      	blt.n	80004a2 <__adddf3+0xb2>
 8000486:	fa02 fc0e 	lsl.w	ip, r2, lr
 800048a:	fa22 f205 	lsr.w	r2, r2, r5
 800048e:	1880      	adds	r0, r0, r2
 8000490:	f141 0100 	adc.w	r1, r1, #0
 8000494:	fa03 f20e 	lsl.w	r2, r3, lr
 8000498:	1880      	adds	r0, r0, r2
 800049a:	fa43 f305 	asr.w	r3, r3, r5
 800049e:	4159      	adcs	r1, r3
 80004a0:	e00e      	b.n	80004c0 <__adddf3+0xd0>
 80004a2:	f1a5 0520 	sub.w	r5, r5, #32
 80004a6:	f10e 0e20 	add.w	lr, lr, #32
 80004aa:	2a01      	cmp	r2, #1
 80004ac:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004b0:	bf28      	it	cs
 80004b2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004b6:	fa43 f305 	asr.w	r3, r3, r5
 80004ba:	18c0      	adds	r0, r0, r3
 80004bc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004c4:	d507      	bpl.n	80004d6 <__adddf3+0xe6>
 80004c6:	f04f 0e00 	mov.w	lr, #0
 80004ca:	f1dc 0c00 	rsbs	ip, ip, #0
 80004ce:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004d2:	eb6e 0101 	sbc.w	r1, lr, r1
 80004d6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004da:	d31b      	bcc.n	8000514 <__adddf3+0x124>
 80004dc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004e0:	d30c      	bcc.n	80004fc <__adddf3+0x10c>
 80004e2:	0849      	lsrs	r1, r1, #1
 80004e4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004e8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004ec:	f104 0401 	add.w	r4, r4, #1
 80004f0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004f4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004f8:	f080 809a 	bcs.w	8000630 <__adddf3+0x240>
 80004fc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000500:	bf08      	it	eq
 8000502:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000506:	f150 0000 	adcs.w	r0, r0, #0
 800050a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800050e:	ea41 0105 	orr.w	r1, r1, r5
 8000512:	bd30      	pop	{r4, r5, pc}
 8000514:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000518:	4140      	adcs	r0, r0
 800051a:	eb41 0101 	adc.w	r1, r1, r1
 800051e:	3c01      	subs	r4, #1
 8000520:	bf28      	it	cs
 8000522:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000526:	d2e9      	bcs.n	80004fc <__adddf3+0x10c>
 8000528:	f091 0f00 	teq	r1, #0
 800052c:	bf04      	itt	eq
 800052e:	4601      	moveq	r1, r0
 8000530:	2000      	moveq	r0, #0
 8000532:	fab1 f381 	clz	r3, r1
 8000536:	bf08      	it	eq
 8000538:	3320      	addeq	r3, #32
 800053a:	f1a3 030b 	sub.w	r3, r3, #11
 800053e:	f1b3 0220 	subs.w	r2, r3, #32
 8000542:	da0c      	bge.n	800055e <__adddf3+0x16e>
 8000544:	320c      	adds	r2, #12
 8000546:	dd08      	ble.n	800055a <__adddf3+0x16a>
 8000548:	f102 0c14 	add.w	ip, r2, #20
 800054c:	f1c2 020c 	rsb	r2, r2, #12
 8000550:	fa01 f00c 	lsl.w	r0, r1, ip
 8000554:	fa21 f102 	lsr.w	r1, r1, r2
 8000558:	e00c      	b.n	8000574 <__adddf3+0x184>
 800055a:	f102 0214 	add.w	r2, r2, #20
 800055e:	bfd8      	it	le
 8000560:	f1c2 0c20 	rsble	ip, r2, #32
 8000564:	fa01 f102 	lsl.w	r1, r1, r2
 8000568:	fa20 fc0c 	lsr.w	ip, r0, ip
 800056c:	bfdc      	itt	le
 800056e:	ea41 010c 	orrle.w	r1, r1, ip
 8000572:	4090      	lslle	r0, r2
 8000574:	1ae4      	subs	r4, r4, r3
 8000576:	bfa2      	ittt	ge
 8000578:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800057c:	4329      	orrge	r1, r5
 800057e:	bd30      	popge	{r4, r5, pc}
 8000580:	ea6f 0404 	mvn.w	r4, r4
 8000584:	3c1f      	subs	r4, #31
 8000586:	da1c      	bge.n	80005c2 <__adddf3+0x1d2>
 8000588:	340c      	adds	r4, #12
 800058a:	dc0e      	bgt.n	80005aa <__adddf3+0x1ba>
 800058c:	f104 0414 	add.w	r4, r4, #20
 8000590:	f1c4 0220 	rsb	r2, r4, #32
 8000594:	fa20 f004 	lsr.w	r0, r0, r4
 8000598:	fa01 f302 	lsl.w	r3, r1, r2
 800059c:	ea40 0003 	orr.w	r0, r0, r3
 80005a0:	fa21 f304 	lsr.w	r3, r1, r4
 80005a4:	ea45 0103 	orr.w	r1, r5, r3
 80005a8:	bd30      	pop	{r4, r5, pc}
 80005aa:	f1c4 040c 	rsb	r4, r4, #12
 80005ae:	f1c4 0220 	rsb	r2, r4, #32
 80005b2:	fa20 f002 	lsr.w	r0, r0, r2
 80005b6:	fa01 f304 	lsl.w	r3, r1, r4
 80005ba:	ea40 0003 	orr.w	r0, r0, r3
 80005be:	4629      	mov	r1, r5
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	fa21 f004 	lsr.w	r0, r1, r4
 80005c6:	4629      	mov	r1, r5
 80005c8:	bd30      	pop	{r4, r5, pc}
 80005ca:	f094 0f00 	teq	r4, #0
 80005ce:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005d2:	bf06      	itte	eq
 80005d4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005d8:	3401      	addeq	r4, #1
 80005da:	3d01      	subne	r5, #1
 80005dc:	e74e      	b.n	800047c <__adddf3+0x8c>
 80005de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005e2:	bf18      	it	ne
 80005e4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005e8:	d029      	beq.n	800063e <__adddf3+0x24e>
 80005ea:	ea94 0f05 	teq	r4, r5
 80005ee:	bf08      	it	eq
 80005f0:	ea90 0f02 	teqeq	r0, r2
 80005f4:	d005      	beq.n	8000602 <__adddf3+0x212>
 80005f6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005fa:	bf04      	itt	eq
 80005fc:	4619      	moveq	r1, r3
 80005fe:	4610      	moveq	r0, r2
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	ea91 0f03 	teq	r1, r3
 8000606:	bf1e      	ittt	ne
 8000608:	2100      	movne	r1, #0
 800060a:	2000      	movne	r0, #0
 800060c:	bd30      	popne	{r4, r5, pc}
 800060e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000612:	d105      	bne.n	8000620 <__adddf3+0x230>
 8000614:	0040      	lsls	r0, r0, #1
 8000616:	4149      	adcs	r1, r1
 8000618:	bf28      	it	cs
 800061a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800061e:	bd30      	pop	{r4, r5, pc}
 8000620:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000624:	bf3c      	itt	cc
 8000626:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800062a:	bd30      	popcc	{r4, r5, pc}
 800062c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000630:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000634:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000638:	f04f 0000 	mov.w	r0, #0
 800063c:	bd30      	pop	{r4, r5, pc}
 800063e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000642:	bf1a      	itte	ne
 8000644:	4619      	movne	r1, r3
 8000646:	4610      	movne	r0, r2
 8000648:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800064c:	bf1c      	itt	ne
 800064e:	460b      	movne	r3, r1
 8000650:	4602      	movne	r2, r0
 8000652:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000656:	bf06      	itte	eq
 8000658:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800065c:	ea91 0f03 	teqeq	r1, r3
 8000660:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000664:	bd30      	pop	{r4, r5, pc}
 8000666:	bf00      	nop

08000668 <__aeabi_ui2d>:
 8000668:	f090 0f00 	teq	r0, #0
 800066c:	bf04      	itt	eq
 800066e:	2100      	moveq	r1, #0
 8000670:	4770      	bxeq	lr
 8000672:	b530      	push	{r4, r5, lr}
 8000674:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000678:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800067c:	f04f 0500 	mov.w	r5, #0
 8000680:	f04f 0100 	mov.w	r1, #0
 8000684:	e750      	b.n	8000528 <__adddf3+0x138>
 8000686:	bf00      	nop

08000688 <__aeabi_i2d>:
 8000688:	f090 0f00 	teq	r0, #0
 800068c:	bf04      	itt	eq
 800068e:	2100      	moveq	r1, #0
 8000690:	4770      	bxeq	lr
 8000692:	b530      	push	{r4, r5, lr}
 8000694:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000698:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800069c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80006a0:	bf48      	it	mi
 80006a2:	4240      	negmi	r0, r0
 80006a4:	f04f 0100 	mov.w	r1, #0
 80006a8:	e73e      	b.n	8000528 <__adddf3+0x138>
 80006aa:	bf00      	nop

080006ac <__aeabi_f2d>:
 80006ac:	0042      	lsls	r2, r0, #1
 80006ae:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006b2:	ea4f 0131 	mov.w	r1, r1, rrx
 80006b6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006ba:	bf1f      	itttt	ne
 80006bc:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80006c0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006c4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80006c8:	4770      	bxne	lr
 80006ca:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80006ce:	bf08      	it	eq
 80006d0:	4770      	bxeq	lr
 80006d2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006d6:	bf04      	itt	eq
 80006d8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006dc:	4770      	bxeq	lr
 80006de:	b530      	push	{r4, r5, lr}
 80006e0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006e4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006e8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	e71c      	b.n	8000528 <__adddf3+0x138>
 80006ee:	bf00      	nop

080006f0 <__aeabi_ul2d>:
 80006f0:	ea50 0201 	orrs.w	r2, r0, r1
 80006f4:	bf08      	it	eq
 80006f6:	4770      	bxeq	lr
 80006f8:	b530      	push	{r4, r5, lr}
 80006fa:	f04f 0500 	mov.w	r5, #0
 80006fe:	e00a      	b.n	8000716 <__aeabi_l2d+0x16>

08000700 <__aeabi_l2d>:
 8000700:	ea50 0201 	orrs.w	r2, r0, r1
 8000704:	bf08      	it	eq
 8000706:	4770      	bxeq	lr
 8000708:	b530      	push	{r4, r5, lr}
 800070a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800070e:	d502      	bpl.n	8000716 <__aeabi_l2d+0x16>
 8000710:	4240      	negs	r0, r0
 8000712:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000716:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800071a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800071e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000722:	f43f aed8 	beq.w	80004d6 <__adddf3+0xe6>
 8000726:	f04f 0203 	mov.w	r2, #3
 800072a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800072e:	bf18      	it	ne
 8000730:	3203      	addne	r2, #3
 8000732:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000736:	bf18      	it	ne
 8000738:	3203      	addne	r2, #3
 800073a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800073e:	f1c2 0320 	rsb	r3, r2, #32
 8000742:	fa00 fc03 	lsl.w	ip, r0, r3
 8000746:	fa20 f002 	lsr.w	r0, r0, r2
 800074a:	fa01 fe03 	lsl.w	lr, r1, r3
 800074e:	ea40 000e 	orr.w	r0, r0, lr
 8000752:	fa21 f102 	lsr.w	r1, r1, r2
 8000756:	4414      	add	r4, r2
 8000758:	e6bd      	b.n	80004d6 <__adddf3+0xe6>
 800075a:	bf00      	nop

0800075c <__aeabi_d2f>:
 800075c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000760:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000764:	bf24      	itt	cs
 8000766:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800076a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800076e:	d90d      	bls.n	800078c <__aeabi_d2f+0x30>
 8000770:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000774:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000778:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800077c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000780:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000784:	bf08      	it	eq
 8000786:	f020 0001 	biceq.w	r0, r0, #1
 800078a:	4770      	bx	lr
 800078c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000790:	d121      	bne.n	80007d6 <__aeabi_d2f+0x7a>
 8000792:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000796:	bfbc      	itt	lt
 8000798:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800079c:	4770      	bxlt	lr
 800079e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007a2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80007a6:	f1c2 0218 	rsb	r2, r2, #24
 80007aa:	f1c2 0c20 	rsb	ip, r2, #32
 80007ae:	fa10 f30c 	lsls.w	r3, r0, ip
 80007b2:	fa20 f002 	lsr.w	r0, r0, r2
 80007b6:	bf18      	it	ne
 80007b8:	f040 0001 	orrne.w	r0, r0, #1
 80007bc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007c0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80007c4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80007c8:	ea40 000c 	orr.w	r0, r0, ip
 80007cc:	fa23 f302 	lsr.w	r3, r3, r2
 80007d0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80007d4:	e7cc      	b.n	8000770 <__aeabi_d2f+0x14>
 80007d6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80007da:	d107      	bne.n	80007ec <__aeabi_d2f+0x90>
 80007dc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80007e0:	bf1e      	ittt	ne
 80007e2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80007e6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80007ea:	4770      	bxne	lr
 80007ec:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80007f0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80007f4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80007f8:	4770      	bx	lr
 80007fa:	bf00      	nop

080007fc <APPD_EnableCPU2>:
/* USER CODE END APPD_Init */
  return;
}

void APPD_EnableCPU2( void )
{
 80007fc:	b5b0      	push	{r4, r5, r7, lr}
 80007fe:	b088      	sub	sp, #32
 8000800:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000802:	4b0b      	ldr	r3, [pc, #44]	@ (8000830 <APPD_EnableCPU2+0x34>)
 8000804:	1d3c      	adds	r4, r7, #4
 8000806:	461d      	mov	r5, r3
 8000808:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800080a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800080c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000810:	c403      	stmia	r4!, {r0, r1}
 8000812:	8022      	strh	r2, [r4, #0]
 8000814:	3402      	adds	r4, #2
 8000816:	0c13      	lsrs	r3, r2, #16
 8000818:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 800081a:	f00a ff7d 	bl	800b718 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 800081e:	1d3b      	adds	r3, r7, #4
 8000820:	4618      	mov	r0, r3
 8000822:	f00a fa0a 	bl	800ac3a <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 8000826:	bf00      	nop
}
 8000828:	3720      	adds	r7, #32
 800082a:	46bd      	mov	sp, r7
 800082c:	bdb0      	pop	{r4, r5, r7, pc}
 800082e:	bf00      	nop
 8000830:	0800d418 	.word	0x0800d418

08000834 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8000834:	b480      	push	{r7}
 8000836:	b083      	sub	sp, #12
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 800083c:	4b07      	ldr	r3, [pc, #28]	@ (800085c <LL_C2_PWR_SetPowerMode+0x28>)
 800083e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000842:	f023 0207 	bic.w	r2, r3, #7
 8000846:	4905      	ldr	r1, [pc, #20]	@ (800085c <LL_C2_PWR_SetPowerMode+0x28>)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	4313      	orrs	r3, r2
 800084c:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8000850:	bf00      	nop
 8000852:	370c      	adds	r7, #12
 8000854:	46bd      	mov	sp, r7
 8000856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085a:	4770      	bx	lr
 800085c:	58000400 	.word	0x58000400

08000860 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000860:	b480      	push	{r7}
 8000862:	b083      	sub	sp, #12
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000868:	4b06      	ldr	r3, [pc, #24]	@ (8000884 <LL_EXTI_EnableIT_32_63+0x24>)
 800086a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800086e:	4905      	ldr	r1, [pc, #20]	@ (8000884 <LL_EXTI_EnableIT_32_63+0x24>)
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	4313      	orrs	r3, r2
 8000874:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000878:	bf00      	nop
 800087a:	370c      	adds	r7, #12
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr
 8000884:	58000800 	.word	0x58000800

08000888 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8000888:	b480      	push	{r7}
 800088a:	b083      	sub	sp, #12
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8000890:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000894:	4a0a      	ldr	r2, [pc, #40]	@ (80008c0 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8000896:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 800089a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800089e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80008a2:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	021b      	lsls	r3, r3, #8
 80008aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80008ae:	4313      	orrs	r3, r2
 80008b0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 80008b4:	bf00      	nop
 80008b6:	370c      	adds	r7, #12
 80008b8:	46bd      	mov	sp, r7
 80008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008be:	4770      	bx	lr
 80008c0:	cafecafe 	.word	0xcafecafe

080008c4 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b083      	sub	sp, #12
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 80008cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80008d0:	689b      	ldr	r3, [r3, #8]
 80008d2:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80008d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	4313      	orrs	r3, r2
 80008de:	608b      	str	r3, [r1, #8]
}
 80008e0:	bf00      	nop
 80008e2:	370c      	adds	r7, #12
 80008e4:	46bd      	mov	sp, r7
 80008e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ea:	4770      	bx	lr

080008ec <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 80008f0:	4b04      	ldr	r3, [pc, #16]	@ (8000904 <LL_DBGMCU_GetDeviceID+0x18>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 80008f8:	4618      	mov	r0, r3
 80008fa:	46bd      	mov	sp, r7
 80008fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000900:	4770      	bx	lr
 8000902:	bf00      	nop
 8000904:	e0042000 	.word	0xe0042000

08000908 <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 800090c:	4b04      	ldr	r3, [pc, #16]	@ (8000920 <LL_DBGMCU_GetRevisionID+0x18>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	0c1b      	lsrs	r3, r3, #16
 8000912:	b29b      	uxth	r3, r3
}
 8000914:	4618      	mov	r0, r3
 8000916:	46bd      	mov	sp, r7
 8000918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091c:	4770      	bx	lr
 800091e:	bf00      	nop
 8000920:	e0042000 	.word	0xe0042000

08000924 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8000924:	b480      	push	{r7}
 8000926:	b083      	sub	sp, #12
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	22ff      	movs	r2, #255	@ 0xff
 8000930:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000932:	bf00      	nop
 8000934:	370c      	adds	r7, #12
 8000936:	46bd      	mov	sp, r7
 8000938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093c:	4770      	bx	lr

0800093e <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 800093e:	b480      	push	{r7}
 8000940:	b083      	sub	sp, #12
 8000942:	af00      	add	r7, sp, #0
 8000944:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	22ca      	movs	r2, #202	@ 0xca
 800094a:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	2253      	movs	r2, #83	@ 0x53
 8000950:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000952:	bf00      	nop
 8000954:	370c      	adds	r7, #12
 8000956:	46bd      	mov	sp, r7
 8000958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095c:	4770      	bx	lr

0800095e <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 800095e:	b480      	push	{r7}
 8000960:	b083      	sub	sp, #12
 8000962:	af00      	add	r7, sp, #0
 8000964:	6078      	str	r0, [r7, #4]
 8000966:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	689b      	ldr	r3, [r3, #8]
 800096c:	f023 0207 	bic.w	r2, r3, #7
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	431a      	orrs	r2, r3
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	609a      	str	r2, [r3, #8]
}
 8000978:	bf00      	nop
 800097a:	370c      	adds	r7, #12
 800097c:	46bd      	mov	sp, r7
 800097e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000982:	4770      	bx	lr

08000984 <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8000988:	4b04      	ldr	r3, [pc, #16]	@ (800099c <MX_APPE_Config+0x18>)
 800098a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800098e:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8000990:	f000 f824 	bl	80009dc <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8000994:	f000 f829 	bl	80009ea <Config_HSE>

  return;
 8000998:	bf00      	nop
}
 800099a:	bd80      	pop	{r7, pc}
 800099c:	58004000 	.word	0x58004000

080009a0 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 80009a4:	f000 f835 	bl	8000a12 <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 80009a8:	f000 f84e 	bl	8000a48 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 80009ac:	4903      	ldr	r1, [pc, #12]	@ (80009bc <MX_APPE_Init+0x1c>)
 80009ae:	2000      	movs	r0, #0
 80009b0:	f000 f97a 	bl	8000ca8 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 80009b4:	f000 f856 	bl	8000a64 <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 80009b8:	bf00      	nop
}
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	200002d8 	.word	0x200002d8

080009c0 <Init_Smps>:

void Init_Smps(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 80009c4:	bf00      	nop
}
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr

080009ce <Init_Exti>:

void Init_Exti(void)
{
 80009ce:	b580      	push	{r7, lr}
 80009d0:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 80009d2:	2050      	movs	r0, #80	@ 0x50
 80009d4:	f7ff ff44 	bl	8000860 <LL_EXTI_EnableIT_32_63>

  return;
 80009d8:	bf00      	nop
}
 80009da:	bd80      	pop	{r7, pc}

080009dc <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 80009e0:	bf00      	nop
}
 80009e2:	46bd      	mov	sp, r7
 80009e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e8:	4770      	bx	lr

080009ea <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 80009ea:	b580      	push	{r7, lr}
 80009ec:	b082      	sub	sp, #8
 80009ee:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 80009f0:	2000      	movs	r0, #0
 80009f2:	f00a ff25 	bl	800b840 <OTP_Read>
 80009f6:	6078      	str	r0, [r7, #4]
  if (p_otp)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d005      	beq.n	8000a0a <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	799b      	ldrb	r3, [r3, #6]
 8000a02:	4618      	mov	r0, r3
 8000a04:	f7ff ff40 	bl	8000888 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8000a08:	bf00      	nop
 8000a0a:	bf00      	nop
}
 8000a0c:	3708      	adds	r7, #8
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}

08000a12 <System_Init>:

static void System_Init(void)
{
 8000a12:	b580      	push	{r7, lr}
 8000a14:	af00      	add	r7, sp, #0
  Init_Smps();
 8000a16:	f7ff ffd3 	bl	80009c0 <Init_Smps>

  Init_Exti();
 8000a1a:	f7ff ffd8 	bl	80009ce <Init_Exti>

  Init_Rtc();
 8000a1e:	f000 f803 	bl	8000a28 <Init_Rtc>

  return;
 8000a22:	bf00      	nop
}
 8000a24:	bd80      	pop	{r7, pc}
	...

08000a28 <Init_Rtc>:

static void Init_Rtc(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8000a2c:	4805      	ldr	r0, [pc, #20]	@ (8000a44 <Init_Rtc+0x1c>)
 8000a2e:	f7ff ff86 	bl	800093e <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8000a32:	2100      	movs	r1, #0
 8000a34:	4803      	ldr	r0, [pc, #12]	@ (8000a44 <Init_Rtc+0x1c>)
 8000a36:	f7ff ff92 	bl	800095e <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 8000a3a:	4802      	ldr	r0, [pc, #8]	@ (8000a44 <Init_Rtc+0x1c>)
 8000a3c:	f7ff ff72 	bl	8000924 <LL_RTC_EnableWriteProtection>

  return;
 8000a40:	bf00      	nop
}
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	40002800 	.word	0x40002800

08000a48 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8000a4c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8000a50:	f7ff ff38 	bl	80008c4 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 8000a54:	f00c f984 	bl	800cd60 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8000a58:	2004      	movs	r0, #4
 8000a5a:	f7ff feeb 	bl	8000834 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 8000a5e:	bf00      	nop
}
 8000a60:	bd80      	pop	{r7, pc}
	...

08000a64 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b088      	sub	sp, #32
 8000a68:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 8000a6a:	f00a fc9b 	bl	800b3a4 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 8000a6e:	4a11      	ldr	r2, [pc, #68]	@ (8000ab4 <appe_Tl_Init+0x50>)
 8000a70:	2100      	movs	r1, #0
 8000a72:	2020      	movs	r0, #32
 8000a74:	f00c fb38 	bl	800d0e8 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8000a78:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab8 <appe_Tl_Init+0x54>)
 8000a7a:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8000a7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000abc <appe_Tl_Init+0x58>)
 8000a7e:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8000a80:	463b      	mov	r3, r7
 8000a82:	4619      	mov	r1, r3
 8000a84:	480e      	ldr	r0, [pc, #56]	@ (8000ac0 <appe_Tl_Init+0x5c>)
 8000a86:	f00a fb4f 	bl	800b128 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 8000a8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac4 <appe_Tl_Init+0x60>)
 8000a8c:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8000a8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac8 <appe_Tl_Init+0x64>)
 8000a90:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 8000a92:	4b0e      	ldr	r3, [pc, #56]	@ (8000acc <appe_Tl_Init+0x68>)
 8000a94:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8000a96:	f240 533c 	movw	r3, #1340	@ 0x53c
 8000a9a:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 8000a9c:	f107 0308 	add.w	r3, r7, #8
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f00a fdc5 	bl	800b630 <TL_MM_Init>

  TL_Enable();
 8000aa6:	f00a fc77 	bl	800b398 <TL_Enable>

  return;
 8000aaa:	bf00      	nop
}
 8000aac:	3720      	adds	r7, #32
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	0800b161 	.word	0x0800b161
 8000ab8:	20030734 	.word	0x20030734
 8000abc:	08000ad1 	.word	0x08000ad1
 8000ac0:	08000ae9 	.word	0x08000ae9
 8000ac4:	2003094c 	.word	0x2003094c
 8000ac8:	20030840 	.word	0x20030840
 8000acc:	200301f8 	.word	0x200301f8

08000ad0 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b083      	sub	sp, #12
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 8000ada:	bf00      	nop
}
 8000adc:	370c      	adds	r7, #12
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr
	...

08000ae8 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b088      	sub	sp, #32
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	685b      	ldr	r3, [r3, #4]
 8000af4:	330b      	adds	r3, #11
 8000af6:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 8000af8:	69fb      	ldr	r3, [r7, #28]
 8000afa:	881b      	ldrh	r3, [r3, #0]
 8000afc:	b29b      	uxth	r3, r3
 8000afe:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 8000b02:	2b07      	cmp	r3, #7
 8000b04:	d81f      	bhi.n	8000b46 <APPE_SysUserEvtRx+0x5e>
 8000b06:	a201      	add	r2, pc, #4	@ (adr r2, 8000b0c <APPE_SysUserEvtRx+0x24>)
 8000b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b0c:	08000b2d 	.word	0x08000b2d
 8000b10:	08000b3f 	.word	0x08000b3f
 8000b14:	08000b47 	.word	0x08000b47
 8000b18:	08000b47 	.word	0x08000b47
 8000b1c:	08000b47 	.word	0x08000b47
 8000b20:	08000b47 	.word	0x08000b47
 8000b24:	08000b47 	.word	0x08000b47
 8000b28:	08000b47 	.word	0x08000b47
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 8000b2c:	f107 030c 	add.w	r3, r7, #12
 8000b30:	4618      	mov	r0, r3
 8000b32:	f00a f8af 	bl	800ac94 <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
    APPE_SysEvtReadyProcessing(pPayload);
 8000b36:	6878      	ldr	r0, [r7, #4]
 8000b38:	f000 f81b 	bl	8000b72 <APPE_SysEvtReadyProcessing>
    break;
 8000b3c:	e004      	b.n	8000b48 <APPE_SysUserEvtRx+0x60>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
    APPE_SysEvtError(pPayload);
 8000b3e:	6878      	ldr	r0, [r7, #4]
 8000b40:	f000 f806 	bl	8000b50 <APPE_SysEvtError>
    break;
 8000b44:	e000      	b.n	8000b48 <APPE_SysUserEvtRx+0x60>
  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
    break;

  default:
    break;
 8000b46:	bf00      	nop
  }

  return;
 8000b48:	bf00      	nop
}
 8000b4a:	3720      	adds	r7, #32
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}

08000b50 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b085      	sub	sp, #20
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	685b      	ldr	r3, [r3, #4]
 8000b5c:	330b      	adds	r3, #11
 8000b5e:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	3302      	adds	r3, #2
 8000b64:	60bb      	str	r3, [r7, #8]
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 8000b66:	bf00      	nop
}
 8000b68:	3714      	adds	r7, #20
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr

08000b72 <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 8000b72:	b580      	push	{r7, lr}
 8000b74:	b08a      	sub	sp, #40	@ 0x28
 8000b76:	af00      	add	r7, sp, #0
 8000b78:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 8000b7a:	f107 0308 	add.w	r3, r7, #8
 8000b7e:	2200      	movs	r2, #0
 8000b80:	601a      	str	r2, [r3, #0]
 8000b82:	605a      	str	r2, [r3, #4]
 8000b84:	609a      	str	r2, [r3, #8]
 8000b86:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	685b      	ldr	r3, [r3, #4]
 8000b94:	330b      	adds	r3, #11
 8000b96:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 8000b98:	69fb      	ldr	r3, [r7, #28]
 8000b9a:	3302      	adds	r3, #2
 8000b9c:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 8000b9e:	69bb      	ldr	r3, [r7, #24]
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d11d      	bne.n	8000be2 <APPE_SysEvtReadyProcessing+0x70>
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");

    /* Traces channel initialization */
    APPD_EnableCPU2();
 8000ba6:	f7ff fe29 	bl	80007fc <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 8000baa:	230f      	movs	r3, #15
 8000bac:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 8000bae:	237f      	movs	r3, #127	@ 0x7f
 8000bb0:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 8000bb2:	f7ff fea9 	bl	8000908 <LL_DBGMCU_GetRevisionID>
 8000bb6:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);

    config_param.RevisionID = (uint16_t)RevisionID;
 8000bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bba:	b29b      	uxth	r3, r3
 8000bbc:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 8000bbe:	f7ff fe95 	bl	80008ec <LL_DBGMCU_GetDeviceID>
 8000bc2:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
    config_param.DeviceID = (uint16_t)DeviceID;
 8000bc4:	6a3b      	ldr	r3, [r7, #32]
 8000bc6:	b29b      	uxth	r3, r3
 8000bc8:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 8000bca:	f107 0308 	add.w	r3, r7, #8
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f00a f84a 	bl	800ac68 <SHCI_C2_Config>

    APP_BLE_Init();
 8000bd4:	f00a ff3e 	bl	800ba54 <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8000bd8:	2100      	movs	r1, #0
 8000bda:	2001      	movs	r0, #1
 8000bdc:	f00c f8d2 	bl	800cd84 <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 8000be0:	e007      	b.n	8000bf2 <APPE_SysEvtReadyProcessing+0x80>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 8000be2:	69bb      	ldr	r3, [r7, #24]
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	2b01      	cmp	r3, #1
 8000be8:	d103      	bne.n	8000bf2 <APPE_SysEvtReadyProcessing+0x80>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	2200      	movs	r2, #0
 8000bee:	701a      	strb	r2, [r3, #0]
  return;
 8000bf0:	bf00      	nop
 8000bf2:	bf00      	nop
}
 8000bf4:	3728      	adds	r7, #40	@ 0x28
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}

08000bfa <MX_APPE_Process>:
    __WFI();
  }
}

void MX_APPE_Process(void)
{
 8000bfa:	b580      	push	{r7, lr}
 8000bfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8000bfe:	f04f 30ff 	mov.w	r0, #4294967295
 8000c02:	f00c f8ef 	bl	800cde4 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 8000c06:	bf00      	nop
 8000c08:	bd80      	pop	{r7, pc}

08000c0a <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 8000c0a:	b480      	push	{r7}
 8000c0c:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 8000c0e:	bf00      	nop
}
 8000c10:	46bd      	mov	sp, r7
 8000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c16:	4770      	bx	lr

08000c18 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8000c20:	2100      	movs	r1, #0
 8000c22:	2020      	movs	r0, #32
 8000c24:	f00c fa82 	bl	800d12c <UTIL_SEQ_SetTask>
  return;
 8000c28:	bf00      	nop
}
 8000c2a:	3708      	adds	r7, #8
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}

08000c30 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8000c38:	2002      	movs	r0, #2
 8000c3a:	f00c fae3 	bl	800d204 <UTIL_SEQ_SetEvt>
  return;
 8000c3e:	bf00      	nop
}
 8000c40:	3708      	adds	r7, #8
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}

08000c46 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 8000c46:	b580      	push	{r7, lr}
 8000c48:	b082      	sub	sp, #8
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8000c4e:	2002      	movs	r0, #2
 8000c50:	f00c faf8 	bl	800d244 <UTIL_SEQ_WaitEvt>
  return;
 8000c54:	bf00      	nop
}
 8000c56:	3708      	adds	r7, #8
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}

08000c5c <LL_EXTI_EnableIT_0_31>:
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b083      	sub	sp, #12
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8000c64:	4b06      	ldr	r3, [pc, #24]	@ (8000c80 <LL_EXTI_EnableIT_0_31+0x24>)
 8000c66:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8000c6a:	4905      	ldr	r1, [pc, #20]	@ (8000c80 <LL_EXTI_EnableIT_0_31+0x24>)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	4313      	orrs	r3, r2
 8000c70:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8000c74:	bf00      	nop
 8000c76:	370c      	adds	r7, #12
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr
 8000c80:	58000800 	.word	0x58000800

08000c84 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8000c84:	b480      	push	{r7}
 8000c86:	b083      	sub	sp, #12
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8000c8c:	4b05      	ldr	r3, [pc, #20]	@ (8000ca4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8000c8e:	681a      	ldr	r2, [r3, #0]
 8000c90:	4904      	ldr	r1, [pc, #16]	@ (8000ca4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	4313      	orrs	r3, r2
 8000c96:	600b      	str	r3, [r1, #0]

}
 8000c98:	bf00      	nop
 8000c9a:	370c      	adds	r7, #12
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr
 8000ca4:	58000800 	.word	0x58000800

08000ca8 <HW_TS_Init>:

  return;
}

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b088      	sub	sp, #32
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	4603      	mov	r3, r0
 8000cb0:	6039      	str	r1, [r7, #0]
 8000cb2:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8000cb4:	4b5e      	ldr	r3, [pc, #376]	@ (8000e30 <HW_TS_Init+0x188>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	22ca      	movs	r2, #202	@ 0xca
 8000cba:	625a      	str	r2, [r3, #36]	@ 0x24
 8000cbc:	4b5c      	ldr	r3, [pc, #368]	@ (8000e30 <HW_TS_Init+0x188>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	2253      	movs	r2, #83	@ 0x53
 8000cc2:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8000cc4:	4b5b      	ldr	r3, [pc, #364]	@ (8000e34 <HW_TS_Init+0x18c>)
 8000cc6:	689b      	ldr	r3, [r3, #8]
 8000cc8:	4a5a      	ldr	r2, [pc, #360]	@ (8000e34 <HW_TS_Init+0x18c>)
 8000cca:	f043 0320 	orr.w	r3, r3, #32
 8000cce:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8000cd0:	4b58      	ldr	r3, [pc, #352]	@ (8000e34 <HW_TS_Init+0x18c>)
 8000cd2:	689b      	ldr	r3, [r3, #8]
 8000cd4:	b2db      	uxtb	r3, r3
 8000cd6:	f003 0307 	and.w	r3, r3, #7
 8000cda:	b2db      	uxtb	r3, r3
 8000cdc:	f1c3 0304 	rsb	r3, r3, #4
 8000ce0:	b2da      	uxtb	r2, r3
 8000ce2:	4b55      	ldr	r3, [pc, #340]	@ (8000e38 <HW_TS_Init+0x190>)
 8000ce4:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8000ce6:	4b53      	ldr	r3, [pc, #332]	@ (8000e34 <HW_TS_Init+0x18c>)
 8000ce8:	691b      	ldr	r3, [r3, #16]
 8000cea:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8000cee:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 8000cf2:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cf4:	693a      	ldr	r2, [r7, #16]
 8000cf6:	fa92 f2a2 	rbit	r2, r2
 8000cfa:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000cfc:	68fa      	ldr	r2, [r7, #12]
 8000cfe:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000d00:	697a      	ldr	r2, [r7, #20]
 8000d02:	2a00      	cmp	r2, #0
 8000d04:	d101      	bne.n	8000d0a <HW_TS_Init+0x62>
  {
    return 32U;
 8000d06:	2220      	movs	r2, #32
 8000d08:	e003      	b.n	8000d12 <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 8000d0a:	697a      	ldr	r2, [r7, #20]
 8000d0c:	fab2 f282 	clz	r2, r2
 8000d10:	b2d2      	uxtb	r2, r2
 8000d12:	40d3      	lsrs	r3, r2
 8000d14:	b2db      	uxtb	r3, r3
 8000d16:	3301      	adds	r3, #1
 8000d18:	b2da      	uxtb	r2, r3
 8000d1a:	4b48      	ldr	r3, [pc, #288]	@ (8000e3c <HW_TS_Init+0x194>)
 8000d1c:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8000d1e:	4b45      	ldr	r3, [pc, #276]	@ (8000e34 <HW_TS_Init+0x18c>)
 8000d20:	691b      	ldr	r3, [r3, #16]
 8000d22:	b29b      	uxth	r3, r3
 8000d24:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000d28:	b29b      	uxth	r3, r3
 8000d2a:	3301      	adds	r3, #1
 8000d2c:	b29a      	uxth	r2, r3
 8000d2e:	4b44      	ldr	r3, [pc, #272]	@ (8000e40 <HW_TS_Init+0x198>)
 8000d30:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8000d32:	4b43      	ldr	r3, [pc, #268]	@ (8000e40 <HW_TS_Init+0x198>)
 8000d34:	881b      	ldrh	r3, [r3, #0]
 8000d36:	3b01      	subs	r3, #1
 8000d38:	4a40      	ldr	r2, [pc, #256]	@ (8000e3c <HW_TS_Init+0x194>)
 8000d3a:	7812      	ldrb	r2, [r2, #0]
 8000d3c:	fb02 f303 	mul.w	r3, r2, r3
 8000d40:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8000d44:	4a3c      	ldr	r2, [pc, #240]	@ (8000e38 <HW_TS_Init+0x190>)
 8000d46:	7812      	ldrb	r2, [r2, #0]
 8000d48:	40d3      	lsrs	r3, r2
 8000d4a:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8000d4c:	69bb      	ldr	r3, [r7, #24]
 8000d4e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8000d52:	4293      	cmp	r3, r2
 8000d54:	d904      	bls.n	8000d60 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8000d56:	4b3b      	ldr	r3, [pc, #236]	@ (8000e44 <HW_TS_Init+0x19c>)
 8000d58:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d5c:	801a      	strh	r2, [r3, #0]
 8000d5e:	e003      	b.n	8000d68 <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8000d60:	69bb      	ldr	r3, [r7, #24]
 8000d62:	b29a      	uxth	r2, r3
 8000d64:	4b37      	ldr	r3, [pc, #220]	@ (8000e44 <HW_TS_Init+0x19c>)
 8000d66:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8000d68:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8000d6c:	f7ff ff8a 	bl	8000c84 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8000d70:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8000d74:	f7ff ff72 	bl	8000c5c <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8000d78:	79fb      	ldrb	r3, [r7, #7]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d13d      	bne.n	8000dfa <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8000d7e:	4b32      	ldr	r3, [pc, #200]	@ (8000e48 <HW_TS_Init+0x1a0>)
 8000d80:	2201      	movs	r2, #1
 8000d82:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8000d84:	4b31      	ldr	r3, [pc, #196]	@ (8000e4c <HW_TS_Init+0x1a4>)
 8000d86:	f04f 32ff 	mov.w	r2, #4294967295
 8000d8a:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	77fb      	strb	r3, [r7, #31]
 8000d90:	e00c      	b.n	8000dac <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8000d92:	7ffa      	ldrb	r2, [r7, #31]
 8000d94:	492e      	ldr	r1, [pc, #184]	@ (8000e50 <HW_TS_Init+0x1a8>)
 8000d96:	4613      	mov	r3, r2
 8000d98:	005b      	lsls	r3, r3, #1
 8000d9a:	4413      	add	r3, r2
 8000d9c:	00db      	lsls	r3, r3, #3
 8000d9e:	440b      	add	r3, r1
 8000da0:	330c      	adds	r3, #12
 8000da2:	2200      	movs	r2, #0
 8000da4:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8000da6:	7ffb      	ldrb	r3, [r7, #31]
 8000da8:	3301      	adds	r3, #1
 8000daa:	77fb      	strb	r3, [r7, #31]
 8000dac:	7ffb      	ldrb	r3, [r7, #31]
 8000dae:	2b05      	cmp	r3, #5
 8000db0:	d9ef      	bls.n	8000d92 <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8000db2:	4b28      	ldr	r3, [pc, #160]	@ (8000e54 <HW_TS_Init+0x1ac>)
 8000db4:	2206      	movs	r2, #6
 8000db6:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8000db8:	4b1d      	ldr	r3, [pc, #116]	@ (8000e30 <HW_TS_Init+0x188>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	689a      	ldr	r2, [r3, #8]
 8000dbe:	4b1c      	ldr	r3, [pc, #112]	@ (8000e30 <HW_TS_Init+0x188>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000dc6:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8000dc8:	4b19      	ldr	r3, [pc, #100]	@ (8000e30 <HW_TS_Init+0x188>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	68db      	ldr	r3, [r3, #12]
 8000dce:	b2da      	uxtb	r2, r3
 8000dd0:	4b17      	ldr	r3, [pc, #92]	@ (8000e30 <HW_TS_Init+0x188>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8000dd8:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8000dda:	4b1f      	ldr	r3, [pc, #124]	@ (8000e58 <HW_TS_Init+0x1b0>)
 8000ddc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000de0:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8000de2:	2003      	movs	r0, #3
 8000de4:	f003 facb 	bl	800437e <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8000de8:	4b11      	ldr	r3, [pc, #68]	@ (8000e30 <HW_TS_Init+0x188>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	689a      	ldr	r2, [r3, #8]
 8000dee:	4b10      	ldr	r3, [pc, #64]	@ (8000e30 <HW_TS_Init+0x188>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000df6:	609a      	str	r2, [r3, #8]
 8000df8:	e009      	b.n	8000e0e <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 8000dfa:	4b0d      	ldr	r3, [pc, #52]	@ (8000e30 <HW_TS_Init+0x188>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	68db      	ldr	r3, [r3, #12]
 8000e00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d002      	beq.n	8000e0e <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8000e08:	2003      	movs	r0, #3
 8000e0a:	f003 faaa 	bl	8004362 <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8000e0e:	4b08      	ldr	r3, [pc, #32]	@ (8000e30 <HW_TS_Init+0x188>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	22ff      	movs	r2, #255	@ 0xff
 8000e14:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8000e16:	2200      	movs	r2, #0
 8000e18:	2103      	movs	r1, #3
 8000e1a:	2003      	movs	r0, #3
 8000e1c:	f003 fa5f 	bl	80042de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8000e20:	2003      	movs	r0, #3
 8000e22:	f003 fa76 	bl	8004312 <HAL_NVIC_EnableIRQ>

  return;
 8000e26:	bf00      	nop
}
 8000e28:	3720      	adds	r7, #32
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	200002d8 	.word	0x200002d8
 8000e34:	40002800 	.word	0x40002800
 8000e38:	200001dd 	.word	0x200001dd
 8000e3c:	200001de 	.word	0x200001de
 8000e40:	200001e0 	.word	0x200001e0
 8000e44:	200001e2 	.word	0x200001e2
 8000e48:	200001dc 	.word	0x200001dc
 8000e4c:	200001d8 	.word	0x200001d8
 8000e50:	20000144 	.word	0x20000144
 8000e54:	200001d4 	.word	0x200001d4
 8000e58:	58000800 	.word	0x58000800

08000e5c <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b085      	sub	sp, #20
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000e64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e68:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000e6a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	4313      	orrs	r3, r2
 8000e72:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000e74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e78:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000e80:	68fb      	ldr	r3, [r7, #12]
}
 8000e82:	bf00      	nop
 8000e84:	3714      	adds	r7, #20
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr
	...

08000e90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e94:	f001 fdc8 	bl	8002a28 <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 8000e98:	f7ff fd74 	bl	8000984 <MX_APPE_Config>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e9c:	f000 f8e4 	bl	8001068 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000ea0:	f000 f954 	bl	800114c <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 8000ea4:	f000 fa6a 	bl	800137c <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ea8:	f000 fb6e 	bl	8001588 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000eac:	f000 f96e 	bl	800118c <MX_ADC1_Init>
  MX_I2C1_Init();
 8000eb0:	f000 fa24 	bl	80012fc <MX_I2C1_Init>
  MX_RTC_Init();
 8000eb4:	f000 fa7e 	bl	80013b4 <MX_RTC_Init>
  MX_TIM2_Init();
 8000eb8:	f000 fb18 	bl	80014ec <MX_TIM2_Init>
  MX_RF_Init();
 8000ebc:	f000 fa72 	bl	80013a4 <MX_RF_Init>
  /* USER CODE BEGIN 2 */
	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_5);
 8000ec0:	4b55      	ldr	r3, [pc, #340]	@ (8001018 <main+0x188>)
 8000ec2:	2220      	movs	r2, #32
 8000ec4:	60da      	str	r2, [r3, #12]
	TIM16->SR = ~TIM_SR_UIF;  // Clear update interrupt flag
 8000ec6:	4b55      	ldr	r3, [pc, #340]	@ (800101c <main+0x18c>)
 8000ec8:	f06f 0201 	mvn.w	r2, #1
 8000ecc:	611a      	str	r2, [r3, #16]
	TIM16->CNT = 0;
 8000ece:	4b53      	ldr	r3, [pc, #332]	@ (800101c <main+0x18c>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	625a      	str	r2, [r3, #36]	@ 0x24
	last_net_mv = read_from_flash(last_voltages_base_addr);
 8000ed4:	4b52      	ldr	r3, [pc, #328]	@ (8001020 <main+0x190>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f000 fcc3 	bl	8001864 <read_from_flash>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	4b50      	ldr	r3, [pc, #320]	@ (8001024 <main+0x194>)
 8000ee4:	801a      	strh	r2, [r3, #0]
	if(HAL_I2C_EnableListen_IT(&hi2c1) != HAL_OK)
 8000ee6:	4850      	ldr	r0, [pc, #320]	@ (8001028 <main+0x198>)
 8000ee8:	f004 f87a 	bl	8004fe0 <HAL_I2C_EnableListen_IT>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <main+0x66>
	{
		Error_Handler();
 8000ef2:	f001 fad5 	bl	80024a0 <Error_Handler>


  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 8000ef6:	f7ff fd53 	bl	80009a0 <MX_APPE_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	HAL_TIM_Base_Start_IT(&htim2);
 8000efa:	484c      	ldr	r0, [pc, #304]	@ (800102c <main+0x19c>)
 8000efc:	f008 f856 	bl	8008fac <HAL_TIM_Base_Start_IT>
	//get_voltage();
	//get_voltage();
	cell_nominal_mv = read_from_flash(nominal_cell_mv_addr);
 8000f00:	4b4b      	ldr	r3, [pc, #300]	@ (8001030 <main+0x1a0>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	4618      	mov	r0, r3
 8000f06:	f000 fcad 	bl	8001864 <read_from_flash>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	461a      	mov	r2, r3
 8000f0e:	4b49      	ldr	r3, [pc, #292]	@ (8001034 <main+0x1a4>)
 8000f10:	801a      	strh	r2, [r3, #0]
	cell_charged_mv = read_from_flash(charged_cell_mv_addr);
 8000f12:	4b49      	ldr	r3, [pc, #292]	@ (8001038 <main+0x1a8>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	4618      	mov	r0, r3
 8000f18:	f000 fca4 	bl	8001864 <read_from_flash>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	461a      	mov	r2, r3
 8000f20:	4b46      	ldr	r3, [pc, #280]	@ (800103c <main+0x1ac>)
 8000f22:	801a      	strh	r2, [r3, #0]
	cell_discharged_mv = read_from_flash(discharged_cell_mv_addr);
 8000f24:	4b46      	ldr	r3, [pc, #280]	@ (8001040 <main+0x1b0>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f000 fc9b 	bl	8001864 <read_from_flash>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	461a      	mov	r2, r3
 8000f32:	4b44      	ldr	r3, [pc, #272]	@ (8001044 <main+0x1b4>)
 8000f34:	801a      	strh	r2, [r3, #0]
	update_state();
 8000f36:	f000 ffa7 	bl	8001e88 <update_state>
	uid_word0 = HAL_GetUIDw2();
 8000f3a:	f001 fe1b 	bl	8002b74 <HAL_GetUIDw2>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	b29a      	uxth	r2, r3
 8000f42:	4b41      	ldr	r3, [pc, #260]	@ (8001048 <main+0x1b8>)
 8000f44:	801a      	strh	r2, [r3, #0]

	capacity = read_from_flash(capacity_addr);
 8000f46:	4b41      	ldr	r3, [pc, #260]	@ (800104c <main+0x1bc>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f000 fc8a 	bl	8001864 <read_from_flash>
 8000f50:	4603      	mov	r3, r0
 8000f52:	461a      	mov	r2, r3
 8000f54:	4b3e      	ldr	r3, [pc, #248]	@ (8001050 <main+0x1c0>)
 8000f56:	801a      	strh	r2, [r3, #0]

	while (1) {
		if (sleep_flag == 1) {
 8000f58:	4b3e      	ldr	r3, [pc, #248]	@ (8001054 <main+0x1c4>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	2b01      	cmp	r3, #1
 8000f60:	d133      	bne.n	8000fca <main+0x13a>
			stop_display();
 8000f62:	f000 ff7b 	bl	8001e5c <stop_display>
			HAL_NVIC_DisableIRQ(TIM2_IRQn);  // Disable NVIC for TIM2
 8000f66:	201c      	movs	r0, #28
 8000f68:	f003 f9e1 	bl	800432e <HAL_NVIC_DisableIRQ>
			TIM2->DIER &= ~TIM_DIER_UIE;
 8000f6c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000f70:	68db      	ldr	r3, [r3, #12]
 8000f72:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f76:	f023 0301 	bic.w	r3, r3, #1
 8000f7a:	60d3      	str	r3, [r2, #12]
			//stop_display();
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, RESET);
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f82:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f86:	f003 fdbd 	bl	8004b04 <HAL_GPIO_WritePin>
			count = 0;//UTIL_LPM_SetStopMode(1 << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8000f8a:	4b33      	ldr	r3, [pc, #204]	@ (8001058 <main+0x1c8>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
			get_voltage();
 8000f90:	f000 fc9a 	bl	80018c8 <get_voltage>
			write_to_flash(last_voltages_base_addr, present_net_mv);
 8000f94:	4b22      	ldr	r3, [pc, #136]	@ (8001020 <main+0x190>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a30      	ldr	r2, [pc, #192]	@ (800105c <main+0x1cc>)
 8000f9a:	8812      	ldrh	r2, [r2, #0]
 8000f9c:	b292      	uxth	r2, r2
 8000f9e:	4611      	mov	r1, r2
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f000 fb47 	bl	8001634 <write_to_flash>
			HAL_RTC_DeInit(&hrtc);
 8000fa6:	482e      	ldr	r0, [pc, #184]	@ (8001060 <main+0x1d0>)
 8000fa8:	f007 fa60 	bl	800846c <HAL_RTC_DeInit>
			MX_RTC_Init();
 8000fac:	f000 fa02 	bl	80013b4 <MX_RTC_Init>
			RTC_Wakeup_After(5);
 8000fb0:	2005      	movs	r0, #5
 8000fb2:	f001 f9ed 	bl	8002390 <RTC_Wakeup_After>
			HAL_SuspendTick();
 8000fb6:	f001 fdbd 	bl	8002b34 <HAL_SuspendTick>
			HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8000fba:	2001      	movs	r0, #1
 8000fbc:	f005 fc38 	bl	8006830 <HAL_PWREx_EnterSTOP2Mode>
			SystemClock_Config();
 8000fc0:	f000 f852 	bl	8001068 <SystemClock_Config>
			HAL_ResumeTick();
 8000fc4:	f001 fdc6 	bl	8002b54 <HAL_ResumeTick>
 8000fc8:	e023      	b.n	8001012 <main+0x182>
		} else {
			if (connection_status == 1) {
 8000fca:	4b26      	ldr	r3, [pc, #152]	@ (8001064 <main+0x1d4>)
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	b2db      	uxtb	r3, r3
 8000fd0:	2b01      	cmp	r3, #1
 8000fd2:	d01e      	beq.n	8001012 <main+0x182>
			} else {
					get_voltage();
 8000fd4:	f000 fc78 	bl	80018c8 <get_voltage>
					cell_nominal_mv = read_from_flash(nominal_cell_mv_addr);
 8000fd8:	4b15      	ldr	r3, [pc, #84]	@ (8001030 <main+0x1a0>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f000 fc41 	bl	8001864 <read_from_flash>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	4b13      	ldr	r3, [pc, #76]	@ (8001034 <main+0x1a4>)
 8000fe8:	801a      	strh	r2, [r3, #0]
					cell_charged_mv = read_from_flash(charged_cell_mv_addr);
 8000fea:	4b13      	ldr	r3, [pc, #76]	@ (8001038 <main+0x1a8>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f000 fc38 	bl	8001864 <read_from_flash>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	4b10      	ldr	r3, [pc, #64]	@ (800103c <main+0x1ac>)
 8000ffa:	801a      	strh	r2, [r3, #0]
					cell_discharged_mv = read_from_flash(discharged_cell_mv_addr);
 8000ffc:	4b10      	ldr	r3, [pc, #64]	@ (8001040 <main+0x1b0>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4618      	mov	r0, r3
 8001002:	f000 fc2f 	bl	8001864 <read_from_flash>
 8001006:	4603      	mov	r3, r0
 8001008:	461a      	mov	r2, r3
 800100a:	4b0e      	ldr	r3, [pc, #56]	@ (8001044 <main+0x1b4>)
 800100c:	801a      	strh	r2, [r3, #0]
					//update_state();
					display();
 800100e:	f000 fe73 	bl	8001cf8 <display>
			}
		}

    /* USER CODE END WHILE */
    MX_APPE_Process();
 8001012:	f7ff fdf2 	bl	8000bfa <MX_APPE_Process>
		if (sleep_flag == 1) {
 8001016:	e79f      	b.n	8000f58 <main+0xc8>
 8001018:	58000800 	.word	0x58000800
 800101c:	40014400 	.word	0x40014400
 8001020:	20000008 	.word	0x20000008
 8001024:	20000386 	.word	0x20000386
 8001028:	20000248 	.word	0x20000248
 800102c:	200002fc 	.word	0x200002fc
 8001030:	2000000c 	.word	0x2000000c
 8001034:	2000035c 	.word	0x2000035c
 8001038:	20000010 	.word	0x20000010
 800103c:	2000035e 	.word	0x2000035e
 8001040:	20000014 	.word	0x20000014
 8001044:	20000360 	.word	0x20000360
 8001048:	200003a4 	.word	0x200003a4
 800104c:	20000018 	.word	0x20000018
 8001050:	20000388 	.word	0x20000388
 8001054:	2000034c 	.word	0x2000034c
 8001058:	20000348 	.word	0x20000348
 800105c:	20000384 	.word	0x20000384
 8001060:	200002d8 	.word	0x200002d8
 8001064:	200004cc 	.word	0x200004cc

08001068 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b09a      	sub	sp, #104	@ 0x68
 800106c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800106e:	f107 0320 	add.w	r3, r7, #32
 8001072:	2248      	movs	r2, #72	@ 0x48
 8001074:	2100      	movs	r1, #0
 8001076:	4618      	mov	r0, r3
 8001078:	f00c f981 	bl	800d37e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800107c:	1d3b      	adds	r3, r7, #4
 800107e:	2200      	movs	r2, #0
 8001080:	601a      	str	r2, [r3, #0]
 8001082:	605a      	str	r2, [r3, #4]
 8001084:	609a      	str	r2, [r3, #8]
 8001086:	60da      	str	r2, [r3, #12]
 8001088:	611a      	str	r2, [r3, #16]
 800108a:	615a      	str	r2, [r3, #20]
 800108c:	619a      	str	r2, [r3, #24]

  /** Macro to configure the PLL multiplication factor
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV2);
 800108e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001092:	68db      	ldr	r3, [r3, #12]
 8001094:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001098:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800109c:	f043 0310 	orr.w	r3, r3, #16
 80010a0:	60d3      	str	r3, [r2, #12]

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 80010a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80010a6:	68db      	ldr	r3, [r3, #12]
 80010a8:	f023 0303 	bic.w	r3, r3, #3
 80010ac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80010b0:	f043 0301 	orr.w	r3, r3, #1
 80010b4:	60d3      	str	r3, [r2, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010b6:	4b24      	ldr	r3, [pc, #144]	@ (8001148 <SystemClock_Config+0xe0>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80010be:	4a22      	ldr	r2, [pc, #136]	@ (8001148 <SystemClock_Config+0xe0>)
 80010c0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80010c4:	6013      	str	r3, [r2, #0]
 80010c6:	4b20      	ldr	r3, [pc, #128]	@ (8001148 <SystemClock_Config+0xe0>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80010ce:	603b      	str	r3, [r7, #0]
 80010d0:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI1
 80010d2:	232b      	movs	r3, #43	@ 0x2b
 80010d4:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010d6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010da:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80010e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80010e2:	2301      	movs	r3, #1
 80010e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010e6:	2340      	movs	r3, #64	@ 0x40
 80010e8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80010ea:	2300      	movs	r3, #0
 80010ec:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 80010ee:	23a0      	movs	r3, #160	@ 0xa0
 80010f0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80010f2:	2305      	movs	r3, #5
 80010f4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80010f6:	2300      	movs	r3, #0
 80010f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010fa:	f107 0320 	add.w	r3, r7, #32
 80010fe:	4618      	mov	r0, r3
 8001100:	f005 ff20 	bl	8006f44 <HAL_RCC_OscConfig>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800110a:	f001 f9c9 	bl	80024a0 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 800110e:	236f      	movs	r3, #111	@ 0x6f
 8001110:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001112:	2300      	movs	r3, #0
 8001114:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001116:	2300      	movs	r3, #0
 8001118:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800111a:	2300      	movs	r3, #0
 800111c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800111e:	2300      	movs	r3, #0
 8001120:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8001122:	2300      	movs	r3, #0
 8001124:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8001126:	2300      	movs	r3, #0
 8001128:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800112a:	1d3b      	adds	r3, r7, #4
 800112c:	2101      	movs	r1, #1
 800112e:	4618      	mov	r0, r3
 8001130:	f006 fa7c 	bl	800762c <HAL_RCC_ClockConfig>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <SystemClock_Config+0xd6>
  {
    Error_Handler();
 800113a:	f001 f9b1 	bl	80024a0 <Error_Handler>
  }
}
 800113e:	bf00      	nop
 8001140:	3768      	adds	r7, #104	@ 0x68
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	58000400 	.word	0x58000400

0800114c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b094      	sub	sp, #80	@ 0x50
 8001150:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001152:	463b      	mov	r3, r7
 8001154:	2250      	movs	r2, #80	@ 0x50
 8001156:	2100      	movs	r1, #0
 8001158:	4618      	mov	r0, r3
 800115a:	f00c f910 	bl	800d37e <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 800115e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001162:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_HSE_DIV1024;
 8001164:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001168:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 800116a:	2300      	movs	r3, #0
 800116c:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 800116e:	2310      	movs	r3, #16
 8001170:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001172:	463b      	mov	r3, r7
 8001174:	4618      	mov	r0, r3
 8001176:	f006 fe6a 	bl	8007e4e <HAL_RCCEx_PeriphCLKConfig>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8001180:	f001 f98e 	bl	80024a0 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8001184:	bf00      	nop
 8001186:	3750      	adds	r7, #80	@ 0x50
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}

0800118c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b086      	sub	sp, #24
 8001190:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001192:	463b      	mov	r3, r7
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]
 8001198:	605a      	str	r2, [r3, #4]
 800119a:	609a      	str	r2, [r3, #8]
 800119c:	60da      	str	r2, [r3, #12]
 800119e:	611a      	str	r2, [r3, #16]
 80011a0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011a2:	4b4e      	ldr	r3, [pc, #312]	@ (80012dc <MX_ADC1_Init+0x150>)
 80011a4:	4a4e      	ldr	r2, [pc, #312]	@ (80012e0 <MX_ADC1_Init+0x154>)
 80011a6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80011a8:	4b4c      	ldr	r3, [pc, #304]	@ (80012dc <MX_ADC1_Init+0x150>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011ae:	4b4b      	ldr	r3, [pc, #300]	@ (80012dc <MX_ADC1_Init+0x150>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011b4:	4b49      	ldr	r3, [pc, #292]	@ (80012dc <MX_ADC1_Init+0x150>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80011ba:	4b48      	ldr	r3, [pc, #288]	@ (80012dc <MX_ADC1_Init+0x150>)
 80011bc:	2201      	movs	r2, #1
 80011be:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011c0:	4b46      	ldr	r3, [pc, #280]	@ (80012dc <MX_ADC1_Init+0x150>)
 80011c2:	2204      	movs	r2, #4
 80011c4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80011c6:	4b45      	ldr	r3, [pc, #276]	@ (80012dc <MX_ADC1_Init+0x150>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011cc:	4b43      	ldr	r3, [pc, #268]	@ (80012dc <MX_ADC1_Init+0x150>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 6;
 80011d2:	4b42      	ldr	r3, [pc, #264]	@ (80012dc <MX_ADC1_Init+0x150>)
 80011d4:	2206      	movs	r2, #6
 80011d6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 80011d8:	4b40      	ldr	r3, [pc, #256]	@ (80012dc <MX_ADC1_Init+0x150>)
 80011da:	2201      	movs	r2, #1
 80011dc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 6;
 80011e0:	4b3e      	ldr	r3, [pc, #248]	@ (80012dc <MX_ADC1_Init+0x150>)
 80011e2:	2206      	movs	r2, #6
 80011e4:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011e6:	4b3d      	ldr	r3, [pc, #244]	@ (80012dc <MX_ADC1_Init+0x150>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011ec:	4b3b      	ldr	r3, [pc, #236]	@ (80012dc <MX_ADC1_Init+0x150>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80011f2:	4b3a      	ldr	r3, [pc, #232]	@ (80012dc <MX_ADC1_Init+0x150>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80011fa:	4b38      	ldr	r3, [pc, #224]	@ (80012dc <MX_ADC1_Init+0x150>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001200:	4b36      	ldr	r3, [pc, #216]	@ (80012dc <MX_ADC1_Init+0x150>)
 8001202:	2200      	movs	r2, #0
 8001204:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001208:	4834      	ldr	r0, [pc, #208]	@ (80012dc <MX_ADC1_Init+0x150>)
 800120a:	f001 fed5 	bl	8002fb8 <HAL_ADC_Init>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8001214:	f001 f944 	bl	80024a0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001218:	4b32      	ldr	r3, [pc, #200]	@ (80012e4 <MX_ADC1_Init+0x158>)
 800121a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800121c:	2306      	movs	r3, #6
 800121e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8001220:	2305      	movs	r3, #5
 8001222:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001224:	237f      	movs	r3, #127	@ 0x7f
 8001226:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001228:	2304      	movs	r3, #4
 800122a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800122c:	2300      	movs	r3, #0
 800122e:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001230:	463b      	mov	r3, r7
 8001232:	4619      	mov	r1, r3
 8001234:	4829      	ldr	r0, [pc, #164]	@ (80012dc <MX_ADC1_Init+0x150>)
 8001236:	f002 f92d 	bl	8003494 <HAL_ADC_ConfigChannel>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 8001240:	f001 f92e 	bl	80024a0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001244:	4b28      	ldr	r3, [pc, #160]	@ (80012e8 <MX_ADC1_Init+0x15c>)
 8001246:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001248:	230c      	movs	r3, #12
 800124a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800124c:	463b      	mov	r3, r7
 800124e:	4619      	mov	r1, r3
 8001250:	4822      	ldr	r0, [pc, #136]	@ (80012dc <MX_ADC1_Init+0x150>)
 8001252:	f002 f91f 	bl	8003494 <HAL_ADC_ConfigChannel>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 800125c:	f001 f920 	bl	80024a0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001260:	4b22      	ldr	r3, [pc, #136]	@ (80012ec <MX_ADC1_Init+0x160>)
 8001262:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001264:	2312      	movs	r3, #18
 8001266:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001268:	463b      	mov	r3, r7
 800126a:	4619      	mov	r1, r3
 800126c:	481b      	ldr	r0, [pc, #108]	@ (80012dc <MX_ADC1_Init+0x150>)
 800126e:	f002 f911 	bl	8003494 <HAL_ADC_ConfigChannel>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 8001278:	f001 f912 	bl	80024a0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800127c:	4b1c      	ldr	r3, [pc, #112]	@ (80012f0 <MX_ADC1_Init+0x164>)
 800127e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001280:	2318      	movs	r3, #24
 8001282:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001284:	463b      	mov	r3, r7
 8001286:	4619      	mov	r1, r3
 8001288:	4814      	ldr	r0, [pc, #80]	@ (80012dc <MX_ADC1_Init+0x150>)
 800128a:	f002 f903 	bl	8003494 <HAL_ADC_ConfigChannel>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_ADC1_Init+0x10c>
  {
    Error_Handler();
 8001294:	f001 f904 	bl	80024a0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001298:	4b16      	ldr	r3, [pc, #88]	@ (80012f4 <MX_ADC1_Init+0x168>)
 800129a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800129c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012a0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012a2:	463b      	mov	r3, r7
 80012a4:	4619      	mov	r1, r3
 80012a6:	480d      	ldr	r0, [pc, #52]	@ (80012dc <MX_ADC1_Init+0x150>)
 80012a8:	f002 f8f4 	bl	8003494 <HAL_ADC_ConfigChannel>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <MX_ADC1_Init+0x12a>
  {
    Error_Handler();
 80012b2:	f001 f8f5 	bl	80024a0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80012b6:	4b10      	ldr	r3, [pc, #64]	@ (80012f8 <MX_ADC1_Init+0x16c>)
 80012b8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80012ba:	f44f 7383 	mov.w	r3, #262	@ 0x106
 80012be:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012c0:	463b      	mov	r3, r7
 80012c2:	4619      	mov	r1, r3
 80012c4:	4805      	ldr	r0, [pc, #20]	@ (80012dc <MX_ADC1_Init+0x150>)
 80012c6:	f002 f8e5 	bl	8003494 <HAL_ADC_ConfigChannel>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_ADC1_Init+0x148>
  {
    Error_Handler();
 80012d0:	f001 f8e6 	bl	80024a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012d4:	bf00      	nop
 80012d6:	3718      	adds	r7, #24
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	200001e4 	.word	0x200001e4
 80012e0:	50040000 	.word	0x50040000
 80012e4:	19200040 	.word	0x19200040
 80012e8:	1d500080 	.word	0x1d500080
 80012ec:	21800100 	.word	0x21800100
 80012f0:	25b00200 	.word	0x25b00200
 80012f4:	2a000400 	.word	0x2a000400
 80012f8:	2e300800 	.word	0x2e300800

080012fc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001300:	4b1b      	ldr	r3, [pc, #108]	@ (8001370 <MX_I2C1_Init+0x74>)
 8001302:	4a1c      	ldr	r2, [pc, #112]	@ (8001374 <MX_I2C1_Init+0x78>)
 8001304:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 8001306:	4b1a      	ldr	r3, [pc, #104]	@ (8001370 <MX_I2C1_Init+0x74>)
 8001308:	4a1b      	ldr	r2, [pc, #108]	@ (8001378 <MX_I2C1_Init+0x7c>)
 800130a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 22;
 800130c:	4b18      	ldr	r3, [pc, #96]	@ (8001370 <MX_I2C1_Init+0x74>)
 800130e:	2216      	movs	r2, #22
 8001310:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001312:	4b17      	ldr	r3, [pc, #92]	@ (8001370 <MX_I2C1_Init+0x74>)
 8001314:	2201      	movs	r2, #1
 8001316:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001318:	4b15      	ldr	r3, [pc, #84]	@ (8001370 <MX_I2C1_Init+0x74>)
 800131a:	2200      	movs	r2, #0
 800131c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800131e:	4b14      	ldr	r3, [pc, #80]	@ (8001370 <MX_I2C1_Init+0x74>)
 8001320:	2200      	movs	r2, #0
 8001322:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001324:	4b12      	ldr	r3, [pc, #72]	@ (8001370 <MX_I2C1_Init+0x74>)
 8001326:	2200      	movs	r2, #0
 8001328:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800132a:	4b11      	ldr	r3, [pc, #68]	@ (8001370 <MX_I2C1_Init+0x74>)
 800132c:	2200      	movs	r2, #0
 800132e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001330:	4b0f      	ldr	r3, [pc, #60]	@ (8001370 <MX_I2C1_Init+0x74>)
 8001332:	2200      	movs	r2, #0
 8001334:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001336:	480e      	ldr	r0, [pc, #56]	@ (8001370 <MX_I2C1_Init+0x74>)
 8001338:	f003 fc52 	bl	8004be0 <HAL_I2C_Init>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001342:	f001 f8ad 	bl	80024a0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001346:	2100      	movs	r1, #0
 8001348:	4809      	ldr	r0, [pc, #36]	@ (8001370 <MX_I2C1_Init+0x74>)
 800134a:	f005 f935 	bl	80065b8 <HAL_I2CEx_ConfigAnalogFilter>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001354:	f001 f8a4 	bl	80024a0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001358:	2100      	movs	r1, #0
 800135a:	4805      	ldr	r0, [pc, #20]	@ (8001370 <MX_I2C1_Init+0x74>)
 800135c:	f005 f977 	bl	800664e <HAL_I2CEx_ConfigDigitalFilter>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001366:	f001 f89b 	bl	80024a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800136a:	bf00      	nop
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	20000248 	.word	0x20000248
 8001374:	40005400 	.word	0x40005400
 8001378:	00b07cb4 	.word	0x00b07cb4

0800137c <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8001380:	4b06      	ldr	r3, [pc, #24]	@ (800139c <MX_IPCC_Init+0x20>)
 8001382:	4a07      	ldr	r2, [pc, #28]	@ (80013a0 <MX_IPCC_Init+0x24>)
 8001384:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 8001386:	4805      	ldr	r0, [pc, #20]	@ (800139c <MX_IPCC_Init+0x20>)
 8001388:	f005 f9ae 	bl	80066e8 <HAL_IPCC_Init>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 8001392:	f001 f885 	bl	80024a0 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	2000029c 	.word	0x2000029c
 80013a0:	58000c00 	.word	0x58000c00

080013a4 <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 80013a8:	bf00      	nop
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr
	...

080013b4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b090      	sub	sp, #64	@ 0x40
 80013b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80013ba:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80013be:	2200      	movs	r2, #0
 80013c0:	601a      	str	r2, [r3, #0]
 80013c2:	605a      	str	r2, [r3, #4]
 80013c4:	609a      	str	r2, [r3, #8]
 80013c6:	60da      	str	r2, [r3, #12]
 80013c8:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80013ca:	2300      	movs	r3, #0
 80013cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 80013ce:	463b      	mov	r3, r7
 80013d0:	2228      	movs	r2, #40	@ 0x28
 80013d2:	2100      	movs	r1, #0
 80013d4:	4618      	mov	r0, r3
 80013d6:	f00b ffd2 	bl	800d37e <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80013da:	4b42      	ldr	r3, [pc, #264]	@ (80014e4 <MX_RTC_Init+0x130>)
 80013dc:	4a42      	ldr	r2, [pc, #264]	@ (80014e8 <MX_RTC_Init+0x134>)
 80013de:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80013e0:	4b40      	ldr	r3, [pc, #256]	@ (80014e4 <MX_RTC_Init+0x130>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80013e6:	4b3f      	ldr	r3, [pc, #252]	@ (80014e4 <MX_RTC_Init+0x130>)
 80013e8:	227f      	movs	r2, #127	@ 0x7f
 80013ea:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80013ec:	4b3d      	ldr	r3, [pc, #244]	@ (80014e4 <MX_RTC_Init+0x130>)
 80013ee:	22ff      	movs	r2, #255	@ 0xff
 80013f0:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80013f2:	4b3c      	ldr	r3, [pc, #240]	@ (80014e4 <MX_RTC_Init+0x130>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80013f8:	4b3a      	ldr	r3, [pc, #232]	@ (80014e4 <MX_RTC_Init+0x130>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80013fe:	4b39      	ldr	r3, [pc, #228]	@ (80014e4 <MX_RTC_Init+0x130>)
 8001400:	2200      	movs	r2, #0
 8001402:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001404:	4b37      	ldr	r3, [pc, #220]	@ (80014e4 <MX_RTC_Init+0x130>)
 8001406:	2200      	movs	r2, #0
 8001408:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800140a:	4836      	ldr	r0, [pc, #216]	@ (80014e4 <MX_RTC_Init+0x130>)
 800140c:	f006 ffa6 	bl	800835c <HAL_RTC_Init>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d001      	beq.n	800141a <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8001416:	f001 f843 	bl	80024a0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800141a:	2300      	movs	r3, #0
 800141c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 8001420:	2300      	movs	r3, #0
 8001422:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 8001426:	2300      	movs	r3, #0
 8001428:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.SubSeconds = 0x0;
 800142c:	2300      	movs	r3, #0
 800142e:	633b      	str	r3, [r7, #48]	@ 0x30
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001430:	2300      	movs	r3, #0
 8001432:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001434:	2300      	movs	r3, #0
 8001436:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001438:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800143c:	2201      	movs	r2, #1
 800143e:	4619      	mov	r1, r3
 8001440:	4828      	ldr	r0, [pc, #160]	@ (80014e4 <MX_RTC_Init+0x130>)
 8001442:	f007 f87f 	bl	8008544 <HAL_RTC_SetTime>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <MX_RTC_Init+0x9c>
  {
    Error_Handler();
 800144c:	f001 f828 	bl	80024a0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001450:	2301      	movs	r3, #1
 8001452:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8001456:	2301      	movs	r3, #1
 8001458:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 800145c:	2301      	movs	r3, #1
 800145e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 8001462:	2300      	movs	r3, #0
 8001464:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001468:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800146c:	2201      	movs	r2, #1
 800146e:	4619      	mov	r1, r3
 8001470:	481c      	ldr	r0, [pc, #112]	@ (80014e4 <MX_RTC_Init+0x130>)
 8001472:	f007 f964 	bl	800873e <HAL_RTC_SetDate>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <MX_RTC_Init+0xcc>
  {
    Error_Handler();
 800147c:	f001 f810 	bl	80024a0 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8001480:	2300      	movs	r3, #0
 8001482:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8001484:	2300      	movs	r3, #0
 8001486:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8001488:	2300      	movs	r3, #0
 800148a:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800148c:	2300      	movs	r3, #0
 800148e:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001490:	2300      	movs	r3, #0
 8001492:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001494:	2300      	movs	r3, #0
 8001496:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001498:	2300      	movs	r3, #0
 800149a:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800149c:	2300      	movs	r3, #0
 800149e:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80014a0:	2300      	movs	r3, #0
 80014a2:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 80014a4:	2301      	movs	r3, #1
 80014a6:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80014aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014ae:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80014b0:	463b      	mov	r3, r7
 80014b2:	2201      	movs	r2, #1
 80014b4:	4619      	mov	r1, r3
 80014b6:	480b      	ldr	r0, [pc, #44]	@ (80014e4 <MX_RTC_Init+0x130>)
 80014b8:	f007 fa1a 	bl	80088f0 <HAL_RTC_SetAlarm_IT>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <MX_RTC_Init+0x112>
  {
    Error_Handler();
 80014c2:	f000 ffed 	bl	80024a0 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 80014c6:	2200      	movs	r2, #0
 80014c8:	2100      	movs	r1, #0
 80014ca:	4806      	ldr	r0, [pc, #24]	@ (80014e4 <MX_RTC_Init+0x130>)
 80014cc:	f007 fc66 	bl	8008d9c <HAL_RTCEx_SetWakeUpTimer>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <MX_RTC_Init+0x126>
  {
    Error_Handler();
 80014d6:	f000 ffe3 	bl	80024a0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80014da:	bf00      	nop
 80014dc:	3740      	adds	r7, #64	@ 0x40
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	200002d8 	.word	0x200002d8
 80014e8:	40002800 	.word	0x40002800

080014ec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b088      	sub	sp, #32
 80014f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014f2:	f107 0310 	add.w	r3, r7, #16
 80014f6:	2200      	movs	r2, #0
 80014f8:	601a      	str	r2, [r3, #0]
 80014fa:	605a      	str	r2, [r3, #4]
 80014fc:	609a      	str	r2, [r3, #8]
 80014fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001500:	1d3b      	adds	r3, r7, #4
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	605a      	str	r2, [r3, #4]
 8001508:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800150a:	4b1e      	ldr	r3, [pc, #120]	@ (8001584 <MX_TIM2_Init+0x98>)
 800150c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001510:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32000-1;
 8001512:	4b1c      	ldr	r3, [pc, #112]	@ (8001584 <MX_TIM2_Init+0x98>)
 8001514:	f647 42ff 	movw	r2, #31999	@ 0x7cff
 8001518:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800151a:	4b1a      	ldr	r3, [pc, #104]	@ (8001584 <MX_TIM2_Init+0x98>)
 800151c:	2200      	movs	r2, #0
 800151e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8001520:	4b18      	ldr	r3, [pc, #96]	@ (8001584 <MX_TIM2_Init+0x98>)
 8001522:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001526:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001528:	4b16      	ldr	r3, [pc, #88]	@ (8001584 <MX_TIM2_Init+0x98>)
 800152a:	2200      	movs	r2, #0
 800152c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800152e:	4b15      	ldr	r3, [pc, #84]	@ (8001584 <MX_TIM2_Init+0x98>)
 8001530:	2200      	movs	r2, #0
 8001532:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001534:	4813      	ldr	r0, [pc, #76]	@ (8001584 <MX_TIM2_Init+0x98>)
 8001536:	f007 fce1 	bl	8008efc <HAL_TIM_Base_Init>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d001      	beq.n	8001544 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001540:	f000 ffae 	bl	80024a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001544:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001548:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800154a:	f107 0310 	add.w	r3, r7, #16
 800154e:	4619      	mov	r1, r3
 8001550:	480c      	ldr	r0, [pc, #48]	@ (8001584 <MX_TIM2_Init+0x98>)
 8001552:	f007 fe80 	bl	8009256 <HAL_TIM_ConfigClockSource>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 800155c:	f000 ffa0 	bl	80024a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001560:	2300      	movs	r3, #0
 8001562:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001564:	2300      	movs	r3, #0
 8001566:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001568:	1d3b      	adds	r3, r7, #4
 800156a:	4619      	mov	r1, r3
 800156c:	4805      	ldr	r0, [pc, #20]	@ (8001584 <MX_TIM2_Init+0x98>)
 800156e:	f008 f869 	bl	8009644 <HAL_TIMEx_MasterConfigSynchronization>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001578:	f000 ff92 	bl	80024a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800157c:	bf00      	nop
 800157e:	3720      	adds	r7, #32
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	200002fc 	.word	0x200002fc

08001588 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b086      	sub	sp, #24
 800158c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800158e:	1d3b      	adds	r3, r7, #4
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
 8001594:	605a      	str	r2, [r3, #4]
 8001596:	609a      	str	r2, [r3, #8]
 8001598:	60da      	str	r2, [r3, #12]
 800159a:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800159c:	2004      	movs	r0, #4
 800159e:	f7ff fc5d 	bl	8000e5c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015a2:	2002      	movs	r0, #2
 80015a4:	f7ff fc5a 	bl	8000e5c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015a8:	2001      	movs	r0, #1
 80015aa:	f7ff fc57 	bl	8000e5c <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 80015ae:	2200      	movs	r2, #0
 80015b0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80015b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015b8:	f003 faa4 	bl	8004b04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80015bc:	2200      	movs	r2, #0
 80015be:	2138      	movs	r1, #56	@ 0x38
 80015c0:	481b      	ldr	r0, [pc, #108]	@ (8001630 <MX_GPIO_Init+0xa8>)
 80015c2:	f003 fa9f 	bl	8004b04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80015c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80015ca:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015cc:	2301      	movs	r3, #1
 80015ce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d0:	2300      	movs	r3, #0
 80015d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d4:	2300      	movs	r3, #0
 80015d6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015d8:	1d3b      	adds	r3, r7, #4
 80015da:	4619      	mov	r1, r3
 80015dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015e0:	f003 f920 	bl	8004824 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80015e4:	2338      	movs	r3, #56	@ 0x38
 80015e6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015e8:	2301      	movs	r3, #1
 80015ea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ec:	2300      	movs	r3, #0
 80015ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f0:	2300      	movs	r3, #0
 80015f2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015f4:	1d3b      	adds	r3, r7, #4
 80015f6:	4619      	mov	r1, r3
 80015f8:	480d      	ldr	r0, [pc, #52]	@ (8001630 <MX_GPIO_Init+0xa8>)
 80015fa:	f003 f913 	bl	8004824 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80015fe:	2340      	movs	r3, #64	@ 0x40
 8001600:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001602:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001606:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001608:	2300      	movs	r3, #0
 800160a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800160c:	1d3b      	adds	r3, r7, #4
 800160e:	4619      	mov	r1, r3
 8001610:	4807      	ldr	r0, [pc, #28]	@ (8001630 <MX_GPIO_Init+0xa8>)
 8001612:	f003 f907 	bl	8004824 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001616:	2200      	movs	r2, #0
 8001618:	2100      	movs	r1, #0
 800161a:	2017      	movs	r0, #23
 800161c:	f002 fe5f 	bl	80042de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001620:	2017      	movs	r0, #23
 8001622:	f002 fe76 	bl	8004312 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001626:	bf00      	nop
 8001628:	3718      	adds	r7, #24
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	48000400 	.word	0x48000400

08001634 <write_to_flash>:

/* USER CODE BEGIN 4 */

HAL_StatusTypeDef write_to_flash(uint32_t address, uint32_t data) {
 8001634:	b5b0      	push	{r4, r5, r7, lr}
 8001636:	b08a      	sub	sp, #40	@ 0x28
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
 800163c:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef status;

	// Validate address: must be within flash range and 8-byte aligned for double-word write
	if (address < FLASH_BASE || address >= (FLASH_BASE + FLASH_SIZE)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001644:	d30e      	bcc.n	8001664 <write_to_flash+0x30>
 8001646:	4b38      	ldr	r3, [pc, #224]	@ (8001728 <write_to_flash+0xf4>)
 8001648:	881b      	ldrh	r3, [r3, #0]
 800164a:	029a      	lsls	r2, r3, #10
 800164c:	4b37      	ldr	r3, [pc, #220]	@ (800172c <write_to_flash+0xf8>)
 800164e:	4013      	ands	r3, r2
 8001650:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8001654:	687a      	ldr	r2, [r7, #4]
 8001656:	429a      	cmp	r2, r3
 8001658:	d204      	bcs.n	8001664 <write_to_flash+0x30>
			|| (address % 8 != 0)) {
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	f003 0307 	and.w	r3, r3, #7
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <write_to_flash+0x34>
		return HAL_ERROR;
 8001664:	2301      	movs	r3, #1
 8001666:	e05a      	b.n	800171e <write_to_flash+0xea>
	}

	// Unlock flash
	status = HAL_FLASH_Unlock();
 8001668:	f002 ff48 	bl	80044fc <HAL_FLASH_Unlock>
 800166c:	4603      	mov	r3, r0
 800166e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (status != HAL_OK) {
 8001672:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001676:	2b00      	cmp	r3, #0
 8001678:	d002      	beq.n	8001680 <write_to_flash+0x4c>
		return status;
 800167a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800167e:	e04e      	b.n	800171e <write_to_flash+0xea>
	}

	// Erase the page containing the address
	FLASH_EraseInitTypeDef erase_init = { .TypeErase = FLASH_TYPEERASE_PAGES,
 8001680:	2302      	movs	r3, #2
 8001682:	60fb      	str	r3, [r7, #12]
			.Page = (address - FLASH_BASE) / FLASH_PAGE_SIZE, // Calculate page number
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 800168a:	0b1b      	lsrs	r3, r3, #12
	FLASH_EraseInitTypeDef erase_init = { .TypeErase = FLASH_TYPEERASE_PAGES,
 800168c:	613b      	str	r3, [r7, #16]
 800168e:	2301      	movs	r3, #1
 8001690:	617b      	str	r3, [r7, #20]
			.NbPages = 1 };
	uint32_t page_error;
	status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 8001692:	f107 0208 	add.w	r2, r7, #8
 8001696:	f107 030c 	add.w	r3, r7, #12
 800169a:	4611      	mov	r1, r2
 800169c:	4618      	mov	r0, r3
 800169e:	f002 fffd 	bl	800469c <HAL_FLASHEx_Erase>
 80016a2:	4603      	mov	r3, r0
 80016a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (status != HAL_OK || page_error != 0xFFFFFFFF) {
 80016a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d103      	bne.n	80016b8 <write_to_flash+0x84>
 80016b0:	68bb      	ldr	r3, [r7, #8]
 80016b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016b6:	d003      	beq.n	80016c0 <write_to_flash+0x8c>
		HAL_FLASH_Lock(); // Lock before returning on error
 80016b8:	f002 ff42 	bl	8004540 <HAL_FLASH_Lock>
		return HAL_ERROR;
 80016bc:	2301      	movs	r3, #1
 80016be:	e02e      	b.n	800171e <write_to_flash+0xea>
	}

	// Clear pending error flags
	__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 80016c0:	4b1b      	ldr	r3, [pc, #108]	@ (8001730 <write_to_flash+0xfc>)
 80016c2:	699b      	ldr	r3, [r3, #24]
 80016c4:	4a1a      	ldr	r2, [pc, #104]	@ (8001730 <write_to_flash+0xfc>)
 80016c6:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80016ca:	6193      	str	r3, [r2, #24]
 80016cc:	4b18      	ldr	r3, [pc, #96]	@ (8001730 <write_to_flash+0xfc>)
 80016ce:	f24c 32fa 	movw	r2, #50170	@ 0xc3fa
 80016d2:	611a      	str	r2, [r3, #16]

	// Prepare 64-bit data for double-word programming
	uint64_t data_to_write = (uint64_t) data;
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	2200      	movs	r2, #0
 80016d8:	461c      	mov	r4, r3
 80016da:	4615      	mov	r5, r2
 80016dc:	e9c7 4506 	strd	r4, r5, [r7, #24]

	// Program the flash
	status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, address,
 80016e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80016e4:	6879      	ldr	r1, [r7, #4]
 80016e6:	2001      	movs	r0, #1
 80016e8:	f002 fec4 	bl	8004474 <HAL_FLASH_Program>
 80016ec:	4603      	mov	r3, r0
 80016ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			data_to_write);
	if (status != HAL_OK) {
 80016f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d004      	beq.n	8001704 <write_to_flash+0xd0>
		HAL_FLASH_Lock(); // Lock before returning on error
 80016fa:	f002 ff21 	bl	8004540 <HAL_FLASH_Lock>
		return status;
 80016fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001702:	e00c      	b.n	800171e <write_to_flash+0xea>
	}

	// Lock flash
	status = HAL_FLASH_Lock();
 8001704:	f002 ff1c 	bl	8004540 <HAL_FLASH_Lock>
 8001708:	4603      	mov	r3, r0
 800170a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (status != HAL_OK) {
 800170e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001712:	2b00      	cmp	r3, #0
 8001714:	d002      	beq.n	800171c <write_to_flash+0xe8>
		return status;
 8001716:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800171a:	e000      	b.n	800171e <write_to_flash+0xea>
	}

	return HAL_OK;
 800171c:	2300      	movs	r3, #0
}
 800171e:	4618      	mov	r0, r3
 8001720:	3728      	adds	r7, #40	@ 0x28
 8001722:	46bd      	mov	sp, r7
 8001724:	bdb0      	pop	{r4, r5, r7, pc}
 8001726:	bf00      	nop
 8001728:	1fff75e0 	.word	0x1fff75e0
 800172c:	001ffc00 	.word	0x001ffc00
 8001730:	58004000 	.word	0x58004000

08001734 <write_float_to_flash>:


HAL_StatusTypeDef write_float_to_flash(uint32_t address, float data)
{
 8001734:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001738:	b08a      	sub	sp, #40	@ 0x28
 800173a:	af00      	add	r7, sp, #0
 800173c:	6078      	str	r0, [r7, #4]
 800173e:	ed87 0a00 	vstr	s0, [r7]
    HAL_StatusTypeDef status;

    /* ------------------------------------------------------------------ */
    /* 1. Address validation  must be inside flash and 8-byte aligned   */
    /* ------------------------------------------------------------------ */
    if (address < FLASH_BASE ||
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001748:	d30e      	bcc.n	8001768 <write_float_to_flash+0x34>
        address >= (FLASH_BASE + FLASH_SIZE) ||
 800174a:	4b39      	ldr	r3, [pc, #228]	@ (8001830 <write_float_to_flash+0xfc>)
 800174c:	881b      	ldrh	r3, [r3, #0]
 800174e:	029a      	lsls	r2, r3, #10
 8001750:	4b38      	ldr	r3, [pc, #224]	@ (8001834 <write_float_to_flash+0x100>)
 8001752:	4013      	ands	r3, r2
 8001754:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
    if (address < FLASH_BASE ||
 8001758:	687a      	ldr	r2, [r7, #4]
 800175a:	429a      	cmp	r2, r3
 800175c:	d204      	bcs.n	8001768 <write_float_to_flash+0x34>
        (address % 8) != 0)                     /* double-word alignment */
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	f003 0307 	and.w	r3, r3, #7
        address >= (FLASH_BASE + FLASH_SIZE) ||
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <write_float_to_flash+0x38>
    {
        return HAL_ERROR;
 8001768:	2301      	movs	r3, #1
 800176a:	e05c      	b.n	8001826 <write_float_to_flash+0xf2>
    }

    /* ------------------------------------------------------------------ */
    /* 2. Unlock flash                                                   */
    /* ------------------------------------------------------------------ */
    status = HAL_FLASH_Unlock();
 800176c:	f002 fec6 	bl	80044fc <HAL_FLASH_Unlock>
 8001770:	4603      	mov	r3, r0
 8001772:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (status != HAL_OK) return status;
 8001776:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800177a:	2b00      	cmp	r3, #0
 800177c:	d002      	beq.n	8001784 <write_float_to_flash+0x50>
 800177e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001782:	e050      	b.n	8001826 <write_float_to_flash+0xf2>

    /* ------------------------------------------------------------------ */
    /* 3. Erase the page that contains the address                       */
    /* ------------------------------------------------------------------ */
    FLASH_EraseInitTypeDef erase = {
 8001784:	2302      	movs	r3, #2
 8001786:	60fb      	str	r3, [r7, #12]
        .TypeErase = FLASH_TYPEERASE_PAGES,
        .Page      = (address - FLASH_BASE) / FLASH_PAGE_SIZE,
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 800178e:	0b1b      	lsrs	r3, r3, #12
    FLASH_EraseInitTypeDef erase = {
 8001790:	613b      	str	r3, [r7, #16]
 8001792:	2301      	movs	r3, #1
 8001794:	617b      	str	r3, [r7, #20]
        .NbPages   = 1
    };
    uint32_t page_error = 0;
 8001796:	2300      	movs	r3, #0
 8001798:	60bb      	str	r3, [r7, #8]
    status = HAL_FLASHEx_Erase(&erase, &page_error);
 800179a:	f107 0208 	add.w	r2, r7, #8
 800179e:	f107 030c 	add.w	r3, r7, #12
 80017a2:	4611      	mov	r1, r2
 80017a4:	4618      	mov	r0, r3
 80017a6:	f002 ff79 	bl	800469c <HAL_FLASHEx_Erase>
 80017aa:	4603      	mov	r3, r0
 80017ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (status != HAL_OK || page_error != 0xFFFFFFFFU)
 80017b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d103      	bne.n	80017c0 <write_float_to_flash+0x8c>
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017be:	d003      	beq.n	80017c8 <write_float_to_flash+0x94>
    {
        HAL_FLASH_Lock();
 80017c0:	f002 febe 	bl	8004540 <HAL_FLASH_Lock>
        return HAL_ERROR;
 80017c4:	2301      	movs	r3, #1
 80017c6:	e02e      	b.n	8001826 <write_float_to_flash+0xf2>
    }

    /* ------------------------------------------------------------------ */
    /* 4. Clear any pending error flags                                   */
    /* ------------------------------------------------------------------ */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 80017c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001838 <write_float_to_flash+0x104>)
 80017ca:	699b      	ldr	r3, [r3, #24]
 80017cc:	4a1a      	ldr	r2, [pc, #104]	@ (8001838 <write_float_to_flash+0x104>)
 80017ce:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80017d2:	6193      	str	r3, [r2, #24]
 80017d4:	4b18      	ldr	r3, [pc, #96]	@ (8001838 <write_float_to_flash+0x104>)
 80017d6:	f24c 32fa 	movw	r2, #50170	@ 0xc3fa
 80017da:	611a      	str	r2, [r3, #16]

    /* ------------------------------------------------------------------ */
    /* 5. Pack the 32-bit float into a 64-bit double-word                */
    /* ------------------------------------------------------------------ */
    uint32_t  float_as_u32 = *((uint32_t *)&data);   /* bit-wise copy */
 80017dc:	463b      	mov	r3, r7
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	623b      	str	r3, [r7, #32]
    uint64_t  dw_to_write  = ((uint64_t)float_as_u32) | ((uint64_t)0xFFFFFFFFULL << 32);
 80017e2:	6a3b      	ldr	r3, [r7, #32]
 80017e4:	2200      	movs	r2, #0
 80017e6:	4698      	mov	r8, r3
 80017e8:	4691      	mov	r9, r2
 80017ea:	4644      	mov	r4, r8
 80017ec:	f04f 35ff 	mov.w	r5, #4294967295
 80017f0:	e9c7 4506 	strd	r4, r5, [r7, #24]
         high 32 bits : padding (0xFFFFFFFF)  erased state of flash */

    /* ------------------------------------------------------------------ */
    /* 6. Program the double-word                                         */
    /* ------------------------------------------------------------------ */
    status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,
 80017f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80017f8:	6879      	ldr	r1, [r7, #4]
 80017fa:	2001      	movs	r0, #1
 80017fc:	f002 fe3a 	bl	8004474 <HAL_FLASH_Program>
 8001800:	4603      	mov	r3, r0
 8001802:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                               address,
                               dw_to_write);
    if (status != HAL_OK)
 8001806:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800180a:	2b00      	cmp	r3, #0
 800180c:	d004      	beq.n	8001818 <write_float_to_flash+0xe4>
    {
        HAL_FLASH_Lock();
 800180e:	f002 fe97 	bl	8004540 <HAL_FLASH_Lock>
        return status;
 8001812:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001816:	e006      	b.n	8001826 <write_float_to_flash+0xf2>
    }

    /* ------------------------------------------------------------------ */
    /* 7. Lock flash again                                                */
    /* ------------------------------------------------------------------ */
    status = HAL_FLASH_Lock();
 8001818:	f002 fe92 	bl	8004540 <HAL_FLASH_Lock>
 800181c:	4603      	mov	r3, r0
 800181e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    return (status == HAL_OK) ? HAL_OK : status;
 8001822:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001826:	4618      	mov	r0, r3
 8001828:	3728      	adds	r7, #40	@ 0x28
 800182a:	46bd      	mov	sp, r7
 800182c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001830:	1fff75e0 	.word	0x1fff75e0
 8001834:	001ffc00 	.word	0x001ffc00
 8001838:	58004000 	.word	0x58004000

0800183c <read_float_from_flash>:


float read_float_from_flash(uint32_t address) {
 800183c:	b480      	push	{r7}
 800183e:	b085      	sub	sp, #20
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
    uint32_t word = *((__IO uint32_t*)address);   // Read 32-bit word
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	60fb      	str	r3, [r7, #12]
    return *((float*)&word);                      // Reinterpret as float
 800184a:	f107 030c 	add.w	r3, r7, #12
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	ee07 3a90 	vmov	s15, r3
}
 8001854:	eeb0 0a67 	vmov.f32	s0, s15
 8001858:	3714      	adds	r7, #20
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr
	...

08001864 <read_from_flash>:

uint16_t read_from_flash(uint32_t address) {
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
    // Validate address
    if (address < FLASH_BASE ||
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001872:	d30e      	bcc.n	8001892 <read_from_flash+0x2e>
        address >= (FLASH_BASE + FLASH_SIZE) ||
 8001874:	4b0c      	ldr	r3, [pc, #48]	@ (80018a8 <read_from_flash+0x44>)
 8001876:	881b      	ldrh	r3, [r3, #0]
 8001878:	029a      	lsls	r2, r3, #10
 800187a:	4b0c      	ldr	r3, [pc, #48]	@ (80018ac <read_from_flash+0x48>)
 800187c:	4013      	ands	r3, r2
 800187e:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
    if (address < FLASH_BASE ||
 8001882:	687a      	ldr	r2, [r7, #4]
 8001884:	429a      	cmp	r2, r3
 8001886:	d204      	bcs.n	8001892 <read_from_flash+0x2e>
        (address % 2 != 0)) {
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f003 0301 	and.w	r3, r3, #1
        address >= (FLASH_BASE + FLASH_SIZE) ||
 800188e:	2b00      	cmp	r3, #0
 8001890:	d002      	beq.n	8001898 <read_from_flash+0x34>
        return 0xFFFF;  // or some error code
 8001892:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001896:	e001      	b.n	800189c <read_from_flash+0x38>
    }

    // Return the 16-bit value directly
    return *(uint16_t*)address;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	881b      	ldrh	r3, [r3, #0]
}
 800189c:	4618      	mov	r0, r3
 800189e:	370c      	adds	r7, #12
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr
 80018a8:	1fff75e0 	.word	0x1fff75e0
 80018ac:	001ffc00 	.word	0x001ffc00

080018b0 <Software_Reset>:
		tx_buffer[2 * i] = (cell_mv[i] >> 8) & 0xFF;
		tx_buffer[2 * i + 1] = cell_mv[i] & 0xFF;
	}
}

void Software_Reset(void) {
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
	// Write the reset request to AIRCR
	SCB->AIRCR = (0x5FA << SCB_AIRCR_VECTKEY_Pos)   // Key to allow write
 80018b4:	4b02      	ldr	r3, [pc, #8]	@ (80018c0 <Software_Reset+0x10>)
 80018b6:	4a03      	ldr	r2, [pc, #12]	@ (80018c4 <Software_Reset+0x14>)
 80018b8:	60da      	str	r2, [r3, #12]
	| SCB_AIRCR_SYSRESETREQ_Msk;       // Request system reset

	// Wait for the reset to occur
	while (1)
 80018ba:	bf00      	nop
 80018bc:	e7fd      	b.n	80018ba <Software_Reset+0xa>
 80018be:	bf00      	nop
 80018c0:	e000ed00 	.word	0xe000ed00
 80018c4:	05fa0004 	.word	0x05fa0004

080018c8 <get_voltage>:
		;
}

void get_voltage(void) {
 80018c8:	b5b0      	push	{r4, r5, r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
	uint8_t ret = HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80018ce:	217f      	movs	r1, #127	@ 0x7f
 80018d0:	48a3      	ldr	r0, [pc, #652]	@ (8001b60 <get_voltage+0x298>)
 80018d2:	f002 fb67 	bl	8003fa4 <HAL_ADCEx_Calibration_Start>
 80018d6:	4603      	mov	r3, r0
 80018d8:	70fb      	strb	r3, [r7, #3]
	if (ret != HAL_OK) {
 80018da:	78fb      	ldrb	r3, [r7, #3]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <get_voltage+0x1c>
		Error_Handler();
 80018e0:	f000 fdde 	bl	80024a0 <Error_Handler>
	}
int startup = 0;
 80018e4:	2300      	movs	r3, #0
 80018e6:	60fb      	str	r3, [r7, #12]
for(int i =0; i <= 5; i++)
 80018e8:	2300      	movs	r3, #0
 80018ea:	60bb      	str	r3, [r7, #8]
 80018ec:	e012      	b.n	8001914 <get_voltage+0x4c>
{
	if(cell_voltages[i] == 0)
 80018ee:	4a9d      	ldr	r2, [pc, #628]	@ (8001b64 <get_voltage+0x29c>)
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	4413      	add	r3, r2
 80018f6:	edd3 7a00 	vldr	s15, [r3]
 80018fa:	eef5 7a40 	vcmp.f32	s15, #0.0
 80018fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001902:	d102      	bne.n	800190a <get_voltage+0x42>
	{
		startup = 1;
 8001904:	2301      	movs	r3, #1
 8001906:	60fb      	str	r3, [r7, #12]
		break;
 8001908:	e007      	b.n	800191a <get_voltage+0x52>
	}else
	{
		startup = 0;
 800190a:	2300      	movs	r3, #0
 800190c:	60fb      	str	r3, [r7, #12]
for(int i =0; i <= 5; i++)
 800190e:	68bb      	ldr	r3, [r7, #8]
 8001910:	3301      	adds	r3, #1
 8001912:	60bb      	str	r3, [r7, #8]
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	2b05      	cmp	r3, #5
 8001918:	dde9      	ble.n	80018ee <get_voltage+0x26>
	}

	}

	HAL_ADC_Start(&hadc1);
 800191a:	4891      	ldr	r0, [pc, #580]	@ (8001b60 <get_voltage+0x298>)
 800191c:	f001 fc98 	bl	8003250 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 8001920:	2164      	movs	r1, #100	@ 0x64
 8001922:	488f      	ldr	r0, [pc, #572]	@ (8001b60 <get_voltage+0x298>)
 8001924:	f001 fd1b 	bl	800335e <HAL_ADC_PollForConversion>
	if(startup){
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d00a      	beq.n	8001944 <get_voltage+0x7c>
	cell_voltages[0] = HAL_ADC_GetValue(&hadc1);
 800192e:	488c      	ldr	r0, [pc, #560]	@ (8001b60 <get_voltage+0x298>)
 8001930:	f001 fda2 	bl	8003478 <HAL_ADC_GetValue>
 8001934:	ee07 0a90 	vmov	s15, r0
 8001938:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800193c:	4b89      	ldr	r3, [pc, #548]	@ (8001b64 <get_voltage+0x29c>)
 800193e:	edc3 7a00 	vstr	s15, [r3]
 8001942:	e028      	b.n	8001996 <get_voltage+0xce>
	}else
	{
		cell_voltages[0] = (0.95*cell_voltages[0] + (0.05*HAL_ADC_GetValue(&hadc1)));
 8001944:	4b87      	ldr	r3, [pc, #540]	@ (8001b64 <get_voltage+0x29c>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4618      	mov	r0, r3
 800194a:	f7fe feaf 	bl	80006ac <__aeabi_f2d>
 800194e:	a380      	add	r3, pc, #512	@ (adr r3, 8001b50 <get_voltage+0x288>)
 8001950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001954:	f7fe fc1c 	bl	8000190 <__aeabi_dmul>
 8001958:	4602      	mov	r2, r0
 800195a:	460b      	mov	r3, r1
 800195c:	4614      	mov	r4, r2
 800195e:	461d      	mov	r5, r3
 8001960:	487f      	ldr	r0, [pc, #508]	@ (8001b60 <get_voltage+0x298>)
 8001962:	f001 fd89 	bl	8003478 <HAL_ADC_GetValue>
 8001966:	4603      	mov	r3, r0
 8001968:	4618      	mov	r0, r3
 800196a:	f7fe fe7d 	bl	8000668 <__aeabi_ui2d>
 800196e:	a37a      	add	r3, pc, #488	@ (adr r3, 8001b58 <get_voltage+0x290>)
 8001970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001974:	f7fe fc0c 	bl	8000190 <__aeabi_dmul>
 8001978:	4602      	mov	r2, r0
 800197a:	460b      	mov	r3, r1
 800197c:	4620      	mov	r0, r4
 800197e:	4629      	mov	r1, r5
 8001980:	f7fe fd36 	bl	80003f0 <__adddf3>
 8001984:	4602      	mov	r2, r0
 8001986:	460b      	mov	r3, r1
 8001988:	4610      	mov	r0, r2
 800198a:	4619      	mov	r1, r3
 800198c:	f7fe fee6 	bl	800075c <__aeabi_d2f>
 8001990:	4603      	mov	r3, r0
 8001992:	4a74      	ldr	r2, [pc, #464]	@ (8001b64 <get_voltage+0x29c>)
 8001994:	6013      	str	r3, [r2, #0]
	}
	HAL_ADC_Stop(&hadc1);
 8001996:	4872      	ldr	r0, [pc, #456]	@ (8001b60 <get_voltage+0x298>)
 8001998:	f001 fcae 	bl	80032f8 <HAL_ADC_Stop>

	HAL_ADC_Start(&hadc1);
 800199c:	4870      	ldr	r0, [pc, #448]	@ (8001b60 <get_voltage+0x298>)
 800199e:	f001 fc57 	bl	8003250 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 80019a2:	2164      	movs	r1, #100	@ 0x64
 80019a4:	486e      	ldr	r0, [pc, #440]	@ (8001b60 <get_voltage+0x298>)
 80019a6:	f001 fcda 	bl	800335e <HAL_ADC_PollForConversion>
	if(startup){
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d00a      	beq.n	80019c6 <get_voltage+0xfe>
		cell_voltages[1] = HAL_ADC_GetValue(&hadc1);
 80019b0:	486b      	ldr	r0, [pc, #428]	@ (8001b60 <get_voltage+0x298>)
 80019b2:	f001 fd61 	bl	8003478 <HAL_ADC_GetValue>
 80019b6:	ee07 0a90 	vmov	s15, r0
 80019ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019be:	4b69      	ldr	r3, [pc, #420]	@ (8001b64 <get_voltage+0x29c>)
 80019c0:	edc3 7a01 	vstr	s15, [r3, #4]
 80019c4:	e028      	b.n	8001a18 <get_voltage+0x150>
		}else
		{
			cell_voltages[1] = (0.95*cell_voltages[1] + (0.05*HAL_ADC_GetValue(&hadc1)));
 80019c6:	4b67      	ldr	r3, [pc, #412]	@ (8001b64 <get_voltage+0x29c>)
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	4618      	mov	r0, r3
 80019cc:	f7fe fe6e 	bl	80006ac <__aeabi_f2d>
 80019d0:	a35f      	add	r3, pc, #380	@ (adr r3, 8001b50 <get_voltage+0x288>)
 80019d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019d6:	f7fe fbdb 	bl	8000190 <__aeabi_dmul>
 80019da:	4602      	mov	r2, r0
 80019dc:	460b      	mov	r3, r1
 80019de:	4614      	mov	r4, r2
 80019e0:	461d      	mov	r5, r3
 80019e2:	485f      	ldr	r0, [pc, #380]	@ (8001b60 <get_voltage+0x298>)
 80019e4:	f001 fd48 	bl	8003478 <HAL_ADC_GetValue>
 80019e8:	4603      	mov	r3, r0
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7fe fe3c 	bl	8000668 <__aeabi_ui2d>
 80019f0:	a359      	add	r3, pc, #356	@ (adr r3, 8001b58 <get_voltage+0x290>)
 80019f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019f6:	f7fe fbcb 	bl	8000190 <__aeabi_dmul>
 80019fa:	4602      	mov	r2, r0
 80019fc:	460b      	mov	r3, r1
 80019fe:	4620      	mov	r0, r4
 8001a00:	4629      	mov	r1, r5
 8001a02:	f7fe fcf5 	bl	80003f0 <__adddf3>
 8001a06:	4602      	mov	r2, r0
 8001a08:	460b      	mov	r3, r1
 8001a0a:	4610      	mov	r0, r2
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	f7fe fea5 	bl	800075c <__aeabi_d2f>
 8001a12:	4603      	mov	r3, r0
 8001a14:	4a53      	ldr	r2, [pc, #332]	@ (8001b64 <get_voltage+0x29c>)
 8001a16:	6053      	str	r3, [r2, #4]
		}
	HAL_ADC_Stop(&hadc1);
 8001a18:	4851      	ldr	r0, [pc, #324]	@ (8001b60 <get_voltage+0x298>)
 8001a1a:	f001 fc6d 	bl	80032f8 <HAL_ADC_Stop>

	HAL_ADC_Start(&hadc1);
 8001a1e:	4850      	ldr	r0, [pc, #320]	@ (8001b60 <get_voltage+0x298>)
 8001a20:	f001 fc16 	bl	8003250 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 8001a24:	2164      	movs	r1, #100	@ 0x64
 8001a26:	484e      	ldr	r0, [pc, #312]	@ (8001b60 <get_voltage+0x298>)
 8001a28:	f001 fc99 	bl	800335e <HAL_ADC_PollForConversion>
	if(startup){
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d00a      	beq.n	8001a48 <get_voltage+0x180>
		cell_voltages[2] = HAL_ADC_GetValue(&hadc1);
 8001a32:	484b      	ldr	r0, [pc, #300]	@ (8001b60 <get_voltage+0x298>)
 8001a34:	f001 fd20 	bl	8003478 <HAL_ADC_GetValue>
 8001a38:	ee07 0a90 	vmov	s15, r0
 8001a3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a40:	4b48      	ldr	r3, [pc, #288]	@ (8001b64 <get_voltage+0x29c>)
 8001a42:	edc3 7a02 	vstr	s15, [r3, #8]
 8001a46:	e028      	b.n	8001a9a <get_voltage+0x1d2>
		}else
		{
			cell_voltages[2] = (0.95*cell_voltages[2] + (0.05*HAL_ADC_GetValue(&hadc1)));
 8001a48:	4b46      	ldr	r3, [pc, #280]	@ (8001b64 <get_voltage+0x29c>)
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f7fe fe2d 	bl	80006ac <__aeabi_f2d>
 8001a52:	a33f      	add	r3, pc, #252	@ (adr r3, 8001b50 <get_voltage+0x288>)
 8001a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a58:	f7fe fb9a 	bl	8000190 <__aeabi_dmul>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	460b      	mov	r3, r1
 8001a60:	4614      	mov	r4, r2
 8001a62:	461d      	mov	r5, r3
 8001a64:	483e      	ldr	r0, [pc, #248]	@ (8001b60 <get_voltage+0x298>)
 8001a66:	f001 fd07 	bl	8003478 <HAL_ADC_GetValue>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7fe fdfb 	bl	8000668 <__aeabi_ui2d>
 8001a72:	a339      	add	r3, pc, #228	@ (adr r3, 8001b58 <get_voltage+0x290>)
 8001a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a78:	f7fe fb8a 	bl	8000190 <__aeabi_dmul>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	460b      	mov	r3, r1
 8001a80:	4620      	mov	r0, r4
 8001a82:	4629      	mov	r1, r5
 8001a84:	f7fe fcb4 	bl	80003f0 <__adddf3>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	460b      	mov	r3, r1
 8001a8c:	4610      	mov	r0, r2
 8001a8e:	4619      	mov	r1, r3
 8001a90:	f7fe fe64 	bl	800075c <__aeabi_d2f>
 8001a94:	4603      	mov	r3, r0
 8001a96:	4a33      	ldr	r2, [pc, #204]	@ (8001b64 <get_voltage+0x29c>)
 8001a98:	6093      	str	r3, [r2, #8]
		}
	HAL_ADC_Stop(&hadc1);
 8001a9a:	4831      	ldr	r0, [pc, #196]	@ (8001b60 <get_voltage+0x298>)
 8001a9c:	f001 fc2c 	bl	80032f8 <HAL_ADC_Stop>

	HAL_ADC_Start(&hadc1);
 8001aa0:	482f      	ldr	r0, [pc, #188]	@ (8001b60 <get_voltage+0x298>)
 8001aa2:	f001 fbd5 	bl	8003250 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 8001aa6:	2164      	movs	r1, #100	@ 0x64
 8001aa8:	482d      	ldr	r0, [pc, #180]	@ (8001b60 <get_voltage+0x298>)
 8001aaa:	f001 fc58 	bl	800335e <HAL_ADC_PollForConversion>
	if(startup){
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d00a      	beq.n	8001aca <get_voltage+0x202>
		cell_voltages[3] = HAL_ADC_GetValue(&hadc1);
 8001ab4:	482a      	ldr	r0, [pc, #168]	@ (8001b60 <get_voltage+0x298>)
 8001ab6:	f001 fcdf 	bl	8003478 <HAL_ADC_GetValue>
 8001aba:	ee07 0a90 	vmov	s15, r0
 8001abe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ac2:	4b28      	ldr	r3, [pc, #160]	@ (8001b64 <get_voltage+0x29c>)
 8001ac4:	edc3 7a03 	vstr	s15, [r3, #12]
 8001ac8:	e028      	b.n	8001b1c <get_voltage+0x254>
		}else
		{
			cell_voltages[3] = (0.95*cell_voltages[3] + (0.05*HAL_ADC_GetValue(&hadc1)));
 8001aca:	4b26      	ldr	r3, [pc, #152]	@ (8001b64 <get_voltage+0x29c>)
 8001acc:	68db      	ldr	r3, [r3, #12]
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f7fe fdec 	bl	80006ac <__aeabi_f2d>
 8001ad4:	a31e      	add	r3, pc, #120	@ (adr r3, 8001b50 <get_voltage+0x288>)
 8001ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ada:	f7fe fb59 	bl	8000190 <__aeabi_dmul>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	4614      	mov	r4, r2
 8001ae4:	461d      	mov	r5, r3
 8001ae6:	481e      	ldr	r0, [pc, #120]	@ (8001b60 <get_voltage+0x298>)
 8001ae8:	f001 fcc6 	bl	8003478 <HAL_ADC_GetValue>
 8001aec:	4603      	mov	r3, r0
 8001aee:	4618      	mov	r0, r3
 8001af0:	f7fe fdba 	bl	8000668 <__aeabi_ui2d>
 8001af4:	a318      	add	r3, pc, #96	@ (adr r3, 8001b58 <get_voltage+0x290>)
 8001af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001afa:	f7fe fb49 	bl	8000190 <__aeabi_dmul>
 8001afe:	4602      	mov	r2, r0
 8001b00:	460b      	mov	r3, r1
 8001b02:	4620      	mov	r0, r4
 8001b04:	4629      	mov	r1, r5
 8001b06:	f7fe fc73 	bl	80003f0 <__adddf3>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	4610      	mov	r0, r2
 8001b10:	4619      	mov	r1, r3
 8001b12:	f7fe fe23 	bl	800075c <__aeabi_d2f>
 8001b16:	4603      	mov	r3, r0
 8001b18:	4a12      	ldr	r2, [pc, #72]	@ (8001b64 <get_voltage+0x29c>)
 8001b1a:	60d3      	str	r3, [r2, #12]
		}
	HAL_ADC_Stop(&hadc1);
 8001b1c:	4810      	ldr	r0, [pc, #64]	@ (8001b60 <get_voltage+0x298>)
 8001b1e:	f001 fbeb 	bl	80032f8 <HAL_ADC_Stop>

	HAL_ADC_Start(&hadc1);
 8001b22:	480f      	ldr	r0, [pc, #60]	@ (8001b60 <get_voltage+0x298>)
 8001b24:	f001 fb94 	bl	8003250 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 8001b28:	2164      	movs	r1, #100	@ 0x64
 8001b2a:	480d      	ldr	r0, [pc, #52]	@ (8001b60 <get_voltage+0x298>)
 8001b2c:	f001 fc17 	bl	800335e <HAL_ADC_PollForConversion>
	if(startup){
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d018      	beq.n	8001b68 <get_voltage+0x2a0>
		cell_voltages[4] = HAL_ADC_GetValue(&hadc1);
 8001b36:	480a      	ldr	r0, [pc, #40]	@ (8001b60 <get_voltage+0x298>)
 8001b38:	f001 fc9e 	bl	8003478 <HAL_ADC_GetValue>
 8001b3c:	ee07 0a90 	vmov	s15, r0
 8001b40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b44:	4b07      	ldr	r3, [pc, #28]	@ (8001b64 <get_voltage+0x29c>)
 8001b46:	edc3 7a04 	vstr	s15, [r3, #16]
 8001b4a:	e036      	b.n	8001bba <get_voltage+0x2f2>
 8001b4c:	f3af 8000 	nop.w
 8001b50:	66666666 	.word	0x66666666
 8001b54:	3fee6666 	.word	0x3fee6666
 8001b58:	9999999a 	.word	0x9999999a
 8001b5c:	3fa99999 	.word	0x3fa99999
 8001b60:	200001e4 	.word	0x200001e4
 8001b64:	20000364 	.word	0x20000364
		}else
		{
			cell_voltages[4] = (0.95*cell_voltages[4] + (0.05*HAL_ADC_GetValue(&hadc1)));
 8001b68:	4b5d      	ldr	r3, [pc, #372]	@ (8001ce0 <get_voltage+0x418>)
 8001b6a:	691b      	ldr	r3, [r3, #16]
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f7fe fd9d 	bl	80006ac <__aeabi_f2d>
 8001b72:	a357      	add	r3, pc, #348	@ (adr r3, 8001cd0 <get_voltage+0x408>)
 8001b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b78:	f7fe fb0a 	bl	8000190 <__aeabi_dmul>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	460b      	mov	r3, r1
 8001b80:	4614      	mov	r4, r2
 8001b82:	461d      	mov	r5, r3
 8001b84:	4857      	ldr	r0, [pc, #348]	@ (8001ce4 <get_voltage+0x41c>)
 8001b86:	f001 fc77 	bl	8003478 <HAL_ADC_GetValue>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7fe fd6b 	bl	8000668 <__aeabi_ui2d>
 8001b92:	a351      	add	r3, pc, #324	@ (adr r3, 8001cd8 <get_voltage+0x410>)
 8001b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b98:	f7fe fafa 	bl	8000190 <__aeabi_dmul>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	460b      	mov	r3, r1
 8001ba0:	4620      	mov	r0, r4
 8001ba2:	4629      	mov	r1, r5
 8001ba4:	f7fe fc24 	bl	80003f0 <__adddf3>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	460b      	mov	r3, r1
 8001bac:	4610      	mov	r0, r2
 8001bae:	4619      	mov	r1, r3
 8001bb0:	f7fe fdd4 	bl	800075c <__aeabi_d2f>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	4a4a      	ldr	r2, [pc, #296]	@ (8001ce0 <get_voltage+0x418>)
 8001bb8:	6113      	str	r3, [r2, #16]
		}
	HAL_ADC_Stop(&hadc1);
 8001bba:	484a      	ldr	r0, [pc, #296]	@ (8001ce4 <get_voltage+0x41c>)
 8001bbc:	f001 fb9c 	bl	80032f8 <HAL_ADC_Stop>

	HAL_ADC_Start(&hadc1);
 8001bc0:	4848      	ldr	r0, [pc, #288]	@ (8001ce4 <get_voltage+0x41c>)
 8001bc2:	f001 fb45 	bl	8003250 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 8001bc6:	2164      	movs	r1, #100	@ 0x64
 8001bc8:	4846      	ldr	r0, [pc, #280]	@ (8001ce4 <get_voltage+0x41c>)
 8001bca:	f001 fbc8 	bl	800335e <HAL_ADC_PollForConversion>
	if(startup){
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d00a      	beq.n	8001bea <get_voltage+0x322>
		cell_voltages[5] = HAL_ADC_GetValue(&hadc1);
 8001bd4:	4843      	ldr	r0, [pc, #268]	@ (8001ce4 <get_voltage+0x41c>)
 8001bd6:	f001 fc4f 	bl	8003478 <HAL_ADC_GetValue>
 8001bda:	ee07 0a90 	vmov	s15, r0
 8001bde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001be2:	4b3f      	ldr	r3, [pc, #252]	@ (8001ce0 <get_voltage+0x418>)
 8001be4:	edc3 7a05 	vstr	s15, [r3, #20]
 8001be8:	e028      	b.n	8001c3c <get_voltage+0x374>
		}else
		{
			cell_voltages[5] = (0.95*cell_voltages[5] + (0.05*HAL_ADC_GetValue(&hadc1)));
 8001bea:	4b3d      	ldr	r3, [pc, #244]	@ (8001ce0 <get_voltage+0x418>)
 8001bec:	695b      	ldr	r3, [r3, #20]
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f7fe fd5c 	bl	80006ac <__aeabi_f2d>
 8001bf4:	a336      	add	r3, pc, #216	@ (adr r3, 8001cd0 <get_voltage+0x408>)
 8001bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bfa:	f7fe fac9 	bl	8000190 <__aeabi_dmul>
 8001bfe:	4602      	mov	r2, r0
 8001c00:	460b      	mov	r3, r1
 8001c02:	4614      	mov	r4, r2
 8001c04:	461d      	mov	r5, r3
 8001c06:	4837      	ldr	r0, [pc, #220]	@ (8001ce4 <get_voltage+0x41c>)
 8001c08:	f001 fc36 	bl	8003478 <HAL_ADC_GetValue>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7fe fd2a 	bl	8000668 <__aeabi_ui2d>
 8001c14:	a330      	add	r3, pc, #192	@ (adr r3, 8001cd8 <get_voltage+0x410>)
 8001c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c1a:	f7fe fab9 	bl	8000190 <__aeabi_dmul>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	460b      	mov	r3, r1
 8001c22:	4620      	mov	r0, r4
 8001c24:	4629      	mov	r1, r5
 8001c26:	f7fe fbe3 	bl	80003f0 <__adddf3>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	4610      	mov	r0, r2
 8001c30:	4619      	mov	r1, r3
 8001c32:	f7fe fd93 	bl	800075c <__aeabi_d2f>
 8001c36:	4603      	mov	r3, r0
 8001c38:	4a29      	ldr	r2, [pc, #164]	@ (8001ce0 <get_voltage+0x418>)
 8001c3a:	6153      	str	r3, [r2, #20]
		}
	HAL_ADC_Stop(&hadc1);
 8001c3c:	4829      	ldr	r0, [pc, #164]	@ (8001ce4 <get_voltage+0x41c>)
 8001c3e:	f001 fb5b 	bl	80032f8 <HAL_ADC_Stop>


	for (int i = 0; i <= 5; i++) {
 8001c42:	2300      	movs	r3, #0
 8001c44:	607b      	str	r3, [r7, #4]
 8001c46:	e01b      	b.n	8001c80 <get_voltage+0x3b8>
		cell_mv[i] = (cell_voltages[i] / 4095) * 2 * 2500;
 8001c48:	4a25      	ldr	r2, [pc, #148]	@ (8001ce0 <get_voltage+0x418>)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	009b      	lsls	r3, r3, #2
 8001c4e:	4413      	add	r3, r2
 8001c50:	ed93 7a00 	vldr	s14, [r3]
 8001c54:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8001ce8 <get_voltage+0x420>
 8001c58:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c5c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001c60:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8001cec <get_voltage+0x424>
 8001c64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c6c:	ee17 3a90 	vmov	r3, s15
 8001c70:	b299      	uxth	r1, r3
 8001c72:	4a1f      	ldr	r2, [pc, #124]	@ (8001cf0 <get_voltage+0x428>)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i <= 5; i++) {
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	607b      	str	r3, [r7, #4]
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2b05      	cmp	r3, #5
 8001c84:	dde0      	ble.n	8001c48 <get_voltage+0x380>
	}

	present_net_mv = cell_mv[0] + cell_mv[1] + cell_mv[2] + cell_mv[3] + cell_mv[4] + cell_mv[5];
 8001c86:	4b1a      	ldr	r3, [pc, #104]	@ (8001cf0 <get_voltage+0x428>)
 8001c88:	881b      	ldrh	r3, [r3, #0]
 8001c8a:	b29a      	uxth	r2, r3
 8001c8c:	4b18      	ldr	r3, [pc, #96]	@ (8001cf0 <get_voltage+0x428>)
 8001c8e:	885b      	ldrh	r3, [r3, #2]
 8001c90:	b29b      	uxth	r3, r3
 8001c92:	4413      	add	r3, r2
 8001c94:	b29a      	uxth	r2, r3
 8001c96:	4b16      	ldr	r3, [pc, #88]	@ (8001cf0 <get_voltage+0x428>)
 8001c98:	889b      	ldrh	r3, [r3, #4]
 8001c9a:	b29b      	uxth	r3, r3
 8001c9c:	4413      	add	r3, r2
 8001c9e:	b29a      	uxth	r2, r3
 8001ca0:	4b13      	ldr	r3, [pc, #76]	@ (8001cf0 <get_voltage+0x428>)
 8001ca2:	88db      	ldrh	r3, [r3, #6]
 8001ca4:	b29b      	uxth	r3, r3
 8001ca6:	4413      	add	r3, r2
 8001ca8:	b29a      	uxth	r2, r3
 8001caa:	4b11      	ldr	r3, [pc, #68]	@ (8001cf0 <get_voltage+0x428>)
 8001cac:	891b      	ldrh	r3, [r3, #8]
 8001cae:	b29b      	uxth	r3, r3
 8001cb0:	4413      	add	r3, r2
 8001cb2:	b29a      	uxth	r2, r3
 8001cb4:	4b0e      	ldr	r3, [pc, #56]	@ (8001cf0 <get_voltage+0x428>)
 8001cb6:	895b      	ldrh	r3, [r3, #10]
 8001cb8:	b29b      	uxth	r3, r3
 8001cba:	4413      	add	r3, r2
 8001cbc:	b29a      	uxth	r2, r3
 8001cbe:	4b0d      	ldr	r3, [pc, #52]	@ (8001cf4 <get_voltage+0x42c>)
 8001cc0:	801a      	strh	r2, [r3, #0]

}
 8001cc2:	bf00      	nop
 8001cc4:	3710      	adds	r7, #16
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bdb0      	pop	{r4, r5, r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	f3af 8000 	nop.w
 8001cd0:	66666666 	.word	0x66666666
 8001cd4:	3fee6666 	.word	0x3fee6666
 8001cd8:	9999999a 	.word	0x9999999a
 8001cdc:	3fa99999 	.word	0x3fa99999
 8001ce0:	20000364 	.word	0x20000364
 8001ce4:	200001e4 	.word	0x200001e4
 8001ce8:	457ff000 	.word	0x457ff000
 8001cec:	451c4000 	.word	0x451c4000
 8001cf0:	20000350 	.word	0x20000350
 8001cf4:	20000384 	.word	0x20000384

08001cf8 <display>:


void display(void) {
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0


		if (present_net_mv > cell_nominal_mv*6 && present_net_mv < (cell_charged_mv*6 - 120)) {
 8001cfc:	4b52      	ldr	r3, [pc, #328]	@ (8001e48 <display+0x150>)
 8001cfe:	881b      	ldrh	r3, [r3, #0]
 8001d00:	b29b      	uxth	r3, r3
 8001d02:	4619      	mov	r1, r3
 8001d04:	4b51      	ldr	r3, [pc, #324]	@ (8001e4c <display+0x154>)
 8001d06:	881b      	ldrh	r3, [r3, #0]
 8001d08:	b29b      	uxth	r3, r3
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	4613      	mov	r3, r2
 8001d0e:	005b      	lsls	r3, r3, #1
 8001d10:	4413      	add	r3, r2
 8001d12:	005b      	lsls	r3, r3, #1
 8001d14:	4299      	cmp	r1, r3
 8001d16:	dd1e      	ble.n	8001d56 <display+0x5e>
 8001d18:	4b4b      	ldr	r3, [pc, #300]	@ (8001e48 <display+0x150>)
 8001d1a:	881b      	ldrh	r3, [r3, #0]
 8001d1c:	b29b      	uxth	r3, r3
 8001d1e:	4619      	mov	r1, r3
 8001d20:	4b4b      	ldr	r3, [pc, #300]	@ (8001e50 <display+0x158>)
 8001d22:	881b      	ldrh	r3, [r3, #0]
 8001d24:	b29b      	uxth	r3, r3
 8001d26:	461a      	mov	r2, r3
 8001d28:	4613      	mov	r3, r2
 8001d2a:	005b      	lsls	r3, r3, #1
 8001d2c:	4413      	add	r3, r2
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	3b78      	subs	r3, #120	@ 0x78
 8001d32:	4299      	cmp	r1, r3
 8001d34:	da0f      	bge.n	8001d56 <display+0x5e>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);
 8001d36:	2201      	movs	r2, #1
 8001d38:	2120      	movs	r1, #32
 8001d3a:	4846      	ldr	r0, [pc, #280]	@ (8001e54 <display+0x15c>)
 8001d3c:	f002 fee2 	bl	8004b04 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);
 8001d40:	2201      	movs	r2, #1
 8001d42:	2110      	movs	r1, #16
 8001d44:	4843      	ldr	r0, [pc, #268]	@ (8001e54 <display+0x15c>)
 8001d46:	f002 fedd 	bl	8004b04 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET);
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	2108      	movs	r1, #8
 8001d4e:	4841      	ldr	r0, [pc, #260]	@ (8001e54 <display+0x15c>)
 8001d50:	f002 fed8 	bl	8004b04 <HAL_GPIO_WritePin>
 8001d54:	e075      	b.n	8001e42 <display+0x14a>

		} else if (present_net_mv < cell_nominal_mv*6
 8001d56:	4b3c      	ldr	r3, [pc, #240]	@ (8001e48 <display+0x150>)
 8001d58:	881b      	ldrh	r3, [r3, #0]
 8001d5a:	b29b      	uxth	r3, r3
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	4b3b      	ldr	r3, [pc, #236]	@ (8001e4c <display+0x154>)
 8001d60:	881b      	ldrh	r3, [r3, #0]
 8001d62:	b29b      	uxth	r3, r3
 8001d64:	461a      	mov	r2, r3
 8001d66:	4613      	mov	r3, r2
 8001d68:	005b      	lsls	r3, r3, #1
 8001d6a:	4413      	add	r3, r2
 8001d6c:	005b      	lsls	r3, r3, #1
 8001d6e:	4299      	cmp	r1, r3
 8001d70:	da1d      	bge.n	8001dae <display+0xb6>
				&& present_net_mv > cell_discharged_mv*6) {
 8001d72:	4b35      	ldr	r3, [pc, #212]	@ (8001e48 <display+0x150>)
 8001d74:	881b      	ldrh	r3, [r3, #0]
 8001d76:	b29b      	uxth	r3, r3
 8001d78:	4619      	mov	r1, r3
 8001d7a:	4b37      	ldr	r3, [pc, #220]	@ (8001e58 <display+0x160>)
 8001d7c:	881b      	ldrh	r3, [r3, #0]
 8001d7e:	b29b      	uxth	r3, r3
 8001d80:	461a      	mov	r2, r3
 8001d82:	4613      	mov	r3, r2
 8001d84:	005b      	lsls	r3, r3, #1
 8001d86:	4413      	add	r3, r2
 8001d88:	005b      	lsls	r3, r3, #1
 8001d8a:	4299      	cmp	r1, r3
 8001d8c:	dd0f      	ble.n	8001dae <display+0xb6>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);
 8001d8e:	2201      	movs	r2, #1
 8001d90:	2120      	movs	r1, #32
 8001d92:	4830      	ldr	r0, [pc, #192]	@ (8001e54 <display+0x15c>)
 8001d94:	f002 feb6 	bl	8004b04 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET);
 8001d98:	2200      	movs	r2, #0
 8001d9a:	2110      	movs	r1, #16
 8001d9c:	482d      	ldr	r0, [pc, #180]	@ (8001e54 <display+0x15c>)
 8001d9e:	f002 feb1 	bl	8004b04 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);
 8001da2:	2201      	movs	r2, #1
 8001da4:	2108      	movs	r1, #8
 8001da6:	482b      	ldr	r0, [pc, #172]	@ (8001e54 <display+0x15c>)
 8001da8:	f002 feac 	bl	8004b04 <HAL_GPIO_WritePin>
 8001dac:	e049      	b.n	8001e42 <display+0x14a>
		} else if (present_net_mv < cell_discharged_mv*6) {
 8001dae:	4b26      	ldr	r3, [pc, #152]	@ (8001e48 <display+0x150>)
 8001db0:	881b      	ldrh	r3, [r3, #0]
 8001db2:	b29b      	uxth	r3, r3
 8001db4:	4619      	mov	r1, r3
 8001db6:	4b28      	ldr	r3, [pc, #160]	@ (8001e58 <display+0x160>)
 8001db8:	881b      	ldrh	r3, [r3, #0]
 8001dba:	b29b      	uxth	r3, r3
 8001dbc:	461a      	mov	r2, r3
 8001dbe:	4613      	mov	r3, r2
 8001dc0:	005b      	lsls	r3, r3, #1
 8001dc2:	4413      	add	r3, r2
 8001dc4:	005b      	lsls	r3, r3, #1
 8001dc6:	4299      	cmp	r1, r3
 8001dc8:	da0f      	bge.n	8001dea <display+0xf2>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET);
 8001dca:	2200      	movs	r2, #0
 8001dcc:	2120      	movs	r1, #32
 8001dce:	4821      	ldr	r0, [pc, #132]	@ (8001e54 <display+0x15c>)
 8001dd0:	f002 fe98 	bl	8004b04 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET);
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	2110      	movs	r1, #16
 8001dd8:	481e      	ldr	r0, [pc, #120]	@ (8001e54 <display+0x15c>)
 8001dda:	f002 fe93 	bl	8004b04 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);
 8001dde:	2201      	movs	r2, #1
 8001de0:	2108      	movs	r1, #8
 8001de2:	481c      	ldr	r0, [pc, #112]	@ (8001e54 <display+0x15c>)
 8001de4:	f002 fe8e 	bl	8004b04 <HAL_GPIO_WritePin>
		{
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET);
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET);
		}
	}
 8001de8:	e02b      	b.n	8001e42 <display+0x14a>
		} else if (present_net_mv == cell_charged_mv*6 || present_net_mv > (cell_charged_mv*6 - 120))
 8001dea:	4b17      	ldr	r3, [pc, #92]	@ (8001e48 <display+0x150>)
 8001dec:	881b      	ldrh	r3, [r3, #0]
 8001dee:	b29b      	uxth	r3, r3
 8001df0:	4619      	mov	r1, r3
 8001df2:	4b17      	ldr	r3, [pc, #92]	@ (8001e50 <display+0x158>)
 8001df4:	881b      	ldrh	r3, [r3, #0]
 8001df6:	b29b      	uxth	r3, r3
 8001df8:	461a      	mov	r2, r3
 8001dfa:	4613      	mov	r3, r2
 8001dfc:	005b      	lsls	r3, r3, #1
 8001dfe:	4413      	add	r3, r2
 8001e00:	005b      	lsls	r3, r3, #1
 8001e02:	4299      	cmp	r1, r3
 8001e04:	d00d      	beq.n	8001e22 <display+0x12a>
 8001e06:	4b12      	ldr	r3, [pc, #72]	@ (8001e50 <display+0x158>)
 8001e08:	881b      	ldrh	r3, [r3, #0]
 8001e0a:	b29b      	uxth	r3, r3
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	4613      	mov	r3, r2
 8001e10:	005b      	lsls	r3, r3, #1
 8001e12:	4413      	add	r3, r2
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	3b77      	subs	r3, #119	@ 0x77
 8001e18:	4a0b      	ldr	r2, [pc, #44]	@ (8001e48 <display+0x150>)
 8001e1a:	8812      	ldrh	r2, [r2, #0]
 8001e1c:	b292      	uxth	r2, r2
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	dc0f      	bgt.n	8001e42 <display+0x14a>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET);
 8001e22:	2200      	movs	r2, #0
 8001e24:	2120      	movs	r1, #32
 8001e26:	480b      	ldr	r0, [pc, #44]	@ (8001e54 <display+0x15c>)
 8001e28:	f002 fe6c 	bl	8004b04 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	2110      	movs	r1, #16
 8001e30:	4808      	ldr	r0, [pc, #32]	@ (8001e54 <display+0x15c>)
 8001e32:	f002 fe67 	bl	8004b04 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET);
 8001e36:	2200      	movs	r2, #0
 8001e38:	2108      	movs	r1, #8
 8001e3a:	4806      	ldr	r0, [pc, #24]	@ (8001e54 <display+0x15c>)
 8001e3c:	f002 fe62 	bl	8004b04 <HAL_GPIO_WritePin>
	}
 8001e40:	e7ff      	b.n	8001e42 <display+0x14a>
 8001e42:	bf00      	nop
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	20000384 	.word	0x20000384
 8001e4c:	2000035c 	.word	0x2000035c
 8001e50:	2000035e 	.word	0x2000035e
 8001e54:	48000400 	.word	0x48000400
 8001e58:	20000360 	.word	0x20000360

08001e5c <stop_display>:

void stop_display(void) {
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET);
 8001e60:	2200      	movs	r2, #0
 8001e62:	2120      	movs	r1, #32
 8001e64:	4807      	ldr	r0, [pc, #28]	@ (8001e84 <stop_display+0x28>)
 8001e66:	f002 fe4d 	bl	8004b04 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET);
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	2110      	movs	r1, #16
 8001e6e:	4805      	ldr	r0, [pc, #20]	@ (8001e84 <stop_display+0x28>)
 8001e70:	f002 fe48 	bl	8004b04 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET);
 8001e74:	2200      	movs	r2, #0
 8001e76:	2108      	movs	r1, #8
 8001e78:	4802      	ldr	r0, [pc, #8]	@ (8001e84 <stop_display+0x28>)
 8001e7a:	f002 fe43 	bl	8004b04 <HAL_GPIO_WritePin>
}
 8001e7e:	bf00      	nop
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	48000400 	.word	0x48000400

08001e88 <update_state>:

uint8_t update_state(void) {
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
	last_net_mv = read_from_flash(last_voltages_base_addr);
 8001e8e:	4b3e      	ldr	r3, [pc, #248]	@ (8001f88 <update_state+0x100>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4618      	mov	r0, r3
 8001e94:	f7ff fce6 	bl	8001864 <read_from_flash>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	461a      	mov	r2, r3
 8001e9c:	4b3b      	ldr	r3, [pc, #236]	@ (8001f8c <update_state+0x104>)
 8001e9e:	801a      	strh	r2, [r3, #0]
	cycle_count = read_float_from_flash(cycle_count_addr);
 8001ea0:	4b3b      	ldr	r3, [pc, #236]	@ (8001f90 <update_state+0x108>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f7ff fcc9 	bl	800183c <read_float_from_flash>
 8001eaa:	eef0 7a40 	vmov.f32	s15, s0
 8001eae:	4b39      	ldr	r3, [pc, #228]	@ (8001f94 <update_state+0x10c>)
 8001eb0:	edc3 7a00 	vstr	s15, [r3]
	get_voltage();
 8001eb4:	f7ff fd08 	bl	80018c8 <get_voltage>
	if (present_net_mv > last_net_mv + 15) { //charging
 8001eb8:	4b37      	ldr	r3, [pc, #220]	@ (8001f98 <update_state+0x110>)
 8001eba:	881b      	ldrh	r3, [r3, #0]
 8001ebc:	b29b      	uxth	r3, r3
 8001ebe:	461a      	mov	r2, r3
 8001ec0:	4b32      	ldr	r3, [pc, #200]	@ (8001f8c <update_state+0x104>)
 8001ec2:	881b      	ldrh	r3, [r3, #0]
 8001ec4:	b29b      	uxth	r3, r3
 8001ec6:	330f      	adds	r3, #15
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	dd03      	ble.n	8001ed4 <update_state+0x4c>
		charge_state = 2;
 8001ecc:	4b33      	ldr	r3, [pc, #204]	@ (8001f9c <update_state+0x114>)
 8001ece:	2202      	movs	r2, #2
 8001ed0:	701a      	strb	r2, [r3, #0]
 8001ed2:	e00f      	b.n	8001ef4 <update_state+0x6c>

	} else if (present_net_mv + 10< last_net_mv) { //discharging
 8001ed4:	4b30      	ldr	r3, [pc, #192]	@ (8001f98 <update_state+0x110>)
 8001ed6:	881b      	ldrh	r3, [r3, #0]
 8001ed8:	b29b      	uxth	r3, r3
 8001eda:	330a      	adds	r3, #10
 8001edc:	4a2b      	ldr	r2, [pc, #172]	@ (8001f8c <update_state+0x104>)
 8001ede:	8812      	ldrh	r2, [r2, #0]
 8001ee0:	b292      	uxth	r2, r2
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	da03      	bge.n	8001eee <update_state+0x66>
		charge_state = 1;
 8001ee6:	4b2d      	ldr	r3, [pc, #180]	@ (8001f9c <update_state+0x114>)
 8001ee8:	2201      	movs	r2, #1
 8001eea:	701a      	strb	r2, [r3, #0]
 8001eec:	e002      	b.n	8001ef4 <update_state+0x6c>

	} else { //Idle
		charge_state = 0;
 8001eee:	4b2b      	ldr	r3, [pc, #172]	@ (8001f9c <update_state+0x114>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	701a      	strb	r2, [r3, #0]

	}

	if(charge_state == 2)
 8001ef4:	4b29      	ldr	r3, [pc, #164]	@ (8001f9c <update_state+0x114>)
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	2b02      	cmp	r3, #2
 8001efc:	d13d      	bne.n	8001f7a <update_state+0xf2>
	{
		float difference = present_net_mv - last_net_mv;
 8001efe:	4b26      	ldr	r3, [pc, #152]	@ (8001f98 <update_state+0x110>)
 8001f00:	881b      	ldrh	r3, [r3, #0]
 8001f02:	b29b      	uxth	r3, r3
 8001f04:	461a      	mov	r2, r3
 8001f06:	4b21      	ldr	r3, [pc, #132]	@ (8001f8c <update_state+0x104>)
 8001f08:	881b      	ldrh	r3, [r3, #0]
 8001f0a:	b29b      	uxth	r3, r3
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	ee07 3a90 	vmov	s15, r3
 8001f12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f16:	edc7 7a01 	vstr	s15, [r7, #4]
		float range = 6*(cell_charged_mv - cell_discharged_mv);
 8001f1a:	4b21      	ldr	r3, [pc, #132]	@ (8001fa0 <update_state+0x118>)
 8001f1c:	881b      	ldrh	r3, [r3, #0]
 8001f1e:	b29b      	uxth	r3, r3
 8001f20:	461a      	mov	r2, r3
 8001f22:	4b20      	ldr	r3, [pc, #128]	@ (8001fa4 <update_state+0x11c>)
 8001f24:	881b      	ldrh	r3, [r3, #0]
 8001f26:	b29b      	uxth	r3, r3
 8001f28:	1ad2      	subs	r2, r2, r3
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	005b      	lsls	r3, r3, #1
 8001f2e:	4413      	add	r3, r2
 8001f30:	005b      	lsls	r3, r3, #1
 8001f32:	ee07 3a90 	vmov	s15, r3
 8001f36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f3a:	edc7 7a00 	vstr	s15, [r7]
		increment = difference/range;
 8001f3e:	edd7 6a01 	vldr	s13, [r7, #4]
 8001f42:	ed97 7a00 	vldr	s14, [r7]
 8001f46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f4a:	4b17      	ldr	r3, [pc, #92]	@ (8001fa8 <update_state+0x120>)
 8001f4c:	edc3 7a00 	vstr	s15, [r3]
		cycle_count = cycle_count + increment;
 8001f50:	4b10      	ldr	r3, [pc, #64]	@ (8001f94 <update_state+0x10c>)
 8001f52:	ed93 7a00 	vldr	s14, [r3]
 8001f56:	4b14      	ldr	r3, [pc, #80]	@ (8001fa8 <update_state+0x120>)
 8001f58:	edd3 7a00 	vldr	s15, [r3]
 8001f5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f60:	4b0c      	ldr	r3, [pc, #48]	@ (8001f94 <update_state+0x10c>)
 8001f62:	edc3 7a00 	vstr	s15, [r3]
		write_float_to_flash(cycle_count_addr,cycle_count);
 8001f66:	4b0a      	ldr	r3, [pc, #40]	@ (8001f90 <update_state+0x108>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a0a      	ldr	r2, [pc, #40]	@ (8001f94 <update_state+0x10c>)
 8001f6c:	edd2 7a00 	vldr	s15, [r2]
 8001f70:	eeb0 0a67 	vmov.f32	s0, s15
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7ff fbdd 	bl	8001734 <write_float_to_flash>
	}
	return charge_state;
 8001f7a:	4b08      	ldr	r3, [pc, #32]	@ (8001f9c <update_state+0x114>)
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	b2db      	uxtb	r3, r3
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3708      	adds	r7, #8
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	20000008 	.word	0x20000008
 8001f8c:	20000386 	.word	0x20000386
 8001f90:	20000028 	.word	0x20000028
 8001f94:	20000380 	.word	0x20000380
 8001f98:	20000384 	.word	0x20000384
 8001f9c:	2000037c 	.word	0x2000037c
 8001fa0:	2000035e 	.word	0x2000035e
 8001fa4:	20000360 	.word	0x20000360
 8001fa8:	200003a8 	.word	0x200003a8

08001fac <prepare_data>:

void prepare_data() {
 8001fac:	b480      	push	{r7}
 8001fae:	b083      	sub	sp, #12
 8001fb0:	af00      	add	r7, sp, #0
    uint16_t value = 0;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	80fb      	strh	r3, [r7, #6]
    switch (current_command) {
 8001fb6:	4b55      	ldr	r3, [pc, #340]	@ (800210c <prepare_data+0x160>)
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	3b09      	subs	r3, #9
 8001fbc:	2b36      	cmp	r3, #54	@ 0x36
 8001fbe:	f200 8095 	bhi.w	80020ec <prepare_data+0x140>
 8001fc2:	a201      	add	r2, pc, #4	@ (adr r2, 8001fc8 <prepare_data+0x1c>)
 8001fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fc8:	080020a5 	.word	0x080020a5
 8001fcc:	080020ed 	.word	0x080020ed
 8001fd0:	080020ed 	.word	0x080020ed
 8001fd4:	080020ed 	.word	0x080020ed
 8001fd8:	080020ed 	.word	0x080020ed
 8001fdc:	080020ed 	.word	0x080020ed
 8001fe0:	080020ed 	.word	0x080020ed
 8001fe4:	080020b5 	.word	0x080020b5
 8001fe8:	080020ed 	.word	0x080020ed
 8001fec:	080020ed 	.word	0x080020ed
 8001ff0:	080020ed 	.word	0x080020ed
 8001ff4:	080020ed 	.word	0x080020ed
 8001ff8:	080020ed 	.word	0x080020ed
 8001ffc:	080020ed 	.word	0x080020ed
 8002000:	080020ed 	.word	0x080020ed
 8002004:	080020ed 	.word	0x080020ed
 8002008:	080020ed 	.word	0x080020ed
 800200c:	080020ed 	.word	0x080020ed
 8002010:	080020ed 	.word	0x080020ed
 8002014:	080020ad 	.word	0x080020ad
 8002018:	080020ed 	.word	0x080020ed
 800201c:	080020ed 	.word	0x080020ed
 8002020:	080020ed 	.word	0x080020ed
 8002024:	080020ed 	.word	0x080020ed
 8002028:	080020ed 	.word	0x080020ed
 800202c:	080020ed 	.word	0x080020ed
 8002030:	080020ed 	.word	0x080020ed
 8002034:	080020ed 	.word	0x080020ed
 8002038:	080020ed 	.word	0x080020ed
 800203c:	080020ed 	.word	0x080020ed
 8002040:	080020ed 	.word	0x080020ed
 8002044:	080020ed 	.word	0x080020ed
 8002048:	080020ed 	.word	0x080020ed
 800204c:	080020ed 	.word	0x080020ed
 8002050:	080020ed 	.word	0x080020ed
 8002054:	080020ed 	.word	0x080020ed
 8002058:	080020ed 	.word	0x080020ed
 800205c:	080020ed 	.word	0x080020ed
 8002060:	080020ed 	.word	0x080020ed
 8002064:	080020ed 	.word	0x080020ed
 8002068:	080020ed 	.word	0x080020ed
 800206c:	080020ed 	.word	0x080020ed
 8002070:	080020ed 	.word	0x080020ed
 8002074:	080020ed 	.word	0x080020ed
 8002078:	080020ed 	.word	0x080020ed
 800207c:	080020ed 	.word	0x080020ed
 8002080:	080020ed 	.word	0x080020ed
 8002084:	080020ed 	.word	0x080020ed
 8002088:	080020ed 	.word	0x080020ed
 800208c:	080020e5 	.word	0x080020e5
 8002090:	080020dd 	.word	0x080020dd
 8002094:	080020d5 	.word	0x080020d5
 8002098:	080020cd 	.word	0x080020cd
 800209c:	080020c5 	.word	0x080020c5
 80020a0:	080020bd 	.word	0x080020bd
    		case 0x09:  // Total Voltage (sum of cells)
              value = present_net_mv;
 80020a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002110 <prepare_data+0x164>)
 80020a6:	881b      	ldrh	r3, [r3, #0]
 80020a8:	80fb      	strh	r3, [r7, #6]
              break;
 80020aa:	e01f      	b.n	80020ec <prepare_data+0x140>
            case 0x1C:
              value = uid_word0;
 80020ac:	4b19      	ldr	r3, [pc, #100]	@ (8002114 <prepare_data+0x168>)
 80020ae:	881b      	ldrh	r3, [r3, #0]
 80020b0:	80fb      	strh	r3, [r7, #6]
              break;
 80020b2:	e01b      	b.n	80020ec <prepare_data+0x140>
            case 0x10:
            	value = capacity;
 80020b4:	4b18      	ldr	r3, [pc, #96]	@ (8002118 <prepare_data+0x16c>)
 80020b6:	881b      	ldrh	r3, [r3, #0]
 80020b8:	80fb      	strh	r3, [r7, #6]
              break;
 80020ba:	e017      	b.n	80020ec <prepare_data+0x140>
        case 0x3F: value = cell_mv[0]; break;  // Cell 1
 80020bc:	4b17      	ldr	r3, [pc, #92]	@ (800211c <prepare_data+0x170>)
 80020be:	881b      	ldrh	r3, [r3, #0]
 80020c0:	80fb      	strh	r3, [r7, #6]
 80020c2:	e013      	b.n	80020ec <prepare_data+0x140>
        case 0x3E: value = cell_mv[1]; break;  // Cell 2
 80020c4:	4b15      	ldr	r3, [pc, #84]	@ (800211c <prepare_data+0x170>)
 80020c6:	885b      	ldrh	r3, [r3, #2]
 80020c8:	80fb      	strh	r3, [r7, #6]
 80020ca:	e00f      	b.n	80020ec <prepare_data+0x140>
        case 0x3D: value = cell_mv[2]; break;  // Cell 3
 80020cc:	4b13      	ldr	r3, [pc, #76]	@ (800211c <prepare_data+0x170>)
 80020ce:	889b      	ldrh	r3, [r3, #4]
 80020d0:	80fb      	strh	r3, [r7, #6]
 80020d2:	e00b      	b.n	80020ec <prepare_data+0x140>
        case 0x3C: value = cell_mv[3]; break;  // Cell 4
 80020d4:	4b11      	ldr	r3, [pc, #68]	@ (800211c <prepare_data+0x170>)
 80020d6:	88db      	ldrh	r3, [r3, #6]
 80020d8:	80fb      	strh	r3, [r7, #6]
 80020da:	e007      	b.n	80020ec <prepare_data+0x140>
        case 0x3B: value = cell_mv[4]; break;  // Cell 5
 80020dc:	4b0f      	ldr	r3, [pc, #60]	@ (800211c <prepare_data+0x170>)
 80020de:	891b      	ldrh	r3, [r3, #8]
 80020e0:	80fb      	strh	r3, [r7, #6]
 80020e2:	e003      	b.n	80020ec <prepare_data+0x140>
        case 0x3A: value = cell_mv[5]; break;  // Cell 6
 80020e4:	4b0d      	ldr	r3, [pc, #52]	@ (800211c <prepare_data+0x170>)
 80020e6:	895b      	ldrh	r3, [r3, #10]
 80020e8:	80fb      	strh	r3, [r7, #6]
 80020ea:	bf00      	nop

    }
    tx_buffer[0] = value & 0xFF;  // Low byte
 80020ec:	88fb      	ldrh	r3, [r7, #6]
 80020ee:	b2da      	uxtb	r2, r3
 80020f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002120 <prepare_data+0x174>)
 80020f2:	701a      	strb	r2, [r3, #0]
    tx_buffer[1] = (value >> 8) & 0xFF;  // High byte
 80020f4:	88fb      	ldrh	r3, [r7, #6]
 80020f6:	0a1b      	lsrs	r3, r3, #8
 80020f8:	b29b      	uxth	r3, r3
 80020fa:	b2da      	uxtb	r2, r3
 80020fc:	4b08      	ldr	r3, [pc, #32]	@ (8002120 <prepare_data+0x174>)
 80020fe:	705a      	strb	r2, [r3, #1]
}
 8002100:	bf00      	nop
 8002102:	370c      	adds	r7, #12
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr
 800210c:	200003a2 	.word	0x200003a2
 8002110:	20000384 	.word	0x20000384
 8002114:	200003a4 	.word	0x200003a4
 8002118:	20000388 	.word	0x20000388
 800211c:	20000350 	.word	0x20000350
 8002120:	200003a0 	.word	0x200003a0

08002124 <HAL_I2C_AddrCallback>:


void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode) {
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
 800212c:	460b      	mov	r3, r1
 800212e:	70fb      	strb	r3, [r7, #3]
 8002130:	4613      	mov	r3, r2
 8002132:	803b      	strh	r3, [r7, #0]
    //UNUSED(AddrMatchCode);

    if (TransferDirection == I2C_DIRECTION_TRANSMIT) {
 8002134:	78fb      	ldrb	r3, [r7, #3]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d10a      	bne.n	8002150 <HAL_I2C_AddrCallback+0x2c>
        HAL_I2C_Slave_Sequential_Receive_IT(hi2c, &rx_byte, 1, I2C_FIRST_FRAME);
 800213a:	2300      	movs	r3, #0
 800213c:	2201      	movs	r2, #1
 800213e:	490b      	ldr	r1, [pc, #44]	@ (800216c <HAL_I2C_AddrCallback+0x48>)
 8002140:	6878      	ldr	r0, [r7, #4]
 8002142:	f002 fe9b 	bl	8004e7c <HAL_I2C_Slave_Seq_Receive_IT>
        current_command = rx_byte;
 8002146:	4b09      	ldr	r3, [pc, #36]	@ (800216c <HAL_I2C_AddrCallback+0x48>)
 8002148:	781a      	ldrb	r2, [r3, #0]
 800214a:	4b09      	ldr	r3, [pc, #36]	@ (8002170 <HAL_I2C_AddrCallback+0x4c>)
 800214c:	701a      	strb	r2, [r3, #0]
    } else {
        prepare_data();
        HAL_I2C_Slave_Sequential_Transmit_IT(hi2c, tx_buffer, 2, I2C_FIRST_AND_LAST_FRAME);
    }
}
 800214e:	e008      	b.n	8002162 <HAL_I2C_AddrCallback+0x3e>
        prepare_data();
 8002150:	f7ff ff2c 	bl	8001fac <prepare_data>
        HAL_I2C_Slave_Sequential_Transmit_IT(hi2c, tx_buffer, 2, I2C_FIRST_AND_LAST_FRAME);
 8002154:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002158:	2202      	movs	r2, #2
 800215a:	4906      	ldr	r1, [pc, #24]	@ (8002174 <HAL_I2C_AddrCallback+0x50>)
 800215c:	6878      	ldr	r0, [r7, #4]
 800215e:	f002 fddb 	bl	8004d18 <HAL_I2C_Slave_Seq_Transmit_IT>
}
 8002162:	bf00      	nop
 8002164:	3708      	adds	r7, #8
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	2000039c 	.word	0x2000039c
 8002170:	200003a2 	.word	0x200003a2
 8002174:	200003a0 	.word	0x200003a0

08002178 <HAL_I2C_SlaveRxCpltCallback>:

// I2C Slave Receive Complete
void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
    current_command = rx_byte;
 8002180:	4b06      	ldr	r3, [pc, #24]	@ (800219c <HAL_I2C_SlaveRxCpltCallback+0x24>)
 8002182:	781a      	ldrb	r2, [r3, #0]
 8002184:	4b06      	ldr	r3, [pc, #24]	@ (80021a0 <HAL_I2C_SlaveRxCpltCallback+0x28>)
 8002186:	701a      	strb	r2, [r3, #0]
    count = 0;
 8002188:	4b06      	ldr	r3, [pc, #24]	@ (80021a4 <HAL_I2C_SlaveRxCpltCallback+0x2c>)
 800218a:	2200      	movs	r2, #0
 800218c:	601a      	str	r2, [r3, #0]
    HAL_I2C_EnableListen_IT(hi2c);
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	f002 ff26 	bl	8004fe0 <HAL_I2C_EnableListen_IT>
}
 8002194:	bf00      	nop
 8002196:	3708      	adds	r7, #8
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}
 800219c:	2000039c 	.word	0x2000039c
 80021a0:	200003a2 	.word	0x200003a2
 80021a4:	20000348 	.word	0x20000348

080021a8 <HAL_I2C_SlaveTxCpltCallback>:

// I2C Slave Transmit Complete
void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
    HAL_I2C_EnableListen_IT(hi2c);
 80021b0:	6878      	ldr	r0, [r7, #4]
 80021b2:	f002 ff15 	bl	8004fe0 <HAL_I2C_EnableListen_IT>
}
 80021b6:	bf00      	nop
 80021b8:	3708      	adds	r7, #8
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}

080021be <HAL_I2C_ErrorCallback>:

// I2C Error Callback
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 80021be:	b580      	push	{r7, lr}
 80021c0:	b082      	sub	sp, #8
 80021c2:	af00      	add	r7, sp, #0
 80021c4:	6078      	str	r0, [r7, #4]
    HAL_I2C_EnableListen_IT(hi2c);
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f002 ff0a 	bl	8004fe0 <HAL_I2C_EnableListen_IT>
}
 80021cc:	bf00      	nop
 80021ce:	3708      	adds	r7, #8
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}

080021d4 <HAL_I2C_ListenCpltCallback>:

void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
	HAL_I2C_EnableListen_IT(hi2c);
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f002 feff 	bl	8004fe0 <HAL_I2C_EnableListen_IT>
}
 80021e2:	bf00      	nop
 80021e4:	3708      	adds	r7, #8
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
	...

080021ec <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021fc:	d123      	bne.n	8002246 <HAL_TIM_PeriodElapsedCallback+0x5a>

		if (connection_status == 1) {
 80021fe:	4b14      	ldr	r3, [pc, #80]	@ (8002250 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	b2db      	uxtb	r3, r3
 8002204:	2b01      	cmp	r3, #1
 8002206:	d10a      	bne.n	800221e <HAL_TIM_PeriodElapsedCallback+0x32>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, SET);
 8002208:	2201      	movs	r2, #1
 800220a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800220e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002212:	f002 fc77 	bl	8004b04 <HAL_GPIO_WritePin>
			count = 0;
 8002216:	4b0f      	ldr	r3, [pc, #60]	@ (8002254 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8002218:	2200      	movs	r2, #0
 800221a:	601a      	str	r2, [r3, #0]
 800221c:	e00a      	b.n	8002234 <HAL_TIM_PeriodElapsedCallback+0x48>
		} else {
			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_15);
 800221e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002222:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002226:	f002 fc85 	bl	8004b34 <HAL_GPIO_TogglePin>
			count++;
 800222a:	4b0a      	ldr	r3, [pc, #40]	@ (8002254 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	3301      	adds	r3, #1
 8002230:	4a08      	ldr	r2, [pc, #32]	@ (8002254 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8002232:	6013      	str	r3, [r2, #0]
		}
		if (count >= 10) {
 8002234:	4b07      	ldr	r3, [pc, #28]	@ (8002254 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	2b09      	cmp	r3, #9
 800223a:	d904      	bls.n	8002246 <HAL_TIM_PeriodElapsedCallback+0x5a>
			stop_display();
 800223c:	f7ff fe0e 	bl	8001e5c <stop_display>
			sleep_flag = 1;
 8002240:	4b05      	ldr	r3, [pc, #20]	@ (8002258 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8002242:	2201      	movs	r2, #1
 8002244:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8002246:	bf00      	nop
 8002248:	3708      	adds	r7, #8
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	200004cc 	.word	0x200004cc
 8002254:	20000348 	.word	0x20000348
 8002258:	2000034c 	.word	0x2000034c

0800225c <Flash_WriteString>:


void Flash_WriteString(uint32_t address, const char* str) {
 800225c:	b5b0      	push	{r4, r5, r7, lr}
 800225e:	b08a      	sub	sp, #40	@ 0x28
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	6039      	str	r1, [r7, #0]
    uint64_t data;
    uint32_t i;

    if (strlen(str) > MAX_STRING_LEN) return;
 8002266:	6838      	ldr	r0, [r7, #0]
 8002268:	f7fd ff8a 	bl	8000180 <strlen>
 800226c:	4603      	mov	r3, r0
 800226e:	2b20      	cmp	r3, #32
 8002270:	d84d      	bhi.n	800230e <Flash_WriteString+0xb2>

    /* Erase flash page */
    FLASH_EraseInitTypeDef eraseInit = {FLASH_TYPEERASE_PAGES, (address - FLASH_BASE) / 0x1000, 1};
 8002272:	2302      	movs	r3, #2
 8002274:	60fb      	str	r3, [r7, #12]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 800227c:	0b1b      	lsrs	r3, r3, #12
 800227e:	613b      	str	r3, [r7, #16]
 8002280:	2301      	movs	r3, #1
 8002282:	617b      	str	r3, [r7, #20]
    uint32_t pageError;
    HAL_FLASH_Unlock();
 8002284:	f002 f93a 	bl	80044fc <HAL_FLASH_Unlock>
    HAL_FLASHEx_Erase(&eraseInit, &pageError);
 8002288:	f107 0208 	add.w	r2, r7, #8
 800228c:	f107 030c 	add.w	r3, r7, #12
 8002290:	4611      	mov	r1, r2
 8002292:	4618      	mov	r0, r3
 8002294:	f002 fa02 	bl	800469c <HAL_FLASHEx_Erase>

    /* Write string */
    for (i = 0; i < strlen(str) + 1; i += 8) {
 8002298:	2300      	movs	r3, #0
 800229a:	627b      	str	r3, [r7, #36]	@ 0x24
 800229c:	e02c      	b.n	80022f8 <Flash_WriteString+0x9c>
        memset(&data, 0xFF, sizeof(data));
 800229e:	f04f 32ff 	mov.w	r2, #4294967295
 80022a2:	f04f 33ff 	mov.w	r3, #4294967295
 80022a6:	e9c7 2306 	strd	r2, r3, [r7, #24]
        memcpy(&data, &str[i], (i + 8 <= strlen(str) + 1) ? 8 : strlen(str) + 1 - i);
 80022aa:	683a      	ldr	r2, [r7, #0]
 80022ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ae:	18d5      	adds	r5, r2, r3
 80022b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022b2:	f103 0408 	add.w	r4, r3, #8
 80022b6:	6838      	ldr	r0, [r7, #0]
 80022b8:	f7fd ff62 	bl	8000180 <strlen>
 80022bc:	4603      	mov	r3, r0
 80022be:	3301      	adds	r3, #1
 80022c0:	429c      	cmp	r4, r3
 80022c2:	d907      	bls.n	80022d4 <Flash_WriteString+0x78>
 80022c4:	6838      	ldr	r0, [r7, #0]
 80022c6:	f7fd ff5b 	bl	8000180 <strlen>
 80022ca:	4602      	mov	r2, r0
 80022cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ce:	1ad3      	subs	r3, r2, r3
 80022d0:	3301      	adds	r3, #1
 80022d2:	e000      	b.n	80022d6 <Flash_WriteString+0x7a>
 80022d4:	2308      	movs	r3, #8
 80022d6:	f107 0018 	add.w	r0, r7, #24
 80022da:	461a      	mov	r2, r3
 80022dc:	4629      	mov	r1, r5
 80022de:	f00b f87b 	bl	800d3d8 <memcpy>
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, address + i, data);
 80022e2:	687a      	ldr	r2, [r7, #4]
 80022e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022e6:	18d1      	adds	r1, r2, r3
 80022e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80022ec:	2001      	movs	r0, #1
 80022ee:	f002 f8c1 	bl	8004474 <HAL_FLASH_Program>
    for (i = 0; i < strlen(str) + 1; i += 8) {
 80022f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022f4:	3308      	adds	r3, #8
 80022f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80022f8:	6838      	ldr	r0, [r7, #0]
 80022fa:	f7fd ff41 	bl	8000180 <strlen>
 80022fe:	4603      	mov	r3, r0
 8002300:	3301      	adds	r3, #1
 8002302:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002304:	429a      	cmp	r2, r3
 8002306:	d3ca      	bcc.n	800229e <Flash_WriteString+0x42>
    }
    HAL_FLASH_Lock();
 8002308:	f002 f91a 	bl	8004540 <HAL_FLASH_Lock>
 800230c:	e000      	b.n	8002310 <Flash_WriteString+0xb4>
    if (strlen(str) > MAX_STRING_LEN) return;
 800230e:	bf00      	nop
}
 8002310:	3728      	adds	r7, #40	@ 0x28
 8002312:	46bd      	mov	sp, r7
 8002314:	bdb0      	pop	{r4, r5, r7, pc}

08002316 <Flash_ReadString>:

/* Read string from flash at specified address */
void Flash_ReadString(uint32_t address, char* buffer) {
 8002316:	b480      	push	{r7}
 8002318:	b085      	sub	sp, #20
 800231a:	af00      	add	r7, sp, #0
 800231c:	6078      	str	r0, [r7, #4]
 800231e:	6039      	str	r1, [r7, #0]
    uint32_t i;
    for (i = 0; i < MAX_STRING_LEN - 1; i++) {
 8002320:	2300      	movs	r3, #0
 8002322:	60fb      	str	r3, [r7, #12]
 8002324:	e012      	b.n	800234c <Flash_ReadString+0x36>
        buffer[i] = *(volatile uint8_t*)(address + i);
 8002326:	687a      	ldr	r2, [r7, #4]
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	4413      	add	r3, r2
 800232c:	4619      	mov	r1, r3
 800232e:	683a      	ldr	r2, [r7, #0]
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	4413      	add	r3, r2
 8002334:	780a      	ldrb	r2, [r1, #0]
 8002336:	b2d2      	uxtb	r2, r2
 8002338:	701a      	strb	r2, [r3, #0]
        if (buffer[i] == '\0') break;
 800233a:	683a      	ldr	r2, [r7, #0]
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	4413      	add	r3, r2
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d006      	beq.n	8002354 <Flash_ReadString+0x3e>
    for (i = 0; i < MAX_STRING_LEN - 1; i++) {
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	3301      	adds	r3, #1
 800234a:	60fb      	str	r3, [r7, #12]
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2b1e      	cmp	r3, #30
 8002350:	d9e9      	bls.n	8002326 <Flash_ReadString+0x10>
 8002352:	e000      	b.n	8002356 <Flash_ReadString+0x40>
        if (buffer[i] == '\0') break;
 8002354:	bf00      	nop
    }
    buffer[i] = '\0';
 8002356:	683a      	ldr	r2, [r7, #0]
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	4413      	add	r3, r2
 800235c:	2200      	movs	r2, #0
 800235e:	701a      	strb	r2, [r3, #0]
}
 8002360:	bf00      	nop
 8002362:	3714      	adds	r7, #20
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr

0800236c <HAL_GPIO_EXTI_Callback>:



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	4603      	mov	r3, r0
 8002374:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_6) {
 8002376:	88fb      	ldrh	r3, [r7, #6]
 8002378:	2b40      	cmp	r3, #64	@ 0x40
 800237a:	d105      	bne.n	8002388 <HAL_GPIO_EXTI_Callback+0x1c>
		HAL_ResumeTick();       // Resume SysTick interrupt
 800237c:	f000 fbea 	bl	8002b54 <HAL_ResumeTick>
		SystemClock_Config();
 8002380:	f7fe fe72 	bl	8001068 <SystemClock_Config>
		Software_Reset();
 8002384:	f7ff fa94 	bl	80018b0 <Software_Reset>
	}
}
 8002388:	bf00      	nop
 800238a:	3708      	adds	r7, #8
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}

08002390 <RTC_Wakeup_After>:




void RTC_Wakeup_After(uint32_t min)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b096      	sub	sp, #88	@ 0x58
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
    RTC_AlarmTypeDef sAlarm = {0};
 8002398:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800239c:	2228      	movs	r2, #40	@ 0x28
 800239e:	2100      	movs	r1, #0
 80023a0:	4618      	mov	r0, r3
 80023a2:	f00a ffec 	bl	800d37e <memset>
    RTC_TimeTypeDef sTime = {0};
 80023a6:	f107 0310 	add.w	r3, r7, #16
 80023aa:	2200      	movs	r2, #0
 80023ac:	601a      	str	r2, [r3, #0]
 80023ae:	605a      	str	r2, [r3, #4]
 80023b0:	609a      	str	r2, [r3, #8]
 80023b2:	60da      	str	r2, [r3, #12]
 80023b4:	611a      	str	r2, [r3, #16]
    RTC_DateTypeDef sDate = {0};
 80023b6:	2300      	movs	r3, #0
 80023b8:	60fb      	str	r3, [r7, #12]

    // Get current time and date
    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80023ba:	f107 0310 	add.w	r3, r7, #16
 80023be:	2200      	movs	r2, #0
 80023c0:	4619      	mov	r1, r3
 80023c2:	482f      	ldr	r0, [pc, #188]	@ (8002480 <RTC_Wakeup_After+0xf0>)
 80023c4:	f006 f95d 	bl	8008682 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80023c8:	f107 030c 	add.w	r3, r7, #12
 80023cc:	2200      	movs	r2, #0
 80023ce:	4619      	mov	r1, r3
 80023d0:	482b      	ldr	r0, [pc, #172]	@ (8002480 <RTC_Wakeup_After+0xf0>)
 80023d2:	f006 fa3d 	bl	8008850 <HAL_RTC_GetDate>

    // Calculate new seconds and minutes with overflow handling
    uint32_t total_seconds = sTime.Seconds;
 80023d6:	7cbb      	ldrb	r3, [r7, #18]
 80023d8:	657b      	str	r3, [r7, #84]	@ 0x54
    sAlarm.AlarmTime.Seconds = total_seconds % 60;
 80023da:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80023dc:	4b29      	ldr	r3, [pc, #164]	@ (8002484 <RTC_Wakeup_After+0xf4>)
 80023de:	fba3 2301 	umull	r2, r3, r3, r1
 80023e2:	095a      	lsrs	r2, r3, #5
 80023e4:	4613      	mov	r3, r2
 80023e6:	011b      	lsls	r3, r3, #4
 80023e8:	1a9b      	subs	r3, r3, r2
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	1aca      	subs	r2, r1, r3
 80023ee:	b2d3      	uxtb	r3, r2
 80023f0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    uint32_t total_minutes = sTime.Minutes + min;
 80023f4:	7c7b      	ldrb	r3, [r7, #17]
 80023f6:	461a      	mov	r2, r3
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	4413      	add	r3, r2
 80023fc:	653b      	str	r3, [r7, #80]	@ 0x50
    sAlarm.AlarmTime.Minutes = total_minutes % 60;
 80023fe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8002400:	4b20      	ldr	r3, [pc, #128]	@ (8002484 <RTC_Wakeup_After+0xf4>)
 8002402:	fba3 2301 	umull	r2, r3, r3, r1
 8002406:	095a      	lsrs	r2, r3, #5
 8002408:	4613      	mov	r3, r2
 800240a:	011b      	lsls	r3, r3, #4
 800240c:	1a9b      	subs	r3, r3, r2
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	1aca      	subs	r2, r1, r3
 8002412:	b2d3      	uxtb	r3, r2
 8002414:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    uint32_t total_hours = sTime.Hours + (total_minutes / 60);
 8002418:	7c3b      	ldrb	r3, [r7, #16]
 800241a:	4619      	mov	r1, r3
 800241c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800241e:	4a19      	ldr	r2, [pc, #100]	@ (8002484 <RTC_Wakeup_After+0xf4>)
 8002420:	fba2 2303 	umull	r2, r3, r2, r3
 8002424:	095b      	lsrs	r3, r3, #5
 8002426:	440b      	add	r3, r1
 8002428:	64fb      	str	r3, [r7, #76]	@ 0x4c
    sAlarm.AlarmTime.Hours = total_hours % 24;
 800242a:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800242c:	4b16      	ldr	r3, [pc, #88]	@ (8002488 <RTC_Wakeup_After+0xf8>)
 800242e:	fba3 2301 	umull	r2, r3, r3, r1
 8002432:	091a      	lsrs	r2, r3, #4
 8002434:	4613      	mov	r3, r2
 8002436:	005b      	lsls	r3, r3, #1
 8002438:	4413      	add	r3, r2
 800243a:	00db      	lsls	r3, r3, #3
 800243c:	1aca      	subs	r2, r1, r3
 800243e:	b2d3      	uxtb	r3, r2
 8002440:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    sAlarm.AlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8002444:	2300      	movs	r3, #0
 8002446:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800244a:	2300      	movs	r3, #0
 800244c:	633b      	str	r3, [r7, #48]	@ 0x30
    sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800244e:	2300      	movs	r3, #0
 8002450:	637b      	str	r3, [r7, #52]	@ 0x34
    sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 8002452:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002456:	63bb      	str	r3, [r7, #56]	@ 0x38
    sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002458:	2300      	movs	r3, #0
 800245a:	643b      	str	r3, [r7, #64]	@ 0x40
    sAlarm.AlarmDateWeekDay = sDate.Date;
 800245c:	7bbb      	ldrb	r3, [r7, #14]
 800245e:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
    sAlarm.Alarm = RTC_ALARM_A;
 8002462:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002466:	64bb      	str	r3, [r7, #72]	@ 0x48

    // Set the alarm with interrupt
    HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN);
 8002468:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800246c:	2200      	movs	r2, #0
 800246e:	4619      	mov	r1, r3
 8002470:	4803      	ldr	r0, [pc, #12]	@ (8002480 <RTC_Wakeup_After+0xf0>)
 8002472:	f006 fa3d 	bl	80088f0 <HAL_RTC_SetAlarm_IT>

    // Enter Stop Mode and wait for wakeup
}
 8002476:	bf00      	nop
 8002478:	3758      	adds	r7, #88	@ 0x58
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	200002d8 	.word	0x200002d8
 8002484:	88888889 	.word	0x88888889
 8002488:	aaaaaaab 	.word	0xaaaaaaab

0800248c <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
   Software_Reset();// Wakeup event handler
 8002494:	f7ff fa0c 	bl	80018b0 <Software_Reset>
}
 8002498:	bf00      	nop
 800249a:	3708      	adds	r7, #8
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}

080024a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80024a4:	b672      	cpsid	i
}
 80024a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80024a8:	bf00      	nop
 80024aa:	e7fd      	b.n	80024a8 <Error_Handler+0x8>

080024ac <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 80024ac:	b480      	push	{r7}
 80024ae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80024b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024b8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80024bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80024c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80024c4:	bf00      	nop
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr

080024ce <LL_RCC_DisableRTC>:
  * @brief  Disable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_DisableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_DisableRTC(void)
{
 80024ce:	b480      	push	{r7}
 80024d0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80024d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024da:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80024de:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80024e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80024e6:	bf00      	nop
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr

080024f0 <LL_AHB2_GRP1_EnableClock>:
{
 80024f0:	b480      	push	{r7}
 80024f2:	b085      	sub	sp, #20
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80024f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024fc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80024fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4313      	orrs	r3, r2
 8002506:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002508:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800250c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4013      	ands	r3, r2
 8002512:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002514:	68fb      	ldr	r3, [r7, #12]
}
 8002516:	bf00      	nop
 8002518:	3714      	adds	r7, #20
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr

08002522 <LL_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8002522:	b480      	push	{r7}
 8002524:	b085      	sub	sp, #20
 8002526:	af00      	add	r7, sp, #0
 8002528:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 800252a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800252e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002530:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	4313      	orrs	r3, r2
 8002538:	650b      	str	r3, [r1, #80]	@ 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800253a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800253e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	4013      	ands	r3, r2
 8002544:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002546:	68fb      	ldr	r3, [r7, #12]
}
 8002548:	bf00      	nop
 800254a:	3714      	adds	r7, #20
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr

08002554 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002554:	b480      	push	{r7}
 8002556:	b085      	sub	sp, #20
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800255c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002560:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002562:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	4313      	orrs	r3, r2
 800256a:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800256c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002570:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	4013      	ands	r3, r2
 8002576:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002578:	68fb      	ldr	r3, [r7, #12]
}
 800257a:	bf00      	nop
 800257c:	3714      	adds	r7, #20
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr

08002586 <LL_APB1_GRP1_DisableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
 8002586:	b480      	push	{r7}
 8002588:	b083      	sub	sp, #12
 800258a:	af00      	add	r7, sp, #0
 800258c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 800258e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002592:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	43db      	mvns	r3, r3
 8002598:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800259c:	4013      	ands	r3, r2
 800259e:	658b      	str	r3, [r1, #88]	@ 0x58
}
 80025a0:	bf00      	nop
 80025a2:	370c      	adds	r7, #12
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr

080025ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 80025b0:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80025b4:	f7ff ffb5 	bl	8002522 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 80025b8:	2200      	movs	r2, #0
 80025ba:	2100      	movs	r1, #0
 80025bc:	202e      	movs	r0, #46	@ 0x2e
 80025be:	f001 fe8e 	bl	80042de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 80025c2:	202e      	movs	r0, #46	@ 0x2e
 80025c4:	f001 fea5 	bl	8004312 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025c8:	bf00      	nop
 80025ca:	bd80      	pop	{r7, pc}

080025cc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b09c      	sub	sp, #112	@ 0x70
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80025d8:	2200      	movs	r2, #0
 80025da:	601a      	str	r2, [r3, #0]
 80025dc:	605a      	str	r2, [r3, #4]
 80025de:	609a      	str	r2, [r3, #8]
 80025e0:	60da      	str	r2, [r3, #12]
 80025e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80025e4:	f107 030c 	add.w	r3, r7, #12
 80025e8:	2250      	movs	r2, #80	@ 0x50
 80025ea:	2100      	movs	r1, #0
 80025ec:	4618      	mov	r0, r3
 80025ee:	f00a fec6 	bl	800d37e <memset>
  if(hadc->Instance==ADC1)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a1c      	ldr	r2, [pc, #112]	@ (8002668 <HAL_ADC_MspInit+0x9c>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d131      	bne.n	8002660 <HAL_ADC_MspInit+0x94>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80025fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002600:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 6;
 8002602:	2306      	movs	r3, #6
 8002604:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8002606:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800260a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 800260c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002610:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8002612:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002616:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADCCLK;
 8002618:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800261c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800261e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002622:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002624:	f107 030c 	add.w	r3, r7, #12
 8002628:	4618      	mov	r0, r3
 800262a:	f005 fc10 	bl	8007e4e <HAL_RCCEx_PeriphCLKConfig>
 800262e:	4603      	mov	r3, r0
 8002630:	2b00      	cmp	r3, #0
 8002632:	d001      	beq.n	8002638 <HAL_ADC_MspInit+0x6c>
    {
      Error_Handler();
 8002634:	f7ff ff34 	bl	80024a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002638:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800263c:	f7ff ff58 	bl	80024f0 <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002640:	2001      	movs	r0, #1
 8002642:	f7ff ff55 	bl	80024f0 <LL_AHB2_GRP1_EnableClock>
    PA3     ------> ADC1_IN8
    PA4     ------> ADC1_IN9
    PA5     ------> ADC1_IN10
    PA6     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8002646:	237e      	movs	r3, #126	@ 0x7e
 8002648:	65fb      	str	r3, [r7, #92]	@ 0x5c
                          |GPIO_PIN_5|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800264a:	2303      	movs	r3, #3
 800264c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264e:	2300      	movs	r3, #0
 8002650:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002652:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002656:	4619      	mov	r1, r3
 8002658:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800265c:	f002 f8e2 	bl	8004824 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002660:	bf00      	nop
 8002662:	3770      	adds	r7, #112	@ 0x70
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}
 8002668:	50040000 	.word	0x50040000

0800266c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b09c      	sub	sp, #112	@ 0x70
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002674:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002678:	2200      	movs	r2, #0
 800267a:	601a      	str	r2, [r3, #0]
 800267c:	605a      	str	r2, [r3, #4]
 800267e:	609a      	str	r2, [r3, #8]
 8002680:	60da      	str	r2, [r3, #12]
 8002682:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002684:	f107 030c 	add.w	r3, r7, #12
 8002688:	2250      	movs	r2, #80	@ 0x50
 800268a:	2100      	movs	r1, #0
 800268c:	4618      	mov	r0, r3
 800268e:	f00a fe76 	bl	800d37e <memset>
  if(hi2c->Instance==I2C1)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a1f      	ldr	r2, [pc, #124]	@ (8002714 <HAL_I2C_MspInit+0xa8>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d136      	bne.n	800270a <HAL_I2C_MspInit+0x9e>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800269c:	2304      	movs	r3, #4
 800269e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80026a0:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80026a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80026a6:	f107 030c 	add.w	r3, r7, #12
 80026aa:	4618      	mov	r0, r3
 80026ac:	f005 fbcf 	bl	8007e4e <HAL_RCCEx_PeriphCLKConfig>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d001      	beq.n	80026ba <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80026b6:	f7ff fef3 	bl	80024a0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026ba:	2002      	movs	r0, #2
 80026bc:	f7ff ff18 	bl	80024f0 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80026c0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80026c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80026c6:	2312      	movs	r3, #18
 80026c8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ca:	2300      	movs	r3, #0
 80026cc:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026ce:	2300      	movs	r3, #0
 80026d0:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80026d2:	2304      	movs	r3, #4
 80026d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026d6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80026da:	4619      	mov	r1, r3
 80026dc:	480e      	ldr	r0, [pc, #56]	@ (8002718 <HAL_I2C_MspInit+0xac>)
 80026de:	f002 f8a1 	bl	8004824 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80026e2:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 80026e6:	f7ff ff35 	bl	8002554 <LL_APB1_GRP1_EnableClock>
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80026ea:	2200      	movs	r2, #0
 80026ec:	2100      	movs	r1, #0
 80026ee:	201e      	movs	r0, #30
 80026f0:	f001 fdf5 	bl	80042de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80026f4:	201e      	movs	r0, #30
 80026f6:	f001 fe0c 	bl	8004312 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80026fa:	2200      	movs	r2, #0
 80026fc:	2100      	movs	r1, #0
 80026fe:	201f      	movs	r0, #31
 8002700:	f001 fded 	bl	80042de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002704:	201f      	movs	r0, #31
 8002706:	f001 fe04 	bl	8004312 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800270a:	bf00      	nop
 800270c:	3770      	adds	r7, #112	@ 0x70
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	40005400 	.word	0x40005400
 8002718:	48000400 	.word	0x48000400

0800271c <HAL_IPCC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hipcc: IPCC handle pointer
  * @retval None
  */
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b082      	sub	sp, #8
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a0d      	ldr	r2, [pc, #52]	@ (8002760 <HAL_IPCC_MspInit+0x44>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d113      	bne.n	8002756 <HAL_IPCC_MspInit+0x3a>
  {
    /* USER CODE BEGIN IPCC_MspInit 0 */

    /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 800272e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8002732:	f7ff fef6 	bl	8002522 <LL_AHB3_GRP1_EnableClock>
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 8002736:	2200      	movs	r2, #0
 8002738:	2100      	movs	r1, #0
 800273a:	202c      	movs	r0, #44	@ 0x2c
 800273c:	f001 fdcf 	bl	80042de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8002740:	202c      	movs	r0, #44	@ 0x2c
 8002742:	f001 fde6 	bl	8004312 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 8002746:	2200      	movs	r2, #0
 8002748:	2100      	movs	r1, #0
 800274a:	202d      	movs	r0, #45	@ 0x2d
 800274c:	f001 fdc7 	bl	80042de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8002750:	202d      	movs	r0, #45	@ 0x2d
 8002752:	f001 fdde 	bl	8004312 <HAL_NVIC_EnableIRQ>

    /* USER CODE END IPCC_MspInit 1 */

  }

}
 8002756:	bf00      	nop
 8002758:	3708      	adds	r7, #8
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	58000c00 	.word	0x58000c00

08002764 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b096      	sub	sp, #88	@ 0x58
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800276c:	f107 0308 	add.w	r3, r7, #8
 8002770:	2250      	movs	r2, #80	@ 0x50
 8002772:	2100      	movs	r1, #0
 8002774:	4618      	mov	r0, r3
 8002776:	f00a fe02 	bl	800d37e <memset>
  if(hrtc->Instance==RTC)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a13      	ldr	r2, [pc, #76]	@ (80027cc <HAL_RTC_MspInit+0x68>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d11f      	bne.n	80027c4 <HAL_RTC_MspInit+0x60>

    /* USER CODE END RTC_MspInit 0 */

  /** Enable access to the backup domain
  */
    HAL_PWR_EnableBkUpAccess();
 8002784:	f004 f836 	bl	80067f4 <HAL_PWR_EnableBkUpAccess>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002788:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800278c:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800278e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002792:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002794:	f107 0308 	add.w	r3, r7, #8
 8002798:	4618      	mov	r0, r3
 800279a:	f005 fb58 	bl	8007e4e <HAL_RCCEx_PeriphCLKConfig>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d001      	beq.n	80027a8 <HAL_RTC_MspInit+0x44>
    {
      Error_Handler();
 80027a4:	f7ff fe7c 	bl	80024a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80027a8:	f7ff fe80 	bl	80024ac <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80027ac:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80027b0:	f7ff fed0 	bl	8002554 <LL_APB1_GRP1_EnableClock>
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80027b4:	2200      	movs	r2, #0
 80027b6:	2100      	movs	r1, #0
 80027b8:	2029      	movs	r0, #41	@ 0x29
 80027ba:	f001 fd90 	bl	80042de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80027be:	2029      	movs	r0, #41	@ 0x29
 80027c0:	f001 fda7 	bl	8004312 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80027c4:	bf00      	nop
 80027c6:	3758      	adds	r7, #88	@ 0x58
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	40002800 	.word	0x40002800

080027d0 <HAL_RTC_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a07      	ldr	r2, [pc, #28]	@ (80027fc <HAL_RTC_MspDeInit+0x2c>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d108      	bne.n	80027f4 <HAL_RTC_MspDeInit+0x24>
  {
    /* USER CODE BEGIN RTC_MspDeInit 0 */

    /* USER CODE END RTC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_RTC_DISABLE();
 80027e2:	f7ff fe74 	bl	80024ce <LL_RCC_DisableRTC>
    __HAL_RCC_RTCAPB_CLK_DISABLE();
 80027e6:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80027ea:	f7ff fecc 	bl	8002586 <LL_APB1_GRP1_DisableClock>

    /* RTC interrupt DeInit */
    HAL_NVIC_DisableIRQ(RTC_Alarm_IRQn);
 80027ee:	2029      	movs	r0, #41	@ 0x29
 80027f0:	f001 fd9d 	bl	800432e <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN RTC_MspDeInit 1 */

    /* USER CODE END RTC_MspDeInit 1 */
  }

}
 80027f4:	bf00      	nop
 80027f6:	3708      	adds	r7, #8
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	40002800 	.word	0x40002800

08002800 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002810:	d10a      	bne.n	8002828 <HAL_TIM_Base_MspInit+0x28>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002812:	2001      	movs	r0, #1
 8002814:	f7ff fe9e 	bl	8002554 <LL_APB1_GRP1_EnableClock>
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002818:	2200      	movs	r2, #0
 800281a:	2100      	movs	r1, #0
 800281c:	201c      	movs	r0, #28
 800281e:	f001 fd5e 	bl	80042de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002822:	201c      	movs	r0, #28
 8002824:	f001 fd75 	bl	8004312 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002828:	bf00      	nop
 800282a:	3708      	adds	r7, #8
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}

08002830 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002830:	b480      	push	{r7}
 8002832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002834:	bf00      	nop
 8002836:	e7fd      	b.n	8002834 <NMI_Handler+0x4>

08002838 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002838:	b480      	push	{r7}
 800283a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800283c:	bf00      	nop
 800283e:	e7fd      	b.n	800283c <HardFault_Handler+0x4>

08002840 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002840:	b480      	push	{r7}
 8002842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002844:	bf00      	nop
 8002846:	e7fd      	b.n	8002844 <MemManage_Handler+0x4>

08002848 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800284c:	bf00      	nop
 800284e:	e7fd      	b.n	800284c <BusFault_Handler+0x4>

08002850 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002850:	b480      	push	{r7}
 8002852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002854:	bf00      	nop
 8002856:	e7fd      	b.n	8002854 <UsageFault_Handler+0x4>

08002858 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002858:	b480      	push	{r7}
 800285a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800285c:	bf00      	nop
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr

08002866 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002866:	b480      	push	{r7}
 8002868:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800286a:	bf00      	nop
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr

08002874 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002874:	b480      	push	{r7}
 8002876:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002878:	bf00      	nop
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr

08002882 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002882:	b580      	push	{r7, lr}
 8002884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002886:	f000 f929 	bl	8002adc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800288a:	bf00      	nop
 800288c:	bd80      	pop	{r7, pc}

0800288e <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800288e:	b580      	push	{r7, lr}
 8002890:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8002892:	2040      	movs	r0, #64	@ 0x40
 8002894:	f002 f968 	bl	8004b68 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002898:	bf00      	nop
 800289a:	bd80      	pop	{r7, pc}

0800289c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80028a0:	4802      	ldr	r0, [pc, #8]	@ (80028ac <TIM2_IRQHandler+0x10>)
 80028a2:	f006 fbd1 	bl	8009048 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80028a6:	bf00      	nop
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	200002fc 	.word	0x200002fc

080028b0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80028b4:	4802      	ldr	r0, [pc, #8]	@ (80028c0 <I2C1_EV_IRQHandler+0x10>)
 80028b6:	f002 fbb3 	bl	8005020 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80028ba:	bf00      	nop
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	20000248 	.word	0x20000248

080028c4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80028c8:	4802      	ldr	r0, [pc, #8]	@ (80028d4 <I2C1_ER_IRQHandler+0x10>)
 80028ca:	f002 fbc3 	bl	8005054 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80028ce:	bf00      	nop
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	20000248 	.word	0x20000248

080028d8 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC A and B alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80028dc:	4802      	ldr	r0, [pc, #8]	@ (80028e8 <RTC_Alarm_IRQHandler+0x10>)
 80028de:	f006 f957 	bl	8008b90 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80028e2:	bf00      	nop
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	200002d8 	.word	0x200002d8

080028ec <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 80028f0:	f00a f87c 	bl	800c9ec <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 80028f4:	bf00      	nop
 80028f6:	bd80      	pop	{r7, pc}

080028f8 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 80028fc:	f00a f8ac 	bl	800ca58 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8002900:	bf00      	nop
 8002902:	bd80      	pop	{r7, pc}

08002904 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8002908:	f002 f946 	bl	8004b98 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 800290c:	bf00      	nop
 800290e:	bd80      	pop	{r7, pc}

08002910 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002910:	b480      	push	{r7}
 8002912:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8002914:	4b24      	ldr	r3, [pc, #144]	@ (80029a8 <SystemInit+0x98>)
 8002916:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800291a:	4a23      	ldr	r2, [pc, #140]	@ (80029a8 <SystemInit+0x98>)
 800291c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002920:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002924:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800292e:	f043 0301 	orr.w	r3, r3, #1
 8002932:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8002934:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002938:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 800293c:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 800293e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002948:	4b18      	ldr	r3, [pc, #96]	@ (80029ac <SystemInit+0x9c>)
 800294a:	4013      	ands	r3, r2
 800294c:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 800294e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002952:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002956:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800295a:	f023 0305 	bic.w	r3, r3, #5
 800295e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8002962:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002966:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800296a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800296e:	f023 0301 	bic.w	r3, r3, #1
 8002972:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8002976:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800297a:	4a0d      	ldr	r2, [pc, #52]	@ (80029b0 <SystemInit+0xa0>)
 800297c:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 800297e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002982:	4a0b      	ldr	r2, [pc, #44]	@ (80029b0 <SystemInit+0xa0>)
 8002984:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002986:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002990:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002994:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002996:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800299a:	2200      	movs	r2, #0
 800299c:	619a      	str	r2, [r3, #24]
}
 800299e:	bf00      	nop
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr
 80029a8:	e000ed00 	.word	0xe000ed00
 80029ac:	faf6fefb 	.word	0xfaf6fefb
 80029b0:	22041000 	.word	0x22041000

080029b4 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 80029b4:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029b6:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029b8:	3304      	adds	r3, #4

080029ba <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029ba:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029bc:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 80029be:	d3f9      	bcc.n	80029b4 <CopyDataInit>
  bx lr
 80029c0:	4770      	bx	lr

080029c2 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 80029c2:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 80029c4:	3004      	adds	r0, #4

080029c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 80029c6:	4288      	cmp	r0, r1
  bcc FillZerobss
 80029c8:	d3fb      	bcc.n	80029c2 <FillZerobss>
  bx lr
 80029ca:	4770      	bx	lr

080029cc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80029cc:	480c      	ldr	r0, [pc, #48]	@ (8002a00 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80029ce:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80029d0:	f7ff ff9e 	bl	8002910 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 80029d4:	480b      	ldr	r0, [pc, #44]	@ (8002a04 <LoopForever+0x6>)
 80029d6:	490c      	ldr	r1, [pc, #48]	@ (8002a08 <LoopForever+0xa>)
 80029d8:	4a0c      	ldr	r2, [pc, #48]	@ (8002a0c <LoopForever+0xe>)
 80029da:	2300      	movs	r3, #0
 80029dc:	f7ff ffed 	bl	80029ba <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 80029e0:	480b      	ldr	r0, [pc, #44]	@ (8002a10 <LoopForever+0x12>)
 80029e2:	490c      	ldr	r1, [pc, #48]	@ (8002a14 <LoopForever+0x16>)
 80029e4:	4a0c      	ldr	r2, [pc, #48]	@ (8002a18 <LoopForever+0x1a>)
 80029e6:	2300      	movs	r3, #0
 80029e8:	f7ff ffe7 	bl	80029ba <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 80029ec:	480b      	ldr	r0, [pc, #44]	@ (8002a1c <LoopForever+0x1e>)
 80029ee:	490c      	ldr	r1, [pc, #48]	@ (8002a20 <LoopForever+0x22>)
 80029f0:	2300      	movs	r3, #0
 80029f2:	f7ff ffe8 	bl	80029c6 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80029f6:	f00a fccb 	bl	800d390 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80029fa:	f7fe fa49 	bl	8000e90 <main>

080029fe <LoopForever>:

LoopForever:
  b LoopForever
 80029fe:	e7fe      	b.n	80029fe <LoopForever>
  ldr   r0, =_estack
 8002a00:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8002a04:	20000008 	.word	0x20000008
 8002a08:	200000dc 	.word	0x200000dc
 8002a0c:	0800d690 	.word	0x0800d690
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8002a10:	200301e4 	.word	0x200301e4
 8002a14:	20030a67 	.word	0x20030a67
 8002a18:	0800d7aa 	.word	0x0800d7aa
  INIT_BSS _sbss, _ebss
 8002a1c:	20000128 	.word	0x20000128
 8002a20:	20000784 	.word	0x20000784

08002a24 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002a24:	e7fe      	b.n	8002a24 <ADC1_IRQHandler>
	...

08002a28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b082      	sub	sp, #8
 8002a2c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a32:	4b0c      	ldr	r3, [pc, #48]	@ (8002a64 <HAL_Init+0x3c>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a0b      	ldr	r2, [pc, #44]	@ (8002a64 <HAL_Init+0x3c>)
 8002a38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a3c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a3e:	2003      	movs	r0, #3
 8002a40:	f001 fc42 	bl	80042c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002a44:	200f      	movs	r0, #15
 8002a46:	f000 f80f 	bl	8002a68 <HAL_InitTick>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d002      	beq.n	8002a56 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	71fb      	strb	r3, [r7, #7]
 8002a54:	e001      	b.n	8002a5a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002a56:	f7ff fda9 	bl	80025ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002a5a:	79fb      	ldrb	r3, [r7, #7]
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3708      	adds	r7, #8
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	58004000 	.word	0x58004000

08002a68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b084      	sub	sp, #16
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002a70:	2300      	movs	r3, #0
 8002a72:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8002a74:	4b17      	ldr	r3, [pc, #92]	@ (8002ad4 <HAL_InitTick+0x6c>)
 8002a76:	781b      	ldrb	r3, [r3, #0]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d024      	beq.n	8002ac6 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002a7c:	f004 ff82 	bl	8007984 <HAL_RCC_GetHCLKFreq>
 8002a80:	4602      	mov	r2, r0
 8002a82:	4b14      	ldr	r3, [pc, #80]	@ (8002ad4 <HAL_InitTick+0x6c>)
 8002a84:	781b      	ldrb	r3, [r3, #0]
 8002a86:	4619      	mov	r1, r3
 8002a88:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002a8c:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a90:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a94:	4618      	mov	r0, r3
 8002a96:	f001 fc58 	bl	800434a <HAL_SYSTICK_Config>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d10f      	bne.n	8002ac0 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2b0f      	cmp	r3, #15
 8002aa4:	d809      	bhi.n	8002aba <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	6879      	ldr	r1, [r7, #4]
 8002aaa:	f04f 30ff 	mov.w	r0, #4294967295
 8002aae:	f001 fc16 	bl	80042de <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002ab2:	4a09      	ldr	r2, [pc, #36]	@ (8002ad8 <HAL_InitTick+0x70>)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6013      	str	r3, [r2, #0]
 8002ab8:	e007      	b.n	8002aca <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	73fb      	strb	r3, [r7, #15]
 8002abe:	e004      	b.n	8002aca <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	73fb      	strb	r3, [r7, #15]
 8002ac4:	e001      	b.n	8002aca <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002aca:	7bfb      	ldrb	r3, [r7, #15]
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3710      	adds	r7, #16
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	20000034 	.word	0x20000034
 8002ad8:	20000030 	.word	0x20000030

08002adc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002ae0:	4b06      	ldr	r3, [pc, #24]	@ (8002afc <HAL_IncTick+0x20>)
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	4b06      	ldr	r3, [pc, #24]	@ (8002b00 <HAL_IncTick+0x24>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4413      	add	r3, r2
 8002aec:	4a04      	ldr	r2, [pc, #16]	@ (8002b00 <HAL_IncTick+0x24>)
 8002aee:	6013      	str	r3, [r2, #0]
}
 8002af0:	bf00      	nop
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr
 8002afa:	bf00      	nop
 8002afc:	20000034 	.word	0x20000034
 8002b00:	200003ac 	.word	0x200003ac

08002b04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	af00      	add	r7, sp, #0
  return uwTick;
 8002b08:	4b03      	ldr	r3, [pc, #12]	@ (8002b18 <HAL_GetTick+0x14>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr
 8002b16:	bf00      	nop
 8002b18:	200003ac 	.word	0x200003ac

08002b1c <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8002b20:	4b03      	ldr	r3, [pc, #12]	@ (8002b30 <HAL_GetTickPrio+0x14>)
 8002b22:	681b      	ldr	r3, [r3, #0]
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	20000030 	.word	0x20000030

08002b34 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8002b34:	b480      	push	{r7}
 8002b36:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002b38:	4b05      	ldr	r3, [pc, #20]	@ (8002b50 <HAL_SuspendTick+0x1c>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a04      	ldr	r2, [pc, #16]	@ (8002b50 <HAL_SuspendTick+0x1c>)
 8002b3e:	f023 0302 	bic.w	r3, r3, #2
 8002b42:	6013      	str	r3, [r2, #0]
}
 8002b44:	bf00      	nop
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr
 8002b4e:	bf00      	nop
 8002b50:	e000e010 	.word	0xe000e010

08002b54 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8002b54:	b480      	push	{r7}
 8002b56:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002b58:	4b05      	ldr	r3, [pc, #20]	@ (8002b70 <HAL_ResumeTick+0x1c>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a04      	ldr	r2, [pc, #16]	@ (8002b70 <HAL_ResumeTick+0x1c>)
 8002b5e:	f043 0302 	orr.w	r3, r3, #2
 8002b62:	6013      	str	r3, [r2, #0]
}
 8002b64:	bf00      	nop
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr
 8002b6e:	bf00      	nop
 8002b70:	e000e010 	.word	0xe000e010

08002b74 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8002b74:	b480      	push	{r7}
 8002b76:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8002b78:	4b03      	ldr	r3, [pc, #12]	@ (8002b88 <HAL_GetUIDw2+0x14>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop
 8002b88:	1fff7598 	.word	0x1fff7598

08002b8c <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
 8002b94:	6039      	str	r1, [r7, #0]
#if defined(ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	431a      	orrs	r2, r3
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8002ba6:	bf00      	nop
 8002ba8:	370c      	adds	r7, #12
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr

08002bb2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002bb2:	b480      	push	{r7}
 8002bb4:	b083      	sub	sp, #12
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	6078      	str	r0, [r7, #4]
 8002bba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	431a      	orrs	r2, r3
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	609a      	str	r2, [r3, #8]
}
 8002bcc:	bf00      	nop
 8002bce:	370c      	adds	r7, #12
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr

08002bd8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	370c      	adds	r7, #12
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr

08002bf4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b087      	sub	sp, #28
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	60b9      	str	r1, [r7, #8]
 8002bfe:	607a      	str	r2, [r7, #4]
 8002c00:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	3360      	adds	r3, #96	@ 0x60
 8002c06:	461a      	mov	r2, r3
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	4413      	add	r3, r2
 8002c0e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	4b08      	ldr	r3, [pc, #32]	@ (8002c38 <LL_ADC_SetOffset+0x44>)
 8002c16:	4013      	ands	r3, r2
 8002c18:	687a      	ldr	r2, [r7, #4]
 8002c1a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002c1e:	683a      	ldr	r2, [r7, #0]
 8002c20:	430a      	orrs	r2, r1
 8002c22:	4313      	orrs	r3, r2
 8002c24:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002c2c:	bf00      	nop
 8002c2e:	371c      	adds	r7, #28
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr
 8002c38:	03fff000 	.word	0x03fff000

08002c3c <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b085      	sub	sp, #20
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	3360      	adds	r3, #96	@ 0x60
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	009b      	lsls	r3, r3, #2
 8002c50:	4413      	add	r3, r2
 8002c52:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	3714      	adds	r7, #20
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr

08002c68 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b087      	sub	sp, #28
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	60f8      	str	r0, [r7, #12]
 8002c70:	60b9      	str	r1, [r7, #8]
 8002c72:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	3360      	adds	r3, #96	@ 0x60
 8002c78:	461a      	mov	r2, r3
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	4413      	add	r3, r2
 8002c80:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	431a      	orrs	r2, r3
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002c92:	bf00      	nop
 8002c94:	371c      	adds	r7, #28
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr

08002c9e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002c9e:	b480      	push	{r7}
 8002ca0:	b083      	sub	sp, #12
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
#if defined(ADC_SUPPORT_2_5_MSPS)
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
#else
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	68db      	ldr	r3, [r3, #12]
 8002caa:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d101      	bne.n	8002cb6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e000      	b.n	8002cb8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002cb6:	2300      	movs	r3, #0
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	370c      	adds	r7, #12
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr

08002cc4 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b087      	sub	sp, #28
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	60f8      	str	r0, [r7, #12]
 8002ccc:	60b9      	str	r1, [r7, #8]
 8002cce:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	3330      	adds	r3, #48	@ 0x30
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	0a1b      	lsrs	r3, r3, #8
 8002cda:	009b      	lsls	r3, r3, #2
 8002cdc:	f003 030c 	and.w	r3, r3, #12
 8002ce0:	4413      	add	r3, r2
 8002ce2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	f003 031f 	and.w	r3, r3, #31
 8002cee:	211f      	movs	r1, #31
 8002cf0:	fa01 f303 	lsl.w	r3, r1, r3
 8002cf4:	43db      	mvns	r3, r3
 8002cf6:	401a      	ands	r2, r3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	0e9b      	lsrs	r3, r3, #26
 8002cfc:	f003 011f 	and.w	r1, r3, #31
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	f003 031f 	and.w	r3, r3, #31
 8002d06:	fa01 f303 	lsl.w	r3, r1, r3
 8002d0a:	431a      	orrs	r2, r3
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8002d10:	bf00      	nop
 8002d12:	371c      	adds	r7, #28
 8002d14:	46bd      	mov	sp, r7
 8002d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1a:	4770      	bx	lr

08002d1c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b087      	sub	sp, #28
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	60f8      	str	r0, [r7, #12]
 8002d24:	60b9      	str	r1, [r7, #8]
 8002d26:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	3314      	adds	r3, #20
 8002d2c:	461a      	mov	r2, r3
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	0e5b      	lsrs	r3, r3, #25
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	f003 0304 	and.w	r3, r3, #4
 8002d38:	4413      	add	r3, r2
 8002d3a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	0d1b      	lsrs	r3, r3, #20
 8002d44:	f003 031f 	and.w	r3, r3, #31
 8002d48:	2107      	movs	r1, #7
 8002d4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d4e:	43db      	mvns	r3, r3
 8002d50:	401a      	ands	r2, r3
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	0d1b      	lsrs	r3, r3, #20
 8002d56:	f003 031f 	and.w	r3, r3, #31
 8002d5a:	6879      	ldr	r1, [r7, #4]
 8002d5c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d60:	431a      	orrs	r2, r3
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8002d66:	bf00      	nop
 8002d68:	371c      	adds	r7, #28
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr
	...

08002d74 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b085      	sub	sp, #20
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	60f8      	str	r0, [r7, #12]
 8002d7c:	60b9      	str	r1, [r7, #8]
 8002d7e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d8c:	43db      	mvns	r3, r3
 8002d8e:	401a      	ands	r2, r3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	f003 0318 	and.w	r3, r3, #24
 8002d96:	4908      	ldr	r1, [pc, #32]	@ (8002db8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002d98:	40d9      	lsrs	r1, r3
 8002d9a:	68bb      	ldr	r3, [r7, #8]
 8002d9c:	400b      	ands	r3, r1
 8002d9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002da2:	431a      	orrs	r2, r3
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002daa:	bf00      	nop
 8002dac:	3714      	adds	r7, #20
 8002dae:	46bd      	mov	sp, r7
 8002db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db4:	4770      	bx	lr
 8002db6:	bf00      	nop
 8002db8:	0007ffff 	.word	0x0007ffff

08002dbc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002dcc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002dd0:	687a      	ldr	r2, [r7, #4]
 8002dd2:	6093      	str	r3, [r2, #8]
}
 8002dd4:	bf00      	nop
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr

08002de0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002df0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002df4:	d101      	bne.n	8002dfa <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002df6:	2301      	movs	r3, #1
 8002df8:	e000      	b.n	8002dfc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002dfa:	2300      	movs	r3, #0
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	370c      	adds	r7, #12
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr

08002e08 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b083      	sub	sp, #12
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002e18:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e1c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002e24:	bf00      	nop
 8002e26:	370c      	adds	r7, #12
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr

08002e30 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b083      	sub	sp, #12
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e40:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002e44:	d101      	bne.n	8002e4a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002e46:	2301      	movs	r3, #1
 8002e48:	e000      	b.n	8002e4c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002e4a:	2300      	movs	r3, #0
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	370c      	adds	r7, #12
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr

08002e58 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002e68:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e6c:	f043 0201 	orr.w	r2, r3, #1
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002e74:	bf00      	nop
 8002e76:	370c      	adds	r7, #12
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7e:	4770      	bx	lr

08002e80 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b083      	sub	sp, #12
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002e90:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e94:	f043 0202 	orr.w	r2, r3, #2
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002e9c:	bf00      	nop
 8002e9e:	370c      	adds	r7, #12
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea6:	4770      	bx	lr

08002ea8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b083      	sub	sp, #12
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	f003 0301 	and.w	r3, r3, #1
 8002eb8:	2b01      	cmp	r3, #1
 8002eba:	d101      	bne.n	8002ec0 <LL_ADC_IsEnabled+0x18>
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e000      	b.n	8002ec2 <LL_ADC_IsEnabled+0x1a>
 8002ec0:	2300      	movs	r3, #0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	370c      	adds	r7, #12
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr

08002ece <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002ece:	b480      	push	{r7}
 8002ed0:	b083      	sub	sp, #12
 8002ed2:	af00      	add	r7, sp, #0
 8002ed4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	f003 0302 	and.w	r3, r3, #2
 8002ede:	2b02      	cmp	r3, #2
 8002ee0:	d101      	bne.n	8002ee6 <LL_ADC_IsDisableOngoing+0x18>
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e000      	b.n	8002ee8 <LL_ADC_IsDisableOngoing+0x1a>
 8002ee6:	2300      	movs	r3, #0
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	370c      	adds	r7, #12
 8002eec:	46bd      	mov	sp, r7
 8002eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef2:	4770      	bx	lr

08002ef4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002f04:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002f08:	f043 0204 	orr.w	r2, r3, #4
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002f10:	bf00      	nop
 8002f12:	370c      	adds	r7, #12
 8002f14:	46bd      	mov	sp, r7
 8002f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1a:	4770      	bx	lr

08002f1c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b083      	sub	sp, #12
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002f2c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002f30:	f043 0210 	orr.w	r2, r3, #16
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002f38:	bf00      	nop
 8002f3a:	370c      	adds	r7, #12
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr

08002f44 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	f003 0304 	and.w	r3, r3, #4
 8002f54:	2b04      	cmp	r3, #4
 8002f56:	d101      	bne.n	8002f5c <LL_ADC_REG_IsConversionOngoing+0x18>
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e000      	b.n	8002f5e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002f5c:	2300      	movs	r3, #0
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	370c      	adds	r7, #12
 8002f62:	46bd      	mov	sp, r7
 8002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f68:	4770      	bx	lr

08002f6a <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002f6a:	b480      	push	{r7}
 8002f6c:	b083      	sub	sp, #12
 8002f6e:	af00      	add	r7, sp, #0
 8002f70:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002f7a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002f7e:	f043 0220 	orr.w	r2, r3, #32
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002f86:	bf00      	nop
 8002f88:	370c      	adds	r7, #12
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr

08002f92 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002f92:	b480      	push	{r7}
 8002f94:	b083      	sub	sp, #12
 8002f96:	af00      	add	r7, sp, #0
 8002f98:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	f003 0308 	and.w	r3, r3, #8
 8002fa2:	2b08      	cmp	r3, #8
 8002fa4:	d101      	bne.n	8002faa <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e000      	b.n	8002fac <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002faa:	2300      	movs	r3, #0
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	370c      	adds	r7, #12
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr

08002fb8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b088      	sub	sp, #32
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d101      	bne.n	8002fd6 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e12e      	b.n	8003234 <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	691b      	ldr	r3, [r3, #16]
 8002fda:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d109      	bne.n	8002ff8 <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002fe4:	6878      	ldr	r0, [r7, #4]
 8002fe6:	f7ff faf1 	bl	80025cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2200      	movs	r2, #0
 8002fee:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7ff feef 	bl	8002de0 <LL_ADC_IsDeepPowerDownEnabled>
 8003002:	4603      	mov	r3, r0
 8003004:	2b00      	cmp	r3, #0
 8003006:	d004      	beq.n	8003012 <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4618      	mov	r0, r3
 800300e:	f7ff fed5 	bl	8002dbc <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4618      	mov	r0, r3
 8003018:	f7ff ff0a 	bl	8002e30 <LL_ADC_IsInternalRegulatorEnabled>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d115      	bne.n	800304e <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4618      	mov	r0, r3
 8003028:	f7ff feee 	bl	8002e08 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800302c:	4b83      	ldr	r3, [pc, #524]	@ (800323c <HAL_ADC_Init+0x284>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	099b      	lsrs	r3, r3, #6
 8003032:	4a83      	ldr	r2, [pc, #524]	@ (8003240 <HAL_ADC_Init+0x288>)
 8003034:	fba2 2303 	umull	r2, r3, r2, r3
 8003038:	099b      	lsrs	r3, r3, #6
 800303a:	3301      	adds	r3, #1
 800303c:	005b      	lsls	r3, r3, #1
 800303e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003040:	e002      	b.n	8003048 <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	3b01      	subs	r3, #1
 8003046:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d1f9      	bne.n	8003042 <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4618      	mov	r0, r3
 8003054:	f7ff feec 	bl	8002e30 <LL_ADC_IsInternalRegulatorEnabled>
 8003058:	4603      	mov	r3, r0
 800305a:	2b00      	cmp	r3, #0
 800305c:	d10d      	bne.n	800307a <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003062:	f043 0210 	orr.w	r2, r3, #16
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800306e:	f043 0201 	orr.w	r2, r3, #1
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4618      	mov	r0, r3
 8003080:	f7ff ff60 	bl	8002f44 <LL_ADC_REG_IsConversionOngoing>
 8003084:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800308a:	f003 0310 	and.w	r3, r3, #16
 800308e:	2b00      	cmp	r3, #0
 8003090:	f040 80c7 	bne.w	8003222 <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	2b00      	cmp	r3, #0
 8003098:	f040 80c3 	bne.w	8003222 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030a0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80030a4:	f043 0202 	orr.w	r2, r3, #2
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4618      	mov	r0, r3
 80030b2:	f7ff fef9 	bl	8002ea8 <LL_ADC_IsEnabled>
 80030b6:	4603      	mov	r3, r0
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d10b      	bne.n	80030d4 <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80030bc:	4861      	ldr	r0, [pc, #388]	@ (8003244 <HAL_ADC_Init+0x28c>)
 80030be:	f7ff fef3 	bl	8002ea8 <LL_ADC_IsEnabled>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d105      	bne.n	80030d4 <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	4619      	mov	r1, r3
 80030ce:	485e      	ldr	r0, [pc, #376]	@ (8003248 <HAL_ADC_Init+0x290>)
 80030d0:	f7ff fd5c 	bl	8002b8c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	7e5b      	ldrb	r3, [r3, #25]
 80030d8:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80030de:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80030e4:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80030ea:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030f2:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 80030f4:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80030f6:	69ba      	ldr	r2, [r7, #24]
 80030f8:	4313      	orrs	r3, r2
 80030fa:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003102:	2b01      	cmp	r3, #1
 8003104:	d106      	bne.n	8003114 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800310a:	3b01      	subs	r3, #1
 800310c:	045b      	lsls	r3, r3, #17
 800310e:	69ba      	ldr	r2, [r7, #24]
 8003110:	4313      	orrs	r3, r2
 8003112:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003118:	2b00      	cmp	r3, #0
 800311a:	d009      	beq.n	8003130 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003120:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003128:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800312a:	69ba      	ldr	r2, [r7, #24]
 800312c:	4313      	orrs	r3, r2
 800312e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	68da      	ldr	r2, [r3, #12]
 8003136:	4b45      	ldr	r3, [pc, #276]	@ (800324c <HAL_ADC_Init+0x294>)
 8003138:	4013      	ands	r3, r2
 800313a:	687a      	ldr	r2, [r7, #4]
 800313c:	6812      	ldr	r2, [r2, #0]
 800313e:	69b9      	ldr	r1, [r7, #24]
 8003140:	430b      	orrs	r3, r1
 8003142:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4618      	mov	r0, r3
 800314a:	f7ff fefb 	bl	8002f44 <LL_ADC_REG_IsConversionOngoing>
 800314e:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4618      	mov	r0, r3
 8003156:	f7ff ff1c 	bl	8002f92 <LL_ADC_INJ_IsConversionOngoing>
 800315a:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d13d      	bne.n	80031de <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d13a      	bne.n	80031de <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800316c:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003174:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003176:	4313      	orrs	r3, r2
 8003178:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003184:	f023 0302 	bic.w	r3, r3, #2
 8003188:	687a      	ldr	r2, [r7, #4]
 800318a:	6812      	ldr	r2, [r2, #0]
 800318c:	69b9      	ldr	r1, [r7, #24]
 800318e:	430b      	orrs	r3, r1
 8003190:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003198:	2b01      	cmp	r3, #1
 800319a:	d118      	bne.n	80031ce <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	691b      	ldr	r3, [r3, #16]
 80031a2:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80031a6:	f023 0304 	bic.w	r3, r3, #4
 80031aa:	687a      	ldr	r2, [r7, #4]
 80031ac:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80031ae:	687a      	ldr	r2, [r7, #4]
 80031b0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80031b2:	4311      	orrs	r1, r2
 80031b4:	687a      	ldr	r2, [r7, #4]
 80031b6:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80031b8:	4311      	orrs	r1, r2
 80031ba:	687a      	ldr	r2, [r7, #4]
 80031bc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80031be:	430a      	orrs	r2, r1
 80031c0:	431a      	orrs	r2, r3
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f042 0201 	orr.w	r2, r2, #1
 80031ca:	611a      	str	r2, [r3, #16]
 80031cc:	e007      	b.n	80031de <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	691a      	ldr	r2, [r3, #16]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f022 0201 	bic.w	r2, r2, #1
 80031dc:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	691b      	ldr	r3, [r3, #16]
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d10c      	bne.n	8003200 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ec:	f023 010f 	bic.w	r1, r3, #15
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	69db      	ldr	r3, [r3, #28]
 80031f4:	1e5a      	subs	r2, r3, #1
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	430a      	orrs	r2, r1
 80031fc:	631a      	str	r2, [r3, #48]	@ 0x30
 80031fe:	e007      	b.n	8003210 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f022 020f 	bic.w	r2, r2, #15
 800320e:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003214:	f023 0303 	bic.w	r3, r3, #3
 8003218:	f043 0201 	orr.w	r2, r3, #1
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	655a      	str	r2, [r3, #84]	@ 0x54
 8003220:	e007      	b.n	8003232 <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003226:	f043 0210 	orr.w	r2, r3, #16
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003232:	7ffb      	ldrb	r3, [r7, #31]
}
 8003234:	4618      	mov	r0, r3
 8003236:	3720      	adds	r7, #32
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}
 800323c:	2000002c 	.word	0x2000002c
 8003240:	053e2d63 	.word	0x053e2d63
 8003244:	50040000 	.word	0x50040000
 8003248:	50040300 	.word	0x50040300
 800324c:	fff0c007 	.word	0xfff0c007

08003250 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b084      	sub	sp, #16
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4618      	mov	r0, r3
 800325e:	f7ff fe71 	bl	8002f44 <LL_ADC_REG_IsConversionOngoing>
 8003262:	4603      	mov	r3, r0
 8003264:	2b00      	cmp	r3, #0
 8003266:	d140      	bne.n	80032ea <HAL_ADC_Start+0x9a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800326e:	2b01      	cmp	r3, #1
 8003270:	d101      	bne.n	8003276 <HAL_ADC_Start+0x26>
 8003272:	2302      	movs	r3, #2
 8003274:	e03c      	b.n	80032f0 <HAL_ADC_Start+0xa0>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2201      	movs	r2, #1
 800327a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f000 fd8a 	bl	8003d98 <ADC_Enable>
 8003284:	4603      	mov	r3, r0
 8003286:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003288:	7bfb      	ldrb	r3, [r7, #15]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d128      	bne.n	80032e0 <HAL_ADC_Start+0x90>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003292:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003296:	f023 0301 	bic.w	r3, r3, #1
 800329a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	655a      	str	r2, [r3, #84]	@ 0x54
#if defined(ADC_SUPPORT_2_5_MSPS)
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
#else
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80032aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032ae:	d106      	bne.n	80032be <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032b4:	f023 0206 	bic.w	r2, r3, #6
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	659a      	str	r2, [r3, #88]	@ 0x58
 80032bc:	e002      	b.n	80032c4 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2200      	movs	r2, #0
 80032c2:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_SUPPORT_2_5_MSPS */

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	221c      	movs	r2, #28
 80032ca:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4618      	mov	r0, r3
 80032da:	f7ff fe0b 	bl	8002ef4 <LL_ADC_REG_StartConversion>
 80032de:	e006      	b.n	80032ee <HAL_ADC_Start+0x9e>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2200      	movs	r2, #0
 80032e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80032e8:	e001      	b.n	80032ee <HAL_ADC_Start+0x9e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80032ea:	2302      	movs	r3, #2
 80032ec:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 80032ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3710      	adds	r7, #16
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}

080032f8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b084      	sub	sp, #16
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003306:	2b01      	cmp	r3, #1
 8003308:	d101      	bne.n	800330e <HAL_ADC_Stop+0x16>
 800330a:	2302      	movs	r3, #2
 800330c:	e023      	b.n	8003356 <HAL_ADC_Stop+0x5e>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2201      	movs	r2, #1
 8003312:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
#else
  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003316:	2103      	movs	r1, #3
 8003318:	6878      	ldr	r0, [r7, #4]
 800331a:	f000 fc81 	bl	8003c20 <ADC_ConversionStop>
 800331e:	4603      	mov	r3, r0
 8003320:	73fb      	strb	r3, [r7, #15]
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003322:	7bfb      	ldrb	r3, [r7, #15]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d111      	bne.n	800334c <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003328:	6878      	ldr	r0, [r7, #4]
 800332a:	f000 fdaf 	bl	8003e8c <ADC_Disable>
 800332e:	4603      	mov	r3, r0
 8003330:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003332:	7bfb      	ldrb	r3, [r7, #15]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d109      	bne.n	800334c <HAL_ADC_Stop+0x54>
#if defined(ADC_SUPPORT_2_5_MSPS)
      ADC_STATE_CLR_SET(hadc->State,
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
#else
      ADC_STATE_CLR_SET(hadc->State,
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800333c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003340:	f023 0301 	bic.w	r3, r3, #1
 8003344:	f043 0201 	orr.w	r2, r3, #1
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	655a      	str	r2, [r3, #84]	@ 0x54
#endif /* ADC_SUPPORT_2_5_MSPS */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2200      	movs	r2, #0
 8003350:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003354:	7bfb      	ldrb	r3, [r7, #15]
}
 8003356:	4618      	mov	r0, r3
 8003358:	3710      	adds	r7, #16
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}

0800335e <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800335e:	b580      	push	{r7, lr}
 8003360:	b084      	sub	sp, #16
 8003362:	af00      	add	r7, sp, #0
 8003364:	6078      	str	r0, [r7, #4]
 8003366:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	695b      	ldr	r3, [r3, #20]
 800336c:	2b08      	cmp	r3, #8
 800336e:	d102      	bne.n	8003376 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003370:	2308      	movs	r3, #8
 8003372:	60fb      	str	r3, [r7, #12]
 8003374:	e010      	b.n	8003398 <HAL_ADC_PollForConversion+0x3a>
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if(READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN) != 0UL)
#else
    if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	68db      	ldr	r3, [r3, #12]
 800337c:	f003 0301 	and.w	r3, r3, #1
 8003380:	2b00      	cmp	r3, #0
 8003382:	d007      	beq.n	8003394 <HAL_ADC_PollForConversion+0x36>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003388:	f043 0220 	orr.w	r2, r3, #32
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	655a      	str	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e06d      	b.n	8003470 <HAL_ADC_PollForConversion+0x112>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8003394:	2304      	movs	r3, #4
 8003396:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003398:	f7ff fbb4 	bl	8002b04 <HAL_GetTick>
 800339c:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800339e:	e021      	b.n	80033e4 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033a6:	d01d      	beq.n	80033e4 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80033a8:	f7ff fbac 	bl	8002b04 <HAL_GetTick>
 80033ac:	4602      	mov	r2, r0
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	1ad3      	subs	r3, r2, r3
 80033b2:	683a      	ldr	r2, [r7, #0]
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d302      	bcc.n	80033be <HAL_ADC_PollForConversion+0x60>
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d112      	bne.n	80033e4 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	4013      	ands	r3, r2
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d10b      	bne.n	80033e4 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033d0:	f043 0204 	orr.w	r2, r3, #4
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2200      	movs	r2, #0
 80033dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 80033e0:	2303      	movs	r3, #3
 80033e2:	e045      	b.n	8003470 <HAL_ADC_PollForConversion+0x112>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	4013      	ands	r3, r2
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d0d6      	beq.n	80033a0 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033f6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4618      	mov	r0, r3
 8003404:	f7ff fc4b 	bl	8002c9e <LL_ADC_REG_IsTriggerSourceSWStart>
 8003408:	4603      	mov	r3, r0
 800340a:	2b00      	cmp	r3, #0
 800340c:	d01c      	beq.n	8003448 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	7e5b      	ldrb	r3, [r3, #25]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d118      	bne.n	8003448 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0308 	and.w	r3, r3, #8
 8003420:	2b08      	cmp	r3, #8
 8003422:	d111      	bne.n	8003448 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003428:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003434:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003438:	2b00      	cmp	r3, #0
 800343a:	d105      	bne.n	8003448 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003440:	f043 0201 	orr.w	r2, r3, #1
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2b08      	cmp	r3, #8
 800344c:	d104      	bne.n	8003458 <HAL_ADC_PollForConversion+0xfa>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2208      	movs	r2, #8
 8003454:	601a      	str	r2, [r3, #0]
 8003456:	e00a      	b.n	800346e <HAL_ADC_PollForConversion+0x110>
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_WAIT) == 0UL)
#else
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY) == 0UL)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	68db      	ldr	r3, [r3, #12]
 800345e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003462:	2b00      	cmp	r3, #0
 8003464:	d103      	bne.n	800346e <HAL_ADC_PollForConversion+0x110>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	220c      	movs	r2, #12
 800346c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800346e:	2300      	movs	r3, #0
}
 8003470:	4618      	mov	r0, r3
 8003472:	3710      	adds	r7, #16
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}

08003478 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8003486:	4618      	mov	r0, r3
 8003488:	370c      	adds	r7, #12
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr
	...

08003494 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b0b6      	sub	sp, #216	@ 0xd8
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
 800349c:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800349e:	2300      	movs	r3, #0
 80034a0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80034a4:	2300      	movs	r3, #0
 80034a6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d101      	bne.n	80034b6 <HAL_ADC_ConfigChannel+0x22>
 80034b2:	2302      	movs	r3, #2
 80034b4:	e39f      	b.n	8003bf6 <HAL_ADC_ConfigChannel+0x762>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2201      	movs	r2, #1
 80034ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4618      	mov	r0, r3
 80034c4:	f7ff fd3e 	bl	8002f44 <LL_ADC_REG_IsConversionOngoing>
 80034c8:	4603      	mov	r3, r0
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	f040 8384 	bne.w	8003bd8 <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6818      	ldr	r0, [r3, #0]
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	6859      	ldr	r1, [r3, #4]
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	461a      	mov	r2, r3
 80034de:	f7ff fbf1 	bl	8002cc4 <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4618      	mov	r0, r3
 80034e8:	f7ff fd2c 	bl	8002f44 <LL_ADC_REG_IsConversionOngoing>
 80034ec:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4618      	mov	r0, r3
 80034f6:	f7ff fd4c 	bl	8002f92 <LL_ADC_INJ_IsConversionOngoing>
 80034fa:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80034fe:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003502:	2b00      	cmp	r3, #0
 8003504:	f040 81a6 	bne.w	8003854 <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003508:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800350c:	2b00      	cmp	r3, #0
 800350e:	f040 81a1 	bne.w	8003854 <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6818      	ldr	r0, [r3, #0]
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	6819      	ldr	r1, [r3, #0]
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	689b      	ldr	r3, [r3, #8]
 800351e:	461a      	mov	r2, r3
 8003520:	f7ff fbfc 	bl	8002d1c <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	695a      	ldr	r2, [r3, #20]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	68db      	ldr	r3, [r3, #12]
 800352e:	08db      	lsrs	r3, r3, #3
 8003530:	f003 0303 	and.w	r3, r3, #3
 8003534:	005b      	lsls	r3, r3, #1
 8003536:	fa02 f303 	lsl.w	r3, r2, r3
 800353a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	691b      	ldr	r3, [r3, #16]
 8003542:	2b04      	cmp	r3, #4
 8003544:	d00a      	beq.n	800355c <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6818      	ldr	r0, [r3, #0]
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	6919      	ldr	r1, [r3, #16]
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003556:	f7ff fb4d 	bl	8002bf4 <LL_ADC_SetOffset>
 800355a:	e17b      	b.n	8003854 <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	2100      	movs	r1, #0
 8003562:	4618      	mov	r0, r3
 8003564:	f7ff fb6a 	bl	8002c3c <LL_ADC_GetOffsetChannel>
 8003568:	4603      	mov	r3, r0
 800356a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800356e:	2b00      	cmp	r3, #0
 8003570:	d10a      	bne.n	8003588 <HAL_ADC_ConfigChannel+0xf4>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	2100      	movs	r1, #0
 8003578:	4618      	mov	r0, r3
 800357a:	f7ff fb5f 	bl	8002c3c <LL_ADC_GetOffsetChannel>
 800357e:	4603      	mov	r3, r0
 8003580:	0e9b      	lsrs	r3, r3, #26
 8003582:	f003 021f 	and.w	r2, r3, #31
 8003586:	e01e      	b.n	80035c6 <HAL_ADC_ConfigChannel+0x132>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	2100      	movs	r1, #0
 800358e:	4618      	mov	r0, r3
 8003590:	f7ff fb54 	bl	8002c3c <LL_ADC_GetOffsetChannel>
 8003594:	4603      	mov	r3, r0
 8003596:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800359a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800359e:	fa93 f3a3 	rbit	r3, r3
 80035a2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 80035a6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80035aa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 80035ae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d101      	bne.n	80035ba <HAL_ADC_ConfigChannel+0x126>
    return 32U;
 80035b6:	2320      	movs	r3, #32
 80035b8:	e004      	b.n	80035c4 <HAL_ADC_ConfigChannel+0x130>
  return __builtin_clz(value);
 80035ba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80035be:	fab3 f383 	clz	r3, r3
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	461a      	mov	r2, r3
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d105      	bne.n	80035de <HAL_ADC_ConfigChannel+0x14a>
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	0e9b      	lsrs	r3, r3, #26
 80035d8:	f003 031f 	and.w	r3, r3, #31
 80035dc:	e018      	b.n	8003610 <HAL_ADC_ConfigChannel+0x17c>
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035e6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80035ea:	fa93 f3a3 	rbit	r3, r3
 80035ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80035f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80035f6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80035fa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d101      	bne.n	8003606 <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 8003602:	2320      	movs	r3, #32
 8003604:	e004      	b.n	8003610 <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 8003606:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800360a:	fab3 f383 	clz	r3, r3
 800360e:	b2db      	uxtb	r3, r3
 8003610:	429a      	cmp	r2, r3
 8003612:	d106      	bne.n	8003622 <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	2200      	movs	r2, #0
 800361a:	2100      	movs	r1, #0
 800361c:	4618      	mov	r0, r3
 800361e:	f7ff fb23 	bl	8002c68 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	2101      	movs	r1, #1
 8003628:	4618      	mov	r0, r3
 800362a:	f7ff fb07 	bl	8002c3c <LL_ADC_GetOffsetChannel>
 800362e:	4603      	mov	r3, r0
 8003630:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003634:	2b00      	cmp	r3, #0
 8003636:	d10a      	bne.n	800364e <HAL_ADC_ConfigChannel+0x1ba>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	2101      	movs	r1, #1
 800363e:	4618      	mov	r0, r3
 8003640:	f7ff fafc 	bl	8002c3c <LL_ADC_GetOffsetChannel>
 8003644:	4603      	mov	r3, r0
 8003646:	0e9b      	lsrs	r3, r3, #26
 8003648:	f003 021f 	and.w	r2, r3, #31
 800364c:	e01e      	b.n	800368c <HAL_ADC_ConfigChannel+0x1f8>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	2101      	movs	r1, #1
 8003654:	4618      	mov	r0, r3
 8003656:	f7ff faf1 	bl	8002c3c <LL_ADC_GetOffsetChannel>
 800365a:	4603      	mov	r3, r0
 800365c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003660:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003664:	fa93 f3a3 	rbit	r3, r3
 8003668:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800366c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003670:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003674:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003678:	2b00      	cmp	r3, #0
 800367a:	d101      	bne.n	8003680 <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 800367c:	2320      	movs	r3, #32
 800367e:	e004      	b.n	800368a <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 8003680:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003684:	fab3 f383 	clz	r3, r3
 8003688:	b2db      	uxtb	r3, r3
 800368a:	461a      	mov	r2, r3
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003694:	2b00      	cmp	r3, #0
 8003696:	d105      	bne.n	80036a4 <HAL_ADC_ConfigChannel+0x210>
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	0e9b      	lsrs	r3, r3, #26
 800369e:	f003 031f 	and.w	r3, r3, #31
 80036a2:	e018      	b.n	80036d6 <HAL_ADC_ConfigChannel+0x242>
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80036b0:	fa93 f3a3 	rbit	r3, r3
 80036b4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80036b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80036c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d101      	bne.n	80036cc <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 80036c8:	2320      	movs	r3, #32
 80036ca:	e004      	b.n	80036d6 <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 80036cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80036d0:	fab3 f383 	clz	r3, r3
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	429a      	cmp	r2, r3
 80036d8:	d106      	bne.n	80036e8 <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	2200      	movs	r2, #0
 80036e0:	2101      	movs	r1, #1
 80036e2:	4618      	mov	r0, r3
 80036e4:	f7ff fac0 	bl	8002c68 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	2102      	movs	r1, #2
 80036ee:	4618      	mov	r0, r3
 80036f0:	f7ff faa4 	bl	8002c3c <LL_ADC_GetOffsetChannel>
 80036f4:	4603      	mov	r3, r0
 80036f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d10a      	bne.n	8003714 <HAL_ADC_ConfigChannel+0x280>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	2102      	movs	r1, #2
 8003704:	4618      	mov	r0, r3
 8003706:	f7ff fa99 	bl	8002c3c <LL_ADC_GetOffsetChannel>
 800370a:	4603      	mov	r3, r0
 800370c:	0e9b      	lsrs	r3, r3, #26
 800370e:	f003 021f 	and.w	r2, r3, #31
 8003712:	e01e      	b.n	8003752 <HAL_ADC_ConfigChannel+0x2be>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2102      	movs	r1, #2
 800371a:	4618      	mov	r0, r3
 800371c:	f7ff fa8e 	bl	8002c3c <LL_ADC_GetOffsetChannel>
 8003720:	4603      	mov	r3, r0
 8003722:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003726:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800372a:	fa93 f3a3 	rbit	r3, r3
 800372e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003732:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003736:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800373a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800373e:	2b00      	cmp	r3, #0
 8003740:	d101      	bne.n	8003746 <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 8003742:	2320      	movs	r3, #32
 8003744:	e004      	b.n	8003750 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8003746:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800374a:	fab3 f383 	clz	r3, r3
 800374e:	b2db      	uxtb	r3, r3
 8003750:	461a      	mov	r2, r3
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800375a:	2b00      	cmp	r3, #0
 800375c:	d105      	bne.n	800376a <HAL_ADC_ConfigChannel+0x2d6>
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	0e9b      	lsrs	r3, r3, #26
 8003764:	f003 031f 	and.w	r3, r3, #31
 8003768:	e016      	b.n	8003798 <HAL_ADC_ConfigChannel+0x304>
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003772:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003776:	fa93 f3a3 	rbit	r3, r3
 800377a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800377c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800377e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003782:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003786:	2b00      	cmp	r3, #0
 8003788:	d101      	bne.n	800378e <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 800378a:	2320      	movs	r3, #32
 800378c:	e004      	b.n	8003798 <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 800378e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003792:	fab3 f383 	clz	r3, r3
 8003796:	b2db      	uxtb	r3, r3
 8003798:	429a      	cmp	r2, r3
 800379a:	d106      	bne.n	80037aa <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	2200      	movs	r2, #0
 80037a2:	2102      	movs	r1, #2
 80037a4:	4618      	mov	r0, r3
 80037a6:	f7ff fa5f 	bl	8002c68 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	2103      	movs	r1, #3
 80037b0:	4618      	mov	r0, r3
 80037b2:	f7ff fa43 	bl	8002c3c <LL_ADC_GetOffsetChannel>
 80037b6:	4603      	mov	r3, r0
 80037b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d10a      	bne.n	80037d6 <HAL_ADC_ConfigChannel+0x342>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2103      	movs	r1, #3
 80037c6:	4618      	mov	r0, r3
 80037c8:	f7ff fa38 	bl	8002c3c <LL_ADC_GetOffsetChannel>
 80037cc:	4603      	mov	r3, r0
 80037ce:	0e9b      	lsrs	r3, r3, #26
 80037d0:	f003 021f 	and.w	r2, r3, #31
 80037d4:	e017      	b.n	8003806 <HAL_ADC_ConfigChannel+0x372>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	2103      	movs	r1, #3
 80037dc:	4618      	mov	r0, r3
 80037de:	f7ff fa2d 	bl	8002c3c <LL_ADC_GetOffsetChannel>
 80037e2:	4603      	mov	r3, r0
 80037e4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80037e8:	fa93 f3a3 	rbit	r3, r3
 80037ec:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80037ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80037f0:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80037f2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d101      	bne.n	80037fc <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 80037f8:	2320      	movs	r3, #32
 80037fa:	e003      	b.n	8003804 <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 80037fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80037fe:	fab3 f383 	clz	r3, r3
 8003802:	b2db      	uxtb	r3, r3
 8003804:	461a      	mov	r2, r3
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800380e:	2b00      	cmp	r3, #0
 8003810:	d105      	bne.n	800381e <HAL_ADC_ConfigChannel+0x38a>
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	0e9b      	lsrs	r3, r3, #26
 8003818:	f003 031f 	and.w	r3, r3, #31
 800381c:	e011      	b.n	8003842 <HAL_ADC_ConfigChannel+0x3ae>
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003824:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003826:	fa93 f3a3 	rbit	r3, r3
 800382a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800382c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800382e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003830:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003832:	2b00      	cmp	r3, #0
 8003834:	d101      	bne.n	800383a <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 8003836:	2320      	movs	r3, #32
 8003838:	e003      	b.n	8003842 <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 800383a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800383c:	fab3 f383 	clz	r3, r3
 8003840:	b2db      	uxtb	r3, r3
 8003842:	429a      	cmp	r2, r3
 8003844:	d106      	bne.n	8003854 <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	2200      	movs	r2, #0
 800384c:	2103      	movs	r1, #3
 800384e:	4618      	mov	r0, r3
 8003850:	f7ff fa0a 	bl	8002c68 <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4618      	mov	r0, r3
 800385a:	f7ff fb25 	bl	8002ea8 <LL_ADC_IsEnabled>
 800385e:	4603      	mov	r3, r0
 8003860:	2b00      	cmp	r3, #0
 8003862:	f040 81c2 	bne.w	8003bea <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6818      	ldr	r0, [r3, #0]
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	6819      	ldr	r1, [r3, #0]
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	68db      	ldr	r3, [r3, #12]
 8003872:	461a      	mov	r2, r3
 8003874:	f7ff fa7e 	bl	8002d74 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	68db      	ldr	r3, [r3, #12]
 800387c:	4a8e      	ldr	r2, [pc, #568]	@ (8003ab8 <HAL_ADC_ConfigChannel+0x624>)
 800387e:	4293      	cmp	r3, r2
 8003880:	f040 8130 	bne.w	8003ae4 <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003890:	2b00      	cmp	r3, #0
 8003892:	d10b      	bne.n	80038ac <HAL_ADC_ConfigChannel+0x418>
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	0e9b      	lsrs	r3, r3, #26
 800389a:	3301      	adds	r3, #1
 800389c:	f003 031f 	and.w	r3, r3, #31
 80038a0:	2b09      	cmp	r3, #9
 80038a2:	bf94      	ite	ls
 80038a4:	2301      	movls	r3, #1
 80038a6:	2300      	movhi	r3, #0
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	e019      	b.n	80038e0 <HAL_ADC_ConfigChannel+0x44c>
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80038b4:	fa93 f3a3 	rbit	r3, r3
 80038b8:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80038ba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80038bc:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80038be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d101      	bne.n	80038c8 <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 80038c4:	2320      	movs	r3, #32
 80038c6:	e003      	b.n	80038d0 <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 80038c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80038ca:	fab3 f383 	clz	r3, r3
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	3301      	adds	r3, #1
 80038d2:	f003 031f 	and.w	r3, r3, #31
 80038d6:	2b09      	cmp	r3, #9
 80038d8:	bf94      	ite	ls
 80038da:	2301      	movls	r3, #1
 80038dc:	2300      	movhi	r3, #0
 80038de:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d079      	beq.n	80039d8 <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d107      	bne.n	8003900 <HAL_ADC_ConfigChannel+0x46c>
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	0e9b      	lsrs	r3, r3, #26
 80038f6:	3301      	adds	r3, #1
 80038f8:	069b      	lsls	r3, r3, #26
 80038fa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80038fe:	e015      	b.n	800392c <HAL_ADC_ConfigChannel+0x498>
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003906:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003908:	fa93 f3a3 	rbit	r3, r3
 800390c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800390e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003910:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003912:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003914:	2b00      	cmp	r3, #0
 8003916:	d101      	bne.n	800391c <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8003918:	2320      	movs	r3, #32
 800391a:	e003      	b.n	8003924 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 800391c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800391e:	fab3 f383 	clz	r3, r3
 8003922:	b2db      	uxtb	r3, r3
 8003924:	3301      	adds	r3, #1
 8003926:	069b      	lsls	r3, r3, #26
 8003928:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003934:	2b00      	cmp	r3, #0
 8003936:	d109      	bne.n	800394c <HAL_ADC_ConfigChannel+0x4b8>
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	0e9b      	lsrs	r3, r3, #26
 800393e:	3301      	adds	r3, #1
 8003940:	f003 031f 	and.w	r3, r3, #31
 8003944:	2101      	movs	r1, #1
 8003946:	fa01 f303 	lsl.w	r3, r1, r3
 800394a:	e017      	b.n	800397c <HAL_ADC_ConfigChannel+0x4e8>
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003952:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003954:	fa93 f3a3 	rbit	r3, r3
 8003958:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800395a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800395c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800395e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003960:	2b00      	cmp	r3, #0
 8003962:	d101      	bne.n	8003968 <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 8003964:	2320      	movs	r3, #32
 8003966:	e003      	b.n	8003970 <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 8003968:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800396a:	fab3 f383 	clz	r3, r3
 800396e:	b2db      	uxtb	r3, r3
 8003970:	3301      	adds	r3, #1
 8003972:	f003 031f 	and.w	r3, r3, #31
 8003976:	2101      	movs	r1, #1
 8003978:	fa01 f303 	lsl.w	r3, r1, r3
 800397c:	ea42 0103 	orr.w	r1, r2, r3
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003988:	2b00      	cmp	r3, #0
 800398a:	d10a      	bne.n	80039a2 <HAL_ADC_ConfigChannel+0x50e>
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	0e9b      	lsrs	r3, r3, #26
 8003992:	3301      	adds	r3, #1
 8003994:	f003 021f 	and.w	r2, r3, #31
 8003998:	4613      	mov	r3, r2
 800399a:	005b      	lsls	r3, r3, #1
 800399c:	4413      	add	r3, r2
 800399e:	051b      	lsls	r3, r3, #20
 80039a0:	e018      	b.n	80039d4 <HAL_ADC_ConfigChannel+0x540>
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039aa:	fa93 f3a3 	rbit	r3, r3
 80039ae:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80039b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80039b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d101      	bne.n	80039be <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80039ba:	2320      	movs	r3, #32
 80039bc:	e003      	b.n	80039c6 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80039be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039c0:	fab3 f383 	clz	r3, r3
 80039c4:	b2db      	uxtb	r3, r3
 80039c6:	3301      	adds	r3, #1
 80039c8:	f003 021f 	and.w	r2, r3, #31
 80039cc:	4613      	mov	r3, r2
 80039ce:	005b      	lsls	r3, r3, #1
 80039d0:	4413      	add	r3, r2
 80039d2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80039d4:	430b      	orrs	r3, r1
 80039d6:	e080      	b.n	8003ada <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d107      	bne.n	80039f4 <HAL_ADC_ConfigChannel+0x560>
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	0e9b      	lsrs	r3, r3, #26
 80039ea:	3301      	adds	r3, #1
 80039ec:	069b      	lsls	r3, r3, #26
 80039ee:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80039f2:	e015      	b.n	8003a20 <HAL_ADC_ConfigChannel+0x58c>
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039fc:	fa93 f3a3 	rbit	r3, r3
 8003a00:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003a02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a04:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d101      	bne.n	8003a10 <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 8003a0c:	2320      	movs	r3, #32
 8003a0e:	e003      	b.n	8003a18 <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 8003a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a12:	fab3 f383 	clz	r3, r3
 8003a16:	b2db      	uxtb	r3, r3
 8003a18:	3301      	adds	r3, #1
 8003a1a:	069b      	lsls	r3, r3, #26
 8003a1c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d109      	bne.n	8003a40 <HAL_ADC_ConfigChannel+0x5ac>
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	0e9b      	lsrs	r3, r3, #26
 8003a32:	3301      	adds	r3, #1
 8003a34:	f003 031f 	and.w	r3, r3, #31
 8003a38:	2101      	movs	r1, #1
 8003a3a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a3e:	e017      	b.n	8003a70 <HAL_ADC_ConfigChannel+0x5dc>
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a46:	6a3b      	ldr	r3, [r7, #32]
 8003a48:	fa93 f3a3 	rbit	r3, r3
 8003a4c:	61fb      	str	r3, [r7, #28]
  return result;
 8003a4e:	69fb      	ldr	r3, [r7, #28]
 8003a50:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d101      	bne.n	8003a5c <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 8003a58:	2320      	movs	r3, #32
 8003a5a:	e003      	b.n	8003a64 <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 8003a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a5e:	fab3 f383 	clz	r3, r3
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	3301      	adds	r3, #1
 8003a66:	f003 031f 	and.w	r3, r3, #31
 8003a6a:	2101      	movs	r1, #1
 8003a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8003a70:	ea42 0103 	orr.w	r1, r2, r3
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d10d      	bne.n	8003a9c <HAL_ADC_ConfigChannel+0x608>
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	0e9b      	lsrs	r3, r3, #26
 8003a86:	3301      	adds	r3, #1
 8003a88:	f003 021f 	and.w	r2, r3, #31
 8003a8c:	4613      	mov	r3, r2
 8003a8e:	005b      	lsls	r3, r3, #1
 8003a90:	4413      	add	r3, r2
 8003a92:	3b1e      	subs	r3, #30
 8003a94:	051b      	lsls	r3, r3, #20
 8003a96:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003a9a:	e01d      	b.n	8003ad8 <HAL_ADC_ConfigChannel+0x644>
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	fa93 f3a3 	rbit	r3, r3
 8003aa8:	613b      	str	r3, [r7, #16]
  return result;
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003aae:	69bb      	ldr	r3, [r7, #24]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d103      	bne.n	8003abc <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 8003ab4:	2320      	movs	r3, #32
 8003ab6:	e005      	b.n	8003ac4 <HAL_ADC_ConfigChannel+0x630>
 8003ab8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003abc:	69bb      	ldr	r3, [r7, #24]
 8003abe:	fab3 f383 	clz	r3, r3
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	3301      	adds	r3, #1
 8003ac6:	f003 021f 	and.w	r2, r3, #31
 8003aca:	4613      	mov	r3, r2
 8003acc:	005b      	lsls	r3, r3, #1
 8003ace:	4413      	add	r3, r2
 8003ad0:	3b1e      	subs	r3, #30
 8003ad2:	051b      	lsls	r3, r3, #20
 8003ad4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003ad8:	430b      	orrs	r3, r1
                                      sConfig->SamplingTime);
 8003ada:	683a      	ldr	r2, [r7, #0]
 8003adc:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003ade:	4619      	mov	r1, r3
 8003ae0:	f7ff f91c 	bl	8002d1c <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	4b45      	ldr	r3, [pc, #276]	@ (8003c00 <HAL_ADC_ConfigChannel+0x76c>)
 8003aea:	4013      	ands	r3, r2
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d07c      	beq.n	8003bea <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003af0:	4844      	ldr	r0, [pc, #272]	@ (8003c04 <HAL_ADC_ConfigChannel+0x770>)
 8003af2:	f7ff f871 	bl	8002bd8 <LL_ADC_GetCommonPathInternalCh>
 8003af6:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003afa:	4843      	ldr	r0, [pc, #268]	@ (8003c08 <HAL_ADC_ConfigChannel+0x774>)
 8003afc:	f7ff f9d4 	bl	8002ea8 <LL_ADC_IsEnabled>
 8003b00:	4603      	mov	r3, r0
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d15e      	bne.n	8003bc4 <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a40      	ldr	r2, [pc, #256]	@ (8003c0c <HAL_ADC_ConfigChannel+0x778>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d127      	bne.n	8003b60 <HAL_ADC_ConfigChannel+0x6cc>
 8003b10:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003b14:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d121      	bne.n	8003b60 <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a39      	ldr	r2, [pc, #228]	@ (8003c08 <HAL_ADC_ConfigChannel+0x774>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d161      	bne.n	8003bea <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003b26:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003b2a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003b2e:	4619      	mov	r1, r3
 8003b30:	4834      	ldr	r0, [pc, #208]	@ (8003c04 <HAL_ADC_ConfigChannel+0x770>)
 8003b32:	f7ff f83e 	bl	8002bb2 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003b36:	4b36      	ldr	r3, [pc, #216]	@ (8003c10 <HAL_ADC_ConfigChannel+0x77c>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	099b      	lsrs	r3, r3, #6
 8003b3c:	4a35      	ldr	r2, [pc, #212]	@ (8003c14 <HAL_ADC_ConfigChannel+0x780>)
 8003b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b42:	099b      	lsrs	r3, r3, #6
 8003b44:	1c5a      	adds	r2, r3, #1
 8003b46:	4613      	mov	r3, r2
 8003b48:	005b      	lsls	r3, r3, #1
 8003b4a:	4413      	add	r3, r2
 8003b4c:	009b      	lsls	r3, r3, #2
 8003b4e:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8003b50:	e002      	b.n	8003b58 <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	3b01      	subs	r3, #1
 8003b56:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d1f9      	bne.n	8003b52 <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003b5e:	e044      	b.n	8003bea <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a2c      	ldr	r2, [pc, #176]	@ (8003c18 <HAL_ADC_ConfigChannel+0x784>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d113      	bne.n	8003b92 <HAL_ADC_ConfigChannel+0x6fe>
 8003b6a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003b6e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d10d      	bne.n	8003b92 <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a23      	ldr	r2, [pc, #140]	@ (8003c08 <HAL_ADC_ConfigChannel+0x774>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d134      	bne.n	8003bea <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8003b80:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003b84:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b88:	4619      	mov	r1, r3
 8003b8a:	481e      	ldr	r0, [pc, #120]	@ (8003c04 <HAL_ADC_ConfigChannel+0x770>)
 8003b8c:	f7ff f811 	bl	8002bb2 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003b90:	e02b      	b.n	8003bea <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a21      	ldr	r2, [pc, #132]	@ (8003c1c <HAL_ADC_ConfigChannel+0x788>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d126      	bne.n	8003bea <HAL_ADC_ConfigChannel+0x756>
 8003b9c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003ba0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d120      	bne.n	8003bea <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a16      	ldr	r2, [pc, #88]	@ (8003c08 <HAL_ADC_ConfigChannel+0x774>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d11b      	bne.n	8003bea <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003bb2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003bb6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003bba:	4619      	mov	r1, r3
 8003bbc:	4811      	ldr	r0, [pc, #68]	@ (8003c04 <HAL_ADC_ConfigChannel+0x770>)
 8003bbe:	f7fe fff8 	bl	8002bb2 <LL_ADC_SetCommonPathInternalCh>
 8003bc2:	e012      	b.n	8003bea <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bc8:	f043 0220 	orr.w	r2, r3, #32
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003bd6:	e008      	b.n	8003bea <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bdc:	f043 0220 	orr.w	r2, r3, #32
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2200      	movs	r2, #0
 8003bee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 8003bf2:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	37d8      	adds	r7, #216	@ 0xd8
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}
 8003bfe:	bf00      	nop
 8003c00:	80080000 	.word	0x80080000
 8003c04:	50040300 	.word	0x50040300
 8003c08:	50040000 	.word	0x50040000
 8003c0c:	c7520000 	.word	0xc7520000
 8003c10:	2000002c 	.word	0x2000002c
 8003c14:	053e2d63 	.word	0x053e2d63
 8003c18:	cb840000 	.word	0xcb840000
 8003c1c:	80000001 	.word	0x80000001

08003c20 <ADC_ConversionStop>:
  *
  *         (1) On STM32WB series, parameter not available on devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b088      	sub	sp, #32
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
 8003c28:	6039      	str	r1, [r7, #0]
    }
    
  }
#else
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4618      	mov	r0, r3
 8003c38:	f7ff f984 	bl	8002f44 <LL_ADC_REG_IsConversionOngoing>
 8003c3c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4618      	mov	r0, r3
 8003c44:	f7ff f9a5 	bl	8002f92 <LL_ADC_INJ_IsConversionOngoing>
 8003c48:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d103      	bne.n	8003c58 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	f000 8098 	beq.w	8003d88 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	68db      	ldr	r3, [r3, #12]
 8003c5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d02a      	beq.n	8003cbc <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	7e5b      	ldrb	r3, [r3, #25]
 8003c6a:	2b01      	cmp	r3, #1
 8003c6c:	d126      	bne.n	8003cbc <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	7e1b      	ldrb	r3, [r3, #24]
 8003c72:	2b01      	cmp	r3, #1
 8003c74:	d122      	bne.n	8003cbc <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003c76:	2301      	movs	r3, #1
 8003c78:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003c7a:	e014      	b.n	8003ca6 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	4a45      	ldr	r2, [pc, #276]	@ (8003d94 <ADC_ConversionStop+0x174>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d90d      	bls.n	8003ca0 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c88:	f043 0210 	orr.w	r2, r3, #16
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c94:	f043 0201 	orr.w	r2, r3, #1
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e074      	b.n	8003d8a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003ca0:	69fb      	ldr	r3, [r7, #28]
 8003ca2:	3301      	adds	r3, #1
 8003ca4:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cb0:	2b40      	cmp	r3, #64	@ 0x40
 8003cb2:	d1e3      	bne.n	8003c7c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	2240      	movs	r2, #64	@ 0x40
 8003cba:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003cbc:	69bb      	ldr	r3, [r7, #24]
 8003cbe:	2b02      	cmp	r3, #2
 8003cc0:	d014      	beq.n	8003cec <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f7ff f93c 	bl	8002f44 <LL_ADC_REG_IsConversionOngoing>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d00c      	beq.n	8003cec <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f7ff f8f9 	bl	8002ece <LL_ADC_IsDisableOngoing>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d104      	bne.n	8003cec <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f7ff f918 	bl	8002f1c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003cec:	69bb      	ldr	r3, [r7, #24]
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d014      	beq.n	8003d1c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f7ff f94b 	bl	8002f92 <LL_ADC_INJ_IsConversionOngoing>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d00c      	beq.n	8003d1c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4618      	mov	r0, r3
 8003d08:	f7ff f8e1 	bl	8002ece <LL_ADC_IsDisableOngoing>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d104      	bne.n	8003d1c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4618      	mov	r0, r3
 8003d18:	f7ff f927 	bl	8002f6a <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003d1c:	69bb      	ldr	r3, [r7, #24]
 8003d1e:	2b02      	cmp	r3, #2
 8003d20:	d005      	beq.n	8003d2e <ADC_ConversionStop+0x10e>
 8003d22:	69bb      	ldr	r3, [r7, #24]
 8003d24:	2b03      	cmp	r3, #3
 8003d26:	d105      	bne.n	8003d34 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003d28:	230c      	movs	r3, #12
 8003d2a:	617b      	str	r3, [r7, #20]
        break;
 8003d2c:	e005      	b.n	8003d3a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003d2e:	2308      	movs	r3, #8
 8003d30:	617b      	str	r3, [r7, #20]
        break;
 8003d32:	e002      	b.n	8003d3a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003d34:	2304      	movs	r3, #4
 8003d36:	617b      	str	r3, [r7, #20]
        break;
 8003d38:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003d3a:	f7fe fee3 	bl	8002b04 <HAL_GetTick>
 8003d3e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003d40:	e01b      	b.n	8003d7a <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003d42:	f7fe fedf 	bl	8002b04 <HAL_GetTick>
 8003d46:	4602      	mov	r2, r0
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	1ad3      	subs	r3, r2, r3
 8003d4c:	2b05      	cmp	r3, #5
 8003d4e:	d914      	bls.n	8003d7a <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	689a      	ldr	r2, [r3, #8]
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	4013      	ands	r3, r2
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d00d      	beq.n	8003d7a <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d62:	f043 0210 	orr.w	r2, r3, #16
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d6e:	f043 0201 	orr.w	r2, r3, #1
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	e007      	b.n	8003d8a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	689a      	ldr	r2, [r3, #8]
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	4013      	ands	r3, r2
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d1dc      	bne.n	8003d42 <ADC_ConversionStop+0x122>

  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return HAL status */
  return HAL_OK;
 8003d88:	2300      	movs	r3, #0
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3720      	adds	r7, #32
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	a33fffff 	.word	0xa33fffff

08003d98 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b084      	sub	sp, #16
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003da0:	2300      	movs	r3, #0
 8003da2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4618      	mov	r0, r3
 8003daa:	f7ff f87d 	bl	8002ea8 <LL_ADC_IsEnabled>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d15e      	bne.n	8003e72 <ADC_Enable+0xda>
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	689a      	ldr	r2, [r3, #8]
 8003dba:	4b30      	ldr	r3, [pc, #192]	@ (8003e7c <ADC_Enable+0xe4>)
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d00d      	beq.n	8003dde <ADC_Enable+0x46>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dc6:	f043 0210 	orr.w	r2, r3, #16
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dd2:	f043 0201 	orr.w	r2, r3, #1
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e04a      	b.n	8003e74 <ADC_Enable+0xdc>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4618      	mov	r0, r3
 8003de4:	f7ff f838 	bl	8002e58 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003de8:	4825      	ldr	r0, [pc, #148]	@ (8003e80 <ADC_Enable+0xe8>)
 8003dea:	f7fe fef5 	bl	8002bd8 <LL_ADC_GetCommonPathInternalCh>
 8003dee:	4603      	mov	r3, r0
 8003df0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d00f      	beq.n	8003e18 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003df8:	4b22      	ldr	r3, [pc, #136]	@ (8003e84 <ADC_Enable+0xec>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	099b      	lsrs	r3, r3, #6
 8003dfe:	4a22      	ldr	r2, [pc, #136]	@ (8003e88 <ADC_Enable+0xf0>)
 8003e00:	fba2 2303 	umull	r2, r3, r2, r3
 8003e04:	099b      	lsrs	r3, r3, #6
 8003e06:	3301      	adds	r3, #1
 8003e08:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8003e0a:	e002      	b.n	8003e12 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	3b01      	subs	r3, #1
 8003e10:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d1f9      	bne.n	8003e0c <ADC_Enable+0x74>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8003e18:	f7fe fe74 	bl	8002b04 <HAL_GetTick>
 8003e1c:	60f8      	str	r0, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e1e:	e021      	b.n	8003e64 <ADC_Enable+0xcc>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4618      	mov	r0, r3
 8003e26:	f7ff f83f 	bl	8002ea8 <LL_ADC_IsEnabled>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d104      	bne.n	8003e3a <ADC_Enable+0xa2>
        {
          LL_ADC_Enable(hadc->Instance);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4618      	mov	r0, r3
 8003e36:	f7ff f80f 	bl	8002e58 <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003e3a:	f7fe fe63 	bl	8002b04 <HAL_GetTick>
 8003e3e:	4602      	mov	r2, r0
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	1ad3      	subs	r3, r2, r3
 8003e44:	2b02      	cmp	r3, #2
 8003e46:	d90d      	bls.n	8003e64 <ADC_Enable+0xcc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e4c:	f043 0210 	orr.w	r2, r3, #16
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	655a      	str	r2, [r3, #84]	@ 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e58:	f043 0201 	orr.w	r2, r3, #1
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	659a      	str	r2, [r3, #88]	@ 0x58
          
          return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e007      	b.n	8003e74 <ADC_Enable+0xdc>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 0301 	and.w	r3, r3, #1
 8003e6e:	2b01      	cmp	r3, #1
 8003e70:	d1d6      	bne.n	8003e20 <ADC_Enable+0x88>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003e72:	2300      	movs	r3, #0
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	3710      	adds	r7, #16
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	8000003f 	.word	0x8000003f
 8003e80:	50040300 	.word	0x50040300
 8003e84:	2000002c 	.word	0x2000002c
 8003e88:	053e2d63 	.word	0x053e2d63

08003e8c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b084      	sub	sp, #16
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4618      	mov	r0, r3
 8003e9a:	f7ff f818 	bl	8002ece <LL_ADC_IsDisableOngoing>
 8003e9e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f7fe ffff 	bl	8002ea8 <LL_ADC_IsEnabled>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d047      	beq.n	8003f40 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d144      	bne.n	8003f40 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
#else
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	f003 030d 	and.w	r3, r3, #13
 8003ec0:	2b01      	cmp	r3, #1
 8003ec2:	d10c      	bne.n	8003ede <ADC_Disable+0x52>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f7fe ffd9 	bl	8002e80 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	2203      	movs	r2, #3
 8003ed4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003ed6:	f7fe fe15 	bl	8002b04 <HAL_GetTick>
 8003eda:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003edc:	e029      	b.n	8003f32 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ee2:	f043 0210 	orr.w	r2, r3, #16
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eee:	f043 0201 	orr.w	r2, r3, #1
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e023      	b.n	8003f42 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003efa:	f7fe fe03 	bl	8002b04 <HAL_GetTick>
 8003efe:	4602      	mov	r2, r0
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	2b02      	cmp	r3, #2
 8003f06:	d914      	bls.n	8003f32 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	f003 0301 	and.w	r3, r3, #1
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d00d      	beq.n	8003f32 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f1a:	f043 0210 	orr.w	r2, r3, #16
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f26:	f043 0201 	orr.w	r2, r3, #1
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e007      	b.n	8003f42 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	f003 0301 	and.w	r3, r3, #1
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d1dc      	bne.n	8003efa <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003f40:	2300      	movs	r3, #0
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3710      	adds	r7, #16
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}

08003f4a <LL_ADC_StartCalibration>:
{
 8003f4a:	b480      	push	{r7}
 8003f4c:	b083      	sub	sp, #12
 8003f4e:	af00      	add	r7, sp, #0
 8003f50:	6078      	str	r0, [r7, #4]
 8003f52:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003f5c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003f60:	683a      	ldr	r2, [r7, #0]
 8003f62:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003f66:	4313      	orrs	r3, r2
 8003f68:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	609a      	str	r2, [r3, #8]
}
 8003f70:	bf00      	nop
 8003f72:	370c      	adds	r7, #12
 8003f74:	46bd      	mov	sp, r7
 8003f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7a:	4770      	bx	lr

08003f7c <LL_ADC_IsCalibrationOnGoing>:
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b083      	sub	sp, #12
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003f8c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003f90:	d101      	bne.n	8003f96 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003f92:	2301      	movs	r3, #1
 8003f94:	e000      	b.n	8003f98 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003f96:	2300      	movs	r3, #0
}
 8003f98:	4618      	mov	r0, r3
 8003f9a:	370c      	adds	r7, #12
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr

08003fa4 <HAL_ADCEx_Calibration_Start>:
  *
  *         (1) On STM32WB series, parameter not available on devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b084      	sub	sp, #16
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
 8003fac:	6039      	str	r1, [r7, #0]
  uint32_t adc_clk_async_presc;
  __IO uint32_t delay_cpu_cycles;
#endif /* ADC_SUPPORT_2_5_MSPS */

  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d101      	bne.n	8003fc0 <HAL_ADCEx_Calibration_Start+0x1c>
 8003fbc:	2302      	movs	r3, #2
 8003fbe:	e04d      	b.n	800405c <HAL_ADCEx_Calibration_Start+0xb8>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003fc8:	6878      	ldr	r0, [r7, #4]
 8003fca:	f7ff ff5f 	bl	8003e8c <ADC_Disable>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003fd2:	7bfb      	ldrb	r3, [r7, #15]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d136      	bne.n	8004046 <HAL_ADCEx_Calibration_Start+0xa2>
#if defined(ADC_SUPPORT_2_5_MSPS)
    ADC_STATE_CLR_SET(hadc->State,
                      HAL_ADC_STATE_REG_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
#else
    ADC_STATE_CLR_SET(hadc->State,
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fdc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003fe0:	f023 0302 	bic.w	r3, r3, #2
 8003fe4:	f043 0202 	orr.w	r2, r3, #2
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	655a      	str	r2, [r3, #84]	@ 0x54
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);

#else
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	6839      	ldr	r1, [r7, #0]
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	f7ff ffa9 	bl	8003f4a <LL_ADC_StartCalibration>
#endif /* ADC_SUPPORT_2_5_MSPS */

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003ff8:	e014      	b.n	8004024 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	3301      	adds	r3, #1
 8003ffe:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	4a18      	ldr	r2, [pc, #96]	@ (8004064 <HAL_ADCEx_Calibration_Start+0xc0>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d90d      	bls.n	8004024 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800400c:	f023 0312 	bic.w	r3, r3, #18
 8004010:	f043 0210 	orr.w	r2, r3, #16
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	e01b      	b.n	800405c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4618      	mov	r0, r3
 800402a:	f7ff ffa7 	bl	8003f7c <LL_ADC_IsCalibrationOnGoing>
 800402e:	4603      	mov	r3, r0
 8004030:	2b00      	cmp	r3, #0
 8004032:	d1e2      	bne.n	8003ffa <HAL_ADCEx_Calibration_Start+0x56>
    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
#endif /* ADC_SUPPORT_2_5_MSPS */

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004038:	f023 0303 	bic.w	r3, r3, #3
 800403c:	f043 0201 	orr.w	r2, r3, #1
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	655a      	str	r2, [r3, #84]	@ 0x54
 8004044:	e005      	b.n	8004052 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800404a:	f043 0210 	orr.w	r2, r3, #16
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800405a:	7bfb      	ldrb	r3, [r7, #15]
}
 800405c:	4618      	mov	r0, r3
 800405e:	3710      	adds	r7, #16
 8004060:	46bd      	mov	sp, r7
 8004062:	bd80      	pop	{r7, pc}
 8004064:	00026aaa 	.word	0x00026aaa

08004068 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004068:	b480      	push	{r7}
 800406a:	b085      	sub	sp, #20
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	f003 0307 	and.w	r3, r3, #7
 8004076:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004078:	4b0c      	ldr	r3, [pc, #48]	@ (80040ac <__NVIC_SetPriorityGrouping+0x44>)
 800407a:	68db      	ldr	r3, [r3, #12]
 800407c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800407e:	68ba      	ldr	r2, [r7, #8]
 8004080:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004084:	4013      	ands	r3, r2
 8004086:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004090:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004094:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004098:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800409a:	4a04      	ldr	r2, [pc, #16]	@ (80040ac <__NVIC_SetPriorityGrouping+0x44>)
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	60d3      	str	r3, [r2, #12]
}
 80040a0:	bf00      	nop
 80040a2:	3714      	adds	r7, #20
 80040a4:	46bd      	mov	sp, r7
 80040a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040aa:	4770      	bx	lr
 80040ac:	e000ed00 	.word	0xe000ed00

080040b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80040b0:	b480      	push	{r7}
 80040b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80040b4:	4b04      	ldr	r3, [pc, #16]	@ (80040c8 <__NVIC_GetPriorityGrouping+0x18>)
 80040b6:	68db      	ldr	r3, [r3, #12]
 80040b8:	0a1b      	lsrs	r3, r3, #8
 80040ba:	f003 0307 	and.w	r3, r3, #7
}
 80040be:	4618      	mov	r0, r3
 80040c0:	46bd      	mov	sp, r7
 80040c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c6:	4770      	bx	lr
 80040c8:	e000ed00 	.word	0xe000ed00

080040cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b083      	sub	sp, #12
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	4603      	mov	r3, r0
 80040d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	db0b      	blt.n	80040f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80040de:	79fb      	ldrb	r3, [r7, #7]
 80040e0:	f003 021f 	and.w	r2, r3, #31
 80040e4:	4907      	ldr	r1, [pc, #28]	@ (8004104 <__NVIC_EnableIRQ+0x38>)
 80040e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040ea:	095b      	lsrs	r3, r3, #5
 80040ec:	2001      	movs	r0, #1
 80040ee:	fa00 f202 	lsl.w	r2, r0, r2
 80040f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80040f6:	bf00      	nop
 80040f8:	370c      	adds	r7, #12
 80040fa:	46bd      	mov	sp, r7
 80040fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004100:	4770      	bx	lr
 8004102:	bf00      	nop
 8004104:	e000e100 	.word	0xe000e100

08004108 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004108:	b480      	push	{r7}
 800410a:	b083      	sub	sp, #12
 800410c:	af00      	add	r7, sp, #0
 800410e:	4603      	mov	r3, r0
 8004110:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004116:	2b00      	cmp	r3, #0
 8004118:	db12      	blt.n	8004140 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800411a:	79fb      	ldrb	r3, [r7, #7]
 800411c:	f003 021f 	and.w	r2, r3, #31
 8004120:	490a      	ldr	r1, [pc, #40]	@ (800414c <__NVIC_DisableIRQ+0x44>)
 8004122:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004126:	095b      	lsrs	r3, r3, #5
 8004128:	2001      	movs	r0, #1
 800412a:	fa00 f202 	lsl.w	r2, r0, r2
 800412e:	3320      	adds	r3, #32
 8004130:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8004134:	f3bf 8f4f 	dsb	sy
}
 8004138:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800413a:	f3bf 8f6f 	isb	sy
}
 800413e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004140:	bf00      	nop
 8004142:	370c      	adds	r7, #12
 8004144:	46bd      	mov	sp, r7
 8004146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414a:	4770      	bx	lr
 800414c:	e000e100 	.word	0xe000e100

08004150 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8004150:	b480      	push	{r7}
 8004152:	b083      	sub	sp, #12
 8004154:	af00      	add	r7, sp, #0
 8004156:	4603      	mov	r3, r0
 8004158:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800415a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800415e:	2b00      	cmp	r3, #0
 8004160:	db0c      	blt.n	800417c <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004162:	79fb      	ldrb	r3, [r7, #7]
 8004164:	f003 021f 	and.w	r2, r3, #31
 8004168:	4907      	ldr	r1, [pc, #28]	@ (8004188 <__NVIC_SetPendingIRQ+0x38>)
 800416a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800416e:	095b      	lsrs	r3, r3, #5
 8004170:	2001      	movs	r0, #1
 8004172:	fa00 f202 	lsl.w	r2, r0, r2
 8004176:	3340      	adds	r3, #64	@ 0x40
 8004178:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800417c:	bf00      	nop
 800417e:	370c      	adds	r7, #12
 8004180:	46bd      	mov	sp, r7
 8004182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004186:	4770      	bx	lr
 8004188:	e000e100 	.word	0xe000e100

0800418c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800418c:	b480      	push	{r7}
 800418e:	b083      	sub	sp, #12
 8004190:	af00      	add	r7, sp, #0
 8004192:	4603      	mov	r3, r0
 8004194:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800419a:	2b00      	cmp	r3, #0
 800419c:	db0c      	blt.n	80041b8 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800419e:	79fb      	ldrb	r3, [r7, #7]
 80041a0:	f003 021f 	and.w	r2, r3, #31
 80041a4:	4907      	ldr	r1, [pc, #28]	@ (80041c4 <__NVIC_ClearPendingIRQ+0x38>)
 80041a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041aa:	095b      	lsrs	r3, r3, #5
 80041ac:	2001      	movs	r0, #1
 80041ae:	fa00 f202 	lsl.w	r2, r0, r2
 80041b2:	3360      	adds	r3, #96	@ 0x60
 80041b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80041b8:	bf00      	nop
 80041ba:	370c      	adds	r7, #12
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr
 80041c4:	e000e100 	.word	0xe000e100

080041c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80041c8:	b480      	push	{r7}
 80041ca:	b083      	sub	sp, #12
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	4603      	mov	r3, r0
 80041d0:	6039      	str	r1, [r7, #0]
 80041d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	db0a      	blt.n	80041f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	b2da      	uxtb	r2, r3
 80041e0:	490c      	ldr	r1, [pc, #48]	@ (8004214 <__NVIC_SetPriority+0x4c>)
 80041e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041e6:	0112      	lsls	r2, r2, #4
 80041e8:	b2d2      	uxtb	r2, r2
 80041ea:	440b      	add	r3, r1
 80041ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80041f0:	e00a      	b.n	8004208 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	b2da      	uxtb	r2, r3
 80041f6:	4908      	ldr	r1, [pc, #32]	@ (8004218 <__NVIC_SetPriority+0x50>)
 80041f8:	79fb      	ldrb	r3, [r7, #7]
 80041fa:	f003 030f 	and.w	r3, r3, #15
 80041fe:	3b04      	subs	r3, #4
 8004200:	0112      	lsls	r2, r2, #4
 8004202:	b2d2      	uxtb	r2, r2
 8004204:	440b      	add	r3, r1
 8004206:	761a      	strb	r2, [r3, #24]
}
 8004208:	bf00      	nop
 800420a:	370c      	adds	r7, #12
 800420c:	46bd      	mov	sp, r7
 800420e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004212:	4770      	bx	lr
 8004214:	e000e100 	.word	0xe000e100
 8004218:	e000ed00 	.word	0xe000ed00

0800421c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800421c:	b480      	push	{r7}
 800421e:	b089      	sub	sp, #36	@ 0x24
 8004220:	af00      	add	r7, sp, #0
 8004222:	60f8      	str	r0, [r7, #12]
 8004224:	60b9      	str	r1, [r7, #8]
 8004226:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	f003 0307 	and.w	r3, r3, #7
 800422e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004230:	69fb      	ldr	r3, [r7, #28]
 8004232:	f1c3 0307 	rsb	r3, r3, #7
 8004236:	2b04      	cmp	r3, #4
 8004238:	bf28      	it	cs
 800423a:	2304      	movcs	r3, #4
 800423c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800423e:	69fb      	ldr	r3, [r7, #28]
 8004240:	3304      	adds	r3, #4
 8004242:	2b06      	cmp	r3, #6
 8004244:	d902      	bls.n	800424c <NVIC_EncodePriority+0x30>
 8004246:	69fb      	ldr	r3, [r7, #28]
 8004248:	3b03      	subs	r3, #3
 800424a:	e000      	b.n	800424e <NVIC_EncodePriority+0x32>
 800424c:	2300      	movs	r3, #0
 800424e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004250:	f04f 32ff 	mov.w	r2, #4294967295
 8004254:	69bb      	ldr	r3, [r7, #24]
 8004256:	fa02 f303 	lsl.w	r3, r2, r3
 800425a:	43da      	mvns	r2, r3
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	401a      	ands	r2, r3
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004264:	f04f 31ff 	mov.w	r1, #4294967295
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	fa01 f303 	lsl.w	r3, r1, r3
 800426e:	43d9      	mvns	r1, r3
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004274:	4313      	orrs	r3, r2
         );
}
 8004276:	4618      	mov	r0, r3
 8004278:	3724      	adds	r7, #36	@ 0x24
 800427a:	46bd      	mov	sp, r7
 800427c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004280:	4770      	bx	lr
	...

08004284 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b082      	sub	sp, #8
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	3b01      	subs	r3, #1
 8004290:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004294:	d301      	bcc.n	800429a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004296:	2301      	movs	r3, #1
 8004298:	e00f      	b.n	80042ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800429a:	4a0a      	ldr	r2, [pc, #40]	@ (80042c4 <SysTick_Config+0x40>)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	3b01      	subs	r3, #1
 80042a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80042a2:	210f      	movs	r1, #15
 80042a4:	f04f 30ff 	mov.w	r0, #4294967295
 80042a8:	f7ff ff8e 	bl	80041c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80042ac:	4b05      	ldr	r3, [pc, #20]	@ (80042c4 <SysTick_Config+0x40>)
 80042ae:	2200      	movs	r2, #0
 80042b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80042b2:	4b04      	ldr	r3, [pc, #16]	@ (80042c4 <SysTick_Config+0x40>)
 80042b4:	2207      	movs	r2, #7
 80042b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80042b8:	2300      	movs	r3, #0
}
 80042ba:	4618      	mov	r0, r3
 80042bc:	3708      	adds	r7, #8
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}
 80042c2:	bf00      	nop
 80042c4:	e000e010 	.word	0xe000e010

080042c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b082      	sub	sp, #8
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	f7ff fec9 	bl	8004068 <__NVIC_SetPriorityGrouping>
}
 80042d6:	bf00      	nop
 80042d8:	3708      	adds	r7, #8
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}

080042de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80042de:	b580      	push	{r7, lr}
 80042e0:	b086      	sub	sp, #24
 80042e2:	af00      	add	r7, sp, #0
 80042e4:	4603      	mov	r3, r0
 80042e6:	60b9      	str	r1, [r7, #8]
 80042e8:	607a      	str	r2, [r7, #4]
 80042ea:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80042ec:	f7ff fee0 	bl	80040b0 <__NVIC_GetPriorityGrouping>
 80042f0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80042f2:	687a      	ldr	r2, [r7, #4]
 80042f4:	68b9      	ldr	r1, [r7, #8]
 80042f6:	6978      	ldr	r0, [r7, #20]
 80042f8:	f7ff ff90 	bl	800421c <NVIC_EncodePriority>
 80042fc:	4602      	mov	r2, r0
 80042fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004302:	4611      	mov	r1, r2
 8004304:	4618      	mov	r0, r3
 8004306:	f7ff ff5f 	bl	80041c8 <__NVIC_SetPriority>
}
 800430a:	bf00      	nop
 800430c:	3718      	adds	r7, #24
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}

08004312 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004312:	b580      	push	{r7, lr}
 8004314:	b082      	sub	sp, #8
 8004316:	af00      	add	r7, sp, #0
 8004318:	4603      	mov	r3, r0
 800431a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800431c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004320:	4618      	mov	r0, r3
 8004322:	f7ff fed3 	bl	80040cc <__NVIC_EnableIRQ>
}
 8004326:	bf00      	nop
 8004328:	3708      	adds	r7, #8
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}

0800432e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800432e:	b580      	push	{r7, lr}
 8004330:	b082      	sub	sp, #8
 8004332:	af00      	add	r7, sp, #0
 8004334:	4603      	mov	r3, r0
 8004336:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004338:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800433c:	4618      	mov	r0, r3
 800433e:	f7ff fee3 	bl	8004108 <__NVIC_DisableIRQ>
}
 8004342:	bf00      	nop
 8004344:	3708      	adds	r7, #8
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}

0800434a <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800434a:	b580      	push	{r7, lr}
 800434c:	b082      	sub	sp, #8
 800434e:	af00      	add	r7, sp, #0
 8004350:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f7ff ff96 	bl	8004284 <SysTick_Config>
 8004358:	4603      	mov	r3, r0
}
 800435a:	4618      	mov	r0, r3
 800435c:	3708      	adds	r7, #8
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}

08004362 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8004362:	b580      	push	{r7, lr}
 8004364:	b082      	sub	sp, #8
 8004366:	af00      	add	r7, sp, #0
 8004368:	4603      	mov	r3, r0
 800436a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 800436c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004370:	4618      	mov	r0, r3
 8004372:	f7ff feed 	bl	8004150 <__NVIC_SetPendingIRQ>
}
 8004376:	bf00      	nop
 8004378:	3708      	adds	r7, #8
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}

0800437e <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800437e:	b580      	push	{r7, lr}
 8004380:	b082      	sub	sp, #8
 8004382:	af00      	add	r7, sp, #0
 8004384:	4603      	mov	r3, r0
 8004386:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8004388:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800438c:	4618      	mov	r0, r3
 800438e:	f7ff fefd 	bl	800418c <__NVIC_ClearPendingIRQ>
}
 8004392:	bf00      	nop
 8004394:	3708      	adds	r7, #8
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}

0800439a <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800439a:	b580      	push	{r7, lr}
 800439c:	b084      	sub	sp, #16
 800439e:	af00      	add	r7, sp, #0
 80043a0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043a2:	2300      	movs	r3, #0
 80043a4:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80043ac:	b2db      	uxtb	r3, r3
 80043ae:	2b02      	cmp	r3, #2
 80043b0:	d005      	beq.n	80043be <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2204      	movs	r2, #4
 80043b6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	73fb      	strb	r3, [r7, #15]
 80043bc:	e047      	b.n	800444e <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	681a      	ldr	r2, [r3, #0]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f022 020e 	bic.w	r2, r2, #14
 80043cc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f022 0201 	bic.w	r2, r2, #1
 80043dc:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80043ec:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043f2:	f003 021c 	and.w	r2, r3, #28
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043fa:	2101      	movs	r1, #1
 80043fc:	fa01 f202 	lsl.w	r2, r1, r2
 8004400:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004406:	687a      	ldr	r2, [r7, #4]
 8004408:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800440a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004410:	2b00      	cmp	r3, #0
 8004412:	d00c      	beq.n	800442e <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004418:	681a      	ldr	r2, [r3, #0]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800441e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004422:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004428:	687a      	ldr	r2, [r7, #4]
 800442a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800442c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2201      	movs	r2, #1
 8004432:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004442:	2b00      	cmp	r3, #0
 8004444:	d003      	beq.n	800444e <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	4798      	blx	r3
    }
  }
  return status;
 800444e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004450:	4618      	mov	r0, r3
 8004452:	3710      	adds	r7, #16
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}

08004458 <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004458:	b480      	push	{r7}
 800445a:	b083      	sub	sp, #12
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004466:	b2db      	uxtb	r3, r3
}
 8004468:	4618      	mov	r0, r3
 800446a:	370c      	adds	r7, #12
 800446c:	46bd      	mov	sp, r7
 800446e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004472:	4770      	bx	lr

08004474 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b086      	sub	sp, #24
 8004478:	af00      	add	r7, sp, #0
 800447a:	60f8      	str	r0, [r7, #12]
 800447c:	60b9      	str	r1, [r7, #8]
 800447e:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_ADDR_ALIGNED_64BITS(Address));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004482:	4b1c      	ldr	r3, [pc, #112]	@ (80044f4 <HAL_FLASH_Program+0x80>)
 8004484:	781b      	ldrb	r3, [r3, #0]
 8004486:	2b01      	cmp	r3, #1
 8004488:	d101      	bne.n	800448e <HAL_FLASH_Program+0x1a>
 800448a:	2302      	movs	r3, #2
 800448c:	e02d      	b.n	80044ea <HAL_FLASH_Program+0x76>
 800448e:	4b19      	ldr	r3, [pc, #100]	@ (80044f4 <HAL_FLASH_Program+0x80>)
 8004490:	2201      	movs	r2, #1
 8004492:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004494:	4b17      	ldr	r3, [pc, #92]	@ (80044f4 <HAL_FLASH_Program+0x80>)
 8004496:	2200      	movs	r2, #0
 8004498:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800449a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800449e:	f000 f869 	bl	8004574 <FLASH_WaitForLastOperation>
 80044a2:	4603      	mov	r3, r0
 80044a4:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80044a6:	7dfb      	ldrb	r3, [r7, #23]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d11a      	bne.n	80044e2 <HAL_FLASH_Program+0x6e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d105      	bne.n	80044be <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80044b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80044b6:	68b8      	ldr	r0, [r7, #8]
 80044b8:	f000 f8ca 	bl	8004650 <FLASH_Program_DoubleWord>
 80044bc:	e004      	b.n	80044c8 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 64 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	4619      	mov	r1, r3
 80044c2:	68b8      	ldr	r0, [r7, #8]
 80044c4:	f008 ffa4 	bl	800d410 <__FLASH_Program_Fast_veneer>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80044c8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80044cc:	f000 f852 	bl	8004574 <FLASH_WaitForLastOperation>
 80044d0:	4603      	mov	r3, r0
 80044d2:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    CLEAR_BIT(FLASH->CR, TypeProgram);
 80044d4:	4b08      	ldr	r3, [pc, #32]	@ (80044f8 <HAL_FLASH_Program+0x84>)
 80044d6:	695a      	ldr	r2, [r3, #20]
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	43db      	mvns	r3, r3
 80044dc:	4906      	ldr	r1, [pc, #24]	@ (80044f8 <HAL_FLASH_Program+0x84>)
 80044de:	4013      	ands	r3, r2
 80044e0:	614b      	str	r3, [r1, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80044e2:	4b04      	ldr	r3, [pc, #16]	@ (80044f4 <HAL_FLASH_Program+0x80>)
 80044e4:	2200      	movs	r2, #0
 80044e6:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 80044e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80044ea:	4618      	mov	r0, r3
 80044ec:	3718      	adds	r7, #24
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}
 80044f2:	bf00      	nop
 80044f4:	200003b0 	.word	0x200003b0
 80044f8:	58004000 	.word	0x58004000

080044fc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b083      	sub	sp, #12
 8004500:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004502:	2300      	movs	r3, #0
 8004504:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8004506:	4b0b      	ldr	r3, [pc, #44]	@ (8004534 <HAL_FLASH_Unlock+0x38>)
 8004508:	695b      	ldr	r3, [r3, #20]
 800450a:	2b00      	cmp	r3, #0
 800450c:	da0b      	bge.n	8004526 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800450e:	4b09      	ldr	r3, [pc, #36]	@ (8004534 <HAL_FLASH_Unlock+0x38>)
 8004510:	4a09      	ldr	r2, [pc, #36]	@ (8004538 <HAL_FLASH_Unlock+0x3c>)
 8004512:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004514:	4b07      	ldr	r3, [pc, #28]	@ (8004534 <HAL_FLASH_Unlock+0x38>)
 8004516:	4a09      	ldr	r2, [pc, #36]	@ (800453c <HAL_FLASH_Unlock+0x40>)
 8004518:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800451a:	4b06      	ldr	r3, [pc, #24]	@ (8004534 <HAL_FLASH_Unlock+0x38>)
 800451c:	695b      	ldr	r3, [r3, #20]
 800451e:	2b00      	cmp	r3, #0
 8004520:	da01      	bge.n	8004526 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8004526:	79fb      	ldrb	r3, [r7, #7]
}
 8004528:	4618      	mov	r0, r3
 800452a:	370c      	adds	r7, #12
 800452c:	46bd      	mov	sp, r7
 800452e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004532:	4770      	bx	lr
 8004534:	58004000 	.word	0x58004000
 8004538:	45670123 	.word	0x45670123
 800453c:	cdef89ab 	.word	0xcdef89ab

08004540 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004540:	b480      	push	{r7}
 8004542:	b083      	sub	sp, #12
 8004544:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004546:	2300      	movs	r3, #0
 8004548:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  /* @Note  The lock and unlock procedure is done only using CR registers even from CPU2 */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800454a:	4b09      	ldr	r3, [pc, #36]	@ (8004570 <HAL_FLASH_Lock+0x30>)
 800454c:	695b      	ldr	r3, [r3, #20]
 800454e:	4a08      	ldr	r2, [pc, #32]	@ (8004570 <HAL_FLASH_Lock+0x30>)
 8004550:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004554:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) == 0U)
 8004556:	4b06      	ldr	r3, [pc, #24]	@ (8004570 <HAL_FLASH_Lock+0x30>)
 8004558:	695b      	ldr	r3, [r3, #20]
 800455a:	2b00      	cmp	r3, #0
 800455c:	db01      	blt.n	8004562 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8004562:	79fb      	ldrb	r3, [r7, #7]
}
 8004564:	4618      	mov	r0, r3
 8004566:	370c      	adds	r7, #12
 8004568:	46bd      	mov	sp, r7
 800456a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456e:	4770      	bx	lr
 8004570:	58004000 	.word	0x58004000

08004574 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout Maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b084      	sub	sp, #16
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 800457c:	f7fe fac2 	bl	8002b04 <HAL_GetTick>
 8004580:	60b8      	str	r0, [r7, #8]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004582:	e009      	b.n	8004598 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8004584:	f7fe fabe 	bl	8002b04 <HAL_GetTick>
 8004588:	4602      	mov	r2, r0
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	687a      	ldr	r2, [r7, #4]
 8004590:	429a      	cmp	r2, r3
 8004592:	d801      	bhi.n	8004598 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8004594:	2303      	movs	r3, #3
 8004596:	e053      	b.n	8004640 <FLASH_WaitForLastOperation+0xcc>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004598:	4b2b      	ldr	r3, [pc, #172]	@ (8004648 <FLASH_WaitForLastOperation+0xd4>)
 800459a:	691b      	ldr	r3, [r3, #16]
 800459c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045a4:	d0ee      	beq.n	8004584 <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = FLASH->SR;
 80045a6:	4b28      	ldr	r3, [pc, #160]	@ (8004648 <FLASH_WaitForLastOperation+0xd4>)
 80045a8:	691b      	ldr	r3, [r3, #16]
 80045aa:	60fb      	str	r3, [r7, #12]

  /* Check FLASH End of Operation flag */
  if ((error & FLASH_FLAG_EOP) != 0U)
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f003 0301 	and.w	r3, r3, #1
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d002      	beq.n	80045bc <FLASH_WaitForLastOperation+0x48>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80045b6:	4b24      	ldr	r3, [pc, #144]	@ (8004648 <FLASH_WaitForLastOperation+0xd4>)
 80045b8:	2201      	movs	r2, #1
 80045ba:	611a      	str	r2, [r3, #16]

  /* Workaround for BZ 70309 :
     - OPTVERR is always set at power-up due to failure of engi bytes checking
     - FLASH_WaitForLastOperation() is called at the beginning of erase or program
       operations, so the bit will be clear when performing first operation */
  if ((error & FLASH_FLAG_OPTVERR) != 0U)
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d007      	beq.n	80045d6 <FLASH_WaitForLastOperation+0x62>
  {
    /* Clear FLASH OPTVERR bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80045c6:	4b20      	ldr	r3, [pc, #128]	@ (8004648 <FLASH_WaitForLastOperation+0xd4>)
 80045c8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80045cc:	611a      	str	r2, [r3, #16]

    /* Clear OPTVERR bit in "error" variable to not treat it as error */
    error &= ~FLASH_FLAG_OPTVERR;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80045d4:	60fb      	str	r3, [r7, #12]
  }

  /* Now update error variable to only error value */
  error &= FLASH_FLAG_SR_ERRORS;
 80045d6:	68fa      	ldr	r2, [r7, #12]
 80045d8:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 80045dc:	4013      	ands	r3, r2
 80045de:	60fb      	str	r3, [r7, #12]

  /* clear error flags */
  __HAL_FLASH_CLEAR_FLAG(error);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045e6:	d307      	bcc.n	80045f8 <FLASH_WaitForLastOperation+0x84>
 80045e8:	4b17      	ldr	r3, [pc, #92]	@ (8004648 <FLASH_WaitForLastOperation+0xd4>)
 80045ea:	699a      	ldr	r2, [r3, #24]
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80045f2:	4915      	ldr	r1, [pc, #84]	@ (8004648 <FLASH_WaitForLastOperation+0xd4>)
 80045f4:	4313      	orrs	r3, r2
 80045f6:	618b      	str	r3, [r1, #24]
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d004      	beq.n	800460c <FLASH_WaitForLastOperation+0x98>
 8004602:	4a11      	ldr	r2, [pc, #68]	@ (8004648 <FLASH_WaitForLastOperation+0xd4>)
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800460a:	6113      	str	r3, [r2, #16]

  if (error != 0U)
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d00e      	beq.n	8004630 <FLASH_WaitForLastOperation+0xbc>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 8004612:	4a0e      	ldr	r2, [pc, #56]	@ (800464c <FLASH_WaitForLastOperation+0xd8>)
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	6053      	str	r3, [r2, #4]

    return HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	e011      	b.n	8004640 <FLASH_WaitForLastOperation+0xcc>
  }

  /* Wait for control register to be written */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 800461c:	f7fe fa72 	bl	8002b04 <HAL_GetTick>
 8004620:	4602      	mov	r2, r0
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	1ad3      	subs	r3, r2, r3
 8004626:	687a      	ldr	r2, [r7, #4]
 8004628:	429a      	cmp	r2, r3
 800462a:	d801      	bhi.n	8004630 <FLASH_WaitForLastOperation+0xbc>
    {
      return HAL_TIMEOUT;
 800462c:	2303      	movs	r3, #3
 800462e:	e007      	b.n	8004640 <FLASH_WaitForLastOperation+0xcc>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
 8004630:	4b05      	ldr	r3, [pc, #20]	@ (8004648 <FLASH_WaitForLastOperation+0xd4>)
 8004632:	691b      	ldr	r3, [r3, #16]
 8004634:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004638:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800463c:	d0ee      	beq.n	800461c <FLASH_WaitForLastOperation+0xa8>
    }
  }

  return HAL_OK;
 800463e:	2300      	movs	r3, #0
}
 8004640:	4618      	mov	r0, r3
 8004642:	3710      	adds	r7, #16
 8004644:	46bd      	mov	sp, r7
 8004646:	bd80      	pop	{r7, pc}
 8004648:	58004000 	.word	0x58004000
 800464c:	200003b0 	.word	0x200003b0

08004650 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004650:	b480      	push	{r7}
 8004652:	b085      	sub	sp, #20
 8004654:	af00      	add	r7, sp, #0
 8004656:	60f8      	str	r0, [r7, #12]
 8004658:	e9c7 2300 	strd	r2, r3, [r7]
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 800465c:	4b0e      	ldr	r3, [pc, #56]	@ (8004698 <FLASH_Program_DoubleWord+0x48>)
 800465e:	695b      	ldr	r3, [r3, #20]
 8004660:	4a0d      	ldr	r2, [pc, #52]	@ (8004698 <FLASH_Program_DoubleWord+0x48>)
 8004662:	f043 0301 	orr.w	r3, r3, #1
 8004666:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	683a      	ldr	r2, [r7, #0]
 800466c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800466e:	f3bf 8f6f 	isb	sy
}
 8004672:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8004674:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004678:	f04f 0200 	mov.w	r2, #0
 800467c:	f04f 0300 	mov.w	r3, #0
 8004680:	000a      	movs	r2, r1
 8004682:	2300      	movs	r3, #0
 8004684:	68f9      	ldr	r1, [r7, #12]
 8004686:	3104      	adds	r1, #4
 8004688:	4613      	mov	r3, r2
 800468a:	600b      	str	r3, [r1, #0]
}
 800468c:	bf00      	nop
 800468e:	3714      	adds	r7, #20
 8004690:	46bd      	mov	sp, r7
 8004692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004696:	4770      	bx	lr
 8004698:	58004000 	.word	0x58004000

0800469c <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b084      	sub	sp, #16
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
 80046a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80046a6:	4b24      	ldr	r3, [pc, #144]	@ (8004738 <HAL_FLASHEx_Erase+0x9c>)
 80046a8:	781b      	ldrb	r3, [r3, #0]
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d101      	bne.n	80046b2 <HAL_FLASHEx_Erase+0x16>
 80046ae:	2302      	movs	r3, #2
 80046b0:	e03d      	b.n	800472e <HAL_FLASHEx_Erase+0x92>
 80046b2:	4b21      	ldr	r3, [pc, #132]	@ (8004738 <HAL_FLASHEx_Erase+0x9c>)
 80046b4:	2201      	movs	r2, #1
 80046b6:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80046b8:	4b1f      	ldr	r3, [pc, #124]	@ (8004738 <HAL_FLASHEx_Erase+0x9c>)
 80046ba:	2200      	movs	r2, #0
 80046bc:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80046be:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80046c2:	f7ff ff57 	bl	8004574 <FLASH_WaitForLastOperation>
 80046c6:	4603      	mov	r3, r0
 80046c8:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80046ca:	7bfb      	ldrb	r3, [r7, #15]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d12a      	bne.n	8004726 <HAL_FLASHEx_Erase+0x8a>
  {
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_PAGES)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	2b02      	cmp	r3, #2
 80046d6:	d124      	bne.n	8004722 <HAL_FLASHEx_Erase+0x86>
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	f04f 32ff 	mov.w	r2, #4294967295
 80046de:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	60bb      	str	r3, [r7, #8]
 80046e6:	e012      	b.n	800470e <HAL_FLASHEx_Erase+0x72>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 80046e8:	68b8      	ldr	r0, [r7, #8]
 80046ea:	f000 f827 	bl	800473c <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80046ee:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80046f2:	f7ff ff3f 	bl	8004574 <FLASH_WaitForLastOperation>
 80046f6:	4603      	mov	r3, r0
 80046f8:	73fb      	strb	r3, [r7, #15]

        if (status != HAL_OK)
 80046fa:	7bfb      	ldrb	r3, [r7, #15]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d003      	beq.n	8004708 <HAL_FLASHEx_Erase+0x6c>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	68ba      	ldr	r2, [r7, #8]
 8004704:	601a      	str	r2, [r3, #0]
          break;
 8004706:	e00a      	b.n	800471e <HAL_FLASHEx_Erase+0x82>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	3301      	adds	r3, #1
 800470c:	60bb      	str	r3, [r7, #8]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	685a      	ldr	r2, [r3, #4]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	4413      	add	r3, r2
 8004718:	68ba      	ldr	r2, [r7, #8]
 800471a:	429a      	cmp	r2, r3
 800471c:	d3e4      	bcc.n	80046e8 <HAL_FLASHEx_Erase+0x4c>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      FLASH_AcknowledgePageErase();
 800471e:	f000 f86f 	bl	8004800 <FLASH_AcknowledgePageErase>
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8004722:	f000 f825 	bl	8004770 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004726:	4b04      	ldr	r3, [pc, #16]	@ (8004738 <HAL_FLASHEx_Erase+0x9c>)
 8004728:	2200      	movs	r2, #0
 800472a:	701a      	strb	r2, [r3, #0]

  return status;
 800472c:	7bfb      	ldrb	r3, [r7, #15]
}
 800472e:	4618      	mov	r0, r3
 8004730:	3710      	adds	r7, #16
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
 8004736:	bf00      	nop
 8004738:	200003b0 	.word	0x200003b0

0800473c <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 800473c:	b480      	push	{r7}
 800473e:	b083      	sub	sp, #12
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_PAGE(Page));

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 8004744:	4b09      	ldr	r3, [pc, #36]	@ (800476c <FLASH_PageErase+0x30>)
 8004746:	695b      	ldr	r3, [r3, #20]
 8004748:	f423 62ff 	bic.w	r2, r3, #2040	@ 0x7f8
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	00db      	lsls	r3, r3, #3
 8004750:	4313      	orrs	r3, r2
 8004752:	4a06      	ldr	r2, [pc, #24]	@ (800476c <FLASH_PageErase+0x30>)
 8004754:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004758:	f043 0302 	orr.w	r3, r3, #2
 800475c:	6153      	str	r3, [r2, #20]
}
 800475e:	bf00      	nop
 8004760:	370c      	adds	r7, #12
 8004762:	46bd      	mov	sp, r7
 8004764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004768:	4770      	bx	lr
 800476a:	bf00      	nop
 800476c:	58004000 	.word	0x58004000

08004770 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
static void FLASH_FlushCaches(void)
{
 8004770:	b480      	push	{r7}
 8004772:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == FLASH_ACR_ICEN)
 8004774:	4b21      	ldr	r3, [pc, #132]	@ (80047fc <FLASH_FlushCaches+0x8c>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800477c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004780:	d117      	bne.n	80047b2 <FLASH_FlushCaches+0x42>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004782:	4b1e      	ldr	r3, [pc, #120]	@ (80047fc <FLASH_FlushCaches+0x8c>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4a1d      	ldr	r2, [pc, #116]	@ (80047fc <FLASH_FlushCaches+0x8c>)
 8004788:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800478c:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800478e:	4b1b      	ldr	r3, [pc, #108]	@ (80047fc <FLASH_FlushCaches+0x8c>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a1a      	ldr	r2, [pc, #104]	@ (80047fc <FLASH_FlushCaches+0x8c>)
 8004794:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004798:	6013      	str	r3, [r2, #0]
 800479a:	4b18      	ldr	r3, [pc, #96]	@ (80047fc <FLASH_FlushCaches+0x8c>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a17      	ldr	r2, [pc, #92]	@ (80047fc <FLASH_FlushCaches+0x8c>)
 80047a0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80047a4:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80047a6:	4b15      	ldr	r3, [pc, #84]	@ (80047fc <FLASH_FlushCaches+0x8c>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a14      	ldr	r2, [pc, #80]	@ (80047fc <FLASH_FlushCaches+0x8c>)
 80047ac:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80047b0:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == FLASH_ACR_DCEN)
 80047b2:	4b12      	ldr	r3, [pc, #72]	@ (80047fc <FLASH_FlushCaches+0x8c>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047be:	d117      	bne.n	80047f0 <FLASH_FlushCaches+0x80>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80047c0:	4b0e      	ldr	r3, [pc, #56]	@ (80047fc <FLASH_FlushCaches+0x8c>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a0d      	ldr	r2, [pc, #52]	@ (80047fc <FLASH_FlushCaches+0x8c>)
 80047c6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80047ca:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80047cc:	4b0b      	ldr	r3, [pc, #44]	@ (80047fc <FLASH_FlushCaches+0x8c>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a0a      	ldr	r2, [pc, #40]	@ (80047fc <FLASH_FlushCaches+0x8c>)
 80047d2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80047d6:	6013      	str	r3, [r2, #0]
 80047d8:	4b08      	ldr	r3, [pc, #32]	@ (80047fc <FLASH_FlushCaches+0x8c>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a07      	ldr	r2, [pc, #28]	@ (80047fc <FLASH_FlushCaches+0x8c>)
 80047de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80047e2:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80047e4:	4b05      	ldr	r3, [pc, #20]	@ (80047fc <FLASH_FlushCaches+0x8c>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4a04      	ldr	r2, [pc, #16]	@ (80047fc <FLASH_FlushCaches+0x8c>)
 80047ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80047ee:	6013      	str	r3, [r2, #0]
  }
}
 80047f0:	bf00      	nop
 80047f2:	46bd      	mov	sp, r7
 80047f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f8:	4770      	bx	lr
 80047fa:	bf00      	nop
 80047fc:	58004000 	.word	0x58004000

08004800 <FLASH_AcknowledgePageErase>:
/**
  * @brief  Acknlowldge the page erase operation.
  * @retval None
  */
static void FLASH_AcknowledgePageErase(void)
{
 8004800:	b480      	push	{r7}
 8004802:	af00      	add	r7, sp, #0
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8004804:	4b06      	ldr	r3, [pc, #24]	@ (8004820 <FLASH_AcknowledgePageErase+0x20>)
 8004806:	695b      	ldr	r3, [r3, #20]
 8004808:	4a05      	ldr	r2, [pc, #20]	@ (8004820 <FLASH_AcknowledgePageErase+0x20>)
 800480a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800480e:	f023 0302 	bic.w	r3, r3, #2
 8004812:	6153      	str	r3, [r2, #20]
}
 8004814:	bf00      	nop
 8004816:	46bd      	mov	sp, r7
 8004818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481c:	4770      	bx	lr
 800481e:	bf00      	nop
 8004820:	58004000 	.word	0x58004000

08004824 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004824:	b480      	push	{r7}
 8004826:	b087      	sub	sp, #28
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
 800482c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800482e:	2300      	movs	r3, #0
 8004830:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004832:	e14c      	b.n	8004ace <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	681a      	ldr	r2, [r3, #0]
 8004838:	2101      	movs	r1, #1
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	fa01 f303 	lsl.w	r3, r1, r3
 8004840:	4013      	ands	r3, r2
 8004842:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2b00      	cmp	r3, #0
 8004848:	f000 813e 	beq.w	8004ac8 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	f003 0303 	and.w	r3, r3, #3
 8004854:	2b01      	cmp	r3, #1
 8004856:	d005      	beq.n	8004864 <HAL_GPIO_Init+0x40>
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	f003 0303 	and.w	r3, r3, #3
 8004860:	2b02      	cmp	r3, #2
 8004862:	d130      	bne.n	80048c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	689b      	ldr	r3, [r3, #8]
 8004868:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	005b      	lsls	r3, r3, #1
 800486e:	2203      	movs	r2, #3
 8004870:	fa02 f303 	lsl.w	r3, r2, r3
 8004874:	43db      	mvns	r3, r3
 8004876:	693a      	ldr	r2, [r7, #16]
 8004878:	4013      	ands	r3, r2
 800487a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	68da      	ldr	r2, [r3, #12]
 8004880:	697b      	ldr	r3, [r7, #20]
 8004882:	005b      	lsls	r3, r3, #1
 8004884:	fa02 f303 	lsl.w	r3, r2, r3
 8004888:	693a      	ldr	r2, [r7, #16]
 800488a:	4313      	orrs	r3, r2
 800488c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	693a      	ldr	r2, [r7, #16]
 8004892:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800489a:	2201      	movs	r2, #1
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	fa02 f303 	lsl.w	r3, r2, r3
 80048a2:	43db      	mvns	r3, r3
 80048a4:	693a      	ldr	r2, [r7, #16]
 80048a6:	4013      	ands	r3, r2
 80048a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	091b      	lsrs	r3, r3, #4
 80048b0:	f003 0201 	and.w	r2, r3, #1
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	fa02 f303 	lsl.w	r3, r2, r3
 80048ba:	693a      	ldr	r2, [r7, #16]
 80048bc:	4313      	orrs	r3, r2
 80048be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	693a      	ldr	r2, [r7, #16]
 80048c4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	f003 0303 	and.w	r3, r3, #3
 80048ce:	2b03      	cmp	r3, #3
 80048d0:	d017      	beq.n	8004902 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	68db      	ldr	r3, [r3, #12]
 80048d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	005b      	lsls	r3, r3, #1
 80048dc:	2203      	movs	r2, #3
 80048de:	fa02 f303 	lsl.w	r3, r2, r3
 80048e2:	43db      	mvns	r3, r3
 80048e4:	693a      	ldr	r2, [r7, #16]
 80048e6:	4013      	ands	r3, r2
 80048e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	689a      	ldr	r2, [r3, #8]
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	005b      	lsls	r3, r3, #1
 80048f2:	fa02 f303 	lsl.w	r3, r2, r3
 80048f6:	693a      	ldr	r2, [r7, #16]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	693a      	ldr	r2, [r7, #16]
 8004900:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	f003 0303 	and.w	r3, r3, #3
 800490a:	2b02      	cmp	r3, #2
 800490c:	d123      	bne.n	8004956 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	08da      	lsrs	r2, r3, #3
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	3208      	adds	r2, #8
 8004916:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800491a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	f003 0307 	and.w	r3, r3, #7
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	220f      	movs	r2, #15
 8004926:	fa02 f303 	lsl.w	r3, r2, r3
 800492a:	43db      	mvns	r3, r3
 800492c:	693a      	ldr	r2, [r7, #16]
 800492e:	4013      	ands	r3, r2
 8004930:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	691a      	ldr	r2, [r3, #16]
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	f003 0307 	and.w	r3, r3, #7
 800493c:	009b      	lsls	r3, r3, #2
 800493e:	fa02 f303 	lsl.w	r3, r2, r3
 8004942:	693a      	ldr	r2, [r7, #16]
 8004944:	4313      	orrs	r3, r2
 8004946:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	08da      	lsrs	r2, r3, #3
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	3208      	adds	r2, #8
 8004950:	6939      	ldr	r1, [r7, #16]
 8004952:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	005b      	lsls	r3, r3, #1
 8004960:	2203      	movs	r2, #3
 8004962:	fa02 f303 	lsl.w	r3, r2, r3
 8004966:	43db      	mvns	r3, r3
 8004968:	693a      	ldr	r2, [r7, #16]
 800496a:	4013      	ands	r3, r2
 800496c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	f003 0203 	and.w	r2, r3, #3
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	005b      	lsls	r3, r3, #1
 800497a:	fa02 f303 	lsl.w	r3, r2, r3
 800497e:	693a      	ldr	r2, [r7, #16]
 8004980:	4313      	orrs	r3, r2
 8004982:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	693a      	ldr	r2, [r7, #16]
 8004988:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004992:	2b00      	cmp	r3, #0
 8004994:	f000 8098 	beq.w	8004ac8 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8004998:	4a54      	ldr	r2, [pc, #336]	@ (8004aec <HAL_GPIO_Init+0x2c8>)
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	089b      	lsrs	r3, r3, #2
 800499e:	3302      	adds	r3, #2
 80049a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	f003 0303 	and.w	r3, r3, #3
 80049ac:	009b      	lsls	r3, r3, #2
 80049ae:	220f      	movs	r2, #15
 80049b0:	fa02 f303 	lsl.w	r3, r2, r3
 80049b4:	43db      	mvns	r3, r3
 80049b6:	693a      	ldr	r2, [r7, #16]
 80049b8:	4013      	ands	r3, r2
 80049ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80049c2:	d019      	beq.n	80049f8 <HAL_GPIO_Init+0x1d4>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	4a4a      	ldr	r2, [pc, #296]	@ (8004af0 <HAL_GPIO_Init+0x2cc>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d013      	beq.n	80049f4 <HAL_GPIO_Init+0x1d0>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	4a49      	ldr	r2, [pc, #292]	@ (8004af4 <HAL_GPIO_Init+0x2d0>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d00d      	beq.n	80049f0 <HAL_GPIO_Init+0x1cc>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	4a48      	ldr	r2, [pc, #288]	@ (8004af8 <HAL_GPIO_Init+0x2d4>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d007      	beq.n	80049ec <HAL_GPIO_Init+0x1c8>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	4a47      	ldr	r2, [pc, #284]	@ (8004afc <HAL_GPIO_Init+0x2d8>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d101      	bne.n	80049e8 <HAL_GPIO_Init+0x1c4>
 80049e4:	2304      	movs	r3, #4
 80049e6:	e008      	b.n	80049fa <HAL_GPIO_Init+0x1d6>
 80049e8:	2307      	movs	r3, #7
 80049ea:	e006      	b.n	80049fa <HAL_GPIO_Init+0x1d6>
 80049ec:	2303      	movs	r3, #3
 80049ee:	e004      	b.n	80049fa <HAL_GPIO_Init+0x1d6>
 80049f0:	2302      	movs	r3, #2
 80049f2:	e002      	b.n	80049fa <HAL_GPIO_Init+0x1d6>
 80049f4:	2301      	movs	r3, #1
 80049f6:	e000      	b.n	80049fa <HAL_GPIO_Init+0x1d6>
 80049f8:	2300      	movs	r3, #0
 80049fa:	697a      	ldr	r2, [r7, #20]
 80049fc:	f002 0203 	and.w	r2, r2, #3
 8004a00:	0092      	lsls	r2, r2, #2
 8004a02:	4093      	lsls	r3, r2
 8004a04:	693a      	ldr	r2, [r7, #16]
 8004a06:	4313      	orrs	r3, r2
 8004a08:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004a0a:	4938      	ldr	r1, [pc, #224]	@ (8004aec <HAL_GPIO_Init+0x2c8>)
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	089b      	lsrs	r3, r3, #2
 8004a10:	3302      	adds	r3, #2
 8004a12:	693a      	ldr	r2, [r7, #16]
 8004a14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004a18:	4b39      	ldr	r3, [pc, #228]	@ (8004b00 <HAL_GPIO_Init+0x2dc>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	43db      	mvns	r3, r3
 8004a22:	693a      	ldr	r2, [r7, #16]
 8004a24:	4013      	ands	r3, r2
 8004a26:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d003      	beq.n	8004a3c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8004a34:	693a      	ldr	r2, [r7, #16]
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004a3c:	4a30      	ldr	r2, [pc, #192]	@ (8004b00 <HAL_GPIO_Init+0x2dc>)
 8004a3e:	693b      	ldr	r3, [r7, #16]
 8004a40:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004a42:	4b2f      	ldr	r3, [pc, #188]	@ (8004b00 <HAL_GPIO_Init+0x2dc>)
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	43db      	mvns	r3, r3
 8004a4c:	693a      	ldr	r2, [r7, #16]
 8004a4e:	4013      	ands	r3, r2
 8004a50:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d003      	beq.n	8004a66 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8004a5e:	693a      	ldr	r2, [r7, #16]
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	4313      	orrs	r3, r2
 8004a64:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004a66:	4a26      	ldr	r2, [pc, #152]	@ (8004b00 <HAL_GPIO_Init+0x2dc>)
 8004a68:	693b      	ldr	r3, [r7, #16]
 8004a6a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004a6c:	4b24      	ldr	r3, [pc, #144]	@ (8004b00 <HAL_GPIO_Init+0x2dc>)
 8004a6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	43db      	mvns	r3, r3
 8004a78:	693a      	ldr	r2, [r7, #16]
 8004a7a:	4013      	ands	r3, r2
 8004a7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d003      	beq.n	8004a92 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8004a8a:	693a      	ldr	r2, [r7, #16]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004a92:	4a1b      	ldr	r2, [pc, #108]	@ (8004b00 <HAL_GPIO_Init+0x2dc>)
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8004a9a:	4b19      	ldr	r3, [pc, #100]	@ (8004b00 <HAL_GPIO_Init+0x2dc>)
 8004a9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004aa0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	43db      	mvns	r3, r3
 8004aa6:	693a      	ldr	r2, [r7, #16]
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d003      	beq.n	8004ac0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8004ab8:	693a      	ldr	r2, [r7, #16]
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	4313      	orrs	r3, r2
 8004abe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004ac0:	4a0f      	ldr	r2, [pc, #60]	@ (8004b00 <HAL_GPIO_Init+0x2dc>)
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	3301      	adds	r3, #1
 8004acc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	681a      	ldr	r2, [r3, #0]
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	fa22 f303 	lsr.w	r3, r2, r3
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	f47f aeab 	bne.w	8004834 <HAL_GPIO_Init+0x10>
  }
}
 8004ade:	bf00      	nop
 8004ae0:	bf00      	nop
 8004ae2:	371c      	adds	r7, #28
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aea:	4770      	bx	lr
 8004aec:	40010000 	.word	0x40010000
 8004af0:	48000400 	.word	0x48000400
 8004af4:	48000800 	.word	0x48000800
 8004af8:	48000c00 	.word	0x48000c00
 8004afc:	48001000 	.word	0x48001000
 8004b00:	58000800 	.word	0x58000800

08004b04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b083      	sub	sp, #12
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
 8004b0c:	460b      	mov	r3, r1
 8004b0e:	807b      	strh	r3, [r7, #2]
 8004b10:	4613      	mov	r3, r2
 8004b12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004b14:	787b      	ldrb	r3, [r7, #1]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d003      	beq.n	8004b22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004b1a:	887a      	ldrh	r2, [r7, #2]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004b20:	e002      	b.n	8004b28 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004b22:	887a      	ldrh	r2, [r7, #2]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004b28:	bf00      	nop
 8004b2a:	370c      	adds	r7, #12
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b32:	4770      	bx	lr

08004b34 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b085      	sub	sp, #20
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
 8004b3c:	460b      	mov	r3, r1
 8004b3e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	695b      	ldr	r3, [r3, #20]
 8004b44:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004b46:	887a      	ldrh	r2, [r7, #2]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	4013      	ands	r3, r2
 8004b4c:	041a      	lsls	r2, r3, #16
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	43d9      	mvns	r1, r3
 8004b52:	887b      	ldrh	r3, [r7, #2]
 8004b54:	400b      	ands	r3, r1
 8004b56:	431a      	orrs	r2, r3
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	619a      	str	r2, [r3, #24]
}
 8004b5c:	bf00      	nop
 8004b5e:	3714      	adds	r7, #20
 8004b60:	46bd      	mov	sp, r7
 8004b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b66:	4770      	bx	lr

08004b68 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b082      	sub	sp, #8
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	4603      	mov	r3, r0
 8004b70:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004b72:	4b08      	ldr	r3, [pc, #32]	@ (8004b94 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004b74:	68da      	ldr	r2, [r3, #12]
 8004b76:	88fb      	ldrh	r3, [r7, #6]
 8004b78:	4013      	ands	r3, r2
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d006      	beq.n	8004b8c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004b7e:	4a05      	ldr	r2, [pc, #20]	@ (8004b94 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004b80:	88fb      	ldrh	r3, [r7, #6]
 8004b82:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004b84:	88fb      	ldrh	r3, [r7, #6]
 8004b86:	4618      	mov	r0, r3
 8004b88:	f7fd fbf0 	bl	800236c <HAL_GPIO_EXTI_Callback>
  }
}
 8004b8c:	bf00      	nop
 8004b8e:	3708      	adds	r7, #8
 8004b90:	46bd      	mov	sp, r7
 8004b92:	bd80      	pop	{r7, pc}
 8004b94:	58000800 	.word	0x58000800

08004b98 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b082      	sub	sp, #8
 8004b9c:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8004b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8004bc8 <HAL_HSEM_IRQHandler+0x30>)
 8004ba0:	68db      	ldr	r3, [r3, #12]
 8004ba2:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8004ba4:	4b08      	ldr	r3, [pc, #32]	@ (8004bc8 <HAL_HSEM_IRQHandler+0x30>)
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	43db      	mvns	r3, r3
 8004bac:	4906      	ldr	r1, [pc, #24]	@ (8004bc8 <HAL_HSEM_IRQHandler+0x30>)
 8004bae:	4013      	ands	r3, r2
 8004bb0:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8004bb2:	4a05      	ldr	r2, [pc, #20]	@ (8004bc8 <HAL_HSEM_IRQHandler+0x30>)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8004bb8:	6878      	ldr	r0, [r7, #4]
 8004bba:	f000 f807 	bl	8004bcc <HAL_HSEM_FreeCallback>
}
 8004bbe:	bf00      	nop
 8004bc0:	3708      	adds	r7, #8
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}
 8004bc6:	bf00      	nop
 8004bc8:	58001500 	.word	0x58001500

08004bcc <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b083      	sub	sp, #12
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8004bd4:	bf00      	nop
 8004bd6:	370c      	adds	r7, #12
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bde:	4770      	bx	lr

08004be0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b082      	sub	sp, #8
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d101      	bne.n	8004bf2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e08d      	b.n	8004d0e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d106      	bne.n	8004c0c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2200      	movs	r2, #0
 8004c02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f7fd fd30 	bl	800266c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2224      	movs	r2, #36	@ 0x24
 8004c10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f022 0201 	bic.w	r2, r2, #1
 8004c22:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	685a      	ldr	r2, [r3, #4]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004c30:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	689a      	ldr	r2, [r3, #8]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004c40:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	68db      	ldr	r3, [r3, #12]
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d107      	bne.n	8004c5a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	689a      	ldr	r2, [r3, #8]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004c56:	609a      	str	r2, [r3, #8]
 8004c58:	e006      	b.n	8004c68 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	689a      	ldr	r2, [r3, #8]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004c66:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	68db      	ldr	r3, [r3, #12]
 8004c6c:	2b02      	cmp	r3, #2
 8004c6e:	d108      	bne.n	8004c82 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	685a      	ldr	r2, [r3, #4]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c7e:	605a      	str	r2, [r3, #4]
 8004c80:	e007      	b.n	8004c92 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	685a      	ldr	r2, [r3, #4]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c90:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	687a      	ldr	r2, [r7, #4]
 8004c9a:	6812      	ldr	r2, [r2, #0]
 8004c9c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004ca0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004ca4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	68da      	ldr	r2, [r3, #12]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004cb4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	691a      	ldr	r2, [r3, #16]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	695b      	ldr	r3, [r3, #20]
 8004cbe:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	699b      	ldr	r3, [r3, #24]
 8004cc6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	430a      	orrs	r2, r1
 8004cce:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	69d9      	ldr	r1, [r3, #28]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6a1a      	ldr	r2, [r3, #32]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	430a      	orrs	r2, r1
 8004cde:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	681a      	ldr	r2, [r3, #0]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f042 0201 	orr.w	r2, r2, #1
 8004cee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2220      	movs	r2, #32
 8004cfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2200      	movs	r2, #0
 8004d02:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2200      	movs	r2, #0
 8004d08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004d0c:	2300      	movs	r3, #0
}
 8004d0e:	4618      	mov	r0, r3
 8004d10:	3708      	adds	r7, #8
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
	...

08004d18 <HAL_I2C_Slave_Seq_Transmit_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                                uint32_t XferOptions)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b086      	sub	sp, #24
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	60f8      	str	r0, [r7, #12]
 8004d20:	60b9      	str	r1, [r7, #8]
 8004d22:	603b      	str	r3, [r7, #0]
 8004d24:	4613      	mov	r3, r2
 8004d26:	80fb      	strh	r3, [r7, #6]
  FlagStatus tmp;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d2e:	b2db      	uxtb	r3, r3
 8004d30:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004d34:	2b28      	cmp	r3, #40	@ 0x28
 8004d36:	f040 8098 	bne.w	8004e6a <HAL_I2C_Slave_Seq_Transmit_IT+0x152>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d002      	beq.n	8004d46 <HAL_I2C_Slave_Seq_Transmit_IT+0x2e>
 8004d40:	88fb      	ldrh	r3, [r7, #6]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d105      	bne.n	8004d52 <HAL_I2C_Slave_Seq_Transmit_IT+0x3a>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d4c:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e08c      	b.n	8004e6c <HAL_I2C_Slave_Seq_Transmit_IT+0x154>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004d52:	f248 0101 	movw	r1, #32769	@ 0x8001
 8004d56:	68f8      	ldr	r0, [r7, #12]
 8004d58:	f001 fbd0 	bl	80064fc <I2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004d62:	2b01      	cmp	r3, #1
 8004d64:	d101      	bne.n	8004d6a <HAL_I2C_Slave_Seq_Transmit_IT+0x52>
 8004d66:	2302      	movs	r3, #2
 8004d68:	e080      	b.n	8004e6c <HAL_I2C_Slave_Seq_Transmit_IT+0x154>
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave RX state to TX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d7c:	d12a      	bne.n	8004dd4 <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
    {
      /* Disable associated Interrupts */
      I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004d7e:	2102      	movs	r1, #2
 8004d80:	68f8      	ldr	r0, [r7, #12]
 8004d82:	f001 fbbb 	bl	80064fc <I2C_Disable_IRQ>

#if defined(HAL_DMA_MODULE_ENABLED)
      /* Abort DMA Xfer if any */
      if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004d90:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d94:	d11e      	bne.n	8004dd4 <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
      {
        hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004da4:	601a      	str	r2, [r3, #0]

        if (hi2c->hdmarx != NULL)
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d012      	beq.n	8004dd4 <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004db2:	4a30      	ldr	r2, [pc, #192]	@ (8004e74 <HAL_I2C_Slave_Seq_Transmit_IT+0x15c>)
 8004db4:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA RX */
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f7ff faed 	bl	800439a <HAL_DMA_Abort_IT>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d006      	beq.n	8004dd4 <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dcc:	68fa      	ldr	r2, [r7, #12]
 8004dce:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004dd0:	4610      	mov	r0, r2
 8004dd2:	4798      	blx	r3
        }
      }
#endif /* HAL_DMA_MODULE_ENABLED */
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2229      	movs	r2, #41	@ 0x29
 8004dd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	2220      	movs	r2, #32
 8004de0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	2200      	movs	r2, #0
 8004de8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	685a      	ldr	r2, [r3, #4]
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004df8:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	68ba      	ldr	r2, [r7, #8]
 8004dfe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	88fa      	ldrh	r2, [r7, #6]
 8004e04:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e0a:	b29a      	uxth	r2, r3
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = XferOptions;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	683a      	ldr	r2, [r7, #0]
 8004e14:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	4a17      	ldr	r2, [pc, #92]	@ (8004e78 <HAL_I2C_Slave_Seq_Transmit_IT+0x160>)
 8004e1a:	635a      	str	r2, [r3, #52]	@ 0x34

    tmp = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	699b      	ldr	r3, [r3, #24]
 8004e22:	f003 0308 	and.w	r3, r3, #8
 8004e26:	2b08      	cmp	r3, #8
 8004e28:	bf0c      	ite	eq
 8004e2a:	2301      	moveq	r3, #1
 8004e2c:	2300      	movne	r3, #0
 8004e2e:	b2db      	uxtb	r3, r3
 8004e30:	75fb      	strb	r3, [r7, #23]
    if ((I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE) && (tmp != RESET))
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	699b      	ldr	r3, [r3, #24]
 8004e38:	0c1b      	lsrs	r3, r3, #16
 8004e3a:	b2db      	uxtb	r3, r3
 8004e3c:	f003 0301 	and.w	r3, r3, #1
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	2b01      	cmp	r3, #1
 8004e44:	d106      	bne.n	8004e54 <HAL_I2C_Slave_Seq_Transmit_IT+0x13c>
 8004e46:	7dfb      	ldrb	r3, [r7, #23]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d003      	beq.n	8004e54 <HAL_I2C_Slave_Seq_Transmit_IT+0x13c>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	2208      	movs	r2, #8
 8004e52:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2200      	movs	r2, #0
 8004e58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
 8004e5c:	f248 0101 	movw	r1, #32769	@ 0x8001
 8004e60:	68f8      	ldr	r0, [r7, #12]
 8004e62:	f001 fac7 	bl	80063f4 <I2C_Enable_IRQ>

    return HAL_OK;
 8004e66:	2300      	movs	r3, #0
 8004e68:	e000      	b.n	8004e6c <HAL_I2C_Slave_Seq_Transmit_IT+0x154>
  }
  else
  {
    return HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
  }
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3718      	adds	r7, #24
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}
 8004e74:	08006353 	.word	0x08006353
 8004e78:	0800517b 	.word	0x0800517b

08004e7c <HAL_I2C_Slave_Seq_Receive_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                               uint32_t XferOptions)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b086      	sub	sp, #24
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	60f8      	str	r0, [r7, #12]
 8004e84:	60b9      	str	r1, [r7, #8]
 8004e86:	603b      	str	r3, [r7, #0]
 8004e88:	4613      	mov	r3, r2
 8004e8a:	80fb      	strh	r3, [r7, #6]
  FlagStatus tmp;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e92:	b2db      	uxtb	r3, r3
 8004e94:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004e98:	2b28      	cmp	r3, #40	@ 0x28
 8004e9a:	f040 8098 	bne.w	8004fce <HAL_I2C_Slave_Seq_Receive_IT+0x152>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d002      	beq.n	8004eaa <HAL_I2C_Slave_Seq_Receive_IT+0x2e>
 8004ea4:	88fb      	ldrh	r3, [r7, #6]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d105      	bne.n	8004eb6 <HAL_I2C_Slave_Seq_Receive_IT+0x3a>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004eb0:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	e08c      	b.n	8004fd0 <HAL_I2C_Slave_Seq_Receive_IT+0x154>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004eb6:	f248 0102 	movw	r1, #32770	@ 0x8002
 8004eba:	68f8      	ldr	r0, [r7, #12]
 8004ebc:	f001 fb1e 	bl	80064fc <I2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	d101      	bne.n	8004ece <HAL_I2C_Slave_Seq_Receive_IT+0x52>
 8004eca:	2302      	movs	r3, #2
 8004ecc:	e080      	b.n	8004fd0 <HAL_I2C_Slave_Seq_Receive_IT+0x154>
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	2201      	movs	r2, #1
 8004ed2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave TX state to RX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	2b29      	cmp	r3, #41	@ 0x29
 8004ee0:	d12a      	bne.n	8004f38 <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
    {
      /* Disable associated Interrupts */
      I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004ee2:	2101      	movs	r1, #1
 8004ee4:	68f8      	ldr	r0, [r7, #12]
 8004ee6:	f001 fb09 	bl	80064fc <I2C_Disable_IRQ>

#if defined(HAL_DMA_MODULE_ENABLED)
      if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ef4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004ef8:	d11e      	bne.n	8004f38 <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
      {
        hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004f08:	601a      	str	r2, [r3, #0]

        /* Abort DMA Xfer if any */
        if (hi2c->hdmatx != NULL)
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d012      	beq.n	8004f38 <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f16:	4a30      	ldr	r2, [pc, #192]	@ (8004fd8 <HAL_I2C_Slave_Seq_Receive_IT+0x15c>)
 8004f18:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA TX */
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f7ff fa3b 	bl	800439a <HAL_DMA_Abort_IT>
 8004f24:	4603      	mov	r3, r0
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d006      	beq.n	8004f38 <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f30:	68fa      	ldr	r2, [r7, #12]
 8004f32:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004f34:	4610      	mov	r0, r2
 8004f36:	4798      	blx	r3
        }
      }
#endif /* HAL_DMA_MODULE_ENABLED */
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	222a      	movs	r2, #42	@ 0x2a
 8004f3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2220      	movs	r2, #32
 8004f44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	685a      	ldr	r2, [r3, #4]
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004f5c:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	68ba      	ldr	r2, [r7, #8]
 8004f62:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	88fa      	ldrh	r2, [r7, #6]
 8004f68:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f6e:	b29a      	uxth	r2, r3
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = XferOptions;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	683a      	ldr	r2, [r7, #0]
 8004f78:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	4a17      	ldr	r2, [pc, #92]	@ (8004fdc <HAL_I2C_Slave_Seq_Receive_IT+0x160>)
 8004f7e:	635a      	str	r2, [r3, #52]	@ 0x34

    tmp = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	699b      	ldr	r3, [r3, #24]
 8004f86:	f003 0308 	and.w	r3, r3, #8
 8004f8a:	2b08      	cmp	r3, #8
 8004f8c:	bf0c      	ite	eq
 8004f8e:	2301      	moveq	r3, #1
 8004f90:	2300      	movne	r3, #0
 8004f92:	b2db      	uxtb	r3, r3
 8004f94:	75fb      	strb	r3, [r7, #23]
    if ((I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT) && (tmp != RESET))
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	699b      	ldr	r3, [r3, #24]
 8004f9c:	0c1b      	lsrs	r3, r3, #16
 8004f9e:	b2db      	uxtb	r3, r3
 8004fa0:	f003 0301 	and.w	r3, r3, #1
 8004fa4:	b2db      	uxtb	r3, r3
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d106      	bne.n	8004fb8 <HAL_I2C_Slave_Seq_Receive_IT+0x13c>
 8004faa:	7dfb      	ldrb	r3, [r7, #23]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d003      	beq.n	8004fb8 <HAL_I2C_Slave_Seq_Receive_IT+0x13c>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	2208      	movs	r2, #8
 8004fb6:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	2200      	movs	r2, #0
 8004fbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
 8004fc0:	f248 0102 	movw	r1, #32770	@ 0x8002
 8004fc4:	68f8      	ldr	r0, [r7, #12]
 8004fc6:	f001 fa15 	bl	80063f4 <I2C_Enable_IRQ>

    return HAL_OK;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	e000      	b.n	8004fd0 <HAL_I2C_Slave_Seq_Receive_IT+0x154>
  }
  else
  {
    return HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
  }
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3718      	adds	r7, #24
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}
 8004fd8:	08006353 	.word	0x08006353
 8004fdc:	0800517b 	.word	0x0800517b

08004fe0 <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b082      	sub	sp, #8
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fee:	b2db      	uxtb	r3, r3
 8004ff0:	2b20      	cmp	r3, #32
 8004ff2:	d10d      	bne.n	8005010 <HAL_I2C_EnableListen_IT+0x30>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2228      	movs	r2, #40	@ 0x28
 8004ff8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR = I2C_Slave_ISR_IT;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	4a07      	ldr	r2, [pc, #28]	@ (800501c <HAL_I2C_EnableListen_IT+0x3c>)
 8005000:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the Address Match interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8005002:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005006:	6878      	ldr	r0, [r7, #4]
 8005008:	f001 f9f4 	bl	80063f4 <I2C_Enable_IRQ>

    return HAL_OK;
 800500c:	2300      	movs	r3, #0
 800500e:	e000      	b.n	8005012 <HAL_I2C_EnableListen_IT+0x32>
  }
  else
  {
    return HAL_BUSY;
 8005010:	2302      	movs	r3, #2
  }
}
 8005012:	4618      	mov	r0, r3
 8005014:	3708      	adds	r7, #8
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop
 800501c:	0800517b 	.word	0x0800517b

08005020 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b084      	sub	sp, #16
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	699b      	ldr	r3, [r3, #24]
 800502e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800503c:	2b00      	cmp	r3, #0
 800503e:	d005      	beq.n	800504c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005044:	68ba      	ldr	r2, [r7, #8]
 8005046:	68f9      	ldr	r1, [r7, #12]
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	4798      	blx	r3
  }
}
 800504c:	bf00      	nop
 800504e:	3710      	adds	r7, #16
 8005050:	46bd      	mov	sp, r7
 8005052:	bd80      	pop	{r7, pc}

08005054 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b086      	sub	sp, #24
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	699b      	ldr	r3, [r3, #24]
 8005062:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	0a1b      	lsrs	r3, r3, #8
 8005070:	f003 0301 	and.w	r3, r3, #1
 8005074:	2b00      	cmp	r3, #0
 8005076:	d010      	beq.n	800509a <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	09db      	lsrs	r3, r3, #7
 800507c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8005080:	2b00      	cmp	r3, #0
 8005082:	d00a      	beq.n	800509a <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005088:	f043 0201 	orr.w	r2, r3, #1
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005098:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	0a9b      	lsrs	r3, r3, #10
 800509e:	f003 0301 	and.w	r3, r3, #1
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d010      	beq.n	80050c8 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	09db      	lsrs	r3, r3, #7
 80050aa:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d00a      	beq.n	80050c8 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050b6:	f043 0208 	orr.w	r2, r3, #8
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80050c6:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	0a5b      	lsrs	r3, r3, #9
 80050cc:	f003 0301 	and.w	r3, r3, #1
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d010      	beq.n	80050f6 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	09db      	lsrs	r3, r3, #7
 80050d8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d00a      	beq.n	80050f6 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050e4:	f043 0202 	orr.w	r2, r3, #2
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80050f4:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050fa:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f003 030b 	and.w	r3, r3, #11
 8005102:	2b00      	cmp	r3, #0
 8005104:	d003      	beq.n	800510e <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8005106:	68f9      	ldr	r1, [r7, #12]
 8005108:	6878      	ldr	r0, [r7, #4]
 800510a:	f000 ffe7 	bl	80060dc <I2C_ITError>
  }
}
 800510e:	bf00      	nop
 8005110:	3718      	adds	r7, #24
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}

08005116 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005116:	b480      	push	{r7}
 8005118:	b083      	sub	sp, #12
 800511a:	af00      	add	r7, sp, #0
 800511c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800511e:	bf00      	nop
 8005120:	370c      	adds	r7, #12
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr

0800512a <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800512a:	b480      	push	{r7}
 800512c:	b083      	sub	sp, #12
 800512e:	af00      	add	r7, sp, #0
 8005130:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005132:	bf00      	nop
 8005134:	370c      	adds	r7, #12
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr

0800513e <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800513e:	b480      	push	{r7}
 8005140:	b083      	sub	sp, #12
 8005142:	af00      	add	r7, sp, #0
 8005144:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005146:	bf00      	nop
 8005148:	370c      	adds	r7, #12
 800514a:	46bd      	mov	sp, r7
 800514c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005150:	4770      	bx	lr

08005152 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005152:	b480      	push	{r7}
 8005154:	b083      	sub	sp, #12
 8005156:	af00      	add	r7, sp, #0
 8005158:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800515a:	bf00      	nop
 800515c:	370c      	adds	r7, #12
 800515e:	46bd      	mov	sp, r7
 8005160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005164:	4770      	bx	lr

08005166 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005166:	b480      	push	{r7}
 8005168:	b083      	sub	sp, #12
 800516a:	af00      	add	r7, sp, #0
 800516c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800516e:	bf00      	nop
 8005170:	370c      	adds	r7, #12
 8005172:	46bd      	mov	sp, r7
 8005174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005178:	4770      	bx	lr

0800517a <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800517a:	b580      	push	{r7, lr}
 800517c:	b086      	sub	sp, #24
 800517e:	af00      	add	r7, sp, #0
 8005180:	60f8      	str	r0, [r7, #12]
 8005182:	60b9      	str	r1, [r7, #8]
 8005184:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800518a:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005196:	2b01      	cmp	r3, #1
 8005198:	d101      	bne.n	800519e <I2C_Slave_ISR_IT+0x24>
 800519a:	2302      	movs	r3, #2
 800519c:	e0ed      	b.n	800537a <I2C_Slave_ISR_IT+0x200>
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2201      	movs	r2, #1
 80051a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	095b      	lsrs	r3, r3, #5
 80051aa:	f003 0301 	and.w	r3, r3, #1
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d00a      	beq.n	80051c8 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	095b      	lsrs	r3, r3, #5
 80051b6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d004      	beq.n	80051c8 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80051be:	6939      	ldr	r1, [r7, #16]
 80051c0:	68f8      	ldr	r0, [r7, #12]
 80051c2:	f000 fdcb 	bl	8005d5c <I2C_ITSlaveCplt>
 80051c6:	e0d3      	b.n	8005370 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80051c8:	693b      	ldr	r3, [r7, #16]
 80051ca:	091b      	lsrs	r3, r3, #4
 80051cc:	f003 0301 	and.w	r3, r3, #1
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d04d      	beq.n	8005270 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	091b      	lsrs	r3, r3, #4
 80051d8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d047      	beq.n	8005270 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051e4:	b29b      	uxth	r3, r3
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d128      	bne.n	800523c <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051f0:	b2db      	uxtb	r3, r3
 80051f2:	2b28      	cmp	r3, #40	@ 0x28
 80051f4:	d108      	bne.n	8005208 <I2C_Slave_ISR_IT+0x8e>
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80051fc:	d104      	bne.n	8005208 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80051fe:	6939      	ldr	r1, [r7, #16]
 8005200:	68f8      	ldr	r0, [r7, #12]
 8005202:	f000 ff15 	bl	8006030 <I2C_ITListenCplt>
 8005206:	e032      	b.n	800526e <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800520e:	b2db      	uxtb	r3, r3
 8005210:	2b29      	cmp	r3, #41	@ 0x29
 8005212:	d10e      	bne.n	8005232 <I2C_Slave_ISR_IT+0xb8>
 8005214:	697b      	ldr	r3, [r7, #20]
 8005216:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800521a:	d00a      	beq.n	8005232 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	2210      	movs	r2, #16
 8005222:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8005224:	68f8      	ldr	r0, [r7, #12]
 8005226:	f001 f870 	bl	800630a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800522a:	68f8      	ldr	r0, [r7, #12]
 800522c:	f000 fc6e 	bl	8005b0c <I2C_ITSlaveSeqCplt>
 8005230:	e01d      	b.n	800526e <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	2210      	movs	r2, #16
 8005238:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800523a:	e096      	b.n	800536a <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	2210      	movs	r2, #16
 8005242:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005248:	f043 0204 	orr.w	r2, r3, #4
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d004      	beq.n	8005260 <I2C_Slave_ISR_IT+0xe6>
 8005256:	697b      	ldr	r3, [r7, #20]
 8005258:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800525c:	f040 8085 	bne.w	800536a <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005264:	4619      	mov	r1, r3
 8005266:	68f8      	ldr	r0, [r7, #12]
 8005268:	f000 ff38 	bl	80060dc <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800526c:	e07d      	b.n	800536a <I2C_Slave_ISR_IT+0x1f0>
 800526e:	e07c      	b.n	800536a <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005270:	693b      	ldr	r3, [r7, #16]
 8005272:	089b      	lsrs	r3, r3, #2
 8005274:	f003 0301 	and.w	r3, r3, #1
 8005278:	2b00      	cmp	r3, #0
 800527a:	d030      	beq.n	80052de <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	089b      	lsrs	r3, r3, #2
 8005280:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005284:	2b00      	cmp	r3, #0
 8005286:	d02a      	beq.n	80052de <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800528c:	b29b      	uxth	r3, r3
 800528e:	2b00      	cmp	r3, #0
 8005290:	d018      	beq.n	80052c4 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800529c:	b2d2      	uxtb	r2, r2
 800529e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052a4:	1c5a      	adds	r2, r3, #1
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052ae:	3b01      	subs	r3, #1
 80052b0:	b29a      	uxth	r2, r3
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052ba:	b29b      	uxth	r3, r3
 80052bc:	3b01      	subs	r3, #1
 80052be:	b29a      	uxth	r2, r3
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052c8:	b29b      	uxth	r3, r3
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d14f      	bne.n	800536e <I2C_Slave_ISR_IT+0x1f4>
 80052ce:	697b      	ldr	r3, [r7, #20]
 80052d0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80052d4:	d04b      	beq.n	800536e <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80052d6:	68f8      	ldr	r0, [r7, #12]
 80052d8:	f000 fc18 	bl	8005b0c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80052dc:	e047      	b.n	800536e <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	08db      	lsrs	r3, r3, #3
 80052e2:	f003 0301 	and.w	r3, r3, #1
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d00a      	beq.n	8005300 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	08db      	lsrs	r3, r3, #3
 80052ee:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d004      	beq.n	8005300 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80052f6:	6939      	ldr	r1, [r7, #16]
 80052f8:	68f8      	ldr	r0, [r7, #12]
 80052fa:	f000 fb46 	bl	800598a <I2C_ITAddrCplt>
 80052fe:	e037      	b.n	8005370 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	085b      	lsrs	r3, r3, #1
 8005304:	f003 0301 	and.w	r3, r3, #1
 8005308:	2b00      	cmp	r3, #0
 800530a:	d031      	beq.n	8005370 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	085b      	lsrs	r3, r3, #1
 8005310:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005314:	2b00      	cmp	r3, #0
 8005316:	d02b      	beq.n	8005370 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800531c:	b29b      	uxth	r3, r3
 800531e:	2b00      	cmp	r3, #0
 8005320:	d018      	beq.n	8005354 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005326:	781a      	ldrb	r2, [r3, #0]
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005332:	1c5a      	adds	r2, r3, #1
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800533c:	b29b      	uxth	r3, r3
 800533e:	3b01      	subs	r3, #1
 8005340:	b29a      	uxth	r2, r3
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800534a:	3b01      	subs	r3, #1
 800534c:	b29a      	uxth	r2, r3
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	851a      	strh	r2, [r3, #40]	@ 0x28
 8005352:	e00d      	b.n	8005370 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800535a:	d002      	beq.n	8005362 <I2C_Slave_ISR_IT+0x1e8>
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d106      	bne.n	8005370 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005362:	68f8      	ldr	r0, [r7, #12]
 8005364:	f000 fbd2 	bl	8005b0c <I2C_ITSlaveSeqCplt>
 8005368:	e002      	b.n	8005370 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 800536a:	bf00      	nop
 800536c:	e000      	b.n	8005370 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 800536e:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2200      	movs	r2, #0
 8005374:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005378:	2300      	movs	r3, #0
}
 800537a:	4618      	mov	r0, r3
 800537c:	3718      	adds	r7, #24
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}

08005382 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8005382:	b580      	push	{r7, lr}
 8005384:	b088      	sub	sp, #32
 8005386:	af02      	add	r7, sp, #8
 8005388:	60f8      	str	r0, [r7, #12]
 800538a:	60b9      	str	r1, [r7, #8]
 800538c:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005394:	2b01      	cmp	r3, #1
 8005396:	d101      	bne.n	800539c <I2C_Master_ISR_DMA+0x1a>
 8005398:	2302      	movs	r3, #2
 800539a:	e0e1      	b.n	8005560 <I2C_Master_ISR_DMA+0x1de>
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2201      	movs	r2, #1
 80053a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	091b      	lsrs	r3, r3, #4
 80053a8:	f003 0301 	and.w	r3, r3, #1
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d017      	beq.n	80053e0 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	091b      	lsrs	r3, r3, #4
 80053b4:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d011      	beq.n	80053e0 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	2210      	movs	r2, #16
 80053c2:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053c8:	f043 0204 	orr.w	r2, r3, #4
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80053d0:	2120      	movs	r1, #32
 80053d2:	68f8      	ldr	r0, [r7, #12]
 80053d4:	f001 f80e 	bl	80063f4 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80053d8:	68f8      	ldr	r0, [r7, #12]
 80053da:	f000 ff96 	bl	800630a <I2C_Flush_TXDR>
 80053de:	e0ba      	b.n	8005556 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	09db      	lsrs	r3, r3, #7
 80053e4:	f003 0301 	and.w	r3, r3, #1
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d072      	beq.n	80054d2 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	099b      	lsrs	r3, r3, #6
 80053f0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d06c      	beq.n	80054d2 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	681a      	ldr	r2, [r3, #0]
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005406:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800540c:	b29b      	uxth	r3, r3
 800540e:	2b00      	cmp	r3, #0
 8005410:	d04e      	beq.n	80054b0 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	b29b      	uxth	r3, r3
 800541a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800541e:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005424:	b29b      	uxth	r3, r3
 8005426:	2bff      	cmp	r3, #255	@ 0xff
 8005428:	d906      	bls.n	8005438 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	22ff      	movs	r2, #255	@ 0xff
 800542e:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8005430:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005434:	617b      	str	r3, [r7, #20]
 8005436:	e010      	b.n	800545a <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800543c:	b29a      	uxth	r2, r3
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005446:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800544a:	d003      	beq.n	8005454 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005450:	617b      	str	r3, [r7, #20]
 8005452:	e002      	b.n	800545a <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8005454:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005458:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800545e:	b2da      	uxtb	r2, r3
 8005460:	8a79      	ldrh	r1, [r7, #18]
 8005462:	2300      	movs	r3, #0
 8005464:	9300      	str	r3, [sp, #0]
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	68f8      	ldr	r0, [r7, #12]
 800546a:	f000 ff91 	bl	8006390 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005472:	b29a      	uxth	r2, r3
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005478:	1ad3      	subs	r3, r2, r3
 800547a:	b29a      	uxth	r2, r3
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005486:	b2db      	uxtb	r3, r3
 8005488:	2b22      	cmp	r3, #34	@ 0x22
 800548a:	d108      	bne.n	800549e <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	681a      	ldr	r2, [r3, #0]
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800549a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800549c:	e05b      	b.n	8005556 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80054ac:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80054ae:	e052      	b.n	8005556 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80054be:	d003      	beq.n	80054c8 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80054c0:	68f8      	ldr	r0, [r7, #12]
 80054c2:	f000 fae6 	bl	8005a92 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80054c6:	e046      	b.n	8005556 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80054c8:	2140      	movs	r1, #64	@ 0x40
 80054ca:	68f8      	ldr	r0, [r7, #12]
 80054cc:	f000 fe06 	bl	80060dc <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80054d0:	e041      	b.n	8005556 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	099b      	lsrs	r3, r3, #6
 80054d6:	f003 0301 	and.w	r3, r3, #1
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d029      	beq.n	8005532 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	099b      	lsrs	r3, r3, #6
 80054e2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d023      	beq.n	8005532 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054ee:	b29b      	uxth	r3, r3
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d119      	bne.n	8005528 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005502:	d027      	beq.n	8005554 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005508:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800550c:	d108      	bne.n	8005520 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	685a      	ldr	r2, [r3, #4]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800551c:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800551e:	e019      	b.n	8005554 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8005520:	68f8      	ldr	r0, [r7, #12]
 8005522:	f000 fab6 	bl	8005a92 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8005526:	e015      	b.n	8005554 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005528:	2140      	movs	r1, #64	@ 0x40
 800552a:	68f8      	ldr	r0, [r7, #12]
 800552c:	f000 fdd6 	bl	80060dc <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8005530:	e010      	b.n	8005554 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	095b      	lsrs	r3, r3, #5
 8005536:	f003 0301 	and.w	r3, r3, #1
 800553a:	2b00      	cmp	r3, #0
 800553c:	d00b      	beq.n	8005556 <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	095b      	lsrs	r3, r3, #5
 8005542:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005546:	2b00      	cmp	r3, #0
 8005548:	d005      	beq.n	8005556 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800554a:	68b9      	ldr	r1, [r7, #8]
 800554c:	68f8      	ldr	r0, [r7, #12]
 800554e:	f000 fb3b 	bl	8005bc8 <I2C_ITMasterCplt>
 8005552:	e000      	b.n	8005556 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8005554:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	2200      	movs	r2, #0
 800555a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800555e:	2300      	movs	r3, #0
}
 8005560:	4618      	mov	r0, r3
 8005562:	3718      	adds	r7, #24
 8005564:	46bd      	mov	sp, r7
 8005566:	bd80      	pop	{r7, pc}

08005568 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b088      	sub	sp, #32
 800556c:	af02      	add	r7, sp, #8
 800556e:	60f8      	str	r0, [r7, #12]
 8005570:	60b9      	str	r1, [r7, #8]
 8005572:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8005574:	4b92      	ldr	r3, [pc, #584]	@ (80057c0 <I2C_Mem_ISR_DMA+0x258>)
 8005576:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800557e:	2b01      	cmp	r3, #1
 8005580:	d101      	bne.n	8005586 <I2C_Mem_ISR_DMA+0x1e>
 8005582:	2302      	movs	r3, #2
 8005584:	e118      	b.n	80057b8 <I2C_Mem_ISR_DMA+0x250>
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2201      	movs	r2, #1
 800558a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	091b      	lsrs	r3, r3, #4
 8005592:	f003 0301 	and.w	r3, r3, #1
 8005596:	2b00      	cmp	r3, #0
 8005598:	d017      	beq.n	80055ca <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	091b      	lsrs	r3, r3, #4
 800559e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d011      	beq.n	80055ca <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	2210      	movs	r2, #16
 80055ac:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055b2:	f043 0204 	orr.w	r2, r3, #4
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80055ba:	2120      	movs	r1, #32
 80055bc:	68f8      	ldr	r0, [r7, #12]
 80055be:	f000 ff19 	bl	80063f4 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80055c2:	68f8      	ldr	r0, [r7, #12]
 80055c4:	f000 fea1 	bl	800630a <I2C_Flush_TXDR>
 80055c8:	e0f1      	b.n	80057ae <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	085b      	lsrs	r3, r3, #1
 80055ce:	f003 0301 	and.w	r3, r3, #1
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d00f      	beq.n	80055f6 <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	085b      	lsrs	r3, r3, #1
 80055da:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d009      	beq.n	80055f6 <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	68fa      	ldr	r2, [r7, #12]
 80055e8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80055ea:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f04f 32ff 	mov.w	r2, #4294967295
 80055f2:	651a      	str	r2, [r3, #80]	@ 0x50
 80055f4:	e0db      	b.n	80057ae <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	09db      	lsrs	r3, r3, #7
 80055fa:	f003 0301 	and.w	r3, r3, #1
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d060      	beq.n	80056c4 <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	099b      	lsrs	r3, r3, #6
 8005606:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800560a:	2b00      	cmp	r3, #0
 800560c:	d05a      	beq.n	80056c4 <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800560e:	2101      	movs	r1, #1
 8005610:	68f8      	ldr	r0, [r7, #12]
 8005612:	f000 ff73 	bl	80064fc <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8005616:	2110      	movs	r1, #16
 8005618:	68f8      	ldr	r0, [r7, #12]
 800561a:	f000 feeb 	bl	80063f4 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005622:	b29b      	uxth	r3, r3
 8005624:	2b00      	cmp	r3, #0
 8005626:	d048      	beq.n	80056ba <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800562c:	b29b      	uxth	r3, r3
 800562e:	2bff      	cmp	r3, #255	@ 0xff
 8005630:	d910      	bls.n	8005654 <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	22ff      	movs	r2, #255	@ 0xff
 8005636:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800563c:	b299      	uxth	r1, r3
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005642:	b2da      	uxtb	r2, r3
 8005644:	2300      	movs	r3, #0
 8005646:	9300      	str	r3, [sp, #0]
 8005648:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800564c:	68f8      	ldr	r0, [r7, #12]
 800564e:	f000 fe9f 	bl	8006390 <I2C_TransferConfig>
 8005652:	e011      	b.n	8005678 <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005658:	b29a      	uxth	r2, r3
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005662:	b299      	uxth	r1, r3
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005668:	b2da      	uxtb	r2, r3
 800566a:	2300      	movs	r3, #0
 800566c:	9300      	str	r3, [sp, #0]
 800566e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005672:	68f8      	ldr	r0, [r7, #12]
 8005674:	f000 fe8c 	bl	8006390 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800567c:	b29a      	uxth	r2, r3
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005682:	1ad3      	subs	r3, r2, r3
 8005684:	b29a      	uxth	r2, r3
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005690:	b2db      	uxtb	r3, r3
 8005692:	2b22      	cmp	r3, #34	@ 0x22
 8005694:	d108      	bne.n	80056a8 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80056a4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80056a6:	e082      	b.n	80057ae <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	681a      	ldr	r2, [r3, #0]
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80056b6:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80056b8:	e079      	b.n	80057ae <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80056ba:	2140      	movs	r1, #64	@ 0x40
 80056bc:	68f8      	ldr	r0, [r7, #12]
 80056be:	f000 fd0d 	bl	80060dc <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80056c2:	e074      	b.n	80057ae <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	099b      	lsrs	r3, r3, #6
 80056c8:	f003 0301 	and.w	r3, r3, #1
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d05e      	beq.n	800578e <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	099b      	lsrs	r3, r3, #6
 80056d4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d058      	beq.n	800578e <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80056dc:	2101      	movs	r1, #1
 80056de:	68f8      	ldr	r0, [r7, #12]
 80056e0:	f000 ff0c 	bl	80064fc <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80056e4:	2110      	movs	r1, #16
 80056e6:	68f8      	ldr	r0, [r7, #12]
 80056e8:	f000 fe84 	bl	80063f4 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056f2:	b2db      	uxtb	r3, r3
 80056f4:	2b22      	cmp	r3, #34	@ 0x22
 80056f6:	d101      	bne.n	80056fc <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 80056f8:	4b32      	ldr	r3, [pc, #200]	@ (80057c4 <I2C_Mem_ISR_DMA+0x25c>)
 80056fa:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005700:	b29b      	uxth	r3, r3
 8005702:	2bff      	cmp	r3, #255	@ 0xff
 8005704:	d910      	bls.n	8005728 <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	22ff      	movs	r2, #255	@ 0xff
 800570a:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005710:	b299      	uxth	r1, r3
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005716:	b2da      	uxtb	r2, r3
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	9300      	str	r3, [sp, #0]
 800571c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005720:	68f8      	ldr	r0, [r7, #12]
 8005722:	f000 fe35 	bl	8006390 <I2C_TransferConfig>
 8005726:	e011      	b.n	800574c <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800572c:	b29a      	uxth	r2, r3
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005736:	b299      	uxth	r1, r3
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800573c:	b2da      	uxtb	r2, r3
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	9300      	str	r3, [sp, #0]
 8005742:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005746:	68f8      	ldr	r0, [r7, #12]
 8005748:	f000 fe22 	bl	8006390 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005750:	b29a      	uxth	r2, r3
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005756:	1ad3      	subs	r3, r2, r3
 8005758:	b29a      	uxth	r2, r3
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005764:	b2db      	uxtb	r3, r3
 8005766:	2b22      	cmp	r3, #34	@ 0x22
 8005768:	d108      	bne.n	800577c <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	681a      	ldr	r2, [r3, #0]
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005778:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800577a:	e018      	b.n	80057ae <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800578a:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800578c:	e00f      	b.n	80057ae <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	095b      	lsrs	r3, r3, #5
 8005792:	f003 0301 	and.w	r3, r3, #1
 8005796:	2b00      	cmp	r3, #0
 8005798:	d009      	beq.n	80057ae <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	095b      	lsrs	r3, r3, #5
 800579e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d003      	beq.n	80057ae <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80057a6:	68b9      	ldr	r1, [r7, #8]
 80057a8:	68f8      	ldr	r0, [r7, #12]
 80057aa:	f000 fa0d 	bl	8005bc8 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80057b6:	2300      	movs	r3, #0
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3718      	adds	r7, #24
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}
 80057c0:	80002000 	.word	0x80002000
 80057c4:	80002400 	.word	0x80002400

080057c8 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b088      	sub	sp, #32
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	60f8      	str	r0, [r7, #12]
 80057d0:	60b9      	str	r1, [r7, #8]
 80057d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057d8:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 80057da:	2300      	movs	r3, #0
 80057dc:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80057e4:	2b01      	cmp	r3, #1
 80057e6:	d101      	bne.n	80057ec <I2C_Slave_ISR_DMA+0x24>
 80057e8:	2302      	movs	r3, #2
 80057ea:	e0ca      	b.n	8005982 <I2C_Slave_ISR_DMA+0x1ba>
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2201      	movs	r2, #1
 80057f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	095b      	lsrs	r3, r3, #5
 80057f8:	f003 0301 	and.w	r3, r3, #1
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d00a      	beq.n	8005816 <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	095b      	lsrs	r3, r3, #5
 8005804:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005808:	2b00      	cmp	r3, #0
 800580a:	d004      	beq.n	8005816 <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800580c:	68b9      	ldr	r1, [r7, #8]
 800580e:	68f8      	ldr	r0, [r7, #12]
 8005810:	f000 faa4 	bl	8005d5c <I2C_ITSlaveCplt>
 8005814:	e0b0      	b.n	8005978 <I2C_Slave_ISR_DMA+0x1b0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	091b      	lsrs	r3, r3, #4
 800581a:	f003 0301 	and.w	r3, r3, #1
 800581e:	2b00      	cmp	r3, #0
 8005820:	f000 809a 	beq.w	8005958 <I2C_Slave_ISR_DMA+0x190>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	091b      	lsrs	r3, r3, #4
 8005828:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800582c:	2b00      	cmp	r3, #0
 800582e:	f000 8093 	beq.w	8005958 <I2C_Slave_ISR_DMA+0x190>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	0b9b      	lsrs	r3, r3, #14
 8005836:	f003 0301 	and.w	r3, r3, #1
 800583a:	2b00      	cmp	r3, #0
 800583c:	d105      	bne.n	800584a <I2C_Slave_ISR_DMA+0x82>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	0bdb      	lsrs	r3, r3, #15
 8005842:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005846:	2b00      	cmp	r3, #0
 8005848:	d07f      	beq.n	800594a <I2C_Slave_ISR_DMA+0x182>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800584e:	2b00      	cmp	r3, #0
 8005850:	d00d      	beq.n	800586e <I2C_Slave_ISR_DMA+0xa6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	0bdb      	lsrs	r3, r3, #15
 8005856:	f003 0301 	and.w	r3, r3, #1
 800585a:	2b00      	cmp	r3, #0
 800585c:	d007      	beq.n	800586e <I2C_Slave_ISR_DMA+0xa6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d101      	bne.n	800586e <I2C_Slave_ISR_DMA+0xa6>
          {
            treatdmanack = 1U;
 800586a:	2301      	movs	r3, #1
 800586c:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005872:	2b00      	cmp	r3, #0
 8005874:	d00d      	beq.n	8005892 <I2C_Slave_ISR_DMA+0xca>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	0b9b      	lsrs	r3, r3, #14
 800587a:	f003 0301 	and.w	r3, r3, #1
 800587e:	2b00      	cmp	r3, #0
 8005880:	d007      	beq.n	8005892 <I2C_Slave_ISR_DMA+0xca>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d101      	bne.n	8005892 <I2C_Slave_ISR_DMA+0xca>
          {
            treatdmanack = 1U;
 800588e:	2301      	movs	r3, #1
 8005890:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8005892:	69fb      	ldr	r3, [r7, #28]
 8005894:	2b01      	cmp	r3, #1
 8005896:	d128      	bne.n	80058ea <I2C_Slave_ISR_DMA+0x122>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800589e:	b2db      	uxtb	r3, r3
 80058a0:	2b28      	cmp	r3, #40	@ 0x28
 80058a2:	d108      	bne.n	80058b6 <I2C_Slave_ISR_DMA+0xee>
 80058a4:	69bb      	ldr	r3, [r7, #24]
 80058a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80058aa:	d104      	bne.n	80058b6 <I2C_Slave_ISR_DMA+0xee>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80058ac:	68b9      	ldr	r1, [r7, #8]
 80058ae:	68f8      	ldr	r0, [r7, #12]
 80058b0:	f000 fbbe 	bl	8006030 <I2C_ITListenCplt>
 80058b4:	e048      	b.n	8005948 <I2C_Slave_ISR_DMA+0x180>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058bc:	b2db      	uxtb	r3, r3
 80058be:	2b29      	cmp	r3, #41	@ 0x29
 80058c0:	d10e      	bne.n	80058e0 <I2C_Slave_ISR_DMA+0x118>
 80058c2:	69bb      	ldr	r3, [r7, #24]
 80058c4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80058c8:	d00a      	beq.n	80058e0 <I2C_Slave_ISR_DMA+0x118>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	2210      	movs	r2, #16
 80058d0:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80058d2:	68f8      	ldr	r0, [r7, #12]
 80058d4:	f000 fd19 	bl	800630a <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 80058d8:	68f8      	ldr	r0, [r7, #12]
 80058da:	f000 f917 	bl	8005b0c <I2C_ITSlaveSeqCplt>
 80058de:	e033      	b.n	8005948 <I2C_Slave_ISR_DMA+0x180>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	2210      	movs	r2, #16
 80058e6:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 80058e8:	e034      	b.n	8005954 <I2C_Slave_ISR_DMA+0x18c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	2210      	movs	r2, #16
 80058f0:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058f6:	f043 0204 	orr.w	r2, r3, #4
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005904:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005906:	69bb      	ldr	r3, [r7, #24]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d003      	beq.n	8005914 <I2C_Slave_ISR_DMA+0x14c>
 800590c:	69bb      	ldr	r3, [r7, #24]
 800590e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005912:	d11f      	bne.n	8005954 <I2C_Slave_ISR_DMA+0x18c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005914:	7dfb      	ldrb	r3, [r7, #23]
 8005916:	2b21      	cmp	r3, #33	@ 0x21
 8005918:	d002      	beq.n	8005920 <I2C_Slave_ISR_DMA+0x158>
 800591a:	7dfb      	ldrb	r3, [r7, #23]
 800591c:	2b29      	cmp	r3, #41	@ 0x29
 800591e:	d103      	bne.n	8005928 <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2221      	movs	r2, #33	@ 0x21
 8005924:	631a      	str	r2, [r3, #48]	@ 0x30
 8005926:	e008      	b.n	800593a <I2C_Slave_ISR_DMA+0x172>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005928:	7dfb      	ldrb	r3, [r7, #23]
 800592a:	2b22      	cmp	r3, #34	@ 0x22
 800592c:	d002      	beq.n	8005934 <I2C_Slave_ISR_DMA+0x16c>
 800592e:	7dfb      	ldrb	r3, [r7, #23]
 8005930:	2b2a      	cmp	r3, #42	@ 0x2a
 8005932:	d102      	bne.n	800593a <I2C_Slave_ISR_DMA+0x172>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2222      	movs	r2, #34	@ 0x22
 8005938:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800593e:	4619      	mov	r1, r3
 8005940:	68f8      	ldr	r0, [r7, #12]
 8005942:	f000 fbcb 	bl	80060dc <I2C_ITError>
      if (treatdmanack == 1U)
 8005946:	e005      	b.n	8005954 <I2C_Slave_ISR_DMA+0x18c>
 8005948:	e004      	b.n	8005954 <I2C_Slave_ISR_DMA+0x18c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	2210      	movs	r2, #16
 8005950:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005952:	e011      	b.n	8005978 <I2C_Slave_ISR_DMA+0x1b0>
      if (treatdmanack == 1U)
 8005954:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005956:	e00f      	b.n	8005978 <I2C_Slave_ISR_DMA+0x1b0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	08db      	lsrs	r3, r3, #3
 800595c:	f003 0301 	and.w	r3, r3, #1
 8005960:	2b00      	cmp	r3, #0
 8005962:	d009      	beq.n	8005978 <I2C_Slave_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	08db      	lsrs	r3, r3, #3
 8005968:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800596c:	2b00      	cmp	r3, #0
 800596e:	d003      	beq.n	8005978 <I2C_Slave_ISR_DMA+0x1b0>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8005970:	68b9      	ldr	r1, [r7, #8]
 8005972:	68f8      	ldr	r0, [r7, #12]
 8005974:	f000 f809 	bl	800598a <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005980:	2300      	movs	r3, #0
}
 8005982:	4618      	mov	r0, r3
 8005984:	3720      	adds	r7, #32
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}

0800598a <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800598a:	b580      	push	{r7, lr}
 800598c:	b084      	sub	sp, #16
 800598e:	af00      	add	r7, sp, #0
 8005990:	6078      	str	r0, [r7, #4]
 8005992:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800599a:	b2db      	uxtb	r3, r3
 800599c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80059a0:	2b28      	cmp	r3, #40	@ 0x28
 80059a2:	d16a      	bne.n	8005a7a <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	699b      	ldr	r3, [r3, #24]
 80059aa:	0c1b      	lsrs	r3, r3, #16
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	f003 0301 	and.w	r3, r3, #1
 80059b2:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	699b      	ldr	r3, [r3, #24]
 80059ba:	0c1b      	lsrs	r3, r3, #16
 80059bc:	b29b      	uxth	r3, r3
 80059be:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80059c2:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	689b      	ldr	r3, [r3, #8]
 80059ca:	b29b      	uxth	r3, r3
 80059cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80059d0:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	68db      	ldr	r3, [r3, #12]
 80059d8:	b29b      	uxth	r3, r3
 80059da:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80059de:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	68db      	ldr	r3, [r3, #12]
 80059e4:	2b02      	cmp	r3, #2
 80059e6:	d138      	bne.n	8005a5a <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80059e8:	897b      	ldrh	r3, [r7, #10]
 80059ea:	09db      	lsrs	r3, r3, #7
 80059ec:	b29a      	uxth	r2, r3
 80059ee:	89bb      	ldrh	r3, [r7, #12]
 80059f0:	4053      	eors	r3, r2
 80059f2:	b29b      	uxth	r3, r3
 80059f4:	f003 0306 	and.w	r3, r3, #6
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d11c      	bne.n	8005a36 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80059fc:	897b      	ldrh	r3, [r7, #10]
 80059fe:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a04:	1c5a      	adds	r2, r3, #1
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a0e:	2b02      	cmp	r3, #2
 8005a10:	d13b      	bne.n	8005a8a <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2200      	movs	r2, #0
 8005a16:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	2208      	movs	r2, #8
 8005a1e:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2200      	movs	r2, #0
 8005a24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005a28:	89ba      	ldrh	r2, [r7, #12]
 8005a2a:	7bfb      	ldrb	r3, [r7, #15]
 8005a2c:	4619      	mov	r1, r3
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f7fc fb78 	bl	8002124 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005a34:	e029      	b.n	8005a8a <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8005a36:	893b      	ldrh	r3, [r7, #8]
 8005a38:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8005a3a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005a3e:	6878      	ldr	r0, [r7, #4]
 8005a40:	f000 fd5c 	bl	80064fc <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2200      	movs	r2, #0
 8005a48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005a4c:	89ba      	ldrh	r2, [r7, #12]
 8005a4e:	7bfb      	ldrb	r3, [r7, #15]
 8005a50:	4619      	mov	r1, r3
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f7fc fb66 	bl	8002124 <HAL_I2C_AddrCallback>
}
 8005a58:	e017      	b.n	8005a8a <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8005a5a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005a5e:	6878      	ldr	r0, [r7, #4]
 8005a60:	f000 fd4c 	bl	80064fc <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2200      	movs	r2, #0
 8005a68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005a6c:	89ba      	ldrh	r2, [r7, #12]
 8005a6e:	7bfb      	ldrb	r3, [r7, #15]
 8005a70:	4619      	mov	r1, r3
 8005a72:	6878      	ldr	r0, [r7, #4]
 8005a74:	f7fc fb56 	bl	8002124 <HAL_I2C_AddrCallback>
}
 8005a78:	e007      	b.n	8005a8a <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	2208      	movs	r2, #8
 8005a80:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2200      	movs	r2, #0
 8005a86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8005a8a:	bf00      	nop
 8005a8c:	3710      	adds	r7, #16
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}

08005a92 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8005a92:	b580      	push	{r7, lr}
 8005a94:	b082      	sub	sp, #8
 8005a96:	af00      	add	r7, sp, #0
 8005a98:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005aa8:	b2db      	uxtb	r3, r3
 8005aaa:	2b21      	cmp	r3, #33	@ 0x21
 8005aac:	d115      	bne.n	8005ada <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2220      	movs	r2, #32
 8005ab2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2211      	movs	r2, #17
 8005aba:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005ac2:	2101      	movs	r1, #1
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	f000 fd19 	bl	80064fc <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2200      	movs	r2, #0
 8005ace:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f7ff fb1f 	bl	8005116 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005ad8:	e014      	b.n	8005b04 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2220      	movs	r2, #32
 8005ade:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2212      	movs	r2, #18
 8005ae6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2200      	movs	r2, #0
 8005aec:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005aee:	2102      	movs	r1, #2
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	f000 fd03 	bl	80064fc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2200      	movs	r2, #0
 8005afa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f7ff fb13 	bl	800512a <HAL_I2C_MasterRxCpltCallback>
}
 8005b04:	bf00      	nop
 8005b06:	3708      	adds	r7, #8
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	bd80      	pop	{r7, pc}

08005b0c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b084      	sub	sp, #16
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

#if defined(HAL_DMA_MODULE_ENABLED)
  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	0b9b      	lsrs	r3, r3, #14
 8005b28:	f003 0301 	and.w	r3, r3, #1
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d008      	beq.n	8005b42 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	681a      	ldr	r2, [r3, #0]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005b3e:	601a      	str	r2, [r3, #0]
 8005b40:	e00d      	b.n	8005b5e <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	0bdb      	lsrs	r3, r3, #15
 8005b46:	f003 0301 	and.w	r3, r3, #1
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d007      	beq.n	8005b5e <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	681a      	ldr	r2, [r3, #0]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005b5c:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	2b29      	cmp	r3, #41	@ 0x29
 8005b68:	d112      	bne.n	8005b90 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2228      	movs	r2, #40	@ 0x28
 8005b6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2221      	movs	r2, #33	@ 0x21
 8005b76:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005b78:	2101      	movs	r1, #1
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f000 fcbe 	bl	80064fc <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2200      	movs	r2, #0
 8005b84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005b88:	6878      	ldr	r0, [r7, #4]
 8005b8a:	f7fc fb0d 	bl	80021a8 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005b8e:	e017      	b.n	8005bc0 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	2b2a      	cmp	r3, #42	@ 0x2a
 8005b9a:	d111      	bne.n	8005bc0 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2228      	movs	r2, #40	@ 0x28
 8005ba0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2222      	movs	r2, #34	@ 0x22
 8005ba8:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005baa:	2102      	movs	r1, #2
 8005bac:	6878      	ldr	r0, [r7, #4]
 8005bae:	f000 fca5 	bl	80064fc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f7fc fadc 	bl	8002178 <HAL_I2C_SlaveRxCpltCallback>
}
 8005bc0:	bf00      	nop
 8005bc2:	3710      	adds	r7, #16
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd80      	pop	{r7, pc}

08005bc8 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b086      	sub	sp, #24
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
 8005bd0:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	2220      	movs	r2, #32
 8005bdc:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005be4:	b2db      	uxtb	r3, r3
 8005be6:	2b21      	cmp	r3, #33	@ 0x21
 8005be8:	d107      	bne.n	8005bfa <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005bea:	2101      	movs	r1, #1
 8005bec:	6878      	ldr	r0, [r7, #4]
 8005bee:	f000 fc85 	bl	80064fc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2211      	movs	r2, #17
 8005bf6:	631a      	str	r2, [r3, #48]	@ 0x30
 8005bf8:	e00c      	b.n	8005c14 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c00:	b2db      	uxtb	r3, r3
 8005c02:	2b22      	cmp	r3, #34	@ 0x22
 8005c04:	d106      	bne.n	8005c14 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005c06:	2102      	movs	r1, #2
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f000 fc77 	bl	80064fc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2212      	movs	r2, #18
 8005c12:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	6859      	ldr	r1, [r3, #4]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681a      	ldr	r2, [r3, #0]
 8005c1e:	4b4d      	ldr	r3, [pc, #308]	@ (8005d54 <I2C_ITMasterCplt+0x18c>)
 8005c20:	400b      	ands	r3, r1
 8005c22:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2200      	movs	r2, #0
 8005c28:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	4a4a      	ldr	r2, [pc, #296]	@ (8005d58 <I2C_ITMasterCplt+0x190>)
 8005c2e:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8005c30:	697b      	ldr	r3, [r7, #20]
 8005c32:	091b      	lsrs	r3, r3, #4
 8005c34:	f003 0301 	and.w	r3, r3, #1
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d009      	beq.n	8005c50 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	2210      	movs	r2, #16
 8005c42:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c48:	f043 0204 	orr.w	r2, r3, #4
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c56:	b2db      	uxtb	r3, r3
 8005c58:	2b60      	cmp	r3, #96	@ 0x60
 8005c5a:	d10b      	bne.n	8005c74 <I2C_ITMasterCplt+0xac>
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	089b      	lsrs	r3, r3, #2
 8005c60:	f003 0301 	and.w	r3, r3, #1
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d005      	beq.n	8005c74 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c6e:	b2db      	uxtb	r3, r3
 8005c70:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8005c72:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8005c74:	6878      	ldr	r0, [r7, #4]
 8005c76:	f000 fb48 	bl	800630a <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c7e:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c86:	b2db      	uxtb	r3, r3
 8005c88:	2b60      	cmp	r3, #96	@ 0x60
 8005c8a:	d002      	beq.n	8005c92 <I2C_ITMasterCplt+0xca>
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d006      	beq.n	8005ca0 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c96:	4619      	mov	r1, r3
 8005c98:	6878      	ldr	r0, [r7, #4]
 8005c9a:	f000 fa1f 	bl	80060dc <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005c9e:	e054      	b.n	8005d4a <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ca6:	b2db      	uxtb	r3, r3
 8005ca8:	2b21      	cmp	r3, #33	@ 0x21
 8005caa:	d124      	bne.n	8005cf6 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2220      	movs	r2, #32
 8005cb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005cc0:	b2db      	uxtb	r3, r3
 8005cc2:	2b40      	cmp	r3, #64	@ 0x40
 8005cc4:	d10b      	bne.n	8005cde <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	f7ff fa31 	bl	800513e <HAL_I2C_MemTxCpltCallback>
}
 8005cdc:	e035      	b.n	8005d4a <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f7ff fa11 	bl	8005116 <HAL_I2C_MasterTxCpltCallback>
}
 8005cf4:	e029      	b.n	8005d4a <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	2b22      	cmp	r3, #34	@ 0x22
 8005d00:	d123      	bne.n	8005d4a <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2220      	movs	r2, #32
 8005d06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d16:	b2db      	uxtb	r3, r3
 8005d18:	2b40      	cmp	r3, #64	@ 0x40
 8005d1a:	d10b      	bne.n	8005d34 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2200      	movs	r2, #0
 8005d28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005d2c:	6878      	ldr	r0, [r7, #4]
 8005d2e:	f7ff fa10 	bl	8005152 <HAL_I2C_MemRxCpltCallback>
}
 8005d32:	e00a      	b.n	8005d4a <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2200      	movs	r2, #0
 8005d38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005d44:	6878      	ldr	r0, [r7, #4]
 8005d46:	f7ff f9f0 	bl	800512a <HAL_I2C_MasterRxCpltCallback>
}
 8005d4a:	bf00      	nop
 8005d4c:	3718      	adds	r7, #24
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}
 8005d52:	bf00      	nop
 8005d54:	fe00e800 	.word	0xfe00e800
 8005d58:	ffff0000 	.word	0xffff0000

08005d5c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b086      	sub	sp, #24
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
 8005d64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d76:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d7e:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	2220      	movs	r2, #32
 8005d86:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005d88:	7afb      	ldrb	r3, [r7, #11]
 8005d8a:	2b21      	cmp	r3, #33	@ 0x21
 8005d8c:	d002      	beq.n	8005d94 <I2C_ITSlaveCplt+0x38>
 8005d8e:	7afb      	ldrb	r3, [r7, #11]
 8005d90:	2b29      	cmp	r3, #41	@ 0x29
 8005d92:	d108      	bne.n	8005da6 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8005d94:	f248 0101 	movw	r1, #32769	@ 0x8001
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	f000 fbaf 	bl	80064fc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2221      	movs	r2, #33	@ 0x21
 8005da2:	631a      	str	r2, [r3, #48]	@ 0x30
 8005da4:	e019      	b.n	8005dda <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005da6:	7afb      	ldrb	r3, [r7, #11]
 8005da8:	2b22      	cmp	r3, #34	@ 0x22
 8005daa:	d002      	beq.n	8005db2 <I2C_ITSlaveCplt+0x56>
 8005dac:	7afb      	ldrb	r3, [r7, #11]
 8005dae:	2b2a      	cmp	r3, #42	@ 0x2a
 8005db0:	d108      	bne.n	8005dc4 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8005db2:	f248 0102 	movw	r1, #32770	@ 0x8002
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f000 fba0 	bl	80064fc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2222      	movs	r2, #34	@ 0x22
 8005dc0:	631a      	str	r2, [r3, #48]	@ 0x30
 8005dc2:	e00a      	b.n	8005dda <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8005dc4:	7afb      	ldrb	r3, [r7, #11]
 8005dc6:	2b28      	cmp	r3, #40	@ 0x28
 8005dc8:	d107      	bne.n	8005dda <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8005dca:	f248 0103 	movw	r1, #32771	@ 0x8003
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f000 fb94 	bl	80064fc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	685a      	ldr	r2, [r3, #4]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005de8:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	6859      	ldr	r1, [r3, #4]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681a      	ldr	r2, [r3, #0]
 8005df4:	4b8c      	ldr	r3, [pc, #560]	@ (8006028 <I2C_ITSlaveCplt+0x2cc>)
 8005df6:	400b      	ands	r3, r1
 8005df8:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8005dfa:	6878      	ldr	r0, [r7, #4]
 8005dfc:	f000 fa85 	bl	800630a <I2C_Flush_TXDR>

#if defined(HAL_DMA_MODULE_ENABLED)
  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	0b9b      	lsrs	r3, r3, #14
 8005e04:	f003 0301 	and.w	r3, r3, #1
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d013      	beq.n	8005e34 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005e1a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d020      	beq.n	8005e66 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	b29a      	uxth	r2, r3
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005e32:	e018      	b.n	8005e66 <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	0bdb      	lsrs	r3, r3, #15
 8005e38:	f003 0301 	and.w	r3, r3, #1
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d012      	beq.n	8005e66 <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	681a      	ldr	r2, [r3, #0]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005e4e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d006      	beq.n	8005e66 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	b29a      	uxth	r2, r3
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	855a      	strh	r2, [r3, #42]	@ 0x2a
    /* Do nothing */
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	089b      	lsrs	r3, r3, #2
 8005e6a:	f003 0301 	and.w	r3, r3, #1
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d020      	beq.n	8005eb4 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	f023 0304 	bic.w	r3, r3, #4
 8005e78:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e84:	b2d2      	uxtb	r2, r2
 8005e86:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e8c:	1c5a      	adds	r2, r3, #1
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d00c      	beq.n	8005eb4 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e9e:	3b01      	subs	r3, #1
 8005ea0:	b29a      	uxth	r2, r3
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005eaa:	b29b      	uxth	r3, r3
 8005eac:	3b01      	subs	r3, #1
 8005eae:	b29a      	uxth	r2, r3
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005eb8:	b29b      	uxth	r3, r3
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d005      	beq.n	8005eca <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ec2:	f043 0204 	orr.w	r2, r3, #4
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	091b      	lsrs	r3, r3, #4
 8005ece:	f003 0301 	and.w	r3, r3, #1
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d04a      	beq.n	8005f6c <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8005ed6:	693b      	ldr	r3, [r7, #16]
 8005ed8:	091b      	lsrs	r3, r3, #4
 8005eda:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d044      	beq.n	8005f6c <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ee6:	b29b      	uxth	r3, r3
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d128      	bne.n	8005f3e <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	2b28      	cmp	r3, #40	@ 0x28
 8005ef6:	d108      	bne.n	8005f0a <I2C_ITSlaveCplt+0x1ae>
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005efe:	d104      	bne.n	8005f0a <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8005f00:	6979      	ldr	r1, [r7, #20]
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f000 f894 	bl	8006030 <I2C_ITListenCplt>
 8005f08:	e030      	b.n	8005f6c <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f10:	b2db      	uxtb	r3, r3
 8005f12:	2b29      	cmp	r3, #41	@ 0x29
 8005f14:	d10e      	bne.n	8005f34 <I2C_ITSlaveCplt+0x1d8>
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005f1c:	d00a      	beq.n	8005f34 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	2210      	movs	r2, #16
 8005f24:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f000 f9ef 	bl	800630a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005f2c:	6878      	ldr	r0, [r7, #4]
 8005f2e:	f7ff fded 	bl	8005b0c <I2C_ITSlaveSeqCplt>
 8005f32:	e01b      	b.n	8005f6c <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	2210      	movs	r2, #16
 8005f3a:	61da      	str	r2, [r3, #28]
 8005f3c:	e016      	b.n	8005f6c <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	2210      	movs	r2, #16
 8005f44:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f4a:	f043 0204 	orr.w	r2, r3, #4
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d003      	beq.n	8005f60 <I2C_ITSlaveCplt+0x204>
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005f5e:	d105      	bne.n	8005f6c <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f64:	4619      	mov	r1, r3
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	f000 f8b8 	bl	80060dc <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2200      	movs	r2, #0
 8005f78:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d010      	beq.n	8005fa4 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f86:	4619      	mov	r1, r3
 8005f88:	6878      	ldr	r0, [r7, #4]
 8005f8a:	f000 f8a7 	bl	80060dc <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f94:	b2db      	uxtb	r3, r3
 8005f96:	2b28      	cmp	r3, #40	@ 0x28
 8005f98:	d141      	bne.n	800601e <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8005f9a:	6979      	ldr	r1, [r7, #20]
 8005f9c:	6878      	ldr	r0, [r7, #4]
 8005f9e:	f000 f847 	bl	8006030 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005fa2:	e03c      	b.n	800601e <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fa8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005fac:	d014      	beq.n	8005fd8 <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 8005fae:	6878      	ldr	r0, [r7, #4]
 8005fb0:	f7ff fdac 	bl	8005b0c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	4a1d      	ldr	r2, [pc, #116]	@ (800602c <I2C_ITSlaveCplt+0x2d0>)
 8005fb8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2220      	movs	r2, #32
 8005fbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8005fd0:	6878      	ldr	r0, [r7, #4]
 8005fd2:	f7fc f8ff 	bl	80021d4 <HAL_I2C_ListenCpltCallback>
}
 8005fd6:	e022      	b.n	800601e <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	2b22      	cmp	r3, #34	@ 0x22
 8005fe2:	d10e      	bne.n	8006002 <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2220      	movs	r2, #32
 8005fe8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2200      	movs	r2, #0
 8005ff0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f7fc f8bc 	bl	8002178 <HAL_I2C_SlaveRxCpltCallback>
}
 8006000:	e00d      	b.n	800601e <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2220      	movs	r2, #32
 8006006:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2200      	movs	r2, #0
 800600e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2200      	movs	r2, #0
 8006014:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006018:	6878      	ldr	r0, [r7, #4]
 800601a:	f7fc f8c5 	bl	80021a8 <HAL_I2C_SlaveTxCpltCallback>
}
 800601e:	bf00      	nop
 8006020:	3718      	adds	r7, #24
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}
 8006026:	bf00      	nop
 8006028:	fe00e800 	.word	0xfe00e800
 800602c:	ffff0000 	.word	0xffff0000

08006030 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b082      	sub	sp, #8
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
 8006038:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	4a26      	ldr	r2, [pc, #152]	@ (80060d8 <I2C_ITListenCplt+0xa8>)
 800603e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2200      	movs	r2, #0
 8006044:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2220      	movs	r2, #32
 800604a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2200      	movs	r2, #0
 8006052:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2200      	movs	r2, #0
 800605a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	089b      	lsrs	r3, r3, #2
 8006060:	f003 0301 	and.w	r3, r3, #1
 8006064:	2b00      	cmp	r3, #0
 8006066:	d022      	beq.n	80060ae <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006072:	b2d2      	uxtb	r2, r2
 8006074:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800607a:	1c5a      	adds	r2, r3, #1
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006084:	2b00      	cmp	r3, #0
 8006086:	d012      	beq.n	80060ae <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800608c:	3b01      	subs	r3, #1
 800608e:	b29a      	uxth	r2, r3
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006098:	b29b      	uxth	r3, r3
 800609a:	3b01      	subs	r3, #1
 800609c:	b29a      	uxth	r2, r3
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060a6:	f043 0204 	orr.w	r2, r3, #4
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80060ae:	f248 0103 	movw	r1, #32771	@ 0x8003
 80060b2:	6878      	ldr	r0, [r7, #4]
 80060b4:	f000 fa22 	bl	80064fc <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	2210      	movs	r2, #16
 80060be:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2200      	movs	r2, #0
 80060c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f7fc f883 	bl	80021d4 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80060ce:	bf00      	nop
 80060d0:	3708      	adds	r7, #8
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bd80      	pop	{r7, pc}
 80060d6:	bf00      	nop
 80060d8:	ffff0000 	.word	0xffff0000

080060dc <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b084      	sub	sp, #16
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
 80060e4:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060ec:	73fb      	strb	r3, [r7, #15]
#if defined(HAL_DMA_MODULE_ENABLED)
  uint32_t tmppreviousstate;
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2200      	movs	r2, #0
 80060f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	4a6d      	ldr	r2, [pc, #436]	@ (80062b0 <I2C_ITError+0x1d4>)
 80060fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2200      	movs	r2, #0
 8006100:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	431a      	orrs	r2, r3
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800610e:	7bfb      	ldrb	r3, [r7, #15]
 8006110:	2b28      	cmp	r3, #40	@ 0x28
 8006112:	d005      	beq.n	8006120 <I2C_ITError+0x44>
 8006114:	7bfb      	ldrb	r3, [r7, #15]
 8006116:	2b29      	cmp	r3, #41	@ 0x29
 8006118:	d002      	beq.n	8006120 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800611a:	7bfb      	ldrb	r3, [r7, #15]
 800611c:	2b2a      	cmp	r3, #42	@ 0x2a
 800611e:	d10b      	bne.n	8006138 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006120:	2103      	movs	r1, #3
 8006122:	6878      	ldr	r0, [r7, #4]
 8006124:	f000 f9ea 	bl	80064fc <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2228      	movs	r2, #40	@ 0x28
 800612c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	4a60      	ldr	r2, [pc, #384]	@ (80062b4 <I2C_ITError+0x1d8>)
 8006134:	635a      	str	r2, [r3, #52]	@ 0x34
 8006136:	e030      	b.n	800619a <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006138:	f248 0103 	movw	r1, #32771	@ 0x8003
 800613c:	6878      	ldr	r0, [r7, #4]
 800613e:	f000 f9dd 	bl	80064fc <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	f000 f8e1 	bl	800630a <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800614e:	b2db      	uxtb	r3, r3
 8006150:	2b60      	cmp	r3, #96	@ 0x60
 8006152:	d01f      	beq.n	8006194 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2220      	movs	r2, #32
 8006158:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	699b      	ldr	r3, [r3, #24]
 8006162:	f003 0320 	and.w	r3, r3, #32
 8006166:	2b20      	cmp	r3, #32
 8006168:	d114      	bne.n	8006194 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	699b      	ldr	r3, [r3, #24]
 8006170:	f003 0310 	and.w	r3, r3, #16
 8006174:	2b10      	cmp	r3, #16
 8006176:	d109      	bne.n	800618c <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	2210      	movs	r2, #16
 800617e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006184:	f043 0204 	orr.w	r2, r3, #4
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2220      	movs	r2, #32
 8006192:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2200      	movs	r2, #0
 8006198:	635a      	str	r2, [r3, #52]	@ 0x34
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800619e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d039      	beq.n	800621c <I2C_ITError+0x140>
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	2b11      	cmp	r3, #17
 80061ac:	d002      	beq.n	80061b4 <I2C_ITError+0xd8>
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	2b21      	cmp	r3, #33	@ 0x21
 80061b2:	d133      	bne.n	800621c <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80061be:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80061c2:	d107      	bne.n	80061d4 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	681a      	ldr	r2, [r3, #0]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80061d2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061d8:	4618      	mov	r0, r3
 80061da:	f7fe f93d 	bl	8004458 <HAL_DMA_GetState>
 80061de:	4603      	mov	r3, r0
 80061e0:	2b01      	cmp	r3, #1
 80061e2:	d017      	beq.n	8006214 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061e8:	4a33      	ldr	r2, [pc, #204]	@ (80062b8 <I2C_ITError+0x1dc>)
 80061ea:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2200      	movs	r2, #0
 80061f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061f8:	4618      	mov	r0, r3
 80061fa:	f7fe f8ce 	bl	800439a <HAL_DMA_Abort_IT>
 80061fe:	4603      	mov	r3, r0
 8006200:	2b00      	cmp	r3, #0
 8006202:	d04d      	beq.n	80062a0 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006208:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800620a:	687a      	ldr	r2, [r7, #4]
 800620c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800620e:	4610      	mov	r0, r2
 8006210:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006212:	e045      	b.n	80062a0 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8006214:	6878      	ldr	r0, [r7, #4]
 8006216:	f000 f851 	bl	80062bc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800621a:	e041      	b.n	80062a0 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006220:	2b00      	cmp	r3, #0
 8006222:	d039      	beq.n	8006298 <I2C_ITError+0x1bc>
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	2b12      	cmp	r3, #18
 8006228:	d002      	beq.n	8006230 <I2C_ITError+0x154>
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	2b22      	cmp	r3, #34	@ 0x22
 800622e:	d133      	bne.n	8006298 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800623a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800623e:	d107      	bne.n	8006250 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	681a      	ldr	r2, [r3, #0]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800624e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006254:	4618      	mov	r0, r3
 8006256:	f7fe f8ff 	bl	8004458 <HAL_DMA_GetState>
 800625a:	4603      	mov	r3, r0
 800625c:	2b01      	cmp	r3, #1
 800625e:	d017      	beq.n	8006290 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006264:	4a14      	ldr	r2, [pc, #80]	@ (80062b8 <I2C_ITError+0x1dc>)
 8006266:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2200      	movs	r2, #0
 800626c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006274:	4618      	mov	r0, r3
 8006276:	f7fe f890 	bl	800439a <HAL_DMA_Abort_IT>
 800627a:	4603      	mov	r3, r0
 800627c:	2b00      	cmp	r3, #0
 800627e:	d011      	beq.n	80062a4 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006284:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006286:	687a      	ldr	r2, [r7, #4]
 8006288:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800628a:	4610      	mov	r0, r2
 800628c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800628e:	e009      	b.n	80062a4 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8006290:	6878      	ldr	r0, [r7, #4]
 8006292:	f000 f813 	bl	80062bc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006296:	e005      	b.n	80062a4 <I2C_ITError+0x1c8>
    }
  }
  else
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    I2C_TreatErrorCallback(hi2c);
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f000 f80f 	bl	80062bc <I2C_TreatErrorCallback>
  }
}
 800629e:	e002      	b.n	80062a6 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80062a0:	bf00      	nop
 80062a2:	e000      	b.n	80062a6 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80062a4:	bf00      	nop
}
 80062a6:	bf00      	nop
 80062a8:	3710      	adds	r7, #16
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}
 80062ae:	bf00      	nop
 80062b0:	ffff0000 	.word	0xffff0000
 80062b4:	0800517b 	.word	0x0800517b
 80062b8:	08006353 	.word	0x08006353

080062bc <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b082      	sub	sp, #8
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062ca:	b2db      	uxtb	r3, r3
 80062cc:	2b60      	cmp	r3, #96	@ 0x60
 80062ce:	d10e      	bne.n	80062ee <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2220      	movs	r2, #32
 80062d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2200      	movs	r2, #0
 80062dc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2200      	movs	r2, #0
 80062e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80062e6:	6878      	ldr	r0, [r7, #4]
 80062e8:	f7fe ff3d 	bl	8005166 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80062ec:	e009      	b.n	8006302 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2200      	movs	r2, #0
 80062f2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2200      	movs	r2, #0
 80062f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80062fc:	6878      	ldr	r0, [r7, #4]
 80062fe:	f7fb ff5e 	bl	80021be <HAL_I2C_ErrorCallback>
}
 8006302:	bf00      	nop
 8006304:	3708      	adds	r7, #8
 8006306:	46bd      	mov	sp, r7
 8006308:	bd80      	pop	{r7, pc}

0800630a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800630a:	b480      	push	{r7}
 800630c:	b083      	sub	sp, #12
 800630e:	af00      	add	r7, sp, #0
 8006310:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	699b      	ldr	r3, [r3, #24]
 8006318:	f003 0302 	and.w	r3, r3, #2
 800631c:	2b02      	cmp	r3, #2
 800631e:	d103      	bne.n	8006328 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	2200      	movs	r2, #0
 8006326:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	699b      	ldr	r3, [r3, #24]
 800632e:	f003 0301 	and.w	r3, r3, #1
 8006332:	2b01      	cmp	r3, #1
 8006334:	d007      	beq.n	8006346 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	699a      	ldr	r2, [r3, #24]
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f042 0201 	orr.w	r2, r2, #1
 8006344:	619a      	str	r2, [r3, #24]
  }
}
 8006346:	bf00      	nop
 8006348:	370c      	adds	r7, #12
 800634a:	46bd      	mov	sp, r7
 800634c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006350:	4770      	bx	lr

08006352 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006352:	b580      	push	{r7, lr}
 8006354:	b084      	sub	sp, #16
 8006356:	af00      	add	r7, sp, #0
 8006358:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800635e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006364:	2b00      	cmp	r3, #0
 8006366:	d003      	beq.n	8006370 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800636c:	2200      	movs	r2, #0
 800636e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006374:	2b00      	cmp	r3, #0
 8006376:	d003      	beq.n	8006380 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800637c:	2200      	movs	r2, #0
 800637e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8006380:	68f8      	ldr	r0, [r7, #12]
 8006382:	f7ff ff9b 	bl	80062bc <I2C_TreatErrorCallback>
}
 8006386:	bf00      	nop
 8006388:	3710      	adds	r7, #16
 800638a:	46bd      	mov	sp, r7
 800638c:	bd80      	pop	{r7, pc}
	...

08006390 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006390:	b480      	push	{r7}
 8006392:	b087      	sub	sp, #28
 8006394:	af00      	add	r7, sp, #0
 8006396:	60f8      	str	r0, [r7, #12]
 8006398:	607b      	str	r3, [r7, #4]
 800639a:	460b      	mov	r3, r1
 800639c:	817b      	strh	r3, [r7, #10]
 800639e:	4613      	mov	r3, r2
 80063a0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80063a2:	897b      	ldrh	r3, [r7, #10]
 80063a4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80063a8:	7a7b      	ldrb	r3, [r7, #9]
 80063aa:	041b      	lsls	r3, r3, #16
 80063ac:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80063b0:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80063b6:	6a3b      	ldr	r3, [r7, #32]
 80063b8:	4313      	orrs	r3, r2
 80063ba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80063be:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	685a      	ldr	r2, [r3, #4]
 80063c6:	6a3b      	ldr	r3, [r7, #32]
 80063c8:	0d5b      	lsrs	r3, r3, #21
 80063ca:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80063ce:	4b08      	ldr	r3, [pc, #32]	@ (80063f0 <I2C_TransferConfig+0x60>)
 80063d0:	430b      	orrs	r3, r1
 80063d2:	43db      	mvns	r3, r3
 80063d4:	ea02 0103 	and.w	r1, r2, r3
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	697a      	ldr	r2, [r7, #20]
 80063de:	430a      	orrs	r2, r1
 80063e0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80063e2:	bf00      	nop
 80063e4:	371c      	adds	r7, #28
 80063e6:	46bd      	mov	sp, r7
 80063e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ec:	4770      	bx	lr
 80063ee:	bf00      	nop
 80063f0:	03ff63ff 	.word	0x03ff63ff

080063f4 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80063f4:	b480      	push	{r7}
 80063f6:	b085      	sub	sp, #20
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
 80063fc:	460b      	mov	r3, r1
 80063fe:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8006400:	2300      	movs	r3, #0
 8006402:	60fb      	str	r3, [r7, #12]

#if defined(HAL_DMA_MODULE_ENABLED)
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006408:	4a39      	ldr	r2, [pc, #228]	@ (80064f0 <I2C_Enable_IRQ+0xfc>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d032      	beq.n	8006474 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8006412:	4a38      	ldr	r2, [pc, #224]	@ (80064f4 <I2C_Enable_IRQ+0x100>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d02d      	beq.n	8006474 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800641c:	4a36      	ldr	r2, [pc, #216]	@ (80064f8 <I2C_Enable_IRQ+0x104>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d028      	beq.n	8006474 <I2C_Enable_IRQ+0x80>
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006422:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006426:	2b00      	cmp	r3, #0
 8006428:	da03      	bge.n	8006432 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8006430:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006432:	887b      	ldrh	r3, [r7, #2]
 8006434:	f003 0301 	and.w	r3, r3, #1
 8006438:	2b00      	cmp	r3, #0
 800643a:	d003      	beq.n	8006444 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8006442:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006444:	887b      	ldrh	r3, [r7, #2]
 8006446:	f003 0302 	and.w	r3, r3, #2
 800644a:	2b00      	cmp	r3, #0
 800644c:	d003      	beq.n	8006456 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8006454:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8006456:	887b      	ldrh	r3, [r7, #2]
 8006458:	2b10      	cmp	r3, #16
 800645a:	d103      	bne.n	8006464 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8006462:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006464:	887b      	ldrh	r3, [r7, #2]
 8006466:	2b20      	cmp	r3, #32
 8006468:	d133      	bne.n	80064d2 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f043 0320 	orr.w	r3, r3, #32
 8006470:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006472:	e02e      	b.n	80064d2 <I2C_Enable_IRQ+0xde>
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006474:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006478:	2b00      	cmp	r3, #0
 800647a:	da03      	bge.n	8006484 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8006482:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006484:	887b      	ldrh	r3, [r7, #2]
 8006486:	f003 0301 	and.w	r3, r3, #1
 800648a:	2b00      	cmp	r3, #0
 800648c:	d003      	beq.n	8006496 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8006494:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006496:	887b      	ldrh	r3, [r7, #2]
 8006498:	f003 0302 	and.w	r3, r3, #2
 800649c:	2b00      	cmp	r3, #0
 800649e:	d003      	beq.n	80064a8 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 80064a6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80064a8:	887b      	ldrh	r3, [r7, #2]
 80064aa:	2b10      	cmp	r3, #16
 80064ac:	d103      	bne.n	80064b6 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80064b4:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80064b6:	887b      	ldrh	r3, [r7, #2]
 80064b8:	2b20      	cmp	r3, #32
 80064ba:	d103      	bne.n	80064c4 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80064c2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80064c4:	887b      	ldrh	r3, [r7, #2]
 80064c6:	2b40      	cmp	r3, #64	@ 0x40
 80064c8:	d103      	bne.n	80064d2 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80064d0:	60fb      	str	r3, [r7, #12]
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	6819      	ldr	r1, [r3, #0]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	68fa      	ldr	r2, [r7, #12]
 80064de:	430a      	orrs	r2, r1
 80064e0:	601a      	str	r2, [r3, #0]
}
 80064e2:	bf00      	nop
 80064e4:	3714      	adds	r7, #20
 80064e6:	46bd      	mov	sp, r7
 80064e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ec:	4770      	bx	lr
 80064ee:	bf00      	nop
 80064f0:	08005383 	.word	0x08005383
 80064f4:	080057c9 	.word	0x080057c9
 80064f8:	08005569 	.word	0x08005569

080064fc <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80064fc:	b480      	push	{r7}
 80064fe:	b085      	sub	sp, #20
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
 8006504:	460b      	mov	r3, r1
 8006506:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8006508:	2300      	movs	r3, #0
 800650a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800650c:	887b      	ldrh	r3, [r7, #2]
 800650e:	f003 0301 	and.w	r3, r3, #1
 8006512:	2b00      	cmp	r3, #0
 8006514:	d00f      	beq.n	8006536 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800651c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006524:	b2db      	uxtb	r3, r3
 8006526:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800652a:	2b28      	cmp	r3, #40	@ 0x28
 800652c:	d003      	beq.n	8006536 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8006534:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006536:	887b      	ldrh	r3, [r7, #2]
 8006538:	f003 0302 	and.w	r3, r3, #2
 800653c:	2b00      	cmp	r3, #0
 800653e:	d00f      	beq.n	8006560 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8006546:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800654e:	b2db      	uxtb	r3, r3
 8006550:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006554:	2b28      	cmp	r3, #40	@ 0x28
 8006556:	d003      	beq.n	8006560 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800655e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006560:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006564:	2b00      	cmp	r3, #0
 8006566:	da03      	bge.n	8006570 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800656e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8006570:	887b      	ldrh	r3, [r7, #2]
 8006572:	2b10      	cmp	r3, #16
 8006574:	d103      	bne.n	800657e <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800657c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800657e:	887b      	ldrh	r3, [r7, #2]
 8006580:	2b20      	cmp	r3, #32
 8006582:	d103      	bne.n	800658c <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	f043 0320 	orr.w	r3, r3, #32
 800658a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800658c:	887b      	ldrh	r3, [r7, #2]
 800658e:	2b40      	cmp	r3, #64	@ 0x40
 8006590:	d103      	bne.n	800659a <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006598:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	6819      	ldr	r1, [r3, #0]
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	43da      	mvns	r2, r3
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	400a      	ands	r2, r1
 80065aa:	601a      	str	r2, [r3, #0]
}
 80065ac:	bf00      	nop
 80065ae:	3714      	adds	r7, #20
 80065b0:	46bd      	mov	sp, r7
 80065b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b6:	4770      	bx	lr

080065b8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b083      	sub	sp, #12
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
 80065c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80065c8:	b2db      	uxtb	r3, r3
 80065ca:	2b20      	cmp	r3, #32
 80065cc:	d138      	bne.n	8006640 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80065d4:	2b01      	cmp	r3, #1
 80065d6:	d101      	bne.n	80065dc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80065d8:	2302      	movs	r3, #2
 80065da:	e032      	b.n	8006642 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2201      	movs	r2, #1
 80065e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2224      	movs	r2, #36	@ 0x24
 80065e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	681a      	ldr	r2, [r3, #0]
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f022 0201 	bic.w	r2, r2, #1
 80065fa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	681a      	ldr	r2, [r3, #0]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800660a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	6819      	ldr	r1, [r3, #0]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	683a      	ldr	r2, [r7, #0]
 8006618:	430a      	orrs	r2, r1
 800661a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	681a      	ldr	r2, [r3, #0]
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f042 0201 	orr.w	r2, r2, #1
 800662a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2220      	movs	r2, #32
 8006630:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2200      	movs	r2, #0
 8006638:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800663c:	2300      	movs	r3, #0
 800663e:	e000      	b.n	8006642 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006640:	2302      	movs	r3, #2
  }
}
 8006642:	4618      	mov	r0, r3
 8006644:	370c      	adds	r7, #12
 8006646:	46bd      	mov	sp, r7
 8006648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664c:	4770      	bx	lr

0800664e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800664e:	b480      	push	{r7}
 8006650:	b085      	sub	sp, #20
 8006652:	af00      	add	r7, sp, #0
 8006654:	6078      	str	r0, [r7, #4]
 8006656:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800665e:	b2db      	uxtb	r3, r3
 8006660:	2b20      	cmp	r3, #32
 8006662:	d139      	bne.n	80066d8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800666a:	2b01      	cmp	r3, #1
 800666c:	d101      	bne.n	8006672 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800666e:	2302      	movs	r3, #2
 8006670:	e033      	b.n	80066da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2201      	movs	r2, #1
 8006676:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2224      	movs	r2, #36	@ 0x24
 800667e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	681a      	ldr	r2, [r3, #0]
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f022 0201 	bic.w	r2, r2, #1
 8006690:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80066a0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	021b      	lsls	r3, r3, #8
 80066a6:	68fa      	ldr	r2, [r7, #12]
 80066a8:	4313      	orrs	r3, r2
 80066aa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	68fa      	ldr	r2, [r7, #12]
 80066b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	681a      	ldr	r2, [r3, #0]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f042 0201 	orr.w	r2, r2, #1
 80066c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2220      	movs	r2, #32
 80066c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2200      	movs	r2, #0
 80066d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80066d4:	2300      	movs	r3, #0
 80066d6:	e000      	b.n	80066da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80066d8:	2302      	movs	r3, #2
  }
}
 80066da:	4618      	mov	r0, r3
 80066dc:	3714      	adds	r7, #20
 80066de:	46bd      	mov	sp, r7
 80066e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e4:	4770      	bx	lr
	...

080066e8 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b084      	sub	sp, #16
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 80066f0:	2300      	movs	r3, #0
 80066f2:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d01e      	beq.n	8006738 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 80066fa:	4b13      	ldr	r3, [pc, #76]	@ (8006748 <HAL_IPCC_Init+0x60>)
 80066fc:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006704:	b2db      	uxtb	r3, r3
 8006706:	2b00      	cmp	r3, #0
 8006708:	d102      	bne.n	8006710 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f7fc f806 	bl	800271c <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8006710:	68b8      	ldr	r0, [r7, #8]
 8006712:	f000 f85b 	bl	80067cc <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8006716:	68bb      	ldr	r3, [r7, #8]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	f000 f82c 	bl	8006780 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2200      	movs	r2, #0
 800672c:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2201      	movs	r2, #1
 8006732:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8006736:	e001      	b.n	800673c <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8006738:	2301      	movs	r3, #1
 800673a:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 800673c:	7bfb      	ldrb	r3, [r7, #15]
}
 800673e:	4618      	mov	r0, r3
 8006740:	3710      	adds	r7, #16
 8006742:	46bd      	mov	sp, r7
 8006744:	bd80      	pop	{r7, pc}
 8006746:	bf00      	nop
 8006748:	58000c00 	.word	0x58000c00

0800674c <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 800674c:	b480      	push	{r7}
 800674e:	b085      	sub	sp, #20
 8006750:	af00      	add	r7, sp, #0
 8006752:	60f8      	str	r0, [r7, #12]
 8006754:	60b9      	str	r1, [r7, #8]
 8006756:	4613      	mov	r3, r2
 8006758:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 800675a:	bf00      	nop
 800675c:	3714      	adds	r7, #20
 800675e:	46bd      	mov	sp, r7
 8006760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006764:	4770      	bx	lr

08006766 <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8006766:	b480      	push	{r7}
 8006768:	b085      	sub	sp, #20
 800676a:	af00      	add	r7, sp, #0
 800676c:	60f8      	str	r0, [r7, #12]
 800676e:	60b9      	str	r1, [r7, #8]
 8006770:	4613      	mov	r3, r2
 8006772:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8006774:	bf00      	nop
 8006776:	3714      	adds	r7, #20
 8006778:	46bd      	mov	sp, r7
 800677a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677e:	4770      	bx	lr

08006780 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8006780:	b480      	push	{r7}
 8006782:	b085      	sub	sp, #20
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8006788:	2300      	movs	r3, #0
 800678a:	60fb      	str	r3, [r7, #12]
 800678c:	e00f      	b.n	80067ae <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 800678e:	687a      	ldr	r2, [r7, #4]
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	009b      	lsls	r3, r3, #2
 8006794:	4413      	add	r3, r2
 8006796:	4a0b      	ldr	r2, [pc, #44]	@ (80067c4 <IPCC_SetDefaultCallbacks+0x44>)
 8006798:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 800679a:	687a      	ldr	r2, [r7, #4]
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	3306      	adds	r3, #6
 80067a0:	009b      	lsls	r3, r3, #2
 80067a2:	4413      	add	r3, r2
 80067a4:	4a08      	ldr	r2, [pc, #32]	@ (80067c8 <IPCC_SetDefaultCallbacks+0x48>)
 80067a6:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	3301      	adds	r3, #1
 80067ac:	60fb      	str	r3, [r7, #12]
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	2b05      	cmp	r3, #5
 80067b2:	d9ec      	bls.n	800678e <IPCC_SetDefaultCallbacks+0xe>
  }
}
 80067b4:	bf00      	nop
 80067b6:	bf00      	nop
 80067b8:	3714      	adds	r7, #20
 80067ba:	46bd      	mov	sp, r7
 80067bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c0:	4770      	bx	lr
 80067c2:	bf00      	nop
 80067c4:	0800674d 	.word	0x0800674d
 80067c8:	08006767 	.word	0x08006767

080067cc <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b083      	sub	sp, #12
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2200      	movs	r2, #0
 80067d8:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 80067e0:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	223f      	movs	r2, #63	@ 0x3f
 80067e6:	609a      	str	r2, [r3, #8]
}
 80067e8:	bf00      	nop
 80067ea:	370c      	adds	r7, #12
 80067ec:	46bd      	mov	sp, r7
 80067ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f2:	4770      	bx	lr

080067f4 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80067f4:	b480      	push	{r7}
 80067f6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80067f8:	4b05      	ldr	r3, [pc, #20]	@ (8006810 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	4a04      	ldr	r2, [pc, #16]	@ (8006810 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80067fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006802:	6013      	str	r3, [r2, #0]
}
 8006804:	bf00      	nop
 8006806:	46bd      	mov	sp, r7
 8006808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680c:	4770      	bx	lr
 800680e:	bf00      	nop
 8006810:	58000400 	.word	0x58000400

08006814 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006814:	b480      	push	{r7}
 8006816:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8006818:	4b04      	ldr	r3, [pc, #16]	@ (800682c <HAL_PWREx_GetVoltageRange+0x18>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8006820:	4618      	mov	r0, r3
 8006822:	46bd      	mov	sp, r7
 8006824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006828:	4770      	bx	lr
 800682a:	bf00      	nop
 800682c:	58000400 	.word	0x58000400

08006830 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8006830:	b480      	push	{r7}
 8006832:	b083      	sub	sp, #12
 8006834:	af00      	add	r7, sp, #0
 8006836:	4603      	mov	r3, r0
 8006838:	71fb      	strb	r3, [r7, #7]
  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 800683a:	4b11      	ldr	r3, [pc, #68]	@ (8006880 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f023 0307 	bic.w	r3, r3, #7
 8006842:	4a0f      	ldr	r2, [pc, #60]	@ (8006880 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8006844:	f043 0302 	orr.w	r3, r3, #2
 8006848:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800684a:	4b0e      	ldr	r3, [pc, #56]	@ (8006884 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 800684c:	691b      	ldr	r3, [r3, #16]
 800684e:	4a0d      	ldr	r2, [pc, #52]	@ (8006884 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8006850:	f043 0304 	orr.w	r3, r3, #4
 8006854:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8006856:	79fb      	ldrb	r3, [r7, #7]
 8006858:	2b01      	cmp	r3, #1
 800685a:	d101      	bne.n	8006860 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800685c:	bf30      	wfi
 800685e:	e002      	b.n	8006866 <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8006860:	bf40      	sev
    __WFE();
 8006862:	bf20      	wfe
    __WFE();
 8006864:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8006866:	4b07      	ldr	r3, [pc, #28]	@ (8006884 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8006868:	691b      	ldr	r3, [r3, #16]
 800686a:	4a06      	ldr	r2, [pc, #24]	@ (8006884 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 800686c:	f023 0304 	bic.w	r3, r3, #4
 8006870:	6113      	str	r3, [r2, #16]
}
 8006872:	bf00      	nop
 8006874:	370c      	adds	r7, #12
 8006876:	46bd      	mov	sp, r7
 8006878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687c:	4770      	bx	lr
 800687e:	bf00      	nop
 8006880:	58000400 	.word	0x58000400
 8006884:	e000ed00 	.word	0xe000ed00

08006888 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8006888:	b480      	push	{r7}
 800688a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800688c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006896:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800689a:	d101      	bne.n	80068a0 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800689c:	2301      	movs	r3, #1
 800689e:	e000      	b.n	80068a2 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80068a0:	2300      	movs	r3, #0
}
 80068a2:	4618      	mov	r0, r3
 80068a4:	46bd      	mov	sp, r7
 80068a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068aa:	4770      	bx	lr

080068ac <LL_RCC_HSE_Enable>:
{
 80068ac:	b480      	push	{r7}
 80068ae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80068b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80068ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068be:	6013      	str	r3, [r2, #0]
}
 80068c0:	bf00      	nop
 80068c2:	46bd      	mov	sp, r7
 80068c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c8:	4770      	bx	lr

080068ca <LL_RCC_HSE_Disable>:
{
 80068ca:	b480      	push	{r7}
 80068cc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80068ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80068d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80068dc:	6013      	str	r3, [r2, #0]
}
 80068de:	bf00      	nop
 80068e0:	46bd      	mov	sp, r7
 80068e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e6:	4770      	bx	lr

080068e8 <LL_RCC_HSE_IsReady>:
{
 80068e8:	b480      	push	{r7}
 80068ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80068ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80068fa:	d101      	bne.n	8006900 <LL_RCC_HSE_IsReady+0x18>
 80068fc:	2301      	movs	r3, #1
 80068fe:	e000      	b.n	8006902 <LL_RCC_HSE_IsReady+0x1a>
 8006900:	2300      	movs	r3, #0
}
 8006902:	4618      	mov	r0, r3
 8006904:	46bd      	mov	sp, r7
 8006906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690a:	4770      	bx	lr

0800690c <LL_RCC_HSI_Enable>:
{
 800690c:	b480      	push	{r7}
 800690e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8006910:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800691a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800691e:	6013      	str	r3, [r2, #0]
}
 8006920:	bf00      	nop
 8006922:	46bd      	mov	sp, r7
 8006924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006928:	4770      	bx	lr

0800692a <LL_RCC_HSI_Disable>:
{
 800692a:	b480      	push	{r7}
 800692c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800692e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006938:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800693c:	6013      	str	r3, [r2, #0]
}
 800693e:	bf00      	nop
 8006940:	46bd      	mov	sp, r7
 8006942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006946:	4770      	bx	lr

08006948 <LL_RCC_HSI_IsReady>:
{
 8006948:	b480      	push	{r7}
 800694a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800694c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006956:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800695a:	d101      	bne.n	8006960 <LL_RCC_HSI_IsReady+0x18>
 800695c:	2301      	movs	r3, #1
 800695e:	e000      	b.n	8006962 <LL_RCC_HSI_IsReady+0x1a>
 8006960:	2300      	movs	r3, #0
}
 8006962:	4618      	mov	r0, r3
 8006964:	46bd      	mov	sp, r7
 8006966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696a:	4770      	bx	lr

0800696c <LL_RCC_HSI_SetCalibTrimming>:
{
 800696c:	b480      	push	{r7}
 800696e:	b083      	sub	sp, #12
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8006974:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006978:	685b      	ldr	r3, [r3, #4]
 800697a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	061b      	lsls	r3, r3, #24
 8006982:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006986:	4313      	orrs	r3, r2
 8006988:	604b      	str	r3, [r1, #4]
}
 800698a:	bf00      	nop
 800698c:	370c      	adds	r7, #12
 800698e:	46bd      	mov	sp, r7
 8006990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006994:	4770      	bx	lr

08006996 <LL_RCC_HSI48_Enable>:
{
 8006996:	b480      	push	{r7}
 8006998:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800699a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800699e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80069a2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80069a6:	f043 0301 	orr.w	r3, r3, #1
 80069aa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 80069ae:	bf00      	nop
 80069b0:	46bd      	mov	sp, r7
 80069b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b6:	4770      	bx	lr

080069b8 <LL_RCC_HSI48_Disable>:
{
 80069b8:	b480      	push	{r7}
 80069ba:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80069bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80069c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80069c4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80069c8:	f023 0301 	bic.w	r3, r3, #1
 80069cc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 80069d0:	bf00      	nop
 80069d2:	46bd      	mov	sp, r7
 80069d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d8:	4770      	bx	lr

080069da <LL_RCC_HSI48_IsReady>:
{
 80069da:	b480      	push	{r7}
 80069dc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 80069de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80069e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80069e6:	f003 0302 	and.w	r3, r3, #2
 80069ea:	2b02      	cmp	r3, #2
 80069ec:	d101      	bne.n	80069f2 <LL_RCC_HSI48_IsReady+0x18>
 80069ee:	2301      	movs	r3, #1
 80069f0:	e000      	b.n	80069f4 <LL_RCC_HSI48_IsReady+0x1a>
 80069f2:	2300      	movs	r3, #0
}
 80069f4:	4618      	mov	r0, r3
 80069f6:	46bd      	mov	sp, r7
 80069f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fc:	4770      	bx	lr

080069fe <LL_RCC_LSE_Enable>:
{
 80069fe:	b480      	push	{r7}
 8006a00:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006a02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a0a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006a0e:	f043 0301 	orr.w	r3, r3, #1
 8006a12:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8006a16:	bf00      	nop
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1e:	4770      	bx	lr

08006a20 <LL_RCC_LSE_Disable>:
{
 8006a20:	b480      	push	{r7}
 8006a22:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006a24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a2c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006a30:	f023 0301 	bic.w	r3, r3, #1
 8006a34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8006a38:	bf00      	nop
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a40:	4770      	bx	lr

08006a42 <LL_RCC_LSE_EnableBypass>:
{
 8006a42:	b480      	push	{r7}
 8006a44:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006a46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a4e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006a52:	f043 0304 	orr.w	r3, r3, #4
 8006a56:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8006a5a:	bf00      	nop
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a62:	4770      	bx	lr

08006a64 <LL_RCC_LSE_DisableBypass>:
{
 8006a64:	b480      	push	{r7}
 8006a66:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006a68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a70:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006a74:	f023 0304 	bic.w	r3, r3, #4
 8006a78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8006a7c:	bf00      	nop
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a84:	4770      	bx	lr

08006a86 <LL_RCC_LSE_IsReady>:
{
 8006a86:	b480      	push	{r7}
 8006a88:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006a8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a92:	f003 0302 	and.w	r3, r3, #2
 8006a96:	2b02      	cmp	r3, #2
 8006a98:	d101      	bne.n	8006a9e <LL_RCC_LSE_IsReady+0x18>
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	e000      	b.n	8006aa0 <LL_RCC_LSE_IsReady+0x1a>
 8006a9e:	2300      	movs	r3, #0
}
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa8:	4770      	bx	lr

08006aaa <LL_RCC_LSI1_Enable>:
{
 8006aaa:	b480      	push	{r7}
 8006aac:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8006aae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ab2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ab6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006aba:	f043 0301 	orr.w	r3, r3, #1
 8006abe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8006ac2:	bf00      	nop
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aca:	4770      	bx	lr

08006acc <LL_RCC_LSI1_Disable>:
{
 8006acc:	b480      	push	{r7}
 8006ace:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8006ad0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ad4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ad8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006adc:	f023 0301 	bic.w	r3, r3, #1
 8006ae0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8006ae4:	bf00      	nop
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aec:	4770      	bx	lr

08006aee <LL_RCC_LSI1_IsReady>:
{
 8006aee:	b480      	push	{r7}
 8006af0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8006af2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006af6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006afa:	f003 0302 	and.w	r3, r3, #2
 8006afe:	2b02      	cmp	r3, #2
 8006b00:	d101      	bne.n	8006b06 <LL_RCC_LSI1_IsReady+0x18>
 8006b02:	2301      	movs	r3, #1
 8006b04:	e000      	b.n	8006b08 <LL_RCC_LSI1_IsReady+0x1a>
 8006b06:	2300      	movs	r3, #0
}
 8006b08:	4618      	mov	r0, r3
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b10:	4770      	bx	lr

08006b12 <LL_RCC_LSI2_Enable>:
{
 8006b12:	b480      	push	{r7}
 8006b14:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8006b16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b1e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006b22:	f043 0304 	orr.w	r3, r3, #4
 8006b26:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8006b2a:	bf00      	nop
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b32:	4770      	bx	lr

08006b34 <LL_RCC_LSI2_Disable>:
{
 8006b34:	b480      	push	{r7}
 8006b36:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8006b38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b40:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006b44:	f023 0304 	bic.w	r3, r3, #4
 8006b48:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8006b4c:	bf00      	nop
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b54:	4770      	bx	lr

08006b56 <LL_RCC_LSI2_IsReady>:
{
 8006b56:	b480      	push	{r7}
 8006b58:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8006b5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b62:	f003 0308 	and.w	r3, r3, #8
 8006b66:	2b08      	cmp	r3, #8
 8006b68:	d101      	bne.n	8006b6e <LL_RCC_LSI2_IsReady+0x18>
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	e000      	b.n	8006b70 <LL_RCC_LSI2_IsReady+0x1a>
 8006b6e:	2300      	movs	r3, #0
}
 8006b70:	4618      	mov	r0, r3
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr

08006b7a <LL_RCC_LSI2_SetTrimming>:
{
 8006b7a:	b480      	push	{r7}
 8006b7c:	b083      	sub	sp, #12
 8006b7e:	af00      	add	r7, sp, #0
 8006b80:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8006b82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b8a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	021b      	lsls	r3, r3, #8
 8006b92:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006b96:	4313      	orrs	r3, r2
 8006b98:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8006b9c:	bf00      	nop
 8006b9e:	370c      	adds	r7, #12
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba6:	4770      	bx	lr

08006ba8 <LL_RCC_MSI_Enable>:
{
 8006ba8:	b480      	push	{r7}
 8006baa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8006bac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006bb6:	f043 0301 	orr.w	r3, r3, #1
 8006bba:	6013      	str	r3, [r2, #0]
}
 8006bbc:	bf00      	nop
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc4:	4770      	bx	lr

08006bc6 <LL_RCC_MSI_Disable>:
{
 8006bc6:	b480      	push	{r7}
 8006bc8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8006bca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006bd4:	f023 0301 	bic.w	r3, r3, #1
 8006bd8:	6013      	str	r3, [r2, #0]
}
 8006bda:	bf00      	nop
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be2:	4770      	bx	lr

08006be4 <LL_RCC_MSI_IsReady>:
{
 8006be4:	b480      	push	{r7}
 8006be6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8006be8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	f003 0302 	and.w	r3, r3, #2
 8006bf2:	2b02      	cmp	r3, #2
 8006bf4:	d101      	bne.n	8006bfa <LL_RCC_MSI_IsReady+0x16>
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	e000      	b.n	8006bfc <LL_RCC_MSI_IsReady+0x18>
 8006bfa:	2300      	movs	r3, #0
}
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c04:	4770      	bx	lr

08006c06 <LL_RCC_MSI_SetRange>:
{
 8006c06:	b480      	push	{r7}
 8006c08:	b083      	sub	sp, #12
 8006c0a:	af00      	add	r7, sp, #0
 8006c0c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8006c0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006c18:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	600b      	str	r3, [r1, #0]
}
 8006c22:	bf00      	nop
 8006c24:	370c      	adds	r7, #12
 8006c26:	46bd      	mov	sp, r7
 8006c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2c:	4770      	bx	lr

08006c2e <LL_RCC_MSI_GetRange>:
{
 8006c2e:	b480      	push	{r7}
 8006c30:	b083      	sub	sp, #12
 8006c32:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8006c34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006c3e:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2bb0      	cmp	r3, #176	@ 0xb0
 8006c44:	d901      	bls.n	8006c4a <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8006c46:	23b0      	movs	r3, #176	@ 0xb0
 8006c48:	607b      	str	r3, [r7, #4]
  return msiRange;
 8006c4a:	687b      	ldr	r3, [r7, #4]
}
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	370c      	adds	r7, #12
 8006c50:	46bd      	mov	sp, r7
 8006c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c56:	4770      	bx	lr

08006c58 <LL_RCC_MSI_SetCalibTrimming>:
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b083      	sub	sp, #12
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8006c60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c64:	685b      	ldr	r3, [r3, #4]
 8006c66:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	021b      	lsls	r3, r3, #8
 8006c6e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006c72:	4313      	orrs	r3, r2
 8006c74:	604b      	str	r3, [r1, #4]
}
 8006c76:	bf00      	nop
 8006c78:	370c      	adds	r7, #12
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c80:	4770      	bx	lr

08006c82 <LL_RCC_SetSysClkSource>:
{
 8006c82:	b480      	push	{r7}
 8006c84:	b083      	sub	sp, #12
 8006c86:	af00      	add	r7, sp, #0
 8006c88:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8006c8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c8e:	689b      	ldr	r3, [r3, #8]
 8006c90:	f023 0203 	bic.w	r2, r3, #3
 8006c94:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	608b      	str	r3, [r1, #8]
}
 8006c9e:	bf00      	nop
 8006ca0:	370c      	adds	r7, #12
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca8:	4770      	bx	lr

08006caa <LL_RCC_GetSysClkSource>:
{
 8006caa:	b480      	push	{r7}
 8006cac:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006cae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006cb2:	689b      	ldr	r3, [r3, #8]
 8006cb4:	f003 030c 	and.w	r3, r3, #12
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc0:	4770      	bx	lr

08006cc2 <LL_RCC_SetAHBPrescaler>:
{
 8006cc2:	b480      	push	{r7}
 8006cc4:	b083      	sub	sp, #12
 8006cc6:	af00      	add	r7, sp, #0
 8006cc8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8006cca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006cce:	689b      	ldr	r3, [r3, #8]
 8006cd0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006cd4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	608b      	str	r3, [r1, #8]
}
 8006cde:	bf00      	nop
 8006ce0:	370c      	adds	r7, #12
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce8:	4770      	bx	lr

08006cea <LL_C2_RCC_SetAHBPrescaler>:
{
 8006cea:	b480      	push	{r7}
 8006cec:	b083      	sub	sp, #12
 8006cee:	af00      	add	r7, sp, #0
 8006cf0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8006cf2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006cf6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006cfa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006cfe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	4313      	orrs	r3, r2
 8006d06:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8006d0a:	bf00      	nop
 8006d0c:	370c      	adds	r7, #12
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d14:	4770      	bx	lr

08006d16 <LL_RCC_SetAHB4Prescaler>:
{
 8006d16:	b480      	push	{r7}
 8006d18:	b083      	sub	sp, #12
 8006d1a:	af00      	add	r7, sp, #0
 8006d1c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8006d1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d22:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006d26:	f023 020f 	bic.w	r2, r3, #15
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	091b      	lsrs	r3, r3, #4
 8006d2e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006d32:	4313      	orrs	r3, r2
 8006d34:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8006d38:	bf00      	nop
 8006d3a:	370c      	adds	r7, #12
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d42:	4770      	bx	lr

08006d44 <LL_RCC_SetAPB1Prescaler>:
{
 8006d44:	b480      	push	{r7}
 8006d46:	b083      	sub	sp, #12
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8006d4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d50:	689b      	ldr	r3, [r3, #8]
 8006d52:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006d56:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	4313      	orrs	r3, r2
 8006d5e:	608b      	str	r3, [r1, #8]
}
 8006d60:	bf00      	nop
 8006d62:	370c      	adds	r7, #12
 8006d64:	46bd      	mov	sp, r7
 8006d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6a:	4770      	bx	lr

08006d6c <LL_RCC_SetAPB2Prescaler>:
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b083      	sub	sp, #12
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8006d74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d78:	689b      	ldr	r3, [r3, #8]
 8006d7a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006d7e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	4313      	orrs	r3, r2
 8006d86:	608b      	str	r3, [r1, #8]
}
 8006d88:	bf00      	nop
 8006d8a:	370c      	adds	r7, #12
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d92:	4770      	bx	lr

08006d94 <LL_RCC_GetAHBPrescaler>:
{
 8006d94:	b480      	push	{r7}
 8006d96:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8006d98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d9c:	689b      	ldr	r3, [r3, #8]
 8006d9e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8006da2:	4618      	mov	r0, r3
 8006da4:	46bd      	mov	sp, r7
 8006da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006daa:	4770      	bx	lr

08006dac <LL_RCC_GetAHB4Prescaler>:
{
 8006dac:	b480      	push	{r7}
 8006dae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8006db0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006db4:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006db8:	011b      	lsls	r3, r3, #4
 8006dba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc6:	4770      	bx	lr

08006dc8 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8006dcc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006dd6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006dda:	6013      	str	r3, [r2, #0]
}
 8006ddc:	bf00      	nop
 8006dde:	46bd      	mov	sp, r7
 8006de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de4:	4770      	bx	lr

08006de6 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8006de6:	b480      	push	{r7}
 8006de8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8006dea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006df4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006df8:	6013      	str	r3, [r2, #0]
}
 8006dfa:	bf00      	nop
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e02:	4770      	bx	lr

08006e04 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8006e04:	b480      	push	{r7}
 8006e06:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8006e08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e12:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006e16:	d101      	bne.n	8006e1c <LL_RCC_PLL_IsReady+0x18>
 8006e18:	2301      	movs	r3, #1
 8006e1a:	e000      	b.n	8006e1e <LL_RCC_PLL_IsReady+0x1a>
 8006e1c:	2300      	movs	r3, #0
}
 8006e1e:	4618      	mov	r0, r3
 8006e20:	46bd      	mov	sp, r7
 8006e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e26:	4770      	bx	lr

08006e28 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8006e28:	b480      	push	{r7}
 8006e2a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006e2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e30:	68db      	ldr	r3, [r3, #12]
 8006e32:	0a1b      	lsrs	r3, r3, #8
 8006e34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8006e38:	4618      	mov	r0, r3
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e40:	4770      	bx	lr

08006e42 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8006e42:	b480      	push	{r7}
 8006e44:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8006e46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e4a:	68db      	ldr	r3, [r3, #12]
 8006e4c:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8006e50:	4618      	mov	r0, r3
 8006e52:	46bd      	mov	sp, r7
 8006e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e58:	4770      	bx	lr

08006e5a <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8006e5a:	b480      	push	{r7}
 8006e5c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006e5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e62:	68db      	ldr	r3, [r3, #12]
 8006e64:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e70:	4770      	bx	lr

08006e72 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8006e72:	b480      	push	{r7}
 8006e74:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006e76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e7a:	68db      	ldr	r3, [r3, #12]
 8006e7c:	f003 0303 	and.w	r3, r3, #3
}
 8006e80:	4618      	mov	r0, r3
 8006e82:	46bd      	mov	sp, r7
 8006e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e88:	4770      	bx	lr

08006e8a <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8006e8a:	b480      	push	{r7}
 8006e8c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8006e8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e92:	689b      	ldr	r3, [r3, #8]
 8006e94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006e98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e9c:	d101      	bne.n	8006ea2 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	e000      	b.n	8006ea4 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8006ea2:	2300      	movs	r3, #0
}
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eac:	4770      	bx	lr

08006eae <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8006eae:	b480      	push	{r7}
 8006eb0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8006eb2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006eb6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006eba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ebe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ec2:	d101      	bne.n	8006ec8 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	e000      	b.n	8006eca <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8006ec8:	2300      	movs	r3, #0
}
 8006eca:	4618      	mov	r0, r3
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed2:	4770      	bx	lr

08006ed4 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8006ed8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006edc:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006ee0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006ee4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ee8:	d101      	bne.n	8006eee <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8006eea:	2301      	movs	r3, #1
 8006eec:	e000      	b.n	8006ef0 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8006eee:	2300      	movs	r3, #0
}
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef8:	4770      	bx	lr

08006efa <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8006efa:	b480      	push	{r7}
 8006efc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8006efe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f02:	689b      	ldr	r3, [r3, #8]
 8006f04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f08:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006f0c:	d101      	bne.n	8006f12 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8006f0e:	2301      	movs	r3, #1
 8006f10:	e000      	b.n	8006f14 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8006f12:	2300      	movs	r3, #0
}
 8006f14:	4618      	mov	r0, r3
 8006f16:	46bd      	mov	sp, r7
 8006f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1c:	4770      	bx	lr

08006f1e <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8006f1e:	b480      	push	{r7}
 8006f20:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8006f22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f26:	689b      	ldr	r3, [r3, #8]
 8006f28:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006f2c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006f30:	d101      	bne.n	8006f36 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8006f32:	2301      	movs	r3, #1
 8006f34:	e000      	b.n	8006f38 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8006f36:	2300      	movs	r3, #0
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f40:	4770      	bx	lr
	...

08006f44 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006f44:	b590      	push	{r4, r7, lr}
 8006f46:	b08d      	sub	sp, #52	@ 0x34
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d101      	bne.n	8006f56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006f52:	2301      	movs	r3, #1
 8006f54:	e363      	b.n	800761e <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f003 0320 	and.w	r3, r3, #32
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	f000 808d 	beq.w	800707e <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006f64:	f7ff fea1 	bl	8006caa <LL_RCC_GetSysClkSource>
 8006f68:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006f6a:	f7ff ff82 	bl	8006e72 <LL_RCC_PLL_GetMainSource>
 8006f6e:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d005      	beq.n	8006f82 <HAL_RCC_OscConfig+0x3e>
 8006f76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f78:	2b0c      	cmp	r3, #12
 8006f7a:	d147      	bne.n	800700c <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8006f7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f7e:	2b01      	cmp	r3, #1
 8006f80:	d144      	bne.n	800700c <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	69db      	ldr	r3, [r3, #28]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d101      	bne.n	8006f8e <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	e347      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8006f92:	f7ff fe4c 	bl	8006c2e <LL_RCC_MSI_GetRange>
 8006f96:	4603      	mov	r3, r0
 8006f98:	429c      	cmp	r4, r3
 8006f9a:	d914      	bls.n	8006fc6 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	f000 fd03 	bl	80079ac <RCC_SetFlashLatencyFromMSIRange>
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d001      	beq.n	8006fb0 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8006fac:	2301      	movs	r3, #1
 8006fae:	e336      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	f7ff fe26 	bl	8006c06 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6a1b      	ldr	r3, [r3, #32]
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	f7ff fe4a 	bl	8006c58 <LL_RCC_MSI_SetCalibTrimming>
 8006fc4:	e013      	b.n	8006fee <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fca:	4618      	mov	r0, r3
 8006fcc:	f7ff fe1b 	bl	8006c06 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6a1b      	ldr	r3, [r3, #32]
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	f7ff fe3f 	bl	8006c58 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fde:	4618      	mov	r0, r3
 8006fe0:	f000 fce4 	bl	80079ac <RCC_SetFlashLatencyFromMSIRange>
 8006fe4:	4603      	mov	r3, r0
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d001      	beq.n	8006fee <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	e317      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006fee:	f000 fcc9 	bl	8007984 <HAL_RCC_GetHCLKFreq>
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	4aa4      	ldr	r2, [pc, #656]	@ (8007288 <HAL_RCC_OscConfig+0x344>)
 8006ff6:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006ff8:	4ba4      	ldr	r3, [pc, #656]	@ (800728c <HAL_RCC_OscConfig+0x348>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	f7fb fd33 	bl	8002a68 <HAL_InitTick>
 8007002:	4603      	mov	r3, r0
 8007004:	2b00      	cmp	r3, #0
 8007006:	d039      	beq.n	800707c <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8007008:	2301      	movs	r3, #1
 800700a:	e308      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	69db      	ldr	r3, [r3, #28]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d01e      	beq.n	8007052 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8007014:	f7ff fdc8 	bl	8006ba8 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007018:	f7fb fd74 	bl	8002b04 <HAL_GetTick>
 800701c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800701e:	e008      	b.n	8007032 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007020:	f7fb fd70 	bl	8002b04 <HAL_GetTick>
 8007024:	4602      	mov	r2, r0
 8007026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007028:	1ad3      	subs	r3, r2, r3
 800702a:	2b02      	cmp	r3, #2
 800702c:	d901      	bls.n	8007032 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800702e:	2303      	movs	r3, #3
 8007030:	e2f5      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8007032:	f7ff fdd7 	bl	8006be4 <LL_RCC_MSI_IsReady>
 8007036:	4603      	mov	r3, r0
 8007038:	2b00      	cmp	r3, #0
 800703a:	d0f1      	beq.n	8007020 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007040:	4618      	mov	r0, r3
 8007042:	f7ff fde0 	bl	8006c06 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6a1b      	ldr	r3, [r3, #32]
 800704a:	4618      	mov	r0, r3
 800704c:	f7ff fe04 	bl	8006c58 <LL_RCC_MSI_SetCalibTrimming>
 8007050:	e015      	b.n	800707e <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007052:	f7ff fdb8 	bl	8006bc6 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007056:	f7fb fd55 	bl	8002b04 <HAL_GetTick>
 800705a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800705c:	e008      	b.n	8007070 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800705e:	f7fb fd51 	bl	8002b04 <HAL_GetTick>
 8007062:	4602      	mov	r2, r0
 8007064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007066:	1ad3      	subs	r3, r2, r3
 8007068:	2b02      	cmp	r3, #2
 800706a:	d901      	bls.n	8007070 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800706c:	2303      	movs	r3, #3
 800706e:	e2d6      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8007070:	f7ff fdb8 	bl	8006be4 <LL_RCC_MSI_IsReady>
 8007074:	4603      	mov	r3, r0
 8007076:	2b00      	cmp	r3, #0
 8007078:	d1f1      	bne.n	800705e <HAL_RCC_OscConfig+0x11a>
 800707a:	e000      	b.n	800707e <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800707c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f003 0301 	and.w	r3, r3, #1
 8007086:	2b00      	cmp	r3, #0
 8007088:	d047      	beq.n	800711a <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800708a:	f7ff fe0e 	bl	8006caa <LL_RCC_GetSysClkSource>
 800708e:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007090:	f7ff feef 	bl	8006e72 <LL_RCC_PLL_GetMainSource>
 8007094:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8007096:	6a3b      	ldr	r3, [r7, #32]
 8007098:	2b08      	cmp	r3, #8
 800709a:	d005      	beq.n	80070a8 <HAL_RCC_OscConfig+0x164>
 800709c:	6a3b      	ldr	r3, [r7, #32]
 800709e:	2b0c      	cmp	r3, #12
 80070a0:	d108      	bne.n	80070b4 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80070a2:	69fb      	ldr	r3, [r7, #28]
 80070a4:	2b03      	cmp	r3, #3
 80070a6:	d105      	bne.n	80070b4 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d134      	bne.n	800711a <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 80070b0:	2301      	movs	r3, #1
 80070b2:	e2b4      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	685b      	ldr	r3, [r3, #4]
 80070b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070bc:	d102      	bne.n	80070c4 <HAL_RCC_OscConfig+0x180>
 80070be:	f7ff fbf5 	bl	80068ac <LL_RCC_HSE_Enable>
 80070c2:	e001      	b.n	80070c8 <HAL_RCC_OscConfig+0x184>
 80070c4:	f7ff fc01 	bl	80068ca <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	685b      	ldr	r3, [r3, #4]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d012      	beq.n	80070f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070d0:	f7fb fd18 	bl	8002b04 <HAL_GetTick>
 80070d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80070d6:	e008      	b.n	80070ea <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80070d8:	f7fb fd14 	bl	8002b04 <HAL_GetTick>
 80070dc:	4602      	mov	r2, r0
 80070de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070e0:	1ad3      	subs	r3, r2, r3
 80070e2:	2b64      	cmp	r3, #100	@ 0x64
 80070e4:	d901      	bls.n	80070ea <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80070e6:	2303      	movs	r3, #3
 80070e8:	e299      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 80070ea:	f7ff fbfd 	bl	80068e8 <LL_RCC_HSE_IsReady>
 80070ee:	4603      	mov	r3, r0
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d0f1      	beq.n	80070d8 <HAL_RCC_OscConfig+0x194>
 80070f4:	e011      	b.n	800711a <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070f6:	f7fb fd05 	bl	8002b04 <HAL_GetTick>
 80070fa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80070fc:	e008      	b.n	8007110 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80070fe:	f7fb fd01 	bl	8002b04 <HAL_GetTick>
 8007102:	4602      	mov	r2, r0
 8007104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007106:	1ad3      	subs	r3, r2, r3
 8007108:	2b64      	cmp	r3, #100	@ 0x64
 800710a:	d901      	bls.n	8007110 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800710c:	2303      	movs	r3, #3
 800710e:	e286      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8007110:	f7ff fbea 	bl	80068e8 <LL_RCC_HSE_IsReady>
 8007114:	4603      	mov	r3, r0
 8007116:	2b00      	cmp	r3, #0
 8007118:	d1f1      	bne.n	80070fe <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f003 0302 	and.w	r3, r3, #2
 8007122:	2b00      	cmp	r3, #0
 8007124:	d04c      	beq.n	80071c0 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007126:	f7ff fdc0 	bl	8006caa <LL_RCC_GetSysClkSource>
 800712a:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800712c:	f7ff fea1 	bl	8006e72 <LL_RCC_PLL_GetMainSource>
 8007130:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8007132:	69bb      	ldr	r3, [r7, #24]
 8007134:	2b04      	cmp	r3, #4
 8007136:	d005      	beq.n	8007144 <HAL_RCC_OscConfig+0x200>
 8007138:	69bb      	ldr	r3, [r7, #24]
 800713a:	2b0c      	cmp	r3, #12
 800713c:	d10e      	bne.n	800715c <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800713e:	697b      	ldr	r3, [r7, #20]
 8007140:	2b02      	cmp	r3, #2
 8007142:	d10b      	bne.n	800715c <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	68db      	ldr	r3, [r3, #12]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d101      	bne.n	8007150 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800714c:	2301      	movs	r3, #1
 800714e:	e266      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	691b      	ldr	r3, [r3, #16]
 8007154:	4618      	mov	r0, r3
 8007156:	f7ff fc09 	bl	800696c <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800715a:	e031      	b.n	80071c0 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	68db      	ldr	r3, [r3, #12]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d019      	beq.n	8007198 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007164:	f7ff fbd2 	bl	800690c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007168:	f7fb fccc 	bl	8002b04 <HAL_GetTick>
 800716c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800716e:	e008      	b.n	8007182 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007170:	f7fb fcc8 	bl	8002b04 <HAL_GetTick>
 8007174:	4602      	mov	r2, r0
 8007176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007178:	1ad3      	subs	r3, r2, r3
 800717a:	2b02      	cmp	r3, #2
 800717c:	d901      	bls.n	8007182 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800717e:	2303      	movs	r3, #3
 8007180:	e24d      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8007182:	f7ff fbe1 	bl	8006948 <LL_RCC_HSI_IsReady>
 8007186:	4603      	mov	r3, r0
 8007188:	2b00      	cmp	r3, #0
 800718a:	d0f1      	beq.n	8007170 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	691b      	ldr	r3, [r3, #16]
 8007190:	4618      	mov	r0, r3
 8007192:	f7ff fbeb 	bl	800696c <LL_RCC_HSI_SetCalibTrimming>
 8007196:	e013      	b.n	80071c0 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007198:	f7ff fbc7 	bl	800692a <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800719c:	f7fb fcb2 	bl	8002b04 <HAL_GetTick>
 80071a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80071a2:	e008      	b.n	80071b6 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80071a4:	f7fb fcae 	bl	8002b04 <HAL_GetTick>
 80071a8:	4602      	mov	r2, r0
 80071aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ac:	1ad3      	subs	r3, r2, r3
 80071ae:	2b02      	cmp	r3, #2
 80071b0:	d901      	bls.n	80071b6 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 80071b2:	2303      	movs	r3, #3
 80071b4:	e233      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 80071b6:	f7ff fbc7 	bl	8006948 <LL_RCC_HSI_IsReady>
 80071ba:	4603      	mov	r3, r0
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d1f1      	bne.n	80071a4 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f003 0308 	and.w	r3, r3, #8
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d106      	bne.n	80071da <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	f000 80a3 	beq.w	8007320 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	695b      	ldr	r3, [r3, #20]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d076      	beq.n	80072d0 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f003 0310 	and.w	r3, r3, #16
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d046      	beq.n	800727c <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 80071ee:	f7ff fc7e 	bl	8006aee <LL_RCC_LSI1_IsReady>
 80071f2:	4603      	mov	r3, r0
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d113      	bne.n	8007220 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 80071f8:	f7ff fc57 	bl	8006aaa <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80071fc:	f7fb fc82 	bl	8002b04 <HAL_GetTick>
 8007200:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8007202:	e008      	b.n	8007216 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8007204:	f7fb fc7e 	bl	8002b04 <HAL_GetTick>
 8007208:	4602      	mov	r2, r0
 800720a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800720c:	1ad3      	subs	r3, r2, r3
 800720e:	2b02      	cmp	r3, #2
 8007210:	d901      	bls.n	8007216 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8007212:	2303      	movs	r3, #3
 8007214:	e203      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8007216:	f7ff fc6a 	bl	8006aee <LL_RCC_LSI1_IsReady>
 800721a:	4603      	mov	r3, r0
 800721c:	2b00      	cmp	r3, #0
 800721e:	d0f1      	beq.n	8007204 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8007220:	f7ff fc77 	bl	8006b12 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007224:	f7fb fc6e 	bl	8002b04 <HAL_GetTick>
 8007228:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800722a:	e008      	b.n	800723e <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800722c:	f7fb fc6a 	bl	8002b04 <HAL_GetTick>
 8007230:	4602      	mov	r2, r0
 8007232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007234:	1ad3      	subs	r3, r2, r3
 8007236:	2b03      	cmp	r3, #3
 8007238:	d901      	bls.n	800723e <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800723a:	2303      	movs	r3, #3
 800723c:	e1ef      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800723e:	f7ff fc8a 	bl	8006b56 <LL_RCC_LSI2_IsReady>
 8007242:	4603      	mov	r3, r0
 8007244:	2b00      	cmp	r3, #0
 8007246:	d0f1      	beq.n	800722c <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	699b      	ldr	r3, [r3, #24]
 800724c:	4618      	mov	r0, r3
 800724e:	f7ff fc94 	bl	8006b7a <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8007252:	f7ff fc3b 	bl	8006acc <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007256:	f7fb fc55 	bl	8002b04 <HAL_GetTick>
 800725a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800725c:	e008      	b.n	8007270 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800725e:	f7fb fc51 	bl	8002b04 <HAL_GetTick>
 8007262:	4602      	mov	r2, r0
 8007264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007266:	1ad3      	subs	r3, r2, r3
 8007268:	2b02      	cmp	r3, #2
 800726a:	d901      	bls.n	8007270 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800726c:	2303      	movs	r3, #3
 800726e:	e1d6      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8007270:	f7ff fc3d 	bl	8006aee <LL_RCC_LSI1_IsReady>
 8007274:	4603      	mov	r3, r0
 8007276:	2b00      	cmp	r3, #0
 8007278:	d1f1      	bne.n	800725e <HAL_RCC_OscConfig+0x31a>
 800727a:	e051      	b.n	8007320 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800727c:	f7ff fc15 	bl	8006aaa <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007280:	f7fb fc40 	bl	8002b04 <HAL_GetTick>
 8007284:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8007286:	e00c      	b.n	80072a2 <HAL_RCC_OscConfig+0x35e>
 8007288:	2000002c 	.word	0x2000002c
 800728c:	20000030 	.word	0x20000030
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8007290:	f7fb fc38 	bl	8002b04 <HAL_GetTick>
 8007294:	4602      	mov	r2, r0
 8007296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007298:	1ad3      	subs	r3, r2, r3
 800729a:	2b02      	cmp	r3, #2
 800729c:	d901      	bls.n	80072a2 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800729e:	2303      	movs	r3, #3
 80072a0:	e1bd      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80072a2:	f7ff fc24 	bl	8006aee <LL_RCC_LSI1_IsReady>
 80072a6:	4603      	mov	r3, r0
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d0f1      	beq.n	8007290 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80072ac:	f7ff fc42 	bl	8006b34 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 80072b0:	e008      	b.n	80072c4 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80072b2:	f7fb fc27 	bl	8002b04 <HAL_GetTick>
 80072b6:	4602      	mov	r2, r0
 80072b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ba:	1ad3      	subs	r3, r2, r3
 80072bc:	2b03      	cmp	r3, #3
 80072be:	d901      	bls.n	80072c4 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 80072c0:	2303      	movs	r3, #3
 80072c2:	e1ac      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 80072c4:	f7ff fc47 	bl	8006b56 <LL_RCC_LSI2_IsReady>
 80072c8:	4603      	mov	r3, r0
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d1f1      	bne.n	80072b2 <HAL_RCC_OscConfig+0x36e>
 80072ce:	e027      	b.n	8007320 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 80072d0:	f7ff fc30 	bl	8006b34 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80072d4:	f7fb fc16 	bl	8002b04 <HAL_GetTick>
 80072d8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 80072da:	e008      	b.n	80072ee <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80072dc:	f7fb fc12 	bl	8002b04 <HAL_GetTick>
 80072e0:	4602      	mov	r2, r0
 80072e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072e4:	1ad3      	subs	r3, r2, r3
 80072e6:	2b03      	cmp	r3, #3
 80072e8:	d901      	bls.n	80072ee <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80072ea:	2303      	movs	r3, #3
 80072ec:	e197      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 80072ee:	f7ff fc32 	bl	8006b56 <LL_RCC_LSI2_IsReady>
 80072f2:	4603      	mov	r3, r0
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d1f1      	bne.n	80072dc <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 80072f8:	f7ff fbe8 	bl	8006acc <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80072fc:	f7fb fc02 	bl	8002b04 <HAL_GetTick>
 8007300:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8007302:	e008      	b.n	8007316 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8007304:	f7fb fbfe 	bl	8002b04 <HAL_GetTick>
 8007308:	4602      	mov	r2, r0
 800730a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800730c:	1ad3      	subs	r3, r2, r3
 800730e:	2b02      	cmp	r3, #2
 8007310:	d901      	bls.n	8007316 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8007312:	2303      	movs	r3, #3
 8007314:	e183      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8007316:	f7ff fbea 	bl	8006aee <LL_RCC_LSI1_IsReady>
 800731a:	4603      	mov	r3, r0
 800731c:	2b00      	cmp	r3, #0
 800731e:	d1f1      	bne.n	8007304 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f003 0304 	and.w	r3, r3, #4
 8007328:	2b00      	cmp	r3, #0
 800732a:	d05b      	beq.n	80073e4 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800732c:	4ba7      	ldr	r3, [pc, #668]	@ (80075cc <HAL_RCC_OscConfig+0x688>)
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007334:	2b00      	cmp	r3, #0
 8007336:	d114      	bne.n	8007362 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8007338:	f7ff fa5c 	bl	80067f4 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800733c:	f7fb fbe2 	bl	8002b04 <HAL_GetTick>
 8007340:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007342:	e008      	b.n	8007356 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007344:	f7fb fbde 	bl	8002b04 <HAL_GetTick>
 8007348:	4602      	mov	r2, r0
 800734a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800734c:	1ad3      	subs	r3, r2, r3
 800734e:	2b02      	cmp	r3, #2
 8007350:	d901      	bls.n	8007356 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8007352:	2303      	movs	r3, #3
 8007354:	e163      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007356:	4b9d      	ldr	r3, [pc, #628]	@ (80075cc <HAL_RCC_OscConfig+0x688>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800735e:	2b00      	cmp	r3, #0
 8007360:	d0f0      	beq.n	8007344 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	689b      	ldr	r3, [r3, #8]
 8007366:	2b01      	cmp	r3, #1
 8007368:	d102      	bne.n	8007370 <HAL_RCC_OscConfig+0x42c>
 800736a:	f7ff fb48 	bl	80069fe <LL_RCC_LSE_Enable>
 800736e:	e00c      	b.n	800738a <HAL_RCC_OscConfig+0x446>
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	689b      	ldr	r3, [r3, #8]
 8007374:	2b05      	cmp	r3, #5
 8007376:	d104      	bne.n	8007382 <HAL_RCC_OscConfig+0x43e>
 8007378:	f7ff fb63 	bl	8006a42 <LL_RCC_LSE_EnableBypass>
 800737c:	f7ff fb3f 	bl	80069fe <LL_RCC_LSE_Enable>
 8007380:	e003      	b.n	800738a <HAL_RCC_OscConfig+0x446>
 8007382:	f7ff fb4d 	bl	8006a20 <LL_RCC_LSE_Disable>
 8007386:	f7ff fb6d 	bl	8006a64 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	689b      	ldr	r3, [r3, #8]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d014      	beq.n	80073bc <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007392:	f7fb fbb7 	bl	8002b04 <HAL_GetTick>
 8007396:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8007398:	e00a      	b.n	80073b0 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800739a:	f7fb fbb3 	bl	8002b04 <HAL_GetTick>
 800739e:	4602      	mov	r2, r0
 80073a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a2:	1ad3      	subs	r3, r2, r3
 80073a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80073a8:	4293      	cmp	r3, r2
 80073aa:	d901      	bls.n	80073b0 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 80073ac:	2303      	movs	r3, #3
 80073ae:	e136      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 80073b0:	f7ff fb69 	bl	8006a86 <LL_RCC_LSE_IsReady>
 80073b4:	4603      	mov	r3, r0
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d0ef      	beq.n	800739a <HAL_RCC_OscConfig+0x456>
 80073ba:	e013      	b.n	80073e4 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073bc:	f7fb fba2 	bl	8002b04 <HAL_GetTick>
 80073c0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80073c2:	e00a      	b.n	80073da <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073c4:	f7fb fb9e 	bl	8002b04 <HAL_GetTick>
 80073c8:	4602      	mov	r2, r0
 80073ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073cc:	1ad3      	subs	r3, r2, r3
 80073ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d901      	bls.n	80073da <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 80073d6:	2303      	movs	r3, #3
 80073d8:	e121      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 80073da:	f7ff fb54 	bl	8006a86 <LL_RCC_LSE_IsReady>
 80073de:	4603      	mov	r3, r0
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d1ef      	bne.n	80073c4 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d02c      	beq.n	800744a <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d014      	beq.n	8007422 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80073f8:	f7ff facd 	bl	8006996 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073fc:	f7fb fb82 	bl	8002b04 <HAL_GetTick>
 8007400:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8007402:	e008      	b.n	8007416 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007404:	f7fb fb7e 	bl	8002b04 <HAL_GetTick>
 8007408:	4602      	mov	r2, r0
 800740a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800740c:	1ad3      	subs	r3, r2, r3
 800740e:	2b02      	cmp	r3, #2
 8007410:	d901      	bls.n	8007416 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8007412:	2303      	movs	r3, #3
 8007414:	e103      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8007416:	f7ff fae0 	bl	80069da <LL_RCC_HSI48_IsReady>
 800741a:	4603      	mov	r3, r0
 800741c:	2b00      	cmp	r3, #0
 800741e:	d0f1      	beq.n	8007404 <HAL_RCC_OscConfig+0x4c0>
 8007420:	e013      	b.n	800744a <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007422:	f7ff fac9 	bl	80069b8 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007426:	f7fb fb6d 	bl	8002b04 <HAL_GetTick>
 800742a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800742c:	e008      	b.n	8007440 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800742e:	f7fb fb69 	bl	8002b04 <HAL_GetTick>
 8007432:	4602      	mov	r2, r0
 8007434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007436:	1ad3      	subs	r3, r2, r3
 8007438:	2b02      	cmp	r3, #2
 800743a:	d901      	bls.n	8007440 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800743c:	2303      	movs	r3, #3
 800743e:	e0ee      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8007440:	f7ff facb 	bl	80069da <LL_RCC_HSI48_IsReady>
 8007444:	4603      	mov	r3, r0
 8007446:	2b00      	cmp	r3, #0
 8007448:	d1f1      	bne.n	800742e <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800744e:	2b00      	cmp	r3, #0
 8007450:	f000 80e4 	beq.w	800761c <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007454:	f7ff fc29 	bl	8006caa <LL_RCC_GetSysClkSource>
 8007458:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800745a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800745e:	68db      	ldr	r3, [r3, #12]
 8007460:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007466:	2b02      	cmp	r3, #2
 8007468:	f040 80b4 	bne.w	80075d4 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	f003 0203 	and.w	r2, r3, #3
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007476:	429a      	cmp	r2, r3
 8007478:	d123      	bne.n	80074c2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007484:	429a      	cmp	r2, r3
 8007486:	d11c      	bne.n	80074c2 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	0a1b      	lsrs	r3, r3, #8
 800748c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007494:	429a      	cmp	r2, r3
 8007496:	d114      	bne.n	80074c2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80074a2:	429a      	cmp	r2, r3
 80074a4:	d10d      	bne.n	80074c2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80074b0:	429a      	cmp	r2, r3
 80074b2:	d106      	bne.n	80074c2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80074be:	429a      	cmp	r2, r3
 80074c0:	d05d      	beq.n	800757e <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80074c2:	693b      	ldr	r3, [r7, #16]
 80074c4:	2b0c      	cmp	r3, #12
 80074c6:	d058      	beq.n	800757a <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80074c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d001      	beq.n	80074da <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 80074d6:	2301      	movs	r3, #1
 80074d8:	e0a1      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80074da:	f7ff fc84 	bl	8006de6 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80074de:	f7fb fb11 	bl	8002b04 <HAL_GetTick>
 80074e2:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80074e4:	e008      	b.n	80074f8 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80074e6:	f7fb fb0d 	bl	8002b04 <HAL_GetTick>
 80074ea:	4602      	mov	r2, r0
 80074ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074ee:	1ad3      	subs	r3, r2, r3
 80074f0:	2b02      	cmp	r3, #2
 80074f2:	d901      	bls.n	80074f8 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 80074f4:	2303      	movs	r3, #3
 80074f6:	e092      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80074f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007502:	2b00      	cmp	r3, #0
 8007504:	d1ef      	bne.n	80074e6 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007506:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800750a:	68da      	ldr	r2, [r3, #12]
 800750c:	4b30      	ldr	r3, [pc, #192]	@ (80075d0 <HAL_RCC_OscConfig+0x68c>)
 800750e:	4013      	ands	r3, r2
 8007510:	687a      	ldr	r2, [r7, #4]
 8007512:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8007514:	687a      	ldr	r2, [r7, #4]
 8007516:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007518:	4311      	orrs	r1, r2
 800751a:	687a      	ldr	r2, [r7, #4]
 800751c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800751e:	0212      	lsls	r2, r2, #8
 8007520:	4311      	orrs	r1, r2
 8007522:	687a      	ldr	r2, [r7, #4]
 8007524:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007526:	4311      	orrs	r1, r2
 8007528:	687a      	ldr	r2, [r7, #4]
 800752a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800752c:	4311      	orrs	r1, r2
 800752e:	687a      	ldr	r2, [r7, #4]
 8007530:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8007532:	430a      	orrs	r2, r1
 8007534:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007538:	4313      	orrs	r3, r2
 800753a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800753c:	f7ff fc44 	bl	8006dc8 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007540:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007544:	68db      	ldr	r3, [r3, #12]
 8007546:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800754a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800754e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007550:	f7fb fad8 	bl	8002b04 <HAL_GetTick>
 8007554:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007556:	e008      	b.n	800756a <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007558:	f7fb fad4 	bl	8002b04 <HAL_GetTick>
 800755c:	4602      	mov	r2, r0
 800755e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007560:	1ad3      	subs	r3, r2, r3
 8007562:	2b02      	cmp	r3, #2
 8007564:	d901      	bls.n	800756a <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8007566:	2303      	movs	r3, #3
 8007568:	e059      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800756a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007574:	2b00      	cmp	r3, #0
 8007576:	d0ef      	beq.n	8007558 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007578:	e050      	b.n	800761c <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800757a:	2301      	movs	r3, #1
 800757c:	e04f      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800757e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007588:	2b00      	cmp	r3, #0
 800758a:	d147      	bne.n	800761c <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800758c:	f7ff fc1c 	bl	8006dc8 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007590:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007594:	68db      	ldr	r3, [r3, #12]
 8007596:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800759a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800759e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80075a0:	f7fb fab0 	bl	8002b04 <HAL_GetTick>
 80075a4:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80075a6:	e008      	b.n	80075ba <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80075a8:	f7fb faac 	bl	8002b04 <HAL_GetTick>
 80075ac:	4602      	mov	r2, r0
 80075ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075b0:	1ad3      	subs	r3, r2, r3
 80075b2:	2b02      	cmp	r3, #2
 80075b4:	d901      	bls.n	80075ba <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 80075b6:	2303      	movs	r3, #3
 80075b8:	e031      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80075ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d0ef      	beq.n	80075a8 <HAL_RCC_OscConfig+0x664>
 80075c8:	e028      	b.n	800761c <HAL_RCC_OscConfig+0x6d8>
 80075ca:	bf00      	nop
 80075cc:	58000400 	.word	0x58000400
 80075d0:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80075d4:	693b      	ldr	r3, [r7, #16]
 80075d6:	2b0c      	cmp	r3, #12
 80075d8:	d01e      	beq.n	8007618 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80075da:	f7ff fc04 	bl	8006de6 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075de:	f7fb fa91 	bl	8002b04 <HAL_GetTick>
 80075e2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80075e4:	e008      	b.n	80075f8 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80075e6:	f7fb fa8d 	bl	8002b04 <HAL_GetTick>
 80075ea:	4602      	mov	r2, r0
 80075ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075ee:	1ad3      	subs	r3, r2, r3
 80075f0:	2b02      	cmp	r3, #2
 80075f2:	d901      	bls.n	80075f8 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 80075f4:	2303      	movs	r3, #3
 80075f6:	e012      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80075f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007602:	2b00      	cmp	r3, #0
 8007604:	d1ef      	bne.n	80075e6 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8007606:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800760a:	68da      	ldr	r2, [r3, #12]
 800760c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007610:	4b05      	ldr	r3, [pc, #20]	@ (8007628 <HAL_RCC_OscConfig+0x6e4>)
 8007612:	4013      	ands	r3, r2
 8007614:	60cb      	str	r3, [r1, #12]
 8007616:	e001      	b.n	800761c <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8007618:	2301      	movs	r3, #1
 800761a:	e000      	b.n	800761e <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 800761c:	2300      	movs	r3, #0
}
 800761e:	4618      	mov	r0, r3
 8007620:	3734      	adds	r7, #52	@ 0x34
 8007622:	46bd      	mov	sp, r7
 8007624:	bd90      	pop	{r4, r7, pc}
 8007626:	bf00      	nop
 8007628:	eefefffc 	.word	0xeefefffc

0800762c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800762c:	b580      	push	{r7, lr}
 800762e:	b084      	sub	sp, #16
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
 8007634:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d101      	bne.n	8007640 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800763c:	2301      	movs	r3, #1
 800763e:	e12d      	b.n	800789c <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007640:	4b98      	ldr	r3, [pc, #608]	@ (80078a4 <HAL_RCC_ClockConfig+0x278>)
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f003 0307 	and.w	r3, r3, #7
 8007648:	683a      	ldr	r2, [r7, #0]
 800764a:	429a      	cmp	r2, r3
 800764c:	d91b      	bls.n	8007686 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800764e:	4b95      	ldr	r3, [pc, #596]	@ (80078a4 <HAL_RCC_ClockConfig+0x278>)
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f023 0207 	bic.w	r2, r3, #7
 8007656:	4993      	ldr	r1, [pc, #588]	@ (80078a4 <HAL_RCC_ClockConfig+0x278>)
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	4313      	orrs	r3, r2
 800765c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800765e:	f7fb fa51 	bl	8002b04 <HAL_GetTick>
 8007662:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007664:	e008      	b.n	8007678 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8007666:	f7fb fa4d 	bl	8002b04 <HAL_GetTick>
 800766a:	4602      	mov	r2, r0
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	1ad3      	subs	r3, r2, r3
 8007670:	2b02      	cmp	r3, #2
 8007672:	d901      	bls.n	8007678 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8007674:	2303      	movs	r3, #3
 8007676:	e111      	b.n	800789c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007678:	4b8a      	ldr	r3, [pc, #552]	@ (80078a4 <HAL_RCC_ClockConfig+0x278>)
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f003 0307 	and.w	r3, r3, #7
 8007680:	683a      	ldr	r2, [r7, #0]
 8007682:	429a      	cmp	r2, r3
 8007684:	d1ef      	bne.n	8007666 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f003 0302 	and.w	r3, r3, #2
 800768e:	2b00      	cmp	r3, #0
 8007690:	d016      	beq.n	80076c0 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	689b      	ldr	r3, [r3, #8]
 8007696:	4618      	mov	r0, r3
 8007698:	f7ff fb13 	bl	8006cc2 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800769c:	f7fb fa32 	bl	8002b04 <HAL_GetTick>
 80076a0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80076a2:	e008      	b.n	80076b6 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80076a4:	f7fb fa2e 	bl	8002b04 <HAL_GetTick>
 80076a8:	4602      	mov	r2, r0
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	1ad3      	subs	r3, r2, r3
 80076ae:	2b02      	cmp	r3, #2
 80076b0:	d901      	bls.n	80076b6 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80076b2:	2303      	movs	r3, #3
 80076b4:	e0f2      	b.n	800789c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80076b6:	f7ff fbe8 	bl	8006e8a <LL_RCC_IsActiveFlag_HPRE>
 80076ba:	4603      	mov	r3, r0
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d0f1      	beq.n	80076a4 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f003 0320 	and.w	r3, r3, #32
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d016      	beq.n	80076fa <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	695b      	ldr	r3, [r3, #20]
 80076d0:	4618      	mov	r0, r3
 80076d2:	f7ff fb0a 	bl	8006cea <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80076d6:	f7fb fa15 	bl	8002b04 <HAL_GetTick>
 80076da:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80076dc:	e008      	b.n	80076f0 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80076de:	f7fb fa11 	bl	8002b04 <HAL_GetTick>
 80076e2:	4602      	mov	r2, r0
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	1ad3      	subs	r3, r2, r3
 80076e8:	2b02      	cmp	r3, #2
 80076ea:	d901      	bls.n	80076f0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80076ec:	2303      	movs	r3, #3
 80076ee:	e0d5      	b.n	800789c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80076f0:	f7ff fbdd 	bl	8006eae <LL_RCC_IsActiveFlag_C2HPRE>
 80076f4:	4603      	mov	r3, r0
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d0f1      	beq.n	80076de <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007702:	2b00      	cmp	r3, #0
 8007704:	d016      	beq.n	8007734 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	699b      	ldr	r3, [r3, #24]
 800770a:	4618      	mov	r0, r3
 800770c:	f7ff fb03 	bl	8006d16 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007710:	f7fb f9f8 	bl	8002b04 <HAL_GetTick>
 8007714:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8007716:	e008      	b.n	800772a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007718:	f7fb f9f4 	bl	8002b04 <HAL_GetTick>
 800771c:	4602      	mov	r2, r0
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	1ad3      	subs	r3, r2, r3
 8007722:	2b02      	cmp	r3, #2
 8007724:	d901      	bls.n	800772a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8007726:	2303      	movs	r3, #3
 8007728:	e0b8      	b.n	800789c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800772a:	f7ff fbd3 	bl	8006ed4 <LL_RCC_IsActiveFlag_SHDHPRE>
 800772e:	4603      	mov	r3, r0
 8007730:	2b00      	cmp	r3, #0
 8007732:	d0f1      	beq.n	8007718 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f003 0304 	and.w	r3, r3, #4
 800773c:	2b00      	cmp	r3, #0
 800773e:	d016      	beq.n	800776e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	68db      	ldr	r3, [r3, #12]
 8007744:	4618      	mov	r0, r3
 8007746:	f7ff fafd 	bl	8006d44 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800774a:	f7fb f9db 	bl	8002b04 <HAL_GetTick>
 800774e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8007750:	e008      	b.n	8007764 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007752:	f7fb f9d7 	bl	8002b04 <HAL_GetTick>
 8007756:	4602      	mov	r2, r0
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	1ad3      	subs	r3, r2, r3
 800775c:	2b02      	cmp	r3, #2
 800775e:	d901      	bls.n	8007764 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8007760:	2303      	movs	r3, #3
 8007762:	e09b      	b.n	800789c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8007764:	f7ff fbc9 	bl	8006efa <LL_RCC_IsActiveFlag_PPRE1>
 8007768:	4603      	mov	r3, r0
 800776a:	2b00      	cmp	r3, #0
 800776c:	d0f1      	beq.n	8007752 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f003 0308 	and.w	r3, r3, #8
 8007776:	2b00      	cmp	r3, #0
 8007778:	d017      	beq.n	80077aa <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	691b      	ldr	r3, [r3, #16]
 800777e:	00db      	lsls	r3, r3, #3
 8007780:	4618      	mov	r0, r3
 8007782:	f7ff faf3 	bl	8006d6c <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007786:	f7fb f9bd 	bl	8002b04 <HAL_GetTick>
 800778a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800778c:	e008      	b.n	80077a0 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800778e:	f7fb f9b9 	bl	8002b04 <HAL_GetTick>
 8007792:	4602      	mov	r2, r0
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	1ad3      	subs	r3, r2, r3
 8007798:	2b02      	cmp	r3, #2
 800779a:	d901      	bls.n	80077a0 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800779c:	2303      	movs	r3, #3
 800779e:	e07d      	b.n	800789c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80077a0:	f7ff fbbd 	bl	8006f1e <LL_RCC_IsActiveFlag_PPRE2>
 80077a4:	4603      	mov	r3, r0
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d0f1      	beq.n	800778e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f003 0301 	and.w	r3, r3, #1
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d043      	beq.n	800783e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	685b      	ldr	r3, [r3, #4]
 80077ba:	2b02      	cmp	r3, #2
 80077bc:	d106      	bne.n	80077cc <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80077be:	f7ff f893 	bl	80068e8 <LL_RCC_HSE_IsReady>
 80077c2:	4603      	mov	r3, r0
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d11e      	bne.n	8007806 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80077c8:	2301      	movs	r3, #1
 80077ca:	e067      	b.n	800789c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	685b      	ldr	r3, [r3, #4]
 80077d0:	2b03      	cmp	r3, #3
 80077d2:	d106      	bne.n	80077e2 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80077d4:	f7ff fb16 	bl	8006e04 <LL_RCC_PLL_IsReady>
 80077d8:	4603      	mov	r3, r0
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d113      	bne.n	8007806 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80077de:	2301      	movs	r3, #1
 80077e0:	e05c      	b.n	800789c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	685b      	ldr	r3, [r3, #4]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d106      	bne.n	80077f8 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80077ea:	f7ff f9fb 	bl	8006be4 <LL_RCC_MSI_IsReady>
 80077ee:	4603      	mov	r3, r0
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d108      	bne.n	8007806 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80077f4:	2301      	movs	r3, #1
 80077f6:	e051      	b.n	800789c <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80077f8:	f7ff f8a6 	bl	8006948 <LL_RCC_HSI_IsReady>
 80077fc:	4603      	mov	r3, r0
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d101      	bne.n	8007806 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8007802:	2301      	movs	r3, #1
 8007804:	e04a      	b.n	800789c <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	685b      	ldr	r3, [r3, #4]
 800780a:	4618      	mov	r0, r3
 800780c:	f7ff fa39 	bl	8006c82 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007810:	f7fb f978 	bl	8002b04 <HAL_GetTick>
 8007814:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007816:	e00a      	b.n	800782e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007818:	f7fb f974 	bl	8002b04 <HAL_GetTick>
 800781c:	4602      	mov	r2, r0
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	1ad3      	subs	r3, r2, r3
 8007822:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007826:	4293      	cmp	r3, r2
 8007828:	d901      	bls.n	800782e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800782a:	2303      	movs	r3, #3
 800782c:	e036      	b.n	800789c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800782e:	f7ff fa3c 	bl	8006caa <LL_RCC_GetSysClkSource>
 8007832:	4602      	mov	r2, r0
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	685b      	ldr	r3, [r3, #4]
 8007838:	009b      	lsls	r3, r3, #2
 800783a:	429a      	cmp	r2, r3
 800783c:	d1ec      	bne.n	8007818 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800783e:	4b19      	ldr	r3, [pc, #100]	@ (80078a4 <HAL_RCC_ClockConfig+0x278>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f003 0307 	and.w	r3, r3, #7
 8007846:	683a      	ldr	r2, [r7, #0]
 8007848:	429a      	cmp	r2, r3
 800784a:	d21b      	bcs.n	8007884 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800784c:	4b15      	ldr	r3, [pc, #84]	@ (80078a4 <HAL_RCC_ClockConfig+0x278>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f023 0207 	bic.w	r2, r3, #7
 8007854:	4913      	ldr	r1, [pc, #76]	@ (80078a4 <HAL_RCC_ClockConfig+0x278>)
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	4313      	orrs	r3, r2
 800785a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800785c:	f7fb f952 	bl	8002b04 <HAL_GetTick>
 8007860:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007862:	e008      	b.n	8007876 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8007864:	f7fb f94e 	bl	8002b04 <HAL_GetTick>
 8007868:	4602      	mov	r2, r0
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	1ad3      	subs	r3, r2, r3
 800786e:	2b02      	cmp	r3, #2
 8007870:	d901      	bls.n	8007876 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8007872:	2303      	movs	r3, #3
 8007874:	e012      	b.n	800789c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007876:	4b0b      	ldr	r3, [pc, #44]	@ (80078a4 <HAL_RCC_ClockConfig+0x278>)
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f003 0307 	and.w	r3, r3, #7
 800787e:	683a      	ldr	r2, [r7, #0]
 8007880:	429a      	cmp	r2, r3
 8007882:	d1ef      	bne.n	8007864 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8007884:	f000 f87e 	bl	8007984 <HAL_RCC_GetHCLKFreq>
 8007888:	4603      	mov	r3, r0
 800788a:	4a07      	ldr	r2, [pc, #28]	@ (80078a8 <HAL_RCC_ClockConfig+0x27c>)
 800788c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800788e:	f7fb f945 	bl	8002b1c <HAL_GetTickPrio>
 8007892:	4603      	mov	r3, r0
 8007894:	4618      	mov	r0, r3
 8007896:	f7fb f8e7 	bl	8002a68 <HAL_InitTick>
 800789a:	4603      	mov	r3, r0
}
 800789c:	4618      	mov	r0, r3
 800789e:	3710      	adds	r7, #16
 80078a0:	46bd      	mov	sp, r7
 80078a2:	bd80      	pop	{r7, pc}
 80078a4:	58004000 	.word	0x58004000
 80078a8:	2000002c 	.word	0x2000002c

080078ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80078ac:	b590      	push	{r4, r7, lr}
 80078ae:	b085      	sub	sp, #20
 80078b0:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80078b2:	f7ff f9fa 	bl	8006caa <LL_RCC_GetSysClkSource>
 80078b6:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d10a      	bne.n	80078d4 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80078be:	f7ff f9b6 	bl	8006c2e <LL_RCC_MSI_GetRange>
 80078c2:	4603      	mov	r3, r0
 80078c4:	091b      	lsrs	r3, r3, #4
 80078c6:	f003 030f 	and.w	r3, r3, #15
 80078ca:	4a2b      	ldr	r2, [pc, #172]	@ (8007978 <HAL_RCC_GetSysClockFreq+0xcc>)
 80078cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80078d0:	60fb      	str	r3, [r7, #12]
 80078d2:	e04b      	b.n	800796c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2b04      	cmp	r3, #4
 80078d8:	d102      	bne.n	80078e0 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80078da:	4b28      	ldr	r3, [pc, #160]	@ (800797c <HAL_RCC_GetSysClockFreq+0xd0>)
 80078dc:	60fb      	str	r3, [r7, #12]
 80078de:	e045      	b.n	800796c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2b08      	cmp	r3, #8
 80078e4:	d10a      	bne.n	80078fc <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80078e6:	f7fe ffcf 	bl	8006888 <LL_RCC_HSE_IsEnabledDiv2>
 80078ea:	4603      	mov	r3, r0
 80078ec:	2b01      	cmp	r3, #1
 80078ee:	d102      	bne.n	80078f6 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80078f0:	4b22      	ldr	r3, [pc, #136]	@ (800797c <HAL_RCC_GetSysClockFreq+0xd0>)
 80078f2:	60fb      	str	r3, [r7, #12]
 80078f4:	e03a      	b.n	800796c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80078f6:	4b22      	ldr	r3, [pc, #136]	@ (8007980 <HAL_RCC_GetSysClockFreq+0xd4>)
 80078f8:	60fb      	str	r3, [r7, #12]
 80078fa:	e037      	b.n	800796c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80078fc:	f7ff fab9 	bl	8006e72 <LL_RCC_PLL_GetMainSource>
 8007900:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	2b02      	cmp	r3, #2
 8007906:	d003      	beq.n	8007910 <HAL_RCC_GetSysClockFreq+0x64>
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	2b03      	cmp	r3, #3
 800790c:	d003      	beq.n	8007916 <HAL_RCC_GetSysClockFreq+0x6a>
 800790e:	e00d      	b.n	800792c <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8007910:	4b1a      	ldr	r3, [pc, #104]	@ (800797c <HAL_RCC_GetSysClockFreq+0xd0>)
 8007912:	60bb      	str	r3, [r7, #8]
        break;
 8007914:	e015      	b.n	8007942 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8007916:	f7fe ffb7 	bl	8006888 <LL_RCC_HSE_IsEnabledDiv2>
 800791a:	4603      	mov	r3, r0
 800791c:	2b01      	cmp	r3, #1
 800791e:	d102      	bne.n	8007926 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8007920:	4b16      	ldr	r3, [pc, #88]	@ (800797c <HAL_RCC_GetSysClockFreq+0xd0>)
 8007922:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8007924:	e00d      	b.n	8007942 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8007926:	4b16      	ldr	r3, [pc, #88]	@ (8007980 <HAL_RCC_GetSysClockFreq+0xd4>)
 8007928:	60bb      	str	r3, [r7, #8]
        break;
 800792a:	e00a      	b.n	8007942 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800792c:	f7ff f97f 	bl	8006c2e <LL_RCC_MSI_GetRange>
 8007930:	4603      	mov	r3, r0
 8007932:	091b      	lsrs	r3, r3, #4
 8007934:	f003 030f 	and.w	r3, r3, #15
 8007938:	4a0f      	ldr	r2, [pc, #60]	@ (8007978 <HAL_RCC_GetSysClockFreq+0xcc>)
 800793a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800793e:	60bb      	str	r3, [r7, #8]
        break;
 8007940:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8007942:	f7ff fa71 	bl	8006e28 <LL_RCC_PLL_GetN>
 8007946:	4602      	mov	r2, r0
 8007948:	68bb      	ldr	r3, [r7, #8]
 800794a:	fb03 f402 	mul.w	r4, r3, r2
 800794e:	f7ff fa84 	bl	8006e5a <LL_RCC_PLL_GetDivider>
 8007952:	4603      	mov	r3, r0
 8007954:	091b      	lsrs	r3, r3, #4
 8007956:	3301      	adds	r3, #1
 8007958:	fbb4 f4f3 	udiv	r4, r4, r3
 800795c:	f7ff fa71 	bl	8006e42 <LL_RCC_PLL_GetR>
 8007960:	4603      	mov	r3, r0
 8007962:	0f5b      	lsrs	r3, r3, #29
 8007964:	3301      	adds	r3, #1
 8007966:	fbb4 f3f3 	udiv	r3, r4, r3
 800796a:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800796c:	68fb      	ldr	r3, [r7, #12]
}
 800796e:	4618      	mov	r0, r3
 8007970:	3714      	adds	r7, #20
 8007972:	46bd      	mov	sp, r7
 8007974:	bd90      	pop	{r4, r7, pc}
 8007976:	bf00      	nop
 8007978:	0800d618 	.word	0x0800d618
 800797c:	00f42400 	.word	0x00f42400
 8007980:	01e84800 	.word	0x01e84800

08007984 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007984:	b598      	push	{r3, r4, r7, lr}
 8007986:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8007988:	f7ff ff90 	bl	80078ac <HAL_RCC_GetSysClockFreq>
 800798c:	4604      	mov	r4, r0
 800798e:	f7ff fa01 	bl	8006d94 <LL_RCC_GetAHBPrescaler>
 8007992:	4603      	mov	r3, r0
 8007994:	091b      	lsrs	r3, r3, #4
 8007996:	f003 030f 	and.w	r3, r3, #15
 800799a:	4a03      	ldr	r2, [pc, #12]	@ (80079a8 <HAL_RCC_GetHCLKFreq+0x24>)
 800799c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80079a0:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80079a4:	4618      	mov	r0, r3
 80079a6:	bd98      	pop	{r3, r4, r7, pc}
 80079a8:	0800d5d8 	.word	0x0800d5d8

080079ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80079ac:	b590      	push	{r4, r7, lr}
 80079ae:	b085      	sub	sp, #20
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2bb0      	cmp	r3, #176	@ 0xb0
 80079b8:	d903      	bls.n	80079c2 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 80079ba:	4b15      	ldr	r3, [pc, #84]	@ (8007a10 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80079bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079be:	60fb      	str	r3, [r7, #12]
 80079c0:	e007      	b.n	80079d2 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	091b      	lsrs	r3, r3, #4
 80079c6:	f003 030f 	and.w	r3, r3, #15
 80079ca:	4a11      	ldr	r2, [pc, #68]	@ (8007a10 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80079cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80079d0:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80079d2:	f7ff f9eb 	bl	8006dac <LL_RCC_GetAHB4Prescaler>
 80079d6:	4603      	mov	r3, r0
 80079d8:	091b      	lsrs	r3, r3, #4
 80079da:	f003 030f 	and.w	r3, r3, #15
 80079de:	4a0d      	ldr	r2, [pc, #52]	@ (8007a14 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 80079e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80079e4:	68fa      	ldr	r2, [r7, #12]
 80079e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80079ea:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80079ec:	68bb      	ldr	r3, [r7, #8]
 80079ee:	4a0a      	ldr	r2, [pc, #40]	@ (8007a18 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 80079f0:	fba2 2303 	umull	r2, r3, r2, r3
 80079f4:	0c9c      	lsrs	r4, r3, #18
 80079f6:	f7fe ff0d 	bl	8006814 <HAL_PWREx_GetVoltageRange>
 80079fa:	4603      	mov	r3, r0
 80079fc:	4619      	mov	r1, r3
 80079fe:	4620      	mov	r0, r4
 8007a00:	f000 f80c 	bl	8007a1c <RCC_SetFlashLatency>
 8007a04:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8007a06:	4618      	mov	r0, r3
 8007a08:	3714      	adds	r7, #20
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	bd90      	pop	{r4, r7, pc}
 8007a0e:	bf00      	nop
 8007a10:	0800d618 	.word	0x0800d618
 8007a14:	0800d5d8 	.word	0x0800d5d8
 8007a18:	431bde83 	.word	0x431bde83

08007a1c <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8007a1c:	b590      	push	{r4, r7, lr}
 8007a1e:	b093      	sub	sp, #76	@ 0x4c
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
 8007a24:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8007a26:	4b37      	ldr	r3, [pc, #220]	@ (8007b04 <RCC_SetFlashLatency+0xe8>)
 8007a28:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8007a2c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007a2e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8007a32:	4a35      	ldr	r2, [pc, #212]	@ (8007b08 <RCC_SetFlashLatency+0xec>)
 8007a34:	f107 031c 	add.w	r3, r7, #28
 8007a38:	ca07      	ldmia	r2, {r0, r1, r2}
 8007a3a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8007a3e:	4b33      	ldr	r3, [pc, #204]	@ (8007b0c <RCC_SetFlashLatency+0xf0>)
 8007a40:	f107 040c 	add.w	r4, r7, #12
 8007a44:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007a46:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a54:	d11a      	bne.n	8007a8c <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8007a56:	2300      	movs	r3, #0
 8007a58:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a5a:	e013      	b.n	8007a84 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8007a5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a5e:	009b      	lsls	r3, r3, #2
 8007a60:	3348      	adds	r3, #72	@ 0x48
 8007a62:	443b      	add	r3, r7
 8007a64:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8007a68:	687a      	ldr	r2, [r7, #4]
 8007a6a:	429a      	cmp	r2, r3
 8007a6c:	d807      	bhi.n	8007a7e <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8007a6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a70:	009b      	lsls	r3, r3, #2
 8007a72:	3348      	adds	r3, #72	@ 0x48
 8007a74:	443b      	add	r3, r7
 8007a76:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8007a7a:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8007a7c:	e020      	b.n	8007ac0 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8007a7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a80:	3301      	adds	r3, #1
 8007a82:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a86:	2b03      	cmp	r3, #3
 8007a88:	d9e8      	bls.n	8007a5c <RCC_SetFlashLatency+0x40>
 8007a8a:	e019      	b.n	8007ac0 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a90:	e013      	b.n	8007aba <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8007a92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a94:	009b      	lsls	r3, r3, #2
 8007a96:	3348      	adds	r3, #72	@ 0x48
 8007a98:	443b      	add	r3, r7
 8007a9a:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8007a9e:	687a      	ldr	r2, [r7, #4]
 8007aa0:	429a      	cmp	r2, r3
 8007aa2:	d807      	bhi.n	8007ab4 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8007aa4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007aa6:	009b      	lsls	r3, r3, #2
 8007aa8:	3348      	adds	r3, #72	@ 0x48
 8007aaa:	443b      	add	r3, r7
 8007aac:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8007ab0:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8007ab2:	e005      	b.n	8007ac0 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8007ab4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ab6:	3301      	adds	r3, #1
 8007ab8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007aba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007abc:	2b02      	cmp	r3, #2
 8007abe:	d9e8      	bls.n	8007a92 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8007ac0:	4b13      	ldr	r3, [pc, #76]	@ (8007b10 <RCC_SetFlashLatency+0xf4>)
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f023 0207 	bic.w	r2, r3, #7
 8007ac8:	4911      	ldr	r1, [pc, #68]	@ (8007b10 <RCC_SetFlashLatency+0xf4>)
 8007aca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007acc:	4313      	orrs	r3, r2
 8007ace:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007ad0:	f7fb f818 	bl	8002b04 <HAL_GetTick>
 8007ad4:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8007ad6:	e008      	b.n	8007aea <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8007ad8:	f7fb f814 	bl	8002b04 <HAL_GetTick>
 8007adc:	4602      	mov	r2, r0
 8007ade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ae0:	1ad3      	subs	r3, r2, r3
 8007ae2:	2b02      	cmp	r3, #2
 8007ae4:	d901      	bls.n	8007aea <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8007ae6:	2303      	movs	r3, #3
 8007ae8:	e007      	b.n	8007afa <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8007aea:	4b09      	ldr	r3, [pc, #36]	@ (8007b10 <RCC_SetFlashLatency+0xf4>)
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f003 0307 	and.w	r3, r3, #7
 8007af2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007af4:	429a      	cmp	r2, r3
 8007af6:	d1ef      	bne.n	8007ad8 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8007af8:	2300      	movs	r3, #0
}
 8007afa:	4618      	mov	r0, r3
 8007afc:	374c      	adds	r7, #76	@ 0x4c
 8007afe:	46bd      	mov	sp, r7
 8007b00:	bd90      	pop	{r4, r7, pc}
 8007b02:	bf00      	nop
 8007b04:	0800d434 	.word	0x0800d434
 8007b08:	0800d444 	.word	0x0800d444
 8007b0c:	0800d450 	.word	0x0800d450
 8007b10:	58004000 	.word	0x58004000

08007b14 <LL_RCC_LSE_IsEnabled>:
{
 8007b14:	b480      	push	{r7}
 8007b16:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8007b18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b20:	f003 0301 	and.w	r3, r3, #1
 8007b24:	2b01      	cmp	r3, #1
 8007b26:	d101      	bne.n	8007b2c <LL_RCC_LSE_IsEnabled+0x18>
 8007b28:	2301      	movs	r3, #1
 8007b2a:	e000      	b.n	8007b2e <LL_RCC_LSE_IsEnabled+0x1a>
 8007b2c:	2300      	movs	r3, #0
}
 8007b2e:	4618      	mov	r0, r3
 8007b30:	46bd      	mov	sp, r7
 8007b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b36:	4770      	bx	lr

08007b38 <LL_RCC_LSE_IsReady>:
{
 8007b38:	b480      	push	{r7}
 8007b3a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8007b3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b44:	f003 0302 	and.w	r3, r3, #2
 8007b48:	2b02      	cmp	r3, #2
 8007b4a:	d101      	bne.n	8007b50 <LL_RCC_LSE_IsReady+0x18>
 8007b4c:	2301      	movs	r3, #1
 8007b4e:	e000      	b.n	8007b52 <LL_RCC_LSE_IsReady+0x1a>
 8007b50:	2300      	movs	r3, #0
}
 8007b52:	4618      	mov	r0, r3
 8007b54:	46bd      	mov	sp, r7
 8007b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5a:	4770      	bx	lr

08007b5c <LL_RCC_SetRFWKPClockSource>:
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b083      	sub	sp, #12
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8007b64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b68:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b6c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007b70:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	4313      	orrs	r3, r2
 8007b78:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8007b7c:	bf00      	nop
 8007b7e:	370c      	adds	r7, #12
 8007b80:	46bd      	mov	sp, r7
 8007b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b86:	4770      	bx	lr

08007b88 <LL_RCC_SetSMPSClockSource>:
{
 8007b88:	b480      	push	{r7}
 8007b8a:	b083      	sub	sp, #12
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8007b90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b96:	f023 0203 	bic.w	r2, r3, #3
 8007b9a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	4313      	orrs	r3, r2
 8007ba2:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8007ba4:	bf00      	nop
 8007ba6:	370c      	adds	r7, #12
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bae:	4770      	bx	lr

08007bb0 <LL_RCC_SetSMPSPrescaler>:
{
 8007bb0:	b480      	push	{r7}
 8007bb2:	b083      	sub	sp, #12
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8007bb8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bbe:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007bc2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	4313      	orrs	r3, r2
 8007bca:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8007bcc:	bf00      	nop
 8007bce:	370c      	adds	r7, #12
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd6:	4770      	bx	lr

08007bd8 <LL_RCC_SetUSARTClockSource>:
{
 8007bd8:	b480      	push	{r7}
 8007bda:	b083      	sub	sp, #12
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8007be0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007be4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007be8:	f023 0203 	bic.w	r2, r3, #3
 8007bec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	4313      	orrs	r3, r2
 8007bf4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007bf8:	bf00      	nop
 8007bfa:	370c      	adds	r7, #12
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c02:	4770      	bx	lr

08007c04 <LL_RCC_SetLPUARTClockSource>:
{
 8007c04:	b480      	push	{r7}
 8007c06:	b083      	sub	sp, #12
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8007c0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007c10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c14:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007c18:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	4313      	orrs	r3, r2
 8007c20:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007c24:	bf00      	nop
 8007c26:	370c      	adds	r7, #12
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2e:	4770      	bx	lr

08007c30 <LL_RCC_SetI2CClockSource>:
{
 8007c30:	b480      	push	{r7}
 8007c32:	b083      	sub	sp, #12
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8007c38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007c3c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	091b      	lsrs	r3, r3, #4
 8007c44:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8007c48:	43db      	mvns	r3, r3
 8007c4a:	401a      	ands	r2, r3
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	011b      	lsls	r3, r3, #4
 8007c50:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8007c54:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007c58:	4313      	orrs	r3, r2
 8007c5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007c5e:	bf00      	nop
 8007c60:	370c      	adds	r7, #12
 8007c62:	46bd      	mov	sp, r7
 8007c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c68:	4770      	bx	lr

08007c6a <LL_RCC_SetLPTIMClockSource>:
{
 8007c6a:	b480      	push	{r7}
 8007c6c:	b083      	sub	sp, #12
 8007c6e:	af00      	add	r7, sp, #0
 8007c70:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8007c72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007c76:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	0c1b      	lsrs	r3, r3, #16
 8007c7e:	041b      	lsls	r3, r3, #16
 8007c80:	43db      	mvns	r3, r3
 8007c82:	401a      	ands	r2, r3
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	041b      	lsls	r3, r3, #16
 8007c88:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007c8c:	4313      	orrs	r3, r2
 8007c8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007c92:	bf00      	nop
 8007c94:	370c      	adds	r7, #12
 8007c96:	46bd      	mov	sp, r7
 8007c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9c:	4770      	bx	lr

08007c9e <LL_RCC_SetSAIClockSource>:
{
 8007c9e:	b480      	push	{r7}
 8007ca0:	b083      	sub	sp, #12
 8007ca2:	af00      	add	r7, sp, #0
 8007ca4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8007ca6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007caa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cae:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007cb2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007cbe:	bf00      	nop
 8007cc0:	370c      	adds	r7, #12
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc8:	4770      	bx	lr

08007cca <LL_RCC_SetRNGClockSource>:
{
 8007cca:	b480      	push	{r7}
 8007ccc:	b083      	sub	sp, #12
 8007cce:	af00      	add	r7, sp, #0
 8007cd0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8007cd2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007cd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cda:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8007cde:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	4313      	orrs	r3, r2
 8007ce6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007cea:	bf00      	nop
 8007cec:	370c      	adds	r7, #12
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf4:	4770      	bx	lr

08007cf6 <LL_RCC_SetCLK48ClockSource>:
{
 8007cf6:	b480      	push	{r7}
 8007cf8:	b083      	sub	sp, #12
 8007cfa:	af00      	add	r7, sp, #0
 8007cfc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8007cfe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d06:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007d0a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	4313      	orrs	r3, r2
 8007d12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007d16:	bf00      	nop
 8007d18:	370c      	adds	r7, #12
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d20:	4770      	bx	lr

08007d22 <LL_RCC_SetUSBClockSource>:
{
 8007d22:	b580      	push	{r7, lr}
 8007d24:	b082      	sub	sp, #8
 8007d26:	af00      	add	r7, sp, #0
 8007d28:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8007d2a:	6878      	ldr	r0, [r7, #4]
 8007d2c:	f7ff ffe3 	bl	8007cf6 <LL_RCC_SetCLK48ClockSource>
}
 8007d30:	bf00      	nop
 8007d32:	3708      	adds	r7, #8
 8007d34:	46bd      	mov	sp, r7
 8007d36:	bd80      	pop	{r7, pc}

08007d38 <LL_RCC_SetADCClockSource>:
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b083      	sub	sp, #12
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8007d40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007d44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d48:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007d4c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	4313      	orrs	r3, r2
 8007d54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007d58:	bf00      	nop
 8007d5a:	370c      	adds	r7, #12
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d62:	4770      	bx	lr

08007d64 <LL_RCC_SetRTCClockSource>:
{
 8007d64:	b480      	push	{r7}
 8007d66:	b083      	sub	sp, #12
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8007d6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007d70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d74:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007d78:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	4313      	orrs	r3, r2
 8007d80:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8007d84:	bf00      	nop
 8007d86:	370c      	adds	r7, #12
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8e:	4770      	bx	lr

08007d90 <LL_RCC_GetRTCClockSource>:
{
 8007d90:	b480      	push	{r7}
 8007d92:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8007d94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007d98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d9c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	46bd      	mov	sp, r7
 8007da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da8:	4770      	bx	lr

08007daa <LL_RCC_ForceBackupDomainReset>:
{
 8007daa:	b480      	push	{r7}
 8007dac:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8007dae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007db6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007dba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007dbe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007dc2:	bf00      	nop
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dca:	4770      	bx	lr

08007dcc <LL_RCC_ReleaseBackupDomainReset>:
{
 8007dcc:	b480      	push	{r7}
 8007dce:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8007dd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007dd8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007ddc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007de0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007de4:	bf00      	nop
 8007de6:	46bd      	mov	sp, r7
 8007de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dec:	4770      	bx	lr

08007dee <LL_RCC_PLLSAI1_Enable>:
{
 8007dee:	b480      	push	{r7}
 8007df0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8007df2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007dfc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007e00:	6013      	str	r3, [r2, #0]
}
 8007e02:	bf00      	nop
 8007e04:	46bd      	mov	sp, r7
 8007e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0a:	4770      	bx	lr

08007e0c <LL_RCC_PLLSAI1_Disable>:
{
 8007e0c:	b480      	push	{r7}
 8007e0e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8007e10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007e1a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007e1e:	6013      	str	r3, [r2, #0]
}
 8007e20:	bf00      	nop
 8007e22:	46bd      	mov	sp, r7
 8007e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e28:	4770      	bx	lr

08007e2a <LL_RCC_PLLSAI1_IsReady>:
{
 8007e2a:	b480      	push	{r7}
 8007e2c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8007e2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e38:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e3c:	d101      	bne.n	8007e42 <LL_RCC_PLLSAI1_IsReady+0x18>
 8007e3e:	2301      	movs	r3, #1
 8007e40:	e000      	b.n	8007e44 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8007e42:	2300      	movs	r3, #0
}
 8007e44:	4618      	mov	r0, r3
 8007e46:	46bd      	mov	sp, r7
 8007e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4c:	4770      	bx	lr

08007e4e <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007e4e:	b580      	push	{r7, lr}
 8007e50:	b088      	sub	sp, #32
 8007e52:	af00      	add	r7, sp, #0
 8007e54:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8007e56:	2300      	movs	r3, #0
 8007e58:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d034      	beq.n	8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e6e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007e72:	d021      	beq.n	8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8007e74:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007e78:	d81b      	bhi.n	8007eb2 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007e7a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007e7e:	d01d      	beq.n	8007ebc <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8007e80:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007e84:	d815      	bhi.n	8007eb2 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d00b      	beq.n	8007ea2 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8007e8a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007e8e:	d110      	bne.n	8007eb2 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8007e90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e94:	68db      	ldr	r3, [r3, #12]
 8007e96:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007e9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e9e:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8007ea0:	e00d      	b.n	8007ebe <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	3304      	adds	r3, #4
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	f000 f947 	bl	800813a <RCCEx_PLLSAI1_ConfigNP>
 8007eac:	4603      	mov	r3, r0
 8007eae:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8007eb0:	e005      	b.n	8007ebe <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8007eb2:	2301      	movs	r3, #1
 8007eb4:	77fb      	strb	r3, [r7, #31]
        break;
 8007eb6:	e002      	b.n	8007ebe <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8007eb8:	bf00      	nop
 8007eba:	e000      	b.n	8007ebe <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8007ebc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ebe:	7ffb      	ldrb	r3, [r7, #31]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d105      	bne.n	8007ed0 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ec8:	4618      	mov	r0, r3
 8007eca:	f7ff fee8 	bl	8007c9e <LL_RCC_SetSAIClockSource>
 8007ece:	e001      	b.n	8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ed0:	7ffb      	ldrb	r3, [r7, #31]
 8007ed2:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d046      	beq.n	8007f6e <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8007ee0:	f7ff ff56 	bl	8007d90 <LL_RCC_GetRTCClockSource>
 8007ee4:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007eea:	69ba      	ldr	r2, [r7, #24]
 8007eec:	429a      	cmp	r2, r3
 8007eee:	d03c      	beq.n	8007f6a <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8007ef0:	f7fe fc80 	bl	80067f4 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8007ef4:	69bb      	ldr	r3, [r7, #24]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d105      	bne.n	8007f06 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007efe:	4618      	mov	r0, r3
 8007f00:	f7ff ff30 	bl	8007d64 <LL_RCC_SetRTCClockSource>
 8007f04:	e02e      	b.n	8007f64 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8007f06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f0e:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8007f10:	f7ff ff4b 	bl	8007daa <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8007f14:	f7ff ff5a 	bl	8007dcc <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8007f18:	697b      	ldr	r3, [r7, #20]
 8007f1a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f22:	4313      	orrs	r3, r2
 8007f24:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8007f26:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8007f30:	f7ff fdf0 	bl	8007b14 <LL_RCC_LSE_IsEnabled>
 8007f34:	4603      	mov	r3, r0
 8007f36:	2b01      	cmp	r3, #1
 8007f38:	d114      	bne.n	8007f64 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007f3a:	f7fa fde3 	bl	8002b04 <HAL_GetTick>
 8007f3e:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8007f40:	e00b      	b.n	8007f5a <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007f42:	f7fa fddf 	bl	8002b04 <HAL_GetTick>
 8007f46:	4602      	mov	r2, r0
 8007f48:	693b      	ldr	r3, [r7, #16]
 8007f4a:	1ad3      	subs	r3, r2, r3
 8007f4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f50:	4293      	cmp	r3, r2
 8007f52:	d902      	bls.n	8007f5a <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8007f54:	2303      	movs	r3, #3
 8007f56:	77fb      	strb	r3, [r7, #31]
              break;
 8007f58:	e004      	b.n	8007f64 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8007f5a:	f7ff fded 	bl	8007b38 <LL_RCC_LSE_IsReady>
 8007f5e:	4603      	mov	r3, r0
 8007f60:	2b01      	cmp	r3, #1
 8007f62:	d1ee      	bne.n	8007f42 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8007f64:	7ffb      	ldrb	r3, [r7, #31]
 8007f66:	77bb      	strb	r3, [r7, #30]
 8007f68:	e001      	b.n	8007f6e <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f6a:	7ffb      	ldrb	r3, [r7, #31]
 8007f6c:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f003 0301 	and.w	r3, r3, #1
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d004      	beq.n	8007f84 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	699b      	ldr	r3, [r3, #24]
 8007f7e:	4618      	mov	r0, r3
 8007f80:	f7ff fe2a 	bl	8007bd8 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f003 0302 	and.w	r3, r3, #2
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d004      	beq.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	69db      	ldr	r3, [r3, #28]
 8007f94:	4618      	mov	r0, r3
 8007f96:	f7ff fe35 	bl	8007c04 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f003 0310 	and.w	r3, r3, #16
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d004      	beq.n	8007fb0 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007faa:	4618      	mov	r0, r3
 8007fac:	f7ff fe5d 	bl	8007c6a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f003 0320 	and.w	r3, r3, #32
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d004      	beq.n	8007fc6 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	f7ff fe52 	bl	8007c6a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f003 0304 	and.w	r3, r3, #4
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d004      	beq.n	8007fdc <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6a1b      	ldr	r3, [r3, #32]
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	f7ff fe2a 	bl	8007c30 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f003 0308 	and.w	r3, r3, #8
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d004      	beq.n	8007ff2 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fec:	4618      	mov	r0, r3
 8007fee:	f7ff fe1f 	bl	8007c30 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d022      	beq.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008002:	4618      	mov	r0, r3
 8008004:	f7ff fe8d 	bl	8007d22 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800800c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008010:	d107      	bne.n	8008022 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8008012:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008016:	68db      	ldr	r3, [r3, #12]
 8008018:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800801c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008020:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008026:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800802a:	d10b      	bne.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	3304      	adds	r3, #4
 8008030:	4618      	mov	r0, r3
 8008032:	f000 f8dd 	bl	80081f0 <RCCEx_PLLSAI1_ConfigNQ>
 8008036:	4603      	mov	r3, r0
 8008038:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800803a:	7ffb      	ldrb	r3, [r7, #31]
 800803c:	2b00      	cmp	r3, #0
 800803e:	d001      	beq.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8008040:	7ffb      	ldrb	r3, [r7, #31]
 8008042:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800804c:	2b00      	cmp	r3, #0
 800804e:	d02b      	beq.n	80080a8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008054:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008058:	d008      	beq.n	800806c <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800805e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008062:	d003      	beq.n	800806c <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008068:	2b00      	cmp	r3, #0
 800806a:	d105      	bne.n	8008078 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008070:	4618      	mov	r0, r3
 8008072:	f7ff fe2a 	bl	8007cca <LL_RCC_SetRNGClockSource>
 8008076:	e00a      	b.n	800808e <HAL_RCCEx_PeriphCLKConfig+0x240>
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800807c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008080:	60fb      	str	r3, [r7, #12]
 8008082:	2000      	movs	r0, #0
 8008084:	f7ff fe21 	bl	8007cca <LL_RCC_SetRNGClockSource>
 8008088:	68f8      	ldr	r0, [r7, #12]
 800808a:	f7ff fe34 	bl	8007cf6 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008092:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8008096:	d107      	bne.n	80080a8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8008098:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800809c:	68db      	ldr	r3, [r3, #12]
 800809e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80080a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80080a6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d022      	beq.n	80080fa <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080b8:	4618      	mov	r0, r3
 80080ba:	f7ff fe3d 	bl	8007d38 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80080c6:	d107      	bne.n	80080d8 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80080c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80080cc:	68db      	ldr	r3, [r3, #12]
 80080ce:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80080d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80080d6:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80080e0:	d10b      	bne.n	80080fa <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	3304      	adds	r3, #4
 80080e6:	4618      	mov	r0, r3
 80080e8:	f000 f8dd 	bl	80082a6 <RCCEx_PLLSAI1_ConfigNR>
 80080ec:	4603      	mov	r3, r0
 80080ee:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80080f0:	7ffb      	ldrb	r3, [r7, #31]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d001      	beq.n	80080fa <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 80080f6:	7ffb      	ldrb	r3, [r7, #31]
 80080f8:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008102:	2b00      	cmp	r3, #0
 8008104:	d004      	beq.n	8008110 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800810a:	4618      	mov	r0, r3
 800810c:	f7ff fd26 	bl	8007b5c <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008118:	2b00      	cmp	r3, #0
 800811a:	d009      	beq.n	8008130 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008120:	4618      	mov	r0, r3
 8008122:	f7ff fd45 	bl	8007bb0 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800812a:	4618      	mov	r0, r3
 800812c:	f7ff fd2c 	bl	8007b88 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8008130:	7fbb      	ldrb	r3, [r7, #30]
}
 8008132:	4618      	mov	r0, r3
 8008134:	3720      	adds	r7, #32
 8008136:	46bd      	mov	sp, r7
 8008138:	bd80      	pop	{r7, pc}

0800813a <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800813a:	b580      	push	{r7, lr}
 800813c:	b084      	sub	sp, #16
 800813e:	af00      	add	r7, sp, #0
 8008140:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008142:	2300      	movs	r3, #0
 8008144:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8008146:	f7ff fe61 	bl	8007e0c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800814a:	f7fa fcdb 	bl	8002b04 <HAL_GetTick>
 800814e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8008150:	e009      	b.n	8008166 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008152:	f7fa fcd7 	bl	8002b04 <HAL_GetTick>
 8008156:	4602      	mov	r2, r0
 8008158:	68bb      	ldr	r3, [r7, #8]
 800815a:	1ad3      	subs	r3, r2, r3
 800815c:	2b02      	cmp	r3, #2
 800815e:	d902      	bls.n	8008166 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8008160:	2303      	movs	r3, #3
 8008162:	73fb      	strb	r3, [r7, #15]
      break;
 8008164:	e004      	b.n	8008170 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8008166:	f7ff fe60 	bl	8007e2a <LL_RCC_PLLSAI1_IsReady>
 800816a:	4603      	mov	r3, r0
 800816c:	2b00      	cmp	r3, #0
 800816e:	d1f0      	bne.n	8008152 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8008170:	7bfb      	ldrb	r3, [r7, #15]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d137      	bne.n	80081e6 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8008176:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800817a:	691b      	ldr	r3, [r3, #16]
 800817c:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	021b      	lsls	r3, r3, #8
 8008186:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800818a:	4313      	orrs	r3, r2
 800818c:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800818e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008192:	691b      	ldr	r3, [r3, #16]
 8008194:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	685b      	ldr	r3, [r3, #4]
 800819c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80081a0:	4313      	orrs	r3, r2
 80081a2:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80081a4:	f7ff fe23 	bl	8007dee <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80081a8:	f7fa fcac 	bl	8002b04 <HAL_GetTick>
 80081ac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80081ae:	e009      	b.n	80081c4 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80081b0:	f7fa fca8 	bl	8002b04 <HAL_GetTick>
 80081b4:	4602      	mov	r2, r0
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	1ad3      	subs	r3, r2, r3
 80081ba:	2b02      	cmp	r3, #2
 80081bc:	d902      	bls.n	80081c4 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 80081be:	2303      	movs	r3, #3
 80081c0:	73fb      	strb	r3, [r7, #15]
        break;
 80081c2:	e004      	b.n	80081ce <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80081c4:	f7ff fe31 	bl	8007e2a <LL_RCC_PLLSAI1_IsReady>
 80081c8:	4603      	mov	r3, r0
 80081ca:	2b01      	cmp	r3, #1
 80081cc:	d1f0      	bne.n	80081b0 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 80081ce:	7bfb      	ldrb	r3, [r7, #15]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d108      	bne.n	80081e6 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80081d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80081d8:	691a      	ldr	r2, [r3, #16]
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	691b      	ldr	r3, [r3, #16]
 80081de:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80081e2:	4313      	orrs	r3, r2
 80081e4:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80081e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80081e8:	4618      	mov	r0, r3
 80081ea:	3710      	adds	r7, #16
 80081ec:	46bd      	mov	sp, r7
 80081ee:	bd80      	pop	{r7, pc}

080081f0 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b084      	sub	sp, #16
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80081f8:	2300      	movs	r3, #0
 80081fa:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80081fc:	f7ff fe06 	bl	8007e0c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008200:	f7fa fc80 	bl	8002b04 <HAL_GetTick>
 8008204:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8008206:	e009      	b.n	800821c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008208:	f7fa fc7c 	bl	8002b04 <HAL_GetTick>
 800820c:	4602      	mov	r2, r0
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	1ad3      	subs	r3, r2, r3
 8008212:	2b02      	cmp	r3, #2
 8008214:	d902      	bls.n	800821c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8008216:	2303      	movs	r3, #3
 8008218:	73fb      	strb	r3, [r7, #15]
      break;
 800821a:	e004      	b.n	8008226 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800821c:	f7ff fe05 	bl	8007e2a <LL_RCC_PLLSAI1_IsReady>
 8008220:	4603      	mov	r3, r0
 8008222:	2b00      	cmp	r3, #0
 8008224:	d1f0      	bne.n	8008208 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8008226:	7bfb      	ldrb	r3, [r7, #15]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d137      	bne.n	800829c <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800822c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008230:	691b      	ldr	r3, [r3, #16]
 8008232:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	021b      	lsls	r3, r3, #8
 800823c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008240:	4313      	orrs	r3, r2
 8008242:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8008244:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008248:	691b      	ldr	r3, [r3, #16]
 800824a:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	689b      	ldr	r3, [r3, #8]
 8008252:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008256:	4313      	orrs	r3, r2
 8008258:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800825a:	f7ff fdc8 	bl	8007dee <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800825e:	f7fa fc51 	bl	8002b04 <HAL_GetTick>
 8008262:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8008264:	e009      	b.n	800827a <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008266:	f7fa fc4d 	bl	8002b04 <HAL_GetTick>
 800826a:	4602      	mov	r2, r0
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	1ad3      	subs	r3, r2, r3
 8008270:	2b02      	cmp	r3, #2
 8008272:	d902      	bls.n	800827a <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8008274:	2303      	movs	r3, #3
 8008276:	73fb      	strb	r3, [r7, #15]
        break;
 8008278:	e004      	b.n	8008284 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800827a:	f7ff fdd6 	bl	8007e2a <LL_RCC_PLLSAI1_IsReady>
 800827e:	4603      	mov	r3, r0
 8008280:	2b01      	cmp	r3, #1
 8008282:	d1f0      	bne.n	8008266 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8008284:	7bfb      	ldrb	r3, [r7, #15]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d108      	bne.n	800829c <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800828a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800828e:	691a      	ldr	r2, [r3, #16]
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	691b      	ldr	r3, [r3, #16]
 8008294:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008298:	4313      	orrs	r3, r2
 800829a:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800829c:	7bfb      	ldrb	r3, [r7, #15]
}
 800829e:	4618      	mov	r0, r3
 80082a0:	3710      	adds	r7, #16
 80082a2:	46bd      	mov	sp, r7
 80082a4:	bd80      	pop	{r7, pc}

080082a6 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80082a6:	b580      	push	{r7, lr}
 80082a8:	b084      	sub	sp, #16
 80082aa:	af00      	add	r7, sp, #0
 80082ac:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80082ae:	2300      	movs	r3, #0
 80082b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80082b2:	f7ff fdab 	bl	8007e0c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80082b6:	f7fa fc25 	bl	8002b04 <HAL_GetTick>
 80082ba:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80082bc:	e009      	b.n	80082d2 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80082be:	f7fa fc21 	bl	8002b04 <HAL_GetTick>
 80082c2:	4602      	mov	r2, r0
 80082c4:	68bb      	ldr	r3, [r7, #8]
 80082c6:	1ad3      	subs	r3, r2, r3
 80082c8:	2b02      	cmp	r3, #2
 80082ca:	d902      	bls.n	80082d2 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 80082cc:	2303      	movs	r3, #3
 80082ce:	73fb      	strb	r3, [r7, #15]
      break;
 80082d0:	e004      	b.n	80082dc <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80082d2:	f7ff fdaa 	bl	8007e2a <LL_RCC_PLLSAI1_IsReady>
 80082d6:	4603      	mov	r3, r0
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d1f0      	bne.n	80082be <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 80082dc:	7bfb      	ldrb	r3, [r7, #15]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d137      	bne.n	8008352 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80082e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80082e6:	691b      	ldr	r3, [r3, #16]
 80082e8:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	021b      	lsls	r3, r3, #8
 80082f2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80082f6:	4313      	orrs	r3, r2
 80082f8:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 80082fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80082fe:	691b      	ldr	r3, [r3, #16]
 8008300:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	68db      	ldr	r3, [r3, #12]
 8008308:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800830c:	4313      	orrs	r3, r2
 800830e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8008310:	f7ff fd6d 	bl	8007dee <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008314:	f7fa fbf6 	bl	8002b04 <HAL_GetTick>
 8008318:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800831a:	e009      	b.n	8008330 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800831c:	f7fa fbf2 	bl	8002b04 <HAL_GetTick>
 8008320:	4602      	mov	r2, r0
 8008322:	68bb      	ldr	r3, [r7, #8]
 8008324:	1ad3      	subs	r3, r2, r3
 8008326:	2b02      	cmp	r3, #2
 8008328:	d902      	bls.n	8008330 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800832a:	2303      	movs	r3, #3
 800832c:	73fb      	strb	r3, [r7, #15]
        break;
 800832e:	e004      	b.n	800833a <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8008330:	f7ff fd7b 	bl	8007e2a <LL_RCC_PLLSAI1_IsReady>
 8008334:	4603      	mov	r3, r0
 8008336:	2b01      	cmp	r3, #1
 8008338:	d1f0      	bne.n	800831c <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800833a:	7bfb      	ldrb	r3, [r7, #15]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d108      	bne.n	8008352 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8008340:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008344:	691a      	ldr	r2, [r3, #16]
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	691b      	ldr	r3, [r3, #16]
 800834a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800834e:	4313      	orrs	r3, r2
 8008350:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8008352:	7bfb      	ldrb	r3, [r7, #15]
}
 8008354:	4618      	mov	r0, r3
 8008356:	3710      	adds	r7, #16
 8008358:	46bd      	mov	sp, r7
 800835a:	bd80      	pop	{r7, pc}

0800835c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b084      	sub	sp, #16
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2b00      	cmp	r3, #0
 8008368:	d101      	bne.n	800836e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800836a:	2301      	movs	r3, #1
 800836c:	e07a      	b.n	8008464 <HAL_RTC_Init+0x108>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8008374:	b2db      	uxtb	r3, r3
 8008376:	2b00      	cmp	r3, #0
 8008378:	d106      	bne.n	8008388 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2200      	movs	r2, #0
 800837e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8008382:	6878      	ldr	r0, [r7, #4]
 8008384:	f7fa f9ee 	bl	8002764 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2202      	movs	r2, #2
 800838c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	68db      	ldr	r3, [r3, #12]
 8008396:	f003 0310 	and.w	r3, r3, #16
 800839a:	2b10      	cmp	r3, #16
 800839c:	d058      	beq.n	8008450 <HAL_RTC_Init+0xf4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	22ca      	movs	r2, #202	@ 0xca
 80083a4:	625a      	str	r2, [r3, #36]	@ 0x24
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	2253      	movs	r2, #83	@ 0x53
 80083ac:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f000 fc5a 	bl	8008c68 <RTC_EnterInitMode>
 80083b4:	4603      	mov	r3, r0
 80083b6:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80083b8:	7bfb      	ldrb	r3, [r7, #15]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d12c      	bne.n	8008418 <HAL_RTC_Init+0xbc>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	689b      	ldr	r3, [r3, #8]
 80083c4:	687a      	ldr	r2, [r7, #4]
 80083c6:	6812      	ldr	r2, [r2, #0]
 80083c8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80083cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80083d0:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	6899      	ldr	r1, [r3, #8]
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	685a      	ldr	r2, [r3, #4]
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	691b      	ldr	r3, [r3, #16]
 80083e0:	431a      	orrs	r2, r3
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	699b      	ldr	r3, [r3, #24]
 80083e6:	431a      	orrs	r2, r3
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	430a      	orrs	r2, r1
 80083ee:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	687a      	ldr	r2, [r7, #4]
 80083f6:	68d2      	ldr	r2, [r2, #12]
 80083f8:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	6919      	ldr	r1, [r3, #16]
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	689b      	ldr	r3, [r3, #8]
 8008404:	041a      	lsls	r2, r3, #16
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	430a      	orrs	r2, r1
 800840c:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800840e:	6878      	ldr	r0, [r7, #4]
 8008410:	f000 fc62 	bl	8008cd8 <RTC_ExitInitMode>
 8008414:	4603      	mov	r3, r0
 8008416:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8008418:	7bfb      	ldrb	r3, [r7, #15]
 800841a:	2b00      	cmp	r3, #0
 800841c:	d113      	bne.n	8008446 <HAL_RTC_Init+0xea>
    {
#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f022 0203 	bic.w	r2, r2, #3
 800842c:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	69da      	ldr	r2, [r3, #28]
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	695b      	ldr	r3, [r3, #20]
 800843c:	431a      	orrs	r2, r3
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	430a      	orrs	r2, r1
 8008444:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutRemap);
#endif /* RTC_OR_ALARMOUTTYPE */
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	22ff      	movs	r2, #255	@ 0xff
 800844c:	625a      	str	r2, [r3, #36]	@ 0x24
 800844e:	e001      	b.n	8008454 <HAL_RTC_Init+0xf8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8008450:	2300      	movs	r3, #0
 8008452:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8008454:	7bfb      	ldrb	r3, [r7, #15]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d103      	bne.n	8008462 <HAL_RTC_Init+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2201      	movs	r2, #1
 800845e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 8008462:	7bfb      	ldrb	r3, [r7, #15]
}
 8008464:	4618      	mov	r0, r3
 8008466:	3710      	adds	r7, #16
 8008468:	46bd      	mov	sp, r7
 800846a:	bd80      	pop	{r7, pc}

0800846c <HAL_RTC_DeInit>:
  *                the configuration information for RTC.
  * @note   This function does not reset the RTC Backup Data registers.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeInit(RTC_HandleTypeDef *hrtc)
{
 800846c:	b580      	push	{r7, lr}
 800846e:	b084      	sub	sp, #16
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2202      	movs	r2, #2
 8008478:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	22ca      	movs	r2, #202	@ 0xca
 8008482:	625a      	str	r2, [r3, #36]	@ 0x24
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	2253      	movs	r2, #83	@ 0x53
 800848a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800848c:	6878      	ldr	r0, [r7, #4]
 800848e:	f000 fbeb 	bl	8008c68 <RTC_EnterInitMode>
 8008492:	4603      	mov	r3, r0
 8008494:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8008496:	7bfb      	ldrb	r3, [r7, #15]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d132      	bne.n	8008502 <HAL_RTC_DeInit+0x96>
  {
    /* Reset RTC registers */
    hrtc->Instance->TR = 0x00000000U;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	2200      	movs	r2, #0
 80084a2:	601a      	str	r2, [r3, #0]
    hrtc->Instance->DR = (RTC_DR_WDU_0 | RTC_DR_MU_0 | RTC_DR_DU_0);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f242 1201 	movw	r2, #8449	@ 0x2101
 80084ac:	605a      	str	r2, [r3, #4]
    hrtc->Instance->CR = 0x00000000U;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	2200      	movs	r2, #0
 80084b4:	609a      	str	r2, [r3, #8]
    hrtc->Instance->WUTR = RTC_WUTR_WUT;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80084be:	615a      	str	r2, [r3, #20]
    hrtc->Instance->PRER = (uint32_t)(RTC_PRER_PREDIV_A | 0x000000FFU);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	4a1e      	ldr	r2, [pc, #120]	@ (8008540 <HAL_RTC_DeInit+0xd4>)
 80084c6:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ALRMAR   = 0x00000000U;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	2200      	movs	r2, #0
 80084ce:	61da      	str	r2, [r3, #28]
    hrtc->Instance->ALRMBR   = 0x00000000U;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	2200      	movs	r2, #0
 80084d6:	621a      	str	r2, [r3, #32]
    hrtc->Instance->CALR     = 0x00000000U;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	2200      	movs	r2, #0
 80084de:	63da      	str	r2, [r3, #60]	@ 0x3c
    hrtc->Instance->SHIFTR   = 0x00000000U;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	2200      	movs	r2, #0
 80084e6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hrtc->Instance->ALRMASSR = 0x00000000U;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	2200      	movs	r2, #0
 80084ee:	645a      	str	r2, [r3, #68]	@ 0x44
    hrtc->Instance->ALRMBSSR = 0x00000000U;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	2200      	movs	r2, #0
 80084f6:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80084f8:	6878      	ldr	r0, [r7, #4]
 80084fa:	f000 fbed 	bl	8008cd8 <RTC_ExitInitMode>
 80084fe:	4603      	mov	r3, r0
 8008500:	73fb      	strb	r3, [r7, #15]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	22ff      	movs	r2, #255	@ 0xff
 8008508:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800850a:	7bfb      	ldrb	r3, [r7, #15]
 800850c:	2b00      	cmp	r3, #0
 800850e:	d10e      	bne.n	800852e <HAL_RTC_DeInit+0xc2>
  {
    /* Reset Tamper and alternate functions configuration register */
    hrtc->Instance->TAMPCR = 0x00000000U;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	2200      	movs	r2, #0
 8008516:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Reset Option register */
    hrtc->Instance->OR = 0x00000000U;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	2200      	movs	r2, #0
 800851e:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* DeInit the low level hardware: CLOCK, NVIC.*/
    hrtc->MspDeInitCallback(hrtc);
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
    /* De-Initialize RTC MSP */
    HAL_RTC_MspDeInit(hrtc);
 8008520:	6878      	ldr	r0, [r7, #4]
 8008522:	f7fa f955 	bl	80027d0 <HAL_RTC_MspDeInit>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

    hrtc->State = HAL_RTC_STATE_RESET;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	2200      	movs	r2, #0
 800852a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Release Lock */
  __HAL_UNLOCK(hrtc);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	2200      	movs	r2, #0
 8008532:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8008536:	7bfb      	ldrb	r3, [r7, #15]
}
 8008538:	4618      	mov	r0, r3
 800853a:	3710      	adds	r7, #16
 800853c:	46bd      	mov	sp, r7
 800853e:	bd80      	pop	{r7, pc}
 8008540:	007f00ff 	.word	0x007f00ff

08008544 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008544:	b590      	push	{r4, r7, lr}
 8008546:	b087      	sub	sp, #28
 8008548:	af00      	add	r7, sp, #0
 800854a:	60f8      	str	r0, [r7, #12]
 800854c:	60b9      	str	r1, [r7, #8]
 800854e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8008550:	2300      	movs	r3, #0
 8008552:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	f893 3020 	ldrb.w	r3, [r3, #32]
 800855a:	2b01      	cmp	r3, #1
 800855c:	d101      	bne.n	8008562 <HAL_RTC_SetTime+0x1e>
 800855e:	2302      	movs	r3, #2
 8008560:	e08b      	b.n	800867a <HAL_RTC_SetTime+0x136>
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	2201      	movs	r2, #1
 8008566:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	2202      	movs	r2, #2
 800856e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d126      	bne.n	80085c6 <HAL_RTC_SetTime+0x82>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	689b      	ldr	r3, [r3, #8]
 800857e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008582:	2b00      	cmp	r3, #0
 8008584:	d102      	bne.n	800858c <HAL_RTC_SetTime+0x48>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8008586:	68bb      	ldr	r3, [r7, #8]
 8008588:	2200      	movs	r2, #0
 800858a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	781b      	ldrb	r3, [r3, #0]
 8008590:	4618      	mov	r0, r3
 8008592:	f000 fbc7 	bl	8008d24 <RTC_ByteToBcd2>
 8008596:	4603      	mov	r3, r0
 8008598:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800859a:	68bb      	ldr	r3, [r7, #8]
 800859c:	785b      	ldrb	r3, [r3, #1]
 800859e:	4618      	mov	r0, r3
 80085a0:	f000 fbc0 	bl	8008d24 <RTC_ByteToBcd2>
 80085a4:	4603      	mov	r3, r0
 80085a6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80085a8:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80085aa:	68bb      	ldr	r3, [r7, #8]
 80085ac:	789b      	ldrb	r3, [r3, #2]
 80085ae:	4618      	mov	r0, r3
 80085b0:	f000 fbb8 	bl	8008d24 <RTC_ByteToBcd2>
 80085b4:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80085b6:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80085ba:	68bb      	ldr	r3, [r7, #8]
 80085bc:	78db      	ldrb	r3, [r3, #3]
 80085be:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80085c0:	4313      	orrs	r3, r2
 80085c2:	617b      	str	r3, [r7, #20]
 80085c4:	e018      	b.n	80085f8 <HAL_RTC_SetTime+0xb4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	689b      	ldr	r3, [r3, #8]
 80085cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d102      	bne.n	80085da <HAL_RTC_SetTime+0x96>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80085d4:	68bb      	ldr	r3, [r7, #8]
 80085d6:	2200      	movs	r2, #0
 80085d8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	781b      	ldrb	r3, [r3, #0]
 80085de:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80085e0:	68bb      	ldr	r3, [r7, #8]
 80085e2:	785b      	ldrb	r3, [r3, #1]
 80085e4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80085e6:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80085e8:	68ba      	ldr	r2, [r7, #8]
 80085ea:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80085ec:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80085ee:	68bb      	ldr	r3, [r7, #8]
 80085f0:	78db      	ldrb	r3, [r3, #3]
 80085f2:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80085f4:	4313      	orrs	r3, r2
 80085f6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	22ca      	movs	r2, #202	@ 0xca
 80085fe:	625a      	str	r2, [r3, #36]	@ 0x24
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	2253      	movs	r2, #83	@ 0x53
 8008606:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8008608:	68f8      	ldr	r0, [r7, #12]
 800860a:	f000 fb2d 	bl	8008c68 <RTC_EnterInitMode>
 800860e:	4603      	mov	r3, r0
 8008610:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8008612:	7cfb      	ldrb	r3, [r7, #19]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d120      	bne.n	800865a <HAL_RTC_SetTime+0x116>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	681a      	ldr	r2, [r3, #0]
 800861c:	697b      	ldr	r3, [r7, #20]
 800861e:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8008622:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8008626:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	689a      	ldr	r2, [r3, #8]
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008636:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	6899      	ldr	r1, [r3, #8]
 800863e:	68bb      	ldr	r3, [r7, #8]
 8008640:	68da      	ldr	r2, [r3, #12]
 8008642:	68bb      	ldr	r3, [r7, #8]
 8008644:	691b      	ldr	r3, [r3, #16]
 8008646:	431a      	orrs	r2, r3
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	430a      	orrs	r2, r1
 800864e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008650:	68f8      	ldr	r0, [r7, #12]
 8008652:	f000 fb41 	bl	8008cd8 <RTC_ExitInitMode>
 8008656:	4603      	mov	r3, r0
 8008658:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800865a:	7cfb      	ldrb	r3, [r7, #19]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d103      	bne.n	8008668 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	2201      	movs	r2, #1
 8008664:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	22ff      	movs	r2, #255	@ 0xff
 800866e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	2200      	movs	r2, #0
 8008674:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8008678:	7cfb      	ldrb	r3, [r7, #19]
}
 800867a:	4618      	mov	r0, r3
 800867c:	371c      	adds	r7, #28
 800867e:	46bd      	mov	sp, r7
 8008680:	bd90      	pop	{r4, r7, pc}

08008682 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008682:	b580      	push	{r7, lr}
 8008684:	b086      	sub	sp, #24
 8008686:	af00      	add	r7, sp, #0
 8008688:	60f8      	str	r0, [r7, #12]
 800868a:	60b9      	str	r1, [r7, #8]
 800868c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800868e:	2300      	movs	r3, #0
 8008690:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	691b      	ldr	r3, [r3, #16]
 80086a2:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80086a6:	68bb      	ldr	r3, [r7, #8]
 80086a8:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80086b4:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80086b8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80086ba:	697b      	ldr	r3, [r7, #20]
 80086bc:	0c1b      	lsrs	r3, r3, #16
 80086be:	b2db      	uxtb	r3, r3
 80086c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80086c4:	b2da      	uxtb	r2, r3
 80086c6:	68bb      	ldr	r3, [r7, #8]
 80086c8:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80086ca:	697b      	ldr	r3, [r7, #20]
 80086cc:	0a1b      	lsrs	r3, r3, #8
 80086ce:	b2db      	uxtb	r3, r3
 80086d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80086d4:	b2da      	uxtb	r2, r3
 80086d6:	68bb      	ldr	r3, [r7, #8]
 80086d8:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80086da:	697b      	ldr	r3, [r7, #20]
 80086dc:	b2db      	uxtb	r3, r3
 80086de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80086e2:	b2da      	uxtb	r2, r3
 80086e4:	68bb      	ldr	r3, [r7, #8]
 80086e6:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80086e8:	697b      	ldr	r3, [r7, #20]
 80086ea:	0d9b      	lsrs	r3, r3, #22
 80086ec:	b2db      	uxtb	r3, r3
 80086ee:	f003 0301 	and.w	r3, r3, #1
 80086f2:	b2da      	uxtb	r2, r3
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d11a      	bne.n	8008734 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80086fe:	68bb      	ldr	r3, [r7, #8]
 8008700:	781b      	ldrb	r3, [r3, #0]
 8008702:	4618      	mov	r0, r3
 8008704:	f000 fb2c 	bl	8008d60 <RTC_Bcd2ToByte>
 8008708:	4603      	mov	r3, r0
 800870a:	461a      	mov	r2, r3
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	785b      	ldrb	r3, [r3, #1]
 8008714:	4618      	mov	r0, r3
 8008716:	f000 fb23 	bl	8008d60 <RTC_Bcd2ToByte>
 800871a:	4603      	mov	r3, r0
 800871c:	461a      	mov	r2, r3
 800871e:	68bb      	ldr	r3, [r7, #8]
 8008720:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	789b      	ldrb	r3, [r3, #2]
 8008726:	4618      	mov	r0, r3
 8008728:	f000 fb1a 	bl	8008d60 <RTC_Bcd2ToByte>
 800872c:	4603      	mov	r3, r0
 800872e:	461a      	mov	r2, r3
 8008730:	68bb      	ldr	r3, [r7, #8]
 8008732:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8008734:	2300      	movs	r3, #0
}
 8008736:	4618      	mov	r0, r3
 8008738:	3718      	adds	r7, #24
 800873a:	46bd      	mov	sp, r7
 800873c:	bd80      	pop	{r7, pc}

0800873e <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800873e:	b590      	push	{r4, r7, lr}
 8008740:	b087      	sub	sp, #28
 8008742:	af00      	add	r7, sp, #0
 8008744:	60f8      	str	r0, [r7, #12]
 8008746:	60b9      	str	r1, [r7, #8]
 8008748:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800874a:	2300      	movs	r3, #0
 800874c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008754:	2b01      	cmp	r3, #1
 8008756:	d101      	bne.n	800875c <HAL_RTC_SetDate+0x1e>
 8008758:	2302      	movs	r3, #2
 800875a:	e075      	b.n	8008848 <HAL_RTC_SetDate+0x10a>
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	2201      	movs	r2, #1
 8008760:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	2202      	movs	r2, #2
 8008768:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d10e      	bne.n	8008790 <HAL_RTC_SetDate+0x52>
 8008772:	68bb      	ldr	r3, [r7, #8]
 8008774:	785b      	ldrb	r3, [r3, #1]
 8008776:	f003 0310 	and.w	r3, r3, #16
 800877a:	2b00      	cmp	r3, #0
 800877c:	d008      	beq.n	8008790 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800877e:	68bb      	ldr	r3, [r7, #8]
 8008780:	785b      	ldrb	r3, [r3, #1]
 8008782:	f023 0310 	bic.w	r3, r3, #16
 8008786:	b2db      	uxtb	r3, r3
 8008788:	330a      	adds	r3, #10
 800878a:	b2da      	uxtb	r2, r3
 800878c:	68bb      	ldr	r3, [r7, #8]
 800878e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2b00      	cmp	r3, #0
 8008794:	d11c      	bne.n	80087d0 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008796:	68bb      	ldr	r3, [r7, #8]
 8008798:	78db      	ldrb	r3, [r3, #3]
 800879a:	4618      	mov	r0, r3
 800879c:	f000 fac2 	bl	8008d24 <RTC_ByteToBcd2>
 80087a0:	4603      	mov	r3, r0
 80087a2:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	785b      	ldrb	r3, [r3, #1]
 80087a8:	4618      	mov	r0, r3
 80087aa:	f000 fabb 	bl	8008d24 <RTC_ByteToBcd2>
 80087ae:	4603      	mov	r3, r0
 80087b0:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80087b2:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80087b4:	68bb      	ldr	r3, [r7, #8]
 80087b6:	789b      	ldrb	r3, [r3, #2]
 80087b8:	4618      	mov	r0, r3
 80087ba:	f000 fab3 	bl	8008d24 <RTC_ByteToBcd2>
 80087be:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80087c0:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	781b      	ldrb	r3, [r3, #0]
 80087c8:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80087ca:	4313      	orrs	r3, r2
 80087cc:	617b      	str	r3, [r7, #20]
 80087ce:	e00e      	b.n	80087ee <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80087d0:	68bb      	ldr	r3, [r7, #8]
 80087d2:	78db      	ldrb	r3, [r3, #3]
 80087d4:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80087d6:	68bb      	ldr	r3, [r7, #8]
 80087d8:	785b      	ldrb	r3, [r3, #1]
 80087da:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80087dc:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80087de:	68ba      	ldr	r2, [r7, #8]
 80087e0:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80087e2:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80087e4:	68bb      	ldr	r3, [r7, #8]
 80087e6:	781b      	ldrb	r3, [r3, #0]
 80087e8:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80087ea:	4313      	orrs	r3, r2
 80087ec:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	22ca      	movs	r2, #202	@ 0xca
 80087f4:	625a      	str	r2, [r3, #36]	@ 0x24
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	2253      	movs	r2, #83	@ 0x53
 80087fc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80087fe:	68f8      	ldr	r0, [r7, #12]
 8008800:	f000 fa32 	bl	8008c68 <RTC_EnterInitMode>
 8008804:	4603      	mov	r3, r0
 8008806:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8008808:	7cfb      	ldrb	r3, [r7, #19]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d10c      	bne.n	8008828 <HAL_RTC_SetDate+0xea>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	681a      	ldr	r2, [r3, #0]
 8008812:	697b      	ldr	r3, [r7, #20]
 8008814:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8008818:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800881c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800881e:	68f8      	ldr	r0, [r7, #12]
 8008820:	f000 fa5a 	bl	8008cd8 <RTC_ExitInitMode>
 8008824:	4603      	mov	r3, r0
 8008826:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8008828:	7cfb      	ldrb	r3, [r7, #19]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d103      	bne.n	8008836 <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	2201      	movs	r2, #1
 8008832:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	22ff      	movs	r2, #255	@ 0xff
 800883c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	2200      	movs	r2, #0
 8008842:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8008846:	7cfb      	ldrb	r3, [r7, #19]
}
 8008848:	4618      	mov	r0, r3
 800884a:	371c      	adds	r7, #28
 800884c:	46bd      	mov	sp, r7
 800884e:	bd90      	pop	{r4, r7, pc}

08008850 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b086      	sub	sp, #24
 8008854:	af00      	add	r7, sp, #0
 8008856:	60f8      	str	r0, [r7, #12]
 8008858:	60b9      	str	r1, [r7, #8]
 800885a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800885c:	2300      	movs	r3, #0
 800885e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	685b      	ldr	r3, [r3, #4]
 8008866:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800886a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800886e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8008870:	697b      	ldr	r3, [r7, #20]
 8008872:	0c1b      	lsrs	r3, r3, #16
 8008874:	b2da      	uxtb	r2, r3
 8008876:	68bb      	ldr	r3, [r7, #8]
 8008878:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800887a:	697b      	ldr	r3, [r7, #20]
 800887c:	0a1b      	lsrs	r3, r3, #8
 800887e:	b2db      	uxtb	r3, r3
 8008880:	f003 031f 	and.w	r3, r3, #31
 8008884:	b2da      	uxtb	r2, r3
 8008886:	68bb      	ldr	r3, [r7, #8]
 8008888:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800888a:	697b      	ldr	r3, [r7, #20]
 800888c:	b2db      	uxtb	r3, r3
 800888e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008892:	b2da      	uxtb	r2, r3
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8008898:	697b      	ldr	r3, [r7, #20]
 800889a:	0b5b      	lsrs	r3, r3, #13
 800889c:	b2db      	uxtb	r3, r3
 800889e:	f003 0307 	and.w	r3, r3, #7
 80088a2:	b2da      	uxtb	r2, r3
 80088a4:	68bb      	ldr	r3, [r7, #8]
 80088a6:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d11a      	bne.n	80088e4 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80088ae:	68bb      	ldr	r3, [r7, #8]
 80088b0:	78db      	ldrb	r3, [r3, #3]
 80088b2:	4618      	mov	r0, r3
 80088b4:	f000 fa54 	bl	8008d60 <RTC_Bcd2ToByte>
 80088b8:	4603      	mov	r3, r0
 80088ba:	461a      	mov	r2, r3
 80088bc:	68bb      	ldr	r3, [r7, #8]
 80088be:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	785b      	ldrb	r3, [r3, #1]
 80088c4:	4618      	mov	r0, r3
 80088c6:	f000 fa4b 	bl	8008d60 <RTC_Bcd2ToByte>
 80088ca:	4603      	mov	r3, r0
 80088cc:	461a      	mov	r2, r3
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80088d2:	68bb      	ldr	r3, [r7, #8]
 80088d4:	789b      	ldrb	r3, [r3, #2]
 80088d6:	4618      	mov	r0, r3
 80088d8:	f000 fa42 	bl	8008d60 <RTC_Bcd2ToByte>
 80088dc:	4603      	mov	r3, r0
 80088de:	461a      	mov	r2, r3
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80088e4:	2300      	movs	r3, #0
}
 80088e6:	4618      	mov	r0, r3
 80088e8:	3718      	adds	r7, #24
 80088ea:	46bd      	mov	sp, r7
 80088ec:	bd80      	pop	{r7, pc}
	...

080088f0 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80088f0:	b590      	push	{r4, r7, lr}
 80088f2:	b089      	sub	sp, #36	@ 0x24
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	60f8      	str	r0, [r7, #12]
 80088f8:	60b9      	str	r1, [r7, #8]
 80088fa:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80088fc:	4ba1      	ldr	r3, [pc, #644]	@ (8008b84 <HAL_RTC_SetAlarm_IT+0x294>)
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	4aa1      	ldr	r2, [pc, #644]	@ (8008b88 <HAL_RTC_SetAlarm_IT+0x298>)
 8008902:	fba2 2303 	umull	r2, r3, r2, r3
 8008906:	0adb      	lsrs	r3, r3, #11
 8008908:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800890c:	fb02 f303 	mul.w	r3, r2, r3
 8008910:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 8008912:	2300      	movs	r3, #0
 8008914:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 8008916:	2300      	movs	r3, #0
 8008918:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008920:	2b01      	cmp	r3, #1
 8008922:	d101      	bne.n	8008928 <HAL_RTC_SetAlarm_IT+0x38>
 8008924:	2302      	movs	r3, #2
 8008926:	e128      	b.n	8008b7a <HAL_RTC_SetAlarm_IT+0x28a>
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	2201      	movs	r2, #1
 800892c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	2202      	movs	r2, #2
 8008934:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d137      	bne.n	80089ae <HAL_RTC_SetAlarm_IT+0xbe>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	689b      	ldr	r3, [r3, #8]
 8008944:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008948:	2b00      	cmp	r3, #0
 800894a:	d102      	bne.n	8008952 <HAL_RTC_SetAlarm_IT+0x62>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800894c:	68bb      	ldr	r3, [r7, #8]
 800894e:	2200      	movs	r2, #0
 8008950:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8008952:	68bb      	ldr	r3, [r7, #8]
 8008954:	781b      	ldrb	r3, [r3, #0]
 8008956:	4618      	mov	r0, r3
 8008958:	f000 f9e4 	bl	8008d24 <RTC_ByteToBcd2>
 800895c:	4603      	mov	r3, r0
 800895e:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	785b      	ldrb	r3, [r3, #1]
 8008964:	4618      	mov	r0, r3
 8008966:	f000 f9dd 	bl	8008d24 <RTC_ByteToBcd2>
 800896a:	4603      	mov	r3, r0
 800896c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800896e:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	789b      	ldrb	r3, [r3, #2]
 8008974:	4618      	mov	r0, r3
 8008976:	f000 f9d5 	bl	8008d24 <RTC_ByteToBcd2>
 800897a:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800897c:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8008980:	68bb      	ldr	r3, [r7, #8]
 8008982:	78db      	ldrb	r3, [r3, #3]
 8008984:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8008986:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008990:	4618      	mov	r0, r3
 8008992:	f000 f9c7 	bl	8008d24 <RTC_ByteToBcd2>
 8008996:	4603      	mov	r3, r0
 8008998:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800899a:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 800899e:	68bb      	ldr	r3, [r7, #8]
 80089a0:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80089a2:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80089a4:	68bb      	ldr	r3, [r7, #8]
 80089a6:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80089a8:	4313      	orrs	r3, r2
 80089aa:	61fb      	str	r3, [r7, #28]
 80089ac:	e023      	b.n	80089f6 <HAL_RTC_SetAlarm_IT+0x106>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	689b      	ldr	r3, [r3, #8]
 80089b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d102      	bne.n	80089c2 <HAL_RTC_SetAlarm_IT+0xd2>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80089bc:	68bb      	ldr	r3, [r7, #8]
 80089be:	2200      	movs	r2, #0
 80089c0:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80089c2:	68bb      	ldr	r3, [r7, #8]
 80089c4:	781b      	ldrb	r3, [r3, #0]
 80089c6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	785b      	ldrb	r3, [r3, #1]
 80089cc:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80089ce:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80089d0:	68ba      	ldr	r2, [r7, #8]
 80089d2:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80089d4:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	78db      	ldrb	r3, [r3, #3]
 80089da:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80089dc:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80089e4:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 80089e6:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 80089e8:	68bb      	ldr	r3, [r7, #8]
 80089ea:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80089ec:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 80089ee:	68bb      	ldr	r3, [r7, #8]
 80089f0:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80089f2:	4313      	orrs	r3, r2
 80089f4:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80089f6:	68bb      	ldr	r3, [r7, #8]
 80089f8:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 80089fa:	68bb      	ldr	r3, [r7, #8]
 80089fc:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80089fe:	4313      	orrs	r3, r2
 8008a00:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	22ca      	movs	r2, #202	@ 0xca
 8008a08:	625a      	str	r2, [r3, #36]	@ 0x24
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	2253      	movs	r2, #83	@ 0x53
 8008a10:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 8008a12:	68bb      	ldr	r3, [r7, #8]
 8008a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a1a:	d144      	bne.n	8008aa6 <HAL_RTC_SetAlarm_IT+0x1b6>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	689a      	ldr	r2, [r3, #8]
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008a2a:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	68db      	ldr	r3, [r3, #12]
 8008a32:	b2da      	uxtb	r2, r3
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8008a3c:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8008a3e:	697b      	ldr	r3, [r7, #20]
 8008a40:	3b01      	subs	r3, #1
 8008a42:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8008a44:	697b      	ldr	r3, [r7, #20]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d10d      	bne.n	8008a66 <HAL_RTC_SetAlarm_IT+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	22ff      	movs	r2, #255	@ 0xff
 8008a50:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	2203      	movs	r2, #3
 8008a56:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8008a62:	2303      	movs	r3, #3
 8008a64:	e089      	b.n	8008b7a <HAL_RTC_SetAlarm_IT+0x28a>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	68db      	ldr	r3, [r3, #12]
 8008a6c:	f003 0301 	and.w	r3, r3, #1
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d0e4      	beq.n	8008a3e <HAL_RTC_SetAlarm_IT+0x14e>

  /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	69fa      	ldr	r2, [r7, #28]
 8008a7a:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	69ba      	ldr	r2, [r7, #24]
 8008a82:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	689a      	ldr	r2, [r3, #8]
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008a92:	609a      	str	r2, [r3, #8]
    /* Enable Alarm A interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	689a      	ldr	r2, [r3, #8]
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008aa2:	609a      	str	r2, [r3, #8]
 8008aa4:	e04e      	b.n	8008b44 <HAL_RTC_SetAlarm_IT+0x254>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	689a      	ldr	r2, [r3, #8]
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8008ab4:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	68db      	ldr	r3, [r3, #12]
 8008abc:	b2da      	uxtb	r2, r3
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8008ac6:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8008ac8:	4b2e      	ldr	r3, [pc, #184]	@ (8008b84 <HAL_RTC_SetAlarm_IT+0x294>)
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	4a2e      	ldr	r2, [pc, #184]	@ (8008b88 <HAL_RTC_SetAlarm_IT+0x298>)
 8008ace:	fba2 2303 	umull	r2, r3, r2, r3
 8008ad2:	0adb      	lsrs	r3, r3, #11
 8008ad4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008ad8:	fb02 f303 	mul.w	r3, r2, r3
 8008adc:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8008ade:	697b      	ldr	r3, [r7, #20]
 8008ae0:	3b01      	subs	r3, #1
 8008ae2:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8008ae4:	697b      	ldr	r3, [r7, #20]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d10d      	bne.n	8008b06 <HAL_RTC_SetAlarm_IT+0x216>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	22ff      	movs	r2, #255	@ 0xff
 8008af0:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	2203      	movs	r2, #3
 8008af6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	2200      	movs	r2, #0
 8008afe:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8008b02:	2303      	movs	r3, #3
 8008b04:	e039      	b.n	8008b7a <HAL_RTC_SetAlarm_IT+0x28a>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	68db      	ldr	r3, [r3, #12]
 8008b0c:	f003 0302 	and.w	r3, r3, #2
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d0e4      	beq.n	8008ade <HAL_RTC_SetAlarm_IT+0x1ee>

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	69fa      	ldr	r2, [r7, #28]
 8008b1a:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	69ba      	ldr	r2, [r7, #24]
 8008b22:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	689a      	ldr	r2, [r3, #8]
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008b32:	609a      	str	r2, [r3, #8]
    /* Enable Alarm B interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	689a      	ldr	r2, [r3, #8]
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008b42:	609a      	str	r2, [r3, #8]
  }

  /* Enable and configure the EXTI line associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8008b44:	4b11      	ldr	r3, [pc, #68]	@ (8008b8c <HAL_RTC_SetAlarm_IT+0x29c>)
 8008b46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b4a:	4a10      	ldr	r2, [pc, #64]	@ (8008b8c <HAL_RTC_SetAlarm_IT+0x29c>)
 8008b4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008b50:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8008b54:	4b0d      	ldr	r3, [pc, #52]	@ (8008b8c <HAL_RTC_SetAlarm_IT+0x29c>)
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	4a0c      	ldr	r2, [pc, #48]	@ (8008b8c <HAL_RTC_SetAlarm_IT+0x29c>)
 8008b5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008b5e:	6013      	str	r3, [r2, #0]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	22ff      	movs	r2, #255	@ 0xff
 8008b66:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	2201      	movs	r2, #1
 8008b6c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	2200      	movs	r2, #0
 8008b74:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8008b78:	2300      	movs	r3, #0
}
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	3724      	adds	r7, #36	@ 0x24
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	bd90      	pop	{r4, r7, pc}
 8008b82:	bf00      	nop
 8008b84:	2000002c 	.word	0x2000002c
 8008b88:	10624dd3 	.word	0x10624dd3
 8008b8c:	58000800 	.word	0x58000800

08008b90 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b082      	sub	sp, #8
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8008b98:	4b1f      	ldr	r3, [pc, #124]	@ (8008c18 <HAL_RTC_AlarmIRQHandler+0x88>)
 8008b9a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8008b9e:	60da      	str	r2, [r3, #12]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	689b      	ldr	r3, [r3, #8]
 8008ba6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d012      	beq.n	8008bd4 <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	68db      	ldr	r3, [r3, #12]
 8008bb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d00b      	beq.n	8008bd4 <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	68db      	ldr	r3, [r3, #12]
 8008bc2:	b2da      	uxtb	r2, r3
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8008bcc:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8008bce:	6878      	ldr	r0, [r7, #4]
 8008bd0:	f7f9 fc5c 	bl	800248c <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	689b      	ldr	r3, [r3, #8]
 8008bda:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d012      	beq.n	8008c08 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	68db      	ldr	r3, [r3, #12]
 8008be8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d00b      	beq.n	8008c08 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	68db      	ldr	r3, [r3, #12]
 8008bf6:	b2da      	uxtb	r2, r3
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8008c00:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8008c02:	6878      	ldr	r0, [r7, #4]
 8008c04:	f000 f970 	bl	8008ee8 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2201      	movs	r2, #1
 8008c0c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8008c10:	bf00      	nop
 8008c12:	3708      	adds	r7, #8
 8008c14:	46bd      	mov	sp, r7
 8008c16:	bd80      	pop	{r7, pc}
 8008c18:	58000800 	.word	0x58000800

08008c1c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b084      	sub	sp, #16
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008c24:	2300      	movs	r3, #0
 8008c26:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	4a0d      	ldr	r2, [pc, #52]	@ (8008c64 <HAL_RTC_WaitForSynchro+0x48>)
 8008c2e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008c30:	f7f9 ff68 	bl	8002b04 <HAL_GetTick>
 8008c34:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008c36:	e009      	b.n	8008c4c <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008c38:	f7f9 ff64 	bl	8002b04 <HAL_GetTick>
 8008c3c:	4602      	mov	r2, r0
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	1ad3      	subs	r3, r2, r3
 8008c42:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008c46:	d901      	bls.n	8008c4c <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8008c48:	2303      	movs	r3, #3
 8008c4a:	e007      	b.n	8008c5c <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	68db      	ldr	r3, [r3, #12]
 8008c52:	f003 0320 	and.w	r3, r3, #32
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d0ee      	beq.n	8008c38 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8008c5a:	2300      	movs	r3, #0
}
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	3710      	adds	r7, #16
 8008c60:	46bd      	mov	sp, r7
 8008c62:	bd80      	pop	{r7, pc}
 8008c64:	0001ff5f 	.word	0x0001ff5f

08008c68 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b084      	sub	sp, #16
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008c70:	2300      	movs	r3, #0
 8008c72:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8008c74:	2300      	movs	r3, #0
 8008c76:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	68db      	ldr	r3, [r3, #12]
 8008c7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d123      	bne.n	8008cce <RTC_EnterInitMode+0x66>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	68da      	ldr	r2, [r3, #12]
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008c94:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008c96:	f7f9 ff35 	bl	8002b04 <HAL_GetTick>
 8008c9a:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008c9c:	e00d      	b.n	8008cba <RTC_EnterInitMode+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008c9e:	f7f9 ff31 	bl	8002b04 <HAL_GetTick>
 8008ca2:	4602      	mov	r2, r0
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	1ad3      	subs	r3, r2, r3
 8008ca8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008cac:	d905      	bls.n	8008cba <RTC_EnterInitMode+0x52>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	2204      	movs	r2, #4
 8008cb2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        status = HAL_ERROR;
 8008cb6:	2301      	movs	r3, #1
 8008cb8:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	68db      	ldr	r3, [r3, #12]
 8008cc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d102      	bne.n	8008cce <RTC_EnterInitMode+0x66>
 8008cc8:	7bfb      	ldrb	r3, [r7, #15]
 8008cca:	2b01      	cmp	r3, #1
 8008ccc:	d1e7      	bne.n	8008c9e <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8008cce:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	3710      	adds	r7, #16
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	bd80      	pop	{r7, pc}

08008cd8 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b084      	sub	sp, #16
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	68da      	ldr	r2, [r3, #12]
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008cf2:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	689b      	ldr	r3, [r3, #8]
 8008cfa:	f003 0320 	and.w	r3, r3, #32
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d10b      	bne.n	8008d1a <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008d02:	6878      	ldr	r0, [r7, #4]
 8008d04:	f7ff ff8a 	bl	8008c1c <HAL_RTC_WaitForSynchro>
 8008d08:	4603      	mov	r3, r0
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d005      	beq.n	8008d1a <RTC_ExitInitMode+0x42>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2204      	movs	r2, #4
 8008d12:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_ERROR;
 8008d16:	2301      	movs	r3, #1
 8008d18:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8008d1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	3710      	adds	r7, #16
 8008d20:	46bd      	mov	sp, r7
 8008d22:	bd80      	pop	{r7, pc}

08008d24 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8008d24:	b480      	push	{r7}
 8008d26:	b085      	sub	sp, #20
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8008d2e:	2300      	movs	r3, #0
 8008d30:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8008d32:	e005      	b.n	8008d40 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	3301      	adds	r3, #1
 8008d38:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8008d3a:	79fb      	ldrb	r3, [r7, #7]
 8008d3c:	3b0a      	subs	r3, #10
 8008d3e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8008d40:	79fb      	ldrb	r3, [r7, #7]
 8008d42:	2b09      	cmp	r3, #9
 8008d44:	d8f6      	bhi.n	8008d34 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	b2db      	uxtb	r3, r3
 8008d4a:	011b      	lsls	r3, r3, #4
 8008d4c:	b2da      	uxtb	r2, r3
 8008d4e:	79fb      	ldrb	r3, [r7, #7]
 8008d50:	4313      	orrs	r3, r2
 8008d52:	b2db      	uxtb	r3, r3
}
 8008d54:	4618      	mov	r0, r3
 8008d56:	3714      	adds	r7, #20
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5e:	4770      	bx	lr

08008d60 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8008d60:	b480      	push	{r7}
 8008d62:	b085      	sub	sp, #20
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	4603      	mov	r3, r0
 8008d68:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8008d6a:	2300      	movs	r3, #0
 8008d6c:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8008d6e:	79fb      	ldrb	r3, [r7, #7]
 8008d70:	091b      	lsrs	r3, r3, #4
 8008d72:	b2db      	uxtb	r3, r3
 8008d74:	461a      	mov	r2, r3
 8008d76:	4613      	mov	r3, r2
 8008d78:	009b      	lsls	r3, r3, #2
 8008d7a:	4413      	add	r3, r2
 8008d7c:	005b      	lsls	r3, r3, #1
 8008d7e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	b2da      	uxtb	r2, r3
 8008d84:	79fb      	ldrb	r3, [r7, #7]
 8008d86:	f003 030f 	and.w	r3, r3, #15
 8008d8a:	b2db      	uxtb	r3, r3
 8008d8c:	4413      	add	r3, r2
 8008d8e:	b2db      	uxtb	r3, r3
}
 8008d90:	4618      	mov	r0, r3
 8008d92:	3714      	adds	r7, #20
 8008d94:	46bd      	mov	sp, r7
 8008d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9a:	4770      	bx	lr

08008d9c <HAL_RTCEx_SetWakeUpTimer>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	b086      	sub	sp, #24
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	60f8      	str	r0, [r7, #12]
 8008da4:	60b9      	str	r1, [r7, #8]
 8008da6:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8008da8:	2300      	movs	r3, #0
 8008daa:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008db2:	2b01      	cmp	r3, #1
 8008db4:	d101      	bne.n	8008dba <HAL_RTCEx_SetWakeUpTimer+0x1e>
 8008db6:	2302      	movs	r3, #2
 8008db8:	e092      	b.n	8008ee0 <HAL_RTCEx_SetWakeUpTimer+0x144>
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	2201      	movs	r2, #1
 8008dbe:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	2202      	movs	r2, #2
 8008dc6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	22ca      	movs	r2, #202	@ 0xca
 8008dd0:	625a      	str	r2, [r3, #36]	@ 0x24
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	2253      	movs	r2, #83	@ 0x53
 8008dd8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	689b      	ldr	r3, [r3, #8]
 8008de0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d020      	beq.n	8008e2a <HAL_RTCEx_SetWakeUpTimer+0x8e>
  {
    tickstart = HAL_GetTick();
 8008de8:	f7f9 fe8c 	bl	8002b04 <HAL_GetTick>
 8008dec:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U)
 8008dee:	e015      	b.n	8008e1c <HAL_RTCEx_SetWakeUpTimer+0x80>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008df0:	f7f9 fe88 	bl	8002b04 <HAL_GetTick>
 8008df4:	4602      	mov	r2, r0
 8008df6:	697b      	ldr	r3, [r7, #20]
 8008df8:	1ad3      	subs	r3, r2, r3
 8008dfa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008dfe:	d90d      	bls.n	8008e1c <HAL_RTCEx_SetWakeUpTimer+0x80>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	22ff      	movs	r2, #255	@ 0xff
 8008e06:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	2203      	movs	r2, #3
 8008e0c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	2200      	movs	r2, #0
 8008e14:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8008e18:	2303      	movs	r3, #3
 8008e1a:	e061      	b.n	8008ee0 <HAL_RTCEx_SetWakeUpTimer+0x144>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U)
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	68db      	ldr	r3, [r3, #12]
 8008e22:	f003 0304 	and.w	r3, r3, #4
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d1e2      	bne.n	8008df0 <HAL_RTCEx_SetWakeUpTimer+0x54>
      }
    }
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	689a      	ldr	r2, [r3, #8]
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008e38:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	68db      	ldr	r3, [r3, #12]
 8008e40:	b2da      	uxtb	r2, r3
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8008e4a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008e4c:	f7f9 fe5a 	bl	8002b04 <HAL_GetTick>
 8008e50:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8008e52:	e015      	b.n	8008e80 <HAL_RTCEx_SetWakeUpTimer+0xe4>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008e54:	f7f9 fe56 	bl	8002b04 <HAL_GetTick>
 8008e58:	4602      	mov	r2, r0
 8008e5a:	697b      	ldr	r3, [r7, #20]
 8008e5c:	1ad3      	subs	r3, r2, r3
 8008e5e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008e62:	d90d      	bls.n	8008e80 <HAL_RTCEx_SetWakeUpTimer+0xe4>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	22ff      	movs	r2, #255	@ 0xff
 8008e6a:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	2203      	movs	r2, #3
 8008e70:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	2200      	movs	r2, #0
 8008e78:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8008e7c:	2303      	movs	r3, #3
 8008e7e:	e02f      	b.n	8008ee0 <HAL_RTCEx_SetWakeUpTimer+0x144>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	68db      	ldr	r3, [r3, #12]
 8008e86:	f003 0304 	and.w	r3, r3, #4
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d0e2      	beq.n	8008e54 <HAL_RTCEx_SetWakeUpTimer+0xb8>
    }
  }

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	689a      	ldr	r2, [r3, #8]
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	f022 0207 	bic.w	r2, r2, #7
 8008e9c:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	6899      	ldr	r1, [r3, #8]
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	687a      	ldr	r2, [r7, #4]
 8008eaa:	430a      	orrs	r2, r1
 8008eac:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	68ba      	ldr	r2, [r7, #8]
 8008eb4:	615a      	str	r2, [r3, #20]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	689a      	ldr	r2, [r3, #8]
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008ec4:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	22ff      	movs	r2, #255	@ 0xff
 8008ecc:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	2201      	movs	r2, #1
 8008ed2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	2200      	movs	r2, #0
 8008eda:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8008ede:	2300      	movs	r3, #0
}
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	3718      	adds	r7, #24
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	bd80      	pop	{r7, pc}

08008ee8 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8008ee8:	b480      	push	{r7}
 8008eea:	b083      	sub	sp, #12
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8008ef0:	bf00      	nop
 8008ef2:	370c      	adds	r7, #12
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efa:	4770      	bx	lr

08008efc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b082      	sub	sp, #8
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d101      	bne.n	8008f0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008f0a:	2301      	movs	r3, #1
 8008f0c:	e049      	b.n	8008fa2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008f14:	b2db      	uxtb	r3, r3
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d106      	bne.n	8008f28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008f22:	6878      	ldr	r0, [r7, #4]
 8008f24:	f7f9 fc6c 	bl	8002800 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	2202      	movs	r2, #2
 8008f2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681a      	ldr	r2, [r3, #0]
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	3304      	adds	r3, #4
 8008f38:	4619      	mov	r1, r3
 8008f3a:	4610      	mov	r0, r2
 8008f3c:	f000 fa7c 	bl	8009438 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	2201      	movs	r2, #1
 8008f44:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	2201      	movs	r2, #1
 8008f4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2201      	movs	r2, #1
 8008f54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2201      	movs	r2, #1
 8008f5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	2201      	movs	r2, #1
 8008f64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2201      	movs	r2, #1
 8008f6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2201      	movs	r2, #1
 8008f74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	2201      	movs	r2, #1
 8008f7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2201      	movs	r2, #1
 8008f84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2201      	movs	r2, #1
 8008f8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2201      	movs	r2, #1
 8008f94:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2201      	movs	r2, #1
 8008f9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008fa0:	2300      	movs	r3, #0
}
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	3708      	adds	r7, #8
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	bd80      	pop	{r7, pc}
	...

08008fac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008fac:	b480      	push	{r7}
 8008fae:	b085      	sub	sp, #20
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008fba:	b2db      	uxtb	r3, r3
 8008fbc:	2b01      	cmp	r3, #1
 8008fbe:	d001      	beq.n	8008fc4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008fc0:	2301      	movs	r3, #1
 8008fc2:	e036      	b.n	8009032 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	2202      	movs	r2, #2
 8008fc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	68da      	ldr	r2, [r3, #12]
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f042 0201 	orr.w	r2, r2, #1
 8008fda:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	4a17      	ldr	r2, [pc, #92]	@ (8009040 <HAL_TIM_Base_Start_IT+0x94>)
 8008fe2:	4293      	cmp	r3, r2
 8008fe4:	d004      	beq.n	8008ff0 <HAL_TIM_Base_Start_IT+0x44>
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008fee:	d115      	bne.n	800901c <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	689a      	ldr	r2, [r3, #8]
 8008ff6:	4b13      	ldr	r3, [pc, #76]	@ (8009044 <HAL_TIM_Base_Start_IT+0x98>)
 8008ff8:	4013      	ands	r3, r2
 8008ffa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	2b06      	cmp	r3, #6
 8009000:	d015      	beq.n	800902e <HAL_TIM_Base_Start_IT+0x82>
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009008:	d011      	beq.n	800902e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	681a      	ldr	r2, [r3, #0]
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	f042 0201 	orr.w	r2, r2, #1
 8009018:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800901a:	e008      	b.n	800902e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	681a      	ldr	r2, [r3, #0]
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	f042 0201 	orr.w	r2, r2, #1
 800902a:	601a      	str	r2, [r3, #0]
 800902c:	e000      	b.n	8009030 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800902e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009030:	2300      	movs	r3, #0
}
 8009032:	4618      	mov	r0, r3
 8009034:	3714      	adds	r7, #20
 8009036:	46bd      	mov	sp, r7
 8009038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903c:	4770      	bx	lr
 800903e:	bf00      	nop
 8009040:	40012c00 	.word	0x40012c00
 8009044:	00010007 	.word	0x00010007

08009048 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b084      	sub	sp, #16
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	68db      	ldr	r3, [r3, #12]
 8009056:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	691b      	ldr	r3, [r3, #16]
 800905e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009060:	68bb      	ldr	r3, [r7, #8]
 8009062:	f003 0302 	and.w	r3, r3, #2
 8009066:	2b00      	cmp	r3, #0
 8009068:	d020      	beq.n	80090ac <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	f003 0302 	and.w	r3, r3, #2
 8009070:	2b00      	cmp	r3, #0
 8009072:	d01b      	beq.n	80090ac <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	f06f 0202 	mvn.w	r2, #2
 800907c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	2201      	movs	r2, #1
 8009082:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	699b      	ldr	r3, [r3, #24]
 800908a:	f003 0303 	and.w	r3, r3, #3
 800908e:	2b00      	cmp	r3, #0
 8009090:	d003      	beq.n	800909a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009092:	6878      	ldr	r0, [r7, #4]
 8009094:	f000 f9b2 	bl	80093fc <HAL_TIM_IC_CaptureCallback>
 8009098:	e005      	b.n	80090a6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800909a:	6878      	ldr	r0, [r7, #4]
 800909c:	f000 f9a4 	bl	80093e8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80090a0:	6878      	ldr	r0, [r7, #4]
 80090a2:	f000 f9b5 	bl	8009410 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	2200      	movs	r2, #0
 80090aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80090ac:	68bb      	ldr	r3, [r7, #8]
 80090ae:	f003 0304 	and.w	r3, r3, #4
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d020      	beq.n	80090f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	f003 0304 	and.w	r3, r3, #4
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d01b      	beq.n	80090f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	f06f 0204 	mvn.w	r2, #4
 80090c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2202      	movs	r2, #2
 80090ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	699b      	ldr	r3, [r3, #24]
 80090d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d003      	beq.n	80090e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80090de:	6878      	ldr	r0, [r7, #4]
 80090e0:	f000 f98c 	bl	80093fc <HAL_TIM_IC_CaptureCallback>
 80090e4:	e005      	b.n	80090f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80090e6:	6878      	ldr	r0, [r7, #4]
 80090e8:	f000 f97e 	bl	80093e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	f000 f98f 	bl	8009410 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	2200      	movs	r2, #0
 80090f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80090f8:	68bb      	ldr	r3, [r7, #8]
 80090fa:	f003 0308 	and.w	r3, r3, #8
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d020      	beq.n	8009144 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	f003 0308 	and.w	r3, r3, #8
 8009108:	2b00      	cmp	r3, #0
 800910a:	d01b      	beq.n	8009144 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	f06f 0208 	mvn.w	r2, #8
 8009114:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	2204      	movs	r2, #4
 800911a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	69db      	ldr	r3, [r3, #28]
 8009122:	f003 0303 	and.w	r3, r3, #3
 8009126:	2b00      	cmp	r3, #0
 8009128:	d003      	beq.n	8009132 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800912a:	6878      	ldr	r0, [r7, #4]
 800912c:	f000 f966 	bl	80093fc <HAL_TIM_IC_CaptureCallback>
 8009130:	e005      	b.n	800913e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009132:	6878      	ldr	r0, [r7, #4]
 8009134:	f000 f958 	bl	80093e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009138:	6878      	ldr	r0, [r7, #4]
 800913a:	f000 f969 	bl	8009410 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	2200      	movs	r2, #0
 8009142:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009144:	68bb      	ldr	r3, [r7, #8]
 8009146:	f003 0310 	and.w	r3, r3, #16
 800914a:	2b00      	cmp	r3, #0
 800914c:	d020      	beq.n	8009190 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	f003 0310 	and.w	r3, r3, #16
 8009154:	2b00      	cmp	r3, #0
 8009156:	d01b      	beq.n	8009190 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	f06f 0210 	mvn.w	r2, #16
 8009160:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	2208      	movs	r2, #8
 8009166:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	69db      	ldr	r3, [r3, #28]
 800916e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009172:	2b00      	cmp	r3, #0
 8009174:	d003      	beq.n	800917e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009176:	6878      	ldr	r0, [r7, #4]
 8009178:	f000 f940 	bl	80093fc <HAL_TIM_IC_CaptureCallback>
 800917c:	e005      	b.n	800918a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800917e:	6878      	ldr	r0, [r7, #4]
 8009180:	f000 f932 	bl	80093e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009184:	6878      	ldr	r0, [r7, #4]
 8009186:	f000 f943 	bl	8009410 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2200      	movs	r2, #0
 800918e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	f003 0301 	and.w	r3, r3, #1
 8009196:	2b00      	cmp	r3, #0
 8009198:	d00c      	beq.n	80091b4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	f003 0301 	and.w	r3, r3, #1
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d007      	beq.n	80091b4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	f06f 0201 	mvn.w	r2, #1
 80091ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80091ae:	6878      	ldr	r0, [r7, #4]
 80091b0:	f7f9 f81c 	bl	80021ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80091b4:	68bb      	ldr	r3, [r7, #8]
 80091b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d104      	bne.n	80091c8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80091be:	68bb      	ldr	r3, [r7, #8]
 80091c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d00c      	beq.n	80091e2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d007      	beq.n	80091e2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80091da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80091dc:	6878      	ldr	r0, [r7, #4]
 80091de:	f000 fa9b 	bl	8009718 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d00c      	beq.n	8009206 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d007      	beq.n	8009206 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80091fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009200:	6878      	ldr	r0, [r7, #4]
 8009202:	f000 fa93 	bl	800972c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009206:	68bb      	ldr	r3, [r7, #8]
 8009208:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800920c:	2b00      	cmp	r3, #0
 800920e:	d00c      	beq.n	800922a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009216:	2b00      	cmp	r3, #0
 8009218:	d007      	beq.n	800922a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009222:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009224:	6878      	ldr	r0, [r7, #4]
 8009226:	f000 f8fd 	bl	8009424 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800922a:	68bb      	ldr	r3, [r7, #8]
 800922c:	f003 0320 	and.w	r3, r3, #32
 8009230:	2b00      	cmp	r3, #0
 8009232:	d00c      	beq.n	800924e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	f003 0320 	and.w	r3, r3, #32
 800923a:	2b00      	cmp	r3, #0
 800923c:	d007      	beq.n	800924e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f06f 0220 	mvn.w	r2, #32
 8009246:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009248:	6878      	ldr	r0, [r7, #4]
 800924a:	f000 fa5b 	bl	8009704 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800924e:	bf00      	nop
 8009250:	3710      	adds	r7, #16
 8009252:	46bd      	mov	sp, r7
 8009254:	bd80      	pop	{r7, pc}

08009256 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009256:	b580      	push	{r7, lr}
 8009258:	b084      	sub	sp, #16
 800925a:	af00      	add	r7, sp, #0
 800925c:	6078      	str	r0, [r7, #4]
 800925e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009260:	2300      	movs	r3, #0
 8009262:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800926a:	2b01      	cmp	r3, #1
 800926c:	d101      	bne.n	8009272 <HAL_TIM_ConfigClockSource+0x1c>
 800926e:	2302      	movs	r3, #2
 8009270:	e0b6      	b.n	80093e0 <HAL_TIM_ConfigClockSource+0x18a>
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	2201      	movs	r2, #1
 8009276:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	2202      	movs	r2, #2
 800927e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	689b      	ldr	r3, [r3, #8]
 8009288:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800928a:	68bb      	ldr	r3, [r7, #8]
 800928c:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8009290:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8009294:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800929c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	68ba      	ldr	r2, [r7, #8]
 80092a4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80092a6:	683b      	ldr	r3, [r7, #0]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80092ae:	d03e      	beq.n	800932e <HAL_TIM_ConfigClockSource+0xd8>
 80092b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80092b4:	f200 8087 	bhi.w	80093c6 <HAL_TIM_ConfigClockSource+0x170>
 80092b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092bc:	f000 8086 	beq.w	80093cc <HAL_TIM_ConfigClockSource+0x176>
 80092c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092c4:	d87f      	bhi.n	80093c6 <HAL_TIM_ConfigClockSource+0x170>
 80092c6:	2b70      	cmp	r3, #112	@ 0x70
 80092c8:	d01a      	beq.n	8009300 <HAL_TIM_ConfigClockSource+0xaa>
 80092ca:	2b70      	cmp	r3, #112	@ 0x70
 80092cc:	d87b      	bhi.n	80093c6 <HAL_TIM_ConfigClockSource+0x170>
 80092ce:	2b60      	cmp	r3, #96	@ 0x60
 80092d0:	d050      	beq.n	8009374 <HAL_TIM_ConfigClockSource+0x11e>
 80092d2:	2b60      	cmp	r3, #96	@ 0x60
 80092d4:	d877      	bhi.n	80093c6 <HAL_TIM_ConfigClockSource+0x170>
 80092d6:	2b50      	cmp	r3, #80	@ 0x50
 80092d8:	d03c      	beq.n	8009354 <HAL_TIM_ConfigClockSource+0xfe>
 80092da:	2b50      	cmp	r3, #80	@ 0x50
 80092dc:	d873      	bhi.n	80093c6 <HAL_TIM_ConfigClockSource+0x170>
 80092de:	2b40      	cmp	r3, #64	@ 0x40
 80092e0:	d058      	beq.n	8009394 <HAL_TIM_ConfigClockSource+0x13e>
 80092e2:	2b40      	cmp	r3, #64	@ 0x40
 80092e4:	d86f      	bhi.n	80093c6 <HAL_TIM_ConfigClockSource+0x170>
 80092e6:	2b30      	cmp	r3, #48	@ 0x30
 80092e8:	d064      	beq.n	80093b4 <HAL_TIM_ConfigClockSource+0x15e>
 80092ea:	2b30      	cmp	r3, #48	@ 0x30
 80092ec:	d86b      	bhi.n	80093c6 <HAL_TIM_ConfigClockSource+0x170>
 80092ee:	2b20      	cmp	r3, #32
 80092f0:	d060      	beq.n	80093b4 <HAL_TIM_ConfigClockSource+0x15e>
 80092f2:	2b20      	cmp	r3, #32
 80092f4:	d867      	bhi.n	80093c6 <HAL_TIM_ConfigClockSource+0x170>
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d05c      	beq.n	80093b4 <HAL_TIM_ConfigClockSource+0x15e>
 80092fa:	2b10      	cmp	r3, #16
 80092fc:	d05a      	beq.n	80093b4 <HAL_TIM_ConfigClockSource+0x15e>
 80092fe:	e062      	b.n	80093c6 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800930c:	683b      	ldr	r3, [r7, #0]
 800930e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009310:	f000 f978 	bl	8009604 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	689b      	ldr	r3, [r3, #8]
 800931a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800931c:	68bb      	ldr	r3, [r7, #8]
 800931e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009322:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	68ba      	ldr	r2, [r7, #8]
 800932a:	609a      	str	r2, [r3, #8]
      break;
 800932c:	e04f      	b.n	80093ce <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009332:	683b      	ldr	r3, [r7, #0]
 8009334:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800933e:	f000 f961 	bl	8009604 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	689a      	ldr	r2, [r3, #8]
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009350:	609a      	str	r2, [r3, #8]
      break;
 8009352:	e03c      	b.n	80093ce <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009360:	461a      	mov	r2, r3
 8009362:	f000 f8d3 	bl	800950c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	2150      	movs	r1, #80	@ 0x50
 800936c:	4618      	mov	r0, r3
 800936e:	f000 f92c 	bl	80095ca <TIM_ITRx_SetConfig>
      break;
 8009372:	e02c      	b.n	80093ce <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009378:	683b      	ldr	r3, [r7, #0]
 800937a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800937c:	683b      	ldr	r3, [r7, #0]
 800937e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009380:	461a      	mov	r2, r3
 8009382:	f000 f8f2 	bl	800956a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	2160      	movs	r1, #96	@ 0x60
 800938c:	4618      	mov	r0, r3
 800938e:	f000 f91c 	bl	80095ca <TIM_ITRx_SetConfig>
      break;
 8009392:	e01c      	b.n	80093ce <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009398:	683b      	ldr	r3, [r7, #0]
 800939a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80093a0:	461a      	mov	r2, r3
 80093a2:	f000 f8b3 	bl	800950c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	2140      	movs	r1, #64	@ 0x40
 80093ac:	4618      	mov	r0, r3
 80093ae:	f000 f90c 	bl	80095ca <TIM_ITRx_SetConfig>
      break;
 80093b2:	e00c      	b.n	80093ce <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681a      	ldr	r2, [r3, #0]
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	4619      	mov	r1, r3
 80093be:	4610      	mov	r0, r2
 80093c0:	f000 f903 	bl	80095ca <TIM_ITRx_SetConfig>
      break;
 80093c4:	e003      	b.n	80093ce <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80093c6:	2301      	movs	r3, #1
 80093c8:	73fb      	strb	r3, [r7, #15]
      break;
 80093ca:	e000      	b.n	80093ce <HAL_TIM_ConfigClockSource+0x178>
      break;
 80093cc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	2201      	movs	r2, #1
 80093d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	2200      	movs	r2, #0
 80093da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80093de:	7bfb      	ldrb	r3, [r7, #15]
}
 80093e0:	4618      	mov	r0, r3
 80093e2:	3710      	adds	r7, #16
 80093e4:	46bd      	mov	sp, r7
 80093e6:	bd80      	pop	{r7, pc}

080093e8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80093e8:	b480      	push	{r7}
 80093ea:	b083      	sub	sp, #12
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80093f0:	bf00      	nop
 80093f2:	370c      	adds	r7, #12
 80093f4:	46bd      	mov	sp, r7
 80093f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fa:	4770      	bx	lr

080093fc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80093fc:	b480      	push	{r7}
 80093fe:	b083      	sub	sp, #12
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009404:	bf00      	nop
 8009406:	370c      	adds	r7, #12
 8009408:	46bd      	mov	sp, r7
 800940a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940e:	4770      	bx	lr

08009410 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009410:	b480      	push	{r7}
 8009412:	b083      	sub	sp, #12
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009418:	bf00      	nop
 800941a:	370c      	adds	r7, #12
 800941c:	46bd      	mov	sp, r7
 800941e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009422:	4770      	bx	lr

08009424 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009424:	b480      	push	{r7}
 8009426:	b083      	sub	sp, #12
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800942c:	bf00      	nop
 800942e:	370c      	adds	r7, #12
 8009430:	46bd      	mov	sp, r7
 8009432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009436:	4770      	bx	lr

08009438 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009438:	b480      	push	{r7}
 800943a:	b085      	sub	sp, #20
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
 8009440:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	4a2d      	ldr	r2, [pc, #180]	@ (8009500 <TIM_Base_SetConfig+0xc8>)
 800944c:	4293      	cmp	r3, r2
 800944e:	d003      	beq.n	8009458 <TIM_Base_SetConfig+0x20>
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009456:	d108      	bne.n	800946a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800945e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009460:	683b      	ldr	r3, [r7, #0]
 8009462:	685b      	ldr	r3, [r3, #4]
 8009464:	68fa      	ldr	r2, [r7, #12]
 8009466:	4313      	orrs	r3, r2
 8009468:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	4a24      	ldr	r2, [pc, #144]	@ (8009500 <TIM_Base_SetConfig+0xc8>)
 800946e:	4293      	cmp	r3, r2
 8009470:	d00b      	beq.n	800948a <TIM_Base_SetConfig+0x52>
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009478:	d007      	beq.n	800948a <TIM_Base_SetConfig+0x52>
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	4a21      	ldr	r2, [pc, #132]	@ (8009504 <TIM_Base_SetConfig+0xcc>)
 800947e:	4293      	cmp	r3, r2
 8009480:	d003      	beq.n	800948a <TIM_Base_SetConfig+0x52>
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	4a20      	ldr	r2, [pc, #128]	@ (8009508 <TIM_Base_SetConfig+0xd0>)
 8009486:	4293      	cmp	r3, r2
 8009488:	d108      	bne.n	800949c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009490:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009492:	683b      	ldr	r3, [r7, #0]
 8009494:	68db      	ldr	r3, [r3, #12]
 8009496:	68fa      	ldr	r2, [r7, #12]
 8009498:	4313      	orrs	r3, r2
 800949a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80094a2:	683b      	ldr	r3, [r7, #0]
 80094a4:	695b      	ldr	r3, [r3, #20]
 80094a6:	4313      	orrs	r3, r2
 80094a8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80094aa:	683b      	ldr	r3, [r7, #0]
 80094ac:	689a      	ldr	r2, [r3, #8]
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80094b2:	683b      	ldr	r3, [r7, #0]
 80094b4:	681a      	ldr	r2, [r3, #0]
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	4a10      	ldr	r2, [pc, #64]	@ (8009500 <TIM_Base_SetConfig+0xc8>)
 80094be:	4293      	cmp	r3, r2
 80094c0:	d007      	beq.n	80094d2 <TIM_Base_SetConfig+0x9a>
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	4a0f      	ldr	r2, [pc, #60]	@ (8009504 <TIM_Base_SetConfig+0xcc>)
 80094c6:	4293      	cmp	r3, r2
 80094c8:	d003      	beq.n	80094d2 <TIM_Base_SetConfig+0x9a>
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	4a0e      	ldr	r2, [pc, #56]	@ (8009508 <TIM_Base_SetConfig+0xd0>)
 80094ce:	4293      	cmp	r3, r2
 80094d0:	d103      	bne.n	80094da <TIM_Base_SetConfig+0xa2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80094d2:	683b      	ldr	r3, [r7, #0]
 80094d4:	691a      	ldr	r2, [r3, #16]
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	f043 0204 	orr.w	r2, r3, #4
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	2201      	movs	r2, #1
 80094ea:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	68fa      	ldr	r2, [r7, #12]
 80094f0:	601a      	str	r2, [r3, #0]
}
 80094f2:	bf00      	nop
 80094f4:	3714      	adds	r7, #20
 80094f6:	46bd      	mov	sp, r7
 80094f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fc:	4770      	bx	lr
 80094fe:	bf00      	nop
 8009500:	40012c00 	.word	0x40012c00
 8009504:	40014400 	.word	0x40014400
 8009508:	40014800 	.word	0x40014800

0800950c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800950c:	b480      	push	{r7}
 800950e:	b087      	sub	sp, #28
 8009510:	af00      	add	r7, sp, #0
 8009512:	60f8      	str	r0, [r7, #12]
 8009514:	60b9      	str	r1, [r7, #8]
 8009516:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	6a1b      	ldr	r3, [r3, #32]
 800951c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	6a1b      	ldr	r3, [r3, #32]
 8009522:	f023 0201 	bic.w	r2, r3, #1
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	699b      	ldr	r3, [r3, #24]
 800952e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009530:	693b      	ldr	r3, [r7, #16]
 8009532:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009536:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	011b      	lsls	r3, r3, #4
 800953c:	693a      	ldr	r2, [r7, #16]
 800953e:	4313      	orrs	r3, r2
 8009540:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009542:	697b      	ldr	r3, [r7, #20]
 8009544:	f023 030a 	bic.w	r3, r3, #10
 8009548:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800954a:	697a      	ldr	r2, [r7, #20]
 800954c:	68bb      	ldr	r3, [r7, #8]
 800954e:	4313      	orrs	r3, r2
 8009550:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	693a      	ldr	r2, [r7, #16]
 8009556:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	697a      	ldr	r2, [r7, #20]
 800955c:	621a      	str	r2, [r3, #32]
}
 800955e:	bf00      	nop
 8009560:	371c      	adds	r7, #28
 8009562:	46bd      	mov	sp, r7
 8009564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009568:	4770      	bx	lr

0800956a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800956a:	b480      	push	{r7}
 800956c:	b087      	sub	sp, #28
 800956e:	af00      	add	r7, sp, #0
 8009570:	60f8      	str	r0, [r7, #12]
 8009572:	60b9      	str	r1, [r7, #8]
 8009574:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	6a1b      	ldr	r3, [r3, #32]
 800957a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	6a1b      	ldr	r3, [r3, #32]
 8009580:	f023 0210 	bic.w	r2, r3, #16
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	699b      	ldr	r3, [r3, #24]
 800958c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800958e:	693b      	ldr	r3, [r7, #16]
 8009590:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009594:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	031b      	lsls	r3, r3, #12
 800959a:	693a      	ldr	r2, [r7, #16]
 800959c:	4313      	orrs	r3, r2
 800959e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80095a0:	697b      	ldr	r3, [r7, #20]
 80095a2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80095a6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	011b      	lsls	r3, r3, #4
 80095ac:	697a      	ldr	r2, [r7, #20]
 80095ae:	4313      	orrs	r3, r2
 80095b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	693a      	ldr	r2, [r7, #16]
 80095b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	697a      	ldr	r2, [r7, #20]
 80095bc:	621a      	str	r2, [r3, #32]
}
 80095be:	bf00      	nop
 80095c0:	371c      	adds	r7, #28
 80095c2:	46bd      	mov	sp, r7
 80095c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c8:	4770      	bx	lr

080095ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80095ca:	b480      	push	{r7}
 80095cc:	b085      	sub	sp, #20
 80095ce:	af00      	add	r7, sp, #0
 80095d0:	6078      	str	r0, [r7, #4]
 80095d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	689b      	ldr	r3, [r3, #8]
 80095d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80095e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80095e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80095e6:	683a      	ldr	r2, [r7, #0]
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	4313      	orrs	r3, r2
 80095ec:	f043 0307 	orr.w	r3, r3, #7
 80095f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	68fa      	ldr	r2, [r7, #12]
 80095f6:	609a      	str	r2, [r3, #8]
}
 80095f8:	bf00      	nop
 80095fa:	3714      	adds	r7, #20
 80095fc:	46bd      	mov	sp, r7
 80095fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009602:	4770      	bx	lr

08009604 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009604:	b480      	push	{r7}
 8009606:	b087      	sub	sp, #28
 8009608:	af00      	add	r7, sp, #0
 800960a:	60f8      	str	r0, [r7, #12]
 800960c:	60b9      	str	r1, [r7, #8]
 800960e:	607a      	str	r2, [r7, #4]
 8009610:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	689b      	ldr	r3, [r3, #8]
 8009616:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009618:	697b      	ldr	r3, [r7, #20]
 800961a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800961e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	021a      	lsls	r2, r3, #8
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	431a      	orrs	r2, r3
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	4313      	orrs	r3, r2
 800962c:	697a      	ldr	r2, [r7, #20]
 800962e:	4313      	orrs	r3, r2
 8009630:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	697a      	ldr	r2, [r7, #20]
 8009636:	609a      	str	r2, [r3, #8]
}
 8009638:	bf00      	nop
 800963a:	371c      	adds	r7, #28
 800963c:	46bd      	mov	sp, r7
 800963e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009642:	4770      	bx	lr

08009644 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009644:	b480      	push	{r7}
 8009646:	b085      	sub	sp, #20
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]
 800964c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009654:	2b01      	cmp	r3, #1
 8009656:	d101      	bne.n	800965c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009658:	2302      	movs	r3, #2
 800965a:	e04a      	b.n	80096f2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	2201      	movs	r2, #1
 8009660:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	2202      	movs	r2, #2
 8009668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	685b      	ldr	r3, [r3, #4]
 8009672:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	689b      	ldr	r3, [r3, #8]
 800967a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	4a1f      	ldr	r2, [pc, #124]	@ (8009700 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8009682:	4293      	cmp	r3, r2
 8009684:	d108      	bne.n	8009698 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800968c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800968e:	683b      	ldr	r3, [r7, #0]
 8009690:	685b      	ldr	r3, [r3, #4]
 8009692:	68fa      	ldr	r2, [r7, #12]
 8009694:	4313      	orrs	r3, r2
 8009696:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800969e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	68fa      	ldr	r2, [r7, #12]
 80096a6:	4313      	orrs	r3, r2
 80096a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	68fa      	ldr	r2, [r7, #12]
 80096b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	4a12      	ldr	r2, [pc, #72]	@ (8009700 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80096b8:	4293      	cmp	r3, r2
 80096ba:	d004      	beq.n	80096c6 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80096c4:	d10c      	bne.n	80096e0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80096c6:	68bb      	ldr	r3, [r7, #8]
 80096c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80096cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	689b      	ldr	r3, [r3, #8]
 80096d2:	68ba      	ldr	r2, [r7, #8]
 80096d4:	4313      	orrs	r3, r2
 80096d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	68ba      	ldr	r2, [r7, #8]
 80096de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	2201      	movs	r2, #1
 80096e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2200      	movs	r2, #0
 80096ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80096f0:	2300      	movs	r3, #0
}
 80096f2:	4618      	mov	r0, r3
 80096f4:	3714      	adds	r7, #20
 80096f6:	46bd      	mov	sp, r7
 80096f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fc:	4770      	bx	lr
 80096fe:	bf00      	nop
 8009700:	40012c00 	.word	0x40012c00

08009704 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009704:	b480      	push	{r7}
 8009706:	b083      	sub	sp, #12
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800970c:	bf00      	nop
 800970e:	370c      	adds	r7, #12
 8009710:	46bd      	mov	sp, r7
 8009712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009716:	4770      	bx	lr

08009718 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009718:	b480      	push	{r7}
 800971a:	b083      	sub	sp, #12
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009720:	bf00      	nop
 8009722:	370c      	adds	r7, #12
 8009724:	46bd      	mov	sp, r7
 8009726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972a:	4770      	bx	lr

0800972c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800972c:	b480      	push	{r7}
 800972e:	b083      	sub	sp, #12
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009734:	bf00      	nop
 8009736:	370c      	adds	r7, #12
 8009738:	46bd      	mov	sp, r7
 800973a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973e:	4770      	bx	lr

08009740 <aci_gap_set_non_discoverable>:
 */

#include "auto/ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 8009740:	b580      	push	{r7, lr}
 8009742:	b088      	sub	sp, #32
 8009744:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8009746:	2300      	movs	r3, #0
 8009748:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800974a:	f107 0308 	add.w	r3, r7, #8
 800974e:	2218      	movs	r2, #24
 8009750:	2100      	movs	r1, #0
 8009752:	4618      	mov	r0, r3
 8009754:	f001 f92d 	bl	800a9b2 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009758:	233f      	movs	r3, #63	@ 0x3f
 800975a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 800975c:	2381      	movs	r3, #129	@ 0x81
 800975e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8009760:	1dfb      	adds	r3, r7, #7
 8009762:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8009764:	2301      	movs	r3, #1
 8009766:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009768:	f107 0308 	add.w	r3, r7, #8
 800976c:	2100      	movs	r1, #0
 800976e:	4618      	mov	r0, r3
 8009770:	f001 fba8 	bl	800aec4 <hci_send_req>
 8009774:	4603      	mov	r3, r0
 8009776:	2b00      	cmp	r3, #0
 8009778:	da01      	bge.n	800977e <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 800977a:	23ff      	movs	r3, #255	@ 0xff
 800977c:	e000      	b.n	8009780 <aci_gap_set_non_discoverable+0x40>
  return status;
 800977e:	79fb      	ldrb	r3, [r7, #7]
}
 8009780:	4618      	mov	r0, r3
 8009782:	3720      	adds	r7, #32
 8009784:	46bd      	mov	sp, r7
 8009786:	bd80      	pop	{r7, pc}

08009788 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 8009788:	b5b0      	push	{r4, r5, r7, lr}
 800978a:	b0ce      	sub	sp, #312	@ 0x138
 800978c:	af00      	add	r7, sp, #0
 800978e:	4605      	mov	r5, r0
 8009790:	460c      	mov	r4, r1
 8009792:	4610      	mov	r0, r2
 8009794:	4619      	mov	r1, r3
 8009796:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800979a:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800979e:	462a      	mov	r2, r5
 80097a0:	701a      	strb	r2, [r3, #0]
 80097a2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80097a6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80097aa:	4622      	mov	r2, r4
 80097ac:	801a      	strh	r2, [r3, #0]
 80097ae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80097b2:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 80097b6:	4602      	mov	r2, r0
 80097b8:	801a      	strh	r2, [r3, #0]
 80097ba:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80097be:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 80097c2:	460a      	mov	r2, r1
 80097c4:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 80097c6:	f107 0310 	add.w	r3, r7, #16
 80097ca:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 80097ce:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 80097d2:	3308      	adds	r3, #8
 80097d4:	f107 0210 	add.w	r2, r7, #16
 80097d8:	4413      	add	r3, r2
 80097da:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 80097de:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 80097e2:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 80097e6:	4413      	add	r3, r2
 80097e8:	3309      	adds	r3, #9
 80097ea:	f107 0210 	add.w	r2, r7, #16
 80097ee:	4413      	add	r3, r2
 80097f0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80097f4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80097f8:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80097fc:	2200      	movs	r2, #0
 80097fe:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009800:	2300      	movs	r3, #0
 8009802:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 8009806:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800980a:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800980e:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 8009812:	7812      	ldrb	r2, [r2, #0]
 8009814:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009816:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800981a:	3301      	adds	r3, #1
 800981c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 8009820:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009824:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8009828:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 800982c:	8812      	ldrh	r2, [r2, #0]
 800982e:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 8009832:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009836:	3302      	adds	r3, #2
 8009838:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 800983c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009840:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8009844:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 8009848:	8812      	ldrh	r2, [r2, #0]
 800984a:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800984e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009852:	3302      	adds	r3, #2
 8009854:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 8009858:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800985c:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8009860:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8009864:	7812      	ldrb	r2, [r2, #0]
 8009866:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8009868:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800986c:	3301      	adds	r3, #1
 800986e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 8009872:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009876:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800987a:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800987c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009880:	3301      	adds	r3, #1
 8009882:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 8009886:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800988a:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800988e:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 8009890:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009894:	3301      	adds	r3, #1
 8009896:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 800989a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800989e:	3308      	adds	r3, #8
 80098a0:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 80098a4:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 80098a8:	4618      	mov	r0, r3
 80098aa:	f001 f872 	bl	800a992 <Osal_MemCpy>
    index_input += Local_Name_Length;
 80098ae:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 80098b2:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80098b6:	4413      	add	r3, r2
 80098b8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 80098bc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80098c0:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 80098c4:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 80098c6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80098ca:	3301      	adds	r3, #1
 80098cc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 80098d0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80098d4:	3301      	adds	r3, #1
 80098d6:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 80098da:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 80098de:	4618      	mov	r0, r3
 80098e0:	f001 f857 	bl	800a992 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 80098e4:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 80098e8:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80098ec:	4413      	add	r3, r2
 80098ee:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 80098f2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80098f6:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 80098fa:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 80098fc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009900:	3302      	adds	r3, #2
 8009902:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 8009906:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800990a:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 800990e:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 8009910:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009914:	3302      	adds	r3, #2
 8009916:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800991a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800991e:	2218      	movs	r2, #24
 8009920:	2100      	movs	r1, #0
 8009922:	4618      	mov	r0, r3
 8009924:	f001 f845 	bl	800a9b2 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009928:	233f      	movs	r3, #63	@ 0x3f
 800992a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 800992e:	2383      	movs	r3, #131	@ 0x83
 8009930:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009934:	f107 0310 	add.w	r3, r7, #16
 8009938:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800993c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009940:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009944:	f107 030f 	add.w	r3, r7, #15
 8009948:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800994c:	2301      	movs	r3, #1
 800994e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009952:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009956:	2100      	movs	r1, #0
 8009958:	4618      	mov	r0, r3
 800995a:	f001 fab3 	bl	800aec4 <hci_send_req>
 800995e:	4603      	mov	r3, r0
 8009960:	2b00      	cmp	r3, #0
 8009962:	da01      	bge.n	8009968 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 8009964:	23ff      	movs	r3, #255	@ 0xff
 8009966:	e004      	b.n	8009972 <aci_gap_set_discoverable+0x1ea>
  return status;
 8009968:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800996c:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009970:	781b      	ldrb	r3, [r3, #0]
}
 8009972:	4618      	mov	r0, r3
 8009974:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 8009978:	46bd      	mov	sp, r7
 800997a:	bdb0      	pop	{r4, r5, r7, pc}

0800997c <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b0cc      	sub	sp, #304	@ 0x130
 8009980:	af00      	add	r7, sp, #0
 8009982:	4602      	mov	r2, r0
 8009984:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009988:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800998c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800998e:	f107 0310 	add.w	r3, r7, #16
 8009992:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009996:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800999a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800999e:	2200      	movs	r2, #0
 80099a0:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80099a2:	2300      	movs	r3, #0
 80099a4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 80099a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80099ac:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80099b0:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80099b4:	7812      	ldrb	r2, [r2, #0]
 80099b6:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80099b8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80099bc:	3301      	adds	r3, #1
 80099be:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80099c2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80099c6:	2218      	movs	r2, #24
 80099c8:	2100      	movs	r1, #0
 80099ca:	4618      	mov	r0, r3
 80099cc:	f000 fff1 	bl	800a9b2 <Osal_MemSet>
  rq.ogf = 0x3f;
 80099d0:	233f      	movs	r3, #63	@ 0x3f
 80099d2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 80099d6:	2385      	movs	r3, #133	@ 0x85
 80099d8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80099dc:	f107 0310 	add.w	r3, r7, #16
 80099e0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80099e4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80099e8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80099ec:	f107 030f 	add.w	r3, r7, #15
 80099f0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80099f4:	2301      	movs	r3, #1
 80099f6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80099fa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80099fe:	2100      	movs	r1, #0
 8009a00:	4618      	mov	r0, r3
 8009a02:	f001 fa5f 	bl	800aec4 <hci_send_req>
 8009a06:	4603      	mov	r3, r0
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	da01      	bge.n	8009a10 <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 8009a0c:	23ff      	movs	r3, #255	@ 0xff
 8009a0e:	e004      	b.n	8009a1a <aci_gap_set_io_capability+0x9e>
  return status;
 8009a10:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a14:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009a18:	781b      	ldrb	r3, [r3, #0]
}
 8009a1a:	4618      	mov	r0, r3
 8009a1c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009a20:	46bd      	mov	sp, r7
 8009a22:	bd80      	pop	{r7, pc}

08009a24 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 8009a24:	b5b0      	push	{r4, r5, r7, lr}
 8009a26:	b0cc      	sub	sp, #304	@ 0x130
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	4605      	mov	r5, r0
 8009a2c:	460c      	mov	r4, r1
 8009a2e:	4610      	mov	r0, r2
 8009a30:	4619      	mov	r1, r3
 8009a32:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a36:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009a3a:	462a      	mov	r2, r5
 8009a3c:	701a      	strb	r2, [r3, #0]
 8009a3e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a42:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009a46:	4622      	mov	r2, r4
 8009a48:	701a      	strb	r2, [r3, #0]
 8009a4a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a4e:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8009a52:	4602      	mov	r2, r0
 8009a54:	701a      	strb	r2, [r3, #0]
 8009a56:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a5a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8009a5e:	460a      	mov	r2, r1
 8009a60:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 8009a62:	f107 0310 	add.w	r3, r7, #16
 8009a66:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009a6a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a6e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009a72:	2200      	movs	r2, #0
 8009a74:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009a76:	2300      	movs	r3, #0
 8009a78:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 8009a7c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009a80:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009a84:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8009a88:	7812      	ldrb	r2, [r2, #0]
 8009a8a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009a8c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009a90:	3301      	adds	r3, #1
 8009a92:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 8009a96:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009a9a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009a9e:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009aa2:	7812      	ldrb	r2, [r2, #0]
 8009aa4:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8009aa6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009aaa:	3301      	adds	r3, #1
 8009aac:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 8009ab0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009ab4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009ab8:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8009abc:	7812      	ldrb	r2, [r2, #0]
 8009abe:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8009ac0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009ac4:	3301      	adds	r3, #1
 8009ac6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 8009aca:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009ace:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009ad2:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8009ad6:	7812      	ldrb	r2, [r2, #0]
 8009ad8:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 8009ada:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009ade:	3301      	adds	r3, #1
 8009ae0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 8009ae4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009ae8:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 8009aec:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8009aee:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009af2:	3301      	adds	r3, #1
 8009af4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 8009af8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009afc:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 8009b00:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8009b02:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009b06:	3301      	adds	r3, #1
 8009b08:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 8009b0c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009b10:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 8009b14:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8009b16:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009b1a:	3301      	adds	r3, #1
 8009b1c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 8009b20:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009b24:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8009b28:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 8009b2c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009b30:	3304      	adds	r3, #4
 8009b32:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 8009b36:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009b3a:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 8009b3e:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 8009b40:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009b44:	3301      	adds	r3, #1
 8009b46:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009b4a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009b4e:	2218      	movs	r2, #24
 8009b50:	2100      	movs	r1, #0
 8009b52:	4618      	mov	r0, r3
 8009b54:	f000 ff2d 	bl	800a9b2 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009b58:	233f      	movs	r3, #63	@ 0x3f
 8009b5a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 8009b5e:	2386      	movs	r3, #134	@ 0x86
 8009b60:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009b64:	f107 0310 	add.w	r3, r7, #16
 8009b68:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009b6c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009b70:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009b74:	f107 030f 	add.w	r3, r7, #15
 8009b78:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009b7c:	2301      	movs	r3, #1
 8009b7e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009b82:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009b86:	2100      	movs	r1, #0
 8009b88:	4618      	mov	r0, r3
 8009b8a:	f001 f99b 	bl	800aec4 <hci_send_req>
 8009b8e:	4603      	mov	r3, r0
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	da01      	bge.n	8009b98 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 8009b94:	23ff      	movs	r3, #255	@ 0xff
 8009b96:	e004      	b.n	8009ba2 <aci_gap_set_authentication_requirement+0x17e>
  return status;
 8009b98:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009b9c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009ba0:	781b      	ldrb	r3, [r3, #0]
}
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009ba8:	46bd      	mov	sp, r7
 8009baa:	bdb0      	pop	{r4, r5, r7, pc}

08009bac <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 8009bac:	b580      	push	{r7, lr}
 8009bae:	b0cc      	sub	sp, #304	@ 0x130
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	4602      	mov	r2, r0
 8009bb4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009bb8:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8009bbc:	6019      	str	r1, [r3, #0]
 8009bbe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009bc2:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009bc6:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 8009bc8:	f107 0310 	add.w	r3, r7, #16
 8009bcc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009bd0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009bd4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009bd8:	2200      	movs	r2, #0
 8009bda:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009bdc:	2300      	movs	r3, #0
 8009bde:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8009be2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009be6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009bea:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009bee:	8812      	ldrh	r2, [r2, #0]
 8009bf0:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8009bf2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009bf6:	3302      	adds	r3, #2
 8009bf8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 8009bfc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009c00:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009c04:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 8009c08:	6812      	ldr	r2, [r2, #0]
 8009c0a:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 8009c0e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009c12:	3304      	adds	r3, #4
 8009c14:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009c18:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009c1c:	2218      	movs	r2, #24
 8009c1e:	2100      	movs	r1, #0
 8009c20:	4618      	mov	r0, r3
 8009c22:	f000 fec6 	bl	800a9b2 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009c26:	233f      	movs	r3, #63	@ 0x3f
 8009c28:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 8009c2c:	2388      	movs	r3, #136	@ 0x88
 8009c2e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009c32:	f107 0310 	add.w	r3, r7, #16
 8009c36:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009c3a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009c3e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009c42:	f107 030f 	add.w	r3, r7, #15
 8009c46:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009c50:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009c54:	2100      	movs	r1, #0
 8009c56:	4618      	mov	r0, r3
 8009c58:	f001 f934 	bl	800aec4 <hci_send_req>
 8009c5c:	4603      	mov	r3, r0
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	da01      	bge.n	8009c66 <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 8009c62:	23ff      	movs	r3, #255	@ 0xff
 8009c64:	e004      	b.n	8009c70 <aci_gap_pass_key_resp+0xc4>
  return status;
 8009c66:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009c6a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009c6e:	781b      	ldrb	r3, [r3, #0]
}
 8009c70:	4618      	mov	r0, r3
 8009c72:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009c76:	46bd      	mov	sp, r7
 8009c78:	bd80      	pop	{r7, pc}

08009c7a <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 8009c7a:	b590      	push	{r4, r7, lr}
 8009c7c:	b0cd      	sub	sp, #308	@ 0x134
 8009c7e:	af00      	add	r7, sp, #0
 8009c80:	4604      	mov	r4, r0
 8009c82:	4608      	mov	r0, r1
 8009c84:	4611      	mov	r1, r2
 8009c86:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009c8a:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 8009c8e:	6013      	str	r3, [r2, #0]
 8009c90:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009c94:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009c98:	4622      	mov	r2, r4
 8009c9a:	701a      	strb	r2, [r3, #0]
 8009c9c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009ca0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009ca4:	4602      	mov	r2, r0
 8009ca6:	701a      	strb	r2, [r3, #0]
 8009ca8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009cac:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8009cb0:	460a      	mov	r2, r1
 8009cb2:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 8009cb4:	f107 0310 	add.w	r3, r7, #16
 8009cb8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8009cbc:	f107 0308 	add.w	r3, r7, #8
 8009cc0:	2207      	movs	r2, #7
 8009cc2:	2100      	movs	r1, #0
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	f000 fe74 	bl	800a9b2 <Osal_MemSet>
  int index_input = 0;
 8009cca:	2300      	movs	r3, #0
 8009ccc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 8009cd0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009cd4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009cd8:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8009cdc:	7812      	ldrb	r2, [r2, #0]
 8009cde:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009ce0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009ce4:	3301      	adds	r3, #1
 8009ce6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 8009cea:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009cee:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009cf2:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009cf6:	7812      	ldrb	r2, [r2, #0]
 8009cf8:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8009cfa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009cfe:	3301      	adds	r3, #1
 8009d00:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 8009d04:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009d08:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009d0c:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8009d10:	7812      	ldrb	r2, [r2, #0]
 8009d12:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8009d14:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009d18:	3301      	adds	r3, #1
 8009d1a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009d1e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009d22:	2218      	movs	r2, #24
 8009d24:	2100      	movs	r1, #0
 8009d26:	4618      	mov	r0, r3
 8009d28:	f000 fe43 	bl	800a9b2 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009d2c:	233f      	movs	r3, #63	@ 0x3f
 8009d2e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 8009d32:	238a      	movs	r3, #138	@ 0x8a
 8009d34:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009d38:	f107 0310 	add.w	r3, r7, #16
 8009d3c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009d40:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009d44:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 8009d48:	f107 0308 	add.w	r3, r7, #8
 8009d4c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 8009d50:	2307      	movs	r3, #7
 8009d52:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009d56:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009d5a:	2100      	movs	r1, #0
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	f001 f8b1 	bl	800aec4 <hci_send_req>
 8009d62:	4603      	mov	r3, r0
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	da01      	bge.n	8009d6c <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 8009d68:	23ff      	movs	r3, #255	@ 0xff
 8009d6a:	e02e      	b.n	8009dca <aci_gap_init+0x150>
  if ( resp.Status )
 8009d6c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009d70:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8009d74:	781b      	ldrb	r3, [r3, #0]
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d005      	beq.n	8009d86 <aci_gap_init+0x10c>
    return resp.Status;
 8009d7a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009d7e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8009d82:	781b      	ldrb	r3, [r3, #0]
 8009d84:	e021      	b.n	8009dca <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 8009d86:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009d8a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8009d8e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8009d92:	b29a      	uxth	r2, r3
 8009d94:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009d98:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 8009da0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009da4:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8009da8:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8009dac:	b29a      	uxth	r2, r3
 8009dae:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8009db2:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 8009db4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009db8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8009dbc:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8009dc0:	b29a      	uxth	r2, r3
 8009dc2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009dc6:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8009dc8:	2300      	movs	r3, #0
}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	bd90      	pop	{r4, r7, pc}

08009dd4 <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b0cc      	sub	sp, #304	@ 0x130
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	4602      	mov	r2, r0
 8009ddc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009de0:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8009de4:	6019      	str	r1, [r3, #0]
 8009de6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009dea:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009dee:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 8009df0:	f107 0310 	add.w	r3, r7, #16
 8009df4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009df8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009dfc:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009e00:	2200      	movs	r2, #0
 8009e02:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009e04:	2300      	movs	r3, #0
 8009e06:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 8009e0a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009e0e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009e12:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8009e16:	7812      	ldrb	r2, [r2, #0]
 8009e18:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009e1a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009e1e:	3301      	adds	r3, #1
 8009e20:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 8009e24:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009e28:	1c58      	adds	r0, r3, #1
 8009e2a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009e2e:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009e32:	781a      	ldrb	r2, [r3, #0]
 8009e34:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009e38:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8009e3c:	6819      	ldr	r1, [r3, #0]
 8009e3e:	f000 fda8 	bl	800a992 <Osal_MemCpy>
  index_input += AdvDataLen;
 8009e42:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009e46:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009e4a:	781b      	ldrb	r3, [r3, #0]
 8009e4c:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8009e50:	4413      	add	r3, r2
 8009e52:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009e56:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009e5a:	2218      	movs	r2, #24
 8009e5c:	2100      	movs	r1, #0
 8009e5e:	4618      	mov	r0, r3
 8009e60:	f000 fda7 	bl	800a9b2 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009e64:	233f      	movs	r3, #63	@ 0x3f
 8009e66:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 8009e6a:	238e      	movs	r3, #142	@ 0x8e
 8009e6c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009e70:	f107 0310 	add.w	r3, r7, #16
 8009e74:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009e78:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009e7c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009e80:	f107 030f 	add.w	r3, r7, #15
 8009e84:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009e88:	2301      	movs	r3, #1
 8009e8a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009e8e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009e92:	2100      	movs	r1, #0
 8009e94:	4618      	mov	r0, r3
 8009e96:	f001 f815 	bl	800aec4 <hci_send_req>
 8009e9a:	4603      	mov	r3, r0
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	da01      	bge.n	8009ea4 <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 8009ea0:	23ff      	movs	r3, #255	@ 0xff
 8009ea2:	e004      	b.n	8009eae <aci_gap_update_adv_data+0xda>
  return status;
 8009ea4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009ea8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009eac:	781b      	ldrb	r3, [r3, #0]
}
 8009eae:	4618      	mov	r0, r3
 8009eb0:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	bd80      	pop	{r7, pc}

08009eb8 <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b088      	sub	sp, #32
 8009ebc:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009ec2:	f107 0308 	add.w	r3, r7, #8
 8009ec6:	2218      	movs	r2, #24
 8009ec8:	2100      	movs	r1, #0
 8009eca:	4618      	mov	r0, r3
 8009ecc:	f000 fd71 	bl	800a9b2 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009ed0:	233f      	movs	r3, #63	@ 0x3f
 8009ed2:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 8009ed4:	2392      	movs	r3, #146	@ 0x92
 8009ed6:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8009ed8:	1dfb      	adds	r3, r7, #7
 8009eda:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8009edc:	2301      	movs	r3, #1
 8009ede:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009ee0:	f107 0308 	add.w	r3, r7, #8
 8009ee4:	2100      	movs	r1, #0
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	f000 ffec 	bl	800aec4 <hci_send_req>
 8009eec:	4603      	mov	r3, r0
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	da01      	bge.n	8009ef6 <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 8009ef2:	23ff      	movs	r3, #255	@ 0xff
 8009ef4:	e000      	b.n	8009ef8 <aci_gap_configure_filter_accept_list+0x40>
  return status;
 8009ef6:	79fb      	ldrb	r3, [r7, #7]
}
 8009ef8:	4618      	mov	r0, r3
 8009efa:	3720      	adds	r7, #32
 8009efc:	46bd      	mov	sp, r7
 8009efe:	bd80      	pop	{r7, pc}

08009f00 <aci_gap_numeric_comparison_value_confirm_yesno>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b0cc      	sub	sp, #304	@ 0x130
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	4602      	mov	r2, r0
 8009f08:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009f0c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009f10:	801a      	strh	r2, [r3, #0]
 8009f12:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009f16:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8009f1a:	460a      	mov	r2, r1
 8009f1c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 8009f1e:	f107 0310 	add.w	r3, r7, #16
 8009f22:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009f26:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009f2a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009f2e:	2200      	movs	r2, #0
 8009f30:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009f32:	2300      	movs	r3, #0
 8009f34:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8009f38:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009f3c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009f40:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009f44:	8812      	ldrh	r2, [r2, #0]
 8009f46:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8009f48:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009f4c:	3302      	adds	r3, #2
 8009f4e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 8009f52:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009f56:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009f5a:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8009f5e:	7812      	ldrb	r2, [r2, #0]
 8009f60:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8009f62:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009f66:	3301      	adds	r3, #1
 8009f68:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009f6c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009f70:	2218      	movs	r2, #24
 8009f72:	2100      	movs	r1, #0
 8009f74:	4618      	mov	r0, r3
 8009f76:	f000 fd1c 	bl	800a9b2 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009f7a:	233f      	movs	r3, #63	@ 0x3f
 8009f7c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 8009f80:	23a5      	movs	r3, #165	@ 0xa5
 8009f82:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009f86:	f107 0310 	add.w	r3, r7, #16
 8009f8a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009f8e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009f92:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009f96:	f107 030f 	add.w	r3, r7, #15
 8009f9a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009f9e:	2301      	movs	r3, #1
 8009fa0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009fa4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009fa8:	2100      	movs	r1, #0
 8009faa:	4618      	mov	r0, r3
 8009fac:	f000 ff8a 	bl	800aec4 <hci_send_req>
 8009fb0:	4603      	mov	r3, r0
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	da01      	bge.n	8009fba <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 8009fb6:	23ff      	movs	r3, #255	@ 0xff
 8009fb8:	e004      	b.n	8009fc4 <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 8009fba:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009fbe:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009fc2:	781b      	ldrb	r3, [r3, #0]
}
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	bd80      	pop	{r7, pc}

08009fce <aci_gatt_init>:
 */

#include "auto/ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 8009fce:	b580      	push	{r7, lr}
 8009fd0:	b088      	sub	sp, #32
 8009fd2:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009fd8:	f107 0308 	add.w	r3, r7, #8
 8009fdc:	2218      	movs	r2, #24
 8009fde:	2100      	movs	r1, #0
 8009fe0:	4618      	mov	r0, r3
 8009fe2:	f000 fce6 	bl	800a9b2 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009fe6:	233f      	movs	r3, #63	@ 0x3f
 8009fe8:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 8009fea:	f240 1301 	movw	r3, #257	@ 0x101
 8009fee:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8009ff0:	1dfb      	adds	r3, r7, #7
 8009ff2:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8009ff4:	2301      	movs	r3, #1
 8009ff6:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009ff8:	f107 0308 	add.w	r3, r7, #8
 8009ffc:	2100      	movs	r1, #0
 8009ffe:	4618      	mov	r0, r3
 800a000:	f000 ff60 	bl	800aec4 <hci_send_req>
 800a004:	4603      	mov	r3, r0
 800a006:	2b00      	cmp	r3, #0
 800a008:	da01      	bge.n	800a00e <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 800a00a:	23ff      	movs	r3, #255	@ 0xff
 800a00c:	e000      	b.n	800a010 <aci_gatt_init+0x42>
  return status;
 800a00e:	79fb      	ldrb	r3, [r7, #7]
}
 800a010:	4618      	mov	r0, r3
 800a012:	3720      	adds	r7, #32
 800a014:	46bd      	mov	sp, r7
 800a016:	bd80      	pop	{r7, pc}

0800a018 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 800a018:	b590      	push	{r4, r7, lr}
 800a01a:	b0cf      	sub	sp, #316	@ 0x13c
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	4604      	mov	r4, r0
 800a020:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 800a024:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800a028:	6001      	str	r1, [r0, #0]
 800a02a:	4610      	mov	r0, r2
 800a02c:	4619      	mov	r1, r3
 800a02e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a032:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800a036:	4622      	mov	r2, r4
 800a038:	701a      	strb	r2, [r3, #0]
 800a03a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a03e:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800a042:	4602      	mov	r2, r0
 800a044:	701a      	strb	r2, [r3, #0]
 800a046:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a04a:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800a04e:	460a      	mov	r2, r1
 800a050:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 800a052:	f107 0310 	add.w	r3, r7, #16
 800a056:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 800a05a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a05e:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800a062:	781b      	ldrb	r3, [r3, #0]
 800a064:	2b01      	cmp	r3, #1
 800a066:	d00a      	beq.n	800a07e <aci_gatt_add_service+0x66>
 800a068:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a06c:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800a070:	781b      	ldrb	r3, [r3, #0]
 800a072:	2b02      	cmp	r3, #2
 800a074:	d101      	bne.n	800a07a <aci_gatt_add_service+0x62>
 800a076:	2311      	movs	r3, #17
 800a078:	e002      	b.n	800a080 <aci_gatt_add_service+0x68>
 800a07a:	2301      	movs	r3, #1
 800a07c:	e000      	b.n	800a080 <aci_gatt_add_service+0x68>
 800a07e:	2303      	movs	r3, #3
 800a080:	f107 0210 	add.w	r2, r7, #16
 800a084:	4413      	add	r3, r2
 800a086:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800a08a:	f107 030c 	add.w	r3, r7, #12
 800a08e:	2203      	movs	r2, #3
 800a090:	2100      	movs	r1, #0
 800a092:	4618      	mov	r0, r3
 800a094:	f000 fc8d 	bl	800a9b2 <Osal_MemSet>
  int index_input = 0;
 800a098:	2300      	movs	r3, #0
 800a09a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 800a09e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a0a2:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800a0a6:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800a0aa:	7812      	ldrb	r2, [r2, #0]
 800a0ac:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800a0ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a0b2:	3301      	adds	r3, #1
 800a0b4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 800a0b8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a0bc:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800a0c0:	781b      	ldrb	r3, [r3, #0]
 800a0c2:	2b01      	cmp	r3, #1
 800a0c4:	d002      	beq.n	800a0cc <aci_gatt_add_service+0xb4>
 800a0c6:	2b02      	cmp	r3, #2
 800a0c8:	d004      	beq.n	800a0d4 <aci_gatt_add_service+0xbc>
 800a0ca:	e007      	b.n	800a0dc <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 800a0cc:	2302      	movs	r3, #2
 800a0ce:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800a0d2:	e005      	b.n	800a0e0 <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 800a0d4:	2310      	movs	r3, #16
 800a0d6:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800a0da:	e001      	b.n	800a0e0 <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 800a0dc:	2397      	movs	r3, #151	@ 0x97
 800a0de:	e06c      	b.n	800a1ba <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 800a0e0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a0e4:	1c58      	adds	r0, r3, #1
 800a0e6:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 800a0ea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a0ee:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800a0f2:	6819      	ldr	r1, [r3, #0]
 800a0f4:	f000 fc4d 	bl	800a992 <Osal_MemCpy>
    index_input += size;
 800a0f8:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 800a0fc:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800a100:	4413      	add	r3, r2
 800a102:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 800a106:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a10a:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800a10e:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800a112:	7812      	ldrb	r2, [r2, #0]
 800a114:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800a116:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a11a:	3301      	adds	r3, #1
 800a11c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 800a120:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a124:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800a128:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800a12c:	7812      	ldrb	r2, [r2, #0]
 800a12e:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800a130:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a134:	3301      	adds	r3, #1
 800a136:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a13a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a13e:	2218      	movs	r2, #24
 800a140:	2100      	movs	r1, #0
 800a142:	4618      	mov	r0, r3
 800a144:	f000 fc35 	bl	800a9b2 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a148:	233f      	movs	r3, #63	@ 0x3f
 800a14a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 800a14e:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800a152:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a156:	f107 0310 	add.w	r3, r7, #16
 800a15a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a15e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a162:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 800a166:	f107 030c 	add.w	r3, r7, #12
 800a16a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 800a16e:	2303      	movs	r3, #3
 800a170:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a174:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a178:	2100      	movs	r1, #0
 800a17a:	4618      	mov	r0, r3
 800a17c:	f000 fea2 	bl	800aec4 <hci_send_req>
 800a180:	4603      	mov	r3, r0
 800a182:	2b00      	cmp	r3, #0
 800a184:	da01      	bge.n	800a18a <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 800a186:	23ff      	movs	r3, #255	@ 0xff
 800a188:	e017      	b.n	800a1ba <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 800a18a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a18e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800a192:	781b      	ldrb	r3, [r3, #0]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d005      	beq.n	800a1a4 <aci_gatt_add_service+0x18c>
    return resp.Status;
 800a198:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a19c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800a1a0:	781b      	ldrb	r3, [r3, #0]
 800a1a2:	e00a      	b.n	800a1ba <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 800a1a4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a1a8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800a1ac:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800a1b0:	b29a      	uxth	r2, r3
 800a1b2:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800a1b6:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800a1b8:	2300      	movs	r3, #0
}
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	bd90      	pop	{r4, r7, pc}

0800a1c4 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 800a1c4:	b590      	push	{r4, r7, lr}
 800a1c6:	b0d1      	sub	sp, #324	@ 0x144
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	4604      	mov	r4, r0
 800a1cc:	4608      	mov	r0, r1
 800a1ce:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800a1d2:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 800a1d6:	600a      	str	r2, [r1, #0]
 800a1d8:	4619      	mov	r1, r3
 800a1da:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800a1de:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800a1e2:	4622      	mov	r2, r4
 800a1e4:	801a      	strh	r2, [r3, #0]
 800a1e6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800a1ea:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800a1ee:	4602      	mov	r2, r0
 800a1f0:	701a      	strb	r2, [r3, #0]
 800a1f2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800a1f6:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 800a1fa:	460a      	mov	r2, r1
 800a1fc:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 800a1fe:	f107 0318 	add.w	r3, r7, #24
 800a202:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800a206:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800a20a:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800a20e:	781b      	ldrb	r3, [r3, #0]
 800a210:	2b01      	cmp	r3, #1
 800a212:	d00a      	beq.n	800a22a <aci_gatt_add_char+0x66>
 800a214:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800a218:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800a21c:	781b      	ldrb	r3, [r3, #0]
 800a21e:	2b02      	cmp	r3, #2
 800a220:	d101      	bne.n	800a226 <aci_gatt_add_char+0x62>
 800a222:	2313      	movs	r3, #19
 800a224:	e002      	b.n	800a22c <aci_gatt_add_char+0x68>
 800a226:	2303      	movs	r3, #3
 800a228:	e000      	b.n	800a22c <aci_gatt_add_char+0x68>
 800a22a:	2305      	movs	r3, #5
 800a22c:	f107 0218 	add.w	r2, r7, #24
 800a230:	4413      	add	r3, r2
 800a232:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800a236:	f107 0314 	add.w	r3, r7, #20
 800a23a:	2203      	movs	r2, #3
 800a23c:	2100      	movs	r1, #0
 800a23e:	4618      	mov	r0, r3
 800a240:	f000 fbb7 	bl	800a9b2 <Osal_MemSet>
  int index_input = 0;
 800a244:	2300      	movs	r3, #0
 800a246:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 800a24a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800a24e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800a252:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800a256:	8812      	ldrh	r2, [r2, #0]
 800a258:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800a25a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a25e:	3302      	adds	r3, #2
 800a260:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 800a264:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800a268:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800a26c:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800a270:	7812      	ldrb	r2, [r2, #0]
 800a272:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800a274:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a278:	3301      	adds	r3, #1
 800a27a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 800a27e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800a282:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800a286:	781b      	ldrb	r3, [r3, #0]
 800a288:	2b01      	cmp	r3, #1
 800a28a:	d002      	beq.n	800a292 <aci_gatt_add_char+0xce>
 800a28c:	2b02      	cmp	r3, #2
 800a28e:	d004      	beq.n	800a29a <aci_gatt_add_char+0xd6>
 800a290:	e007      	b.n	800a2a2 <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 800a292:	2302      	movs	r3, #2
 800a294:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800a298:	e005      	b.n	800a2a6 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 800a29a:	2310      	movs	r3, #16
 800a29c:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800a2a0:	e001      	b.n	800a2a6 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 800a2a2:	2397      	movs	r3, #151	@ 0x97
 800a2a4:	e091      	b.n	800a3ca <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 800a2a6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800a2aa:	1cd8      	adds	r0, r3, #3
 800a2ac:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 800a2b0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800a2b4:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800a2b8:	6819      	ldr	r1, [r3, #0]
 800a2ba:	f000 fb6a 	bl	800a992 <Osal_MemCpy>
    index_input += size;
 800a2be:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800a2c2:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800a2c6:	4413      	add	r3, r2
 800a2c8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 800a2cc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a2d0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800a2d4:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 800a2d8:	8812      	ldrh	r2, [r2, #0]
 800a2da:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800a2dc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a2e0:	3302      	adds	r3, #2
 800a2e2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 800a2e6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a2ea:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800a2ee:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800a2f0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a2f4:	3301      	adds	r3, #1
 800a2f6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 800a2fa:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a2fe:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800a302:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800a304:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a308:	3301      	adds	r3, #1
 800a30a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 800a30e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a312:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 800a316:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 800a318:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a31c:	3301      	adds	r3, #1
 800a31e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 800a322:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a326:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 800a32a:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800a32c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a330:	3301      	adds	r3, #1
 800a332:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 800a336:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a33a:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 800a33e:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 800a340:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a344:	3301      	adds	r3, #1
 800a346:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a34a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800a34e:	2218      	movs	r2, #24
 800a350:	2100      	movs	r1, #0
 800a352:	4618      	mov	r0, r3
 800a354:	f000 fb2d 	bl	800a9b2 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a358:	233f      	movs	r3, #63	@ 0x3f
 800a35a:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 800a35e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800a362:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800a366:	f107 0318 	add.w	r3, r7, #24
 800a36a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800a36e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a372:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800a376:	f107 0314 	add.w	r3, r7, #20
 800a37a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800a37e:	2303      	movs	r3, #3
 800a380:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a384:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800a388:	2100      	movs	r1, #0
 800a38a:	4618      	mov	r0, r3
 800a38c:	f000 fd9a 	bl	800aec4 <hci_send_req>
 800a390:	4603      	mov	r3, r0
 800a392:	2b00      	cmp	r3, #0
 800a394:	da01      	bge.n	800a39a <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 800a396:	23ff      	movs	r3, #255	@ 0xff
 800a398:	e017      	b.n	800a3ca <aci_gatt_add_char+0x206>
  if ( resp.Status )
 800a39a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800a39e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800a3a2:	781b      	ldrb	r3, [r3, #0]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d005      	beq.n	800a3b4 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 800a3a8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800a3ac:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800a3b0:	781b      	ldrb	r3, [r3, #0]
 800a3b2:	e00a      	b.n	800a3ca <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 800a3b4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800a3b8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800a3bc:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800a3c0:	b29a      	uxth	r2, r3
 800a3c2:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800a3c6:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800a3c8:	2300      	movs	r3, #0
}
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800a3d0:	46bd      	mov	sp, r7
 800a3d2:	bd90      	pop	{r4, r7, pc}

0800a3d4 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 800a3d4:	b5b0      	push	{r4, r5, r7, lr}
 800a3d6:	b0cc      	sub	sp, #304	@ 0x130
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	4605      	mov	r5, r0
 800a3dc:	460c      	mov	r4, r1
 800a3de:	4610      	mov	r0, r2
 800a3e0:	4619      	mov	r1, r3
 800a3e2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a3e6:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a3ea:	462a      	mov	r2, r5
 800a3ec:	801a      	strh	r2, [r3, #0]
 800a3ee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a3f2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800a3f6:	4622      	mov	r2, r4
 800a3f8:	801a      	strh	r2, [r3, #0]
 800a3fa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a3fe:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 800a402:	4602      	mov	r2, r0
 800a404:	701a      	strb	r2, [r3, #0]
 800a406:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a40a:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800a40e:	460a      	mov	r2, r1
 800a410:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800a412:	f107 0310 	add.w	r3, r7, #16
 800a416:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a41a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a41e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a422:	2200      	movs	r2, #0
 800a424:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a426:	2300      	movs	r3, #0
 800a428:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 800a42c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a430:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a434:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a438:	8812      	ldrh	r2, [r2, #0]
 800a43a:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800a43c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a440:	3302      	adds	r3, #2
 800a442:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 800a446:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a44a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a44e:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800a452:	8812      	ldrh	r2, [r2, #0]
 800a454:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800a456:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a45a:	3302      	adds	r3, #2
 800a45c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 800a460:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a464:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a468:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 800a46c:	7812      	ldrb	r2, [r2, #0]
 800a46e:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800a470:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a474:	3301      	adds	r3, #1
 800a476:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 800a47a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a47e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a482:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 800a486:	7812      	ldrb	r2, [r2, #0]
 800a488:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800a48a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a48e:	3301      	adds	r3, #1
 800a490:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 800a494:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a498:	1d98      	adds	r0, r3, #6
 800a49a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a49e:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800a4a2:	781b      	ldrb	r3, [r3, #0]
 800a4a4:	461a      	mov	r2, r3
 800a4a6:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800a4aa:	f000 fa72 	bl	800a992 <Osal_MemCpy>
  index_input += Char_Value_Length;
 800a4ae:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a4b2:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800a4b6:	781b      	ldrb	r3, [r3, #0]
 800a4b8:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800a4bc:	4413      	add	r3, r2
 800a4be:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a4c2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a4c6:	2218      	movs	r2, #24
 800a4c8:	2100      	movs	r1, #0
 800a4ca:	4618      	mov	r0, r3
 800a4cc:	f000 fa71 	bl	800a9b2 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a4d0:	233f      	movs	r3, #63	@ 0x3f
 800a4d2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 800a4d6:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800a4da:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a4de:	f107 0310 	add.w	r3, r7, #16
 800a4e2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a4e6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a4ea:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a4ee:	f107 030f 	add.w	r3, r7, #15
 800a4f2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a4f6:	2301      	movs	r3, #1
 800a4f8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a4fc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a500:	2100      	movs	r1, #0
 800a502:	4618      	mov	r0, r3
 800a504:	f000 fcde 	bl	800aec4 <hci_send_req>
 800a508:	4603      	mov	r3, r0
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	da01      	bge.n	800a512 <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 800a50e:	23ff      	movs	r3, #255	@ 0xff
 800a510:	e004      	b.n	800a51c <aci_gatt_update_char_value+0x148>
  return status;
 800a512:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a516:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a51a:	781b      	ldrb	r3, [r3, #0]
}
 800a51c:	4618      	mov	r0, r3
 800a51e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a522:	46bd      	mov	sp, r7
 800a524:	bdb0      	pop	{r4, r5, r7, pc}

0800a526 <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 800a526:	b580      	push	{r7, lr}
 800a528:	b0cc      	sub	sp, #304	@ 0x130
 800a52a:	af00      	add	r7, sp, #0
 800a52c:	4602      	mov	r2, r0
 800a52e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a532:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a536:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 800a538:	f107 0310 	add.w	r3, r7, #16
 800a53c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a540:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a544:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a548:	2200      	movs	r2, #0
 800a54a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a54c:	2300      	movs	r3, #0
 800a54e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800a552:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a556:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a55a:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a55e:	8812      	ldrh	r2, [r2, #0]
 800a560:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800a562:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a566:	3302      	adds	r3, #2
 800a568:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a56c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a570:	2218      	movs	r2, #24
 800a572:	2100      	movs	r1, #0
 800a574:	4618      	mov	r0, r3
 800a576:	f000 fa1c 	bl	800a9b2 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a57a:	233f      	movs	r3, #63	@ 0x3f
 800a57c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 800a580:	f240 1325 	movw	r3, #293	@ 0x125
 800a584:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a588:	f107 0310 	add.w	r3, r7, #16
 800a58c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a590:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a594:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a598:	f107 030f 	add.w	r3, r7, #15
 800a59c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a5a6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a5aa:	2100      	movs	r1, #0
 800a5ac:	4618      	mov	r0, r3
 800a5ae:	f000 fc89 	bl	800aec4 <hci_send_req>
 800a5b2:	4603      	mov	r3, r0
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	da01      	bge.n	800a5bc <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 800a5b8:	23ff      	movs	r3, #255	@ 0xff
 800a5ba:	e004      	b.n	800a5c6 <aci_gatt_confirm_indication+0xa0>
  return status;
 800a5bc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a5c0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a5c4:	781b      	ldrb	r3, [r3, #0]
}
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a5cc:	46bd      	mov	sp, r7
 800a5ce:	bd80      	pop	{r7, pc}

0800a5d0 <aci_hal_write_config_data>:
#include "auto/ble_hal_aci.h"

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 800a5d0:	b580      	push	{r7, lr}
 800a5d2:	b0cc      	sub	sp, #304	@ 0x130
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a5da:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800a5de:	601a      	str	r2, [r3, #0]
 800a5e0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a5e4:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800a5e8:	4602      	mov	r2, r0
 800a5ea:	701a      	strb	r2, [r3, #0]
 800a5ec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a5f0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a5f4:	460a      	mov	r2, r1
 800a5f6:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800a5f8:	f107 0310 	add.w	r3, r7, #16
 800a5fc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a600:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a604:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a608:	2200      	movs	r2, #0
 800a60a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a60c:	2300      	movs	r3, #0
 800a60e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 800a612:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a616:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a61a:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800a61e:	7812      	ldrb	r2, [r2, #0]
 800a620:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800a622:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a626:	3301      	adds	r3, #1
 800a628:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 800a62c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a630:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a634:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a638:	7812      	ldrb	r2, [r2, #0]
 800a63a:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800a63c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a640:	3301      	adds	r3, #1
 800a642:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 800a646:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a64a:	1c98      	adds	r0, r3, #2
 800a64c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a650:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a654:	781a      	ldrb	r2, [r3, #0]
 800a656:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a65a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800a65e:	6819      	ldr	r1, [r3, #0]
 800a660:	f000 f997 	bl	800a992 <Osal_MemCpy>
  index_input += Length;
 800a664:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a668:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a66c:	781b      	ldrb	r3, [r3, #0]
 800a66e:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800a672:	4413      	add	r3, r2
 800a674:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a678:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a67c:	2218      	movs	r2, #24
 800a67e:	2100      	movs	r1, #0
 800a680:	4618      	mov	r0, r3
 800a682:	f000 f996 	bl	800a9b2 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a686:	233f      	movs	r3, #63	@ 0x3f
 800a688:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 800a68c:	230c      	movs	r3, #12
 800a68e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a692:	f107 0310 	add.w	r3, r7, #16
 800a696:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a69a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a69e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a6a2:	f107 030f 	add.w	r3, r7, #15
 800a6a6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a6aa:	2301      	movs	r3, #1
 800a6ac:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a6b0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a6b4:	2100      	movs	r1, #0
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	f000 fc04 	bl	800aec4 <hci_send_req>
 800a6bc:	4603      	mov	r3, r0
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	da01      	bge.n	800a6c6 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 800a6c2:	23ff      	movs	r3, #255	@ 0xff
 800a6c4:	e004      	b.n	800a6d0 <aci_hal_write_config_data+0x100>
  return status;
 800a6c6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a6ca:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a6ce:	781b      	ldrb	r3, [r3, #0]
}
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a6d6:	46bd      	mov	sp, r7
 800a6d8:	bd80      	pop	{r7, pc}

0800a6da <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 800a6da:	b580      	push	{r7, lr}
 800a6dc:	b0cc      	sub	sp, #304	@ 0x130
 800a6de:	af00      	add	r7, sp, #0
 800a6e0:	4602      	mov	r2, r0
 800a6e2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a6e6:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800a6ea:	701a      	strb	r2, [r3, #0]
 800a6ec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a6f0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a6f4:	460a      	mov	r2, r1
 800a6f6:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 800a6f8:	f107 0310 	add.w	r3, r7, #16
 800a6fc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a700:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a704:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a708:	2200      	movs	r2, #0
 800a70a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a70c:	2300      	movs	r3, #0
 800a70e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 800a712:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a716:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a71a:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800a71e:	7812      	ldrb	r2, [r2, #0]
 800a720:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800a722:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a726:	3301      	adds	r3, #1
 800a728:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 800a72c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a730:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a734:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a738:	7812      	ldrb	r2, [r2, #0]
 800a73a:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800a73c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a740:	3301      	adds	r3, #1
 800a742:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a746:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a74a:	2218      	movs	r2, #24
 800a74c:	2100      	movs	r1, #0
 800a74e:	4618      	mov	r0, r3
 800a750:	f000 f92f 	bl	800a9b2 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a754:	233f      	movs	r3, #63	@ 0x3f
 800a756:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 800a75a:	230f      	movs	r3, #15
 800a75c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a760:	f107 0310 	add.w	r3, r7, #16
 800a764:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a768:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a76c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a770:	f107 030f 	add.w	r3, r7, #15
 800a774:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a778:	2301      	movs	r3, #1
 800a77a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a77e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a782:	2100      	movs	r1, #0
 800a784:	4618      	mov	r0, r3
 800a786:	f000 fb9d 	bl	800aec4 <hci_send_req>
 800a78a:	4603      	mov	r3, r0
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	da01      	bge.n	800a794 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 800a790:	23ff      	movs	r3, #255	@ 0xff
 800a792:	e004      	b.n	800a79e <aci_hal_set_tx_power_level+0xc4>
  return status;
 800a794:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a798:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a79c:	781b      	ldrb	r3, [r3, #0]
}
 800a79e:	4618      	mov	r0, r3
 800a7a0:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a7a4:	46bd      	mov	sp, r7
 800a7a6:	bd80      	pop	{r7, pc}

0800a7a8 <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 800a7a8:	b580      	push	{r7, lr}
 800a7aa:	b0cc      	sub	sp, #304	@ 0x130
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	4602      	mov	r2, r0
 800a7b0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a7b4:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a7b8:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 800a7ba:	f107 0310 	add.w	r3, r7, #16
 800a7be:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a7c2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a7c6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a7ca:	2200      	movs	r2, #0
 800a7cc:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 800a7d4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a7d8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a7dc:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a7e0:	8812      	ldrh	r2, [r2, #0]
 800a7e2:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800a7e4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a7e8:	3302      	adds	r3, #2
 800a7ea:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a7ee:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a7f2:	2218      	movs	r2, #24
 800a7f4:	2100      	movs	r1, #0
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	f000 f8db 	bl	800a9b2 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a7fc:	233f      	movs	r3, #63	@ 0x3f
 800a7fe:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x018;
 800a802:	2318      	movs	r3, #24
 800a804:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a808:	f107 0310 	add.w	r3, r7, #16
 800a80c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a810:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a814:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a818:	f107 030f 	add.w	r3, r7, #15
 800a81c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a820:	2301      	movs	r3, #1
 800a822:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a826:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a82a:	2100      	movs	r1, #0
 800a82c:	4618      	mov	r0, r3
 800a82e:	f000 fb49 	bl	800aec4 <hci_send_req>
 800a832:	4603      	mov	r3, r0
 800a834:	2b00      	cmp	r3, #0
 800a836:	da01      	bge.n	800a83c <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 800a838:	23ff      	movs	r3, #255	@ 0xff
 800a83a:	e004      	b.n	800a846 <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 800a83c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a840:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a844:	781b      	ldrb	r3, [r3, #0]
}
 800a846:	4618      	mov	r0, r3
 800a848:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a84c:	46bd      	mov	sp, r7
 800a84e:	bd80      	pop	{r7, pc}

0800a850 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 800a850:	b580      	push	{r7, lr}
 800a852:	b088      	sub	sp, #32
 800a854:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800a856:	2300      	movs	r3, #0
 800a858:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a85a:	f107 0308 	add.w	r3, r7, #8
 800a85e:	2218      	movs	r2, #24
 800a860:	2100      	movs	r1, #0
 800a862:	4618      	mov	r0, r3
 800a864:	f000 f8a5 	bl	800a9b2 <Osal_MemSet>
  rq.ogf = 0x03;
 800a868:	2303      	movs	r3, #3
 800a86a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 800a86c:	2303      	movs	r3, #3
 800a86e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800a870:	1dfb      	adds	r3, r7, #7
 800a872:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800a874:	2301      	movs	r3, #1
 800a876:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a878:	f107 0308 	add.w	r3, r7, #8
 800a87c:	2100      	movs	r1, #0
 800a87e:	4618      	mov	r0, r3
 800a880:	f000 fb20 	bl	800aec4 <hci_send_req>
 800a884:	4603      	mov	r3, r0
 800a886:	2b00      	cmp	r3, #0
 800a888:	da01      	bge.n	800a88e <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 800a88a:	23ff      	movs	r3, #255	@ 0xff
 800a88c:	e000      	b.n	800a890 <hci_reset+0x40>
  return status;
 800a88e:	79fb      	ldrb	r3, [r7, #7]
}
 800a890:	4618      	mov	r0, r3
 800a892:	3720      	adds	r7, #32
 800a894:	46bd      	mov	sp, r7
 800a896:	bd80      	pop	{r7, pc}

0800a898 <hci_le_set_default_phy>:
}

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 800a898:	b590      	push	{r4, r7, lr}
 800a89a:	b0cd      	sub	sp, #308	@ 0x134
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	4604      	mov	r4, r0
 800a8a0:	4608      	mov	r0, r1
 800a8a2:	4611      	mov	r1, r2
 800a8a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a8a8:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800a8ac:	4622      	mov	r2, r4
 800a8ae:	701a      	strb	r2, [r3, #0]
 800a8b0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a8b4:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a8b8:	4602      	mov	r2, r0
 800a8ba:	701a      	strb	r2, [r3, #0]
 800a8bc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a8c0:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800a8c4:	460a      	mov	r2, r1
 800a8c6:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 800a8c8:	f107 0310 	add.w	r3, r7, #16
 800a8cc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a8d0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a8d4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a8d8:	2200      	movs	r2, #0
 800a8da:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a8dc:	2300      	movs	r3, #0
 800a8de:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 800a8e2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a8e6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a8ea:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800a8ee:	7812      	ldrb	r2, [r2, #0]
 800a8f0:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800a8f2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a8f6:	3301      	adds	r3, #1
 800a8f8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 800a8fc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a900:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a904:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a908:	7812      	ldrb	r2, [r2, #0]
 800a90a:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800a90c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a910:	3301      	adds	r3, #1
 800a912:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 800a916:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a91a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a91e:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800a922:	7812      	ldrb	r2, [r2, #0]
 800a924:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800a926:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a92a:	3301      	adds	r3, #1
 800a92c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a930:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a934:	2218      	movs	r2, #24
 800a936:	2100      	movs	r1, #0
 800a938:	4618      	mov	r0, r3
 800a93a:	f000 f83a 	bl	800a9b2 <Osal_MemSet>
  rq.ogf = 0x08;
 800a93e:	2308      	movs	r3, #8
 800a940:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 800a944:	2331      	movs	r3, #49	@ 0x31
 800a946:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a94a:	f107 0310 	add.w	r3, r7, #16
 800a94e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a952:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a956:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a95a:	f107 030f 	add.w	r3, r7, #15
 800a95e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a962:	2301      	movs	r3, #1
 800a964:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a968:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a96c:	2100      	movs	r1, #0
 800a96e:	4618      	mov	r0, r3
 800a970:	f000 faa8 	bl	800aec4 <hci_send_req>
 800a974:	4603      	mov	r3, r0
 800a976:	2b00      	cmp	r3, #0
 800a978:	da01      	bge.n	800a97e <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 800a97a:	23ff      	movs	r3, #255	@ 0xff
 800a97c:	e004      	b.n	800a988 <hci_le_set_default_phy+0xf0>
  return status;
 800a97e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a982:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a986:	781b      	ldrb	r3, [r3, #0]
}
 800a988:	4618      	mov	r0, r3
 800a98a:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800a98e:	46bd      	mov	sp, r7
 800a990:	bd90      	pop	{r4, r7, pc}

0800a992 <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 800a992:	b580      	push	{r7, lr}
 800a994:	b084      	sub	sp, #16
 800a996:	af00      	add	r7, sp, #0
 800a998:	60f8      	str	r0, [r7, #12]
 800a99a:	60b9      	str	r1, [r7, #8]
 800a99c:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 800a99e:	687a      	ldr	r2, [r7, #4]
 800a9a0:	68b9      	ldr	r1, [r7, #8]
 800a9a2:	68f8      	ldr	r0, [r7, #12]
 800a9a4:	f002 fd18 	bl	800d3d8 <memcpy>
 800a9a8:	4603      	mov	r3, r0
}
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	3710      	adds	r7, #16
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	bd80      	pop	{r7, pc}

0800a9b2 <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 800a9b2:	b580      	push	{r7, lr}
 800a9b4:	b084      	sub	sp, #16
 800a9b6:	af00      	add	r7, sp, #0
 800a9b8:	60f8      	str	r0, [r7, #12]
 800a9ba:	60b9      	str	r1, [r7, #8]
 800a9bc:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 800a9be:	687a      	ldr	r2, [r7, #4]
 800a9c0:	68b9      	ldr	r1, [r7, #8]
 800a9c2:	68f8      	ldr	r0, [r7, #12]
 800a9c4:	f002 fcdb 	bl	800d37e <memset>
 800a9c8:	4603      	mov	r3, r0
}
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	3710      	adds	r7, #16
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	bd80      	pop	{r7, pc}

0800a9d2 <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 800a9d2:	b480      	push	{r7}
 800a9d4:	af00      	add	r7, sp, #0
  return;
 800a9d6:	bf00      	nop
}
 800a9d8:	46bd      	mov	sp, r7
 800a9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9de:	4770      	bx	lr

0800a9e0 <BLS_Init>:

__WEAK void BLS_Init( void )
{
 800a9e0:	b480      	push	{r7}
 800a9e2:	af00      	add	r7, sp, #0
  return;
 800a9e4:	bf00      	nop
}
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ec:	4770      	bx	lr

0800a9ee <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 800a9ee:	b480      	push	{r7}
 800a9f0:	af00      	add	r7, sp, #0
  return;
 800a9f2:	bf00      	nop
}
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fa:	4770      	bx	lr

0800a9fc <DIS_Init>:
__WEAK void DIS_Init( void )
{
 800a9fc:	b480      	push	{r7}
 800a9fe:	af00      	add	r7, sp, #0
  return;
 800aa00:	bf00      	nop
}
 800aa02:	46bd      	mov	sp, r7
 800aa04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa08:	4770      	bx	lr

0800aa0a <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 800aa0a:	b480      	push	{r7}
 800aa0c:	af00      	add	r7, sp, #0
  return;
 800aa0e:	bf00      	nop
}
 800aa10:	46bd      	mov	sp, r7
 800aa12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa16:	4770      	bx	lr

0800aa18 <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 800aa18:	b480      	push	{r7}
 800aa1a:	af00      	add	r7, sp, #0
  return;
 800aa1c:	bf00      	nop
}
 800aa1e:	46bd      	mov	sp, r7
 800aa20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa24:	4770      	bx	lr

0800aa26 <HRS_Init>:
__WEAK void HRS_Init( void )
{
 800aa26:	b480      	push	{r7}
 800aa28:	af00      	add	r7, sp, #0
  return;
 800aa2a:	bf00      	nop
}
 800aa2c:	46bd      	mov	sp, r7
 800aa2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa32:	4770      	bx	lr

0800aa34 <HTS_Init>:
__WEAK void HTS_Init( void )
{
 800aa34:	b480      	push	{r7}
 800aa36:	af00      	add	r7, sp, #0
  return;
 800aa38:	bf00      	nop
}
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa40:	4770      	bx	lr

0800aa42 <IAS_Init>:
__WEAK void IAS_Init( void )
{
 800aa42:	b480      	push	{r7}
 800aa44:	af00      	add	r7, sp, #0
  return;
 800aa46:	bf00      	nop
}
 800aa48:	46bd      	mov	sp, r7
 800aa4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa4e:	4770      	bx	lr

0800aa50 <LLS_Init>:
__WEAK void LLS_Init( void )
{
 800aa50:	b480      	push	{r7}
 800aa52:	af00      	add	r7, sp, #0
  return;
 800aa54:	bf00      	nop
}
 800aa56:	46bd      	mov	sp, r7
 800aa58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5c:	4770      	bx	lr

0800aa5e <TPS_Init>:
__WEAK void TPS_Init( void )
{
 800aa5e:	b480      	push	{r7}
 800aa60:	af00      	add	r7, sp, #0
  return;
 800aa62:	bf00      	nop
}
 800aa64:	46bd      	mov	sp, r7
 800aa66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa6a:	4770      	bx	lr

0800aa6c <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 800aa6c:	b480      	push	{r7}
 800aa6e:	af00      	add	r7, sp, #0
  return;
 800aa70:	bf00      	nop
}
 800aa72:	46bd      	mov	sp, r7
 800aa74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa78:	4770      	bx	lr

0800aa7a <P2PS_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
 800aa7a:	b480      	push	{r7}
 800aa7c:	af00      	add	r7, sp, #0
  return;
 800aa7e:	bf00      	nop
}
 800aa80:	46bd      	mov	sp, r7
 800aa82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa86:	4770      	bx	lr

0800aa88 <ZDD_STM_Init>:
__WEAK void ZDD_STM_Init( void )
{
 800aa88:	b480      	push	{r7}
 800aa8a:	af00      	add	r7, sp, #0
  return;
 800aa8c:	bf00      	nop
}
 800aa8e:	46bd      	mov	sp, r7
 800aa90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa94:	4770      	bx	lr

0800aa96 <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 800aa96:	b480      	push	{r7}
 800aa98:	af00      	add	r7, sp, #0
  return;
 800aa9a:	bf00      	nop
}
 800aa9c:	46bd      	mov	sp, r7
 800aa9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa2:	4770      	bx	lr

0800aaa4 <MESH_Init>:
__WEAK void MESH_Init( void )
{
 800aaa4:	b480      	push	{r7}
 800aaa6:	af00      	add	r7, sp, #0
  return;
 800aaa8:	bf00      	nop
}
 800aaaa:	46bd      	mov	sp, r7
 800aaac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab0:	4770      	bx	lr

0800aab2 <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 800aab2:	b480      	push	{r7}
 800aab4:	af00      	add	r7, sp, #0
  return;
 800aab6:	bf00      	nop
}
 800aab8:	46bd      	mov	sp, r7
 800aaba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aabe:	4770      	bx	lr

0800aac0 <SVCCTL_Init>:
}

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 800aac4:	4b04      	ldr	r3, [pc, #16]	@ (800aad8 <SVCCTL_Init+0x18>)
 800aac6:	2200      	movs	r2, #0
 800aac8:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 800aaca:	4b04      	ldr	r3, [pc, #16]	@ (800aadc <SVCCTL_Init+0x1c>)
 800aacc:	2200      	movs	r2, #0
 800aace:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 800aad0:	f000 f806 	bl	800aae0 <SVCCTL_SvcInit>

  return;
 800aad4:	bf00      	nop
}
 800aad6:	bd80      	pop	{r7, pc}
 800aad8:	200000dc 	.word	0x200000dc
 800aadc:	200000fc 	.word	0x200000fc

0800aae0 <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 800aae0:	b580      	push	{r7, lr}
 800aae2:	af00      	add	r7, sp, #0
  BAS_Init();
 800aae4:	f7ff ff75 	bl	800a9d2 <BAS_Init>

  BLS_Init();
 800aae8:	f7ff ff7a 	bl	800a9e0 <BLS_Init>

  CRS_STM_Init();
 800aaec:	f7ff ff7f 	bl	800a9ee <CRS_STM_Init>

  DIS_Init();
 800aaf0:	f7ff ff84 	bl	800a9fc <DIS_Init>

  EDS_STM_Init();
 800aaf4:	f7ff ff89 	bl	800aa0a <EDS_STM_Init>

  HIDS_Init();
 800aaf8:	f7ff ff8e 	bl	800aa18 <HIDS_Init>

  HRS_Init();
 800aafc:	f7ff ff93 	bl	800aa26 <HRS_Init>

  HTS_Init();
 800ab00:	f7ff ff98 	bl	800aa34 <HTS_Init>

  IAS_Init();
 800ab04:	f7ff ff9d 	bl	800aa42 <IAS_Init>

  LLS_Init();
 800ab08:	f7ff ffa2 	bl	800aa50 <LLS_Init>

  TPS_Init();
 800ab0c:	f7ff ffa7 	bl	800aa5e <TPS_Init>

  MOTENV_STM_Init();
 800ab10:	f7ff ffac 	bl	800aa6c <MOTENV_STM_Init>

  P2PS_STM_Init();
 800ab14:	f7ff ffb1 	bl	800aa7a <P2PS_STM_Init>

  ZDD_STM_Init();
 800ab18:	f7ff ffb6 	bl	800aa88 <ZDD_STM_Init>

  OTAS_STM_Init();
 800ab1c:	f7ff ffbb 	bl	800aa96 <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 800ab20:	f7ff ffc7 	bl	800aab2 <BVOPUS_STM_Init>

  MESH_Init();
 800ab24:	f7ff ffbe 	bl	800aaa4 <MESH_Init>

  SVCCTL_InitCustomSvc();
 800ab28:	f001 fd6c 	bl	800c604 <SVCCTL_InitCustomSvc>
  
  return;
 800ab2c:	bf00      	nop
}
 800ab2e:	bd80      	pop	{r7, pc}

0800ab30 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 800ab30:	b480      	push	{r7}
 800ab32:	b083      	sub	sp, #12
 800ab34:	af00      	add	r7, sp, #0
 800ab36:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 800ab38:	4b09      	ldr	r3, [pc, #36]	@ (800ab60 <SVCCTL_RegisterSvcHandler+0x30>)
 800ab3a:	7f1b      	ldrb	r3, [r3, #28]
 800ab3c:	4619      	mov	r1, r3
 800ab3e:	4a08      	ldr	r2, [pc, #32]	@ (800ab60 <SVCCTL_RegisterSvcHandler+0x30>)
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 800ab46:	4b06      	ldr	r3, [pc, #24]	@ (800ab60 <SVCCTL_RegisterSvcHandler+0x30>)
 800ab48:	7f1b      	ldrb	r3, [r3, #28]
 800ab4a:	3301      	adds	r3, #1
 800ab4c:	b2da      	uxtb	r2, r3
 800ab4e:	4b04      	ldr	r3, [pc, #16]	@ (800ab60 <SVCCTL_RegisterSvcHandler+0x30>)
 800ab50:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 800ab52:	bf00      	nop
}
 800ab54:	370c      	adds	r7, #12
 800ab56:	46bd      	mov	sp, r7
 800ab58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5c:	4770      	bx	lr
 800ab5e:	bf00      	nop
 800ab60:	200000dc 	.word	0x200000dc

0800ab64 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b086      	sub	sp, #24
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	3301      	adds	r3, #1
 800ab70:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 800ab72:	2300      	movs	r3, #0
 800ab74:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 800ab76:	693b      	ldr	r3, [r7, #16]
 800ab78:	781b      	ldrb	r3, [r3, #0]
 800ab7a:	2bff      	cmp	r3, #255	@ 0xff
 800ab7c:	d125      	bne.n	800abca <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 800ab7e:	693b      	ldr	r3, [r7, #16]
 800ab80:	3302      	adds	r3, #2
 800ab82:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	881b      	ldrh	r3, [r3, #0]
 800ab88:	b29b      	uxth	r3, r3
 800ab8a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800ab8e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ab92:	d118      	bne.n	800abc6 <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800ab94:	2300      	movs	r3, #0
 800ab96:	757b      	strb	r3, [r7, #21]
 800ab98:	e00d      	b.n	800abb6 <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 800ab9a:	7d7b      	ldrb	r3, [r7, #21]
 800ab9c:	4a1a      	ldr	r2, [pc, #104]	@ (800ac08 <SVCCTL_UserEvtRx+0xa4>)
 800ab9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aba2:	6878      	ldr	r0, [r7, #4]
 800aba4:	4798      	blx	r3
 800aba6:	4603      	mov	r3, r0
 800aba8:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 800abaa:	7dfb      	ldrb	r3, [r7, #23]
 800abac:	2b00      	cmp	r3, #0
 800abae:	d108      	bne.n	800abc2 <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800abb0:	7d7b      	ldrb	r3, [r7, #21]
 800abb2:	3301      	adds	r3, #1
 800abb4:	757b      	strb	r3, [r7, #21]
 800abb6:	4b14      	ldr	r3, [pc, #80]	@ (800ac08 <SVCCTL_UserEvtRx+0xa4>)
 800abb8:	7f1b      	ldrb	r3, [r3, #28]
 800abba:	7d7a      	ldrb	r2, [r7, #21]
 800abbc:	429a      	cmp	r2, r3
 800abbe:	d3ec      	bcc.n	800ab9a <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 800abc0:	e002      	b.n	800abc8 <SVCCTL_UserEvtRx+0x64>
              break;
 800abc2:	bf00      	nop
          break;
 800abc4:	e000      	b.n	800abc8 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 800abc6:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 800abc8:	e000      	b.n	800abcc <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 800abca:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 800abcc:	7dfb      	ldrb	r3, [r7, #23]
 800abce:	2b02      	cmp	r3, #2
 800abd0:	d00f      	beq.n	800abf2 <SVCCTL_UserEvtRx+0x8e>
 800abd2:	2b02      	cmp	r3, #2
 800abd4:	dc10      	bgt.n	800abf8 <SVCCTL_UserEvtRx+0x94>
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d002      	beq.n	800abe0 <SVCCTL_UserEvtRx+0x7c>
 800abda:	2b01      	cmp	r3, #1
 800abdc:	d006      	beq.n	800abec <SVCCTL_UserEvtRx+0x88>
 800abde:	e00b      	b.n	800abf8 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 800abe0:	6878      	ldr	r0, [r7, #4]
 800abe2:	f000 ff9f 	bl	800bb24 <SVCCTL_App_Notification>
 800abe6:	4603      	mov	r3, r0
 800abe8:	75bb      	strb	r3, [r7, #22]
      break;
 800abea:	e008      	b.n	800abfe <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 800abec:	2301      	movs	r3, #1
 800abee:	75bb      	strb	r3, [r7, #22]
      break;
 800abf0:	e005      	b.n	800abfe <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 800abf2:	2300      	movs	r3, #0
 800abf4:	75bb      	strb	r3, [r7, #22]
      break;
 800abf6:	e002      	b.n	800abfe <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 800abf8:	2301      	movs	r3, #1
 800abfa:	75bb      	strb	r3, [r7, #22]
      break;
 800abfc:	bf00      	nop
  }

  return (return_status);
 800abfe:	7dbb      	ldrb	r3, [r7, #22]
}
 800ac00:	4618      	mov	r0, r3
 800ac02:	3718      	adds	r7, #24
 800ac04:	46bd      	mov	sp, r7
 800ac06:	bd80      	pop	{r7, pc}
 800ac08:	200000dc 	.word	0x200000dc

0800ac0c <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 800ac0c:	b580      	push	{r7, lr}
 800ac0e:	b088      	sub	sp, #32
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800ac14:	f107 030c 	add.w	r3, r7, #12
 800ac18:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 800ac20:	69fb      	ldr	r3, [r7, #28]
 800ac22:	212f      	movs	r1, #47	@ 0x2f
 800ac24:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 800ac28:	f000 fae8 	bl	800b1fc <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800ac2c:	69fb      	ldr	r3, [r7, #28]
 800ac2e:	330b      	adds	r3, #11
 800ac30:	78db      	ldrb	r3, [r3, #3]
}
 800ac32:	4618      	mov	r0, r3
 800ac34:	3720      	adds	r7, #32
 800ac36:	46bd      	mov	sp, r7
 800ac38:	bd80      	pop	{r7, pc}

0800ac3a <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 800ac3a:	b580      	push	{r7, lr}
 800ac3c:	b088      	sub	sp, #32
 800ac3e:	af00      	add	r7, sp, #0
 800ac40:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800ac42:	f107 030c 	add.w	r3, r7, #12
 800ac46:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 800ac4e:	69fb      	ldr	r3, [r7, #28]
 800ac50:	210f      	movs	r1, #15
 800ac52:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 800ac56:	f000 fad1 	bl	800b1fc <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800ac5a:	69fb      	ldr	r3, [r7, #28]
 800ac5c:	330b      	adds	r3, #11
 800ac5e:	78db      	ldrb	r3, [r3, #3]
}
 800ac60:	4618      	mov	r0, r3
 800ac62:	3720      	adds	r7, #32
 800ac64:	46bd      	mov	sp, r7
 800ac66:	bd80      	pop	{r7, pc}

0800ac68 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 800ac68:	b580      	push	{r7, lr}
 800ac6a:	b088      	sub	sp, #32
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800ac70:	f107 030c 	add.w	r3, r7, #12
 800ac74:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 800ac76:	69fb      	ldr	r3, [r7, #28]
 800ac78:	687a      	ldr	r2, [r7, #4]
 800ac7a:	2110      	movs	r1, #16
 800ac7c:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 800ac80:	f000 fabc 	bl	800b1fc <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800ac84:	69fb      	ldr	r3, [r7, #28]
 800ac86:	330b      	adds	r3, #11
 800ac88:	78db      	ldrb	r3, [r3, #3]
}
 800ac8a:	4618      	mov	r0, r3
 800ac8c:	3720      	adds	r7, #32
 800ac8e:	46bd      	mov	sp, r7
 800ac90:	bd80      	pop	{r7, pc}
	...

0800ac94 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 800ac94:	b480      	push	{r7}
 800ac96:	b08b      	sub	sp, #44	@ 0x2c
 800ac98:	af00      	add	r7, sp, #0
 800ac9a:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 800aca0:	2300      	movs	r3, #0
 800aca2:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 800aca4:	2300      	movs	r3, #0
 800aca6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 800aca8:	2300      	movs	r3, #0
 800acaa:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 800acac:	2300      	movs	r3, #0
 800acae:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 800acb0:	2300      	movs	r3, #0
 800acb2:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 800acb4:	2300      	movs	r3, #0
 800acb6:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 800acb8:	2300      	movs	r3, #0
 800acba:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 800acbc:	4b4a      	ldr	r3, [pc, #296]	@ (800ade8 <SHCI_GetWirelessFwInfo+0x154>)
 800acbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800acc0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800acc4:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 800acc6:	693b      	ldr	r3, [r7, #16]
 800acc8:	009b      	lsls	r3, r3, #2
 800acca:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800acce:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 800acd6:	68bb      	ldr	r3, [r7, #8]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	4a44      	ldr	r2, [pc, #272]	@ (800adec <SHCI_GetWirelessFwInfo+0x158>)
 800acdc:	4293      	cmp	r3, r2
 800acde:	d10f      	bne.n	800ad00 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 800ace0:	68bb      	ldr	r3, [r7, #8]
 800ace2:	695b      	ldr	r3, [r3, #20]
 800ace4:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 800ace6:	68bb      	ldr	r3, [r7, #8]
 800ace8:	699b      	ldr	r3, [r3, #24]
 800acea:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 800acec:	68bb      	ldr	r3, [r7, #8]
 800acee:	69db      	ldr	r3, [r3, #28]
 800acf0:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 800acf2:	68bb      	ldr	r3, [r7, #8]
 800acf4:	68db      	ldr	r3, [r3, #12]
 800acf6:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 800acf8:	68bb      	ldr	r3, [r7, #8]
 800acfa:	691b      	ldr	r3, [r3, #16]
 800acfc:	617b      	str	r3, [r7, #20]
 800acfe:	e01a      	b.n	800ad36 <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 800ad00:	693b      	ldr	r3, [r7, #16]
 800ad02:	009b      	lsls	r3, r3, #2
 800ad04:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800ad08:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800ad0c:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	691b      	ldr	r3, [r3, #16]
 800ad14:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	695b      	ldr	r3, [r3, #20]
 800ad1c:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	699b      	ldr	r3, [r3, #24]
 800ad24:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	685b      	ldr	r3, [r3, #4]
 800ad2c:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	689b      	ldr	r3, [r3, #8]
 800ad34:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800ad36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad38:	0e1b      	lsrs	r3, r3, #24
 800ad3a:	b2da      	uxtb	r2, r3
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800ad40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad42:	0c1b      	lsrs	r3, r3, #16
 800ad44:	b2da      	uxtb	r2, r3
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800ad4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad4c:	0a1b      	lsrs	r3, r3, #8
 800ad4e:	b2da      	uxtb	r2, r3
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 800ad54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad56:	091b      	lsrs	r3, r3, #4
 800ad58:	b2db      	uxtb	r3, r3
 800ad5a:	f003 030f 	and.w	r3, r3, #15
 800ad5e:	b2da      	uxtb	r2, r3
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 800ad64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad66:	b2db      	uxtb	r3, r3
 800ad68:	f003 030f 	and.w	r3, r3, #15
 800ad6c:	b2da      	uxtb	r2, r3
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800ad72:	6a3b      	ldr	r3, [r7, #32]
 800ad74:	0e1b      	lsrs	r3, r3, #24
 800ad76:	b2da      	uxtb	r2, r3
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800ad7c:	6a3b      	ldr	r3, [r7, #32]
 800ad7e:	0c1b      	lsrs	r3, r3, #16
 800ad80:	b2da      	uxtb	r2, r3
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 800ad86:	6a3b      	ldr	r3, [r7, #32]
 800ad88:	0a1b      	lsrs	r3, r3, #8
 800ad8a:	b2da      	uxtb	r2, r3
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800ad90:	6a3b      	ldr	r3, [r7, #32]
 800ad92:	b2da      	uxtb	r2, r3
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 800ad98:	69fb      	ldr	r3, [r7, #28]
 800ad9a:	b2da      	uxtb	r2, r3
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800ada0:	69bb      	ldr	r3, [r7, #24]
 800ada2:	0e1b      	lsrs	r3, r3, #24
 800ada4:	b2da      	uxtb	r2, r3
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800adaa:	69bb      	ldr	r3, [r7, #24]
 800adac:	0c1b      	lsrs	r3, r3, #16
 800adae:	b2da      	uxtb	r2, r3
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800adb4:	69bb      	ldr	r3, [r7, #24]
 800adb6:	0a1b      	lsrs	r3, r3, #8
 800adb8:	b2da      	uxtb	r2, r3
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800adbe:	697b      	ldr	r3, [r7, #20]
 800adc0:	0e1b      	lsrs	r3, r3, #24
 800adc2:	b2da      	uxtb	r2, r3
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800adc8:	697b      	ldr	r3, [r7, #20]
 800adca:	0c1b      	lsrs	r3, r3, #16
 800adcc:	b2da      	uxtb	r2, r3
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800add2:	697b      	ldr	r3, [r7, #20]
 800add4:	b2da      	uxtb	r2, r3
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 800adda:	2300      	movs	r3, #0
}
 800addc:	4618      	mov	r0, r3
 800adde:	372c      	adds	r7, #44	@ 0x2c
 800ade0:	46bd      	mov	sp, r7
 800ade2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade6:	4770      	bx	lr
 800ade8:	58004000 	.word	0x58004000
 800adec:	a94656b9 	.word	0xa94656b9

0800adf0 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800adf0:	b580      	push	{r7, lr}
 800adf2:	b082      	sub	sp, #8
 800adf4:	af00      	add	r7, sp, #0
 800adf6:	6078      	str	r0, [r7, #4]
 800adf8:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800adfa:	683b      	ldr	r3, [r7, #0]
 800adfc:	685b      	ldr	r3, [r3, #4]
 800adfe:	4a08      	ldr	r2, [pc, #32]	@ (800ae20 <hci_init+0x30>)
 800ae00:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 800ae02:	4a08      	ldr	r2, [pc, #32]	@ (800ae24 <hci_init+0x34>)
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 800ae08:	4806      	ldr	r0, [pc, #24]	@ (800ae24 <hci_init+0x34>)
 800ae0a:	f000 f979 	bl	800b100 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800ae0e:	683b      	ldr	r3, [r7, #0]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	4618      	mov	r0, r3
 800ae14:	f000 f8da 	bl	800afcc <TlInit>

  return;
 800ae18:	bf00      	nop
}
 800ae1a:	3708      	adds	r7, #8
 800ae1c:	46bd      	mov	sp, r7
 800ae1e:	bd80      	pop	{r7, pc}
 800ae20:	200003f0 	.word	0x200003f0
 800ae24:	200003c8 	.word	0x200003c8

0800ae28 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b084      	sub	sp, #16
 800ae2c:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800ae2e:	4822      	ldr	r0, [pc, #136]	@ (800aeb8 <hci_user_evt_proc+0x90>)
 800ae30:	f000 fd3e 	bl	800b8b0 <LST_is_empty>
 800ae34:	4603      	mov	r3, r0
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d12b      	bne.n	800ae92 <hci_user_evt_proc+0x6a>
 800ae3a:	4b20      	ldr	r3, [pc, #128]	@ (800aebc <hci_user_evt_proc+0x94>)
 800ae3c:	781b      	ldrb	r3, [r3, #0]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d027      	beq.n	800ae92 <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800ae42:	f107 030c 	add.w	r3, r7, #12
 800ae46:	4619      	mov	r1, r3
 800ae48:	481b      	ldr	r0, [pc, #108]	@ (800aeb8 <hci_user_evt_proc+0x90>)
 800ae4a:	f000 fdc0 	bl	800b9ce <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800ae4e:	4b1c      	ldr	r3, [pc, #112]	@ (800aec0 <hci_user_evt_proc+0x98>)
 800ae50:	69db      	ldr	r3, [r3, #28]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d00c      	beq.n	800ae70 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 800ae5a:	2301      	movs	r3, #1
 800ae5c:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 800ae5e:	4b18      	ldr	r3, [pc, #96]	@ (800aec0 <hci_user_evt_proc+0x98>)
 800ae60:	69db      	ldr	r3, [r3, #28]
 800ae62:	1d3a      	adds	r2, r7, #4
 800ae64:	4610      	mov	r0, r2
 800ae66:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 800ae68:	793a      	ldrb	r2, [r7, #4]
 800ae6a:	4b14      	ldr	r3, [pc, #80]	@ (800aebc <hci_user_evt_proc+0x94>)
 800ae6c:	701a      	strb	r2, [r3, #0]
 800ae6e:	e002      	b.n	800ae76 <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800ae70:	4b12      	ldr	r3, [pc, #72]	@ (800aebc <hci_user_evt_proc+0x94>)
 800ae72:	2201      	movs	r2, #1
 800ae74:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 800ae76:	4b11      	ldr	r3, [pc, #68]	@ (800aebc <hci_user_evt_proc+0x94>)
 800ae78:	781b      	ldrb	r3, [r3, #0]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d004      	beq.n	800ae88 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	4618      	mov	r0, r3
 800ae82:	f000 fc11 	bl	800b6a8 <TL_MM_EvtDone>
 800ae86:	e004      	b.n	800ae92 <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	4619      	mov	r1, r3
 800ae8c:	480a      	ldr	r0, [pc, #40]	@ (800aeb8 <hci_user_evt_proc+0x90>)
 800ae8e:	f000 fd31 	bl	800b8f4 <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800ae92:	4809      	ldr	r0, [pc, #36]	@ (800aeb8 <hci_user_evt_proc+0x90>)
 800ae94:	f000 fd0c 	bl	800b8b0 <LST_is_empty>
 800ae98:	4603      	mov	r3, r0
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d107      	bne.n	800aeae <hci_user_evt_proc+0x86>
 800ae9e:	4b07      	ldr	r3, [pc, #28]	@ (800aebc <hci_user_evt_proc+0x94>)
 800aea0:	781b      	ldrb	r3, [r3, #0]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d003      	beq.n	800aeae <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 800aea6:	4804      	ldr	r0, [pc, #16]	@ (800aeb8 <hci_user_evt_proc+0x90>)
 800aea8:	f001 f884 	bl	800bfb4 <hci_notify_asynch_evt>
  }


  return;
 800aeac:	bf00      	nop
 800aeae:	bf00      	nop
}
 800aeb0:	3710      	adds	r7, #16
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	bd80      	pop	{r7, pc}
 800aeb6:	bf00      	nop
 800aeb8:	20000104 	.word	0x20000104
 800aebc:	20000110 	.word	0x20000110
 800aec0:	200003c8 	.word	0x200003c8

0800aec4 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 800aec4:	b580      	push	{r7, lr}
 800aec6:	b088      	sub	sp, #32
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	6078      	str	r0, [r7, #4]
 800aecc:	460b      	mov	r3, r1
 800aece:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 800aed0:	2000      	movs	r0, #0
 800aed2:	f000 f8d1 	bl	800b078 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 800aed6:	2300      	movs	r3, #0
 800aed8:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	885b      	ldrh	r3, [r3, #2]
 800aede:	b21b      	sxth	r3, r3
 800aee0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aee4:	b21a      	sxth	r2, r3
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	881b      	ldrh	r3, [r3, #0]
 800aeea:	b21b      	sxth	r3, r3
 800aeec:	029b      	lsls	r3, r3, #10
 800aeee:	b21b      	sxth	r3, r3
 800aef0:	4313      	orrs	r3, r2
 800aef2:	b21b      	sxth	r3, r3
 800aef4:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 800aef6:	4b33      	ldr	r3, [pc, #204]	@ (800afc4 <hci_send_req+0x100>)
 800aef8:	2201      	movs	r2, #1
 800aefa:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	68db      	ldr	r3, [r3, #12]
 800af00:	b2d9      	uxtb	r1, r3
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	689a      	ldr	r2, [r3, #8]
 800af06:	8bbb      	ldrh	r3, [r7, #28]
 800af08:	4618      	mov	r0, r3
 800af0a:	f000 f88f 	bl	800b02c <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 800af0e:	e04e      	b.n	800afae <hci_send_req+0xea>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 800af10:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800af14:	f001 f865 	bl	800bfe2 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800af18:	e043      	b.n	800afa2 <hci_send_req+0xde>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 800af1a:	f107 030c 	add.w	r3, r7, #12
 800af1e:	4619      	mov	r1, r3
 800af20:	4829      	ldr	r0, [pc, #164]	@ (800afc8 <hci_send_req+0x104>)
 800af22:	f000 fd54 	bl	800b9ce <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	7a5b      	ldrb	r3, [r3, #9]
 800af2a:	2b0f      	cmp	r3, #15
 800af2c:	d114      	bne.n	800af58 <hci_send_req+0x94>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	330b      	adds	r3, #11
 800af32:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 800af34:	693b      	ldr	r3, [r7, #16]
 800af36:	885b      	ldrh	r3, [r3, #2]
 800af38:	b29b      	uxth	r3, r3
 800af3a:	8bba      	ldrh	r2, [r7, #28]
 800af3c:	429a      	cmp	r2, r3
 800af3e:	d104      	bne.n	800af4a <hci_send_req+0x86>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	691b      	ldr	r3, [r3, #16]
 800af44:	693a      	ldr	r2, [r7, #16]
 800af46:	7812      	ldrb	r2, [r2, #0]
 800af48:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 800af4a:	693b      	ldr	r3, [r7, #16]
 800af4c:	785b      	ldrb	r3, [r3, #1]
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d027      	beq.n	800afa2 <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800af52:	2301      	movs	r3, #1
 800af54:	77fb      	strb	r3, [r7, #31]
 800af56:	e024      	b.n	800afa2 <hci_send_req+0xde>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	330b      	adds	r3, #11
 800af5c:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 800af5e:	69bb      	ldr	r3, [r7, #24]
 800af60:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800af64:	b29b      	uxth	r3, r3
 800af66:	8bba      	ldrh	r2, [r7, #28]
 800af68:	429a      	cmp	r2, r3
 800af6a:	d114      	bne.n	800af96 <hci_send_req+0xd2>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	7a9b      	ldrb	r3, [r3, #10]
 800af70:	3b03      	subs	r3, #3
 800af72:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	695a      	ldr	r2, [r3, #20]
 800af78:	7dfb      	ldrb	r3, [r7, #23]
 800af7a:	429a      	cmp	r2, r3
 800af7c:	bfa8      	it	ge
 800af7e:	461a      	movge	r2, r3
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	6918      	ldr	r0, [r3, #16]
 800af88:	69bb      	ldr	r3, [r7, #24]
 800af8a:	1cd9      	adds	r1, r3, #3
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	695b      	ldr	r3, [r3, #20]
 800af90:	461a      	mov	r2, r3
 800af92:	f002 fa21 	bl	800d3d8 <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 800af96:	69bb      	ldr	r3, [r7, #24]
 800af98:	781b      	ldrb	r3, [r3, #0]
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d001      	beq.n	800afa2 <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800af9e:	2301      	movs	r3, #1
 800afa0:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800afa2:	4809      	ldr	r0, [pc, #36]	@ (800afc8 <hci_send_req+0x104>)
 800afa4:	f000 fc84 	bl	800b8b0 <LST_is_empty>
 800afa8:	4603      	mov	r3, r0
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d0b5      	beq.n	800af1a <hci_send_req+0x56>
  while(local_cmd_status == HCI_TL_CmdBusy)
 800afae:	7ffb      	ldrb	r3, [r7, #31]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d0ad      	beq.n	800af10 <hci_send_req+0x4c>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 800afb4:	2001      	movs	r0, #1
 800afb6:	f000 f85f 	bl	800b078 <NotifyCmdStatus>

  return 0;
 800afba:	2300      	movs	r3, #0
}
 800afbc:	4618      	mov	r0, r3
 800afbe:	3720      	adds	r7, #32
 800afc0:	46bd      	mov	sp, r7
 800afc2:	bd80      	pop	{r7, pc}
 800afc4:	200003f4 	.word	0x200003f4
 800afc8:	200003e8 	.word	0x200003e8

0800afcc <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800afcc:	b580      	push	{r7, lr}
 800afce:	b086      	sub	sp, #24
 800afd0:	af00      	add	r7, sp, #0
 800afd2:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 800afd4:	480f      	ldr	r0, [pc, #60]	@ (800b014 <TlInit+0x48>)
 800afd6:	f000 fc5b 	bl	800b890 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 800afda:	4a0f      	ldr	r2, [pc, #60]	@ (800b018 <TlInit+0x4c>)
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 800afe0:	480e      	ldr	r0, [pc, #56]	@ (800b01c <TlInit+0x50>)
 800afe2:	f000 fc55 	bl	800b890 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800afe6:	4b0e      	ldr	r3, [pc, #56]	@ (800b020 <TlInit+0x54>)
 800afe8:	2201      	movs	r2, #1
 800afea:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 800afec:	4b0d      	ldr	r3, [pc, #52]	@ (800b024 <TlInit+0x58>)
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d00a      	beq.n	800b00a <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 800aff8:	4b0b      	ldr	r3, [pc, #44]	@ (800b028 <TlInit+0x5c>)
 800affa:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 800affc:	4b09      	ldr	r3, [pc, #36]	@ (800b024 <TlInit+0x58>)
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	f107 0208 	add.w	r2, r7, #8
 800b004:	4610      	mov	r0, r2
 800b006:	4798      	blx	r3
  }

  return;
 800b008:	bf00      	nop
 800b00a:	bf00      	nop
}
 800b00c:	3718      	adds	r7, #24
 800b00e:	46bd      	mov	sp, r7
 800b010:	bd80      	pop	{r7, pc}
 800b012:	bf00      	nop
 800b014:	200003e8 	.word	0x200003e8
 800b018:	2000010c 	.word	0x2000010c
 800b01c:	20000104 	.word	0x20000104
 800b020:	20000110 	.word	0x20000110
 800b024:	200003c8 	.word	0x200003c8
 800b028:	0800b0b9 	.word	0x0800b0b9

0800b02c <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b082      	sub	sp, #8
 800b030:	af00      	add	r7, sp, #0
 800b032:	4603      	mov	r3, r0
 800b034:	603a      	str	r2, [r7, #0]
 800b036:	80fb      	strh	r3, [r7, #6]
 800b038:	460b      	mov	r3, r1
 800b03a:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 800b03c:	4b0c      	ldr	r3, [pc, #48]	@ (800b070 <SendCmd+0x44>)
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	88fa      	ldrh	r2, [r7, #6]
 800b042:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 800b046:	4b0a      	ldr	r3, [pc, #40]	@ (800b070 <SendCmd+0x44>)
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	797a      	ldrb	r2, [r7, #5]
 800b04c:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 800b04e:	4b08      	ldr	r3, [pc, #32]	@ (800b070 <SendCmd+0x44>)
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	330c      	adds	r3, #12
 800b054:	797a      	ldrb	r2, [r7, #5]
 800b056:	6839      	ldr	r1, [r7, #0]
 800b058:	4618      	mov	r0, r3
 800b05a:	f002 f9bd 	bl	800d3d8 <memcpy>

  hciContext.io.Send(0,0);
 800b05e:	4b05      	ldr	r3, [pc, #20]	@ (800b074 <SendCmd+0x48>)
 800b060:	691b      	ldr	r3, [r3, #16]
 800b062:	2100      	movs	r1, #0
 800b064:	2000      	movs	r0, #0
 800b066:	4798      	blx	r3

  return;
 800b068:	bf00      	nop
}
 800b06a:	3708      	adds	r7, #8
 800b06c:	46bd      	mov	sp, r7
 800b06e:	bd80      	pop	{r7, pc}
 800b070:	2000010c 	.word	0x2000010c
 800b074:	200003c8 	.word	0x200003c8

0800b078 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b082      	sub	sp, #8
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	4603      	mov	r3, r0
 800b080:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 800b082:	79fb      	ldrb	r3, [r7, #7]
 800b084:	2b00      	cmp	r3, #0
 800b086:	d108      	bne.n	800b09a <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 800b088:	4b0a      	ldr	r3, [pc, #40]	@ (800b0b4 <NotifyCmdStatus+0x3c>)
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d00d      	beq.n	800b0ac <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 800b090:	4b08      	ldr	r3, [pc, #32]	@ (800b0b4 <NotifyCmdStatus+0x3c>)
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	2000      	movs	r0, #0
 800b096:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 800b098:	e008      	b.n	800b0ac <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 800b09a:	4b06      	ldr	r3, [pc, #24]	@ (800b0b4 <NotifyCmdStatus+0x3c>)
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d004      	beq.n	800b0ac <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 800b0a2:	4b04      	ldr	r3, [pc, #16]	@ (800b0b4 <NotifyCmdStatus+0x3c>)
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	2001      	movs	r0, #1
 800b0a8:	4798      	blx	r3
  return;
 800b0aa:	bf00      	nop
 800b0ac:	bf00      	nop
}
 800b0ae:	3708      	adds	r7, #8
 800b0b0:	46bd      	mov	sp, r7
 800b0b2:	bd80      	pop	{r7, pc}
 800b0b4:	200003f0 	.word	0x200003f0

0800b0b8 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 800b0b8:	b580      	push	{r7, lr}
 800b0ba:	b082      	sub	sp, #8
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	7a5b      	ldrb	r3, [r3, #9]
 800b0c4:	2b0f      	cmp	r3, #15
 800b0c6:	d003      	beq.n	800b0d0 <TlEvtReceived+0x18>
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	7a5b      	ldrb	r3, [r3, #9]
 800b0cc:	2b0e      	cmp	r3, #14
 800b0ce:	d107      	bne.n	800b0e0 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 800b0d0:	6879      	ldr	r1, [r7, #4]
 800b0d2:	4809      	ldr	r0, [pc, #36]	@ (800b0f8 <TlEvtReceived+0x40>)
 800b0d4:	f000 fc34 	bl	800b940 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 800b0d8:	2000      	movs	r0, #0
 800b0da:	f000 ff77 	bl	800bfcc <hci_cmd_resp_release>
 800b0de:	e006      	b.n	800b0ee <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 800b0e0:	6879      	ldr	r1, [r7, #4]
 800b0e2:	4806      	ldr	r0, [pc, #24]	@ (800b0fc <TlEvtReceived+0x44>)
 800b0e4:	f000 fc2c 	bl	800b940 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800b0e8:	4804      	ldr	r0, [pc, #16]	@ (800b0fc <TlEvtReceived+0x44>)
 800b0ea:	f000 ff63 	bl	800bfb4 <hci_notify_asynch_evt>
  }

  return;
 800b0ee:	bf00      	nop
}
 800b0f0:	3708      	adds	r7, #8
 800b0f2:	46bd      	mov	sp, r7
 800b0f4:	bd80      	pop	{r7, pc}
 800b0f6:	bf00      	nop
 800b0f8:	200003e8 	.word	0x200003e8
 800b0fc:	20000104 	.word	0x20000104

0800b100 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 800b100:	b480      	push	{r7}
 800b102:	b083      	sub	sp, #12
 800b104:	af00      	add	r7, sp, #0
 800b106:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	4a05      	ldr	r2, [pc, #20]	@ (800b120 <hci_register_io_bus+0x20>)
 800b10c:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	4a04      	ldr	r2, [pc, #16]	@ (800b124 <hci_register_io_bus+0x24>)
 800b112:	611a      	str	r2, [r3, #16]

  return;
 800b114:	bf00      	nop
}
 800b116:	370c      	adds	r7, #12
 800b118:	46bd      	mov	sp, r7
 800b11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11e:	4770      	bx	lr
 800b120:	0800b419 	.word	0x0800b419
 800b124:	0800b481 	.word	0x0800b481

0800b128 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b082      	sub	sp, #8
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
 800b130:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800b132:	683b      	ldr	r3, [r7, #0]
 800b134:	685b      	ldr	r3, [r3, #4]
 800b136:	4a08      	ldr	r2, [pc, #32]	@ (800b158 <shci_init+0x30>)
 800b138:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800b13a:	4a08      	ldr	r2, [pc, #32]	@ (800b15c <shci_init+0x34>)
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 800b140:	4806      	ldr	r0, [pc, #24]	@ (800b15c <shci_init+0x34>)
 800b142:	f000 f915 	bl	800b370 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800b146:	683b      	ldr	r3, [r7, #0]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	4618      	mov	r0, r3
 800b14c:	f000 f898 	bl	800b280 <TlInit>

  return;
 800b150:	bf00      	nop
}
 800b152:	3708      	adds	r7, #8
 800b154:	46bd      	mov	sp, r7
 800b156:	bd80      	pop	{r7, pc}
 800b158:	20000418 	.word	0x20000418
 800b15c:	200003f8 	.word	0x200003f8

0800b160 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 800b160:	b580      	push	{r7, lr}
 800b162:	b084      	sub	sp, #16
 800b164:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800b166:	4822      	ldr	r0, [pc, #136]	@ (800b1f0 <shci_user_evt_proc+0x90>)
 800b168:	f000 fba2 	bl	800b8b0 <LST_is_empty>
 800b16c:	4603      	mov	r3, r0
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d12b      	bne.n	800b1ca <shci_user_evt_proc+0x6a>
 800b172:	4b20      	ldr	r3, [pc, #128]	@ (800b1f4 <shci_user_evt_proc+0x94>)
 800b174:	781b      	ldrb	r3, [r3, #0]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d027      	beq.n	800b1ca <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800b17a:	f107 030c 	add.w	r3, r7, #12
 800b17e:	4619      	mov	r1, r3
 800b180:	481b      	ldr	r0, [pc, #108]	@ (800b1f0 <shci_user_evt_proc+0x90>)
 800b182:	f000 fc24 	bl	800b9ce <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 800b186:	4b1c      	ldr	r3, [pc, #112]	@ (800b1f8 <shci_user_evt_proc+0x98>)
 800b188:	69db      	ldr	r3, [r3, #28]
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d00c      	beq.n	800b1a8 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 800b192:	2301      	movs	r3, #1
 800b194:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800b196:	4b18      	ldr	r3, [pc, #96]	@ (800b1f8 <shci_user_evt_proc+0x98>)
 800b198:	69db      	ldr	r3, [r3, #28]
 800b19a:	1d3a      	adds	r2, r7, #4
 800b19c:	4610      	mov	r0, r2
 800b19e:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 800b1a0:	793a      	ldrb	r2, [r7, #4]
 800b1a2:	4b14      	ldr	r3, [pc, #80]	@ (800b1f4 <shci_user_evt_proc+0x94>)
 800b1a4:	701a      	strb	r2, [r3, #0]
 800b1a6:	e002      	b.n	800b1ae <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800b1a8:	4b12      	ldr	r3, [pc, #72]	@ (800b1f4 <shci_user_evt_proc+0x94>)
 800b1aa:	2201      	movs	r2, #1
 800b1ac:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 800b1ae:	4b11      	ldr	r3, [pc, #68]	@ (800b1f4 <shci_user_evt_proc+0x94>)
 800b1b0:	781b      	ldrb	r3, [r3, #0]
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d004      	beq.n	800b1c0 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	4618      	mov	r0, r3
 800b1ba:	f000 fa75 	bl	800b6a8 <TL_MM_EvtDone>
 800b1be:	e004      	b.n	800b1ca <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	4619      	mov	r1, r3
 800b1c4:	480a      	ldr	r0, [pc, #40]	@ (800b1f0 <shci_user_evt_proc+0x90>)
 800b1c6:	f000 fb95 	bl	800b8f4 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800b1ca:	4809      	ldr	r0, [pc, #36]	@ (800b1f0 <shci_user_evt_proc+0x90>)
 800b1cc:	f000 fb70 	bl	800b8b0 <LST_is_empty>
 800b1d0:	4603      	mov	r3, r0
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d107      	bne.n	800b1e6 <shci_user_evt_proc+0x86>
 800b1d6:	4b07      	ldr	r3, [pc, #28]	@ (800b1f4 <shci_user_evt_proc+0x94>)
 800b1d8:	781b      	ldrb	r3, [r3, #0]
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d003      	beq.n	800b1e6 <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 800b1de:	4804      	ldr	r0, [pc, #16]	@ (800b1f0 <shci_user_evt_proc+0x90>)
 800b1e0:	f7f5 fd1a 	bl	8000c18 <shci_notify_asynch_evt>
  }


  return;
 800b1e4:	bf00      	nop
 800b1e6:	bf00      	nop
}
 800b1e8:	3710      	adds	r7, #16
 800b1ea:	46bd      	mov	sp, r7
 800b1ec:	bd80      	pop	{r7, pc}
 800b1ee:	bf00      	nop
 800b1f0:	20000114 	.word	0x20000114
 800b1f4:	20000124 	.word	0x20000124
 800b1f8:	200003f8 	.word	0x200003f8

0800b1fc <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 800b1fc:	b580      	push	{r7, lr}
 800b1fe:	b084      	sub	sp, #16
 800b200:	af00      	add	r7, sp, #0
 800b202:	60ba      	str	r2, [r7, #8]
 800b204:	607b      	str	r3, [r7, #4]
 800b206:	4603      	mov	r3, r0
 800b208:	81fb      	strh	r3, [r7, #14]
 800b20a:	460b      	mov	r3, r1
 800b20c:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 800b20e:	2000      	movs	r0, #0
 800b210:	f000 f868 	bl	800b2e4 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800b214:	4b17      	ldr	r3, [pc, #92]	@ (800b274 <shci_send+0x78>)
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	89fa      	ldrh	r2, [r7, #14]
 800b21a:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800b21e:	4b15      	ldr	r3, [pc, #84]	@ (800b274 <shci_send+0x78>)
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	7b7a      	ldrb	r2, [r7, #13]
 800b224:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800b226:	4b13      	ldr	r3, [pc, #76]	@ (800b274 <shci_send+0x78>)
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	330c      	adds	r3, #12
 800b22c:	7b7a      	ldrb	r2, [r7, #13]
 800b22e:	68b9      	ldr	r1, [r7, #8]
 800b230:	4618      	mov	r0, r3
 800b232:	f002 f8d1 	bl	800d3d8 <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 800b236:	4b10      	ldr	r3, [pc, #64]	@ (800b278 <shci_send+0x7c>)
 800b238:	2201      	movs	r2, #1
 800b23a:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 800b23c:	4b0f      	ldr	r3, [pc, #60]	@ (800b27c <shci_send+0x80>)
 800b23e:	691b      	ldr	r3, [r3, #16]
 800b240:	2100      	movs	r1, #0
 800b242:	2000      	movs	r0, #0
 800b244:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800b246:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800b24a:	f7f5 fcfc 	bl	8000c46 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	f103 0008 	add.w	r0, r3, #8
 800b254:	4b07      	ldr	r3, [pc, #28]	@ (800b274 <shci_send+0x78>)
 800b256:	6819      	ldr	r1, [r3, #0]
 800b258:	4b06      	ldr	r3, [pc, #24]	@ (800b274 <shci_send+0x78>)
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	789b      	ldrb	r3, [r3, #2]
 800b25e:	3303      	adds	r3, #3
 800b260:	461a      	mov	r2, r3
 800b262:	f002 f8b9 	bl	800d3d8 <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800b266:	2001      	movs	r0, #1
 800b268:	f000 f83c 	bl	800b2e4 <Cmd_SetStatus>

  return;
 800b26c:	bf00      	nop
}
 800b26e:	3710      	adds	r7, #16
 800b270:	46bd      	mov	sp, r7
 800b272:	bd80      	pop	{r7, pc}
 800b274:	20000120 	.word	0x20000120
 800b278:	2000041c 	.word	0x2000041c
 800b27c:	200003f8 	.word	0x200003f8

0800b280 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800b280:	b580      	push	{r7, lr}
 800b282:	b086      	sub	sp, #24
 800b284:	af00      	add	r7, sp, #0
 800b286:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 800b288:	4a10      	ldr	r2, [pc, #64]	@ (800b2cc <TlInit+0x4c>)
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800b28e:	4810      	ldr	r0, [pc, #64]	@ (800b2d0 <TlInit+0x50>)
 800b290:	f000 fafe 	bl	800b890 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800b294:	2001      	movs	r0, #1
 800b296:	f000 f825 	bl	800b2e4 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800b29a:	4b0e      	ldr	r3, [pc, #56]	@ (800b2d4 <TlInit+0x54>)
 800b29c:	2201      	movs	r2, #1
 800b29e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 800b2a0:	4b0d      	ldr	r3, [pc, #52]	@ (800b2d8 <TlInit+0x58>)
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d00c      	beq.n	800b2c2 <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800b2ac:	4b0b      	ldr	r3, [pc, #44]	@ (800b2dc <TlInit+0x5c>)
 800b2ae:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800b2b0:	4b0b      	ldr	r3, [pc, #44]	@ (800b2e0 <TlInit+0x60>)
 800b2b2:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 800b2b4:	4b08      	ldr	r3, [pc, #32]	@ (800b2d8 <TlInit+0x58>)
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	f107 020c 	add.w	r2, r7, #12
 800b2bc:	4610      	mov	r0, r2
 800b2be:	4798      	blx	r3
  }

  return;
 800b2c0:	bf00      	nop
 800b2c2:	bf00      	nop
}
 800b2c4:	3718      	adds	r7, #24
 800b2c6:	46bd      	mov	sp, r7
 800b2c8:	bd80      	pop	{r7, pc}
 800b2ca:	bf00      	nop
 800b2cc:	20000120 	.word	0x20000120
 800b2d0:	20000114 	.word	0x20000114
 800b2d4:	20000124 	.word	0x20000124
 800b2d8:	200003f8 	.word	0x200003f8
 800b2dc:	0800b335 	.word	0x0800b335
 800b2e0:	0800b34d 	.word	0x0800b34d

0800b2e4 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 800b2e4:	b580      	push	{r7, lr}
 800b2e6:	b082      	sub	sp, #8
 800b2e8:	af00      	add	r7, sp, #0
 800b2ea:	4603      	mov	r3, r0
 800b2ec:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800b2ee:	79fb      	ldrb	r3, [r7, #7]
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d10b      	bne.n	800b30c <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 800b2f4:	4b0d      	ldr	r3, [pc, #52]	@ (800b32c <Cmd_SetStatus+0x48>)
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d003      	beq.n	800b304 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800b2fc:	4b0b      	ldr	r3, [pc, #44]	@ (800b32c <Cmd_SetStatus+0x48>)
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	2000      	movs	r0, #0
 800b302:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 800b304:	4b0a      	ldr	r3, [pc, #40]	@ (800b330 <Cmd_SetStatus+0x4c>)
 800b306:	2200      	movs	r2, #0
 800b308:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 800b30a:	e00b      	b.n	800b324 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 800b30c:	4b08      	ldr	r3, [pc, #32]	@ (800b330 <Cmd_SetStatus+0x4c>)
 800b30e:	2201      	movs	r2, #1
 800b310:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 800b312:	4b06      	ldr	r3, [pc, #24]	@ (800b32c <Cmd_SetStatus+0x48>)
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	2b00      	cmp	r3, #0
 800b318:	d004      	beq.n	800b324 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 800b31a:	4b04      	ldr	r3, [pc, #16]	@ (800b32c <Cmd_SetStatus+0x48>)
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	2001      	movs	r0, #1
 800b320:	4798      	blx	r3
  return;
 800b322:	bf00      	nop
 800b324:	bf00      	nop
}
 800b326:	3708      	adds	r7, #8
 800b328:	46bd      	mov	sp, r7
 800b32a:	bd80      	pop	{r7, pc}
 800b32c:	20000418 	.word	0x20000418
 800b330:	2000011c 	.word	0x2000011c

0800b334 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 800b334:	b580      	push	{r7, lr}
 800b336:	b082      	sub	sp, #8
 800b338:	af00      	add	r7, sp, #0
 800b33a:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800b33c:	2000      	movs	r0, #0
 800b33e:	f7f5 fc77 	bl	8000c30 <shci_cmd_resp_release>

  return;
 800b342:	bf00      	nop
}
 800b344:	3708      	adds	r7, #8
 800b346:	46bd      	mov	sp, r7
 800b348:	bd80      	pop	{r7, pc}
	...

0800b34c <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 800b34c:	b580      	push	{r7, lr}
 800b34e:	b082      	sub	sp, #8
 800b350:	af00      	add	r7, sp, #0
 800b352:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 800b354:	6879      	ldr	r1, [r7, #4]
 800b356:	4805      	ldr	r0, [pc, #20]	@ (800b36c <TlUserEvtReceived+0x20>)
 800b358:	f000 faf2 	bl	800b940 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800b35c:	4803      	ldr	r0, [pc, #12]	@ (800b36c <TlUserEvtReceived+0x20>)
 800b35e:	f7f5 fc5b 	bl	8000c18 <shci_notify_asynch_evt>

  return;
 800b362:	bf00      	nop
}
 800b364:	3708      	adds	r7, #8
 800b366:	46bd      	mov	sp, r7
 800b368:	bd80      	pop	{r7, pc}
 800b36a:	bf00      	nop
 800b36c:	20000114 	.word	0x20000114

0800b370 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800b370:	b480      	push	{r7}
 800b372:	b083      	sub	sp, #12
 800b374:	af00      	add	r7, sp, #0
 800b376:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	4a05      	ldr	r2, [pc, #20]	@ (800b390 <shci_register_io_bus+0x20>)
 800b37c:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	4a04      	ldr	r2, [pc, #16]	@ (800b394 <shci_register_io_bus+0x24>)
 800b382:	611a      	str	r2, [r3, #16]

  return;
 800b384:	bf00      	nop
}
 800b386:	370c      	adds	r7, #12
 800b388:	46bd      	mov	sp, r7
 800b38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b38e:	4770      	bx	lr
 800b390:	0800b535 	.word	0x0800b535
 800b394:	0800b589 	.word	0x0800b589

0800b398 <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 800b398:	b580      	push	{r7, lr}
 800b39a:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 800b39c:	f001 fb92 	bl	800cac4 <HW_IPCC_Enable>

  return;
 800b3a0:	bf00      	nop
}
 800b3a2:	bd80      	pop	{r7, pc}

0800b3a4 <TL_Init>:


void TL_Init( void )
{
 800b3a4:	b580      	push	{r7, lr}
 800b3a6:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800b3a8:	4b10      	ldr	r3, [pc, #64]	@ (800b3ec <TL_Init+0x48>)
 800b3aa:	4a11      	ldr	r2, [pc, #68]	@ (800b3f0 <TL_Init+0x4c>)
 800b3ac:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800b3ae:	4b0f      	ldr	r3, [pc, #60]	@ (800b3ec <TL_Init+0x48>)
 800b3b0:	4a10      	ldr	r2, [pc, #64]	@ (800b3f4 <TL_Init+0x50>)
 800b3b2:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800b3b4:	4b0d      	ldr	r3, [pc, #52]	@ (800b3ec <TL_Init+0x48>)
 800b3b6:	4a10      	ldr	r2, [pc, #64]	@ (800b3f8 <TL_Init+0x54>)
 800b3b8:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800b3ba:	4b0c      	ldr	r3, [pc, #48]	@ (800b3ec <TL_Init+0x48>)
 800b3bc:	4a0f      	ldr	r2, [pc, #60]	@ (800b3fc <TL_Init+0x58>)
 800b3be:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 800b3c0:	4b0a      	ldr	r3, [pc, #40]	@ (800b3ec <TL_Init+0x48>)
 800b3c2:	4a0f      	ldr	r2, [pc, #60]	@ (800b400 <TL_Init+0x5c>)
 800b3c4:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 800b3c6:	4b09      	ldr	r3, [pc, #36]	@ (800b3ec <TL_Init+0x48>)
 800b3c8:	4a0e      	ldr	r2, [pc, #56]	@ (800b404 <TL_Init+0x60>)
 800b3ca:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800b3cc:	4b07      	ldr	r3, [pc, #28]	@ (800b3ec <TL_Init+0x48>)
 800b3ce:	4a0e      	ldr	r2, [pc, #56]	@ (800b408 <TL_Init+0x64>)
 800b3d0:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800b3d2:	4b06      	ldr	r3, [pc, #24]	@ (800b3ec <TL_Init+0x48>)
 800b3d4:	4a0d      	ldr	r2, [pc, #52]	@ (800b40c <TL_Init+0x68>)
 800b3d6:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 800b3d8:	4b04      	ldr	r3, [pc, #16]	@ (800b3ec <TL_Init+0x48>)
 800b3da:	4a0d      	ldr	r2, [pc, #52]	@ (800b410 <TL_Init+0x6c>)
 800b3dc:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800b3de:	4b03      	ldr	r3, [pc, #12]	@ (800b3ec <TL_Init+0x48>)
 800b3e0:	4a0c      	ldr	r2, [pc, #48]	@ (800b414 <TL_Init+0x70>)
 800b3e2:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 800b3e4:	f001 fb82 	bl	800caec <HW_IPCC_Init>

  return;
 800b3e8:	bf00      	nop
}
 800b3ea:	bd80      	pop	{r7, pc}
 800b3ec:	20030000 	.word	0x20030000
 800b3f0:	20030028 	.word	0x20030028
 800b3f4:	20030048 	.word	0x20030048
 800b3f8:	20030058 	.word	0x20030058
 800b3fc:	20030068 	.word	0x20030068
 800b400:	20030070 	.word	0x20030070
 800b404:	20030078 	.word	0x20030078
 800b408:	20030080 	.word	0x20030080
 800b40c:	2003009c 	.word	0x2003009c
 800b410:	200300a0 	.word	0x200300a0
 800b414:	200300ac 	.word	0x200300ac

0800b418 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 800b418:	b580      	push	{r7, lr}
 800b41a:	b084      	sub	sp, #16
 800b41c:	af00      	add	r7, sp, #0
 800b41e:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 800b424:	4811      	ldr	r0, [pc, #68]	@ (800b46c <TL_BLE_Init+0x54>)
 800b426:	f000 fa33 	bl	800b890 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 800b42a:	4b11      	ldr	r3, [pc, #68]	@ (800b470 <TL_BLE_Init+0x58>)
 800b42c:	685b      	ldr	r3, [r3, #4]
 800b42e:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	689a      	ldr	r2, [r3, #8]
 800b434:	68bb      	ldr	r3, [r7, #8]
 800b436:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	68da      	ldr	r2, [r3, #12]
 800b43c:	68bb      	ldr	r3, [r7, #8]
 800b43e:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 800b440:	68bb      	ldr	r3, [r7, #8]
 800b442:	4a0c      	ldr	r2, [pc, #48]	@ (800b474 <TL_BLE_Init+0x5c>)
 800b444:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 800b446:	68bb      	ldr	r3, [r7, #8]
 800b448:	4a08      	ldr	r2, [pc, #32]	@ (800b46c <TL_BLE_Init+0x54>)
 800b44a:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 800b44c:	f001 fb64 	bl	800cb18 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	4a08      	ldr	r2, [pc, #32]	@ (800b478 <TL_BLE_Init+0x60>)
 800b456:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	685b      	ldr	r3, [r3, #4]
 800b45c:	4a07      	ldr	r2, [pc, #28]	@ (800b47c <TL_BLE_Init+0x64>)
 800b45e:	6013      	str	r3, [r2, #0]

  return 0;
 800b460:	2300      	movs	r3, #0
}
 800b462:	4618      	mov	r0, r3
 800b464:	3710      	adds	r7, #16
 800b466:	46bd      	mov	sp, r7
 800b468:	bd80      	pop	{r7, pc}
 800b46a:	bf00      	nop
 800b46c:	200300c8 	.word	0x200300c8
 800b470:	20030000 	.word	0x20030000
 800b474:	20030a58 	.word	0x20030a58
 800b478:	20000428 	.word	0x20000428
 800b47c:	2000042c 	.word	0x2000042c

0800b480 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 800b480:	b580      	push	{r7, lr}
 800b482:	b082      	sub	sp, #8
 800b484:	af00      	add	r7, sp, #0
 800b486:	6078      	str	r0, [r7, #4]
 800b488:	460b      	mov	r3, r1
 800b48a:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 800b48c:	4b09      	ldr	r3, [pc, #36]	@ (800b4b4 <TL_BLE_SendCmd+0x34>)
 800b48e:	685b      	ldr	r3, [r3, #4]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	2201      	movs	r2, #1
 800b494:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 800b496:	4b07      	ldr	r3, [pc, #28]	@ (800b4b4 <TL_BLE_SendCmd+0x34>)
 800b498:	685b      	ldr	r3, [r3, #4]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	4619      	mov	r1, r3
 800b49e:	2001      	movs	r0, #1
 800b4a0:	f000 f970 	bl	800b784 <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 800b4a4:	f001 fb52 	bl	800cb4c <HW_IPCC_BLE_SendCmd>

  return 0;
 800b4a8:	2300      	movs	r3, #0
}
 800b4aa:	4618      	mov	r0, r3
 800b4ac:	3708      	adds	r7, #8
 800b4ae:	46bd      	mov	sp, r7
 800b4b0:	bd80      	pop	{r7, pc}
 800b4b2:	bf00      	nop
 800b4b4:	20030000 	.word	0x20030000

0800b4b8 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 800b4b8:	b580      	push	{r7, lr}
 800b4ba:	b082      	sub	sp, #8
 800b4bc:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800b4be:	e01c      	b.n	800b4fa <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800b4c0:	1d3b      	adds	r3, r7, #4
 800b4c2:	4619      	mov	r1, r3
 800b4c4:	4812      	ldr	r0, [pc, #72]	@ (800b510 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800b4c6:	f000 fa82 	bl	800b9ce <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	7a5b      	ldrb	r3, [r3, #9]
 800b4ce:	2b0f      	cmp	r3, #15
 800b4d0:	d003      	beq.n	800b4da <HW_IPCC_BLE_RxEvtNot+0x22>
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	7a5b      	ldrb	r3, [r3, #9]
 800b4d6:	2b0e      	cmp	r3, #14
 800b4d8:	d105      	bne.n	800b4e6 <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	4619      	mov	r1, r3
 800b4de:	2002      	movs	r0, #2
 800b4e0:	f000 f950 	bl	800b784 <OutputDbgTrace>
 800b4e4:	e004      	b.n	800b4f0 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	4619      	mov	r1, r3
 800b4ea:	2005      	movs	r0, #5
 800b4ec:	f000 f94a 	bl	800b784 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 800b4f0:	4b08      	ldr	r3, [pc, #32]	@ (800b514 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	687a      	ldr	r2, [r7, #4]
 800b4f6:	4610      	mov	r0, r2
 800b4f8:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800b4fa:	4805      	ldr	r0, [pc, #20]	@ (800b510 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800b4fc:	f000 f9d8 	bl	800b8b0 <LST_is_empty>
 800b500:	4603      	mov	r3, r0
 800b502:	2b00      	cmp	r3, #0
 800b504:	d0dc      	beq.n	800b4c0 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 800b506:	bf00      	nop
}
 800b508:	3708      	adds	r7, #8
 800b50a:	46bd      	mov	sp, r7
 800b50c:	bd80      	pop	{r7, pc}
 800b50e:	bf00      	nop
 800b510:	200300c8 	.word	0x200300c8
 800b514:	20000428 	.word	0x20000428

0800b518 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 800b518:	b580      	push	{r7, lr}
 800b51a:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_ACL_DATA_RSP, (uint8_t*)NULL);
 800b51c:	2100      	movs	r1, #0
 800b51e:	2004      	movs	r0, #4
 800b520:	f000 f930 	bl	800b784 <OutputDbgTrace>
  
  BLE_IoBusAclDataTxAck( );
 800b524:	4b02      	ldr	r3, [pc, #8]	@ (800b530 <HW_IPCC_BLE_AclDataAckNot+0x18>)
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	4798      	blx	r3
       
  return;
 800b52a:	bf00      	nop
}
 800b52c:	bd80      	pop	{r7, pc}
 800b52e:	bf00      	nop
 800b530:	2000042c 	.word	0x2000042c

0800b534 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 800b534:	b580      	push	{r7, lr}
 800b536:	b084      	sub	sp, #16
 800b538:	af00      	add	r7, sp, #0
 800b53a:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 800b540:	480d      	ldr	r0, [pc, #52]	@ (800b578 <TL_SYS_Init+0x44>)
 800b542:	f000 f9a5 	bl	800b890 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800b546:	4b0d      	ldr	r3, [pc, #52]	@ (800b57c <TL_SYS_Init+0x48>)
 800b548:	68db      	ldr	r3, [r3, #12]
 800b54a:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	689a      	ldr	r2, [r3, #8]
 800b550:	68bb      	ldr	r3, [r7, #8]
 800b552:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800b554:	68bb      	ldr	r3, [r7, #8]
 800b556:	4a08      	ldr	r2, [pc, #32]	@ (800b578 <TL_SYS_Init+0x44>)
 800b558:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 800b55a:	f001 fb29 	bl	800cbb0 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	4a07      	ldr	r2, [pc, #28]	@ (800b580 <TL_SYS_Init+0x4c>)
 800b564:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	685b      	ldr	r3, [r3, #4]
 800b56a:	4a06      	ldr	r2, [pc, #24]	@ (800b584 <TL_SYS_Init+0x50>)
 800b56c:	6013      	str	r3, [r2, #0]

  return 0;
 800b56e:	2300      	movs	r3, #0
}
 800b570:	4618      	mov	r0, r3
 800b572:	3710      	adds	r7, #16
 800b574:	46bd      	mov	sp, r7
 800b576:	bd80      	pop	{r7, pc}
 800b578:	200300d0 	.word	0x200300d0
 800b57c:	20030000 	.word	0x20030000
 800b580:	20000430 	.word	0x20000430
 800b584:	20000434 	.word	0x20000434

0800b588 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 800b588:	b580      	push	{r7, lr}
 800b58a:	b082      	sub	sp, #8
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	6078      	str	r0, [r7, #4]
 800b590:	460b      	mov	r3, r1
 800b592:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800b594:	4b09      	ldr	r3, [pc, #36]	@ (800b5bc <TL_SYS_SendCmd+0x34>)
 800b596:	68db      	ldr	r3, [r3, #12]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	2210      	movs	r2, #16
 800b59c:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 800b59e:	4b07      	ldr	r3, [pc, #28]	@ (800b5bc <TL_SYS_SendCmd+0x34>)
 800b5a0:	68db      	ldr	r3, [r3, #12]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	4619      	mov	r1, r3
 800b5a6:	2006      	movs	r0, #6
 800b5a8:	f000 f8ec 	bl	800b784 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 800b5ac:	f001 fb1a 	bl	800cbe4 <HW_IPCC_SYS_SendCmd>

  return 0;
 800b5b0:	2300      	movs	r3, #0
}
 800b5b2:	4618      	mov	r0, r3
 800b5b4:	3708      	adds	r7, #8
 800b5b6:	46bd      	mov	sp, r7
 800b5b8:	bd80      	pop	{r7, pc}
 800b5ba:	bf00      	nop
 800b5bc:	20030000 	.word	0x20030000

0800b5c0 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 800b5c0:	b580      	push	{r7, lr}
 800b5c2:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800b5c4:	4b07      	ldr	r3, [pc, #28]	@ (800b5e4 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800b5c6:	68db      	ldr	r3, [r3, #12]
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	4619      	mov	r1, r3
 800b5cc:	2007      	movs	r0, #7
 800b5ce:	f000 f8d9 	bl	800b784 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800b5d2:	4b05      	ldr	r3, [pc, #20]	@ (800b5e8 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	4a03      	ldr	r2, [pc, #12]	@ (800b5e4 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800b5d8:	68d2      	ldr	r2, [r2, #12]
 800b5da:	6812      	ldr	r2, [r2, #0]
 800b5dc:	4610      	mov	r0, r2
 800b5de:	4798      	blx	r3

  return;
 800b5e0:	bf00      	nop
}
 800b5e2:	bd80      	pop	{r7, pc}
 800b5e4:	20030000 	.word	0x20030000
 800b5e8:	20000430 	.word	0x20000430

0800b5ec <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 800b5ec:	b580      	push	{r7, lr}
 800b5ee:	b082      	sub	sp, #8
 800b5f0:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800b5f2:	e00e      	b.n	800b612 <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800b5f4:	1d3b      	adds	r3, r7, #4
 800b5f6:	4619      	mov	r1, r3
 800b5f8:	480b      	ldr	r0, [pc, #44]	@ (800b628 <HW_IPCC_SYS_EvtNot+0x3c>)
 800b5fa:	f000 f9e8 	bl	800b9ce <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	4619      	mov	r1, r3
 800b602:	2008      	movs	r0, #8
 800b604:	f000 f8be 	bl	800b784 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 800b608:	4b08      	ldr	r3, [pc, #32]	@ (800b62c <HW_IPCC_SYS_EvtNot+0x40>)
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	687a      	ldr	r2, [r7, #4]
 800b60e:	4610      	mov	r0, r2
 800b610:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800b612:	4805      	ldr	r0, [pc, #20]	@ (800b628 <HW_IPCC_SYS_EvtNot+0x3c>)
 800b614:	f000 f94c 	bl	800b8b0 <LST_is_empty>
 800b618:	4603      	mov	r3, r0
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d0ea      	beq.n	800b5f4 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 800b61e:	bf00      	nop
}
 800b620:	3708      	adds	r7, #8
 800b622:	46bd      	mov	sp, r7
 800b624:	bd80      	pop	{r7, pc}
 800b626:	bf00      	nop
 800b628:	200300d0 	.word	0x200300d0
 800b62c:	20000434 	.word	0x20000434

0800b630 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 800b630:	b580      	push	{r7, lr}
 800b632:	b082      	sub	sp, #8
 800b634:	af00      	add	r7, sp, #0
 800b636:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 800b638:	4817      	ldr	r0, [pc, #92]	@ (800b698 <TL_MM_Init+0x68>)
 800b63a:	f000 f929 	bl	800b890 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800b63e:	4817      	ldr	r0, [pc, #92]	@ (800b69c <TL_MM_Init+0x6c>)
 800b640:	f000 f926 	bl	800b890 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800b644:	4b16      	ldr	r3, [pc, #88]	@ (800b6a0 <TL_MM_Init+0x70>)
 800b646:	691b      	ldr	r3, [r3, #16]
 800b648:	4a16      	ldr	r2, [pc, #88]	@ (800b6a4 <TL_MM_Init+0x74>)
 800b64a:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 800b64c:	4b15      	ldr	r3, [pc, #84]	@ (800b6a4 <TL_MM_Init+0x74>)
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	687a      	ldr	r2, [r7, #4]
 800b652:	6892      	ldr	r2, [r2, #8]
 800b654:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800b656:	4b13      	ldr	r3, [pc, #76]	@ (800b6a4 <TL_MM_Init+0x74>)
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	687a      	ldr	r2, [r7, #4]
 800b65c:	68d2      	ldr	r2, [r2, #12]
 800b65e:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800b660:	4b10      	ldr	r3, [pc, #64]	@ (800b6a4 <TL_MM_Init+0x74>)
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	4a0c      	ldr	r2, [pc, #48]	@ (800b698 <TL_MM_Init+0x68>)
 800b666:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 800b668:	4b0e      	ldr	r3, [pc, #56]	@ (800b6a4 <TL_MM_Init+0x74>)
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	687a      	ldr	r2, [r7, #4]
 800b66e:	6812      	ldr	r2, [r2, #0]
 800b670:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800b672:	4b0c      	ldr	r3, [pc, #48]	@ (800b6a4 <TL_MM_Init+0x74>)
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	687a      	ldr	r2, [r7, #4]
 800b678:	6852      	ldr	r2, [r2, #4]
 800b67a:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 800b67c:	4b09      	ldr	r3, [pc, #36]	@ (800b6a4 <TL_MM_Init+0x74>)
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	687a      	ldr	r2, [r7, #4]
 800b682:	6912      	ldr	r2, [r2, #16]
 800b684:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800b686:	4b07      	ldr	r3, [pc, #28]	@ (800b6a4 <TL_MM_Init+0x74>)
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	687a      	ldr	r2, [r7, #4]
 800b68c:	6952      	ldr	r2, [r2, #20]
 800b68e:	619a      	str	r2, [r3, #24]

  return;
 800b690:	bf00      	nop
}
 800b692:	3708      	adds	r7, #8
 800b694:	46bd      	mov	sp, r7
 800b696:	bd80      	pop	{r7, pc}
 800b698:	200300b8 	.word	0x200300b8
 800b69c:	20000420 	.word	0x20000420
 800b6a0:	20030000 	.word	0x20030000
 800b6a4:	20000438 	.word	0x20000438

0800b6a8 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	b082      	sub	sp, #8
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800b6b0:	6879      	ldr	r1, [r7, #4]
 800b6b2:	4807      	ldr	r0, [pc, #28]	@ (800b6d0 <TL_MM_EvtDone+0x28>)
 800b6b4:	f000 f944 	bl	800b940 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 800b6b8:	6879      	ldr	r1, [r7, #4]
 800b6ba:	2000      	movs	r0, #0
 800b6bc:	f000 f862 	bl	800b784 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800b6c0:	4804      	ldr	r0, [pc, #16]	@ (800b6d4 <TL_MM_EvtDone+0x2c>)
 800b6c2:	f001 fad5 	bl	800cc70 <HW_IPCC_MM_SendFreeBuf>

  return;
 800b6c6:	bf00      	nop
}
 800b6c8:	3708      	adds	r7, #8
 800b6ca:	46bd      	mov	sp, r7
 800b6cc:	bd80      	pop	{r7, pc}
 800b6ce:	bf00      	nop
 800b6d0:	20000420 	.word	0x20000420
 800b6d4:	0800b6d9 	.word	0x0800b6d9

0800b6d8 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 800b6d8:	b580      	push	{r7, lr}
 800b6da:	b082      	sub	sp, #8
 800b6dc:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800b6de:	e00c      	b.n	800b6fa <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800b6e0:	1d3b      	adds	r3, r7, #4
 800b6e2:	4619      	mov	r1, r3
 800b6e4:	480a      	ldr	r0, [pc, #40]	@ (800b710 <SendFreeBuf+0x38>)
 800b6e6:	f000 f972 	bl	800b9ce <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800b6ea:	4b0a      	ldr	r3, [pc, #40]	@ (800b714 <SendFreeBuf+0x3c>)
 800b6ec:	691b      	ldr	r3, [r3, #16]
 800b6ee:	691b      	ldr	r3, [r3, #16]
 800b6f0:	687a      	ldr	r2, [r7, #4]
 800b6f2:	4611      	mov	r1, r2
 800b6f4:	4618      	mov	r0, r3
 800b6f6:	f000 f923 	bl	800b940 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800b6fa:	4805      	ldr	r0, [pc, #20]	@ (800b710 <SendFreeBuf+0x38>)
 800b6fc:	f000 f8d8 	bl	800b8b0 <LST_is_empty>
 800b700:	4603      	mov	r3, r0
 800b702:	2b00      	cmp	r3, #0
 800b704:	d0ec      	beq.n	800b6e0 <SendFreeBuf+0x8>
  }

  return;
 800b706:	bf00      	nop
}
 800b708:	3708      	adds	r7, #8
 800b70a:	46bd      	mov	sp, r7
 800b70c:	bd80      	pop	{r7, pc}
 800b70e:	bf00      	nop
 800b710:	20000420 	.word	0x20000420
 800b714:	20030000 	.word	0x20030000

0800b718 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 800b718:	b580      	push	{r7, lr}
 800b71a:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 800b71c:	4805      	ldr	r0, [pc, #20]	@ (800b734 <TL_TRACES_Init+0x1c>)
 800b71e:	f000 f8b7 	bl	800b890 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800b722:	4b05      	ldr	r3, [pc, #20]	@ (800b738 <TL_TRACES_Init+0x20>)
 800b724:	695b      	ldr	r3, [r3, #20]
 800b726:	4a03      	ldr	r2, [pc, #12]	@ (800b734 <TL_TRACES_Init+0x1c>)
 800b728:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 800b72a:	f001 faf3 	bl	800cd14 <HW_IPCC_TRACES_Init>

  return;
 800b72e:	bf00      	nop
}
 800b730:	bd80      	pop	{r7, pc}
 800b732:	bf00      	nop
 800b734:	200300c0 	.word	0x200300c0
 800b738:	20030000 	.word	0x20030000

0800b73c <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 800b73c:	b580      	push	{r7, lr}
 800b73e:	b082      	sub	sp, #8
 800b740:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800b742:	e008      	b.n	800b756 <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800b744:	1d3b      	adds	r3, r7, #4
 800b746:	4619      	mov	r1, r3
 800b748:	4808      	ldr	r0, [pc, #32]	@ (800b76c <HW_IPCC_TRACES_EvtNot+0x30>)
 800b74a:	f000 f940 	bl	800b9ce <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	4618      	mov	r0, r3
 800b752:	f000 f80d 	bl	800b770 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800b756:	4805      	ldr	r0, [pc, #20]	@ (800b76c <HW_IPCC_TRACES_EvtNot+0x30>)
 800b758:	f000 f8aa 	bl	800b8b0 <LST_is_empty>
 800b75c:	4603      	mov	r3, r0
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d0f0      	beq.n	800b744 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800b762:	bf00      	nop
}
 800b764:	3708      	adds	r7, #8
 800b766:	46bd      	mov	sp, r7
 800b768:	bd80      	pop	{r7, pc}
 800b76a:	bf00      	nop
 800b76c:	200300c0 	.word	0x200300c0

0800b770 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 800b770:	b480      	push	{r7}
 800b772:	b083      	sub	sp, #12
 800b774:	af00      	add	r7, sp, #0
 800b776:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 800b778:	bf00      	nop
 800b77a:	370c      	adds	r7, #12
 800b77c:	46bd      	mov	sp, r7
 800b77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b782:	4770      	bx	lr

0800b784 <OutputDbgTrace>:

/******************************************************************************
* DEBUG INFORMATION
******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 800b784:	b480      	push	{r7}
 800b786:	b087      	sub	sp, #28
 800b788:	af00      	add	r7, sp, #0
 800b78a:	4603      	mov	r3, r0
 800b78c:	6039      	str	r1, [r7, #0]
 800b78e:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;
  TL_AclDataPacket_t *p_acldata_packet; 
  TL_EvtSerial_t *p_cmd_rsp_packet;
  
  switch(packet_type)
 800b790:	79fb      	ldrb	r3, [r7, #7]
 800b792:	2b08      	cmp	r3, #8
 800b794:	d84c      	bhi.n	800b830 <OutputDbgTrace+0xac>
 800b796:	a201      	add	r2, pc, #4	@ (adr r2, 800b79c <OutputDbgTrace+0x18>)
 800b798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b79c:	0800b7c1 	.word	0x0800b7c1
 800b7a0:	0800b7e5 	.word	0x0800b7e5
 800b7a4:	0800b7f1 	.word	0x0800b7f1
 800b7a8:	0800b7eb 	.word	0x0800b7eb
 800b7ac:	0800b831 	.word	0x0800b831
 800b7b0:	0800b805 	.word	0x0800b805
 800b7b4:	0800b811 	.word	0x0800b811
 800b7b8:	0800b817 	.word	0x0800b817
 800b7bc:	0800b825 	.word	0x0800b825
  {
  case TL_MB_MM_RELEASE_BUFFER:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800b7c0:	683b      	ldr	r3, [r7, #0]
 800b7c2:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 800b7c4:	697b      	ldr	r3, [r7, #20]
 800b7c6:	7a5b      	ldrb	r3, [r3, #9]
 800b7c8:	2bff      	cmp	r3, #255	@ 0xff
 800b7ca:	d005      	beq.n	800b7d8 <OutputDbgTrace+0x54>
 800b7cc:	2bff      	cmp	r3, #255	@ 0xff
 800b7ce:	dc05      	bgt.n	800b7dc <OutputDbgTrace+0x58>
 800b7d0:	2b0e      	cmp	r3, #14
 800b7d2:	d005      	beq.n	800b7e0 <OutputDbgTrace+0x5c>
 800b7d4:	2b0f      	cmp	r3, #15
      break;
      
    default:
      TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
      TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
      break;
 800b7d6:	e001      	b.n	800b7dc <OutputDbgTrace+0x58>
      break;
 800b7d8:	bf00      	nop
 800b7da:	e02a      	b.n	800b832 <OutputDbgTrace+0xae>
      break;
 800b7dc:	bf00      	nop
 800b7de:	e028      	b.n	800b832 <OutputDbgTrace+0xae>
      break;
 800b7e0:	bf00      	nop
    }
    
    TL_MM_DBG_MSG("\r\n");
    break;
 800b7e2:	e026      	b.n	800b832 <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800b7e4:	683b      	ldr	r3, [r7, #0]
 800b7e6:	60fb      	str	r3, [r7, #12]
      TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 800b7e8:	e023      	b.n	800b832 <OutputDbgTrace+0xae>
    
  case TL_MB_ACL_DATA:
    (void)p_acldata_packet;
    p_acldata_packet = (TL_AclDataPacket_t*)buffer;
 800b7ea:	683b      	ldr	r3, [r7, #0]
 800b7ec:	60bb      	str	r3, [r7, #8]
    TL_HCI_CMD_DBG_MSG(" payload:");
    TL_HCI_CMD_DBG_BUF(p_acldata_packet->AclDataSerial.acl_data, p_acldata_packet->AclDataSerial.length, "");
  }*/
    TL_HCI_CMD_DBG_MSG("\r\n");
    /*TL_HCI_CMD_DBG_RAW(&p_acldata_packet->AclDataSerial, p_acldata_packet->AclDataSerial.length+TL_CMD_HDR_SIZE);*/
    break;
 800b7ee:	e020      	b.n	800b832 <OutputDbgTrace+0xae>
    TL_HCI_CMD_DBG_MSG(" ACL Data Tx Ack received")
      TL_HCI_CMD_DBG_MSG("\r\n");
    break;
    
  case TL_MB_BLE_CMD_RSP:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800b7f0:	683b      	ldr	r3, [r7, #0]
 800b7f2:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 800b7f4:	697b      	ldr	r3, [r7, #20]
 800b7f6:	7a5b      	ldrb	r3, [r3, #9]
 800b7f8:	2b0e      	cmp	r3, #14
 800b7fa:	d001      	beq.n	800b800 <OutputDbgTrace+0x7c>
 800b7fc:	2b0f      	cmp	r3, #15
      }
      break;
      
    default:
      TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
      break;
 800b7fe:	e000      	b.n	800b802 <OutputDbgTrace+0x7e>
      break;
 800b800:	bf00      	nop
    }
    
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 800b802:	e016      	b.n	800b832 <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800b804:	683b      	ldr	r3, [r7, #0]
 800b806:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800b808:	697b      	ldr	r3, [r7, #20]
 800b80a:	7a5b      	ldrb	r3, [r3, #9]
 800b80c:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_HCI_EVT_DBG_MSG("\r\n");
    
    TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 800b80e:	e010      	b.n	800b832 <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800b810:	683b      	ldr	r3, [r7, #0]
 800b812:	60fb      	str	r3, [r7, #12]
      TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 800b814:	e00d      	b.n	800b832 <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD_RSP:
    p_cmd_rsp_packet = (TL_EvtSerial_t*)buffer;
 800b816:	683b      	ldr	r3, [r7, #0]
 800b818:	613b      	str	r3, [r7, #16]
    switch(p_cmd_rsp_packet->evt.evtcode)
 800b81a:	693b      	ldr	r3, [r7, #16]
 800b81c:	785b      	ldrb	r3, [r3, #1]
 800b81e:	2b0e      	cmp	r3, #14
      }
      break;
      
    default:
      TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_cmd_rsp_packet->evt.evtcode);
      break;
 800b820:	bf00      	nop
    }
    
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_rsp_packet->evt, p_cmd_rsp_packet->evt.plen+TL_EVT_HDR_SIZE);
    break;
 800b822:	e006      	b.n	800b832 <OutputDbgTrace+0xae>
    
  case  TL_MB_SYS_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800b824:	683b      	ldr	r3, [r7, #0]
 800b826:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800b828:	697b      	ldr	r3, [r7, #20]
 800b82a:	7a5b      	ldrb	r3, [r3, #9]
 800b82c:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_SHCI_EVT_DBG_MSG("\r\n");
    
    TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 800b82e:	e000      	b.n	800b832 <OutputDbgTrace+0xae>
    
  default:
    break;
 800b830:	bf00      	nop
  }
  
  return;
 800b832:	bf00      	nop
}
 800b834:	371c      	adds	r7, #28
 800b836:	46bd      	mov	sp, r7
 800b838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b83c:	4770      	bx	lr
 800b83e:	bf00      	nop

0800b840 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800b840:	b480      	push	{r7}
 800b842:	b085      	sub	sp, #20
 800b844:	af00      	add	r7, sp, #0
 800b846:	4603      	mov	r3, r0
 800b848:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800b84a:	4b0f      	ldr	r3, [pc, #60]	@ (800b888 <OTP_Read+0x48>)
 800b84c:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800b84e:	e002      	b.n	800b856 <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	3b08      	subs	r3, #8
 800b854:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	3307      	adds	r3, #7
 800b85a:	781b      	ldrb	r3, [r3, #0]
 800b85c:	79fa      	ldrb	r2, [r7, #7]
 800b85e:	429a      	cmp	r2, r3
 800b860:	d003      	beq.n	800b86a <OTP_Read+0x2a>
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	4a09      	ldr	r2, [pc, #36]	@ (800b88c <OTP_Read+0x4c>)
 800b866:	4293      	cmp	r3, r2
 800b868:	d1f2      	bne.n	800b850 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	3307      	adds	r3, #7
 800b86e:	781b      	ldrb	r3, [r3, #0]
 800b870:	79fa      	ldrb	r2, [r7, #7]
 800b872:	429a      	cmp	r2, r3
 800b874:	d001      	beq.n	800b87a <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800b876:	2300      	movs	r3, #0
 800b878:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800b87a:	68fb      	ldr	r3, [r7, #12]
}
 800b87c:	4618      	mov	r0, r3
 800b87e:	3714      	adds	r7, #20
 800b880:	46bd      	mov	sp, r7
 800b882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b886:	4770      	bx	lr
 800b888:	1fff73f8 	.word	0x1fff73f8
 800b88c:	1fff7000 	.word	0x1fff7000

0800b890 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800b890:	b480      	push	{r7}
 800b892:	b083      	sub	sp, #12
 800b894:	af00      	add	r7, sp, #0
 800b896:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	687a      	ldr	r2, [r7, #4]
 800b89c:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	687a      	ldr	r2, [r7, #4]
 800b8a2:	605a      	str	r2, [r3, #4]
}
 800b8a4:	bf00      	nop
 800b8a6:	370c      	adds	r7, #12
 800b8a8:	46bd      	mov	sp, r7
 800b8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ae:	4770      	bx	lr

0800b8b0 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800b8b0:	b480      	push	{r7}
 800b8b2:	b087      	sub	sp, #28
 800b8b4:	af00      	add	r7, sp, #0
 800b8b6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b8b8:	f3ef 8310 	mrs	r3, PRIMASK
 800b8bc:	60fb      	str	r3, [r7, #12]
  return(result);
 800b8be:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b8c0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800b8c2:	b672      	cpsid	i
}
 800b8c4:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	687a      	ldr	r2, [r7, #4]
 800b8cc:	429a      	cmp	r2, r3
 800b8ce:	d102      	bne.n	800b8d6 <LST_is_empty+0x26>
  {
    return_value = TRUE;
 800b8d0:	2301      	movs	r3, #1
 800b8d2:	75fb      	strb	r3, [r7, #23]
 800b8d4:	e001      	b.n	800b8da <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	75fb      	strb	r3, [r7, #23]
 800b8da:	693b      	ldr	r3, [r7, #16]
 800b8dc:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b8de:	68bb      	ldr	r3, [r7, #8]
 800b8e0:	f383 8810 	msr	PRIMASK, r3
}
 800b8e4:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800b8e6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b8e8:	4618      	mov	r0, r3
 800b8ea:	371c      	adds	r7, #28
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f2:	4770      	bx	lr

0800b8f4 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800b8f4:	b480      	push	{r7}
 800b8f6:	b087      	sub	sp, #28
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	6078      	str	r0, [r7, #4]
 800b8fc:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b8fe:	f3ef 8310 	mrs	r3, PRIMASK
 800b902:	60fb      	str	r3, [r7, #12]
  return(result);
 800b904:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b906:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b908:	b672      	cpsid	i
}
 800b90a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	681a      	ldr	r2, [r3, #0]
 800b910:	683b      	ldr	r3, [r7, #0]
 800b912:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800b914:	683b      	ldr	r3, [r7, #0]
 800b916:	687a      	ldr	r2, [r7, #4]
 800b918:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	683a      	ldr	r2, [r7, #0]
 800b91e:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800b920:	683b      	ldr	r3, [r7, #0]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	683a      	ldr	r2, [r7, #0]
 800b926:	605a      	str	r2, [r3, #4]
 800b928:	697b      	ldr	r3, [r7, #20]
 800b92a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b92c:	693b      	ldr	r3, [r7, #16]
 800b92e:	f383 8810 	msr	PRIMASK, r3
}
 800b932:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800b934:	bf00      	nop
 800b936:	371c      	adds	r7, #28
 800b938:	46bd      	mov	sp, r7
 800b93a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b93e:	4770      	bx	lr

0800b940 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800b940:	b480      	push	{r7}
 800b942:	b087      	sub	sp, #28
 800b944:	af00      	add	r7, sp, #0
 800b946:	6078      	str	r0, [r7, #4]
 800b948:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b94a:	f3ef 8310 	mrs	r3, PRIMASK
 800b94e:	60fb      	str	r3, [r7, #12]
  return(result);
 800b950:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b952:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b954:	b672      	cpsid	i
}
 800b956:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800b958:	683b      	ldr	r3, [r7, #0]
 800b95a:	687a      	ldr	r2, [r7, #4]
 800b95c:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	685a      	ldr	r2, [r3, #4]
 800b962:	683b      	ldr	r3, [r7, #0]
 800b964:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	683a      	ldr	r2, [r7, #0]
 800b96a:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800b96c:	683b      	ldr	r3, [r7, #0]
 800b96e:	685b      	ldr	r3, [r3, #4]
 800b970:	683a      	ldr	r2, [r7, #0]
 800b972:	601a      	str	r2, [r3, #0]
 800b974:	697b      	ldr	r3, [r7, #20]
 800b976:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b978:	693b      	ldr	r3, [r7, #16]
 800b97a:	f383 8810 	msr	PRIMASK, r3
}
 800b97e:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800b980:	bf00      	nop
 800b982:	371c      	adds	r7, #28
 800b984:	46bd      	mov	sp, r7
 800b986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b98a:	4770      	bx	lr

0800b98c <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 800b98c:	b480      	push	{r7}
 800b98e:	b087      	sub	sp, #28
 800b990:	af00      	add	r7, sp, #0
 800b992:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b994:	f3ef 8310 	mrs	r3, PRIMASK
 800b998:	60fb      	str	r3, [r7, #12]
  return(result);
 800b99a:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b99c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b99e:	b672      	cpsid	i
}
 800b9a0:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	685b      	ldr	r3, [r3, #4]
 800b9a6:	687a      	ldr	r2, [r7, #4]
 800b9a8:	6812      	ldr	r2, [r2, #0]
 800b9aa:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	687a      	ldr	r2, [r7, #4]
 800b9b2:	6852      	ldr	r2, [r2, #4]
 800b9b4:	605a      	str	r2, [r3, #4]
 800b9b6:	697b      	ldr	r3, [r7, #20]
 800b9b8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b9ba:	693b      	ldr	r3, [r7, #16]
 800b9bc:	f383 8810 	msr	PRIMASK, r3
}
 800b9c0:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800b9c2:	bf00      	nop
 800b9c4:	371c      	adds	r7, #28
 800b9c6:	46bd      	mov	sp, r7
 800b9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9cc:	4770      	bx	lr

0800b9ce <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800b9ce:	b580      	push	{r7, lr}
 800b9d0:	b086      	sub	sp, #24
 800b9d2:	af00      	add	r7, sp, #0
 800b9d4:	6078      	str	r0, [r7, #4]
 800b9d6:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b9d8:	f3ef 8310 	mrs	r3, PRIMASK
 800b9dc:	60fb      	str	r3, [r7, #12]
  return(result);
 800b9de:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b9e0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b9e2:	b672      	cpsid	i
}
 800b9e4:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	681a      	ldr	r2, [r3, #0]
 800b9ea:	683b      	ldr	r3, [r7, #0]
 800b9ec:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	4618      	mov	r0, r3
 800b9f4:	f7ff ffca 	bl	800b98c <LST_remove_node>
 800b9f8:	697b      	ldr	r3, [r7, #20]
 800b9fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b9fc:	693b      	ldr	r3, [r7, #16]
 800b9fe:	f383 8810 	msr	PRIMASK, r3
}
 800ba02:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ba04:	bf00      	nop
 800ba06:	3718      	adds	r7, #24
 800ba08:	46bd      	mov	sp, r7
 800ba0a:	bd80      	pop	{r7, pc}

0800ba0c <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 800ba0c:	b480      	push	{r7}
 800ba0e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 800ba10:	4b03      	ldr	r3, [pc, #12]	@ (800ba20 <LL_FLASH_GetUDN+0x14>)
 800ba12:	681b      	ldr	r3, [r3, #0]
}
 800ba14:	4618      	mov	r0, r3
 800ba16:	46bd      	mov	sp, r7
 800ba18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba1c:	4770      	bx	lr
 800ba1e:	bf00      	nop
 800ba20:	1fff7580 	.word	0x1fff7580

0800ba24 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 800ba24:	b480      	push	{r7}
 800ba26:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 800ba28:	4b03      	ldr	r3, [pc, #12]	@ (800ba38 <LL_FLASH_GetDeviceID+0x14>)
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	b2db      	uxtb	r3, r3
}
 800ba2e:	4618      	mov	r0, r3
 800ba30:	46bd      	mov	sp, r7
 800ba32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba36:	4770      	bx	lr
 800ba38:	1fff7584 	.word	0x1fff7584

0800ba3c <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 800ba3c:	b480      	push	{r7}
 800ba3e:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 800ba40:	4b03      	ldr	r3, [pc, #12]	@ (800ba50 <LL_FLASH_GetSTCompanyID+0x14>)
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	0a1b      	lsrs	r3, r3, #8
}
 800ba46:	4618      	mov	r0, r3
 800ba48:	46bd      	mov	sp, r7
 800ba4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba4e:	4770      	bx	lr
 800ba50:	1fff7584 	.word	0x1fff7584

0800ba54 <APP_BLE_Init>:
extern RTC_HandleTypeDef hrtc;
/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 800ba54:	b5b0      	push	{r4, r5, r7, lr}
 800ba56:	b090      	sub	sp, #64	@ 0x40
 800ba58:	af00      	add	r7, sp, #0
  SHCI_CmdStatus_t status;
#if (RADIO_ACTIVITY_EVENT != 0)
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800ba5a:	2392      	movs	r3, #146	@ 0x92
 800ba5c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* RADIO_ACTIVITY_EVENT != 0 */
  /* USER CODE BEGIN APP_BLE_Init_1 */
  UTIL_SEQ_RegTask( 1<<CFG_TASK_MY_TASK, UTIL_SEQ_RFU, myTask);
 800ba60:	4a2b      	ldr	r2, [pc, #172]	@ (800bb10 <APP_BLE_Init+0xbc>)
 800ba62:	2100      	movs	r1, #0
 800ba64:	2004      	movs	r0, #4
 800ba66:	f001 fb3f 	bl	800d0e8 <UTIL_SEQ_RegTask>
  UTIL_SEQ_SetTask(1 << CFG_TASK_MY_TASK, CFG_SCH_PRIO_0);
 800ba6a:	2100      	movs	r1, #0
 800ba6c:	2004      	movs	r0, #4
 800ba6e:	f001 fb5d 	bl	800d12c <UTIL_SEQ_SetTask>

  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 800ba72:	4b28      	ldr	r3, [pc, #160]	@ (800bb14 <APP_BLE_Init+0xc0>)
 800ba74:	463c      	mov	r4, r7
 800ba76:	461d      	mov	r5, r3
 800ba78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ba7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ba7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ba7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ba80:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ba82:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ba84:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800ba88:	c403      	stmia	r4!, {r0, r1}
 800ba8a:	8022      	strh	r2, [r4, #0]
 800ba8c:	3402      	adds	r4, #2
 800ba8e:	0c13      	lsrs	r3, r2, #16
 800ba90:	7023      	strb	r3, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 800ba92:	f000 f92b 	bl	800bcec <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 800ba96:	2101      	movs	r1, #1
 800ba98:	2002      	movs	r0, #2
 800ba9a:	f001 f973 	bl	800cd84 <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 800ba9e:	4a1e      	ldr	r2, [pc, #120]	@ (800bb18 <APP_BLE_Init+0xc4>)
 800baa0:	2100      	movs	r1, #0
 800baa2:	2002      	movs	r0, #2
 800baa4:	f001 fb20 	bl	800d0e8 <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 800baa8:	463b      	mov	r3, r7
 800baaa:	4618      	mov	r0, r3
 800baac:	f7ff f8ae 	bl	800ac0c <SHCI_C2_BLE_Init>
 800bab0:	4603      	mov	r3, r0
 800bab2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  if (status != SHCI_Success)
 800bab6:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800baba:	2b00      	cmp	r3, #0
 800babc:	d001      	beq.n	800bac2 <APP_BLE_Init+0x6e>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 800babe:	f7f6 fcef 	bl	80024a0 <Error_Handler>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 800bac2:	f000 f929 	bl	800bd18 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 800bac6:	f7fe fffb 	bl	800aac0 <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800baca:	4b14      	ldr	r3, [pc, #80]	@ (800bb1c <APP_BLE_Init+0xc8>)
 800bacc:	2200      	movs	r2, #0
 800bace:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 800bad2:	4b12      	ldr	r3, [pc, #72]	@ (800bb1c <APP_BLE_Init+0xc8>)
 800bad4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800bad8:	82da      	strh	r2, [r3, #22]

  /**
   * From here, all initialization are BLE application specific
   */

  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 800bada:	4a11      	ldr	r2, [pc, #68]	@ (800bb20 <APP_BLE_Init+0xcc>)
 800badc:	2100      	movs	r1, #0
 800bade:	2001      	movs	r0, #1
 800bae0:	f001 fb02 	bl	800d0e8 <UTIL_SEQ_RegTask>

  /**
   * Initialization of ADV - Ad Manufacturer Element - Support OTA Bit Mask
   */
#if (RADIO_ACTIVITY_EVENT != 0)
  ret = aci_hal_set_radio_activity_mask(0x0006);
 800bae4:	2006      	movs	r0, #6
 800bae6:	f7fe fe5f 	bl	800a7a8 <aci_hal_set_radio_activity_mask>
 800baea:	4603      	mov	r3, r0
 800baec:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

  /**
   * Initialize Custom Template Application
   */
  Custom_APP_Init();
 800baf0:	f000 fc0e 	bl	800c310 <Custom_APP_Init>
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 800baf4:	4b09      	ldr	r3, [pc, #36]	@ (800bb1c <APP_BLE_Init+0xc8>)
 800baf6:	2200      	movs	r2, #0
 800baf8:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 800bafa:	4b08      	ldr	r3, [pc, #32]	@ (800bb1c <APP_BLE_Init+0xc8>)
 800bafc:	2200      	movs	r2, #0
 800bafe:	761a      	strb	r2, [r3, #24]

  /**
   * Start to Advertise to be connected by a Client
   */
  Adv_Request(APP_BLE_FAST_ADV);
 800bb00:	2001      	movs	r0, #1
 800bb02:	f000 f9bd 	bl	800be80 <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */

  /* USER CODE END APP_BLE_Init_2 */

  return;
 800bb06:	bf00      	nop
}
 800bb08:	3740      	adds	r7, #64	@ 0x40
 800bb0a:	46bd      	mov	sp, r7
 800bb0c:	bdb0      	pop	{r4, r5, r7, pc}
 800bb0e:	bf00      	nop
 800bb10:	0800c069 	.word	0x0800c069
 800bb14:	0800d460 	.word	0x0800d460
 800bb18:	0800ae29 	.word	0x0800ae29
 800bb1c:	20000444 	.word	0x20000444
 800bb20:	0800bf81 	.word	0x0800bf81

0800bb24 <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 800bb24:	b580      	push	{r7, lr}
 800bb26:	b08c      	sub	sp, #48	@ 0x30
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 800bb2c:	2392      	movs	r3, #146	@ 0x92
 800bb2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* USER CODE BEGIN SVCCTL_App_Notification */

  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	3301      	adds	r3, #1
 800bb36:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch (p_event_pckt->evt)
 800bb38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb3a:	781b      	ldrb	r3, [r3, #0]
 800bb3c:	2bff      	cmp	r3, #255	@ 0xff
 800bb3e:	d062      	beq.n	800bc06 <SVCCTL_App_Notification+0xe2>
 800bb40:	2bff      	cmp	r3, #255	@ 0xff
 800bb42:	f300 80c3 	bgt.w	800bccc <SVCCTL_App_Notification+0x1a8>
 800bb46:	2b3e      	cmp	r3, #62	@ 0x3e
 800bb48:	d02e      	beq.n	800bba8 <SVCCTL_App_Notification+0x84>
 800bb4a:	2b3e      	cmp	r3, #62	@ 0x3e
 800bb4c:	f300 80be 	bgt.w	800bccc <SVCCTL_App_Notification+0x1a8>
 800bb50:	2b05      	cmp	r3, #5
 800bb52:	d002      	beq.n	800bb5a <SVCCTL_App_Notification+0x36>
 800bb54:	2b10      	cmp	r3, #16
 800bb56:	d023      	beq.n	800bba0 <SVCCTL_App_Notification+0x7c>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 800bb58:	e0b8      	b.n	800bccc <SVCCTL_App_Notification+0x1a8>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 800bb5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb5c:	3302      	adds	r3, #2
 800bb5e:	60fb      	str	r3, [r7, #12]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800bb66:	b29a      	uxth	r2, r3
 800bb68:	4b5c      	ldr	r3, [pc, #368]	@ (800bcdc <SVCCTL_App_Notification+0x1b8>)
 800bb6a:	8adb      	ldrh	r3, [r3, #22]
 800bb6c:	429a      	cmp	r2, r3
 800bb6e:	d106      	bne.n	800bb7e <SVCCTL_App_Notification+0x5a>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 800bb70:	4b5a      	ldr	r3, [pc, #360]	@ (800bcdc <SVCCTL_App_Notification+0x1b8>)
 800bb72:	2200      	movs	r2, #0
 800bb74:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800bb76:	4b59      	ldr	r3, [pc, #356]	@ (800bcdc <SVCCTL_App_Notification+0x1b8>)
 800bb78:	2200      	movs	r2, #0
 800bb7a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
      Adv_Request(APP_BLE_FAST_ADV);
 800bb7e:	2001      	movs	r0, #1
 800bb80:	f000 f97e 	bl	800be80 <Adv_Request>
      HandleNotification.Custom_Evt_Opcode = CUSTOM_DISCON_HANDLE_EVT;
 800bb84:	4b56      	ldr	r3, [pc, #344]	@ (800bce0 <SVCCTL_App_Notification+0x1bc>)
 800bb86:	2201      	movs	r2, #1
 800bb88:	701a      	strb	r2, [r3, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800bb8a:	4b54      	ldr	r3, [pc, #336]	@ (800bcdc <SVCCTL_App_Notification+0x1b8>)
 800bb8c:	8ada      	ldrh	r2, [r3, #22]
 800bb8e:	4b54      	ldr	r3, [pc, #336]	@ (800bce0 <SVCCTL_App_Notification+0x1bc>)
 800bb90:	805a      	strh	r2, [r3, #2]
      Custom_APP_Notification(&HandleNotification);
 800bb92:	4853      	ldr	r0, [pc, #332]	@ (800bce0 <SVCCTL_App_Notification+0x1bc>)
 800bb94:	f000 fba8 	bl	800c2e8 <Custom_APP_Notification>
      connection_status = 0;
 800bb98:	4b52      	ldr	r3, [pc, #328]	@ (800bce4 <SVCCTL_App_Notification+0x1c0>)
 800bb9a:	2200      	movs	r2, #0
 800bb9c:	701a      	strb	r2, [r3, #0]
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 800bb9e:	e098      	b.n	800bcd2 <SVCCTL_App_Notification+0x1ae>
      p_hardware_error_event = (hci_hardware_error_event_rp0 *)p_event_pckt->data;
 800bba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bba2:	3302      	adds	r3, #2
 800bba4:	613b      	str	r3, [r7, #16]
      break; /* HCI_HARDWARE_ERROR_EVT_CODE */
 800bba6:	e094      	b.n	800bcd2 <SVCCTL_App_Notification+0x1ae>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 800bba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbaa:	3302      	adds	r3, #2
 800bbac:	61bb      	str	r3, [r7, #24]
      switch (p_meta_evt->subevent)
 800bbae:	69bb      	ldr	r3, [r7, #24]
 800bbb0:	781b      	ldrb	r3, [r3, #0]
 800bbb2:	2b01      	cmp	r3, #1
 800bbb4:	d001      	beq.n	800bbba <SVCCTL_App_Notification+0x96>
 800bbb6:	2b03      	cmp	r3, #3
          break;
 800bbb8:	e024      	b.n	800bc04 <SVCCTL_App_Notification+0xe0>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 800bbba:	69bb      	ldr	r3, [r7, #24]
 800bbbc:	3301      	adds	r3, #1
 800bbbe:	617b      	str	r3, [r7, #20]
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 800bbc0:	4b46      	ldr	r3, [pc, #280]	@ (800bcdc <SVCCTL_App_Notification+0x1b8>)
 800bbc2:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800bbc6:	2b04      	cmp	r3, #4
 800bbc8:	d104      	bne.n	800bbd4 <SVCCTL_App_Notification+0xb0>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 800bbca:	4b44      	ldr	r3, [pc, #272]	@ (800bcdc <SVCCTL_App_Notification+0x1b8>)
 800bbcc:	2206      	movs	r2, #6
 800bbce:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 800bbd2:	e003      	b.n	800bbdc <SVCCTL_App_Notification+0xb8>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 800bbd4:	4b41      	ldr	r3, [pc, #260]	@ (800bcdc <SVCCTL_App_Notification+0x1b8>)
 800bbd6:	2205      	movs	r2, #5
 800bbd8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 800bbdc:	697b      	ldr	r3, [r7, #20]
 800bbde:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800bbe2:	b29a      	uxth	r2, r3
 800bbe4:	4b3d      	ldr	r3, [pc, #244]	@ (800bcdc <SVCCTL_App_Notification+0x1b8>)
 800bbe6:	82da      	strh	r2, [r3, #22]
          HandleNotification.Custom_Evt_Opcode = CUSTOM_CONN_HANDLE_EVT;
 800bbe8:	4b3d      	ldr	r3, [pc, #244]	@ (800bce0 <SVCCTL_App_Notification+0x1bc>)
 800bbea:	2200      	movs	r2, #0
 800bbec:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800bbee:	4b3b      	ldr	r3, [pc, #236]	@ (800bcdc <SVCCTL_App_Notification+0x1b8>)
 800bbf0:	8ada      	ldrh	r2, [r3, #22]
 800bbf2:	4b3b      	ldr	r3, [pc, #236]	@ (800bce0 <SVCCTL_App_Notification+0x1bc>)
 800bbf4:	805a      	strh	r2, [r3, #2]
          Custom_APP_Notification(&HandleNotification);
 800bbf6:	483a      	ldr	r0, [pc, #232]	@ (800bce0 <SVCCTL_App_Notification+0x1bc>)
 800bbf8:	f000 fb76 	bl	800c2e8 <Custom_APP_Notification>
          connection_status = 1;
 800bbfc:	4b39      	ldr	r3, [pc, #228]	@ (800bce4 <SVCCTL_App_Notification+0x1c0>)
 800bbfe:	2201      	movs	r2, #1
 800bc00:	701a      	strb	r2, [r3, #0]
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 800bc02:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 800bc04:	e065      	b.n	800bcd2 <SVCCTL_App_Notification+0x1ae>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 800bc06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc08:	3302      	adds	r3, #2
 800bc0a:	627b      	str	r3, [r7, #36]	@ 0x24
      switch (p_blecore_evt->ecode)
 800bc0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc0e:	881b      	ldrh	r3, [r3, #0]
 800bc10:	b29b      	uxth	r3, r3
 800bc12:	f640 420e 	movw	r2, #3086	@ 0xc0e
 800bc16:	4293      	cmp	r3, r2
 800bc18:	d048      	beq.n	800bcac <SVCCTL_App_Notification+0x188>
 800bc1a:	f640 420e 	movw	r2, #3086	@ 0xc0e
 800bc1e:	4293      	cmp	r3, r2
 800bc20:	dc56      	bgt.n	800bcd0 <SVCCTL_App_Notification+0x1ac>
 800bc22:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bc26:	d04b      	beq.n	800bcc0 <SVCCTL_App_Notification+0x19c>
 800bc28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bc2c:	dc50      	bgt.n	800bcd0 <SVCCTL_App_Notification+0x1ac>
 800bc2e:	f240 420a 	movw	r2, #1034	@ 0x40a
 800bc32:	4293      	cmp	r3, r2
 800bc34:	dc4c      	bgt.n	800bcd0 <SVCCTL_App_Notification+0x1ac>
 800bc36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bc3a:	dc04      	bgt.n	800bc46 <SVCCTL_App_Notification+0x122>
 800bc3c:	2b04      	cmp	r3, #4
 800bc3e:	d041      	beq.n	800bcc4 <SVCCTL_App_Notification+0x1a0>
 800bc40:	2b06      	cmp	r3, #6
 800bc42:	d039      	beq.n	800bcb8 <SVCCTL_App_Notification+0x194>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800bc44:	e044      	b.n	800bcd0 <SVCCTL_App_Notification+0x1ac>
      switch (p_blecore_evt->ecode)
 800bc46:	f2a3 4301 	subw	r3, r3, #1025	@ 0x401
 800bc4a:	2b09      	cmp	r3, #9
 800bc4c:	d840      	bhi.n	800bcd0 <SVCCTL_App_Notification+0x1ac>
 800bc4e:	a201      	add	r2, pc, #4	@ (adr r2, 800bc54 <SVCCTL_App_Notification+0x130>)
 800bc50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc54:	0800bca5 	.word	0x0800bca5
 800bc58:	0800bc7d 	.word	0x0800bc7d
 800bc5c:	0800bcd1 	.word	0x0800bcd1
 800bc60:	0800bcd1 	.word	0x0800bcd1
 800bc64:	0800bcd1 	.word	0x0800bcd1
 800bc68:	0800bcd1 	.word	0x0800bcd1
 800bc6c:	0800bcc9 	.word	0x0800bcc9
 800bc70:	0800bcd1 	.word	0x0800bcd1
 800bc74:	0800bc91 	.word	0x0800bc91
 800bc78:	0800bcc9 	.word	0x0800bcc9
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, CFG_FIXED_PIN);
 800bc7c:	4b17      	ldr	r3, [pc, #92]	@ (800bcdc <SVCCTL_App_Notification+0x1b8>)
 800bc7e:	8adb      	ldrh	r3, [r3, #22]
 800bc80:	4919      	ldr	r1, [pc, #100]	@ (800bce8 <SVCCTL_App_Notification+0x1c4>)
 800bc82:	4618      	mov	r0, r3
 800bc84:	f7fd ff92 	bl	8009bac <aci_gap_pass_key_resp>
 800bc88:	4603      	mov	r3, r0
 800bc8a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          break;
 800bc8e:	e01c      	b.n	800bcca <SVCCTL_App_Notification+0x1a6>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES);
 800bc90:	4b12      	ldr	r3, [pc, #72]	@ (800bcdc <SVCCTL_App_Notification+0x1b8>)
 800bc92:	8adb      	ldrh	r3, [r3, #22]
 800bc94:	2101      	movs	r1, #1
 800bc96:	4618      	mov	r0, r3
 800bc98:	f7fe f932 	bl	8009f00 <aci_gap_numeric_comparison_value_confirm_yesno>
 800bc9c:	4603      	mov	r3, r0
 800bc9e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          break;
 800bca2:	e012      	b.n	800bcca <SVCCTL_App_Notification+0x1a6>
          p_pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 800bca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bca6:	3302      	adds	r3, #2
 800bca8:	623b      	str	r3, [r7, #32]
          break;
 800bcaa:	e00e      	b.n	800bcca <SVCCTL_App_Notification+0x1a6>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 800bcac:	4b0b      	ldr	r3, [pc, #44]	@ (800bcdc <SVCCTL_App_Notification+0x1b8>)
 800bcae:	8adb      	ldrh	r3, [r3, #22]
 800bcb0:	4618      	mov	r0, r3
 800bcb2:	f7fe fc38 	bl	800a526 <aci_gatt_confirm_indication>
        break;
 800bcb6:	e008      	b.n	800bcca <SVCCTL_App_Notification+0x1a6>
	      p_warning_event = (aci_hal_warning_event_rp0 *)p_blecore_evt->data;
 800bcb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcba:	3302      	adds	r3, #2
 800bcbc:	61fb      	str	r3, [r7, #28]
          break;
 800bcbe:	e004      	b.n	800bcca <SVCCTL_App_Notification+0x1a6>
          break;
 800bcc0:	bf00      	nop
 800bcc2:	e005      	b.n	800bcd0 <SVCCTL_App_Notification+0x1ac>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 800bcc4:	bf00      	nop
 800bcc6:	e003      	b.n	800bcd0 <SVCCTL_App_Notification+0x1ac>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 800bcc8:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800bcca:	e001      	b.n	800bcd0 <SVCCTL_App_Notification+0x1ac>
      break;
 800bccc:	bf00      	nop
 800bcce:	e000      	b.n	800bcd2 <SVCCTL_App_Notification+0x1ae>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800bcd0:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 800bcd2:	2301      	movs	r3, #1
}
 800bcd4:	4618      	mov	r0, r3
 800bcd6:	3730      	adds	r7, #48	@ 0x30
 800bcd8:	46bd      	mov	sp, r7
 800bcda:	bd80      	pop	{r7, pc}
 800bcdc:	20000444 	.word	0x20000444
 800bce0:	200004c8 	.word	0x200004c8
 800bce4:	200004cc 	.word	0x200004cc
 800bce8:	0001b207 	.word	0x0001b207

0800bcec <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 800bcec:	b580      	push	{r7, lr}
 800bcee:	b082      	sub	sp, #8
 800bcf0:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 800bcf2:	4b06      	ldr	r3, [pc, #24]	@ (800bd0c <Ble_Tl_Init+0x20>)
 800bcf4:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 800bcf6:	4b06      	ldr	r3, [pc, #24]	@ (800bd10 <Ble_Tl_Init+0x24>)
 800bcf8:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 800bcfa:	463b      	mov	r3, r7
 800bcfc:	4619      	mov	r1, r3
 800bcfe:	4805      	ldr	r0, [pc, #20]	@ (800bd14 <Ble_Tl_Init+0x28>)
 800bd00:	f7ff f876 	bl	800adf0 <hci_init>

  return;
 800bd04:	bf00      	nop
}
 800bd06:	3708      	adds	r7, #8
 800bd08:	46bd      	mov	sp, r7
 800bd0a:	bd80      	pop	{r7, pc}
 800bd0c:	200300d8 	.word	0x200300d8
 800bd10:	0800c031 	.word	0x0800c031
 800bd14:	0800bff9 	.word	0x0800bff9

0800bd18 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 800bd18:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bd1a:	b08d      	sub	sp, #52	@ 0x34
 800bd1c:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 800bd1e:	2300      	movs	r3, #0
 800bd20:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800bd22:	2392      	movs	r3, #146	@ 0x92
 800bd24:	75fb      	strb	r3, [r7, #23]

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 800bd26:	f7fe fd93 	bl	800a850 <hci_reset>
 800bd2a:	4603      	mov	r3, r0
 800bd2c:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 800bd2e:	f000 f8e3 	bl	800bef8 <BleGetBdAddress>
 800bd32:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, CONFIG_DATA_PUBLIC_ADDRESS_LEN, (uint8_t*) p_bd_addr);
 800bd34:	693a      	ldr	r2, [r7, #16]
 800bd36:	2106      	movs	r1, #6
 800bd38:	2000      	movs	r0, #0
 800bd3a:	f7fe fc49 	bl	800a5d0 <aci_hal_write_config_data>
 800bd3e:	4603      	mov	r3, r0
 800bd40:	75fb      	strb	r3, [r7, #23]
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 800bd42:	4a4a      	ldr	r2, [pc, #296]	@ (800be6c <Ble_Hci_Gap_Gatt_Init+0x154>)
 800bd44:	2110      	movs	r1, #16
 800bd46:	2018      	movs	r0, #24
 800bd48:	f7fe fc42 	bl	800a5d0 <aci_hal_write_config_data>
 800bd4c:	4603      	mov	r3, r0
 800bd4e:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 800bd50:	4a47      	ldr	r2, [pc, #284]	@ (800be70 <Ble_Hci_Gap_Gatt_Init+0x158>)
 800bd52:	2110      	movs	r1, #16
 800bd54:	2008      	movs	r0, #8
 800bd56:	f7fe fc3b 	bl	800a5d0 <aci_hal_write_config_data>
 800bd5a:	4603      	mov	r3, r0
 800bd5c:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 800bd5e:	2118      	movs	r1, #24
 800bd60:	2001      	movs	r0, #1
 800bd62:	f7fe fcba 	bl	800a6da <aci_hal_set_tx_power_level>
 800bd66:	4603      	mov	r3, r0
 800bd68:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 800bd6a:	f7fe f930 	bl	8009fce <aci_gatt_init>
 800bd6e:	4603      	mov	r3, r0
 800bd70:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 800bd72:	2300      	movs	r3, #0
 800bd74:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 800bd76:	7bfb      	ldrb	r3, [r7, #15]
 800bd78:	f043 0301 	orr.w	r3, r3, #1
 800bd7c:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 800bd7e:	7bfb      	ldrb	r3, [r7, #15]
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d01f      	beq.n	800bdc4 <Ble_Hci_Gap_Gatt_Init+0xac>
  {
    const char *name = CFG_GAP_DEVICE_NAME;
 800bd84:	4b3b      	ldr	r3, [pc, #236]	@ (800be74 <Ble_Hci_Gap_Gatt_Init+0x15c>)
 800bd86:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 800bd88:	1dba      	adds	r2, r7, #6
 800bd8a:	7bf8      	ldrb	r0, [r7, #15]
 800bd8c:	1cbb      	adds	r3, r7, #2
 800bd8e:	9301      	str	r3, [sp, #4]
 800bd90:	1d3b      	adds	r3, r7, #4
 800bd92:	9300      	str	r3, [sp, #0]
 800bd94:	4613      	mov	r3, r2
 800bd96:	2208      	movs	r2, #8
 800bd98:	2100      	movs	r1, #0
 800bd9a:	f7fd ff6e 	bl	8009c7a <aci_gap_init>
 800bd9e:	4603      	mov	r3, r0
 800bda0:	75fb      	strb	r3, [r7, #23]
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 800bda2:	88fc      	ldrh	r4, [r7, #6]
 800bda4:	88bd      	ldrh	r5, [r7, #4]
 800bda6:	68b8      	ldr	r0, [r7, #8]
 800bda8:	f7f4 f9ea 	bl	8000180 <strlen>
 800bdac:	4603      	mov	r3, r0
 800bdae:	b2da      	uxtb	r2, r3
 800bdb0:	68bb      	ldr	r3, [r7, #8]
 800bdb2:	9300      	str	r3, [sp, #0]
 800bdb4:	4613      	mov	r3, r2
 800bdb6:	2200      	movs	r2, #0
 800bdb8:	4629      	mov	r1, r5
 800bdba:	4620      	mov	r0, r4
 800bdbc:	f7fe fb0a 	bl	800a3d4 <aci_gatt_update_char_value>
 800bdc0:	4603      	mov	r3, r0
 800bdc2:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 800bdc4:	88f8      	ldrh	r0, [r7, #6]
 800bdc6:	8879      	ldrh	r1, [r7, #2]
 800bdc8:	463b      	mov	r3, r7
 800bdca:	9300      	str	r3, [sp, #0]
 800bdcc:	2302      	movs	r3, #2
 800bdce:	2200      	movs	r2, #0
 800bdd0:	f7fe fb00 	bl	800a3d4 <aci_gatt_update_char_value>
 800bdd4:	4603      	mov	r3, r0
 800bdd6:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 800bdd8:	2202      	movs	r2, #2
 800bdda:	2102      	movs	r1, #2
 800bddc:	2000      	movs	r0, #0
 800bdde:	f7fe fd5b 	bl	800a898 <hci_le_set_default_phy>
 800bde2:	4603      	mov	r3, r0
 800bde4:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 800bde6:	4b24      	ldr	r3, [pc, #144]	@ (800be78 <Ble_Hci_Gap_Gatt_Init+0x160>)
 800bde8:	2201      	movs	r2, #1
 800bdea:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 800bdec:	4b22      	ldr	r3, [pc, #136]	@ (800be78 <Ble_Hci_Gap_Gatt_Init+0x160>)
 800bdee:	781b      	ldrb	r3, [r3, #0]
 800bdf0:	4618      	mov	r0, r3
 800bdf2:	f7fd fdc3 	bl	800997c <aci_gap_set_io_capability>
 800bdf6:	4603      	mov	r3, r0
 800bdf8:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 800bdfa:	4b1f      	ldr	r3, [pc, #124]	@ (800be78 <Ble_Hci_Gap_Gatt_Init+0x160>)
 800bdfc:	2201      	movs	r2, #1
 800bdfe:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 800be00:	4b1d      	ldr	r3, [pc, #116]	@ (800be78 <Ble_Hci_Gap_Gatt_Init+0x160>)
 800be02:	2208      	movs	r2, #8
 800be04:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 800be06:	4b1c      	ldr	r3, [pc, #112]	@ (800be78 <Ble_Hci_Gap_Gatt_Init+0x160>)
 800be08:	2210      	movs	r2, #16
 800be0a:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 800be0c:	4b1a      	ldr	r3, [pc, #104]	@ (800be78 <Ble_Hci_Gap_Gatt_Init+0x160>)
 800be0e:	2200      	movs	r2, #0
 800be10:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 800be12:	4b19      	ldr	r3, [pc, #100]	@ (800be78 <Ble_Hci_Gap_Gatt_Init+0x160>)
 800be14:	4a19      	ldr	r2, [pc, #100]	@ (800be7c <Ble_Hci_Gap_Gatt_Init+0x164>)
 800be16:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 800be18:	4b17      	ldr	r3, [pc, #92]	@ (800be78 <Ble_Hci_Gap_Gatt_Init+0x160>)
 800be1a:	2200      	movs	r2, #0
 800be1c:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 800be1e:	4b16      	ldr	r3, [pc, #88]	@ (800be78 <Ble_Hci_Gap_Gatt_Init+0x160>)
 800be20:	789c      	ldrb	r4, [r3, #2]
 800be22:	4b15      	ldr	r3, [pc, #84]	@ (800be78 <Ble_Hci_Gap_Gatt_Init+0x160>)
 800be24:	785d      	ldrb	r5, [r3, #1]
 800be26:	4b14      	ldr	r3, [pc, #80]	@ (800be78 <Ble_Hci_Gap_Gatt_Init+0x160>)
 800be28:	791b      	ldrb	r3, [r3, #4]
 800be2a:	4a13      	ldr	r2, [pc, #76]	@ (800be78 <Ble_Hci_Gap_Gatt_Init+0x160>)
 800be2c:	7952      	ldrb	r2, [r2, #5]
 800be2e:	4912      	ldr	r1, [pc, #72]	@ (800be78 <Ble_Hci_Gap_Gatt_Init+0x160>)
 800be30:	78c9      	ldrb	r1, [r1, #3]
 800be32:	4811      	ldr	r0, [pc, #68]	@ (800be78 <Ble_Hci_Gap_Gatt_Init+0x160>)
 800be34:	6880      	ldr	r0, [r0, #8]
 800be36:	2600      	movs	r6, #0
 800be38:	9604      	str	r6, [sp, #16]
 800be3a:	9003      	str	r0, [sp, #12]
 800be3c:	9102      	str	r1, [sp, #8]
 800be3e:	9201      	str	r2, [sp, #4]
 800be40:	9300      	str	r3, [sp, #0]
 800be42:	2300      	movs	r3, #0
 800be44:	2201      	movs	r2, #1
 800be46:	4629      	mov	r1, r5
 800be48:	4620      	mov	r0, r4
 800be4a:	f7fd fdeb 	bl	8009a24 <aci_gap_set_authentication_requirement>
 800be4e:	4603      	mov	r3, r0
 800be50:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 800be52:	4b09      	ldr	r3, [pc, #36]	@ (800be78 <Ble_Hci_Gap_Gatt_Init+0x160>)
 800be54:	789b      	ldrb	r3, [r3, #2]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d003      	beq.n	800be62 <Ble_Hci_Gap_Gatt_Init+0x14a>
  {
    ret = aci_gap_configure_whitelist();
 800be5a:	f7fe f82d 	bl	8009eb8 <aci_gap_configure_filter_accept_list>
 800be5e:	4603      	mov	r3, r0
 800be60:	75fb      	strb	r3, [r7, #23]
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
}
 800be62:	bf00      	nop
 800be64:	371c      	adds	r7, #28
 800be66:	46bd      	mov	sp, r7
 800be68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be6a:	bf00      	nop
 800be6c:	0800d660 	.word	0x0800d660
 800be70:	0800d670 	.word	0x0800d670
 800be74:	0800d49c 	.word	0x0800d49c
 800be78:	20000444 	.word	0x20000444
 800be7c:	0001b207 	.word	0x0001b207

0800be80 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 800be80:	b580      	push	{r7, lr}
 800be82:	b08c      	sub	sp, #48	@ 0x30
 800be84:	af08      	add	r7, sp, #32
 800be86:	4603      	mov	r3, r0
 800be88:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800be8a:	2392      	movs	r3, #146	@ 0x92
 800be8c:	73fb      	strb	r3, [r7, #15]

  BleApplicationContext.Device_Connection_Status = NewStatus;
 800be8e:	4a18      	ldr	r2, [pc, #96]	@ (800bef0 <Adv_Request+0x70>)
 800be90:	79fb      	ldrb	r3, [r7, #7]
 800be92:	f882 3080 	strb.w	r3, [r2, #128]	@ 0x80
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_TYPE,
 800be96:	2300      	movs	r3, #0
 800be98:	9306      	str	r3, [sp, #24]
 800be9a:	2300      	movs	r3, #0
 800be9c:	9305      	str	r3, [sp, #20]
 800be9e:	2300      	movs	r3, #0
 800bea0:	9304      	str	r3, [sp, #16]
 800bea2:	2300      	movs	r3, #0
 800bea4:	9303      	str	r3, [sp, #12]
 800bea6:	2300      	movs	r3, #0
 800bea8:	9302      	str	r3, [sp, #8]
 800beaa:	2300      	movs	r3, #0
 800beac:	9301      	str	r3, [sp, #4]
 800beae:	2300      	movs	r3, #0
 800beb0:	9300      	str	r3, [sp, #0]
 800beb2:	2300      	movs	r3, #0
 800beb4:	22a0      	movs	r2, #160	@ 0xa0
 800beb6:	2180      	movs	r1, #128	@ 0x80
 800beb8:	2000      	movs	r0, #0
 800beba:	f7fd fc65 	bl	8009788 <aci_gap_set_discoverable>
 800bebe:	4603      	mov	r3, r0
 800bec0:	73fb      	strb	r3, [r7, #15]
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - Success\n");
  }

/* USER CODE BEGIN Adv_Request_1*/
  uint32_t uid_word0 = HAL_GetUIDw2();
 800bec2:	f7f6 fe57 	bl	8002b74 <HAL_GetUIDw2>
 800bec6:	60b8      	str	r0, [r7, #8]
  a_AdvData[22] = uid_word0>>24;
 800bec8:	68bb      	ldr	r3, [r7, #8]
 800beca:	0e1b      	lsrs	r3, r3, #24
 800becc:	b2da      	uxtb	r2, r3
 800bece:	4b09      	ldr	r3, [pc, #36]	@ (800bef4 <Adv_Request+0x74>)
 800bed0:	759a      	strb	r2, [r3, #22]
  a_AdvData[23] = uid_word0>>16;
 800bed2:	68bb      	ldr	r3, [r7, #8]
 800bed4:	0c1b      	lsrs	r3, r3, #16
 800bed6:	b2da      	uxtb	r2, r3
 800bed8:	4b06      	ldr	r3, [pc, #24]	@ (800bef4 <Adv_Request+0x74>)
 800beda:	75da      	strb	r2, [r3, #23]
/* USER CODE END Adv_Request_1*/

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_AdvData), (uint8_t*) a_AdvData);
 800bedc:	4905      	ldr	r1, [pc, #20]	@ (800bef4 <Adv_Request+0x74>)
 800bede:	2018      	movs	r0, #24
 800bee0:	f7fd ff78 	bl	8009dd4 <aci_gap_update_adv_data>
 800bee4:	4603      	mov	r3, r0
 800bee6:	73fb      	strb	r3, [r7, #15]
  else
  {
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
  }

  return;
 800bee8:	bf00      	nop
}
 800beea:	3710      	adds	r7, #16
 800beec:	46bd      	mov	sp, r7
 800beee:	bd80      	pop	{r7, pc}
 800bef0:	20000444 	.word	0x20000444
 800bef4:	20000038 	.word	0x20000038

0800bef8 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 800bef8:	b580      	push	{r7, lr}
 800befa:	b086      	sub	sp, #24
 800befc:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 800befe:	f7ff fd85 	bl	800ba0c <LL_FLASH_GetUDN>
 800bf02:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 800bf04:	693b      	ldr	r3, [r7, #16]
 800bf06:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf0a:	d023      	beq.n	800bf54 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 800bf0c:	f7ff fd96 	bl	800ba3c <LL_FLASH_GetSTCompanyID>
 800bf10:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 800bf12:	f7ff fd87 	bl	800ba24 <LL_FLASH_GetDeviceID>
 800bf16:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 800bf18:	693b      	ldr	r3, [r7, #16]
 800bf1a:	b2da      	uxtb	r2, r3
 800bf1c:	4b16      	ldr	r3, [pc, #88]	@ (800bf78 <BleGetBdAddress+0x80>)
 800bf1e:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 800bf20:	693b      	ldr	r3, [r7, #16]
 800bf22:	0a1b      	lsrs	r3, r3, #8
 800bf24:	b2da      	uxtb	r2, r3
 800bf26:	4b14      	ldr	r3, [pc, #80]	@ (800bf78 <BleGetBdAddress+0x80>)
 800bf28:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	b2da      	uxtb	r2, r3
 800bf2e:	4b12      	ldr	r3, [pc, #72]	@ (800bf78 <BleGetBdAddress+0x80>)
 800bf30:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 800bf32:	68bb      	ldr	r3, [r7, #8]
 800bf34:	b2da      	uxtb	r2, r3
 800bf36:	4b10      	ldr	r3, [pc, #64]	@ (800bf78 <BleGetBdAddress+0x80>)
 800bf38:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 800bf3a:	68bb      	ldr	r3, [r7, #8]
 800bf3c:	0a1b      	lsrs	r3, r3, #8
 800bf3e:	b2da      	uxtb	r2, r3
 800bf40:	4b0d      	ldr	r3, [pc, #52]	@ (800bf78 <BleGetBdAddress+0x80>)
 800bf42:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 800bf44:	68bb      	ldr	r3, [r7, #8]
 800bf46:	0c1b      	lsrs	r3, r3, #16
 800bf48:	b2da      	uxtb	r2, r3
 800bf4a:	4b0b      	ldr	r3, [pc, #44]	@ (800bf78 <BleGetBdAddress+0x80>)
 800bf4c:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 800bf4e:	4b0a      	ldr	r3, [pc, #40]	@ (800bf78 <BleGetBdAddress+0x80>)
 800bf50:	617b      	str	r3, [r7, #20]
 800bf52:	e00b      	b.n	800bf6c <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 800bf54:	2000      	movs	r0, #0
 800bf56:	f7ff fc73 	bl	800b840 <OTP_Read>
 800bf5a:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d002      	beq.n	800bf68 <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	617b      	str	r3, [r7, #20]
 800bf66:	e001      	b.n	800bf6c <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 800bf68:	4b04      	ldr	r3, [pc, #16]	@ (800bf7c <BleGetBdAddress+0x84>)
 800bf6a:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 800bf6c:	697b      	ldr	r3, [r7, #20]
}
 800bf6e:	4618      	mov	r0, r3
 800bf70:	3718      	adds	r7, #24
 800bf72:	46bd      	mov	sp, r7
 800bf74:	bd80      	pop	{r7, pc}
 800bf76:	bf00      	nop
 800bf78:	2000043c 	.word	0x2000043c
 800bf7c:	0800d658 	.word	0x0800d658

0800bf80 <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR CUSTOM
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 800bf80:	b580      	push	{r7, lr}
 800bf82:	b082      	sub	sp, #8
 800bf84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_1 */

  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 800bf86:	4b0a      	ldr	r3, [pc, #40]	@ (800bfb0 <Adv_Cancel+0x30>)
 800bf88:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800bf8c:	2b05      	cmp	r3, #5
 800bf8e:	d00a      	beq.n	800bfa6 <Adv_Cancel+0x26>
  {
    tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800bf90:	2392      	movs	r3, #146	@ 0x92
 800bf92:	71fb      	strb	r3, [r7, #7]

    ret = aci_gap_set_non_discoverable();
 800bf94:	f7fd fbd4 	bl	8009740 <aci_gap_set_non_discoverable>
 800bf98:	4603      	mov	r3, r0
 800bf9a:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800bf9c:	4b04      	ldr	r3, [pc, #16]	@ (800bfb0 <Adv_Cancel+0x30>)
 800bf9e:	2200      	movs	r2, #0
 800bfa0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
 800bfa4:	bf00      	nop
 800bfa6:	bf00      	nop
}
 800bfa8:	3708      	adds	r7, #8
 800bfaa:	46bd      	mov	sp, r7
 800bfac:	bd80      	pop	{r7, pc}
 800bfae:	bf00      	nop
 800bfb0:	20000444 	.word	0x20000444

0800bfb4 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 800bfb4:	b580      	push	{r7, lr}
 800bfb6:	b082      	sub	sp, #8
 800bfb8:	af00      	add	r7, sp, #0
 800bfba:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 800bfbc:	2100      	movs	r1, #0
 800bfbe:	2002      	movs	r0, #2
 800bfc0:	f001 f8b4 	bl	800d12c <UTIL_SEQ_SetTask>

  return;
 800bfc4:	bf00      	nop
}
 800bfc6:	3708      	adds	r7, #8
 800bfc8:	46bd      	mov	sp, r7
 800bfca:	bd80      	pop	{r7, pc}

0800bfcc <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 800bfcc:	b580      	push	{r7, lr}
 800bfce:	b082      	sub	sp, #8
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800bfd4:	2001      	movs	r0, #1
 800bfd6:	f001 f915 	bl	800d204 <UTIL_SEQ_SetEvt>

  return;
 800bfda:	bf00      	nop
}
 800bfdc:	3708      	adds	r7, #8
 800bfde:	46bd      	mov	sp, r7
 800bfe0:	bd80      	pop	{r7, pc}

0800bfe2 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 800bfe2:	b580      	push	{r7, lr}
 800bfe4:	b082      	sub	sp, #8
 800bfe6:	af00      	add	r7, sp, #0
 800bfe8:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800bfea:	2001      	movs	r0, #1
 800bfec:	f001 f92a 	bl	800d244 <UTIL_SEQ_WaitEvt>

  return;
 800bff0:	bf00      	nop
}
 800bff2:	3708      	adds	r7, #8
 800bff4:	46bd      	mov	sp, r7
 800bff6:	bd80      	pop	{r7, pc}

0800bff8 <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 800bff8:	b580      	push	{r7, lr}
 800bffa:	b084      	sub	sp, #16
 800bffc:	af00      	add	r7, sp, #0
 800bffe:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	685b      	ldr	r3, [r3, #4]
 800c008:	3308      	adds	r3, #8
 800c00a:	4618      	mov	r0, r3
 800c00c:	f7fe fdaa 	bl	800ab64 <SVCCTL_UserEvtRx>
 800c010:	4603      	mov	r3, r0
 800c012:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 800c014:	7afb      	ldrb	r3, [r7, #11]
 800c016:	2b00      	cmp	r3, #0
 800c018:	d003      	beq.n	800c022 <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	2201      	movs	r2, #1
 800c01e:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 800c020:	e003      	b.n	800c02a <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	2200      	movs	r2, #0
 800c026:	701a      	strb	r2, [r3, #0]
  return;
 800c028:	bf00      	nop
}
 800c02a:	3710      	adds	r7, #16
 800c02c:	46bd      	mov	sp, r7
 800c02e:	bd80      	pop	{r7, pc}

0800c030 <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 800c030:	b580      	push	{r7, lr}
 800c032:	b084      	sub	sp, #16
 800c034:	af00      	add	r7, sp, #0
 800c036:	4603      	mov	r3, r0
 800c038:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 800c03a:	79fb      	ldrb	r3, [r7, #7]
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d002      	beq.n	800c046 <BLE_StatusNot+0x16>
 800c040:	2b01      	cmp	r3, #1
 800c042:	d006      	beq.n	800c052 <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 800c044:	e00b      	b.n	800c05e <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800c046:	231f      	movs	r3, #31
 800c048:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 800c04a:	68f8      	ldr	r0, [r7, #12]
 800c04c:	f001 f89a 	bl	800d184 <UTIL_SEQ_PauseTask>
      break;
 800c050:	e005      	b.n	800c05e <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800c052:	231f      	movs	r3, #31
 800c054:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 800c056:	68f8      	ldr	r0, [r7, #12]
 800c058:	f001 f8b4 	bl	800d1c4 <UTIL_SEQ_ResumeTask>
      break;
 800c05c:	bf00      	nop
  }

  return;
 800c05e:	bf00      	nop
}
 800c060:	3710      	adds	r7, #16
 800c062:	46bd      	mov	sp, r7
 800c064:	bd80      	pop	{r7, pc}
	...

0800c068 <myTask>:
    return 0; // Success
}


void myTask(void)
{
 800c068:	b580      	push	{r7, lr}
 800c06a:	b082      	sub	sp, #8
 800c06c:	af00      	add	r7, sp, #0

	get_voltage();
 800c06e:	f7f5 fc2b 	bl	80018c8 <get_voltage>
	  	  UpdateCharData[0] = cell_mv[0]>>8;
 800c072:	4b79      	ldr	r3, [pc, #484]	@ (800c258 <myTask+0x1f0>)
 800c074:	881b      	ldrh	r3, [r3, #0]
 800c076:	0a1b      	lsrs	r3, r3, #8
 800c078:	b29b      	uxth	r3, r3
 800c07a:	b2da      	uxtb	r2, r3
 800c07c:	4b77      	ldr	r3, [pc, #476]	@ (800c25c <myTask+0x1f4>)
 800c07e:	701a      	strb	r2, [r3, #0]
		  UpdateCharData[1] = cell_mv[0];
 800c080:	4b75      	ldr	r3, [pc, #468]	@ (800c258 <myTask+0x1f0>)
 800c082:	881b      	ldrh	r3, [r3, #0]
 800c084:	b2da      	uxtb	r2, r3
 800c086:	4b75      	ldr	r3, [pc, #468]	@ (800c25c <myTask+0x1f4>)
 800c088:	705a      	strb	r2, [r3, #1]
		  UpdateCharData[2] = cell_mv[1]>>8;
 800c08a:	4b73      	ldr	r3, [pc, #460]	@ (800c258 <myTask+0x1f0>)
 800c08c:	885b      	ldrh	r3, [r3, #2]
 800c08e:	0a1b      	lsrs	r3, r3, #8
 800c090:	b29b      	uxth	r3, r3
 800c092:	b2da      	uxtb	r2, r3
 800c094:	4b71      	ldr	r3, [pc, #452]	@ (800c25c <myTask+0x1f4>)
 800c096:	709a      	strb	r2, [r3, #2]
		  UpdateCharData[3] = cell_mv[1];
 800c098:	4b6f      	ldr	r3, [pc, #444]	@ (800c258 <myTask+0x1f0>)
 800c09a:	885b      	ldrh	r3, [r3, #2]
 800c09c:	b2da      	uxtb	r2, r3
 800c09e:	4b6f      	ldr	r3, [pc, #444]	@ (800c25c <myTask+0x1f4>)
 800c0a0:	70da      	strb	r2, [r3, #3]
		  UpdateCharData[4] = cell_mv[2]>>8;
 800c0a2:	4b6d      	ldr	r3, [pc, #436]	@ (800c258 <myTask+0x1f0>)
 800c0a4:	889b      	ldrh	r3, [r3, #4]
 800c0a6:	0a1b      	lsrs	r3, r3, #8
 800c0a8:	b29b      	uxth	r3, r3
 800c0aa:	b2da      	uxtb	r2, r3
 800c0ac:	4b6b      	ldr	r3, [pc, #428]	@ (800c25c <myTask+0x1f4>)
 800c0ae:	711a      	strb	r2, [r3, #4]
		  UpdateCharData[5] = cell_mv[2];
 800c0b0:	4b69      	ldr	r3, [pc, #420]	@ (800c258 <myTask+0x1f0>)
 800c0b2:	889b      	ldrh	r3, [r3, #4]
 800c0b4:	b2da      	uxtb	r2, r3
 800c0b6:	4b69      	ldr	r3, [pc, #420]	@ (800c25c <myTask+0x1f4>)
 800c0b8:	715a      	strb	r2, [r3, #5]
		  UpdateCharData[6] = cell_mv[3]>>8;
 800c0ba:	4b67      	ldr	r3, [pc, #412]	@ (800c258 <myTask+0x1f0>)
 800c0bc:	88db      	ldrh	r3, [r3, #6]
 800c0be:	0a1b      	lsrs	r3, r3, #8
 800c0c0:	b29b      	uxth	r3, r3
 800c0c2:	b2da      	uxtb	r2, r3
 800c0c4:	4b65      	ldr	r3, [pc, #404]	@ (800c25c <myTask+0x1f4>)
 800c0c6:	719a      	strb	r2, [r3, #6]
		  UpdateCharData[7] = cell_mv[3];
 800c0c8:	4b63      	ldr	r3, [pc, #396]	@ (800c258 <myTask+0x1f0>)
 800c0ca:	88db      	ldrh	r3, [r3, #6]
 800c0cc:	b2da      	uxtb	r2, r3
 800c0ce:	4b63      	ldr	r3, [pc, #396]	@ (800c25c <myTask+0x1f4>)
 800c0d0:	71da      	strb	r2, [r3, #7]
		  UpdateCharData[8] = cell_mv[4]>>8;
 800c0d2:	4b61      	ldr	r3, [pc, #388]	@ (800c258 <myTask+0x1f0>)
 800c0d4:	891b      	ldrh	r3, [r3, #8]
 800c0d6:	0a1b      	lsrs	r3, r3, #8
 800c0d8:	b29b      	uxth	r3, r3
 800c0da:	b2da      	uxtb	r2, r3
 800c0dc:	4b5f      	ldr	r3, [pc, #380]	@ (800c25c <myTask+0x1f4>)
 800c0de:	721a      	strb	r2, [r3, #8]
		  UpdateCharData[9] = cell_mv[4];
 800c0e0:	4b5d      	ldr	r3, [pc, #372]	@ (800c258 <myTask+0x1f0>)
 800c0e2:	891b      	ldrh	r3, [r3, #8]
 800c0e4:	b2da      	uxtb	r2, r3
 800c0e6:	4b5d      	ldr	r3, [pc, #372]	@ (800c25c <myTask+0x1f4>)
 800c0e8:	725a      	strb	r2, [r3, #9]
		  UpdateCharData[10] = cell_mv[5]>>8;
 800c0ea:	4b5b      	ldr	r3, [pc, #364]	@ (800c258 <myTask+0x1f0>)
 800c0ec:	895b      	ldrh	r3, [r3, #10]
 800c0ee:	0a1b      	lsrs	r3, r3, #8
 800c0f0:	b29b      	uxth	r3, r3
 800c0f2:	b2da      	uxtb	r2, r3
 800c0f4:	4b59      	ldr	r3, [pc, #356]	@ (800c25c <myTask+0x1f4>)
 800c0f6:	729a      	strb	r2, [r3, #10]
		  UpdateCharData[11] = cell_mv[5];
 800c0f8:	4b57      	ldr	r3, [pc, #348]	@ (800c258 <myTask+0x1f0>)
 800c0fa:	895b      	ldrh	r3, [r3, #10]
 800c0fc:	b2da      	uxtb	r2, r3
 800c0fe:	4b57      	ldr	r3, [pc, #348]	@ (800c25c <myTask+0x1f4>)
 800c100:	72da      	strb	r2, [r3, #11]

		  uint32_t uid_word0 = HAL_GetUIDw2();
 800c102:	f7f6 fd37 	bl	8002b74 <HAL_GetUIDw2>
 800c106:	6038      	str	r0, [r7, #0]

		  UpdateCharData[12] = uid_word0 >> 24;
 800c108:	683b      	ldr	r3, [r7, #0]
 800c10a:	0e1b      	lsrs	r3, r3, #24
 800c10c:	b2da      	uxtb	r2, r3
 800c10e:	4b53      	ldr	r3, [pc, #332]	@ (800c25c <myTask+0x1f4>)
 800c110:	731a      	strb	r2, [r3, #12]
		  UpdateCharData[13] = uid_word0 >> 16;
 800c112:	683b      	ldr	r3, [r7, #0]
 800c114:	0c1b      	lsrs	r3, r3, #16
 800c116:	b2da      	uxtb	r2, r3
 800c118:	4b50      	ldr	r3, [pc, #320]	@ (800c25c <myTask+0x1f4>)
 800c11a:	735a      	strb	r2, [r3, #13]
		  //UpdateCharData[14] = update_state();

		  capacity = read_from_flash(capacity_addr);
 800c11c:	4b50      	ldr	r3, [pc, #320]	@ (800c260 <myTask+0x1f8>)
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	4618      	mov	r0, r3
 800c122:	f7f5 fb9f 	bl	8001864 <read_from_flash>
 800c126:	4603      	mov	r3, r0
 800c128:	b29a      	uxth	r2, r3
 800c12a:	4b4e      	ldr	r3, [pc, #312]	@ (800c264 <myTask+0x1fc>)
 800c12c:	801a      	strh	r2, [r3, #0]
		  UpdateCharData[15] = capacity>>8;
 800c12e:	4b4d      	ldr	r3, [pc, #308]	@ (800c264 <myTask+0x1fc>)
 800c130:	881b      	ldrh	r3, [r3, #0]
 800c132:	b29b      	uxth	r3, r3
 800c134:	0a1b      	lsrs	r3, r3, #8
 800c136:	b29b      	uxth	r3, r3
 800c138:	b2da      	uxtb	r2, r3
 800c13a:	4b48      	ldr	r3, [pc, #288]	@ (800c25c <myTask+0x1f4>)
 800c13c:	73da      	strb	r2, [r3, #15]
		  UpdateCharData[16] = capacity;
 800c13e:	4b49      	ldr	r3, [pc, #292]	@ (800c264 <myTask+0x1fc>)
 800c140:	881b      	ldrh	r3, [r3, #0]
 800c142:	b29b      	uxth	r3, r3
 800c144:	b2da      	uxtb	r2, r3
 800c146:	4b45      	ldr	r3, [pc, #276]	@ (800c25c <myTask+0x1f4>)
 800c148:	741a      	strb	r2, [r3, #16]

		  cell_nominal_mv = read_from_flash(nominal_cell_mv_addr);
 800c14a:	4b47      	ldr	r3, [pc, #284]	@ (800c268 <myTask+0x200>)
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	4618      	mov	r0, r3
 800c150:	f7f5 fb88 	bl	8001864 <read_from_flash>
 800c154:	4603      	mov	r3, r0
 800c156:	b29a      	uxth	r2, r3
 800c158:	4b44      	ldr	r3, [pc, #272]	@ (800c26c <myTask+0x204>)
 800c15a:	801a      	strh	r2, [r3, #0]
		  cell_charged_mv = read_from_flash(charged_cell_mv_addr);
 800c15c:	4b44      	ldr	r3, [pc, #272]	@ (800c270 <myTask+0x208>)
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	4618      	mov	r0, r3
 800c162:	f7f5 fb7f 	bl	8001864 <read_from_flash>
 800c166:	4603      	mov	r3, r0
 800c168:	b29a      	uxth	r2, r3
 800c16a:	4b42      	ldr	r3, [pc, #264]	@ (800c274 <myTask+0x20c>)
 800c16c:	801a      	strh	r2, [r3, #0]
		  cell_discharged_mv = read_from_flash(discharged_cell_mv_addr);
 800c16e:	4b42      	ldr	r3, [pc, #264]	@ (800c278 <myTask+0x210>)
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	4618      	mov	r0, r3
 800c174:	f7f5 fb76 	bl	8001864 <read_from_flash>
 800c178:	4603      	mov	r3, r0
 800c17a:	b29a      	uxth	r2, r3
 800c17c:	4b3f      	ldr	r3, [pc, #252]	@ (800c27c <myTask+0x214>)
 800c17e:	801a      	strh	r2, [r3, #0]

		  UpdateCharData[17] = cell_nominal_mv>>8;
 800c180:	4b3a      	ldr	r3, [pc, #232]	@ (800c26c <myTask+0x204>)
 800c182:	881b      	ldrh	r3, [r3, #0]
 800c184:	b29b      	uxth	r3, r3
 800c186:	0a1b      	lsrs	r3, r3, #8
 800c188:	b29b      	uxth	r3, r3
 800c18a:	b2da      	uxtb	r2, r3
 800c18c:	4b33      	ldr	r3, [pc, #204]	@ (800c25c <myTask+0x1f4>)
 800c18e:	745a      	strb	r2, [r3, #17]
		  UpdateCharData[18] = cell_nominal_mv;
 800c190:	4b36      	ldr	r3, [pc, #216]	@ (800c26c <myTask+0x204>)
 800c192:	881b      	ldrh	r3, [r3, #0]
 800c194:	b29b      	uxth	r3, r3
 800c196:	b2da      	uxtb	r2, r3
 800c198:	4b30      	ldr	r3, [pc, #192]	@ (800c25c <myTask+0x1f4>)
 800c19a:	749a      	strb	r2, [r3, #18]
		  UpdateCharData[19] = cell_charged_mv>>8;
 800c19c:	4b35      	ldr	r3, [pc, #212]	@ (800c274 <myTask+0x20c>)
 800c19e:	881b      	ldrh	r3, [r3, #0]
 800c1a0:	b29b      	uxth	r3, r3
 800c1a2:	0a1b      	lsrs	r3, r3, #8
 800c1a4:	b29b      	uxth	r3, r3
 800c1a6:	b2da      	uxtb	r2, r3
 800c1a8:	4b2c      	ldr	r3, [pc, #176]	@ (800c25c <myTask+0x1f4>)
 800c1aa:	74da      	strb	r2, [r3, #19]
		  UpdateCharData[20] = cell_charged_mv;
 800c1ac:	4b31      	ldr	r3, [pc, #196]	@ (800c274 <myTask+0x20c>)
 800c1ae:	881b      	ldrh	r3, [r3, #0]
 800c1b0:	b29b      	uxth	r3, r3
 800c1b2:	b2da      	uxtb	r2, r3
 800c1b4:	4b29      	ldr	r3, [pc, #164]	@ (800c25c <myTask+0x1f4>)
 800c1b6:	751a      	strb	r2, [r3, #20]
		  UpdateCharData[21] = cell_discharged_mv>>8;
 800c1b8:	4b30      	ldr	r3, [pc, #192]	@ (800c27c <myTask+0x214>)
 800c1ba:	881b      	ldrh	r3, [r3, #0]
 800c1bc:	b29b      	uxth	r3, r3
 800c1be:	0a1b      	lsrs	r3, r3, #8
 800c1c0:	b29b      	uxth	r3, r3
 800c1c2:	b2da      	uxtb	r2, r3
 800c1c4:	4b25      	ldr	r3, [pc, #148]	@ (800c25c <myTask+0x1f4>)
 800c1c6:	755a      	strb	r2, [r3, #21]
		  UpdateCharData[22] = cell_discharged_mv;
 800c1c8:	4b2c      	ldr	r3, [pc, #176]	@ (800c27c <myTask+0x214>)
 800c1ca:	881b      	ldrh	r3, [r3, #0]
 800c1cc:	b29b      	uxth	r3, r3
 800c1ce:	b2da      	uxtb	r2, r3
 800c1d0:	4b22      	ldr	r3, [pc, #136]	@ (800c25c <myTask+0x1f4>)
 800c1d2:	759a      	strb	r2, [r3, #22]

		  type = (uint8_t)read_from_flash(type_addr);
 800c1d4:	4b2a      	ldr	r3, [pc, #168]	@ (800c280 <myTask+0x218>)
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	4618      	mov	r0, r3
 800c1da:	f7f5 fb43 	bl	8001864 <read_from_flash>
 800c1de:	4603      	mov	r3, r0
 800c1e0:	b2da      	uxtb	r2, r3
 800c1e2:	4b28      	ldr	r3, [pc, #160]	@ (800c284 <myTask+0x21c>)
 800c1e4:	701a      	strb	r2, [r3, #0]
		  C_rating = (uint8_t)read_from_flash(C_rating_addr);
 800c1e6:	4b28      	ldr	r3, [pc, #160]	@ (800c288 <myTask+0x220>)
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	4618      	mov	r0, r3
 800c1ec:	f7f5 fb3a 	bl	8001864 <read_from_flash>
 800c1f0:	4603      	mov	r3, r0
 800c1f2:	b2da      	uxtb	r2, r3
 800c1f4:	4b25      	ldr	r3, [pc, #148]	@ (800c28c <myTask+0x224>)
 800c1f6:	701a      	strb	r2, [r3, #0]

		  UpdateCharData[23] = type;
 800c1f8:	4b22      	ldr	r3, [pc, #136]	@ (800c284 <myTask+0x21c>)
 800c1fa:	781b      	ldrb	r3, [r3, #0]
 800c1fc:	b2da      	uxtb	r2, r3
 800c1fe:	4b17      	ldr	r3, [pc, #92]	@ (800c25c <myTask+0x1f4>)
 800c200:	75da      	strb	r2, [r3, #23]
		  UpdateCharData[24] = C_rating;
 800c202:	4b22      	ldr	r3, [pc, #136]	@ (800c28c <myTask+0x224>)
 800c204:	781b      	ldrb	r3, [r3, #0]
 800c206:	b2da      	uxtb	r2, r3
 800c208:	4b14      	ldr	r3, [pc, #80]	@ (800c25c <myTask+0x1f4>)
 800c20a:	761a      	strb	r2, [r3, #24]

		  Flash_ReadString(nickname_addr,nickname);
 800c20c:	4b20      	ldr	r3, [pc, #128]	@ (800c290 <myTask+0x228>)
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	4920      	ldr	r1, [pc, #128]	@ (800c294 <myTask+0x22c>)
 800c212:	4618      	mov	r0, r3
 800c214:	f7f6 f87f 	bl	8002316 <Flash_ReadString>
		  for(int i =0; i <=16; i++)
 800c218:	2300      	movs	r3, #0
 800c21a:	607b      	str	r3, [r7, #4]
 800c21c:	e00b      	b.n	800c236 <myTask+0x1ce>
		  {
			  UpdateCharData[25+i] =nickname[i];
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	3319      	adds	r3, #25
 800c222:	491c      	ldr	r1, [pc, #112]	@ (800c294 <myTask+0x22c>)
 800c224:	687a      	ldr	r2, [r7, #4]
 800c226:	440a      	add	r2, r1
 800c228:	7812      	ldrb	r2, [r2, #0]
 800c22a:	b2d1      	uxtb	r1, r2
 800c22c:	4a0b      	ldr	r2, [pc, #44]	@ (800c25c <myTask+0x1f4>)
 800c22e:	54d1      	strb	r1, [r2, r3]
		  for(int i =0; i <=16; i++)
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	3301      	adds	r3, #1
 800c234:	607b      	str	r3, [r7, #4]
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	2b10      	cmp	r3, #16
 800c23a:	ddf0      	ble.n	800c21e <myTask+0x1b6>
		  }

		  Custom_Mycharnotify_Update_Char();
 800c23c:	f000 f870 	bl	800c320 <Custom_Mycharnotify_Update_Char>
if(sleep_flag == 1){
 800c240:	4b15      	ldr	r3, [pc, #84]	@ (800c298 <myTask+0x230>)
 800c242:	781b      	ldrb	r3, [r3, #0]
 800c244:	2b01      	cmp	r3, #1
 800c246:	d003      	beq.n	800c250 <myTask+0x1e8>
	      }
else
	      {UTIL_SEQ_SetTask(1 << CFG_TASK_MY_TASK, CFG_SCH_PRIO_0);}
 800c248:	2100      	movs	r1, #0
 800c24a:	2004      	movs	r0, #4
 800c24c:	f000 ff6e 	bl	800d12c <UTIL_SEQ_SetTask>
}
 800c250:	bf00      	nop
 800c252:	3708      	adds	r7, #8
 800c254:	46bd      	mov	sp, r7
 800c256:	bd80      	pop	{r7, pc}
 800c258:	20000350 	.word	0x20000350
 800c25c:	200004d0 	.word	0x200004d0
 800c260:	20000018 	.word	0x20000018
 800c264:	20000388 	.word	0x20000388
 800c268:	2000000c 	.word	0x2000000c
 800c26c:	2000035c 	.word	0x2000035c
 800c270:	20000010 	.word	0x20000010
 800c274:	2000035e 	.word	0x2000035e
 800c278:	20000014 	.word	0x20000014
 800c27c:	20000360 	.word	0x20000360
 800c280:	20000020 	.word	0x20000020
 800c284:	2000038b 	.word	0x2000038b
 800c288:	2000001c 	.word	0x2000001c
 800c28c:	2000038a 	.word	0x2000038a
 800c290:	20000024 	.word	0x20000024
 800c294:	2000038c 	.word	0x2000038c
 800c298:	2000034c 	.word	0x2000034c

0800c29c <Custom_STM_App_Notification>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void Custom_STM_App_Notification(Custom_STM_App_Notification_evt_t *pNotification)
{
 800c29c:	b480      	push	{r7}
 800c29e:	b083      	sub	sp, #12
 800c2a0:	af00      	add	r7, sp, #0
 800c2a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_1 */

  /* USER CODE END CUSTOM_STM_App_Notification_1 */
  switch (pNotification->Custom_Evt_Opcode)
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	781b      	ldrb	r3, [r3, #0]
 800c2a8:	2b03      	cmp	r3, #3
 800c2aa:	d813      	bhi.n	800c2d4 <Custom_STM_App_Notification+0x38>
 800c2ac:	a201      	add	r2, pc, #4	@ (adr r2, 800c2b4 <Custom_STM_App_Notification+0x18>)
 800c2ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2b2:	bf00      	nop
 800c2b4:	0800c2d5 	.word	0x0800c2d5
 800c2b8:	0800c2c5 	.word	0x0800c2c5
 800c2bc:	0800c2cd 	.word	0x0800c2cd
 800c2c0:	0800c2d5 	.word	0x0800c2d5
      /* USER CODE END CUSTOM_STM_MYCHARWRITE_WRITE_EVT */
      break;

    case CUSTOM_STM_MYCHARNOTIFY_NOTIFY_ENABLED_EVT:
      /* USER CODE BEGIN CUSTOM_STM_MYCHARNOTIFY_NOTIFY_ENABLED_EVT */
    	notifyflag = 1;
 800c2c4:	4b07      	ldr	r3, [pc, #28]	@ (800c2e4 <Custom_STM_App_Notification+0x48>)
 800c2c6:	2201      	movs	r2, #1
 800c2c8:	701a      	strb	r2, [r3, #0]
      /* USER CODE END CUSTOM_STM_MYCHARNOTIFY_NOTIFY_ENABLED_EVT */
      break;
 800c2ca:	e004      	b.n	800c2d6 <Custom_STM_App_Notification+0x3a>

    case CUSTOM_STM_MYCHARNOTIFY_NOTIFY_DISABLED_EVT:
      /* USER CODE BEGIN CUSTOM_STM_MYCHARNOTIFY_NOTIFY_DISABLED_EVT */
    	notifyflag = 0;
 800c2cc:	4b05      	ldr	r3, [pc, #20]	@ (800c2e4 <Custom_STM_App_Notification+0x48>)
 800c2ce:	2200      	movs	r2, #0
 800c2d0:	701a      	strb	r2, [r3, #0]
      /* USER CODE END CUSTOM_STM_MYCHARNOTIFY_NOTIFY_DISABLED_EVT */
      break;
 800c2d2:	e000      	b.n	800c2d6 <Custom_STM_App_Notification+0x3a>

    default:
      /* USER CODE BEGIN CUSTOM_STM_App_Notification_default */

      /* USER CODE END CUSTOM_STM_App_Notification_default */
      break;
 800c2d4:	bf00      	nop
  }
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_2 */

  /* USER CODE END CUSTOM_STM_App_Notification_2 */
  return;
 800c2d6:	bf00      	nop
}
 800c2d8:	370c      	adds	r7, #12
 800c2da:	46bd      	mov	sp, r7
 800c2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2e0:	4770      	bx	lr
 800c2e2:	bf00      	nop
 800c2e4:	200006d0 	.word	0x200006d0

0800c2e8 <Custom_APP_Notification>:

void Custom_APP_Notification(Custom_App_ConnHandle_Not_evt_t *pNotification)
{
 800c2e8:	b480      	push	{r7}
 800c2ea:	b083      	sub	sp, #12
 800c2ec:	af00      	add	r7, sp, #0
 800c2ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_APP_Notification_1 */

  /* USER CODE END CUSTOM_APP_Notification_1 */

  switch (pNotification->Custom_Evt_Opcode)
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	781b      	ldrb	r3, [r3, #0]
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d002      	beq.n	800c2fe <Custom_APP_Notification+0x16>
 800c2f8:	2b01      	cmp	r3, #1
 800c2fa:	d002      	beq.n	800c302 <Custom_APP_Notification+0x1a>

    default:
      /* USER CODE BEGIN CUSTOM_APP_Notification_default */

      /* USER CODE END CUSTOM_APP_Notification_default */
      break;
 800c2fc:	e002      	b.n	800c304 <Custom_APP_Notification+0x1c>
      break;
 800c2fe:	bf00      	nop
 800c300:	e000      	b.n	800c304 <Custom_APP_Notification+0x1c>
      break;
 800c302:	bf00      	nop

  /* USER CODE BEGIN CUSTOM_APP_Notification_2 */

  /* USER CODE END CUSTOM_APP_Notification_2 */

  return;
 800c304:	bf00      	nop
}
 800c306:	370c      	adds	r7, #12
 800c308:	46bd      	mov	sp, r7
 800c30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c30e:	4770      	bx	lr

0800c310 <Custom_APP_Init>:

void Custom_APP_Init(void)
{
 800c310:	b480      	push	{r7}
 800c312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CUSTOM_APP_Init */

  /* USER CODE END CUSTOM_APP_Init */
  return;
 800c314:	bf00      	nop
}
 800c316:	46bd      	mov	sp, r7
 800c318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c31c:	4770      	bx	lr
	...

0800c320 <Custom_Mycharnotify_Update_Char>:
 *
 *************************************************************/

/* mySvc */
__USED void Custom_Mycharnotify_Update_Char(void) /* Property Read */
{
 800c320:	b580      	push	{r7, lr}
 800c322:	b082      	sub	sp, #8
 800c324:	af00      	add	r7, sp, #0
  uint8_t updateflag = 0;
 800c326:	2300      	movs	r3, #0
 800c328:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN Mycharnotify_UC_1*/
  updateflag = notifyflag;
 800c32a:	4b07      	ldr	r3, [pc, #28]	@ (800c348 <Custom_Mycharnotify_Update_Char+0x28>)
 800c32c:	781b      	ldrb	r3, [r3, #0]
 800c32e:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END Mycharnotify_UC_1*/

  if (updateflag != 0)
 800c330:	79fb      	ldrb	r3, [r7, #7]
 800c332:	2b00      	cmp	r3, #0
 800c334:	d004      	beq.n	800c340 <Custom_Mycharnotify_Update_Char+0x20>
  {
    Custom_STM_App_Update_Char(CUSTOM_STM_MYCHARNOTIFY, (uint8_t *)UpdateCharData);
 800c336:	4905      	ldr	r1, [pc, #20]	@ (800c34c <Custom_Mycharnotify_Update_Char+0x2c>)
 800c338:	2001      	movs	r0, #1
 800c33a:	f000 fa13 	bl	800c764 <Custom_STM_App_Update_Char>
  }

  /* USER CODE BEGIN Mycharnotify_UC_Last*/

  /* USER CODE END Mycharnotify_UC_Last*/
  return;
 800c33e:	bf00      	nop
 800c340:	bf00      	nop
}
 800c342:	3708      	adds	r7, #8
 800c344:	46bd      	mov	sp, r7
 800c346:	bd80      	pop	{r7, pc}
 800c348:	200006d0 	.word	0x200006d0
 800c34c:	200004d0 	.word	0x200004d0

0800c350 <Custom_STM_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t Custom_STM_Event_Handler(void *Event)
{
 800c350:	b580      	push	{r7, lr}
 800c352:	b08e      	sub	sp, #56	@ 0x38
 800c354:	af00      	add	r7, sp, #0
 800c356:	6078      	str	r0, [r7, #4]
  Custom_STM_App_Notification_evt_t     Notification;
  /* USER CODE BEGIN Custom_STM_Event_Handler_1 */

  /* USER CODE END Custom_STM_Event_Handler_1 */

  return_value = SVCCTL_EvtNotAck;
 800c358:	2300      	movs	r3, #0
 800c35a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	3301      	adds	r3, #1
 800c362:	62fb      	str	r3, [r7, #44]	@ 0x2c

  switch (event_pckt->evt)
 800c364:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c366:	781b      	ldrb	r3, [r3, #0]
 800c368:	2bff      	cmp	r3, #255	@ 0xff
 800c36a:	f040 8123 	bne.w	800c5b4 <Custom_STM_Event_Handler+0x264>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 800c36e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c370:	3302      	adds	r3, #2
 800c372:	62bb      	str	r3, [r7, #40]	@ 0x28
      switch (blecore_evt->ecode)
 800c374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c376:	881b      	ldrh	r3, [r3, #0]
 800c378:	b29b      	uxth	r3, r3
 800c37a:	f6a3 4301 	subw	r3, r3, #3073	@ 0xc01
 800c37e:	2b1a      	cmp	r3, #26
 800c380:	f200 8114 	bhi.w	800c5ac <Custom_STM_Event_Handler+0x25c>
 800c384:	a201      	add	r2, pc, #4	@ (adr r2, 800c38c <Custom_STM_Event_Handler+0x3c>)
 800c386:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c38a:	bf00      	nop
 800c38c:	0800c3f9 	.word	0x0800c3f9
 800c390:	0800c5ad 	.word	0x0800c5ad
 800c394:	0800c5ad 	.word	0x0800c5ad
 800c398:	0800c5ad 	.word	0x0800c5ad
 800c39c:	0800c5ad 	.word	0x0800c5ad
 800c3a0:	0800c5ad 	.word	0x0800c5ad
 800c3a4:	0800c5ad 	.word	0x0800c5ad
 800c3a8:	0800c5ad 	.word	0x0800c5ad
 800c3ac:	0800c5ad 	.word	0x0800c5ad
 800c3b0:	0800c5ad 	.word	0x0800c5ad
 800c3b4:	0800c5ad 	.word	0x0800c5ad
 800c3b8:	0800c5ad 	.word	0x0800c5ad
 800c3bc:	0800c5ad 	.word	0x0800c5ad
 800c3c0:	0800c5ad 	.word	0x0800c5ad
 800c3c4:	0800c5ad 	.word	0x0800c5ad
 800c3c8:	0800c5ad 	.word	0x0800c5ad
 800c3cc:	0800c5ad 	.word	0x0800c5ad
 800c3d0:	0800c5ad 	.word	0x0800c5ad
 800c3d4:	0800c5ad 	.word	0x0800c5ad
 800c3d8:	0800c5ad 	.word	0x0800c5ad
 800c3dc:	0800c5ad 	.word	0x0800c5ad
 800c3e0:	0800c5ad 	.word	0x0800c5ad
 800c3e4:	0800c5ad 	.word	0x0800c5ad
 800c3e8:	0800c5ad 	.word	0x0800c5ad
 800c3ec:	0800c5ad 	.word	0x0800c5ad
 800c3f0:	0800c5ad 	.word	0x0800c5ad
 800c3f4:	0800c58f 	.word	0x0800c58f
      {
        case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
          /* USER CODE BEGIN EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_BEGIN */

          /* USER CODE END EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_BEGIN */
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 800c3f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3fa:	3302      	adds	r3, #2
 800c3fc:	623b      	str	r3, [r7, #32]
          if (attribute_modified->Attr_Handle == (CustomContext.CustomMycharnotifyHdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))
 800c3fe:	6a3b      	ldr	r3, [r7, #32]
 800c400:	885b      	ldrh	r3, [r3, #2]
 800c402:	b29b      	uxth	r3, r3
 800c404:	461a      	mov	r2, r3
 800c406:	4b6f      	ldr	r3, [pc, #444]	@ (800c5c4 <Custom_STM_Event_Handler+0x274>)
 800c408:	889b      	ldrh	r3, [r3, #4]
 800c40a:	3302      	adds	r3, #2
 800c40c:	429a      	cmp	r2, r3
 800c40e:	d119      	bne.n	800c444 <Custom_STM_Event_Handler+0xf4>
          {
            return_value = SVCCTL_EvtAckFlowEnable;
 800c410:	2301      	movs	r3, #1
 800c412:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            /* USER CODE BEGIN CUSTOM_STM_Service_1_Char_2 */

            /* USER CODE END CUSTOM_STM_Service_1_Char_2 */
            switch (attribute_modified->Attr_Data[0])
 800c416:	6a3b      	ldr	r3, [r7, #32]
 800c418:	7a1b      	ldrb	r3, [r3, #8]
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d002      	beq.n	800c424 <Custom_STM_Event_Handler+0xd4>
 800c41e:	2b01      	cmp	r3, #1
 800c420:	d008      	beq.n	800c434 <Custom_STM_Event_Handler+0xe4>

              default:
                /* USER CODE BEGIN CUSTOM_STM_Service_1_Char_2_default */

                /* USER CODE END CUSTOM_STM_Service_1_Char_2_default */
              break;
 800c422:	e0b3      	b.n	800c58c <Custom_STM_Event_Handler+0x23c>
                Notification.Custom_Evt_Opcode = CUSTOM_STM_MYCHARNOTIFY_NOTIFY_DISABLED_EVT;
 800c424:	2302      	movs	r3, #2
 800c426:	733b      	strb	r3, [r7, #12]
                Custom_STM_App_Notification(&Notification);
 800c428:	f107 030c 	add.w	r3, r7, #12
 800c42c:	4618      	mov	r0, r3
 800c42e:	f7ff ff35 	bl	800c29c <Custom_STM_App_Notification>
                break;
 800c432:	e0ab      	b.n	800c58c <Custom_STM_Event_Handler+0x23c>
                Notification.Custom_Evt_Opcode = CUSTOM_STM_MYCHARNOTIFY_NOTIFY_ENABLED_EVT;
 800c434:	2301      	movs	r3, #1
 800c436:	733b      	strb	r3, [r7, #12]
                Custom_STM_App_Notification(&Notification);
 800c438:	f107 030c 	add.w	r3, r7, #12
 800c43c:	4618      	mov	r0, r3
 800c43e:	f7ff ff2d 	bl	800c29c <Custom_STM_App_Notification>
                break;
 800c442:	e0a3      	b.n	800c58c <Custom_STM_Event_Handler+0x23c>
            }
          }  /* if (attribute_modified->Attr_Handle == (CustomContext.CustomMycharnotifyHdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))*/

          else if (attribute_modified->Attr_Handle == (CustomContext.CustomMycharwriteHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 800c444:	6a3b      	ldr	r3, [r7, #32]
 800c446:	885b      	ldrh	r3, [r3, #2]
 800c448:	b29b      	uxth	r3, r3
 800c44a:	461a      	mov	r2, r3
 800c44c:	4b5d      	ldr	r3, [pc, #372]	@ (800c5c4 <Custom_STM_Event_Handler+0x274>)
 800c44e:	885b      	ldrh	r3, [r3, #2]
 800c450:	3301      	adds	r3, #1
 800c452:	429a      	cmp	r2, r3
 800c454:	f040 80ac 	bne.w	800c5b0 <Custom_STM_Event_Handler+0x260>
          {
            return_value = SVCCTL_EvtAckFlowEnable;
 800c458:	2301      	movs	r3, #1
 800c45a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            /* USER CODE BEGIN CUSTOM_STM_Service_1_Char_1_ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE */
        if(attribute_modified->Attr_Data[0] == 'X' && configurable != 0){
 800c45e:	6a3b      	ldr	r3, [r7, #32]
 800c460:	7a1b      	ldrb	r3, [r3, #8]
 800c462:	2b58      	cmp	r3, #88	@ 0x58
 800c464:	f040 80a4 	bne.w	800c5b0 <Custom_STM_Event_Handler+0x260>
 800c468:	4b57      	ldr	r3, [pc, #348]	@ (800c5c8 <Custom_STM_Event_Handler+0x278>)
 800c46a:	781b      	ldrb	r3, [r3, #0]
 800c46c:	b2db      	uxtb	r3, r3
 800c46e:	2b00      	cmp	r3, #0
 800c470:	f000 809e 	beq.w	800c5b0 <Custom_STM_Event_Handler+0x260>

        	//HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_5);

        	capacity = (uint16_t)attribute_modified->Attr_Data[1]<<8 | attribute_modified->Attr_Data[2];
 800c474:	6a3b      	ldr	r3, [r7, #32]
 800c476:	7a5b      	ldrb	r3, [r3, #9]
 800c478:	b21b      	sxth	r3, r3
 800c47a:	021b      	lsls	r3, r3, #8
 800c47c:	b21a      	sxth	r2, r3
 800c47e:	6a3b      	ldr	r3, [r7, #32]
 800c480:	7a9b      	ldrb	r3, [r3, #10]
 800c482:	b21b      	sxth	r3, r3
 800c484:	4313      	orrs	r3, r2
 800c486:	b21b      	sxth	r3, r3
 800c488:	b29a      	uxth	r2, r3
 800c48a:	4b50      	ldr	r3, [pc, #320]	@ (800c5cc <Custom_STM_Event_Handler+0x27c>)
 800c48c:	801a      	strh	r2, [r3, #0]
        	C_rating = attribute_modified->Attr_Data[3];
 800c48e:	6a3b      	ldr	r3, [r7, #32]
 800c490:	7ada      	ldrb	r2, [r3, #11]
 800c492:	4b4f      	ldr	r3, [pc, #316]	@ (800c5d0 <Custom_STM_Event_Handler+0x280>)
 800c494:	701a      	strb	r2, [r3, #0]
        	type = attribute_modified->Attr_Data[4];
 800c496:	6a3b      	ldr	r3, [r7, #32]
 800c498:	7b1a      	ldrb	r2, [r3, #12]
 800c49a:	4b4e      	ldr	r3, [pc, #312]	@ (800c5d4 <Custom_STM_Event_Handler+0x284>)
 800c49c:	701a      	strb	r2, [r3, #0]
        	cell_nominal_mv = attribute_modified->Attr_Data[5] <<8 | attribute_modified->Attr_Data[6];
 800c49e:	6a3b      	ldr	r3, [r7, #32]
 800c4a0:	7b5b      	ldrb	r3, [r3, #13]
 800c4a2:	b21b      	sxth	r3, r3
 800c4a4:	021b      	lsls	r3, r3, #8
 800c4a6:	b21a      	sxth	r2, r3
 800c4a8:	6a3b      	ldr	r3, [r7, #32]
 800c4aa:	7b9b      	ldrb	r3, [r3, #14]
 800c4ac:	b21b      	sxth	r3, r3
 800c4ae:	4313      	orrs	r3, r2
 800c4b0:	b21b      	sxth	r3, r3
 800c4b2:	b29a      	uxth	r2, r3
 800c4b4:	4b48      	ldr	r3, [pc, #288]	@ (800c5d8 <Custom_STM_Event_Handler+0x288>)
 800c4b6:	801a      	strh	r2, [r3, #0]
        	cell_charged_mv = attribute_modified->Attr_Data[7] <<8 | attribute_modified->Attr_Data[8];
 800c4b8:	6a3b      	ldr	r3, [r7, #32]
 800c4ba:	7bdb      	ldrb	r3, [r3, #15]
 800c4bc:	b21b      	sxth	r3, r3
 800c4be:	021b      	lsls	r3, r3, #8
 800c4c0:	b21a      	sxth	r2, r3
 800c4c2:	6a3b      	ldr	r3, [r7, #32]
 800c4c4:	7c1b      	ldrb	r3, [r3, #16]
 800c4c6:	b21b      	sxth	r3, r3
 800c4c8:	4313      	orrs	r3, r2
 800c4ca:	b21b      	sxth	r3, r3
 800c4cc:	b29a      	uxth	r2, r3
 800c4ce:	4b43      	ldr	r3, [pc, #268]	@ (800c5dc <Custom_STM_Event_Handler+0x28c>)
 800c4d0:	801a      	strh	r2, [r3, #0]
        	cell_discharged_mv = attribute_modified->Attr_Data[9] <<8 | attribute_modified->Attr_Data[10];
 800c4d2:	6a3b      	ldr	r3, [r7, #32]
 800c4d4:	7c5b      	ldrb	r3, [r3, #17]
 800c4d6:	b21b      	sxth	r3, r3
 800c4d8:	021b      	lsls	r3, r3, #8
 800c4da:	b21a      	sxth	r2, r3
 800c4dc:	6a3b      	ldr	r3, [r7, #32]
 800c4de:	7c9b      	ldrb	r3, [r3, #18]
 800c4e0:	b21b      	sxth	r3, r3
 800c4e2:	4313      	orrs	r3, r2
 800c4e4:	b21b      	sxth	r3, r3
 800c4e6:	b29a      	uxth	r2, r3
 800c4e8:	4b3d      	ldr	r3, [pc, #244]	@ (800c5e0 <Custom_STM_Event_Handler+0x290>)
 800c4ea:	801a      	strh	r2, [r3, #0]
        	write_to_flash(nominal_cell_mv_addr, cell_nominal_mv);
 800c4ec:	4b3d      	ldr	r3, [pc, #244]	@ (800c5e4 <Custom_STM_Event_Handler+0x294>)
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	4a39      	ldr	r2, [pc, #228]	@ (800c5d8 <Custom_STM_Event_Handler+0x288>)
 800c4f2:	8812      	ldrh	r2, [r2, #0]
 800c4f4:	b292      	uxth	r2, r2
 800c4f6:	4611      	mov	r1, r2
 800c4f8:	4618      	mov	r0, r3
 800c4fa:	f7f5 f89b 	bl	8001634 <write_to_flash>
        	write_to_flash(charged_cell_mv_addr, cell_charged_mv);
 800c4fe:	4b3a      	ldr	r3, [pc, #232]	@ (800c5e8 <Custom_STM_Event_Handler+0x298>)
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	4a36      	ldr	r2, [pc, #216]	@ (800c5dc <Custom_STM_Event_Handler+0x28c>)
 800c504:	8812      	ldrh	r2, [r2, #0]
 800c506:	b292      	uxth	r2, r2
 800c508:	4611      	mov	r1, r2
 800c50a:	4618      	mov	r0, r3
 800c50c:	f7f5 f892 	bl	8001634 <write_to_flash>
        	write_to_flash(discharged_cell_mv_addr, cell_discharged_mv);
 800c510:	4b36      	ldr	r3, [pc, #216]	@ (800c5ec <Custom_STM_Event_Handler+0x29c>)
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	4a32      	ldr	r2, [pc, #200]	@ (800c5e0 <Custom_STM_Event_Handler+0x290>)
 800c516:	8812      	ldrh	r2, [r2, #0]
 800c518:	b292      	uxth	r2, r2
 800c51a:	4611      	mov	r1, r2
 800c51c:	4618      	mov	r0, r3
 800c51e:	f7f5 f889 	bl	8001634 <write_to_flash>
        	write_to_flash(C_rating_addr,C_rating);
 800c522:	4b33      	ldr	r3, [pc, #204]	@ (800c5f0 <Custom_STM_Event_Handler+0x2a0>)
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	4a2a      	ldr	r2, [pc, #168]	@ (800c5d0 <Custom_STM_Event_Handler+0x280>)
 800c528:	7812      	ldrb	r2, [r2, #0]
 800c52a:	b2d2      	uxtb	r2, r2
 800c52c:	4611      	mov	r1, r2
 800c52e:	4618      	mov	r0, r3
 800c530:	f7f5 f880 	bl	8001634 <write_to_flash>
        	write_to_flash(capacity_addr,capacity);
 800c534:	4b2f      	ldr	r3, [pc, #188]	@ (800c5f4 <Custom_STM_Event_Handler+0x2a4>)
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	4a24      	ldr	r2, [pc, #144]	@ (800c5cc <Custom_STM_Event_Handler+0x27c>)
 800c53a:	8812      	ldrh	r2, [r2, #0]
 800c53c:	b292      	uxth	r2, r2
 800c53e:	4611      	mov	r1, r2
 800c540:	4618      	mov	r0, r3
 800c542:	f7f5 f877 	bl	8001634 <write_to_flash>
        	write_to_flash(type_addr,type);
 800c546:	4b2c      	ldr	r3, [pc, #176]	@ (800c5f8 <Custom_STM_Event_Handler+0x2a8>)
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	4a22      	ldr	r2, [pc, #136]	@ (800c5d4 <Custom_STM_Event_Handler+0x284>)
 800c54c:	7812      	ldrb	r2, [r2, #0]
 800c54e:	b2d2      	uxtb	r2, r2
 800c550:	4611      	mov	r1, r2
 800c552:	4618      	mov	r0, r3
 800c554:	f7f5 f86e 	bl	8001634 <write_to_flash>
        	for(int i =0 ; i<= 15; i++)
 800c558:	2300      	movs	r3, #0
 800c55a:	633b      	str	r3, [r7, #48]	@ 0x30
 800c55c:	e00c      	b.n	800c578 <Custom_STM_Event_Handler+0x228>
        	{
        		nickname[i] = attribute_modified->Attr_Data[11+i];
 800c55e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c560:	330b      	adds	r3, #11
 800c562:	6a3a      	ldr	r2, [r7, #32]
 800c564:	4413      	add	r3, r2
 800c566:	7a19      	ldrb	r1, [r3, #8]
 800c568:	4a24      	ldr	r2, [pc, #144]	@ (800c5fc <Custom_STM_Event_Handler+0x2ac>)
 800c56a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c56c:	4413      	add	r3, r2
 800c56e:	460a      	mov	r2, r1
 800c570:	701a      	strb	r2, [r3, #0]
        	for(int i =0 ; i<= 15; i++)
 800c572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c574:	3301      	adds	r3, #1
 800c576:	633b      	str	r3, [r7, #48]	@ 0x30
 800c578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c57a:	2b0f      	cmp	r3, #15
 800c57c:	ddef      	ble.n	800c55e <Custom_STM_Event_Handler+0x20e>
        	}
        	Flash_WriteString(nickname_addr,nickname);
 800c57e:	4b20      	ldr	r3, [pc, #128]	@ (800c600 <Custom_STM_Event_Handler+0x2b0>)
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	491e      	ldr	r1, [pc, #120]	@ (800c5fc <Custom_STM_Event_Handler+0x2ac>)
 800c584:	4618      	mov	r0, r3
 800c586:	f7f5 fe69 	bl	800225c <Flash_WriteString>
            /* USER CODE END CUSTOM_STM_Service_1_Char_1_ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE */
          } /* if (attribute_modified->Attr_Handle == (CustomContext.CustomMycharwriteHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))*/
          /* USER CODE BEGIN EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_END */

          /* USER CODE END EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_END */
          break;
 800c58a:	e011      	b.n	800c5b0 <Custom_STM_Event_Handler+0x260>
 800c58c:	e010      	b.n	800c5b0 <Custom_STM_Event_Handler+0x260>
		case ACI_GATT_NOTIFICATION_COMPLETE_VSEVT_CODE:
        {
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */
          notification_complete = (aci_gatt_notification_complete_event_rp0*)blecore_evt->data;
 800c58e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c590:	3302      	adds	r3, #2
 800c592:	627b      	str	r3, [r7, #36]	@ 0x24
          Notification.Custom_Evt_Opcode = CUSTOM_STM_NOTIFICATION_COMPLETE_EVT;
 800c594:	2303      	movs	r3, #3
 800c596:	733b      	strb	r3, [r7, #12]
          Notification.AttrHandle = notification_complete->Attr_Handle;
 800c598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c59a:	881b      	ldrh	r3, [r3, #0]
 800c59c:	b29b      	uxth	r3, r3
 800c59e:	83bb      	strh	r3, [r7, #28]
          Custom_STM_App_Notification(&Notification);
 800c5a0:	f107 030c 	add.w	r3, r7, #12
 800c5a4:	4618      	mov	r0, r3
 800c5a6:	f7ff fe79 	bl	800c29c <Custom_STM_App_Notification>
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */
          break;
 800c5aa:	e002      	b.n	800c5b2 <Custom_STM_Event_Handler+0x262>
        /* USER CODE END BLECORE_EVT */
        default:
          /* USER CODE BEGIN EVT_DEFAULT */

          /* USER CODE END EVT_DEFAULT */
          break;
 800c5ac:	bf00      	nop
 800c5ae:	e002      	b.n	800c5b6 <Custom_STM_Event_Handler+0x266>
          break;
 800c5b0:	bf00      	nop
      }
      /* USER CODE BEGIN EVT_VENDOR*/

      /* USER CODE END EVT_VENDOR*/
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800c5b2:	e000      	b.n	800c5b6 <Custom_STM_Event_Handler+0x266>

    default:
      /* USER CODE BEGIN EVENT_PCKT*/

      /* USER CODE END EVENT_PCKT*/
      break;
 800c5b4:	bf00      	nop

  /* USER CODE BEGIN Custom_STM_Event_Handler_2 */

  /* USER CODE END Custom_STM_Event_Handler_2 */

  return(return_value);
 800c5b6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}/* end Custom_STM_Event_Handler */
 800c5ba:	4618      	mov	r0, r3
 800c5bc:	3738      	adds	r7, #56	@ 0x38
 800c5be:	46bd      	mov	sp, r7
 800c5c0:	bd80      	pop	{r7, pc}
 800c5c2:	bf00      	nop
 800c5c4:	200006d4 	.word	0x200006d4
 800c5c8:	20000054 	.word	0x20000054
 800c5cc:	20000388 	.word	0x20000388
 800c5d0:	2000038a 	.word	0x2000038a
 800c5d4:	2000038b 	.word	0x2000038b
 800c5d8:	2000035c 	.word	0x2000035c
 800c5dc:	2000035e 	.word	0x2000035e
 800c5e0:	20000360 	.word	0x20000360
 800c5e4:	2000000c 	.word	0x2000000c
 800c5e8:	20000010 	.word	0x20000010
 800c5ec:	20000014 	.word	0x20000014
 800c5f0:	2000001c 	.word	0x2000001c
 800c5f4:	20000018 	.word	0x20000018
 800c5f8:	20000020 	.word	0x20000020
 800c5fc:	2000038c 	.word	0x2000038c
 800c600:	20000024 	.word	0x20000024

0800c604 <SVCCTL_InitCustomSvc>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void SVCCTL_InitCustomSvc(void)
{
 800c604:	b580      	push	{r7, lr}
 800c606:	b08c      	sub	sp, #48	@ 0x30
 800c608:	af06      	add	r7, sp, #24

  Char_UUID_t  uuid;
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800c60a:	2392      	movs	r3, #146	@ 0x92
 800c60c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE END SVCCTL_InitCustomSvc_1 */

  /**
   *  Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(Custom_STM_Event_Handler);
 800c60e:	484f      	ldr	r0, [pc, #316]	@ (800c74c <SVCCTL_InitCustomSvc+0x148>)
 800c610:	f7fe fa8e 	bl	800ab30 <SVCCTL_RegisterSvcHandler>
   *                              = 6
   *
   * This value doesn't take into account number of descriptors manually added
   * In case of descriptors added, please update the max_attr_record value accordingly in the next SVCCTL_InitService User Section
   */
  max_attr_record = 6;
 800c614:	2306      	movs	r3, #6
 800c616:	75bb      	strb	r3, [r7, #22]
  /* USER CODE BEGIN SVCCTL_InitService1 */
  /* max_attr_record to be updated if descriptors have been added */

  /* USER CODE END SVCCTL_InitService1 */

  COPY_MYSVC_UUID(uuid.Char_UUID_128);
 800c618:	238f      	movs	r3, #143	@ 0x8f
 800c61a:	713b      	strb	r3, [r7, #4]
 800c61c:	23e5      	movs	r3, #229	@ 0xe5
 800c61e:	717b      	strb	r3, [r7, #5]
 800c620:	23b3      	movs	r3, #179	@ 0xb3
 800c622:	71bb      	strb	r3, [r7, #6]
 800c624:	23d5      	movs	r3, #213	@ 0xd5
 800c626:	71fb      	strb	r3, [r7, #7]
 800c628:	232e      	movs	r3, #46	@ 0x2e
 800c62a:	723b      	strb	r3, [r7, #8]
 800c62c:	237f      	movs	r3, #127	@ 0x7f
 800c62e:	727b      	strb	r3, [r7, #9]
 800c630:	234a      	movs	r3, #74	@ 0x4a
 800c632:	72bb      	strb	r3, [r7, #10]
 800c634:	2398      	movs	r3, #152	@ 0x98
 800c636:	72fb      	strb	r3, [r7, #11]
 800c638:	232a      	movs	r3, #42	@ 0x2a
 800c63a:	733b      	strb	r3, [r7, #12]
 800c63c:	2348      	movs	r3, #72	@ 0x48
 800c63e:	737b      	strb	r3, [r7, #13]
 800c640:	237a      	movs	r3, #122	@ 0x7a
 800c642:	73bb      	strb	r3, [r7, #14]
 800c644:	23cc      	movs	r3, #204	@ 0xcc
 800c646:	73fb      	strb	r3, [r7, #15]
 800c648:	2300      	movs	r3, #0
 800c64a:	743b      	strb	r3, [r7, #16]
 800c64c:	2300      	movs	r3, #0
 800c64e:	747b      	strb	r3, [r7, #17]
 800c650:	2300      	movs	r3, #0
 800c652:	74bb      	strb	r3, [r7, #18]
 800c654:	2300      	movs	r3, #0
 800c656:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_service(UUID_TYPE_128,
 800c658:	7dbb      	ldrb	r3, [r7, #22]
 800c65a:	1d39      	adds	r1, r7, #4
 800c65c:	4a3c      	ldr	r2, [pc, #240]	@ (800c750 <SVCCTL_InitCustomSvc+0x14c>)
 800c65e:	9200      	str	r2, [sp, #0]
 800c660:	2201      	movs	r2, #1
 800c662:	2002      	movs	r0, #2
 800c664:	f7fd fcd8 	bl	800a018 <aci_gatt_add_service>
 800c668:	4603      	mov	r3, r0
 800c66a:	75fb      	strb	r3, [r7, #23]
  }

  /**
   *  myCharWrite
   */
  COPY_MYCHARWRITE_UUID(uuid.Char_UUID_128);
 800c66c:	2319      	movs	r3, #25
 800c66e:	713b      	strb	r3, [r7, #4]
 800c670:	23ed      	movs	r3, #237	@ 0xed
 800c672:	717b      	strb	r3, [r7, #5]
 800c674:	2382      	movs	r3, #130	@ 0x82
 800c676:	71bb      	strb	r3, [r7, #6]
 800c678:	23ae      	movs	r3, #174	@ 0xae
 800c67a:	71fb      	strb	r3, [r7, #7]
 800c67c:	23ed      	movs	r3, #237	@ 0xed
 800c67e:	723b      	strb	r3, [r7, #8]
 800c680:	2321      	movs	r3, #33	@ 0x21
 800c682:	727b      	strb	r3, [r7, #9]
 800c684:	234c      	movs	r3, #76	@ 0x4c
 800c686:	72bb      	strb	r3, [r7, #10]
 800c688:	239d      	movs	r3, #157	@ 0x9d
 800c68a:	72fb      	strb	r3, [r7, #11]
 800c68c:	2341      	movs	r3, #65	@ 0x41
 800c68e:	733b      	strb	r3, [r7, #12]
 800c690:	2345      	movs	r3, #69	@ 0x45
 800c692:	737b      	strb	r3, [r7, #13]
 800c694:	2322      	movs	r3, #34	@ 0x22
 800c696:	73bb      	strb	r3, [r7, #14]
 800c698:	238e      	movs	r3, #142	@ 0x8e
 800c69a:	73fb      	strb	r3, [r7, #15]
 800c69c:	2300      	movs	r3, #0
 800c69e:	743b      	strb	r3, [r7, #16]
 800c6a0:	2300      	movs	r3, #0
 800c6a2:	747b      	strb	r3, [r7, #17]
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	74bb      	strb	r3, [r7, #18]
 800c6a8:	2300      	movs	r3, #0
 800c6aa:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_char(CustomContext.CustomMysvcHdle,
 800c6ac:	4b28      	ldr	r3, [pc, #160]	@ (800c750 <SVCCTL_InitCustomSvc+0x14c>)
 800c6ae:	8818      	ldrh	r0, [r3, #0]
 800c6b0:	4b28      	ldr	r3, [pc, #160]	@ (800c754 <SVCCTL_InitCustomSvc+0x150>)
 800c6b2:	881b      	ldrh	r3, [r3, #0]
 800c6b4:	1d3a      	adds	r2, r7, #4
 800c6b6:	4928      	ldr	r1, [pc, #160]	@ (800c758 <SVCCTL_InitCustomSvc+0x154>)
 800c6b8:	9105      	str	r1, [sp, #20]
 800c6ba:	2101      	movs	r1, #1
 800c6bc:	9104      	str	r1, [sp, #16]
 800c6be:	2110      	movs	r1, #16
 800c6c0:	9103      	str	r1, [sp, #12]
 800c6c2:	2101      	movs	r1, #1
 800c6c4:	9102      	str	r1, [sp, #8]
 800c6c6:	2100      	movs	r1, #0
 800c6c8:	9101      	str	r1, [sp, #4]
 800c6ca:	2108      	movs	r1, #8
 800c6cc:	9100      	str	r1, [sp, #0]
 800c6ce:	2102      	movs	r1, #2
 800c6d0:	f7fd fd78 	bl	800a1c4 <aci_gatt_add_char>
 800c6d4:	4603      	mov	r3, r0
 800c6d6:	75fb      	strb	r3, [r7, #23]

  /* USER CODE END SVCCTL_Init_Service1_Char1 */
  /**
   *  myCharNotify
   */
  COPY_MYCHARNOTIFY_UUID(uuid.Char_UUID_128);
 800c6d8:	2319      	movs	r3, #25
 800c6da:	713b      	strb	r3, [r7, #4]
 800c6dc:	23ed      	movs	r3, #237	@ 0xed
 800c6de:	717b      	strb	r3, [r7, #5]
 800c6e0:	2382      	movs	r3, #130	@ 0x82
 800c6e2:	71bb      	strb	r3, [r7, #6]
 800c6e4:	23ae      	movs	r3, #174	@ 0xae
 800c6e6:	71fb      	strb	r3, [r7, #7]
 800c6e8:	23ed      	movs	r3, #237	@ 0xed
 800c6ea:	723b      	strb	r3, [r7, #8]
 800c6ec:	2321      	movs	r3, #33	@ 0x21
 800c6ee:	727b      	strb	r3, [r7, #9]
 800c6f0:	234c      	movs	r3, #76	@ 0x4c
 800c6f2:	72bb      	strb	r3, [r7, #10]
 800c6f4:	239d      	movs	r3, #157	@ 0x9d
 800c6f6:	72fb      	strb	r3, [r7, #11]
 800c6f8:	2341      	movs	r3, #65	@ 0x41
 800c6fa:	733b      	strb	r3, [r7, #12]
 800c6fc:	2345      	movs	r3, #69	@ 0x45
 800c6fe:	737b      	strb	r3, [r7, #13]
 800c700:	2322      	movs	r3, #34	@ 0x22
 800c702:	73bb      	strb	r3, [r7, #14]
 800c704:	238e      	movs	r3, #142	@ 0x8e
 800c706:	73fb      	strb	r3, [r7, #15]
 800c708:	2301      	movs	r3, #1
 800c70a:	743b      	strb	r3, [r7, #16]
 800c70c:	2300      	movs	r3, #0
 800c70e:	747b      	strb	r3, [r7, #17]
 800c710:	2300      	movs	r3, #0
 800c712:	74bb      	strb	r3, [r7, #18]
 800c714:	2300      	movs	r3, #0
 800c716:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_char(CustomContext.CustomMysvcHdle,
 800c718:	4b0d      	ldr	r3, [pc, #52]	@ (800c750 <SVCCTL_InitCustomSvc+0x14c>)
 800c71a:	8818      	ldrh	r0, [r3, #0]
 800c71c:	4b0f      	ldr	r3, [pc, #60]	@ (800c75c <SVCCTL_InitCustomSvc+0x158>)
 800c71e:	881b      	ldrh	r3, [r3, #0]
 800c720:	1d3a      	adds	r2, r7, #4
 800c722:	490f      	ldr	r1, [pc, #60]	@ (800c760 <SVCCTL_InitCustomSvc+0x15c>)
 800c724:	9105      	str	r1, [sp, #20]
 800c726:	2100      	movs	r1, #0
 800c728:	9104      	str	r1, [sp, #16]
 800c72a:	2110      	movs	r1, #16
 800c72c:	9103      	str	r1, [sp, #12]
 800c72e:	2101      	movs	r1, #1
 800c730:	9102      	str	r1, [sp, #8]
 800c732:	2100      	movs	r1, #0
 800c734:	9101      	str	r1, [sp, #4]
 800c736:	2110      	movs	r1, #16
 800c738:	9100      	str	r1, [sp, #0]
 800c73a:	2102      	movs	r1, #2
 800c73c:	f7fd fd42 	bl	800a1c4 <aci_gatt_add_char>
 800c740:	4603      	mov	r3, r0
 800c742:	75fb      	strb	r3, [r7, #23]

  /* USER CODE BEGIN SVCCTL_InitCustomSvc_2 */

  /* USER CODE END SVCCTL_InitCustomSvc_2 */

  return;
 800c744:	bf00      	nop
}
 800c746:	3718      	adds	r7, #24
 800c748:	46bd      	mov	sp, r7
 800c74a:	bd80      	pop	{r7, pc}
 800c74c:	0800c351 	.word	0x0800c351
 800c750:	200006d4 	.word	0x200006d4
 800c754:	20000050 	.word	0x20000050
 800c758:	200006d6 	.word	0x200006d6
 800c75c:	20000052 	.word	0x20000052
 800c760:	200006d8 	.word	0x200006d8

0800c764 <Custom_STM_App_Update_Char>:
 * @param  CharOpcode: Characteristic identifier
 * @param  Service_Instance: Instance of the service to which the characteristic belongs
 *
 */
tBleStatus Custom_STM_App_Update_Char(Custom_STM_Char_Opcode_t CharOpcode, uint8_t *pPayload)
{
 800c764:	b580      	push	{r7, lr}
 800c766:	b086      	sub	sp, #24
 800c768:	af02      	add	r7, sp, #8
 800c76a:	4603      	mov	r3, r0
 800c76c:	6039      	str	r1, [r7, #0]
 800c76e:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800c770:	2392      	movs	r3, #146	@ 0x92
 800c772:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN Custom_STM_App_Update_Char_1 */

  /* USER CODE END Custom_STM_App_Update_Char_1 */

  switch (CharOpcode)
 800c774:	79fb      	ldrb	r3, [r7, #7]
 800c776:	2b00      	cmp	r3, #0
 800c778:	d002      	beq.n	800c780 <Custom_STM_App_Update_Char+0x1c>
 800c77a:	2b01      	cmp	r3, #1
 800c77c:	d010      	beq.n	800c7a0 <Custom_STM_App_Update_Char+0x3c>

      /* USER CODE END CUSTOM_STM_App_Update_Service_1_Char_2*/
      break;

    default:
      break;
 800c77e:	e01f      	b.n	800c7c0 <Custom_STM_App_Update_Char+0x5c>
      ret = aci_gatt_update_char_value(CustomContext.CustomMysvcHdle,
 800c780:	4b12      	ldr	r3, [pc, #72]	@ (800c7cc <Custom_STM_App_Update_Char+0x68>)
 800c782:	8818      	ldrh	r0, [r3, #0]
 800c784:	4b11      	ldr	r3, [pc, #68]	@ (800c7cc <Custom_STM_App_Update_Char+0x68>)
 800c786:	8859      	ldrh	r1, [r3, #2]
 800c788:	4b11      	ldr	r3, [pc, #68]	@ (800c7d0 <Custom_STM_App_Update_Char+0x6c>)
 800c78a:	881b      	ldrh	r3, [r3, #0]
 800c78c:	b2da      	uxtb	r2, r3
 800c78e:	683b      	ldr	r3, [r7, #0]
 800c790:	9300      	str	r3, [sp, #0]
 800c792:	4613      	mov	r3, r2
 800c794:	2200      	movs	r2, #0
 800c796:	f7fd fe1d 	bl	800a3d4 <aci_gatt_update_char_value>
 800c79a:	4603      	mov	r3, r0
 800c79c:	73fb      	strb	r3, [r7, #15]
      break;
 800c79e:	e00f      	b.n	800c7c0 <Custom_STM_App_Update_Char+0x5c>
      ret = aci_gatt_update_char_value(CustomContext.CustomMysvcHdle,
 800c7a0:	4b0a      	ldr	r3, [pc, #40]	@ (800c7cc <Custom_STM_App_Update_Char+0x68>)
 800c7a2:	8818      	ldrh	r0, [r3, #0]
 800c7a4:	4b09      	ldr	r3, [pc, #36]	@ (800c7cc <Custom_STM_App_Update_Char+0x68>)
 800c7a6:	8899      	ldrh	r1, [r3, #4]
 800c7a8:	4b0a      	ldr	r3, [pc, #40]	@ (800c7d4 <Custom_STM_App_Update_Char+0x70>)
 800c7aa:	881b      	ldrh	r3, [r3, #0]
 800c7ac:	b2da      	uxtb	r2, r3
 800c7ae:	683b      	ldr	r3, [r7, #0]
 800c7b0:	9300      	str	r3, [sp, #0]
 800c7b2:	4613      	mov	r3, r2
 800c7b4:	2200      	movs	r2, #0
 800c7b6:	f7fd fe0d 	bl	800a3d4 <aci_gatt_update_char_value>
 800c7ba:	4603      	mov	r3, r0
 800c7bc:	73fb      	strb	r3, [r7, #15]
      break;
 800c7be:	bf00      	nop

  /* USER CODE BEGIN Custom_STM_App_Update_Char_2 */

  /* USER CODE END Custom_STM_App_Update_Char_2 */

  return ret;
 800c7c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7c2:	4618      	mov	r0, r3
 800c7c4:	3710      	adds	r7, #16
 800c7c6:	46bd      	mov	sp, r7
 800c7c8:	bd80      	pop	{r7, pc}
 800c7ca:	bf00      	nop
 800c7cc:	200006d4 	.word	0x200006d4
 800c7d0:	20000050 	.word	0x20000050
 800c7d4:	20000052 	.word	0x20000052

0800c7d8 <LL_PWR_EnableBootC2>:
{
 800c7d8:	b480      	push	{r7}
 800c7da:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 800c7dc:	4b05      	ldr	r3, [pc, #20]	@ (800c7f4 <LL_PWR_EnableBootC2+0x1c>)
 800c7de:	68db      	ldr	r3, [r3, #12]
 800c7e0:	4a04      	ldr	r2, [pc, #16]	@ (800c7f4 <LL_PWR_EnableBootC2+0x1c>)
 800c7e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c7e6:	60d3      	str	r3, [r2, #12]
}
 800c7e8:	bf00      	nop
 800c7ea:	46bd      	mov	sp, r7
 800c7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f0:	4770      	bx	lr
 800c7f2:	bf00      	nop
 800c7f4:	58000400 	.word	0x58000400

0800c7f8 <LL_C2_EXTI_EnableEvent_32_63>:
{
 800c7f8:	b480      	push	{r7}
 800c7fa:	b083      	sub	sp, #12
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 800c800:	4b06      	ldr	r3, [pc, #24]	@ (800c81c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800c802:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 800c806:	4905      	ldr	r1, [pc, #20]	@ (800c81c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	4313      	orrs	r3, r2
 800c80c:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 800c810:	bf00      	nop
 800c812:	370c      	adds	r7, #12
 800c814:	46bd      	mov	sp, r7
 800c816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c81a:	4770      	bx	lr
 800c81c:	58000800 	.word	0x58000800

0800c820 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 800c820:	b480      	push	{r7}
 800c822:	b083      	sub	sp, #12
 800c824:	af00      	add	r7, sp, #0
 800c826:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800c828:	4b05      	ldr	r3, [pc, #20]	@ (800c840 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800c82a:	6a1a      	ldr	r2, [r3, #32]
 800c82c:	4904      	ldr	r1, [pc, #16]	@ (800c840 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	4313      	orrs	r3, r2
 800c832:	620b      	str	r3, [r1, #32]
}
 800c834:	bf00      	nop
 800c836:	370c      	adds	r7, #12
 800c838:	46bd      	mov	sp, r7
 800c83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c83e:	4770      	bx	lr
 800c840:	58000800 	.word	0x58000800

0800c844 <LL_AHB3_GRP1_EnableClock>:
{
 800c844:	b480      	push	{r7}
 800c846:	b085      	sub	sp, #20
 800c848:	af00      	add	r7, sp, #0
 800c84a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800c84c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c850:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c852:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	4313      	orrs	r3, r2
 800c85a:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800c85c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c860:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	4013      	ands	r3, r2
 800c866:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800c868:	68fb      	ldr	r3, [r7, #12]
}
 800c86a:	bf00      	nop
 800c86c:	3714      	adds	r7, #20
 800c86e:	46bd      	mov	sp, r7
 800c870:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c874:	4770      	bx	lr

0800c876 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 800c876:	b480      	push	{r7}
 800c878:	b085      	sub	sp, #20
 800c87a:	af00      	add	r7, sp, #0
 800c87c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 800c87e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c882:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 800c886:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	4313      	orrs	r3, r2
 800c88e:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 800c892:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c896:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	4013      	ands	r3, r2
 800c89e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800c8a0:	68fb      	ldr	r3, [r7, #12]
}
 800c8a2:	bf00      	nop
 800c8a4:	3714      	adds	r7, #20
 800c8a6:	46bd      	mov	sp, r7
 800c8a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ac:	4770      	bx	lr

0800c8ae <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 800c8ae:	b480      	push	{r7}
 800c8b0:	b083      	sub	sp, #12
 800c8b2:	af00      	add	r7, sp, #0
 800c8b4:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	601a      	str	r2, [r3, #0]
}
 800c8c2:	bf00      	nop
 800c8c4:	370c      	adds	r7, #12
 800c8c6:	46bd      	mov	sp, r7
 800c8c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8cc:	4770      	bx	lr

0800c8ce <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 800c8ce:	b480      	push	{r7}
 800c8d0:	b083      	sub	sp, #12
 800c8d2:	af00      	add	r7, sp, #0
 800c8d4:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	f043 0201 	orr.w	r2, r3, #1
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	601a      	str	r2, [r3, #0]
}
 800c8e2:	bf00      	nop
 800c8e4:	370c      	adds	r7, #12
 800c8e6:	46bd      	mov	sp, r7
 800c8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ec:	4770      	bx	lr

0800c8ee <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800c8ee:	b480      	push	{r7}
 800c8f0:	b083      	sub	sp, #12
 800c8f2:	af00      	add	r7, sp, #0
 800c8f4:	6078      	str	r0, [r7, #4]
 800c8f6:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	685a      	ldr	r2, [r3, #4]
 800c8fc:	683b      	ldr	r3, [r7, #0]
 800c8fe:	041b      	lsls	r3, r3, #16
 800c900:	43db      	mvns	r3, r3
 800c902:	401a      	ands	r2, r3
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	605a      	str	r2, [r3, #4]
}
 800c908:	bf00      	nop
 800c90a:	370c      	adds	r7, #12
 800c90c:	46bd      	mov	sp, r7
 800c90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c912:	4770      	bx	lr

0800c914 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800c914:	b480      	push	{r7}
 800c916:	b083      	sub	sp, #12
 800c918:	af00      	add	r7, sp, #0
 800c91a:	6078      	str	r0, [r7, #4]
 800c91c:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	685a      	ldr	r2, [r3, #4]
 800c922:	683b      	ldr	r3, [r7, #0]
 800c924:	041b      	lsls	r3, r3, #16
 800c926:	431a      	orrs	r2, r3
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	605a      	str	r2, [r3, #4]
}
 800c92c:	bf00      	nop
 800c92e:	370c      	adds	r7, #12
 800c930:	46bd      	mov	sp, r7
 800c932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c936:	4770      	bx	lr

0800c938 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800c938:	b480      	push	{r7}
 800c93a:	b083      	sub	sp, #12
 800c93c:	af00      	add	r7, sp, #0
 800c93e:	6078      	str	r0, [r7, #4]
 800c940:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	685a      	ldr	r2, [r3, #4]
 800c946:	683b      	ldr	r3, [r7, #0]
 800c948:	43db      	mvns	r3, r3
 800c94a:	401a      	ands	r2, r3
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	605a      	str	r2, [r3, #4]
}
 800c950:	bf00      	nop
 800c952:	370c      	adds	r7, #12
 800c954:	46bd      	mov	sp, r7
 800c956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c95a:	4770      	bx	lr

0800c95c <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800c95c:	b480      	push	{r7}
 800c95e:	b083      	sub	sp, #12
 800c960:	af00      	add	r7, sp, #0
 800c962:	6078      	str	r0, [r7, #4]
 800c964:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	683a      	ldr	r2, [r7, #0]
 800c96a:	609a      	str	r2, [r3, #8]
}
 800c96c:	bf00      	nop
 800c96e:	370c      	adds	r7, #12
 800c970:	46bd      	mov	sp, r7
 800c972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c976:	4770      	bx	lr

0800c978 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800c978:	b480      	push	{r7}
 800c97a:	b083      	sub	sp, #12
 800c97c:	af00      	add	r7, sp, #0
 800c97e:	6078      	str	r0, [r7, #4]
 800c980:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800c982:	683b      	ldr	r3, [r7, #0]
 800c984:	041a      	lsls	r2, r3, #16
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	609a      	str	r2, [r3, #8]
}
 800c98a:	bf00      	nop
 800c98c:	370c      	adds	r7, #12
 800c98e:	46bd      	mov	sp, r7
 800c990:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c994:	4770      	bx	lr

0800c996 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800c996:	b480      	push	{r7}
 800c998:	b083      	sub	sp, #12
 800c99a:	af00      	add	r7, sp, #0
 800c99c:	6078      	str	r0, [r7, #4]
 800c99e:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	68da      	ldr	r2, [r3, #12]
 800c9a4:	683b      	ldr	r3, [r7, #0]
 800c9a6:	4013      	ands	r3, r2
 800c9a8:	683a      	ldr	r2, [r7, #0]
 800c9aa:	429a      	cmp	r2, r3
 800c9ac:	d101      	bne.n	800c9b2 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 800c9ae:	2301      	movs	r3, #1
 800c9b0:	e000      	b.n	800c9b4 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 800c9b2:	2300      	movs	r3, #0
}
 800c9b4:	4618      	mov	r0, r3
 800c9b6:	370c      	adds	r7, #12
 800c9b8:	46bd      	mov	sp, r7
 800c9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9be:	4770      	bx	lr

0800c9c0 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800c9c0:	b480      	push	{r7}
 800c9c2:	b083      	sub	sp, #12
 800c9c4:	af00      	add	r7, sp, #0
 800c9c6:	6078      	str	r0, [r7, #4]
 800c9c8:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	69da      	ldr	r2, [r3, #28]
 800c9ce:	683b      	ldr	r3, [r7, #0]
 800c9d0:	4013      	ands	r3, r2
 800c9d2:	683a      	ldr	r2, [r7, #0]
 800c9d4:	429a      	cmp	r2, r3
 800c9d6:	d101      	bne.n	800c9dc <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 800c9d8:	2301      	movs	r3, #1
 800c9da:	e000      	b.n	800c9de <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 800c9dc:	2300      	movs	r3, #0
}
 800c9de:	4618      	mov	r0, r3
 800c9e0:	370c      	adds	r7, #12
 800c9e2:	46bd      	mov	sp, r7
 800c9e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9e8:	4770      	bx	lr
	...

0800c9ec <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 800c9ec:	b580      	push	{r7, lr}
 800c9ee:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 800c9f0:	2102      	movs	r1, #2
 800c9f2:	4818      	ldr	r0, [pc, #96]	@ (800ca54 <HW_IPCC_Rx_Handler+0x68>)
 800c9f4:	f7ff ffe4 	bl	800c9c0 <LL_C2_IPCC_IsActiveFlag_CHx>
 800c9f8:	4603      	mov	r3, r0
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d008      	beq.n	800ca10 <HW_IPCC_Rx_Handler+0x24>
 800c9fe:	4b15      	ldr	r3, [pc, #84]	@ (800ca54 <HW_IPCC_Rx_Handler+0x68>)
 800ca00:	685b      	ldr	r3, [r3, #4]
 800ca02:	f003 0302 	and.w	r3, r3, #2
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d102      	bne.n	800ca10 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 800ca0a:	f000 f925 	bl	800cc58 <HW_IPCC_SYS_EvtHandler>
 800ca0e:	e01e      	b.n	800ca4e <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 800ca10:	2101      	movs	r1, #1
 800ca12:	4810      	ldr	r0, [pc, #64]	@ (800ca54 <HW_IPCC_Rx_Handler+0x68>)
 800ca14:	f7ff ffd4 	bl	800c9c0 <LL_C2_IPCC_IsActiveFlag_CHx>
 800ca18:	4603      	mov	r3, r0
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d008      	beq.n	800ca30 <HW_IPCC_Rx_Handler+0x44>
 800ca1e:	4b0d      	ldr	r3, [pc, #52]	@ (800ca54 <HW_IPCC_Rx_Handler+0x68>)
 800ca20:	685b      	ldr	r3, [r3, #4]
 800ca22:	f003 0301 	and.w	r3, r3, #1
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	d102      	bne.n	800ca30 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 800ca2a:	f000 f899 	bl	800cb60 <HW_IPCC_BLE_EvtHandler>
 800ca2e:	e00e      	b.n	800ca4e <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 800ca30:	2108      	movs	r1, #8
 800ca32:	4808      	ldr	r0, [pc, #32]	@ (800ca54 <HW_IPCC_Rx_Handler+0x68>)
 800ca34:	f7ff ffc4 	bl	800c9c0 <LL_C2_IPCC_IsActiveFlag_CHx>
 800ca38:	4603      	mov	r3, r0
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d008      	beq.n	800ca50 <HW_IPCC_Rx_Handler+0x64>
 800ca3e:	4b05      	ldr	r3, [pc, #20]	@ (800ca54 <HW_IPCC_Rx_Handler+0x68>)
 800ca40:	685b      	ldr	r3, [r3, #4]
 800ca42:	f003 0308 	and.w	r3, r3, #8
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d102      	bne.n	800ca50 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 800ca4a:	f000 f97d 	bl	800cd48 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 800ca4e:	bf00      	nop
 800ca50:	bf00      	nop
}
 800ca52:	bd80      	pop	{r7, pc}
 800ca54:	58000c00 	.word	0x58000c00

0800ca58 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 800ca58:	b580      	push	{r7, lr}
 800ca5a:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800ca5c:	2102      	movs	r1, #2
 800ca5e:	4818      	ldr	r0, [pc, #96]	@ (800cac0 <HW_IPCC_Tx_Handler+0x68>)
 800ca60:	f7ff ff99 	bl	800c996 <LL_C1_IPCC_IsActiveFlag_CHx>
 800ca64:	4603      	mov	r3, r0
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d108      	bne.n	800ca7c <HW_IPCC_Tx_Handler+0x24>
 800ca6a:	4b15      	ldr	r3, [pc, #84]	@ (800cac0 <HW_IPCC_Tx_Handler+0x68>)
 800ca6c:	685b      	ldr	r3, [r3, #4]
 800ca6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d102      	bne.n	800ca7c <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 800ca76:	f000 f8d3 	bl	800cc20 <HW_IPCC_SYS_CmdEvtHandler>
 800ca7a:	e01e      	b.n	800caba <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 800ca7c:	2108      	movs	r1, #8
 800ca7e:	4810      	ldr	r0, [pc, #64]	@ (800cac0 <HW_IPCC_Tx_Handler+0x68>)
 800ca80:	f7ff ff89 	bl	800c996 <LL_C1_IPCC_IsActiveFlag_CHx>
 800ca84:	4603      	mov	r3, r0
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d108      	bne.n	800ca9c <HW_IPCC_Tx_Handler+0x44>
 800ca8a:	4b0d      	ldr	r3, [pc, #52]	@ (800cac0 <HW_IPCC_Tx_Handler+0x68>)
 800ca8c:	685b      	ldr	r3, [r3, #4]
 800ca8e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d102      	bne.n	800ca9c <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 800ca96:	f000 f919 	bl	800cccc <HW_IPCC_MM_FreeBufHandler>
 800ca9a:	e00e      	b.n	800caba <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 800ca9c:	2120      	movs	r1, #32
 800ca9e:	4808      	ldr	r0, [pc, #32]	@ (800cac0 <HW_IPCC_Tx_Handler+0x68>)
 800caa0:	f7ff ff79 	bl	800c996 <LL_C1_IPCC_IsActiveFlag_CHx>
 800caa4:	4603      	mov	r3, r0
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d108      	bne.n	800cabc <HW_IPCC_Tx_Handler+0x64>
 800caaa:	4b05      	ldr	r3, [pc, #20]	@ (800cac0 <HW_IPCC_Tx_Handler+0x68>)
 800caac:	685b      	ldr	r3, [r3, #4]
 800caae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d102      	bne.n	800cabc <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 800cab6:	f000 f85f 	bl	800cb78 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 800caba:	bf00      	nop
 800cabc:	bf00      	nop
}
 800cabe:	bd80      	pop	{r7, pc}
 800cac0:	58000c00 	.word	0x58000c00

0800cac4 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 800cac4:	b580      	push	{r7, lr}
 800cac6:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 800cac8:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800cacc:	f7ff fed3 	bl	800c876 <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 800cad0:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800cad4:	f7ff fea4 	bl	800c820 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 800cad8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800cadc:	f7ff fe8c 	bl	800c7f8 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 800cae0:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 800cae2:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 800cae4:	f7ff fe78 	bl	800c7d8 <LL_PWR_EnableBootC2>

  return;
 800cae8:	bf00      	nop
}
 800caea:	bd80      	pop	{r7, pc}

0800caec <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 800caec:	b580      	push	{r7, lr}
 800caee:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 800caf0:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800caf4:	f7ff fea6 	bl	800c844 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 800caf8:	4806      	ldr	r0, [pc, #24]	@ (800cb14 <HW_IPCC_Init+0x28>)
 800cafa:	f7ff fee8 	bl	800c8ce <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 800cafe:	4805      	ldr	r0, [pc, #20]	@ (800cb14 <HW_IPCC_Init+0x28>)
 800cb00:	f7ff fed5 	bl	800c8ae <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 800cb04:	202c      	movs	r0, #44	@ 0x2c
 800cb06:	f7f7 fc04 	bl	8004312 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 800cb0a:	202d      	movs	r0, #45	@ 0x2d
 800cb0c:	f7f7 fc01 	bl	8004312 <HAL_NVIC_EnableIRQ>

  return;
 800cb10:	bf00      	nop
}
 800cb12:	bd80      	pop	{r7, pc}
 800cb14:	58000c00 	.word	0x58000c00

0800cb18 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 800cb18:	b580      	push	{r7, lr}
 800cb1a:	b084      	sub	sp, #16
 800cb1c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cb1e:	f3ef 8310 	mrs	r3, PRIMASK
 800cb22:	607b      	str	r3, [r7, #4]
  return(result);
 800cb24:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800cb26:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800cb28:	b672      	cpsid	i
}
 800cb2a:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800cb2c:	2101      	movs	r1, #1
 800cb2e:	4806      	ldr	r0, [pc, #24]	@ (800cb48 <HW_IPCC_BLE_Init+0x30>)
 800cb30:	f7ff ff02 	bl	800c938 <LL_C1_IPCC_EnableReceiveChannel>
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cb38:	68bb      	ldr	r3, [r7, #8]
 800cb3a:	f383 8810 	msr	PRIMASK, r3
}
 800cb3e:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 800cb40:	bf00      	nop
}
 800cb42:	3710      	adds	r7, #16
 800cb44:	46bd      	mov	sp, r7
 800cb46:	bd80      	pop	{r7, pc}
 800cb48:	58000c00 	.word	0x58000c00

0800cb4c <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 800cb4c:	b580      	push	{r7, lr}
 800cb4e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 800cb50:	2101      	movs	r1, #1
 800cb52:	4802      	ldr	r0, [pc, #8]	@ (800cb5c <HW_IPCC_BLE_SendCmd+0x10>)
 800cb54:	f7ff ff10 	bl	800c978 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800cb58:	bf00      	nop
}
 800cb5a:	bd80      	pop	{r7, pc}
 800cb5c:	58000c00 	.word	0x58000c00

0800cb60 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 800cb60:	b580      	push	{r7, lr}
 800cb62:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 800cb64:	f7fe fca8 	bl	800b4b8 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800cb68:	2101      	movs	r1, #1
 800cb6a:	4802      	ldr	r0, [pc, #8]	@ (800cb74 <HW_IPCC_BLE_EvtHandler+0x14>)
 800cb6c:	f7ff fef6 	bl	800c95c <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800cb70:	bf00      	nop
}
 800cb72:	bd80      	pop	{r7, pc}
 800cb74:	58000c00 	.word	0x58000c00

0800cb78 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 800cb78:	b580      	push	{r7, lr}
 800cb7a:	b084      	sub	sp, #16
 800cb7c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cb7e:	f3ef 8310 	mrs	r3, PRIMASK
 800cb82:	607b      	str	r3, [r7, #4]
  return(result);
 800cb84:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800cb86:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800cb88:	b672      	cpsid	i
}
 800cb8a:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 800cb8c:	2120      	movs	r1, #32
 800cb8e:	4807      	ldr	r0, [pc, #28]	@ (800cbac <HW_IPCC_BLE_AclDataEvtHandler+0x34>)
 800cb90:	f7ff fec0 	bl	800c914 <LL_C1_IPCC_DisableTransmitChannel>
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cb98:	68bb      	ldr	r3, [r7, #8]
 800cb9a:	f383 8810 	msr	PRIMASK, r3
}
 800cb9e:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_BLE_AclDataAckNot();
 800cba0:	f7fe fcba 	bl	800b518 <HW_IPCC_BLE_AclDataAckNot>

  return;
 800cba4:	bf00      	nop
}
 800cba6:	3710      	adds	r7, #16
 800cba8:	46bd      	mov	sp, r7
 800cbaa:	bd80      	pop	{r7, pc}
 800cbac:	58000c00 	.word	0x58000c00

0800cbb0 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 800cbb0:	b580      	push	{r7, lr}
 800cbb2:	b084      	sub	sp, #16
 800cbb4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cbb6:	f3ef 8310 	mrs	r3, PRIMASK
 800cbba:	607b      	str	r3, [r7, #4]
  return(result);
 800cbbc:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800cbbe:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800cbc0:	b672      	cpsid	i
}
 800cbc2:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800cbc4:	2102      	movs	r1, #2
 800cbc6:	4806      	ldr	r0, [pc, #24]	@ (800cbe0 <HW_IPCC_SYS_Init+0x30>)
 800cbc8:	f7ff feb6 	bl	800c938 <LL_C1_IPCC_EnableReceiveChannel>
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cbd0:	68bb      	ldr	r3, [r7, #8]
 800cbd2:	f383 8810 	msr	PRIMASK, r3
}
 800cbd6:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 800cbd8:	bf00      	nop
}
 800cbda:	3710      	adds	r7, #16
 800cbdc:	46bd      	mov	sp, r7
 800cbde:	bd80      	pop	{r7, pc}
 800cbe0:	58000c00 	.word	0x58000c00

0800cbe4 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 800cbe4:	b580      	push	{r7, lr}
 800cbe6:	b084      	sub	sp, #16
 800cbe8:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800cbea:	2102      	movs	r1, #2
 800cbec:	480b      	ldr	r0, [pc, #44]	@ (800cc1c <HW_IPCC_SYS_SendCmd+0x38>)
 800cbee:	f7ff fec3 	bl	800c978 <LL_C1_IPCC_SetFlag_CHx>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cbf2:	f3ef 8310 	mrs	r3, PRIMASK
 800cbf6:	607b      	str	r3, [r7, #4]
  return(result);
 800cbf8:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800cbfa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800cbfc:	b672      	cpsid	i
}
 800cbfe:	bf00      	nop
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800cc00:	2102      	movs	r1, #2
 800cc02:	4806      	ldr	r0, [pc, #24]	@ (800cc1c <HW_IPCC_SYS_SendCmd+0x38>)
 800cc04:	f7ff fe73 	bl	800c8ee <LL_C1_IPCC_EnableTransmitChannel>
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cc0c:	68bb      	ldr	r3, [r7, #8]
 800cc0e:	f383 8810 	msr	PRIMASK, r3
}
 800cc12:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 800cc14:	bf00      	nop
}
 800cc16:	3710      	adds	r7, #16
 800cc18:	46bd      	mov	sp, r7
 800cc1a:	bd80      	pop	{r7, pc}
 800cc1c:	58000c00 	.word	0x58000c00

0800cc20 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 800cc20:	b580      	push	{r7, lr}
 800cc22:	b084      	sub	sp, #16
 800cc24:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cc26:	f3ef 8310 	mrs	r3, PRIMASK
 800cc2a:	607b      	str	r3, [r7, #4]
  return(result);
 800cc2c:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800cc2e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800cc30:	b672      	cpsid	i
}
 800cc32:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800cc34:	2102      	movs	r1, #2
 800cc36:	4807      	ldr	r0, [pc, #28]	@ (800cc54 <HW_IPCC_SYS_CmdEvtHandler+0x34>)
 800cc38:	f7ff fe6c 	bl	800c914 <LL_C1_IPCC_DisableTransmitChannel>
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cc40:	68bb      	ldr	r3, [r7, #8]
 800cc42:	f383 8810 	msr	PRIMASK, r3
}
 800cc46:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_SYS_CmdEvtNot();
 800cc48:	f7fe fcba 	bl	800b5c0 <HW_IPCC_SYS_CmdEvtNot>

  return;
 800cc4c:	bf00      	nop
}
 800cc4e:	3710      	adds	r7, #16
 800cc50:	46bd      	mov	sp, r7
 800cc52:	bd80      	pop	{r7, pc}
 800cc54:	58000c00 	.word	0x58000c00

0800cc58 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 800cc58:	b580      	push	{r7, lr}
 800cc5a:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 800cc5c:	f7fe fcc6 	bl	800b5ec <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800cc60:	2102      	movs	r1, #2
 800cc62:	4802      	ldr	r0, [pc, #8]	@ (800cc6c <HW_IPCC_SYS_EvtHandler+0x14>)
 800cc64:	f7ff fe7a 	bl	800c95c <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800cc68:	bf00      	nop
}
 800cc6a:	bd80      	pop	{r7, pc}
 800cc6c:	58000c00 	.word	0x58000c00

0800cc70 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 800cc70:	b580      	push	{r7, lr}
 800cc72:	b086      	sub	sp, #24
 800cc74:	af00      	add	r7, sp, #0
 800cc76:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 800cc78:	2108      	movs	r1, #8
 800cc7a:	4812      	ldr	r0, [pc, #72]	@ (800ccc4 <HW_IPCC_MM_SendFreeBuf+0x54>)
 800cc7c:	f7ff fe8b 	bl	800c996 <LL_C1_IPCC_IsActiveFlag_CHx>
 800cc80:	4603      	mov	r3, r0
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d013      	beq.n	800ccae <HW_IPCC_MM_SendFreeBuf+0x3e>
  {
    FreeBufCb = cb;
 800cc86:	4a10      	ldr	r2, [pc, #64]	@ (800ccc8 <HW_IPCC_MM_SendFreeBuf+0x58>)
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cc8c:	f3ef 8310 	mrs	r3, PRIMASK
 800cc90:	60fb      	str	r3, [r7, #12]
  return(result);
 800cc92:	68fb      	ldr	r3, [r7, #12]
    UTILS_ENTER_CRITICAL_SECTION();
 800cc94:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800cc96:	b672      	cpsid	i
}
 800cc98:	bf00      	nop
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800cc9a:	2108      	movs	r1, #8
 800cc9c:	4809      	ldr	r0, [pc, #36]	@ (800ccc4 <HW_IPCC_MM_SendFreeBuf+0x54>)
 800cc9e:	f7ff fe26 	bl	800c8ee <LL_C1_IPCC_EnableTransmitChannel>
 800cca2:	697b      	ldr	r3, [r7, #20]
 800cca4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cca6:	693b      	ldr	r3, [r7, #16]
 800cca8:	f383 8810 	msr	PRIMASK, r3
}
 800ccac:	e005      	b.n	800ccba <HW_IPCC_MM_SendFreeBuf+0x4a>
    UTILS_EXIT_CRITICAL_SECTION();
  }
  else
  {
    cb();
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	4798      	blx	r3

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800ccb2:	2108      	movs	r1, #8
 800ccb4:	4803      	ldr	r0, [pc, #12]	@ (800ccc4 <HW_IPCC_MM_SendFreeBuf+0x54>)
 800ccb6:	f7ff fe5f 	bl	800c978 <LL_C1_IPCC_SetFlag_CHx>
  }

  return;
 800ccba:	bf00      	nop
}
 800ccbc:	3718      	adds	r7, #24
 800ccbe:	46bd      	mov	sp, r7
 800ccc0:	bd80      	pop	{r7, pc}
 800ccc2:	bf00      	nop
 800ccc4:	58000c00 	.word	0x58000c00
 800ccc8:	200006dc 	.word	0x200006dc

0800cccc <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 800cccc:	b580      	push	{r7, lr}
 800ccce:	b084      	sub	sp, #16
 800ccd0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ccd2:	f3ef 8310 	mrs	r3, PRIMASK
 800ccd6:	607b      	str	r3, [r7, #4]
  return(result);
 800ccd8:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800ccda:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800ccdc:	b672      	cpsid	i
}
 800ccde:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800cce0:	2108      	movs	r1, #8
 800cce2:	480a      	ldr	r0, [pc, #40]	@ (800cd0c <HW_IPCC_MM_FreeBufHandler+0x40>)
 800cce4:	f7ff fe16 	bl	800c914 <LL_C1_IPCC_DisableTransmitChannel>
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ccec:	68bb      	ldr	r3, [r7, #8]
 800ccee:	f383 8810 	msr	PRIMASK, r3
}
 800ccf2:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  FreeBufCb();
 800ccf4:	4b06      	ldr	r3, [pc, #24]	@ (800cd10 <HW_IPCC_MM_FreeBufHandler+0x44>)
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800ccfa:	2108      	movs	r1, #8
 800ccfc:	4803      	ldr	r0, [pc, #12]	@ (800cd0c <HW_IPCC_MM_FreeBufHandler+0x40>)
 800ccfe:	f7ff fe3b 	bl	800c978 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800cd02:	bf00      	nop
}
 800cd04:	3710      	adds	r7, #16
 800cd06:	46bd      	mov	sp, r7
 800cd08:	bd80      	pop	{r7, pc}
 800cd0a:	bf00      	nop
 800cd0c:	58000c00 	.word	0x58000c00
 800cd10:	200006dc 	.word	0x200006dc

0800cd14 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 800cd14:	b580      	push	{r7, lr}
 800cd16:	b084      	sub	sp, #16
 800cd18:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cd1a:	f3ef 8310 	mrs	r3, PRIMASK
 800cd1e:	607b      	str	r3, [r7, #4]
  return(result);
 800cd20:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800cd22:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800cd24:	b672      	cpsid	i
}
 800cd26:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 800cd28:	2108      	movs	r1, #8
 800cd2a:	4806      	ldr	r0, [pc, #24]	@ (800cd44 <HW_IPCC_TRACES_Init+0x30>)
 800cd2c:	f7ff fe04 	bl	800c938 <LL_C1_IPCC_EnableReceiveChannel>
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cd34:	68bb      	ldr	r3, [r7, #8]
 800cd36:	f383 8810 	msr	PRIMASK, r3
}
 800cd3a:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 800cd3c:	bf00      	nop
}
 800cd3e:	3710      	adds	r7, #16
 800cd40:	46bd      	mov	sp, r7
 800cd42:	bd80      	pop	{r7, pc}
 800cd44:	58000c00 	.word	0x58000c00

0800cd48 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 800cd48:	b580      	push	{r7, lr}
 800cd4a:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 800cd4c:	f7fe fcf6 	bl	800b73c <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 800cd50:	2108      	movs	r1, #8
 800cd52:	4802      	ldr	r0, [pc, #8]	@ (800cd5c <HW_IPCC_TRACES_EvtHandler+0x14>)
 800cd54:	f7ff fe02 	bl	800c95c <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800cd58:	bf00      	nop
}
 800cd5a:	bd80      	pop	{r7, pc}
 800cd5c:	58000c00 	.word	0x58000c00

0800cd60 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 800cd60:	b480      	push	{r7}
 800cd62:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800cd64:	4b05      	ldr	r3, [pc, #20]	@ (800cd7c <UTIL_LPM_Init+0x1c>)
 800cd66:	2200      	movs	r2, #0
 800cd68:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800cd6a:	4b05      	ldr	r3, [pc, #20]	@ (800cd80 <UTIL_LPM_Init+0x20>)
 800cd6c:	2200      	movs	r2, #0
 800cd6e:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800cd70:	bf00      	nop
 800cd72:	46bd      	mov	sp, r7
 800cd74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd78:	4770      	bx	lr
 800cd7a:	bf00      	nop
 800cd7c:	200006e0 	.word	0x200006e0
 800cd80:	200006e4 	.word	0x200006e4

0800cd84 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800cd84:	b480      	push	{r7}
 800cd86:	b087      	sub	sp, #28
 800cd88:	af00      	add	r7, sp, #0
 800cd8a:	6078      	str	r0, [r7, #4]
 800cd8c:	460b      	mov	r3, r1
 800cd8e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cd90:	f3ef 8310 	mrs	r3, PRIMASK
 800cd94:	613b      	str	r3, [r7, #16]
  return(result);
 800cd96:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800cd98:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800cd9a:	b672      	cpsid	i
}
 800cd9c:	bf00      	nop
  
  switch(state)
 800cd9e:	78fb      	ldrb	r3, [r7, #3]
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d008      	beq.n	800cdb6 <UTIL_LPM_SetOffMode+0x32>
 800cda4:	2b01      	cmp	r3, #1
 800cda6:	d10e      	bne.n	800cdc6 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800cda8:	4b0d      	ldr	r3, [pc, #52]	@ (800cde0 <UTIL_LPM_SetOffMode+0x5c>)
 800cdaa:	681a      	ldr	r2, [r3, #0]
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	4313      	orrs	r3, r2
 800cdb0:	4a0b      	ldr	r2, [pc, #44]	@ (800cde0 <UTIL_LPM_SetOffMode+0x5c>)
 800cdb2:	6013      	str	r3, [r2, #0]
      break;
 800cdb4:	e008      	b.n	800cdc8 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	43da      	mvns	r2, r3
 800cdba:	4b09      	ldr	r3, [pc, #36]	@ (800cde0 <UTIL_LPM_SetOffMode+0x5c>)
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	4013      	ands	r3, r2
 800cdc0:	4a07      	ldr	r2, [pc, #28]	@ (800cde0 <UTIL_LPM_SetOffMode+0x5c>)
 800cdc2:	6013      	str	r3, [r2, #0]
      break;
 800cdc4:	e000      	b.n	800cdc8 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 800cdc6:	bf00      	nop
 800cdc8:	697b      	ldr	r3, [r7, #20]
 800cdca:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	f383 8810 	msr	PRIMASK, r3
}
 800cdd2:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800cdd4:	bf00      	nop
 800cdd6:	371c      	adds	r7, #28
 800cdd8:	46bd      	mov	sp, r7
 800cdda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdde:	4770      	bx	lr
 800cde0:	200006e4 	.word	0x200006e4

0800cde4 <UTIL_SEQ_Run>:
  * That is the reason why many variables that are used only in that function are declared static.
  * Note: These variables could have been declared static in the function.
  *
  */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 800cde4:	b580      	push	{r7, lr}
 800cde6:	b094      	sub	sp, #80	@ 0x50
 800cde8:	af00      	add	r7, sp, #0
 800cdea:	6078      	str	r0, [r7, #4]
    /*
     * When this function is nested, the mask to be applied cannot be larger than the first call
     * The mask is always getting smaller and smaller
     * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
     */
    super_mask_backup = SuperMask;
 800cdec:	4b89      	ldr	r3, [pc, #548]	@ (800d014 <UTIL_SEQ_Run+0x230>)
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    SuperMask &= Mask_bm;
 800cdf2:	4b88      	ldr	r3, [pc, #544]	@ (800d014 <UTIL_SEQ_Run+0x230>)
 800cdf4:	681a      	ldr	r2, [r3, #0]
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	4013      	ands	r3, r2
 800cdfa:	4a86      	ldr	r2, [pc, #536]	@ (800d014 <UTIL_SEQ_Run+0x230>)
 800cdfc:	6013      	str	r3, [r2, #0]
     * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
     * SuperMask that comes from UTIL_SEQ_Run
     * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
     * waiting task
     */
    local_taskset = TaskSet;
 800cdfe:	4b86      	ldr	r3, [pc, #536]	@ (800d018 <UTIL_SEQ_Run+0x234>)
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	647b      	str	r3, [r7, #68]	@ 0x44
    local_evtset = EvtSet;
 800ce04:	4b85      	ldr	r3, [pc, #532]	@ (800d01c <UTIL_SEQ_Run+0x238>)
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	643b      	str	r3, [r7, #64]	@ 0x40
    local_taskmask = TaskMask;
 800ce0a:	4b85      	ldr	r3, [pc, #532]	@ (800d020 <UTIL_SEQ_Run+0x23c>)
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    local_evtwaited =  EvtWaited;
 800ce10:	4b84      	ldr	r3, [pc, #528]	@ (800d024 <UTIL_SEQ_Run+0x240>)
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	63bb      	str	r3, [r7, #56]	@ 0x38
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800ce16:	e112      	b.n	800d03e <UTIL_SEQ_Run+0x25a>
    {
        counter = 0U;
 800ce18:	2300      	movs	r3, #0
 800ce1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
        /*
         * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
         * on the priority parameter given from UTIL_SEQ_SetTask()
         * The while loop is looking for a flag set from the highest priority maskr to the lower
         */
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800ce1c:	e002      	b.n	800ce24 <UTIL_SEQ_Run+0x40>
        {
            counter++;
 800ce1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce20:	3301      	adds	r3, #1
 800ce22:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800ce24:	4a80      	ldr	r2, [pc, #512]	@ (800d028 <UTIL_SEQ_Run+0x244>)
 800ce26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce28:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800ce2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce2e:	401a      	ands	r2, r3
 800ce30:	4b78      	ldr	r3, [pc, #480]	@ (800d014 <UTIL_SEQ_Run+0x230>)
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	4013      	ands	r3, r2
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d0f1      	beq.n	800ce1e <UTIL_SEQ_Run+0x3a>
        }

        current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 800ce3a:	4a7b      	ldr	r2, [pc, #492]	@ (800d028 <UTIL_SEQ_Run+0x244>)
 800ce3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce3e:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800ce42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce44:	401a      	ands	r2, r3
 800ce46:	4b73      	ldr	r3, [pc, #460]	@ (800d014 <UTIL_SEQ_Run+0x230>)
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	4013      	ands	r3, r2
 800ce4c:	64bb      	str	r3, [r7, #72]	@ 0x48
         * the round_robin mask
         *
         * In the check below, the round_robin mask is reinitialize in case all pending
         * tasks haven been executed at least once
         */
        if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800ce4e:	4a76      	ldr	r2, [pc, #472]	@ (800d028 <UTIL_SEQ_Run+0x244>)
 800ce50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce52:	00db      	lsls	r3, r3, #3
 800ce54:	4413      	add	r3, r2
 800ce56:	685a      	ldr	r2, [r3, #4]
 800ce58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce5a:	4013      	ands	r3, r2
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d106      	bne.n	800ce6e <UTIL_SEQ_Run+0x8a>
        {
            TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800ce60:	4a71      	ldr	r2, [pc, #452]	@ (800d028 <UTIL_SEQ_Run+0x244>)
 800ce62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce64:	00db      	lsls	r3, r3, #3
 800ce66:	4413      	add	r3, r2
 800ce68:	f04f 32ff 	mov.w	r2, #4294967295
 800ce6c:	605a      	str	r2, [r3, #4]

        /*
         * Compute the Stack Startving List
         * This is the list of the task that have been set at least once minus the one that have been cleared ar least once
         */
        task_starving_list = TaskSet;
 800ce6e:	4b6a      	ldr	r3, [pc, #424]	@ (800d018 <UTIL_SEQ_Run+0x234>)
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	62bb      	str	r3, [r7, #40]	@ 0x28
         * Such situation shall not happen when evaluating task_starving_list
         * At any time, there should not be any bit reset in TaskPrio[counter].round_robin and reset in TaskClearList
         * It is correct with regard to the Sequencer Architecture to set in TaskClearList all tasks that are said to be executed from TaskPrio[counter].round_robin
         * This synchronizes both information before calculating the CurrentTaskIdx
         */
        TaskClearList |= (~TaskPrio[counter].round_robin);
 800ce74:	4a6c      	ldr	r2, [pc, #432]	@ (800d028 <UTIL_SEQ_Run+0x244>)
 800ce76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce78:	00db      	lsls	r3, r3, #3
 800ce7a:	4413      	add	r3, r2
 800ce7c:	685b      	ldr	r3, [r3, #4]
 800ce7e:	43da      	mvns	r2, r3
 800ce80:	4b6a      	ldr	r3, [pc, #424]	@ (800d02c <UTIL_SEQ_Run+0x248>)
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	4313      	orrs	r3, r2
 800ce86:	4a69      	ldr	r2, [pc, #420]	@ (800d02c <UTIL_SEQ_Run+0x248>)
 800ce88:	6013      	str	r3, [r2, #0]

        task_starving_list &= (~TaskClearList);
 800ce8a:	4b68      	ldr	r3, [pc, #416]	@ (800d02c <UTIL_SEQ_Run+0x248>)
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	43db      	mvns	r3, r3
 800ce90:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ce92:	4013      	ands	r3, r2
 800ce94:	62bb      	str	r3, [r7, #40]	@ 0x28

        /*
         * Consider first the starving list and update current_task_set accordingly
         */
        if ((task_starving_list & current_task_set) != 0U)
 800ce96:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ce98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce9a:	4013      	ands	r3, r2
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d003      	beq.n	800cea8 <UTIL_SEQ_Run+0xc4>
        {
          current_task_set = (task_starving_list & current_task_set);
 800cea0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cea4:	4013      	ands	r3, r2
 800cea6:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        /*
         * Reinitialize the Starving List if required
         */
        if(task_starving_list == 0)
 800cea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d102      	bne.n	800ceb4 <UTIL_SEQ_Run+0xd0>
        {
          TaskClearList = 0;
 800ceae:	4b5f      	ldr	r3, [pc, #380]	@ (800d02c <UTIL_SEQ_Run+0x248>)
 800ceb0:	2200      	movs	r2, #0
 800ceb2:	601a      	str	r2, [r3, #0]
        /*
         * Read the flag index of the task to be executed
         * Once the index is read, the associated task will be executed even though a higher priority stack is requested
         * before task execution.
         */
        CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800ceb4:	4a5c      	ldr	r2, [pc, #368]	@ (800d028 <UTIL_SEQ_Run+0x244>)
 800ceb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ceb8:	00db      	lsls	r3, r3, #3
 800ceba:	4413      	add	r3, r2
 800cebc:	685a      	ldr	r2, [r3, #4]
 800cebe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cec0:	4013      	ands	r3, r2
 800cec2:	4618      	mov	r0, r3
 800cec4:	f000 fa43 	bl	800d34e <SEQ_BitPosition>
 800cec8:	4603      	mov	r3, r0
 800ceca:	461a      	mov	r2, r3
 800cecc:	4b58      	ldr	r3, [pc, #352]	@ (800d030 <UTIL_SEQ_Run+0x24c>)
 800cece:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ced0:	f3ef 8310 	mrs	r3, PRIMASK
 800ced4:	61fb      	str	r3, [r7, #28]
  return(result);
 800ced6:	69fb      	ldr	r3, [r7, #28]

        UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800ced8:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800ceda:	b672      	cpsid	i
}
 800cedc:	bf00      	nop
        /* remove from the list or pending task the one that has been selected to be executed */
        TaskSet &= ~(1U << CurrentTaskIdx);
 800cede:	4b54      	ldr	r3, [pc, #336]	@ (800d030 <UTIL_SEQ_Run+0x24c>)
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	2201      	movs	r2, #1
 800cee4:	fa02 f303 	lsl.w	r3, r2, r3
 800cee8:	43da      	mvns	r2, r3
 800ceea:	4b4b      	ldr	r3, [pc, #300]	@ (800d018 <UTIL_SEQ_Run+0x234>)
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	4013      	ands	r3, r2
 800cef0:	4a49      	ldr	r2, [pc, #292]	@ (800d018 <UTIL_SEQ_Run+0x234>)
 800cef2:	6013      	str	r3, [r2, #0]

        /*
         * remove from all priority mask the task that has been selected to be executed
         */
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800cef4:	2301      	movs	r3, #1
 800cef6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cef8:	e013      	b.n	800cf22 <UTIL_SEQ_Run+0x13e>
        {
          TaskPrio[counter - 1u].priority    &= ~(1U << CurrentTaskIdx);
 800cefa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cefc:	3b01      	subs	r3, #1
 800cefe:	4a4a      	ldr	r2, [pc, #296]	@ (800d028 <UTIL_SEQ_Run+0x244>)
 800cf00:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800cf04:	4b4a      	ldr	r3, [pc, #296]	@ (800d030 <UTIL_SEQ_Run+0x24c>)
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	2201      	movs	r2, #1
 800cf0a:	fa02 f303 	lsl.w	r3, r2, r3
 800cf0e:	43da      	mvns	r2, r3
 800cf10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cf12:	3b01      	subs	r3, #1
 800cf14:	400a      	ands	r2, r1
 800cf16:	4944      	ldr	r1, [pc, #272]	@ (800d028 <UTIL_SEQ_Run+0x244>)
 800cf18:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800cf1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cf1e:	3b01      	subs	r3, #1
 800cf20:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cf22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d1e8      	bne.n	800cefa <UTIL_SEQ_Run+0x116>
 800cf28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf2a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cf2c:	69bb      	ldr	r3, [r7, #24]
 800cf2e:	f383 8810 	msr	PRIMASK, r3
}
 800cf32:	bf00      	nop
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION( );

        UTIL_SEQ_PreTask(CurrentTaskIdx);
 800cf34:	4b3e      	ldr	r3, [pc, #248]	@ (800d030 <UTIL_SEQ_Run+0x24c>)
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	4618      	mov	r0, r3
 800cf3a:	f000 f9e9 	bl	800d310 <UTIL_SEQ_PreTask>

        /*
         * Check that function exists before calling it
         */
        if ((CurrentTaskIdx < UTIL_SEQ_CONF_TASK_NBR) && (TaskCb[CurrentTaskIdx] != NULL))
 800cf3e:	4b3c      	ldr	r3, [pc, #240]	@ (800d030 <UTIL_SEQ_Run+0x24c>)
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	2b1f      	cmp	r3, #31
 800cf44:	d878      	bhi.n	800d038 <UTIL_SEQ_Run+0x254>
 800cf46:	4b3a      	ldr	r3, [pc, #232]	@ (800d030 <UTIL_SEQ_Run+0x24c>)
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	4a3a      	ldr	r2, [pc, #232]	@ (800d034 <UTIL_SEQ_Run+0x250>)
 800cf4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d071      	beq.n	800d038 <UTIL_SEQ_Run+0x254>
        {
          /*
           * save the round-robin value to take into account the operation done in UTIL_SEQ_WaitEvt
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 800cf54:	2300      	movs	r3, #0
 800cf56:	637b      	str	r3, [r7, #52]	@ 0x34
 800cf58:	e01e      	b.n	800cf98 <UTIL_SEQ_Run+0x1b4>
          {
            TaskPrio[index].round_robin &= ~(1U << CurrentTaskIdx);
 800cf5a:	4a33      	ldr	r2, [pc, #204]	@ (800d028 <UTIL_SEQ_Run+0x244>)
 800cf5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf5e:	00db      	lsls	r3, r3, #3
 800cf60:	4413      	add	r3, r2
 800cf62:	685a      	ldr	r2, [r3, #4]
 800cf64:	4b32      	ldr	r3, [pc, #200]	@ (800d030 <UTIL_SEQ_Run+0x24c>)
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	2101      	movs	r1, #1
 800cf6a:	fa01 f303 	lsl.w	r3, r1, r3
 800cf6e:	43db      	mvns	r3, r3
 800cf70:	401a      	ands	r2, r3
 800cf72:	492d      	ldr	r1, [pc, #180]	@ (800d028 <UTIL_SEQ_Run+0x244>)
 800cf74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf76:	00db      	lsls	r3, r3, #3
 800cf78:	440b      	add	r3, r1
 800cf7a:	605a      	str	r2, [r3, #4]
            round_robin[index] = TaskPrio[index].round_robin;
 800cf7c:	4a2a      	ldr	r2, [pc, #168]	@ (800d028 <UTIL_SEQ_Run+0x244>)
 800cf7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf80:	00db      	lsls	r3, r3, #3
 800cf82:	4413      	add	r3, r2
 800cf84:	685a      	ldr	r2, [r3, #4]
 800cf86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf88:	009b      	lsls	r3, r3, #2
 800cf8a:	3350      	adds	r3, #80	@ 0x50
 800cf8c:	443b      	add	r3, r7
 800cf8e:	f843 2c44 	str.w	r2, [r3, #-68]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 800cf92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf94:	3301      	adds	r3, #1
 800cf96:	637b      	str	r3, [r7, #52]	@ 0x34
 800cf98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d0dd      	beq.n	800cf5a <UTIL_SEQ_Run+0x176>
          }

          /* Execute the task */
          TaskCb[CurrentTaskIdx]( );
 800cf9e:	4b24      	ldr	r3, [pc, #144]	@ (800d030 <UTIL_SEQ_Run+0x24c>)
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	4a24      	ldr	r2, [pc, #144]	@ (800d034 <UTIL_SEQ_Run+0x250>)
 800cfa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cfa8:	4798      	blx	r3

          /*
           * restore the round-robin context
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 800cfaa:	2300      	movs	r3, #0
 800cfac:	633b      	str	r3, [r7, #48]	@ 0x30
 800cfae:	e013      	b.n	800cfd8 <UTIL_SEQ_Run+0x1f4>
          {
            TaskPrio[index].round_robin &= round_robin[index];
 800cfb0:	4a1d      	ldr	r2, [pc, #116]	@ (800d028 <UTIL_SEQ_Run+0x244>)
 800cfb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfb4:	00db      	lsls	r3, r3, #3
 800cfb6:	4413      	add	r3, r2
 800cfb8:	685a      	ldr	r2, [r3, #4]
 800cfba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfbc:	009b      	lsls	r3, r3, #2
 800cfbe:	3350      	adds	r3, #80	@ 0x50
 800cfc0:	443b      	add	r3, r7
 800cfc2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800cfc6:	401a      	ands	r2, r3
 800cfc8:	4917      	ldr	r1, [pc, #92]	@ (800d028 <UTIL_SEQ_Run+0x244>)
 800cfca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfcc:	00db      	lsls	r3, r3, #3
 800cfce:	440b      	add	r3, r1
 800cfd0:	605a      	str	r2, [r3, #4]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 800cfd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfd4:	3301      	adds	r3, #1
 800cfd6:	633b      	str	r3, [r7, #48]	@ 0x30
 800cfd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d0e8      	beq.n	800cfb0 <UTIL_SEQ_Run+0x1cc>
          }

          UTIL_SEQ_PostTask(CurrentTaskIdx);
 800cfde:	4b14      	ldr	r3, [pc, #80]	@ (800d030 <UTIL_SEQ_Run+0x24c>)
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	4618      	mov	r0, r3
 800cfe4:	f000 f99e 	bl	800d324 <UTIL_SEQ_PostTask>

          local_taskset = TaskSet;
 800cfe8:	4b0b      	ldr	r3, [pc, #44]	@ (800d018 <UTIL_SEQ_Run+0x234>)
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	647b      	str	r3, [r7, #68]	@ 0x44
          local_evtset = EvtSet;
 800cfee:	4b0b      	ldr	r3, [pc, #44]	@ (800d01c <UTIL_SEQ_Run+0x238>)
 800cff0:	681b      	ldr	r3, [r3, #0]
 800cff2:	643b      	str	r3, [r7, #64]	@ 0x40
          local_taskmask = TaskMask;
 800cff4:	4b0a      	ldr	r3, [pc, #40]	@ (800d020 <UTIL_SEQ_Run+0x23c>)
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
          local_evtwaited = EvtWaited;
 800cffa:	4b0a      	ldr	r3, [pc, #40]	@ (800d024 <UTIL_SEQ_Run+0x240>)
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	63bb      	str	r3, [r7, #56]	@ 0x38

          /*
           * Update the two list for next round
           */
          TaskClearList |= (1U << CurrentTaskIdx);
 800d000:	4b0b      	ldr	r3, [pc, #44]	@ (800d030 <UTIL_SEQ_Run+0x24c>)
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	2201      	movs	r2, #1
 800d006:	409a      	lsls	r2, r3
 800d008:	4b08      	ldr	r3, [pc, #32]	@ (800d02c <UTIL_SEQ_Run+0x248>)
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	4313      	orrs	r3, r2
 800d00e:	4a07      	ldr	r2, [pc, #28]	@ (800d02c <UTIL_SEQ_Run+0x248>)
 800d010:	6013      	str	r3, [r2, #0]
 800d012:	e014      	b.n	800d03e <UTIL_SEQ_Run+0x25a>
 800d014:	2000005c 	.word	0x2000005c
 800d018:	200006e8 	.word	0x200006e8
 800d01c:	200006ec 	.word	0x200006ec
 800d020:	20000058 	.word	0x20000058
 800d024:	200006f0 	.word	0x200006f0
 800d028:	20000778 	.word	0x20000778
 800d02c:	20000780 	.word	0x20000780
 800d030:	200006f4 	.word	0x200006f4
 800d034:	200006f8 	.word	0x200006f8
        else
        {
          /*
           * must never occurs, it means there is a warning in the system
           */
          UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING_INVALIDTASKID);
 800d038:	2000      	movs	r0, #0
 800d03a:	f000 f97d 	bl	800d338 <UTIL_SEQ_CatchWarning>
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800d03e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d040:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d042:	401a      	ands	r2, r3
 800d044:	4b22      	ldr	r3, [pc, #136]	@ (800d0d0 <UTIL_SEQ_Run+0x2ec>)
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	4013      	ands	r3, r2
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d005      	beq.n	800d05a <UTIL_SEQ_Run+0x276>
 800d04e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d052:	4013      	ands	r3, r2
 800d054:	2b00      	cmp	r3, #0
 800d056:	f43f aedf 	beq.w	800ce18 <UTIL_SEQ_Run+0x34>
        }
    }

    /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
    CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800d05a:	4b1e      	ldr	r3, [pc, #120]	@ (800d0d4 <UTIL_SEQ_Run+0x2f0>)
 800d05c:	f04f 32ff 	mov.w	r2, #4294967295
 800d060:	601a      	str	r2, [r3, #0]
    /* if a waited event is present, ignore the IDLE sequence */
    if ((local_evtset & EvtWaited)== 0U)
 800d062:	4b1d      	ldr	r3, [pc, #116]	@ (800d0d8 <UTIL_SEQ_Run+0x2f4>)
 800d064:	681a      	ldr	r2, [r3, #0]
 800d066:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d068:	4013      	ands	r3, r2
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	d129      	bne.n	800d0c2 <UTIL_SEQ_Run+0x2de>
    {
        UTIL_SEQ_PreIdle( );
 800d06e:	f000 f941 	bl	800d2f4 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d072:	f3ef 8310 	mrs	r3, PRIMASK
 800d076:	617b      	str	r3, [r7, #20]
  return(result);
 800d078:	697b      	ldr	r3, [r7, #20]

        UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 800d07a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800d07c:	b672      	cpsid	i
}
 800d07e:	bf00      	nop
        local_taskset = TaskSet;
 800d080:	4b16      	ldr	r3, [pc, #88]	@ (800d0dc <UTIL_SEQ_Run+0x2f8>)
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	647b      	str	r3, [r7, #68]	@ 0x44
        local_evtset = EvtSet;
 800d086:	4b16      	ldr	r3, [pc, #88]	@ (800d0e0 <UTIL_SEQ_Run+0x2fc>)
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	643b      	str	r3, [r7, #64]	@ 0x40
        local_taskmask = TaskMask;
 800d08c:	4b15      	ldr	r3, [pc, #84]	@ (800d0e4 <UTIL_SEQ_Run+0x300>)
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((local_taskset & local_taskmask & SuperMask) == 0U)
 800d092:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d094:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d096:	401a      	ands	r2, r3
 800d098:	4b0d      	ldr	r3, [pc, #52]	@ (800d0d0 <UTIL_SEQ_Run+0x2ec>)
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	4013      	ands	r3, r2
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d107      	bne.n	800d0b2 <UTIL_SEQ_Run+0x2ce>
        {
            if ((local_evtset & EvtWaited)== 0U)
 800d0a2:	4b0d      	ldr	r3, [pc, #52]	@ (800d0d8 <UTIL_SEQ_Run+0x2f4>)
 800d0a4:	681a      	ldr	r2, [r3, #0]
 800d0a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d0a8:	4013      	ands	r3, r2
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d101      	bne.n	800d0b2 <UTIL_SEQ_Run+0x2ce>
            {
                UTIL_SEQ_Idle( );
 800d0ae:	f7f3 fdac 	bl	8000c0a <UTIL_SEQ_Idle>
 800d0b2:	6a3b      	ldr	r3, [r7, #32]
 800d0b4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d0b6:	693b      	ldr	r3, [r7, #16]
 800d0b8:	f383 8810 	msr	PRIMASK, r3
}
 800d0bc:	bf00      	nop
            }
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

        UTIL_SEQ_PostIdle( );
 800d0be:	f000 f920 	bl	800d302 <UTIL_SEQ_PostIdle>
    }

    /* restore the mask from UTIL_SEQ_Run() */
    SuperMask = super_mask_backup;
 800d0c2:	4a03      	ldr	r2, [pc, #12]	@ (800d0d0 <UTIL_SEQ_Run+0x2ec>)
 800d0c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0c6:	6013      	str	r3, [r2, #0]

    return;
 800d0c8:	bf00      	nop
}
 800d0ca:	3750      	adds	r7, #80	@ 0x50
 800d0cc:	46bd      	mov	sp, r7
 800d0ce:	bd80      	pop	{r7, pc}
 800d0d0:	2000005c 	.word	0x2000005c
 800d0d4:	200006f4 	.word	0x200006f4
 800d0d8:	200006f0 	.word	0x200006f0
 800d0dc:	200006e8 	.word	0x200006e8
 800d0e0:	200006ec 	.word	0x200006ec
 800d0e4:	20000058 	.word	0x20000058

0800d0e8 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 800d0e8:	b580      	push	{r7, lr}
 800d0ea:	b088      	sub	sp, #32
 800d0ec:	af00      	add	r7, sp, #0
 800d0ee:	60f8      	str	r0, [r7, #12]
 800d0f0:	60b9      	str	r1, [r7, #8]
 800d0f2:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d0f4:	f3ef 8310 	mrs	r3, PRIMASK
 800d0f8:	617b      	str	r3, [r7, #20]
  return(result);
 800d0fa:	697b      	ldr	r3, [r7, #20]
    (void)Flags;
    UTIL_SEQ_ENTER_CRITICAL_SECTION();
 800d0fc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800d0fe:	b672      	cpsid	i
}
 800d100:	bf00      	nop

    TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 800d102:	68f8      	ldr	r0, [r7, #12]
 800d104:	f000 f923 	bl	800d34e <SEQ_BitPosition>
 800d108:	4603      	mov	r3, r0
 800d10a:	4619      	mov	r1, r3
 800d10c:	4a06      	ldr	r2, [pc, #24]	@ (800d128 <UTIL_SEQ_RegTask+0x40>)
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800d114:	69fb      	ldr	r3, [r7, #28]
 800d116:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d118:	69bb      	ldr	r3, [r7, #24]
 800d11a:	f383 8810 	msr	PRIMASK, r3
}
 800d11e:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION();

    return;
 800d120:	bf00      	nop
}
 800d122:	3720      	adds	r7, #32
 800d124:	46bd      	mov	sp, r7
 800d126:	bd80      	pop	{r7, pc}
 800d128:	200006f8 	.word	0x200006f8

0800d12c <UTIL_SEQ_SetTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm, uint32_t Task_Prio )
{
 800d12c:	b480      	push	{r7}
 800d12e:	b087      	sub	sp, #28
 800d130:	af00      	add	r7, sp, #0
 800d132:	6078      	str	r0, [r7, #4]
 800d134:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d136:	f3ef 8310 	mrs	r3, PRIMASK
 800d13a:	60fb      	str	r3, [r7, #12]
  return(result);
 800d13c:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800d13e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d140:	b672      	cpsid	i
}
 800d142:	bf00      	nop

    TaskSet |= TaskId_bm;
 800d144:	4b0d      	ldr	r3, [pc, #52]	@ (800d17c <UTIL_SEQ_SetTask+0x50>)
 800d146:	681a      	ldr	r2, [r3, #0]
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	4313      	orrs	r3, r2
 800d14c:	4a0b      	ldr	r2, [pc, #44]	@ (800d17c <UTIL_SEQ_SetTask+0x50>)
 800d14e:	6013      	str	r3, [r2, #0]
    TaskPrio[Task_Prio].priority |= TaskId_bm;
 800d150:	4a0b      	ldr	r2, [pc, #44]	@ (800d180 <UTIL_SEQ_SetTask+0x54>)
 800d152:	683b      	ldr	r3, [r7, #0]
 800d154:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	431a      	orrs	r2, r3
 800d15c:	4908      	ldr	r1, [pc, #32]	@ (800d180 <UTIL_SEQ_SetTask+0x54>)
 800d15e:	683b      	ldr	r3, [r7, #0]
 800d160:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 800d164:	697b      	ldr	r3, [r7, #20]
 800d166:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d168:	693b      	ldr	r3, [r7, #16]
 800d16a:	f383 8810 	msr	PRIMASK, r3
}
 800d16e:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 800d170:	bf00      	nop
}
 800d172:	371c      	adds	r7, #28
 800d174:	46bd      	mov	sp, r7
 800d176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d17a:	4770      	bx	lr
 800d17c:	200006e8 	.word	0x200006e8
 800d180:	20000778 	.word	0x20000778

0800d184 <UTIL_SEQ_PauseTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800d184:	b480      	push	{r7}
 800d186:	b087      	sub	sp, #28
 800d188:	af00      	add	r7, sp, #0
 800d18a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d18c:	f3ef 8310 	mrs	r3, PRIMASK
 800d190:	60fb      	str	r3, [r7, #12]
  return(result);
 800d192:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800d194:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d196:	b672      	cpsid	i
}
 800d198:	bf00      	nop

    TaskMask &= (~TaskId_bm);
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	43da      	mvns	r2, r3
 800d19e:	4b08      	ldr	r3, [pc, #32]	@ (800d1c0 <UTIL_SEQ_PauseTask+0x3c>)
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	4013      	ands	r3, r2
 800d1a4:	4a06      	ldr	r2, [pc, #24]	@ (800d1c0 <UTIL_SEQ_PauseTask+0x3c>)
 800d1a6:	6013      	str	r3, [r2, #0]
 800d1a8:	697b      	ldr	r3, [r7, #20]
 800d1aa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d1ac:	693b      	ldr	r3, [r7, #16]
 800d1ae:	f383 8810 	msr	PRIMASK, r3
}
 800d1b2:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 800d1b4:	bf00      	nop
}
 800d1b6:	371c      	adds	r7, #28
 800d1b8:	46bd      	mov	sp, r7
 800d1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1be:	4770      	bx	lr
 800d1c0:	20000058 	.word	0x20000058

0800d1c4 <UTIL_SEQ_ResumeTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800d1c4:	b480      	push	{r7}
 800d1c6:	b087      	sub	sp, #28
 800d1c8:	af00      	add	r7, sp, #0
 800d1ca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d1cc:	f3ef 8310 	mrs	r3, PRIMASK
 800d1d0:	60fb      	str	r3, [r7, #12]
  return(result);
 800d1d2:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800d1d4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d1d6:	b672      	cpsid	i
}
 800d1d8:	bf00      	nop

    TaskMask |= TaskId_bm;
 800d1da:	4b09      	ldr	r3, [pc, #36]	@ (800d200 <UTIL_SEQ_ResumeTask+0x3c>)
 800d1dc:	681a      	ldr	r2, [r3, #0]
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	4313      	orrs	r3, r2
 800d1e2:	4a07      	ldr	r2, [pc, #28]	@ (800d200 <UTIL_SEQ_ResumeTask+0x3c>)
 800d1e4:	6013      	str	r3, [r2, #0]
 800d1e6:	697b      	ldr	r3, [r7, #20]
 800d1e8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d1ea:	693b      	ldr	r3, [r7, #16]
 800d1ec:	f383 8810 	msr	PRIMASK, r3
}
 800d1f0:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 800d1f2:	bf00      	nop
}
 800d1f4:	371c      	adds	r7, #28
 800d1f6:	46bd      	mov	sp, r7
 800d1f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1fc:	4770      	bx	lr
 800d1fe:	bf00      	nop
 800d200:	20000058 	.word	0x20000058

0800d204 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 800d204:	b480      	push	{r7}
 800d206:	b087      	sub	sp, #28
 800d208:	af00      	add	r7, sp, #0
 800d20a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d20c:	f3ef 8310 	mrs	r3, PRIMASK
 800d210:	60fb      	str	r3, [r7, #12]
  return(result);
 800d212:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800d214:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d216:	b672      	cpsid	i
}
 800d218:	bf00      	nop

    EvtSet |= EvtId_bm;
 800d21a:	4b09      	ldr	r3, [pc, #36]	@ (800d240 <UTIL_SEQ_SetEvt+0x3c>)
 800d21c:	681a      	ldr	r2, [r3, #0]
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	4313      	orrs	r3, r2
 800d222:	4a07      	ldr	r2, [pc, #28]	@ (800d240 <UTIL_SEQ_SetEvt+0x3c>)
 800d224:	6013      	str	r3, [r2, #0]
 800d226:	697b      	ldr	r3, [r7, #20]
 800d228:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d22a:	693b      	ldr	r3, [r7, #16]
 800d22c:	f383 8810 	msr	PRIMASK, r3
}
 800d230:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 800d232:	bf00      	nop
}
 800d234:	371c      	adds	r7, #28
 800d236:	46bd      	mov	sp, r7
 800d238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d23c:	4770      	bx	lr
 800d23e:	bf00      	nop
 800d240:	200006ec 	.word	0x200006ec

0800d244 <UTIL_SEQ_WaitEvt>:

    return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 800d244:	b580      	push	{r7, lr}
 800d246:	b088      	sub	sp, #32
 800d248:	af00      	add	r7, sp, #0
 800d24a:	6078      	str	r0, [r7, #4]
    UTIL_SEQ_bm_t wait_task_idx;
    /*
     * store in local the current_task_id_bm as the global variable CurrentTaskIdx
     * may be overwritten in case there are nested call of UTIL_SEQ_Run()
     */
    current_task_idx = CurrentTaskIdx;
 800d24c:	4b1f      	ldr	r3, [pc, #124]	@ (800d2cc <UTIL_SEQ_WaitEvt+0x88>)
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	61bb      	str	r3, [r7, #24]
    if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 800d252:	4b1e      	ldr	r3, [pc, #120]	@ (800d2cc <UTIL_SEQ_WaitEvt+0x88>)
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d25a:	d102      	bne.n	800d262 <UTIL_SEQ_WaitEvt+0x1e>
    {
        wait_task_idx = 0u;
 800d25c:	2300      	movs	r3, #0
 800d25e:	61fb      	str	r3, [r7, #28]
 800d260:	e005      	b.n	800d26e <UTIL_SEQ_WaitEvt+0x2a>
    }
    else
    {
        wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 800d262:	4b1a      	ldr	r3, [pc, #104]	@ (800d2cc <UTIL_SEQ_WaitEvt+0x88>)
 800d264:	681b      	ldr	r3, [r3, #0]
 800d266:	2201      	movs	r2, #1
 800d268:	fa02 f303 	lsl.w	r3, r2, r3
 800d26c:	61fb      	str	r3, [r7, #28]
    }

    /* backup the event id that was currently waited */
    event_waited_id_backup = EvtWaited;
 800d26e:	4b18      	ldr	r3, [pc, #96]	@ (800d2d0 <UTIL_SEQ_WaitEvt+0x8c>)
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	617b      	str	r3, [r7, #20]
    EvtWaited = EvtId_bm;
 800d274:	4a16      	ldr	r2, [pc, #88]	@ (800d2d0 <UTIL_SEQ_WaitEvt+0x8c>)
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	6013      	str	r3, [r2, #0]
     * The system is waiting only for the last waited event.
     * When it will go out, it will wait again from the previous one.
     * It case it occurs while waiting for the second one, the while loop will exit immediately
     */

    while ((EvtSet & EvtId_bm) == 0U)
 800d27a:	e003      	b.n	800d284 <UTIL_SEQ_WaitEvt+0x40>
    {
        UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 800d27c:	6879      	ldr	r1, [r7, #4]
 800d27e:	69f8      	ldr	r0, [r7, #28]
 800d280:	f000 f82a 	bl	800d2d8 <UTIL_SEQ_EvtIdle>
    while ((EvtSet & EvtId_bm) == 0U)
 800d284:	4b13      	ldr	r3, [pc, #76]	@ (800d2d4 <UTIL_SEQ_WaitEvt+0x90>)
 800d286:	681a      	ldr	r2, [r3, #0]
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	4013      	ands	r3, r2
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d0f5      	beq.n	800d27c <UTIL_SEQ_WaitEvt+0x38>
    /*
     * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run()
     * from UTIL_SEQ_EvtIdle(). This is required so that a second call of UTIL_SEQ_WaitEvt()
     * in the same process pass the correct current_task_id_bm in the call of UTIL_SEQ_EvtIdle()
     */
    CurrentTaskIdx = current_task_idx;
 800d290:	4a0e      	ldr	r2, [pc, #56]	@ (800d2cc <UTIL_SEQ_WaitEvt+0x88>)
 800d292:	69bb      	ldr	r3, [r7, #24]
 800d294:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d296:	f3ef 8310 	mrs	r3, PRIMASK
 800d29a:	60bb      	str	r3, [r7, #8]
  return(result);
 800d29c:	68bb      	ldr	r3, [r7, #8]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800d29e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800d2a0:	b672      	cpsid	i
}
 800d2a2:	bf00      	nop

    EvtSet &= (~EvtId_bm);
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	43da      	mvns	r2, r3
 800d2a8:	4b0a      	ldr	r3, [pc, #40]	@ (800d2d4 <UTIL_SEQ_WaitEvt+0x90>)
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	4013      	ands	r3, r2
 800d2ae:	4a09      	ldr	r2, [pc, #36]	@ (800d2d4 <UTIL_SEQ_WaitEvt+0x90>)
 800d2b0:	6013      	str	r3, [r2, #0]
 800d2b2:	693b      	ldr	r3, [r7, #16]
 800d2b4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	f383 8810 	msr	PRIMASK, r3
}
 800d2bc:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    EvtWaited = event_waited_id_backup;
 800d2be:	4a04      	ldr	r2, [pc, #16]	@ (800d2d0 <UTIL_SEQ_WaitEvt+0x8c>)
 800d2c0:	697b      	ldr	r3, [r7, #20]
 800d2c2:	6013      	str	r3, [r2, #0]
    return;
 800d2c4:	bf00      	nop
}
 800d2c6:	3720      	adds	r7, #32
 800d2c8:	46bd      	mov	sp, r7
 800d2ca:	bd80      	pop	{r7, pc}
 800d2cc:	200006f4 	.word	0x200006f4
 800d2d0:	200006f0 	.word	0x200006f0
 800d2d4:	200006ec 	.word	0x200006ec

0800d2d8 <UTIL_SEQ_EvtIdle>:
    UTIL_SEQ_bm_t local_evtwaited = EvtWaited;
    return (EvtSet & local_evtwaited);
}

__WEAK void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t TaskId_bm, UTIL_SEQ_bm_t EvtWaited_bm )
{
 800d2d8:	b580      	push	{r7, lr}
 800d2da:	b082      	sub	sp, #8
 800d2dc:	af00      	add	r7, sp, #0
 800d2de:	6078      	str	r0, [r7, #4]
 800d2e0:	6039      	str	r1, [r7, #0]
    (void)EvtWaited_bm;
    UTIL_SEQ_Run(~TaskId_bm);
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	43db      	mvns	r3, r3
 800d2e6:	4618      	mov	r0, r3
 800d2e8:	f7ff fd7c 	bl	800cde4 <UTIL_SEQ_Run>
    return;
 800d2ec:	bf00      	nop
}
 800d2ee:	3708      	adds	r7, #8
 800d2f0:	46bd      	mov	sp, r7
 800d2f2:	bd80      	pop	{r7, pc}

0800d2f4 <UTIL_SEQ_PreIdle>:
{
    return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800d2f4:	b480      	push	{r7}
 800d2f6:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 800d2f8:	bf00      	nop
}
 800d2fa:	46bd      	mov	sp, r7
 800d2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d300:	4770      	bx	lr

0800d302 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800d302:	b480      	push	{r7}
 800d304:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 800d306:	bf00      	nop
}
 800d308:	46bd      	mov	sp, r7
 800d30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d30e:	4770      	bx	lr

0800d310 <UTIL_SEQ_PreTask>:

__WEAK void UTIL_SEQ_PreTask( uint32_t TaskId )
{
 800d310:	b480      	push	{r7}
 800d312:	b083      	sub	sp, #12
 800d314:	af00      	add	r7, sp, #0
 800d316:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 800d318:	bf00      	nop
}
 800d31a:	370c      	adds	r7, #12
 800d31c:	46bd      	mov	sp, r7
 800d31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d322:	4770      	bx	lr

0800d324 <UTIL_SEQ_PostTask>:

__WEAK void UTIL_SEQ_PostTask( uint32_t TaskId )
{
 800d324:	b480      	push	{r7}
 800d326:	b083      	sub	sp, #12
 800d328:	af00      	add	r7, sp, #0
 800d32a:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 800d32c:	bf00      	nop
}
 800d32e:	370c      	adds	r7, #12
 800d330:	46bd      	mov	sp, r7
 800d332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d336:	4770      	bx	lr

0800d338 <UTIL_SEQ_CatchWarning>:

__WEAK void UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING WarningId)
{
 800d338:	b480      	push	{r7}
 800d33a:	b083      	sub	sp, #12
 800d33c:	af00      	add	r7, sp, #0
 800d33e:	4603      	mov	r3, r0
 800d340:	71fb      	strb	r3, [r7, #7]
    (void)WarningId;
    return;
 800d342:	bf00      	nop
}
 800d344:	370c      	adds	r7, #12
 800d346:	46bd      	mov	sp, r7
 800d348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d34c:	4770      	bx	lr

0800d34e <SEQ_BitPosition>:
  * @brief return the position of the first bit set to 1
  * @param Value 32 bit value
  * @retval bit position
  */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800d34e:	b480      	push	{r7}
 800d350:	b085      	sub	sp, #20
 800d352:	af00      	add	r7, sp, #0
 800d354:	6078      	str	r0, [r7, #4]
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	d101      	bne.n	800d364 <SEQ_BitPosition+0x16>
    return 32U;
 800d360:	2320      	movs	r3, #32
 800d362:	e003      	b.n	800d36c <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	fab3 f383 	clz	r3, r3
 800d36a:	b2db      	uxtb	r3, r3
    return (uint8_t)(31 -__CLZ( Value ));
 800d36c:	f1c3 031f 	rsb	r3, r3, #31
 800d370:	b2db      	uxtb	r3, r3
}
 800d372:	4618      	mov	r0, r3
 800d374:	3714      	adds	r7, #20
 800d376:	46bd      	mov	sp, r7
 800d378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d37c:	4770      	bx	lr

0800d37e <memset>:
 800d37e:	4402      	add	r2, r0
 800d380:	4603      	mov	r3, r0
 800d382:	4293      	cmp	r3, r2
 800d384:	d100      	bne.n	800d388 <memset+0xa>
 800d386:	4770      	bx	lr
 800d388:	f803 1b01 	strb.w	r1, [r3], #1
 800d38c:	e7f9      	b.n	800d382 <memset+0x4>
	...

0800d390 <__libc_init_array>:
 800d390:	b570      	push	{r4, r5, r6, lr}
 800d392:	4d0d      	ldr	r5, [pc, #52]	@ (800d3c8 <__libc_init_array+0x38>)
 800d394:	4c0d      	ldr	r4, [pc, #52]	@ (800d3cc <__libc_init_array+0x3c>)
 800d396:	1b64      	subs	r4, r4, r5
 800d398:	10a4      	asrs	r4, r4, #2
 800d39a:	2600      	movs	r6, #0
 800d39c:	42a6      	cmp	r6, r4
 800d39e:	d109      	bne.n	800d3b4 <__libc_init_array+0x24>
 800d3a0:	4d0b      	ldr	r5, [pc, #44]	@ (800d3d0 <__libc_init_array+0x40>)
 800d3a2:	4c0c      	ldr	r4, [pc, #48]	@ (800d3d4 <__libc_init_array+0x44>)
 800d3a4:	f000 f826 	bl	800d3f4 <_init>
 800d3a8:	1b64      	subs	r4, r4, r5
 800d3aa:	10a4      	asrs	r4, r4, #2
 800d3ac:	2600      	movs	r6, #0
 800d3ae:	42a6      	cmp	r6, r4
 800d3b0:	d105      	bne.n	800d3be <__libc_init_array+0x2e>
 800d3b2:	bd70      	pop	{r4, r5, r6, pc}
 800d3b4:	f855 3b04 	ldr.w	r3, [r5], #4
 800d3b8:	4798      	blx	r3
 800d3ba:	3601      	adds	r6, #1
 800d3bc:	e7ee      	b.n	800d39c <__libc_init_array+0xc>
 800d3be:	f855 3b04 	ldr.w	r3, [r5], #4
 800d3c2:	4798      	blx	r3
 800d3c4:	3601      	adds	r6, #1
 800d3c6:	e7f2      	b.n	800d3ae <__libc_init_array+0x1e>
 800d3c8:	0800d688 	.word	0x0800d688
 800d3cc:	0800d688 	.word	0x0800d688
 800d3d0:	0800d688 	.word	0x0800d688
 800d3d4:	0800d68c 	.word	0x0800d68c

0800d3d8 <memcpy>:
 800d3d8:	440a      	add	r2, r1
 800d3da:	4291      	cmp	r1, r2
 800d3dc:	f100 33ff 	add.w	r3, r0, #4294967295
 800d3e0:	d100      	bne.n	800d3e4 <memcpy+0xc>
 800d3e2:	4770      	bx	lr
 800d3e4:	b510      	push	{r4, lr}
 800d3e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d3ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d3ee:	4291      	cmp	r1, r2
 800d3f0:	d1f9      	bne.n	800d3e6 <memcpy+0xe>
 800d3f2:	bd10      	pop	{r4, pc}

0800d3f4 <_init>:
 800d3f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3f6:	bf00      	nop
 800d3f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d3fa:	bc08      	pop	{r3}
 800d3fc:	469e      	mov	lr, r3
 800d3fe:	4770      	bx	lr

0800d400 <_fini>:
 800d400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d402:	bf00      	nop
 800d404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d406:	bc08      	pop	{r3}
 800d408:	469e      	mov	lr, r3
 800d40a:	4770      	bx	lr
 800d40c:	0000      	movs	r0, r0
	...

0800d410 <__FLASH_Program_Fast_veneer>:
 800d410:	f85f f000 	ldr.w	pc, [pc]	@ 800d414 <__FLASH_Program_Fast_veneer+0x4>
 800d414:	20000061 	.word	0x20000061

Disassembly of section .data:

20000008 <last_voltages_base_addr>:
20000008:	08040000                                ....

2000000c <nominal_cell_mv_addr>:
2000000c:	08041000                                ....

20000010 <charged_cell_mv_addr>:
20000010:	08042000                                . ..

20000014 <discharged_cell_mv_addr>:
20000014:	08043000                                .0..

20000018 <capacity_addr>:
20000018:	08044000                                .@..

2000001c <C_rating_addr>:
2000001c:	08045000                                .P..

20000020 <type_addr>:
20000020:	08046000                                .`..

20000024 <nickname_addr>:
20000024:	08047000                                .p..

20000028 <cycle_count_addr>:
20000028:	08048000                                ....

2000002c <SystemCoreClock>:
2000002c:	003d0900                                ..=.

20000030 <uwTickPrio>:
20000030:	00000010                                ....

20000034 <uwTickFreq>:
20000034:	00000001                                ....

20000038 <a_AdvData>:
20000038:	6f500911 5f726577 5f676154 5f454c42     ..Power_Tag_BLE_
20000048:	ff053156 00003000                       V1...0..

20000050 <SizeMycharwrite>:
20000050:	                                         ..

20000052 <SizeMycharnotify>:
20000052:	                                         ..

20000054 <configurable>:
20000054:	00000001                                ....

20000058 <TaskMask>:
20000058:	ffffffff                                ....

2000005c <SuperMask>:
2000005c:	ffffffff                                ....

20000060 <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
20000060:	b480      	push	{r7}
20000062:	b089      	sub	sp, #36	@ 0x24
20000064:	af00      	add	r7, sp, #0
20000066:	6078      	str	r0, [r7, #4]
20000068:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
2000006a:	2380      	movs	r3, #128	@ 0x80
2000006c:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t *)Address;
2000006e:	687b      	ldr	r3, [r7, #4]
20000070:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t *)DataAddress;
20000072:	683b      	ldr	r3, [r7, #0]
20000074:	617b      	str	r3, [r7, #20]
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
20000076:	4b18      	ldr	r3, [pc, #96]	@ (200000d8 <FLASH_Program_Fast+0x78>)
20000078:	695b      	ldr	r3, [r3, #20]
2000007a:	4a17      	ldr	r2, [pc, #92]	@ (200000d8 <FLASH_Program_Fast+0x78>)
2000007c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
20000080:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
20000082:	f3ef 8310 	mrs	r3, PRIMASK
20000086:	60fb      	str	r3, [r7, #12]
  return(result);
20000088:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
2000008a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
2000008c:	b672      	cpsid	i
}
2000008e:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
20000090:	697b      	ldr	r3, [r7, #20]
20000092:	681a      	ldr	r2, [r3, #0]
20000094:	69bb      	ldr	r3, [r7, #24]
20000096:	601a      	str	r2, [r3, #0]
    dest_addr++;
20000098:	69bb      	ldr	r3, [r7, #24]
2000009a:	3304      	adds	r3, #4
2000009c:	61bb      	str	r3, [r7, #24]
    src_addr++;
2000009e:	697b      	ldr	r3, [r7, #20]
200000a0:	3304      	adds	r3, #4
200000a2:	617b      	str	r3, [r7, #20]
    row_index--;
200000a4:	7ffb      	ldrb	r3, [r7, #31]
200000a6:	3b01      	subs	r3, #1
200000a8:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
200000aa:	7ffb      	ldrb	r3, [r7, #31]
200000ac:	2b00      	cmp	r3, #0
200000ae:	d1ef      	bne.n	20000090 <FLASH_Program_Fast+0x30>

  /* wait for BSY in order to be sure that flash operation is ended before
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0U)
200000b0:	bf00      	nop
200000b2:	4b09      	ldr	r3, [pc, #36]	@ (200000d8 <FLASH_Program_Fast+0x78>)
200000b4:	691b      	ldr	r3, [r3, #16]
200000b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
200000ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
200000be:	d0f8      	beq.n	200000b2 <FLASH_Program_Fast+0x52>
200000c0:	693b      	ldr	r3, [r7, #16]
200000c2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
200000c4:	68bb      	ldr	r3, [r7, #8]
200000c6:	f383 8810 	msr	PRIMASK, r3
}
200000ca:	bf00      	nop
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
200000cc:	bf00      	nop
200000ce:	3724      	adds	r7, #36	@ 0x24
200000d0:	46bd      	mov	sp, r7
200000d2:	f85d 7b04 	ldr.w	r7, [sp], #4
200000d6:	4770      	bx	lr
200000d8:	58004000 	.word	0x58004000
