{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554751437690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554751437691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 16:23:57 2019 " "Processing started: Mon Apr 08 16:23:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554751437691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554751437691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bancoRegistradores -c bancoRegistradores " "Command: quartus_map --read_settings_files=on --write_settings_files=off bancoRegistradores -c bancoRegistradores" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554751437691 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1554751438356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554751438442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554751438442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554751438448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554751438448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor.sv 1 1 " "Found 1 design units, including 1 entities, in source file inversor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inversor " "Found entity 1: inversor" {  } { { "inversor.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/inversor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554751438452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554751438452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554751438456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554751438456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554751438460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554751438460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "mux32.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554751438464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554751438464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554751438469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554751438469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.sv 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistradores.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554751438473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554751438473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/bancoregistradores_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/bancoregistradores_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores_tb " "Found entity 1: bancoRegistradores_tb" {  } { { "testbench/bancoRegistradores_tb.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/testbench/bancoRegistradores_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554751438478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554751438478 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ns mux2.sv(3) " "Verilog HDL Implicit Net warning at mux2.sv(3): created implicit net for \"ns\"" {  } { { "mux2.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux2.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554751438478 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y0 mux32.sv(3) " "Verilog HDL Implicit Net warning at mux32.sv(3): created implicit net for \"y0\"" {  } { { "mux32.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux32.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554751438478 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y1 mux32.sv(4) " "Verilog HDL Implicit Net warning at mux32.sv(4): created implicit net for \"y1\"" {  } { { "mux32.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux32.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554751438478 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y2 mux32.sv(5) " "Verilog HDL Implicit Net warning at mux32.sv(5): created implicit net for \"y2\"" {  } { { "mux32.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux32.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554751438478 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y3 mux32.sv(6) " "Verilog HDL Implicit Net warning at mux32.sv(6): created implicit net for \"y3\"" {  } { { "mux32.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux32.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554751438479 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y4 mux32.sv(7) " "Verilog HDL Implicit Net warning at mux32.sv(7): created implicit net for \"y4\"" {  } { { "mux32.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux32.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554751438479 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y5 mux32.sv(8) " "Verilog HDL Implicit Net warning at mux32.sv(8): created implicit net for \"y5\"" {  } { { "mux32.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux32.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554751438479 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y6 mux32.sv(9) " "Verilog HDL Implicit Net warning at mux32.sv(9): created implicit net for \"y6\"" {  } { { "mux32.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux32.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554751438479 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y7 mux32.sv(10) " "Verilog HDL Implicit Net warning at mux32.sv(10): created implicit net for \"y7\"" {  } { { "mux32.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux32.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554751438479 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y8 mux32.sv(12) " "Verilog HDL Implicit Net warning at mux32.sv(12): created implicit net for \"y8\"" {  } { { "mux32.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux32.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554751438479 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y9 mux32.sv(13) " "Verilog HDL Implicit Net warning at mux32.sv(13): created implicit net for \"y9\"" {  } { { "mux32.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux32.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554751438479 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ck bancoRegistradores_tb.sv(12) " "Verilog HDL Implicit Net warning at bancoRegistradores_tb.sv(12): created implicit net for \"ck\"" {  } { { "testbench/bancoRegistradores_tb.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/testbench/bancoRegistradores_tb.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554751438479 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bancoRegistradores " "Elaborating entity \"bancoRegistradores\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554751438551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decodificador " "Elaborating entity \"decoder\" for hierarchy \"decoder:decodificador\"" {  } { { "bancoRegistradores.sv" "decodificador" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554751438561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr flopenr:registrador\[0\].registrador " "Elaborating entity \"flopenr\" for hierarchy \"flopenr:registrador\[0\].registrador\"" {  } { { "bancoRegistradores.sv" "registrador\[0\].registrador" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554751438572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32 mux32:muxA " "Elaborating entity \"mux32\" for hierarchy \"mux32:muxA\"" {  } { { "bancoRegistradores.sv" "muxA" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554751438627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux32:muxA\|mux4:m1 " "Elaborating entity \"mux4\" for hierarchy \"mux32:muxA\|mux4:m1\"" {  } { { "mux32.sv" "m1" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux32.sv" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554751438636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux32:muxA\|mux4:m1\|mux2:lowmux " "Elaborating entity \"mux2\" for hierarchy \"mux32:muxA\|mux4:m1\|mux2:lowmux\"" {  } { { "mux4.sv" "lowmux" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux4.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554751438644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate mux32:muxA\|mux4:m1\|mux2:lowmux\|tristate:t0 " "Elaborating entity \"tristate\" for hierarchy \"mux32:muxA\|mux4:m1\|mux2:lowmux\|tristate:t0\"" {  } { { "mux2.sv" "t0" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux2.sv" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554751438653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor mux32:muxA\|mux4:m1\|mux2:lowmux\|inversor:inv " "Elaborating entity \"inversor\" for hierarchy \"mux32:muxA\|mux4:m1\|mux2:lowmux\|inversor:inv\"" {  } { { "mux2.sv" "inv" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux2.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554751438663 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "decoder:decodificador\|Ram0 " "RAM logic \"decoder:decodificador\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "decoder.sv" "Ram0" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/decoder.sv" 4 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1554751439528 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1554751439528 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux2:m11\|tristate:t0\|y RD1 " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux2:m11\|tristate:t0\|y\" to the node \"RD1\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux2:m11\|tristate:t0\|y RD2 " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux2:m11\|tristate:t0\|y\" to the node \"RD2\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m9\|mux2:finalmux\|tristate:t0\|y mux32:muxA\|mux2:m11\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m9\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux2:m11\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m10\|mux2:finalmux\|tristate:t0\|y mux32:muxA\|mux2:m11\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m10\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux2:m11\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m9\|mux2:finalmux\|tristate:t0\|y mux32:muxB\|mux2:m11\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m9\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux2:m11\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m10\|mux2:finalmux\|tristate:t0\|y mux32:muxB\|mux2:m11\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m10\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux2:m11\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m9\|mux2:lowmux\|tristate:t0\|y mux32:muxA\|mux4:m9\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m9\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m9\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m9\|mux2:highmux\|tristate:t0\|y mux32:muxA\|mux4:m9\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m9\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m9\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m10\|mux2:lowmux\|tristate:t0\|y mux32:muxA\|mux4:m10\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m10\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m10\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m10\|mux2:highmux\|tristate:t0\|y mux32:muxA\|mux4:m10\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m10\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m10\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m9\|mux2:lowmux\|tristate:t0\|y mux32:muxB\|mux4:m9\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m9\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m9\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m9\|mux2:highmux\|tristate:t0\|y mux32:muxB\|mux4:m9\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m9\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m9\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m10\|mux2:lowmux\|tristate:t0\|y mux32:muxB\|mux4:m10\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m10\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m10\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m10\|mux2:highmux\|tristate:t0\|y mux32:muxB\|mux4:m10\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m10\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m10\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m1\|mux2:finalmux\|tristate:t0\|y mux32:muxA\|mux4:m9\|mux2:lowmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m1\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m9\|mux2:lowmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m2\|mux2:finalmux\|tristate:t0\|y mux32:muxA\|mux4:m9\|mux2:lowmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m2\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m9\|mux2:lowmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m3\|mux2:finalmux\|tristate:t0\|y mux32:muxA\|mux4:m9\|mux2:highmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m3\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m9\|mux2:highmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m4\|mux2:finalmux\|tristate:t0\|y mux32:muxA\|mux4:m9\|mux2:highmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m4\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m9\|mux2:highmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m5\|mux2:finalmux\|tristate:t0\|y mux32:muxA\|mux4:m10\|mux2:lowmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m5\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m10\|mux2:lowmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m6\|mux2:finalmux\|tristate:t0\|y mux32:muxA\|mux4:m10\|mux2:lowmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m6\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m10\|mux2:lowmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m7\|mux2:finalmux\|tristate:t0\|y mux32:muxA\|mux4:m10\|mux2:highmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m7\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m10\|mux2:highmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m8\|mux2:finalmux\|tristate:t0\|y mux32:muxA\|mux4:m10\|mux2:highmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m8\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m10\|mux2:highmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m1\|mux2:finalmux\|tristate:t0\|y mux32:muxB\|mux4:m9\|mux2:lowmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m1\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m9\|mux2:lowmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m2\|mux2:finalmux\|tristate:t0\|y mux32:muxB\|mux4:m9\|mux2:lowmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m2\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m9\|mux2:lowmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m3\|mux2:finalmux\|tristate:t0\|y mux32:muxB\|mux4:m9\|mux2:highmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m3\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m9\|mux2:highmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m4\|mux2:finalmux\|tristate:t0\|y mux32:muxB\|mux4:m9\|mux2:highmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m4\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m9\|mux2:highmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m5\|mux2:finalmux\|tristate:t0\|y mux32:muxB\|mux4:m10\|mux2:lowmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m5\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m10\|mux2:lowmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m6\|mux2:finalmux\|tristate:t0\|y mux32:muxB\|mux4:m10\|mux2:lowmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m6\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m10\|mux2:lowmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m7\|mux2:finalmux\|tristate:t0\|y mux32:muxB\|mux4:m10\|mux2:highmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m7\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m10\|mux2:highmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m8\|mux2:finalmux\|tristate:t0\|y mux32:muxB\|mux4:m10\|mux2:highmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m8\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m10\|mux2:highmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m1\|mux2:lowmux\|tristate:t0\|y mux32:muxA\|mux4:m1\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m1\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m1\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m1\|mux2:highmux\|tristate:t0\|y mux32:muxA\|mux4:m1\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m1\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m1\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m2\|mux2:lowmux\|tristate:t0\|y mux32:muxA\|mux4:m2\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m2\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m2\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m2\|mux2:highmux\|tristate:t0\|y mux32:muxA\|mux4:m2\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m2\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m2\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m3\|mux2:lowmux\|tristate:t0\|y mux32:muxA\|mux4:m3\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m3\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m3\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m3\|mux2:highmux\|tristate:t0\|y mux32:muxA\|mux4:m3\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m3\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m3\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m4\|mux2:lowmux\|tristate:t0\|y mux32:muxA\|mux4:m4\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m4\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m4\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m4\|mux2:highmux\|tristate:t0\|y mux32:muxA\|mux4:m4\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m4\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m4\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m5\|mux2:lowmux\|tristate:t0\|y mux32:muxA\|mux4:m5\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m5\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m5\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m5\|mux2:highmux\|tristate:t0\|y mux32:muxA\|mux4:m5\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m5\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m5\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m6\|mux2:lowmux\|tristate:t0\|y mux32:muxA\|mux4:m6\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m6\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m6\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m6\|mux2:highmux\|tristate:t0\|y mux32:muxA\|mux4:m6\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m6\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m6\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m7\|mux2:lowmux\|tristate:t0\|y mux32:muxA\|mux4:m7\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m7\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m7\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m7\|mux2:highmux\|tristate:t0\|y mux32:muxA\|mux4:m7\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m7\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m7\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m8\|mux2:lowmux\|tristate:t0\|y mux32:muxA\|mux4:m8\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m8\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m8\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m8\|mux2:highmux\|tristate:t0\|y mux32:muxA\|mux4:m8\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m8\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m8\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m1\|mux2:lowmux\|tristate:t0\|y mux32:muxB\|mux4:m1\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m1\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m1\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m1\|mux2:highmux\|tristate:t0\|y mux32:muxB\|mux4:m1\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m1\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m1\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m2\|mux2:lowmux\|tristate:t0\|y mux32:muxB\|mux4:m2\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m2\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m2\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m2\|mux2:highmux\|tristate:t0\|y mux32:muxB\|mux4:m2\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m2\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m2\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m3\|mux2:lowmux\|tristate:t0\|y mux32:muxB\|mux4:m3\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m3\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m3\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m3\|mux2:highmux\|tristate:t0\|y mux32:muxB\|mux4:m3\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m3\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m3\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m4\|mux2:lowmux\|tristate:t0\|y mux32:muxB\|mux4:m4\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m4\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m4\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m4\|mux2:highmux\|tristate:t0\|y mux32:muxB\|mux4:m4\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m4\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m4\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m5\|mux2:lowmux\|tristate:t0\|y mux32:muxB\|mux4:m5\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m5\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m5\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m5\|mux2:highmux\|tristate:t0\|y mux32:muxB\|mux4:m5\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m5\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m5\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m6\|mux2:lowmux\|tristate:t0\|y mux32:muxB\|mux4:m6\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m6\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m6\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m6\|mux2:highmux\|tristate:t0\|y mux32:muxB\|mux4:m6\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m6\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m6\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m7\|mux2:lowmux\|tristate:t0\|y mux32:muxB\|mux4:m7\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m7\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m7\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m7\|mux2:highmux\|tristate:t0\|y mux32:muxB\|mux4:m7\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m7\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m7\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m8\|mux2:lowmux\|tristate:t0\|y mux32:muxB\|mux4:m8\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m8\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m8\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m8\|mux2:highmux\|tristate:t0\|y mux32:muxB\|mux4:m8\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m8\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m8\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751439757 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1554751439757 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1554751439974 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1554751440831 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554751440831 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1554751440971 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1554751440971 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1554751440971 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1554751440971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554751441018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 16:24:01 2019 " "Processing ended: Mon Apr 08 16:24:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554751441018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554751441018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554751441018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554751441018 ""}
