#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55751a677300 .scope module, "BUF" "BUF" 2 2;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7f9ba057b018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55751a6e7ea0 .functor BUFZ 1, o0x7f9ba057b018, C4<0>, C4<0>, C4<0>;
v0x55751a6c3a70_0 .net "A", 0 0, o0x7f9ba057b018;  0 drivers
v0x55751a6c3d90_0 .net "Y", 0 0, L_0x55751a6e7ea0;  1 drivers
S_0x55751a677480 .scope module, "DFF" "DFF" 2 26;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
o0x7f9ba057b0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55751a6c4050_0 .net "C", 0 0, o0x7f9ba057b0d8;  0 drivers
o0x7f9ba057b108 .functor BUFZ 1, C4<z>; HiZ drive
v0x55751a6e5980_0 .net "D", 0 0, o0x7f9ba057b108;  0 drivers
v0x55751a6e5a40_0 .var "Q", 0 0;
E_0x55751a6b30f0 .event posedge, v0x55751a6c4050_0;
S_0x55751a6af3e0 .scope module, "DFFSR" "DFFSR" 2 33;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "R"
o0x7f9ba057b1f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55751a6e5b80_0 .net "C", 0 0, o0x7f9ba057b1f8;  0 drivers
o0x7f9ba057b228 .functor BUFZ 1, C4<z>; HiZ drive
v0x55751a6e5c60_0 .net "D", 0 0, o0x7f9ba057b228;  0 drivers
v0x55751a6e5d20_0 .var "Q", 0 0;
o0x7f9ba057b288 .functor BUFZ 1, C4<z>; HiZ drive
v0x55751a6e5dc0_0 .net "R", 0 0, o0x7f9ba057b288;  0 drivers
o0x7f9ba057b2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55751a6e5e80_0 .net "S", 0 0, o0x7f9ba057b2b8;  0 drivers
E_0x55751a6b3200 .event posedge, v0x55751a6e5dc0_0, v0x55751a6e5e80_0, v0x55751a6e5b80_0;
S_0x55751a6af560 .scope module, "NAND" "NAND" 2 14;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
o0x7f9ba057b3d8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f9ba057b408 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55751a6e7f30 .functor AND 1, o0x7f9ba057b3d8, o0x7f9ba057b408, C4<1>, C4<1>;
L_0x55751a6e7fa0 .functor NOT 1, L_0x55751a6e7f30, C4<0>, C4<0>, C4<0>;
v0x55751a6e6030_0 .net "A", 0 0, o0x7f9ba057b3d8;  0 drivers
v0x55751a6e6110_0 .net "B", 0 0, o0x7f9ba057b408;  0 drivers
v0x55751a6e61d0_0 .net "Y", 0 0, L_0x55751a6e7fa0;  1 drivers
v0x55751a6e6270_0 .net *"_s0", 0 0, L_0x55751a6e7f30;  1 drivers
S_0x55751a6c60a0 .scope module, "NOR" "NOR" 2 20;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
o0x7f9ba057b528 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f9ba057b558 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55751a6e8060 .functor OR 1, o0x7f9ba057b528, o0x7f9ba057b558, C4<0>, C4<0>;
L_0x55751a6e8130 .functor NOT 1, L_0x55751a6e8060, C4<0>, C4<0>, C4<0>;
v0x55751a6e63d0_0 .net "A", 0 0, o0x7f9ba057b528;  0 drivers
v0x55751a6e6490_0 .net "B", 0 0, o0x7f9ba057b558;  0 drivers
v0x55751a6e6550_0 .net "Y", 0 0, L_0x55751a6e8130;  1 drivers
v0x55751a6e65f0_0 .net *"_s0", 0 0, L_0x55751a6e8060;  1 drivers
S_0x55751a6c6220 .scope module, "NOT" "NOT" 2 8;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7f9ba057b678 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55751a6e8220 .functor NOT 1, o0x7f9ba057b678, C4<0>, C4<0>, C4<0>;
v0x55751a6e6750_0 .net "A", 0 0, o0x7f9ba057b678;  0 drivers
v0x55751a6e6810_0 .net "Y", 0 0, L_0x55751a6e8220;  1 drivers
S_0x55751a6c63a0 .scope module, "TestBench" "TestBench" 3 6;
 .timescale -9 -10;
v0x55751a6e7940_0 .net "clk", 0 0, v0x55751a6e7450_0;  1 drivers
v0x55751a6e7a50_0 .net "data_in", 3 0, v0x55751a6e7540_0;  1 drivers
v0x55751a6e7b60_0 .net "data_out0", 3 0, v0x55751a6e6d80_0;  1 drivers
v0x55751a6e7c50_0 .net "data_out1", 3 0, v0x55751a6e6e70_0;  1 drivers
v0x55751a6e7d60_0 .net "reset_L", 0 0, v0x55751a6e77e0_0;  1 drivers
S_0x55751a6e6930 .scope module, "dmux" "demux" 3 18, 4 2 0, S_0x55751a6c63a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /OUTPUT 4 "data_out0"
    .port_info 3 /OUTPUT 4 "data_out1"
    .port_info 4 /INPUT 4 "data_in"
v0x55751a6e6bc0_0 .net "clk", 0 0, v0x55751a6e7450_0;  alias, 1 drivers
v0x55751a6e6ca0_0 .net "data_in", 3 0, v0x55751a6e7540_0;  alias, 1 drivers
v0x55751a6e6d80_0 .var "data_out0", 3 0;
v0x55751a6e6e70_0 .var "data_out1", 3 0;
v0x55751a6e6f50_0 .net "reset_L", 0 0, v0x55751a6e77e0_0;  alias, 1 drivers
v0x55751a6e7060_0 .var "s", 0 0;
E_0x55751a6c54a0 .event edge, v0x55751a6e6f50_0, v0x55751a6e7060_0, v0x55751a6e6ca0_0;
S_0x55751a6e71c0 .scope module, "probador" "probador" 3 27, 5 1 0, S_0x55751a6c63a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "data_out0"
    .port_info 1 /INPUT 4 "data_out1"
    .port_info 2 /OUTPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "reset_L"
    .port_info 4 /OUTPUT 4 "data_in"
v0x55751a6e7450_0 .var "clk", 0 0;
v0x55751a6e7540_0 .var "data_in", 3 0;
v0x55751a6e7610_0 .net "data_out0", 3 0, v0x55751a6e6d80_0;  alias, 1 drivers
v0x55751a6e7710_0 .net "data_out1", 3 0, v0x55751a6e6e70_0;  alias, 1 drivers
v0x55751a6e77e0_0 .var "reset_L", 0 0;
E_0x55751a6c5730 .event posedge, v0x55751a6e6bc0_0;
    .scope S_0x55751a677480;
T_0 ;
    %wait E_0x55751a6b30f0;
    %load/vec4 v0x55751a6e5980_0;
    %assign/vec4 v0x55751a6e5a40_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55751a6af3e0;
T_1 ;
    %wait E_0x55751a6b3200;
    %load/vec4 v0x55751a6e5e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55751a6e5d20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55751a6e5dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55751a6e5d20_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55751a6e5c60_0;
    %assign/vec4 v0x55751a6e5d20_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55751a6e6930;
T_2 ;
    %wait E_0x55751a6c54a0;
    %load/vec4 v0x55751a6e6f50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55751a6e6d80_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55751a6e6e70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55751a6e7060_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55751a6e7060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x55751a6e6ca0_0;
    %store/vec4 v0x55751a6e6d80_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55751a6e6e70_0, 0, 4;
    %delay 50, 0;
    %load/vec4 v0x55751a6e7060_0;
    %inv;
    %store/vec4 v0x55751a6e7060_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55751a6e6d80_0, 0, 4;
    %load/vec4 v0x55751a6e6ca0_0;
    %store/vec4 v0x55751a6e6e70_0, 0, 4;
    %delay 50, 0;
    %load/vec4 v0x55751a6e7060_0;
    %inv;
    %store/vec4 v0x55751a6e7060_0, 0, 1;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55751a6e71c0;
T_3 ;
    %vpi_call 5 9 "$dumpfile", "demux_1x2.vcd" {0 0 0};
    %vpi_call 5 10 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55751a6e77e0_0, 0;
    %wait E_0x55751a6c5730;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55751a6e77e0_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55751a6c5730;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 10, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55751a6c5730;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55751a6e77e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x55751a6c5730;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55751a6e77e0_0, 0;
    %vpi_call 5 28 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55751a6e71c0;
T_4 ;
    %delay 20, 0;
    %load/vec4 v0x55751a6e7450_0;
    %inv;
    %assign/vec4 v0x55751a6e7450_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55751a6e71c0;
T_5 ;
    %delay 100, 0;
    %vpi_func 5 32 "$random" 32 {0 0 0};
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %pad/s 4;
    %assign/vec4 v0x55751a6e7540_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55751a6e71c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55751a6e7450_0, 0;
    %end;
    .thread T_6;
    .scope S_0x55751a6e71c0;
T_7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55751a6e7540_0, 0;
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "././lib/cmos_cells.v";
    "src/BancoPrueba.v";
    "././src/demux_comb.v";
    "././src/probador.v";
