#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 10 13:03:17 2023
# Process ID: 10096
# Current directory: C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9408 C:\Users\marcs\OneDrive\Bureau\Desktop\FPGA\Project_FPGA\Project_FPGA.xpr
# Log file: C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA/vivado.log
# Journal file: C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA/Project_FPGA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/ip_repo/SS_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/ip_repo/DCC_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 1019.195 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 10 13:10:40 2023...
A/Project_FPGA/Project_FPGA.srcs/sources_1/bd/DCC/DCC.bd] -top
write_hw_platform -fixed -include_bit -force -file C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA/DCC_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA/DCC_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 0 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA/DCC_wrapper.xsa
write_hw_platform -fixed -include_bit -force -file C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA/DCC_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA/DCC_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA/DCC_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1067.215 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B16876A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2465.992 ; gain = 1398.777
set_property PROGRAM.FILE {C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA/Project_FPGA.runs/impl_1/DCC_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA/Project_FPGA.runs/impl_1/DCC_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B16876A
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 10 13:47:18 2023...
