$date
	Wed Feb 26 22:00:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testParityBitGenerator $end
$var wire 1 ! pBit $end
$var reg 4 " a [3:0] $end
$var reg 1 # clk $end
$var reg 4 $ i [3:0] $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 4 & a [3:0] $end
$var wire 1 ! pBit $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
1%
bx $
0#
bx "
x!
$end
#10
b0 $
1#
#20
0#
0%
#30
1!
b1 $
b100 "
b100 &
1#
#40
0#
#50
1!
b10 $
b1 "
b1 &
1#
#60
0#
#70
0!
b11 $
b1001 "
b1001 &
1#
#80
0#
#90
0!
b100 $
b11 "
b11 &
1#
#100
0#
#110
1!
b101 $
b1101 "
b1101 &
1#
#120
0#
#130
b110 $
1#
#140
0#
#150
0!
b111 $
b101 "
b101 &
1#
#160
0#
#170
1!
b1000 $
b10 "
b10 &
1#
#180
0#
#190
1!
b1001 $
b1 "
b1 &
1#
#200
0#
#210
b1010 $
b1101 "
b1101 &
1#
#220
0#
#230
0!
b1011 $
b110 "
b110 &
1#
#240
0#
