[2025-09-17 10:09:57] START suite=qualcomm_srv trace=srv57_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv57_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2583762 heartbeat IPC: 3.87 cumulative IPC: 3.87 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5001853 heartbeat IPC: 4.135 cumulative IPC: 3.999 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5001853 cumulative IPC: 3.999 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5001853 cumulative IPC: 3.999 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13261877 heartbeat IPC: 1.211 cumulative IPC: 1.211 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 21468958 heartbeat IPC: 1.218 cumulative IPC: 1.215 (Simulation time: 00 hr 03 min 24 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 29702335 heartbeat IPC: 1.215 cumulative IPC: 1.215 (Simulation time: 00 hr 04 min 27 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 37952241 heartbeat IPC: 1.212 cumulative IPC: 1.214 (Simulation time: 00 hr 05 min 30 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 46202277 heartbeat IPC: 1.212 cumulative IPC: 1.214 (Simulation time: 00 hr 06 min 37 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 54448653 heartbeat IPC: 1.213 cumulative IPC: 1.213 (Simulation time: 00 hr 07 min 42 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv57_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000018 cycles: 62751779 heartbeat IPC: 1.204 cumulative IPC: 1.212 (Simulation time: 00 hr 08 min 51 sec)
Heartbeat CPU 0 instructions: 100000022 cycles: 71046960 heartbeat IPC: 1.206 cumulative IPC: 1.211 (Simulation time: 00 hr 09 min 55 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 79359636 heartbeat IPC: 1.203 cumulative IPC: 1.21 (Simulation time: 00 hr 11 min 00 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 82639029 cumulative IPC: 1.21 (Simulation time: 00 hr 12 min 03 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 82639029 cumulative IPC: 1.21 (Simulation time: 00 hr 12 min 03 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv57_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.21 instructions: 100000003 cycles: 82639029
CPU 0 Branch Prediction Accuracy: 92.66% MPKI: 13.03 Average ROB Occupancy at Mispredict: 28.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08583
BRANCH_INDIRECT: 0.371
BRANCH_CONDITIONAL: 11.2
BRANCH_DIRECT_CALL: 0.421
BRANCH_INDIRECT_CALL: 0.5447
BRANCH_RETURN: 0.4063


====Backend Stall Breakdown====
ROB_STALL: 1830
LQ_STALL: 0
SQ_STALL: 39825


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 372
REPLAY_LOAD: 142
NON_REPLAY_LOAD: 14.851851

== Total ==
ADDR_TRANS: 744
REPLAY_LOAD: 284
NON_REPLAY_LOAD: 802

== Counts ==
ADDR_TRANS: 2
REPLAY_LOAD: 2
NON_REPLAY_LOAD: 54

cpu0->cpu0_STLB TOTAL        ACCESS:    2117715 HIT:    2116987 MISS:        728 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2117715 HIT:    2116987 MISS:        728 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 124 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9460471 HIT:    8687609 MISS:     772862 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7730831 HIT:    7056821 MISS:     674010 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     581357 HIT:     506167 MISS:      75190 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1146991 HIT:    1124141 MISS:      22850 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1292 HIT:        480 MISS:        812 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.58 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15870937 HIT:    7757501 MISS:    8113436 MSHR_MERGE:    2014690
cpu0->cpu0_L1I LOAD         ACCESS:   15870937 HIT:    7757501 MISS:    8113436 MSHR_MERGE:    2014690
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.71 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30654244 HIT:   26746983 MISS:    3907261 MSHR_MERGE:    1692523
cpu0->cpu0_L1D LOAD         ACCESS:   16772651 HIT:   14644435 MISS:    2128216 MSHR_MERGE:     496130
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13880126 HIT:   12102404 MISS:    1777722 MSHR_MERGE:    1196362
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1467 HIT:        144 MISS:       1323 MSHR_MERGE:         31
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.09 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13012433 HIT:   10731413 MISS:    2281020 MSHR_MERGE:    1151343
cpu0->cpu0_ITLB LOAD         ACCESS:   13012433 HIT:   10731413 MISS:    2281020 MSHR_MERGE:    1151343
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.018 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29119428 HIT:   27792303 MISS:    1327125 MSHR_MERGE:     339087
cpu0->cpu0_DTLB LOAD         ACCESS:   29119428 HIT:   27792303 MISS:    1327125 MSHR_MERGE:     339087
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.09 cycles
cpu0->LLC TOTAL        ACCESS:     873861 HIT:     863905 MISS:       9956 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     674010 HIT:     664324 MISS:       9686 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      75190 HIT:      75155 MISS:         35 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     123849 HIT:     123847 MISS:          2 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        812 HIT:        579 MISS:        233 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 115.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         80
  ROW_BUFFER_MISS:       9874
  AVG DBUS CONGESTED CYCLE: 2.994
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          3
  FULL:          0
Channel 0 REFRESHES ISSUED:       6887

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       543697       539325        57983          764
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5           43           73           23
  STLB miss resolved @ L2C                0           53          228          280           30
  STLB miss resolved @ LLC                0           33          214          339           39
  STLB miss resolved @ MEM                0            0           59          122          124

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             195028        51301      1559951       106443           11
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            9           11            7
  STLB miss resolved @ L2C                0            2            9            6            2
  STLB miss resolved @ LLC                0           17           35           46            5
  STLB miss resolved @ MEM                0            0            2           17           15
[2025-09-17 10:22:01] END   suite=qualcomm_srv trace=srv57_ap (rc=0)
