module Benchmark_rules{
	define GATE_NODE_N [ gateType : String , connected : int ](  OUT1 : out , IN1 : in , IN2 : in , IN3 : in);
	define INPUT_G  [gateType : String , connected : int ](OUT1 : out);
	define R_G  [gateType : String](OUT1 : out , IN1 : in);
	define CLK_G  [gateType : String ](OUT1 : out);
	define RST_G  [gateType : String ](OUT1 : out);
	define IC_INSTANCE [connected : int](IN1 : in, OUT1 : out);
	define PAT_0  [connected : int ] (IN_1_0_l_0 : in , IN_2_0_l_0 : in , IN_4_0_l_0 : in , IN_1_1_l_0 : in , IN_2_1_l_0 : in , IN_3_1_l_0 : in , IN_6_1_l_0 : in , IN_1_5_l_0 : in , IN_2_5_l_0 : in , IN_3_5_l_0 : in , IN_6_5_l_0 : in , n_429_or_0_3_r_0 : out , G78_3_r_0 : out , n_576_3_r_0 : out , n_102_3_r_0 : out , n_547_3_r_0 : out , G42_4_r_0 : out , n_572_4_r_0 : out , n_573_4_r_0 : out , n_549_4_r_0 : out , n_569_4_r_0 : out , n_452_4_r_0 : out , CLK : in , RST : in);
	define PAT_1  [connected : int ] (IN_1_2_l_1 : in , IN_2_2_l_1 : in , G1_3_l_1 : in , G2_3_l_1 : in , IN_2_3_l_1 : in , IN_4_3_l_1 : in , IN_5_3_l_1 : in , IN_7_3_l_1 : in , IN_8_3_l_1 : in , IN_10_3_l_1 : in , IN_11_3_l_1 : in , ACVQN2_0_r_1 : out , n_266_and_0_0_r_1 : out , G199_1_r_1 : out , G214_1_r_1 : out , ACVQN1_2_r_1 : out , P6_2_r_1 : out , n_429_or_0_3_r_1 : out , G78_3_r_1 : out , n_576_3_r_1 : out , n_102_3_r_1 : out , n_547_3_r_1 : out , CLK : in , RST : in);
	define PAT_2  [connected : int ] (IN_1_2_l_2 : in , IN_2_2_l_2 : in , G1_3_l_2 : in , G2_3_l_2 : in , IN_2_3_l_2 : in , IN_4_3_l_2 : in , IN_5_3_l_2 : in , IN_7_3_l_2 : in , IN_8_3_l_2 : in , IN_10_3_l_2 : in , IN_11_3_l_2 : in , ACVQN2_0_r_2 : out , n_266_and_0_0_r_2 : out , G199_1_r_2 : out , G214_1_r_2 : out , n_429_or_0_3_r_2 : out , G78_3_r_2 : out , n_576_3_r_2 : out , n_102_3_r_2 : out , n_547_3_r_2 : out , n_42_5_r_2 : out , G199_5_r_2 : out , CLK : in , RST : in);
	define PAT_3  [connected : int ] (IN_1_0_l_3 : in , IN_2_0_l_3 : in , IN_4_0_l_3 : in , G18_4_l_3 : in , G15_4_l_3 : in , IN_1_4_l_3 : in , IN_4_4_l_3 : in , IN_5_4_l_3 : in , IN_7_4_l_3 : in , IN_9_4_l_3 : in , IN_10_4_l_3 : in , ACVQN2_0_r_3 : out , n_266_and_0_0_r_3 : out , G199_1_r_3 : out , G214_1_r_3 : out , ACVQN1_2_r_3 : out , P6_2_r_3 : out , n_429_or_0_3_r_3 : out , G78_3_r_3 : out , n_576_3_r_3 : out , n_102_3_r_3 : out , n_547_3_r_3 : out , CLK : in , RST : in);
	define PAT_4  [connected : int ] (IN_1_0_l_4 : in , IN_2_0_l_4 : in , IN_4_0_l_4 : in , G18_4_l_4 : in , G15_4_l_4 : in , IN_1_4_l_4 : in , IN_4_4_l_4 : in , IN_5_4_l_4 : in , IN_7_4_l_4 : in , IN_9_4_l_4 : in , IN_10_4_l_4 : in , ACVQN2_0_r_4 : out , n_266_and_0_0_r_4 : out , ACVQN1_2_r_4 : out , P6_2_r_4 : out , n_429_or_0_3_r_4 : out , G78_3_r_4 : out , n_576_3_r_4 : out , n_102_3_r_4 : out , n_547_3_r_4 : out , n_42_5_r_4 : out , G199_5_r_4 : out , CLK : in , RST : in);
	define PAT_5  [connected : int ] (IN_1_2_l_5 : in , IN_2_2_l_5 : in , G1_3_l_5 : in , G2_3_l_5 : in , IN_2_3_l_5 : in , IN_4_3_l_5 : in , IN_5_3_l_5 : in , IN_7_3_l_5 : in , IN_8_3_l_5 : in , IN_10_3_l_5 : in , IN_11_3_l_5 : in , G199_1_r_5 : out , G214_1_r_5 : out , ACVQN1_2_r_5 : out , P6_2_r_5 : out , n_429_or_0_3_r_5 : out , G78_3_r_5 : out , n_576_3_r_5 : out , n_102_3_r_5 : out , n_547_3_r_5 : out , n_42_5_r_5 : out , G199_5_r_5 : out , CLK : in , RST : in);
	define PAT_6  [connected : int ] (IN_1_2_l_6 : in , IN_2_2_l_6 : in , G1_3_l_6 : in , G2_3_l_6 : in , IN_2_3_l_6 : in , IN_4_3_l_6 : in , IN_5_3_l_6 : in , IN_7_3_l_6 : in , IN_8_3_l_6 : in , IN_10_3_l_6 : in , IN_11_3_l_6 : in , ACVQN2_0_r_6 : out , n_266_and_0_0_r_6 : out , ACVQN1_2_r_6 : out , P6_2_r_6 : out , n_429_or_0_3_r_6 : out , G78_3_r_6 : out , n_576_3_r_6 : out , n_102_3_r_6 : out , n_547_3_r_6 : out , n_42_5_r_6 : out , G199_5_r_6 : out , CLK : in , RST : in);
	define PAT_7  [connected : int ] (IN_1_0_l_7 : in , IN_2_0_l_7 : in , IN_4_0_l_7 : in , G18_4_l_7 : in , G15_4_l_7 : in , IN_1_4_l_7 : in , IN_4_4_l_7 : in , IN_5_4_l_7 : in , IN_7_4_l_7 : in , IN_9_4_l_7 : in , IN_10_4_l_7 : in , ACVQN2_0_r_7 : out , n_266_and_0_0_r_7 : out , G199_1_r_7 : out , G214_1_r_7 : out , n_429_or_0_3_r_7 : out , G78_3_r_7 : out , n_576_3_r_7 : out , n_102_3_r_7 : out , n_547_3_r_7 : out , n_42_5_r_7 : out , G199_5_r_7 : out , CLK : in , RST : in);
	define PAT_8  [connected : int ] (IN_1_0_l_8 : in , IN_2_0_l_8 : in , IN_4_0_l_8 : in , IN_1_1_l_8 : in , IN_2_1_l_8 : in , IN_3_1_l_8 : in , IN_6_1_l_8 : in , IN_1_5_l_8 : in , IN_2_5_l_8 : in , IN_3_5_l_8 : in , IN_6_5_l_8 : in , ACVQN2_0_r_8 : out , n_266_and_0_0_r_8 : out , ACVQN1_2_r_8 : out , P6_2_r_8 : out , n_429_or_0_3_r_8 : out , G78_3_r_8 : out , n_576_3_r_8 : out , n_102_3_r_8 : out , n_547_3_r_8 : out , n_42_5_r_8 : out , G199_5_r_8 : out , CLK : in , RST : in);
	define PAT_9  [connected : int ] (IN_1_0_l_9 : in , IN_2_0_l_9 : in , IN_4_0_l_9 : in , G18_4_l_9 : in , G15_4_l_9 : in , IN_1_4_l_9 : in , IN_4_4_l_9 : in , IN_5_4_l_9 : in , IN_7_4_l_9 : in , IN_9_4_l_9 : in , IN_10_4_l_9 : in , G199_1_r_9 : out , G214_1_r_9 : out , ACVQN1_2_r_9 : out , P6_2_r_9 : out , n_429_or_0_3_r_9 : out , G78_3_r_9 : out , n_576_3_r_9 : out , n_102_3_r_9 : out , n_547_3_r_9 : out , n_42_5_r_9 : out , G199_5_r_9 : out , CLK : in , RST : in);
	define PAT_10  [connected : int ] (IN_1_0_l_10 : in , IN_2_0_l_10 : in , IN_4_0_l_10 : in , G18_4_l_10 : in , G15_4_l_10 : in , IN_1_4_l_10 : in , IN_4_4_l_10 : in , IN_5_4_l_10 : in , IN_7_4_l_10 : in , IN_9_4_l_10 : in , IN_10_4_l_10 : in , n_429_or_0_3_r_10 : out , G78_3_r_10 : out , n_576_3_r_10 : out , n_102_3_r_10 : out , n_547_3_r_10 : out , G42_4_r_10 : out , n_572_4_r_10 : out , n_573_4_r_10 : out , n_549_4_r_10 : out , n_569_4_r_10 : out , n_452_4_r_10 : out , CLK : in , RST : in);
	define PAT_11  [connected : int ] (IN_1_0_l_11 : in , IN_2_0_l_11 : in , IN_4_0_l_11 : in , IN_1_1_l_11 : in , IN_2_1_l_11 : in , IN_3_1_l_11 : in , IN_6_1_l_11 : in , IN_1_5_l_11 : in , IN_2_5_l_11 : in , IN_3_5_l_11 : in , IN_6_5_l_11 : in , G199_1_r_11 : out , G214_1_r_11 : out , ACVQN1_2_r_11 : out , P6_2_r_11 : out , n_429_or_0_3_r_11 : out , G78_3_r_11 : out , n_576_3_r_11 : out , n_102_3_r_11 : out , n_547_3_r_11 : out , n_42_5_r_11 : out , G199_5_r_11 : out , CLK : in , RST : in);
	define PAT_12  [connected : int ] (IN_1_0_l_12 : in , IN_2_0_l_12 : in , IN_4_0_l_12 : in , IN_1_1_l_12 : in , IN_2_1_l_12 : in , IN_3_1_l_12 : in , IN_6_1_l_12 : in , IN_1_5_l_12 : in , IN_2_5_l_12 : in , IN_3_5_l_12 : in , IN_6_5_l_12 : in , ACVQN2_0_r_12 : out , n_266_and_0_0_r_12 : out , G199_1_r_12 : out , G214_1_r_12 : out , n_429_or_0_3_r_12 : out , G78_3_r_12 : out , n_576_3_r_12 : out , n_102_3_r_12 : out , n_547_3_r_12 : out , n_42_5_r_12 : out , G199_5_r_12 : out , CLK : in , RST : in);
	define PAT_13  [connected : int ] (IN_1_2_l_13 : in , IN_2_2_l_13 : in , G1_3_l_13 : in , G2_3_l_13 : in , IN_2_3_l_13 : in , IN_4_3_l_13 : in , IN_5_3_l_13 : in , IN_7_3_l_13 : in , IN_8_3_l_13 : in , IN_10_3_l_13 : in , IN_11_3_l_13 : in , n_429_or_0_3_r_13 : out , G78_3_r_13 : out , n_576_3_r_13 : out , n_102_3_r_13 : out , n_547_3_r_13 : out , G42_4_r_13 : out , n_572_4_r_13 : out , n_573_4_r_13 : out , n_549_4_r_13 : out , n_569_4_r_13 : out , n_452_4_r_13 : out , CLK : in , RST : in);
	define PAT_14  [connected : int ] (IN_1_0_l_14 : in , IN_2_0_l_14 : in , IN_4_0_l_14 : in , IN_1_1_l_14 : in , IN_2_1_l_14 : in , IN_3_1_l_14 : in , IN_6_1_l_14 : in , IN_1_5_l_14 : in , IN_2_5_l_14 : in , IN_3_5_l_14 : in , IN_6_5_l_14 : in , ACVQN2_0_r_14 : out , n_266_and_0_0_r_14 : out , G199_1_r_14 : out , G214_1_r_14 : out , ACVQN1_2_r_14 : out , P6_2_r_14 : out , n_429_or_0_3_r_14 : out , G78_3_r_14 : out , n_576_3_r_14 : out , n_102_3_r_14 : out , n_547_3_r_14 : out , CLK : in , RST : in);

	Benchmark_rules {}

	rule Input_Init {
		sub {}
		add IN_1 INPUT_G [ gateType = "INPUT" , connected = "0"];
	}

	rule Clock_Init {
		sub {}
		add IN_1 CLK_G [ gateType = "INPUT"];
	}

	rule Reset_Init {
		sub {}
		add IN_1 RST_G [ gateType = "INPUT"];
	}

	rule primary_input_connected_IC_connection_removal_1 {
		sub {
			U1 INPUT_G[connected = "1" ];
			U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
			U3_0 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN1);
		}
		del U3_0 GATE_NODE_N(U2.OUT1 -> IN1);
		add U3_0 (U1.OUT1 -> IN1);
		del U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
	}

	rule primary_input_connected_IC_connection_removal_2 {
		sub {
			U1 INPUT_G[connected = "1" ];
			U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
			U3_0 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN2);
		}
		del U3_0 GATE_NODE_N(U2.OUT1 -> IN2);
		add U3_0 (U1.OUT1 -> IN2);
		del U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
	}

	rule primary_input_connected_IC_connection_removal_3 {
		sub {
			U1 INPUT_G[connected = "1" ];
			U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
			U3_0 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN1);
			U3_1 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN1);
		}
		del U3_0 GATE_NODE_N(U2.OUT1 -> IN1);
		add U3_0 (U1.OUT1 -> IN1);
		del U3_1 GATE_NODE_N(U2.OUT1 -> IN1);
		add U3_1 (U1.OUT1 -> IN1);
		del U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
	}

	rule primary_input_connected_IC_connection_removal_4 {
		sub {
			U1 INPUT_G[connected = "1" ];
			U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
			U3_0 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN1);
			U3_1 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN2);
		}
		del U3_0 GATE_NODE_N(U2.OUT1 -> IN1);
		add U3_0 (U1.OUT1 -> IN1);
		del U3_1 GATE_NODE_N(U2.OUT1 -> IN2);
		add U3_1 (U1.OUT1 -> IN2);
		del U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
	}

	rule primary_input_connected_IC_connection_removal_5 {
		sub {
			U1 INPUT_G[connected = "1" ];
			U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
			U3_0 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN2);
			U3_1 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN2);
		}
		del U3_0 GATE_NODE_N(U2.OUT1 -> IN2);
		add U3_0 (U1.OUT1 -> IN2);
		del U3_1 GATE_NODE_N(U2.OUT1 -> IN2);
		add U3_1 (U1.OUT1 -> IN2);
		del U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
	}

	rule primary_input_connected_IC_connection_removal_6 {
		sub {
			U1 INPUT_G[connected = "1" ];
			U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
			U3_0 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN1);
			U3_1 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN1);
			U3_2 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN1);
		}
		del U3_0 GATE_NODE_N(U2.OUT1 -> IN1);
		add U3_0 (U1.OUT1 -> IN1);
		del U3_1 GATE_NODE_N(U2.OUT1 -> IN1);
		add U3_1 (U1.OUT1 -> IN1);
		del U3_2 GATE_NODE_N(U2.OUT1 -> IN1);
		add U3_2 (U1.OUT1 -> IN1);
		del U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
	}

	rule primary_input_connected_IC_connection_removal_7 {
		sub {
			U1 INPUT_G[connected = "1" ];
			U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
			U3_0 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN1);
			U3_1 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN1);
			U3_2 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN2);
		}
		del U3_0 GATE_NODE_N(U2.OUT1 -> IN1);
		add U3_0 (U1.OUT1 -> IN1);
		del U3_1 GATE_NODE_N(U2.OUT1 -> IN1);
		add U3_1 (U1.OUT1 -> IN1);
		del U3_2 GATE_NODE_N(U2.OUT1 -> IN2);
		add U3_2 (U1.OUT1 -> IN2);
		del U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
	}

	rule primary_input_connected_IC_connection_removal_8 {
		sub {
			U1 INPUT_G[connected = "1" ];
			U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
			U3_0 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN1);
			U3_1 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN2);
			U3_2 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN2);
		}
		del U3_0 GATE_NODE_N(U2.OUT1 -> IN1);
		add U3_0 (U1.OUT1 -> IN1);
		del U3_1 GATE_NODE_N(U2.OUT1 -> IN2);
		add U3_1 (U1.OUT1 -> IN2);
		del U3_2 GATE_NODE_N(U2.OUT1 -> IN2);
		add U3_2 (U1.OUT1 -> IN2);
		del U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
	}

	rule primary_input_connected_IC_connection_removal_9 {
		sub {
			U1 INPUT_G[connected = "1" ];
			U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
			U3_0 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN2);
			U3_1 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN2);
			U3_2 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN2);
		}
		del U3_0 GATE_NODE_N(U2.OUT1 -> IN2);
		add U3_0 (U1.OUT1 -> IN2);
		del U3_1 GATE_NODE_N(U2.OUT1 -> IN2);
		add U3_1 (U1.OUT1 -> IN2);
		del U3_2 GATE_NODE_N(U2.OUT1 -> IN2);
		add U3_2 (U1.OUT1 -> IN2);
		del U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
	}

	rule nt_connected_IC__connection_removal_1 {
		sub {
			U1 GATE_NODE_N[connected = "0" ];
			U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
			U3_0 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN1);
		}
		del U3_0 GATE_NODE_N(U2.OUT1 -> IN1);
		add U3_0 (U1.OUT1 -> IN1);del U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
	}

	rule nt_connected_IC__connection_removal_2 {
		sub {
			U1 GATE_NODE_N[connected = "0" ];
			U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
			U3_0 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN2);
		}
		del U3_0 GATE_NODE_N(U2.OUT1 -> IN2);
		add U3_0 (U1.OUT1 -> IN2);del U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
	}

	rule nt_connected_IC__connection_removal_3 {
		sub {
			U1 GATE_NODE_N[connected = "0" ];
			U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
			U3_0 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN1);
			U3_1 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN1);
		}
		del U3_0 GATE_NODE_N(U2.OUT1 -> IN1);
		add U3_0 (U1.OUT1 -> IN1);
		del U3_1 GATE_NODE_N(U2.OUT1 -> IN1);
		add U3_1 (U1.OUT1 -> IN1);del U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
	}

	rule nt_connected_IC__connection_removal_4 {
		sub {
			U1 GATE_NODE_N[connected = "0" ];
			U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
			U3_0 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN1);
			U3_1 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN2);
		}
		del U3_0 GATE_NODE_N(U2.OUT1 -> IN1);
		add U3_0 (U1.OUT1 -> IN1);
		del U3_1 GATE_NODE_N(U2.OUT1 -> IN2);
		add U3_1 (U1.OUT1 -> IN2);del U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
	}

	rule nt_connected_IC__connection_removal_5 {
		sub {
			U1 GATE_NODE_N[connected = "0" ];
			U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
			U3_0 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN2);
			U3_1 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN2);
		}
		del U3_0 GATE_NODE_N(U2.OUT1 -> IN2);
		add U3_0 (U1.OUT1 -> IN2);
		del U3_1 GATE_NODE_N(U2.OUT1 -> IN2);
		add U3_1 (U1.OUT1 -> IN2);del U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
	}

	rule nt_connected_IC__connection_removal_6 {
		sub {
			U1 GATE_NODE_N[connected = "0" ];
			U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
			U3_0 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN1);
			U3_1 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN1);
			U3_2 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN1);
		}
		del U3_0 GATE_NODE_N(U2.OUT1 -> IN1);
		add U3_0 (U1.OUT1 -> IN1);
		del U3_1 GATE_NODE_N(U2.OUT1 -> IN1);
		add U3_1 (U1.OUT1 -> IN1);
		del U3_2 GATE_NODE_N(U2.OUT1 -> IN1);
		add U3_2 (U1.OUT1 -> IN1);del U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
	}

	rule nt_connected_IC__connection_removal_7 {
		sub {
			U1 GATE_NODE_N[connected = "0" ];
			U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
			U3_0 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN1);
			U3_1 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN1);
			U3_2 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN2);
		}
		del U3_0 GATE_NODE_N(U2.OUT1 -> IN1);
		add U3_0 (U1.OUT1 -> IN1);
		del U3_1 GATE_NODE_N(U2.OUT1 -> IN1);
		add U3_1 (U1.OUT1 -> IN1);
		del U3_2 GATE_NODE_N(U2.OUT1 -> IN2);
		add U3_2 (U1.OUT1 -> IN2);del U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
	}

	rule nt_connected_IC__connection_removal_8 {
		sub {
			U1 GATE_NODE_N[connected = "0" ];
			U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
			U3_0 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN1);
			U3_1 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN2);
			U3_2 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN2);
		}
		del U3_0 GATE_NODE_N(U2.OUT1 -> IN1);
		add U3_0 (U1.OUT1 -> IN1);
		del U3_1 GATE_NODE_N(U2.OUT1 -> IN2);
		add U3_1 (U1.OUT1 -> IN2);
		del U3_2 GATE_NODE_N(U2.OUT1 -> IN2);
		add U3_2 (U1.OUT1 -> IN2);del U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
	}

	rule nt_connected_IC__connection_removal_9 {
		sub {
			U1 GATE_NODE_N[connected = "0" ];
			U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
			U3_0 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN2);
			U3_1 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN2);
			U3_2 GATE_NODE_N[ connected = "0"](U2.OUT1 -> IN2);
		}
		del U3_0 GATE_NODE_N(U2.OUT1 -> IN2);
		add U3_0 (U1.OUT1 -> IN2);
		del U3_1 GATE_NODE_N(U2.OUT1 -> IN2);
		add U3_1 (U1.OUT1 -> IN2);
		del U3_2 GATE_NODE_N(U2.OUT1 -> IN2);
		add U3_2 (U1.OUT1 -> IN2);del U2 IC_INSTANCE [ connected = "1"](U1.OUT1 -> IN1);
	}

	rule nt_connected_IC__instance_removal {
		sub {
			U1 GATE_NODE_N [ connected = "0"];
			U2 IC_INSTANCE [ connected = "1"](U1.OUT1->IN1);
		}
		del U2 IC_INSTANCE [ connected = "1"](U1.OUT1->IN1);
	}

	rule primary_input_connected_pattern_substitute_0 {
		sub {
			IN_IN_1_0_l_0 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_0_l_0 IC_INSTANCE[ connected = "1"](IN_IN_1_0_l_0.OUT1 -> IN1);
			IN_IN_2_0_l_0 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_0_l_0 IC_INSTANCE[ connected = "1"](IN_IN_2_0_l_0.OUT1 -> IN1);
			IN_IN_4_0_l_0 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_4_0_l_0 IC_INSTANCE[ connected = "1"](IN_IN_4_0_l_0.OUT1 -> IN1);
			IN_IN_1_1_l_0 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_1_l_0 IC_INSTANCE[ connected = "1"](IN_IN_1_1_l_0.OUT1 -> IN1);
			IN_IN_2_1_l_0 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_1_l_0 IC_INSTANCE[ connected = "1"](IN_IN_2_1_l_0.OUT1 -> IN1);
			IN_IN_3_1_l_0 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_3_1_l_0 IC_INSTANCE[ connected = "1"](IN_IN_3_1_l_0.OUT1 -> IN1);
			IN_IN_6_1_l_0 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_6_1_l_0 IC_INSTANCE[ connected = "1"](IN_IN_6_1_l_0.OUT1 -> IN1);
			IN_IN_1_5_l_0 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_5_l_0 IC_INSTANCE[ connected = "1"](IN_IN_1_5_l_0.OUT1 -> IN1);
			IN_IN_2_5_l_0 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_5_l_0 IC_INSTANCE[ connected = "1"](IN_IN_2_5_l_0.OUT1 -> IN1);
			IN_IN_3_5_l_0 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_3_5_l_0 IC_INSTANCE[ connected = "1"](IN_IN_3_5_l_0.OUT1 -> IN1);
			IN_IN_6_5_l_0 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_6_5_l_0 IC_INSTANCE[ connected = "1"](IN_IN_6_5_l_0.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_0 PAT_0[connected = "1"](IN_PORT_IN_1_0_l_0.OUT1 -> IN_1_0_l_0 , IN_PORT_IN_2_0_l_0.OUT1 -> IN_2_0_l_0 , IN_PORT_IN_4_0_l_0.OUT1 -> IN_4_0_l_0 , IN_PORT_IN_1_1_l_0.OUT1 -> IN_1_1_l_0 , IN_PORT_IN_2_1_l_0.OUT1 -> IN_2_1_l_0 , IN_PORT_IN_3_1_l_0.OUT1 -> IN_3_1_l_0 , IN_PORT_IN_6_1_l_0.OUT1 -> IN_6_1_l_0 , IN_PORT_IN_1_5_l_0.OUT1 -> IN_1_5_l_0 , IN_PORT_IN_2_5_l_0.OUT1 -> IN_2_5_l_0 , IN_PORT_IN_3_5_l_0.OUT1 -> IN_3_5_l_0 , IN_PORT_IN_6_5_l_0.OUT1 -> IN_6_5_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_n_429_or_0_3_r_0 IC_INSTANCE[ connected = "1"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
			OUT_PORT_G78_3_r_0 IC_INSTANCE[ connected = "1"](P_inst_0.G78_3_r_0 -> IN1);
			OUT_PORT_n_576_3_r_0 IC_INSTANCE[ connected = "1"](P_inst_0.n_576_3_r_0 -> IN1);
			OUT_PORT_n_102_3_r_0 IC_INSTANCE[ connected = "1"](P_inst_0.n_102_3_r_0 -> IN1);
			OUT_PORT_n_547_3_r_0 IC_INSTANCE[ connected = "1"](P_inst_0.n_547_3_r_0 -> IN1);
			OUT_PORT_G42_4_r_0 IC_INSTANCE[ connected = "1"](P_inst_0.G42_4_r_0 -> IN1);
			OUT_PORT_n_572_4_r_0 IC_INSTANCE[ connected = "1"](P_inst_0.n_572_4_r_0 -> IN1);
			OUT_PORT_n_573_4_r_0 IC_INSTANCE[ connected = "1"](P_inst_0.n_573_4_r_0 -> IN1);
			OUT_PORT_n_549_4_r_0 IC_INSTANCE[ connected = "1"](P_inst_0.n_549_4_r_0 -> IN1);
			OUT_PORT_n_569_4_r_0 IC_INSTANCE[ connected = "1"](P_inst_0.n_569_4_r_0 -> IN1);
			OUT_PORT_n_452_4_r_0 IC_INSTANCE[ connected = "1"](P_inst_0.n_452_4_r_0 -> IN1);
		}
		del OUT_PORT_n_429_or_0_3_r_0 IC_INSTANCE(P_inst_0.n_429_or_0_3_r_0 -> IN1);
		del OUT_PORT_G78_3_r_0 IC_INSTANCE(P_inst_0.G78_3_r_0 -> IN1);
		del OUT_PORT_n_576_3_r_0 IC_INSTANCE(P_inst_0.n_576_3_r_0 -> IN1);
		del OUT_PORT_n_102_3_r_0 IC_INSTANCE(P_inst_0.n_102_3_r_0 -> IN1);
		del OUT_PORT_n_547_3_r_0 IC_INSTANCE(P_inst_0.n_547_3_r_0 -> IN1);
		del OUT_PORT_G42_4_r_0 IC_INSTANCE(P_inst_0.G42_4_r_0 -> IN1);
		del OUT_PORT_n_572_4_r_0 IC_INSTANCE(P_inst_0.n_572_4_r_0 -> IN1);
		del OUT_PORT_n_573_4_r_0 IC_INSTANCE(P_inst_0.n_573_4_r_0 -> IN1);
		del OUT_PORT_n_549_4_r_0 IC_INSTANCE(P_inst_0.n_549_4_r_0 -> IN1);
		del OUT_PORT_n_569_4_r_0 IC_INSTANCE(P_inst_0.n_569_4_r_0 -> IN1);
		del OUT_PORT_n_452_4_r_0 IC_INSTANCE(P_inst_0.n_452_4_r_0 -> IN1);
		del P_inst_0 PAT_0[connected = "1"](IN_PORT_IN_1_0_l_0.OUT1 -> IN_1_0_l_0 , IN_PORT_IN_2_0_l_0.OUT1 -> IN_2_0_l_0 , IN_PORT_IN_4_0_l_0.OUT1 -> IN_4_0_l_0 , IN_PORT_IN_1_1_l_0.OUT1 -> IN_1_1_l_0 , IN_PORT_IN_2_1_l_0.OUT1 -> IN_2_1_l_0 , IN_PORT_IN_3_1_l_0.OUT1 -> IN_3_1_l_0 , IN_PORT_IN_6_1_l_0.OUT1 -> IN_6_1_l_0 , IN_PORT_IN_1_5_l_0.OUT1 -> IN_1_5_l_0 , IN_PORT_IN_2_5_l_0.OUT1 -> IN_2_5_l_0 , IN_PORT_IN_3_5_l_0.OUT1 -> IN_3_5_l_0 , IN_PORT_IN_6_5_l_0.OUT1 -> IN_6_5_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_0 IC_INSTANCE[ connected = "1"](IN_IN_1_0_l_0.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_0 IC_INSTANCE[ connected = "1"](IN_IN_2_0_l_0.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_0 IC_INSTANCE[ connected = "1"](IN_IN_4_0_l_0.OUT1 -> IN1);
		del IN_PORT_IN_1_1_l_0 IC_INSTANCE[ connected = "1"](IN_IN_1_1_l_0.OUT1 -> IN1);
		del IN_PORT_IN_2_1_l_0 IC_INSTANCE[ connected = "1"](IN_IN_2_1_l_0.OUT1 -> IN1);
		del IN_PORT_IN_3_1_l_0 IC_INSTANCE[ connected = "1"](IN_IN_3_1_l_0.OUT1 -> IN1);
		del IN_PORT_IN_6_1_l_0 IC_INSTANCE[ connected = "1"](IN_IN_6_1_l_0.OUT1 -> IN1);
		del IN_PORT_IN_1_5_l_0 IC_INSTANCE[ connected = "1"](IN_IN_1_5_l_0.OUT1 -> IN1);
		del IN_PORT_IN_2_5_l_0 IC_INSTANCE[ connected = "1"](IN_IN_2_5_l_0.OUT1 -> IN1);
		del IN_PORT_IN_3_5_l_0 IC_INSTANCE[ connected = "1"](IN_IN_3_5_l_0.OUT1 -> IN1);
		del IN_PORT_IN_6_5_l_0 IC_INSTANCE[ connected = "1"](IN_IN_6_5_l_0.OUT1 -> IN1);
		add n2_3_r_0 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n3_5_l_0 GATE_NODE_N[ gateType = "NAND" , connected = "0"](IN_IN_2_5_l_0.OUT1 -> IN1, IN_IN_3_5_l_0.OUT1 -> IN2);
		add N3_5_l_0 GATE_NODE_N[ gateType = "AND" , connected = "0"](n3_5_l_0.OUT1 -> IN1, IN_IN_6_5_l_0.OUT1 -> IN2);
		add G199_5_l_0 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_l_0.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_0.OUT1 -> IN3);
		add n_87_4_r_0 GATE_NODE_N[ gateType = "NOT" , connected = "0"](G199_5_l_0.OUT1 -> IN1);
		add n_42_5_l_0 GATE_NODE_N[ gateType = "NOR" , connected = "0"](IN_IN_1_5_l_0.OUT1 -> IN1, IN_IN_3_5_l_0.OUT1 -> IN2);
		add n_573_4_r_0 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_42_5_l_0.OUT1 -> IN1, G199_5_l_0.OUT1 -> IN2);
		add n_102_3_r_0 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_42_5_l_0.OUT1 -> IN1);
		add G214_1_l_0 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_3_1_l_0.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_0.OUT1 -> IN3);
		add n13_3_r_0 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G214_1_l_0.OUT1 -> IN1, n_42_5_l_0.OUT1 -> IN2);
		add n3_1_l_0 GATE_NODE_N[ gateType = "NAND" , connected = "0"](IN_IN_1_1_l_0.OUT1 -> IN1, IN_IN_2_1_l_0.OUT1 -> IN2);
		add N1_1_l_0 GATE_NODE_N[ gateType = "AND" , connected = "0"](n3_1_l_0.OUT1 -> IN1, IN_IN_6_1_l_0.OUT1 -> IN2);
		add G199_1_l_0 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_l_0.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_0.OUT1 -> IN3);
		add n_572_4_r_0 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G199_1_l_0.OUT1 -> IN1, G199_5_l_0.OUT1 -> IN2);
		add n12_3_r_0 GATE_NODE_N[ gateType = "NOT" , connected = "0"](G199_1_l_0.OUT1 -> IN1);
		add n11_3_r_0 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G214_1_l_0.OUT1 -> IN1, n12_3_r_0.OUT1 -> IN2);
		add ACVQN1_0_l_0 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_2_0_l_0.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_0.OUT1 -> IN3);
		add n_266_and_0_0_l_0 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN1_0_l_0.OUT1 -> IN1, IN_IN_4_0_l_0.OUT1 -> IN2);
		add n_569_4_r_0 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_266_and_0_0_l_0.OUT1 -> IN1, n_42_5_l_0.OUT1 -> IN2);
		add n_576_3_r_0 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_266_and_0_0_l_0.OUT1 -> IN1, n11_3_r_0.OUT1 -> IN2);
		add ACVQN2_0_l_0 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_1_0_l_0.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_0.OUT1 -> IN3);
		add n7_4_r_0 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN2_0_l_0.OUT1 -> IN1, n_87_4_r_0.OUT1 -> IN2);
		add n_549_4_r_0 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_266_and_0_0_l_0.OUT1 -> IN1, n7_4_r_0.OUT1 -> IN2);
		add n4_4_r_0 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN2_0_l_0.OUT1 -> IN1, G214_1_l_0.OUT1 -> IN2);
		add G42_4_r_0 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n4_4_r_0.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_0.OUT1 -> IN3);
		add n_452_4_r_0 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN2_0_l_0.OUT1 -> IN1, G199_5_l_0.OUT1 -> IN2);
		add n16_3_r_0 GATE_NODE_N[ gateType = "NOT" , connected = "0"](ACVQN2_0_l_0.OUT1 -> IN1);
		add n15_3_r_0 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G199_1_l_0.OUT1 -> IN1, n16_3_r_0.OUT1 -> IN2);
		add n14_3_r_0 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_42_5_l_0.OUT1 -> IN1, n15_3_r_0.OUT1 -> IN2);
		add n_431_3_r_0 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_266_and_0_0_l_0.OUT1 -> IN1, n14_3_r_0.OUT1 -> IN2);
		add G78_3_r_0 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_0.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_0.OUT1 -> IN3);
		add n_547_3_r_0 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN2_0_l_0.OUT1 -> IN1, n13_3_r_0.OUT1 -> IN2);
		add n_429_or_0_3_r_0 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN2_0_l_0.OUT1 -> IN1, n12_3_r_0.OUT1 -> IN2);
		add OUT_PORT_n_429_or_0_3_r_0(n_429_or_0_3_r_0.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_0(G78_3_r_0.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_0(n_576_3_r_0.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_0(n_102_3_r_0.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_0(n_547_3_r_0.OUT1 -> IN1);
		add OUT_PORT_G42_4_r_0(G42_4_r_0.OUT1 -> IN1);
		add OUT_PORT_n_572_4_r_0(n_572_4_r_0.OUT1 -> IN1);
		add OUT_PORT_n_573_4_r_0(n_573_4_r_0.OUT1 -> IN1);
		add OUT_PORT_n_549_4_r_0(n_549_4_r_0.OUT1 -> IN1);
		add OUT_PORT_n_569_4_r_0(n_569_4_r_0.OUT1 -> IN1);
		add OUT_PORT_n_452_4_r_0(n_452_4_r_0.OUT1 -> IN1);
	}

	rule primary_input_connected_pattern_substitute_1 {
		sub {
			IN_IN_1_2_l_1 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_2_l_1 IC_INSTANCE[ connected = "1"](IN_IN_1_2_l_1.OUT1 -> IN1);
			IN_IN_2_2_l_1 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_2_l_1 IC_INSTANCE[ connected = "1"](IN_IN_2_2_l_1.OUT1 -> IN1);
			IN_G1_3_l_1 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_G1_3_l_1 IC_INSTANCE[ connected = "1"](IN_G1_3_l_1.OUT1 -> IN1);
			IN_G2_3_l_1 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_G2_3_l_1 IC_INSTANCE[ connected = "1"](IN_G2_3_l_1.OUT1 -> IN1);
			IN_IN_2_3_l_1 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_3_l_1 IC_INSTANCE[ connected = "1"](IN_IN_2_3_l_1.OUT1 -> IN1);
			IN_IN_4_3_l_1 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_4_3_l_1 IC_INSTANCE[ connected = "1"](IN_IN_4_3_l_1.OUT1 -> IN1);
			IN_IN_5_3_l_1 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_5_3_l_1 IC_INSTANCE[ connected = "1"](IN_IN_5_3_l_1.OUT1 -> IN1);
			IN_IN_7_3_l_1 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_7_3_l_1 IC_INSTANCE[ connected = "1"](IN_IN_7_3_l_1.OUT1 -> IN1);
			IN_IN_8_3_l_1 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_8_3_l_1 IC_INSTANCE[ connected = "1"](IN_IN_8_3_l_1.OUT1 -> IN1);
			IN_IN_10_3_l_1 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_10_3_l_1 IC_INSTANCE[ connected = "1"](IN_IN_10_3_l_1.OUT1 -> IN1);
			IN_IN_11_3_l_1 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_11_3_l_1 IC_INSTANCE[ connected = "1"](IN_IN_11_3_l_1.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_1 PAT_1[connected = "1"](IN_PORT_IN_1_2_l_1.OUT1 -> IN_1_2_l_1 , IN_PORT_IN_2_2_l_1.OUT1 -> IN_2_2_l_1 , IN_PORT_G1_3_l_1.OUT1 -> G1_3_l_1 , IN_PORT_G2_3_l_1.OUT1 -> G2_3_l_1 , IN_PORT_IN_2_3_l_1.OUT1 -> IN_2_3_l_1 , IN_PORT_IN_4_3_l_1.OUT1 -> IN_4_3_l_1 , IN_PORT_IN_5_3_l_1.OUT1 -> IN_5_3_l_1 , IN_PORT_IN_7_3_l_1.OUT1 -> IN_7_3_l_1 , IN_PORT_IN_8_3_l_1.OUT1 -> IN_8_3_l_1 , IN_PORT_IN_10_3_l_1.OUT1 -> IN_10_3_l_1 , IN_PORT_IN_11_3_l_1.OUT1 -> IN_11_3_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_ACVQN2_0_r_1 IC_INSTANCE[ connected = "1"](P_inst_1.ACVQN2_0_r_1 -> IN1);
			OUT_PORT_n_266_and_0_0_r_1 IC_INSTANCE[ connected = "1"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
			OUT_PORT_G199_1_r_1 IC_INSTANCE[ connected = "1"](P_inst_1.G199_1_r_1 -> IN1);
			OUT_PORT_G214_1_r_1 IC_INSTANCE[ connected = "1"](P_inst_1.G214_1_r_1 -> IN1);
			OUT_PORT_ACVQN1_2_r_1 IC_INSTANCE[ connected = "1"](P_inst_1.ACVQN1_2_r_1 -> IN1);
			OUT_PORT_P6_2_r_1 IC_INSTANCE[ connected = "1"](P_inst_1.P6_2_r_1 -> IN1);
			OUT_PORT_n_429_or_0_3_r_1 IC_INSTANCE[ connected = "1"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
			OUT_PORT_G78_3_r_1 IC_INSTANCE[ connected = "1"](P_inst_1.G78_3_r_1 -> IN1);
			OUT_PORT_n_576_3_r_1 IC_INSTANCE[ connected = "1"](P_inst_1.n_576_3_r_1 -> IN1);
			OUT_PORT_n_102_3_r_1 IC_INSTANCE[ connected = "1"](P_inst_1.n_102_3_r_1 -> IN1);
			OUT_PORT_n_547_3_r_1 IC_INSTANCE[ connected = "1"](P_inst_1.n_547_3_r_1 -> IN1);
		}
		del OUT_PORT_ACVQN2_0_r_1 IC_INSTANCE(P_inst_1.ACVQN2_0_r_1 -> IN1);
		del OUT_PORT_n_266_and_0_0_r_1 IC_INSTANCE(P_inst_1.n_266_and_0_0_r_1 -> IN1);
		del OUT_PORT_G199_1_r_1 IC_INSTANCE(P_inst_1.G199_1_r_1 -> IN1);
		del OUT_PORT_G214_1_r_1 IC_INSTANCE(P_inst_1.G214_1_r_1 -> IN1);
		del OUT_PORT_ACVQN1_2_r_1 IC_INSTANCE(P_inst_1.ACVQN1_2_r_1 -> IN1);
		del OUT_PORT_P6_2_r_1 IC_INSTANCE(P_inst_1.P6_2_r_1 -> IN1);
		del OUT_PORT_n_429_or_0_3_r_1 IC_INSTANCE(P_inst_1.n_429_or_0_3_r_1 -> IN1);
		del OUT_PORT_G78_3_r_1 IC_INSTANCE(P_inst_1.G78_3_r_1 -> IN1);
		del OUT_PORT_n_576_3_r_1 IC_INSTANCE(P_inst_1.n_576_3_r_1 -> IN1);
		del OUT_PORT_n_102_3_r_1 IC_INSTANCE(P_inst_1.n_102_3_r_1 -> IN1);
		del OUT_PORT_n_547_3_r_1 IC_INSTANCE(P_inst_1.n_547_3_r_1 -> IN1);
		del P_inst_1 PAT_1[connected = "1"](IN_PORT_IN_1_2_l_1.OUT1 -> IN_1_2_l_1 , IN_PORT_IN_2_2_l_1.OUT1 -> IN_2_2_l_1 , IN_PORT_G1_3_l_1.OUT1 -> G1_3_l_1 , IN_PORT_G2_3_l_1.OUT1 -> G2_3_l_1 , IN_PORT_IN_2_3_l_1.OUT1 -> IN_2_3_l_1 , IN_PORT_IN_4_3_l_1.OUT1 -> IN_4_3_l_1 , IN_PORT_IN_5_3_l_1.OUT1 -> IN_5_3_l_1 , IN_PORT_IN_7_3_l_1.OUT1 -> IN_7_3_l_1 , IN_PORT_IN_8_3_l_1.OUT1 -> IN_8_3_l_1 , IN_PORT_IN_10_3_l_1.OUT1 -> IN_10_3_l_1 , IN_PORT_IN_11_3_l_1.OUT1 -> IN_11_3_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_2_l_1 IC_INSTANCE[ connected = "1"](IN_IN_1_2_l_1.OUT1 -> IN1);
		del IN_PORT_IN_2_2_l_1 IC_INSTANCE[ connected = "1"](IN_IN_2_2_l_1.OUT1 -> IN1);
		del IN_PORT_G1_3_l_1 IC_INSTANCE[ connected = "1"](IN_G1_3_l_1.OUT1 -> IN1);
		del IN_PORT_G2_3_l_1 IC_INSTANCE[ connected = "1"](IN_G2_3_l_1.OUT1 -> IN1);
		del IN_PORT_IN_2_3_l_1 IC_INSTANCE[ connected = "1"](IN_IN_2_3_l_1.OUT1 -> IN1);
		del IN_PORT_IN_4_3_l_1 IC_INSTANCE[ connected = "1"](IN_IN_4_3_l_1.OUT1 -> IN1);
		del IN_PORT_IN_5_3_l_1 IC_INSTANCE[ connected = "1"](IN_IN_5_3_l_1.OUT1 -> IN1);
		del IN_PORT_IN_7_3_l_1 IC_INSTANCE[ connected = "1"](IN_IN_7_3_l_1.OUT1 -> IN1);
		del IN_PORT_IN_8_3_l_1 IC_INSTANCE[ connected = "1"](IN_IN_8_3_l_1.OUT1 -> IN1);
		del IN_PORT_IN_10_3_l_1 IC_INSTANCE[ connected = "1"](IN_IN_10_3_l_1.OUT1 -> IN1);
		del IN_PORT_IN_11_3_l_1 IC_INSTANCE[ connected = "1"](IN_IN_11_3_l_1.OUT1 -> IN1);
		add n1_0_r_1 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n12_3_l_1 GATE_NODE_N[ gateType = "NOT" , connected = "0"](IN_IN_5_3_l_1.OUT1 -> IN1);
		add n13_3_l_1 GATE_NODE_N[ gateType = "NOR" , connected = "0"](IN_G2_3_l_1.OUT1 -> IN1, IN_IN_10_3_l_1.OUT1 -> IN2);
		add n_547_3_l_1 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n13_3_l_1.OUT1 -> IN1, IN_IN_11_3_l_1.OUT1 -> IN2);
		add ACVQN1_2_r_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_547_3_l_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_1.OUT1 -> IN3);
		add n11_3_l_1 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n12_3_l_1.OUT1 -> IN1, IN_G2_3_l_1.OUT1 -> IN2);
		add n_576_3_l_1 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n11_3_l_1.OUT1 -> IN1, IN_IN_7_3_l_1.OUT1 -> IN2);
		add n_102_3_r_1 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_576_3_l_1.OUT1 -> IN1);
		add G214_1_r_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_576_3_l_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_1.OUT1 -> IN3);
		add n_102_3_l_1 GATE_NODE_N[ gateType = "NOT" , connected = "0"](IN_G2_3_l_1.OUT1 -> IN1);
		add n12_3_r_1 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_102_3_l_1.OUT1 -> IN1);
		add n16_3_l_1 GATE_NODE_N[ gateType = "NOT" , connected = "0"](IN_G1_3_l_1.OUT1 -> IN1);
		add n15_3_l_1 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n16_3_l_1.OUT1 -> IN1, IN_IN_4_3_l_1.OUT1 -> IN2);
		add n14_3_l_1 GATE_NODE_N[ gateType = "AND" , connected = "0"](n15_3_l_1.OUT1 -> IN1, IN_IN_2_3_l_1.OUT1 -> IN2);
		add n_431_3_l_1 GATE_NODE_N[ gateType = "OR" , connected = "0"](n14_3_l_1.OUT1 -> IN1, IN_IN_8_3_l_1.OUT1 -> IN2);
		add G78_3_l_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_l_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_1.OUT1 -> IN3);
		add n13_3_r_1 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G78_3_l_1.OUT1 -> IN1, n_576_3_l_1.OUT1 -> IN2);
		add n11_3_r_1 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G78_3_l_1.OUT1 -> IN1, n12_3_r_1.OUT1 -> IN2);
		add n_576_3_r_1 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_547_3_l_1.OUT1 -> IN1, n11_3_r_1.OUT1 -> IN2);
		add n_429_or_0_3_l_1 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n12_3_l_1.OUT1 -> IN1, IN_G1_3_l_1.OUT1 -> IN2);
		add n3_1_r_1 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_429_or_0_3_l_1.OUT1 -> IN1, G78_3_l_1.OUT1 -> IN2);
		add N1_1_r_1 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_429_or_0_3_l_1.OUT1 -> IN1, n3_1_r_1.OUT1 -> IN2);
		add G199_1_r_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_r_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_1.OUT1 -> IN3);
		add ACVQN1_0_r_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_429_or_0_3_l_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_1.OUT1 -> IN3);
		add n_266_and_0_0_r_1 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_102_3_l_1.OUT1 -> IN1, ACVQN1_0_r_1.OUT1 -> IN2);
		add ACVQN1_2_l_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_2_2_l_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_1.OUT1 -> IN3);
		add n16_3_r_1 GATE_NODE_N[ gateType = "NOT" , connected = "0"](ACVQN1_2_l_1.OUT1 -> IN1);
		add n15_3_r_1 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_576_3_l_1.OUT1 -> IN1, n16_3_r_1.OUT1 -> IN2);
		add n14_3_r_1 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN1_2_l_1.OUT1 -> IN1, n15_3_r_1.OUT1 -> IN2);
		add n_429_or_0_3_r_1 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN1_2_l_1.OUT1 -> IN1, n12_3_r_1.OUT1 -> IN2);
		add P6_internal_2_r_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](ACVQN1_2_l_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_1.OUT1 -> IN3);
		add P6_2_r_1 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_r_1.OUT1 -> IN1);
		add P6_internal_2_l_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_1_2_l_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_1.OUT1 -> IN3);
		add P6_2_l_1 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_l_1.OUT1 -> IN1);
		add n_431_3_r_1 GATE_NODE_N[ gateType = "OR" , connected = "0"](P6_2_l_1.OUT1 -> IN1, n14_3_r_1.OUT1 -> IN2);
		add G78_3_r_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_1.OUT1 -> IN3);
		add n_547_3_r_1 GATE_NODE_N[ gateType = "NAND" , connected = "0"](P6_2_l_1.OUT1 -> IN1, n13_3_r_1.OUT1 -> IN2);
		add ACVQN2_0_r_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](P6_2_l_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_1.OUT1 -> IN3);
		add OUT_PORT_ACVQN2_0_r_1(ACVQN2_0_r_1.OUT1 -> IN1);
		add OUT_PORT_n_266_and_0_0_r_1(n_266_and_0_0_r_1.OUT1 -> IN1);
		add OUT_PORT_G199_1_r_1(G199_1_r_1.OUT1 -> IN1);
		add OUT_PORT_G214_1_r_1(G214_1_r_1.OUT1 -> IN1);
		add OUT_PORT_ACVQN1_2_r_1(ACVQN1_2_r_1.OUT1 -> IN1);
		add OUT_PORT_P6_2_r_1(P6_2_r_1.OUT1 -> IN1);
		add OUT_PORT_n_429_or_0_3_r_1(n_429_or_0_3_r_1.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_1(G78_3_r_1.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_1(n_576_3_r_1.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_1(n_102_3_r_1.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_1(n_547_3_r_1.OUT1 -> IN1);
	}

	rule primary_input_connected_pattern_substitute_2 {
		sub {
			IN_IN_1_2_l_2 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_2_l_2 IC_INSTANCE[ connected = "1"](IN_IN_1_2_l_2.OUT1 -> IN1);
			IN_IN_2_2_l_2 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_2_l_2 IC_INSTANCE[ connected = "1"](IN_IN_2_2_l_2.OUT1 -> IN1);
			IN_G1_3_l_2 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_G1_3_l_2 IC_INSTANCE[ connected = "1"](IN_G1_3_l_2.OUT1 -> IN1);
			IN_G2_3_l_2 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_G2_3_l_2 IC_INSTANCE[ connected = "1"](IN_G2_3_l_2.OUT1 -> IN1);
			IN_IN_2_3_l_2 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_3_l_2 IC_INSTANCE[ connected = "1"](IN_IN_2_3_l_2.OUT1 -> IN1);
			IN_IN_4_3_l_2 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_4_3_l_2 IC_INSTANCE[ connected = "1"](IN_IN_4_3_l_2.OUT1 -> IN1);
			IN_IN_5_3_l_2 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_5_3_l_2 IC_INSTANCE[ connected = "1"](IN_IN_5_3_l_2.OUT1 -> IN1);
			IN_IN_7_3_l_2 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_7_3_l_2 IC_INSTANCE[ connected = "1"](IN_IN_7_3_l_2.OUT1 -> IN1);
			IN_IN_8_3_l_2 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_8_3_l_2 IC_INSTANCE[ connected = "1"](IN_IN_8_3_l_2.OUT1 -> IN1);
			IN_IN_10_3_l_2 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_10_3_l_2 IC_INSTANCE[ connected = "1"](IN_IN_10_3_l_2.OUT1 -> IN1);
			IN_IN_11_3_l_2 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_11_3_l_2 IC_INSTANCE[ connected = "1"](IN_IN_11_3_l_2.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_2 PAT_2[connected = "1"](IN_PORT_IN_1_2_l_2.OUT1 -> IN_1_2_l_2 , IN_PORT_IN_2_2_l_2.OUT1 -> IN_2_2_l_2 , IN_PORT_G1_3_l_2.OUT1 -> G1_3_l_2 , IN_PORT_G2_3_l_2.OUT1 -> G2_3_l_2 , IN_PORT_IN_2_3_l_2.OUT1 -> IN_2_3_l_2 , IN_PORT_IN_4_3_l_2.OUT1 -> IN_4_3_l_2 , IN_PORT_IN_5_3_l_2.OUT1 -> IN_5_3_l_2 , IN_PORT_IN_7_3_l_2.OUT1 -> IN_7_3_l_2 , IN_PORT_IN_8_3_l_2.OUT1 -> IN_8_3_l_2 , IN_PORT_IN_10_3_l_2.OUT1 -> IN_10_3_l_2 , IN_PORT_IN_11_3_l_2.OUT1 -> IN_11_3_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_ACVQN2_0_r_2 IC_INSTANCE[ connected = "1"](P_inst_2.ACVQN2_0_r_2 -> IN1);
			OUT_PORT_n_266_and_0_0_r_2 IC_INSTANCE[ connected = "1"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
			OUT_PORT_G199_1_r_2 IC_INSTANCE[ connected = "1"](P_inst_2.G199_1_r_2 -> IN1);
			OUT_PORT_G214_1_r_2 IC_INSTANCE[ connected = "1"](P_inst_2.G214_1_r_2 -> IN1);
			OUT_PORT_n_429_or_0_3_r_2 IC_INSTANCE[ connected = "1"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
			OUT_PORT_G78_3_r_2 IC_INSTANCE[ connected = "1"](P_inst_2.G78_3_r_2 -> IN1);
			OUT_PORT_n_576_3_r_2 IC_INSTANCE[ connected = "1"](P_inst_2.n_576_3_r_2 -> IN1);
			OUT_PORT_n_102_3_r_2 IC_INSTANCE[ connected = "1"](P_inst_2.n_102_3_r_2 -> IN1);
			OUT_PORT_n_547_3_r_2 IC_INSTANCE[ connected = "1"](P_inst_2.n_547_3_r_2 -> IN1);
			OUT_PORT_n_42_5_r_2 IC_INSTANCE[ connected = "1"](P_inst_2.n_42_5_r_2 -> IN1);
			OUT_PORT_G199_5_r_2 IC_INSTANCE[ connected = "1"](P_inst_2.G199_5_r_2 -> IN1);
		}
		del OUT_PORT_ACVQN2_0_r_2 IC_INSTANCE(P_inst_2.ACVQN2_0_r_2 -> IN1);
		del OUT_PORT_n_266_and_0_0_r_2 IC_INSTANCE(P_inst_2.n_266_and_0_0_r_2 -> IN1);
		del OUT_PORT_G199_1_r_2 IC_INSTANCE(P_inst_2.G199_1_r_2 -> IN1);
		del OUT_PORT_G214_1_r_2 IC_INSTANCE(P_inst_2.G214_1_r_2 -> IN1);
		del OUT_PORT_n_429_or_0_3_r_2 IC_INSTANCE(P_inst_2.n_429_or_0_3_r_2 -> IN1);
		del OUT_PORT_G78_3_r_2 IC_INSTANCE(P_inst_2.G78_3_r_2 -> IN1);
		del OUT_PORT_n_576_3_r_2 IC_INSTANCE(P_inst_2.n_576_3_r_2 -> IN1);
		del OUT_PORT_n_102_3_r_2 IC_INSTANCE(P_inst_2.n_102_3_r_2 -> IN1);
		del OUT_PORT_n_547_3_r_2 IC_INSTANCE(P_inst_2.n_547_3_r_2 -> IN1);
		del OUT_PORT_n_42_5_r_2 IC_INSTANCE(P_inst_2.n_42_5_r_2 -> IN1);
		del OUT_PORT_G199_5_r_2 IC_INSTANCE(P_inst_2.G199_5_r_2 -> IN1);
		del P_inst_2 PAT_2[connected = "1"](IN_PORT_IN_1_2_l_2.OUT1 -> IN_1_2_l_2 , IN_PORT_IN_2_2_l_2.OUT1 -> IN_2_2_l_2 , IN_PORT_G1_3_l_2.OUT1 -> G1_3_l_2 , IN_PORT_G2_3_l_2.OUT1 -> G2_3_l_2 , IN_PORT_IN_2_3_l_2.OUT1 -> IN_2_3_l_2 , IN_PORT_IN_4_3_l_2.OUT1 -> IN_4_3_l_2 , IN_PORT_IN_5_3_l_2.OUT1 -> IN_5_3_l_2 , IN_PORT_IN_7_3_l_2.OUT1 -> IN_7_3_l_2 , IN_PORT_IN_8_3_l_2.OUT1 -> IN_8_3_l_2 , IN_PORT_IN_10_3_l_2.OUT1 -> IN_10_3_l_2 , IN_PORT_IN_11_3_l_2.OUT1 -> IN_11_3_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_2_l_2 IC_INSTANCE[ connected = "1"](IN_IN_1_2_l_2.OUT1 -> IN1);
		del IN_PORT_IN_2_2_l_2 IC_INSTANCE[ connected = "1"](IN_IN_2_2_l_2.OUT1 -> IN1);
		del IN_PORT_G1_3_l_2 IC_INSTANCE[ connected = "1"](IN_G1_3_l_2.OUT1 -> IN1);
		del IN_PORT_G2_3_l_2 IC_INSTANCE[ connected = "1"](IN_G2_3_l_2.OUT1 -> IN1);
		del IN_PORT_IN_2_3_l_2 IC_INSTANCE[ connected = "1"](IN_IN_2_3_l_2.OUT1 -> IN1);
		del IN_PORT_IN_4_3_l_2 IC_INSTANCE[ connected = "1"](IN_IN_4_3_l_2.OUT1 -> IN1);
		del IN_PORT_IN_5_3_l_2 IC_INSTANCE[ connected = "1"](IN_IN_5_3_l_2.OUT1 -> IN1);
		del IN_PORT_IN_7_3_l_2 IC_INSTANCE[ connected = "1"](IN_IN_7_3_l_2.OUT1 -> IN1);
		del IN_PORT_IN_8_3_l_2 IC_INSTANCE[ connected = "1"](IN_IN_8_3_l_2.OUT1 -> IN1);
		del IN_PORT_IN_10_3_l_2 IC_INSTANCE[ connected = "1"](IN_IN_10_3_l_2.OUT1 -> IN1);
		del IN_PORT_IN_11_3_l_2 IC_INSTANCE[ connected = "1"](IN_IN_11_3_l_2.OUT1 -> IN1);
		add n1_0_r_2 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n12_3_l_2 GATE_NODE_N[ gateType = "NOT" , connected = "0"](IN_IN_5_3_l_2.OUT1 -> IN1);
		add n13_3_l_2 GATE_NODE_N[ gateType = "NOR" , connected = "0"](IN_G2_3_l_2.OUT1 -> IN1, IN_IN_10_3_l_2.OUT1 -> IN2);
		add n_547_3_l_2 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n13_3_l_2.OUT1 -> IN1, IN_IN_11_3_l_2.OUT1 -> IN2);
		add G214_1_r_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_547_3_l_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_2.OUT1 -> IN3);
		add n11_3_l_2 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n12_3_l_2.OUT1 -> IN1, IN_G2_3_l_2.OUT1 -> IN2);
		add n_576_3_l_2 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n11_3_l_2.OUT1 -> IN1, IN_IN_7_3_l_2.OUT1 -> IN2);
		add n3_1_r_2 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_576_3_l_2.OUT1 -> IN1, n_547_3_l_2.OUT1 -> IN2);
		add n_102_3_l_2 GATE_NODE_N[ gateType = "NOT" , connected = "0"](IN_G2_3_l_2.OUT1 -> IN1);
		add n16_3_l_2 GATE_NODE_N[ gateType = "NOT" , connected = "0"](IN_G1_3_l_2.OUT1 -> IN1);
		add n15_3_l_2 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n16_3_l_2.OUT1 -> IN1, IN_IN_4_3_l_2.OUT1 -> IN2);
		add n14_3_l_2 GATE_NODE_N[ gateType = "AND" , connected = "0"](n15_3_l_2.OUT1 -> IN1, IN_IN_2_3_l_2.OUT1 -> IN2);
		add n_431_3_l_2 GATE_NODE_N[ gateType = "OR" , connected = "0"](n14_3_l_2.OUT1 -> IN1, IN_IN_8_3_l_2.OUT1 -> IN2);
		add G78_3_l_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_l_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_2.OUT1 -> IN3);
		add n13_3_r_2 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G78_3_l_2.OUT1 -> IN1, n_576_3_l_2.OUT1 -> IN2);
		add n_547_3_r_2 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_102_3_l_2.OUT1 -> IN1, n13_3_r_2.OUT1 -> IN2);
		add n_102_3_r_2 GATE_NODE_N[ gateType = "NOT" , connected = "0"](G78_3_l_2.OUT1 -> IN1);
		add N1_1_r_2 GATE_NODE_N[ gateType = "AND" , connected = "0"](G78_3_l_2.OUT1 -> IN1, n3_1_r_2.OUT1 -> IN2);
		add G199_1_r_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_r_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_2.OUT1 -> IN3);
		add ACVQN1_0_r_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G78_3_l_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_2.OUT1 -> IN3);
		add n_266_and_0_0_r_2 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_102_3_l_2.OUT1 -> IN1, ACVQN1_0_r_2.OUT1 -> IN2);
		add n_429_or_0_3_l_2 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n12_3_l_2.OUT1 -> IN1, IN_G1_3_l_2.OUT1 -> IN2);
		add n12_3_r_2 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_429_or_0_3_l_2.OUT1 -> IN1);
		add n11_3_r_2 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G78_3_l_2.OUT1 -> IN1, n12_3_r_2.OUT1 -> IN2);
		add ACVQN1_2_l_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_2_2_l_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_2.OUT1 -> IN3);
		add n3_5_r_2 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN1_2_l_2.OUT1 -> IN1, n_429_or_0_3_l_2.OUT1 -> IN2);
		add N3_5_r_2 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_102_3_l_2.OUT1 -> IN1, n3_5_r_2.OUT1 -> IN2);
		add G199_5_r_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_r_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_2.OUT1 -> IN3);
		add n16_3_r_2 GATE_NODE_N[ gateType = "NOT" , connected = "0"](ACVQN1_2_l_2.OUT1 -> IN1);
		add n_576_3_r_2 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN1_2_l_2.OUT1 -> IN1, n11_3_r_2.OUT1 -> IN2);
		add n_429_or_0_3_r_2 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN1_2_l_2.OUT1 -> IN1, n12_3_r_2.OUT1 -> IN2);
		add P6_internal_2_l_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_1_2_l_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_2.OUT1 -> IN3);
		add P6_2_l_2 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_l_2.OUT1 -> IN1);
		add n_42_5_r_2 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN1_2_l_2.OUT1 -> IN1, P6_2_l_2.OUT1 -> IN2);
		add n15_3_r_2 GATE_NODE_N[ gateType = "NOR" , connected = "0"](P6_2_l_2.OUT1 -> IN1, n16_3_r_2.OUT1 -> IN2);
		add n14_3_r_2 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_576_3_l_2.OUT1 -> IN1, n15_3_r_2.OUT1 -> IN2);
		add n_431_3_r_2 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_429_or_0_3_l_2.OUT1 -> IN1, n14_3_r_2.OUT1 -> IN2);
		add G78_3_r_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_2.OUT1 -> IN3);
		add ACVQN2_0_r_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](P6_2_l_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_2.OUT1 -> IN3);
		add OUT_PORT_ACVQN2_0_r_2(ACVQN2_0_r_2.OUT1 -> IN1);
		add OUT_PORT_n_266_and_0_0_r_2(n_266_and_0_0_r_2.OUT1 -> IN1);
		add OUT_PORT_G199_1_r_2(G199_1_r_2.OUT1 -> IN1);
		add OUT_PORT_G214_1_r_2(G214_1_r_2.OUT1 -> IN1);
		add OUT_PORT_n_429_or_0_3_r_2(n_429_or_0_3_r_2.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_2(G78_3_r_2.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_2(n_576_3_r_2.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_2(n_102_3_r_2.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_2(n_547_3_r_2.OUT1 -> IN1);
		add OUT_PORT_n_42_5_r_2(n_42_5_r_2.OUT1 -> IN1);
		add OUT_PORT_G199_5_r_2(G199_5_r_2.OUT1 -> IN1);
	}

	rule primary_input_connected_pattern_substitute_3 {
		sub {
			IN_IN_1_0_l_3 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_0_l_3 IC_INSTANCE[ connected = "1"](IN_IN_1_0_l_3.OUT1 -> IN1);
			IN_IN_2_0_l_3 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_0_l_3 IC_INSTANCE[ connected = "1"](IN_IN_2_0_l_3.OUT1 -> IN1);
			IN_IN_4_0_l_3 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_4_0_l_3 IC_INSTANCE[ connected = "1"](IN_IN_4_0_l_3.OUT1 -> IN1);
			IN_G18_4_l_3 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_G18_4_l_3 IC_INSTANCE[ connected = "1"](IN_G18_4_l_3.OUT1 -> IN1);
			IN_G15_4_l_3 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_G15_4_l_3 IC_INSTANCE[ connected = "1"](IN_G15_4_l_3.OUT1 -> IN1);
			IN_IN_1_4_l_3 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_4_l_3 IC_INSTANCE[ connected = "1"](IN_IN_1_4_l_3.OUT1 -> IN1);
			IN_IN_4_4_l_3 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_4_4_l_3 IC_INSTANCE[ connected = "1"](IN_IN_4_4_l_3.OUT1 -> IN1);
			IN_IN_5_4_l_3 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_5_4_l_3 IC_INSTANCE[ connected = "1"](IN_IN_5_4_l_3.OUT1 -> IN1);
			IN_IN_7_4_l_3 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_7_4_l_3 IC_INSTANCE[ connected = "1"](IN_IN_7_4_l_3.OUT1 -> IN1);
			IN_IN_9_4_l_3 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_9_4_l_3 IC_INSTANCE[ connected = "1"](IN_IN_9_4_l_3.OUT1 -> IN1);
			IN_IN_10_4_l_3 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_10_4_l_3 IC_INSTANCE[ connected = "1"](IN_IN_10_4_l_3.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_3 PAT_3[connected = "1"](IN_PORT_IN_1_0_l_3.OUT1 -> IN_1_0_l_3 , IN_PORT_IN_2_0_l_3.OUT1 -> IN_2_0_l_3 , IN_PORT_IN_4_0_l_3.OUT1 -> IN_4_0_l_3 , IN_PORT_G18_4_l_3.OUT1 -> G18_4_l_3 , IN_PORT_G15_4_l_3.OUT1 -> G15_4_l_3 , IN_PORT_IN_1_4_l_3.OUT1 -> IN_1_4_l_3 , IN_PORT_IN_4_4_l_3.OUT1 -> IN_4_4_l_3 , IN_PORT_IN_5_4_l_3.OUT1 -> IN_5_4_l_3 , IN_PORT_IN_7_4_l_3.OUT1 -> IN_7_4_l_3 , IN_PORT_IN_9_4_l_3.OUT1 -> IN_9_4_l_3 , IN_PORT_IN_10_4_l_3.OUT1 -> IN_10_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_ACVQN2_0_r_3 IC_INSTANCE[ connected = "1"](P_inst_3.ACVQN2_0_r_3 -> IN1);
			OUT_PORT_n_266_and_0_0_r_3 IC_INSTANCE[ connected = "1"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
			OUT_PORT_G199_1_r_3 IC_INSTANCE[ connected = "1"](P_inst_3.G199_1_r_3 -> IN1);
			OUT_PORT_G214_1_r_3 IC_INSTANCE[ connected = "1"](P_inst_3.G214_1_r_3 -> IN1);
			OUT_PORT_ACVQN1_2_r_3 IC_INSTANCE[ connected = "1"](P_inst_3.ACVQN1_2_r_3 -> IN1);
			OUT_PORT_P6_2_r_3 IC_INSTANCE[ connected = "1"](P_inst_3.P6_2_r_3 -> IN1);
			OUT_PORT_n_429_or_0_3_r_3 IC_INSTANCE[ connected = "1"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
			OUT_PORT_G78_3_r_3 IC_INSTANCE[ connected = "1"](P_inst_3.G78_3_r_3 -> IN1);
			OUT_PORT_n_576_3_r_3 IC_INSTANCE[ connected = "1"](P_inst_3.n_576_3_r_3 -> IN1);
			OUT_PORT_n_102_3_r_3 IC_INSTANCE[ connected = "1"](P_inst_3.n_102_3_r_3 -> IN1);
			OUT_PORT_n_547_3_r_3 IC_INSTANCE[ connected = "1"](P_inst_3.n_547_3_r_3 -> IN1);
		}
		del OUT_PORT_ACVQN2_0_r_3 IC_INSTANCE(P_inst_3.ACVQN2_0_r_3 -> IN1);
		del OUT_PORT_n_266_and_0_0_r_3 IC_INSTANCE(P_inst_3.n_266_and_0_0_r_3 -> IN1);
		del OUT_PORT_G199_1_r_3 IC_INSTANCE(P_inst_3.G199_1_r_3 -> IN1);
		del OUT_PORT_G214_1_r_3 IC_INSTANCE(P_inst_3.G214_1_r_3 -> IN1);
		del OUT_PORT_ACVQN1_2_r_3 IC_INSTANCE(P_inst_3.ACVQN1_2_r_3 -> IN1);
		del OUT_PORT_P6_2_r_3 IC_INSTANCE(P_inst_3.P6_2_r_3 -> IN1);
		del OUT_PORT_n_429_or_0_3_r_3 IC_INSTANCE(P_inst_3.n_429_or_0_3_r_3 -> IN1);
		del OUT_PORT_G78_3_r_3 IC_INSTANCE(P_inst_3.G78_3_r_3 -> IN1);
		del OUT_PORT_n_576_3_r_3 IC_INSTANCE(P_inst_3.n_576_3_r_3 -> IN1);
		del OUT_PORT_n_102_3_r_3 IC_INSTANCE(P_inst_3.n_102_3_r_3 -> IN1);
		del OUT_PORT_n_547_3_r_3 IC_INSTANCE(P_inst_3.n_547_3_r_3 -> IN1);
		del P_inst_3 PAT_3[connected = "1"](IN_PORT_IN_1_0_l_3.OUT1 -> IN_1_0_l_3 , IN_PORT_IN_2_0_l_3.OUT1 -> IN_2_0_l_3 , IN_PORT_IN_4_0_l_3.OUT1 -> IN_4_0_l_3 , IN_PORT_G18_4_l_3.OUT1 -> G18_4_l_3 , IN_PORT_G15_4_l_3.OUT1 -> G15_4_l_3 , IN_PORT_IN_1_4_l_3.OUT1 -> IN_1_4_l_3 , IN_PORT_IN_4_4_l_3.OUT1 -> IN_4_4_l_3 , IN_PORT_IN_5_4_l_3.OUT1 -> IN_5_4_l_3 , IN_PORT_IN_7_4_l_3.OUT1 -> IN_7_4_l_3 , IN_PORT_IN_9_4_l_3.OUT1 -> IN_9_4_l_3 , IN_PORT_IN_10_4_l_3.OUT1 -> IN_10_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_3 IC_INSTANCE[ connected = "1"](IN_IN_1_0_l_3.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_3 IC_INSTANCE[ connected = "1"](IN_IN_2_0_l_3.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_3 IC_INSTANCE[ connected = "1"](IN_IN_4_0_l_3.OUT1 -> IN1);
		del IN_PORT_G18_4_l_3 IC_INSTANCE[ connected = "1"](IN_G18_4_l_3.OUT1 -> IN1);
		del IN_PORT_G15_4_l_3 IC_INSTANCE[ connected = "1"](IN_G15_4_l_3.OUT1 -> IN1);
		del IN_PORT_IN_1_4_l_3 IC_INSTANCE[ connected = "1"](IN_IN_1_4_l_3.OUT1 -> IN1);
		del IN_PORT_IN_4_4_l_3 IC_INSTANCE[ connected = "1"](IN_IN_4_4_l_3.OUT1 -> IN1);
		del IN_PORT_IN_5_4_l_3 IC_INSTANCE[ connected = "1"](IN_IN_5_4_l_3.OUT1 -> IN1);
		del IN_PORT_IN_7_4_l_3 IC_INSTANCE[ connected = "1"](IN_IN_7_4_l_3.OUT1 -> IN1);
		del IN_PORT_IN_9_4_l_3 IC_INSTANCE[ connected = "1"](IN_IN_9_4_l_3.OUT1 -> IN1);
		del IN_PORT_IN_10_4_l_3 IC_INSTANCE[ connected = "1"](IN_IN_10_4_l_3.OUT1 -> IN1);
		add n1_0_r_3 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n_569_4_l_3 GATE_NODE_N[ gateType = "OR" , connected = "0"](IN_IN_9_4_l_3.OUT1 -> IN1, IN_IN_10_4_l_3.OUT1 -> IN2);
		add n_573_4_l_3 GATE_NODE_N[ gateType = "OR" , connected = "0"](IN_IN_5_4_l_3.OUT1 -> IN1, IN_IN_9_4_l_3.OUT1 -> IN2);
		add ACVQN1_2_r_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_573_4_l_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_3.OUT1 -> IN3);
		add n_572_4_l_3 GATE_NODE_N[ gateType = "NOR" , connected = "0"](IN_G15_4_l_3.OUT1 -> IN1, IN_IN_7_4_l_3.OUT1 -> IN2);
		add n12_3_r_3 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_572_4_l_3.OUT1 -> IN1);
		add n_87_4_l_3 GATE_NODE_N[ gateType = "NOT" , connected = "0"](IN_G15_4_l_3.OUT1 -> IN1);
		add n7_4_l_3 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_87_4_l_3.OUT1 -> IN1, IN_IN_4_4_l_3.OUT1 -> IN2);
		add n_549_4_l_3 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n7_4_l_3.OUT1 -> IN1, IN_IN_10_4_l_3.OUT1 -> IN2);
		add n4_4_l_3 GATE_NODE_N[ gateType = "NOR" , connected = "0"](IN_G18_4_l_3.OUT1 -> IN1, IN_IN_1_4_l_3.OUT1 -> IN2);
		add G42_4_l_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n4_4_l_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_3.OUT1 -> IN3);
		add n3_1_r_3 GATE_NODE_N[ gateType = "NAND" , connected = "0"](G42_4_l_3.OUT1 -> IN1, n_569_4_l_3.OUT1 -> IN2);
		add N1_1_r_3 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_549_4_l_3.OUT1 -> IN1, n3_1_r_3.OUT1 -> IN2);
		add G199_1_r_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_r_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_3.OUT1 -> IN3);
		add n_452_4_l_3 GATE_NODE_N[ gateType = "NOR" , connected = "0"](IN_G18_4_l_3.OUT1 -> IN1, IN_IN_5_4_l_3.OUT1 -> IN2);
		add ACVQN1_0_r_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_452_4_l_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_3.OUT1 -> IN3);
		add n_266_and_0_0_r_3 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_572_4_l_3.OUT1 -> IN1, ACVQN1_0_r_3.OUT1 -> IN2);
		add ACVQN1_0_l_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_2_0_l_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_3.OUT1 -> IN3);
		add n_266_and_0_0_l_3 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN1_0_l_3.OUT1 -> IN1, IN_IN_4_0_l_3.OUT1 -> IN2);
		add P6_internal_2_r_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_266_and_0_0_l_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_3.OUT1 -> IN3);
		add P6_2_r_3 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_r_3.OUT1 -> IN1);
		add ACVQN2_0_r_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_266_and_0_0_l_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_3.OUT1 -> IN3);
		add ACVQN2_0_l_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_1_0_l_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_3.OUT1 -> IN3);
		add n16_3_r_3 GATE_NODE_N[ gateType = "NOT" , connected = "0"](ACVQN2_0_l_3.OUT1 -> IN1);
		add n15_3_r_3 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_573_4_l_3.OUT1 -> IN1, n16_3_r_3.OUT1 -> IN2);
		add n14_3_r_3 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_266_and_0_0_l_3.OUT1 -> IN1, n15_3_r_3.OUT1 -> IN2);
		add n_431_3_r_3 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_569_4_l_3.OUT1 -> IN1, n14_3_r_3.OUT1 -> IN2);
		add G78_3_r_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_3.OUT1 -> IN3);
		add n13_3_r_3 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN2_0_l_3.OUT1 -> IN1, G42_4_l_3.OUT1 -> IN2);
		add n_547_3_r_3 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_549_4_l_3.OUT1 -> IN1, n13_3_r_3.OUT1 -> IN2);
		add n11_3_r_3 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN2_0_l_3.OUT1 -> IN1, n12_3_r_3.OUT1 -> IN2);
		add n_576_3_r_3 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_452_4_l_3.OUT1 -> IN1, n11_3_r_3.OUT1 -> IN2);
		add n_102_3_r_3 GATE_NODE_N[ gateType = "NOT" , connected = "0"](ACVQN2_0_l_3.OUT1 -> IN1);
		add n_429_or_0_3_r_3 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN2_0_l_3.OUT1 -> IN1, n12_3_r_3.OUT1 -> IN2);
		add G214_1_r_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](ACVQN2_0_l_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_3.OUT1 -> IN3);
		add OUT_PORT_ACVQN2_0_r_3(ACVQN2_0_r_3.OUT1 -> IN1);
		add OUT_PORT_n_266_and_0_0_r_3(n_266_and_0_0_r_3.OUT1 -> IN1);
		add OUT_PORT_G199_1_r_3(G199_1_r_3.OUT1 -> IN1);
		add OUT_PORT_G214_1_r_3(G214_1_r_3.OUT1 -> IN1);
		add OUT_PORT_ACVQN1_2_r_3(ACVQN1_2_r_3.OUT1 -> IN1);
		add OUT_PORT_P6_2_r_3(P6_2_r_3.OUT1 -> IN1);
		add OUT_PORT_n_429_or_0_3_r_3(n_429_or_0_3_r_3.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_3(G78_3_r_3.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_3(n_576_3_r_3.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_3(n_102_3_r_3.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_3(n_547_3_r_3.OUT1 -> IN1);
	}

	rule primary_input_connected_pattern_substitute_4 {
		sub {
			IN_IN_1_0_l_4 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_0_l_4 IC_INSTANCE[ connected = "1"](IN_IN_1_0_l_4.OUT1 -> IN1);
			IN_IN_2_0_l_4 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_0_l_4 IC_INSTANCE[ connected = "1"](IN_IN_2_0_l_4.OUT1 -> IN1);
			IN_IN_4_0_l_4 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_4_0_l_4 IC_INSTANCE[ connected = "1"](IN_IN_4_0_l_4.OUT1 -> IN1);
			IN_G18_4_l_4 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_G18_4_l_4 IC_INSTANCE[ connected = "1"](IN_G18_4_l_4.OUT1 -> IN1);
			IN_G15_4_l_4 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_G15_4_l_4 IC_INSTANCE[ connected = "1"](IN_G15_4_l_4.OUT1 -> IN1);
			IN_IN_1_4_l_4 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_4_l_4 IC_INSTANCE[ connected = "1"](IN_IN_1_4_l_4.OUT1 -> IN1);
			IN_IN_4_4_l_4 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_4_4_l_4 IC_INSTANCE[ connected = "1"](IN_IN_4_4_l_4.OUT1 -> IN1);
			IN_IN_5_4_l_4 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_5_4_l_4 IC_INSTANCE[ connected = "1"](IN_IN_5_4_l_4.OUT1 -> IN1);
			IN_IN_7_4_l_4 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_7_4_l_4 IC_INSTANCE[ connected = "1"](IN_IN_7_4_l_4.OUT1 -> IN1);
			IN_IN_9_4_l_4 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_9_4_l_4 IC_INSTANCE[ connected = "1"](IN_IN_9_4_l_4.OUT1 -> IN1);
			IN_IN_10_4_l_4 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_10_4_l_4 IC_INSTANCE[ connected = "1"](IN_IN_10_4_l_4.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_4 PAT_4[connected = "1"](IN_PORT_IN_1_0_l_4.OUT1 -> IN_1_0_l_4 , IN_PORT_IN_2_0_l_4.OUT1 -> IN_2_0_l_4 , IN_PORT_IN_4_0_l_4.OUT1 -> IN_4_0_l_4 , IN_PORT_G18_4_l_4.OUT1 -> G18_4_l_4 , IN_PORT_G15_4_l_4.OUT1 -> G15_4_l_4 , IN_PORT_IN_1_4_l_4.OUT1 -> IN_1_4_l_4 , IN_PORT_IN_4_4_l_4.OUT1 -> IN_4_4_l_4 , IN_PORT_IN_5_4_l_4.OUT1 -> IN_5_4_l_4 , IN_PORT_IN_7_4_l_4.OUT1 -> IN_7_4_l_4 , IN_PORT_IN_9_4_l_4.OUT1 -> IN_9_4_l_4 , IN_PORT_IN_10_4_l_4.OUT1 -> IN_10_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_ACVQN2_0_r_4 IC_INSTANCE[ connected = "1"](P_inst_4.ACVQN2_0_r_4 -> IN1);
			OUT_PORT_n_266_and_0_0_r_4 IC_INSTANCE[ connected = "1"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
			OUT_PORT_ACVQN1_2_r_4 IC_INSTANCE[ connected = "1"](P_inst_4.ACVQN1_2_r_4 -> IN1);
			OUT_PORT_P6_2_r_4 IC_INSTANCE[ connected = "1"](P_inst_4.P6_2_r_4 -> IN1);
			OUT_PORT_n_429_or_0_3_r_4 IC_INSTANCE[ connected = "1"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
			OUT_PORT_G78_3_r_4 IC_INSTANCE[ connected = "1"](P_inst_4.G78_3_r_4 -> IN1);
			OUT_PORT_n_576_3_r_4 IC_INSTANCE[ connected = "1"](P_inst_4.n_576_3_r_4 -> IN1);
			OUT_PORT_n_102_3_r_4 IC_INSTANCE[ connected = "1"](P_inst_4.n_102_3_r_4 -> IN1);
			OUT_PORT_n_547_3_r_4 IC_INSTANCE[ connected = "1"](P_inst_4.n_547_3_r_4 -> IN1);
			OUT_PORT_n_42_5_r_4 IC_INSTANCE[ connected = "1"](P_inst_4.n_42_5_r_4 -> IN1);
			OUT_PORT_G199_5_r_4 IC_INSTANCE[ connected = "1"](P_inst_4.G199_5_r_4 -> IN1);
		}
		del OUT_PORT_ACVQN2_0_r_4 IC_INSTANCE(P_inst_4.ACVQN2_0_r_4 -> IN1);
		del OUT_PORT_n_266_and_0_0_r_4 IC_INSTANCE(P_inst_4.n_266_and_0_0_r_4 -> IN1);
		del OUT_PORT_ACVQN1_2_r_4 IC_INSTANCE(P_inst_4.ACVQN1_2_r_4 -> IN1);
		del OUT_PORT_P6_2_r_4 IC_INSTANCE(P_inst_4.P6_2_r_4 -> IN1);
		del OUT_PORT_n_429_or_0_3_r_4 IC_INSTANCE(P_inst_4.n_429_or_0_3_r_4 -> IN1);
		del OUT_PORT_G78_3_r_4 IC_INSTANCE(P_inst_4.G78_3_r_4 -> IN1);
		del OUT_PORT_n_576_3_r_4 IC_INSTANCE(P_inst_4.n_576_3_r_4 -> IN1);
		del OUT_PORT_n_102_3_r_4 IC_INSTANCE(P_inst_4.n_102_3_r_4 -> IN1);
		del OUT_PORT_n_547_3_r_4 IC_INSTANCE(P_inst_4.n_547_3_r_4 -> IN1);
		del OUT_PORT_n_42_5_r_4 IC_INSTANCE(P_inst_4.n_42_5_r_4 -> IN1);
		del OUT_PORT_G199_5_r_4 IC_INSTANCE(P_inst_4.G199_5_r_4 -> IN1);
		del P_inst_4 PAT_4[connected = "1"](IN_PORT_IN_1_0_l_4.OUT1 -> IN_1_0_l_4 , IN_PORT_IN_2_0_l_4.OUT1 -> IN_2_0_l_4 , IN_PORT_IN_4_0_l_4.OUT1 -> IN_4_0_l_4 , IN_PORT_G18_4_l_4.OUT1 -> G18_4_l_4 , IN_PORT_G15_4_l_4.OUT1 -> G15_4_l_4 , IN_PORT_IN_1_4_l_4.OUT1 -> IN_1_4_l_4 , IN_PORT_IN_4_4_l_4.OUT1 -> IN_4_4_l_4 , IN_PORT_IN_5_4_l_4.OUT1 -> IN_5_4_l_4 , IN_PORT_IN_7_4_l_4.OUT1 -> IN_7_4_l_4 , IN_PORT_IN_9_4_l_4.OUT1 -> IN_9_4_l_4 , IN_PORT_IN_10_4_l_4.OUT1 -> IN_10_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_4 IC_INSTANCE[ connected = "1"](IN_IN_1_0_l_4.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_4 IC_INSTANCE[ connected = "1"](IN_IN_2_0_l_4.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_4 IC_INSTANCE[ connected = "1"](IN_IN_4_0_l_4.OUT1 -> IN1);
		del IN_PORT_G18_4_l_4 IC_INSTANCE[ connected = "1"](IN_G18_4_l_4.OUT1 -> IN1);
		del IN_PORT_G15_4_l_4 IC_INSTANCE[ connected = "1"](IN_G15_4_l_4.OUT1 -> IN1);
		del IN_PORT_IN_1_4_l_4 IC_INSTANCE[ connected = "1"](IN_IN_1_4_l_4.OUT1 -> IN1);
		del IN_PORT_IN_4_4_l_4 IC_INSTANCE[ connected = "1"](IN_IN_4_4_l_4.OUT1 -> IN1);
		del IN_PORT_IN_5_4_l_4 IC_INSTANCE[ connected = "1"](IN_IN_5_4_l_4.OUT1 -> IN1);
		del IN_PORT_IN_7_4_l_4 IC_INSTANCE[ connected = "1"](IN_IN_7_4_l_4.OUT1 -> IN1);
		del IN_PORT_IN_9_4_l_4 IC_INSTANCE[ connected = "1"](IN_IN_9_4_l_4.OUT1 -> IN1);
		del IN_PORT_IN_10_4_l_4 IC_INSTANCE[ connected = "1"](IN_IN_10_4_l_4.OUT1 -> IN1);
		add n1_0_r_4 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n_569_4_l_4 GATE_NODE_N[ gateType = "OR" , connected = "0"](IN_IN_9_4_l_4.OUT1 -> IN1, IN_IN_10_4_l_4.OUT1 -> IN2);
		add n_102_3_r_4 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_569_4_l_4.OUT1 -> IN1);
		add ACVQN2_0_r_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_569_4_l_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_4.OUT1 -> IN3);
		add n_573_4_l_4 GATE_NODE_N[ gateType = "OR" , connected = "0"](IN_IN_5_4_l_4.OUT1 -> IN1, IN_IN_9_4_l_4.OUT1 -> IN2);
		add n_572_4_l_4 GATE_NODE_N[ gateType = "NOR" , connected = "0"](IN_G15_4_l_4.OUT1 -> IN1, IN_IN_7_4_l_4.OUT1 -> IN2);
		add n13_3_r_4 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_572_4_l_4.OUT1 -> IN1, n_569_4_l_4.OUT1 -> IN2);
		add n_87_4_l_4 GATE_NODE_N[ gateType = "NOT" , connected = "0"](IN_G15_4_l_4.OUT1 -> IN1);
		add n7_4_l_4 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_87_4_l_4.OUT1 -> IN1, IN_IN_4_4_l_4.OUT1 -> IN2);
		add n_549_4_l_4 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n7_4_l_4.OUT1 -> IN1, IN_IN_10_4_l_4.OUT1 -> IN2);
		add ACVQN1_0_r_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_549_4_l_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_4.OUT1 -> IN3);
		add n4_4_l_4 GATE_NODE_N[ gateType = "NOR" , connected = "0"](IN_G18_4_l_4.OUT1 -> IN1, IN_IN_1_4_l_4.OUT1 -> IN2);
		add G42_4_l_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n4_4_l_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_4.OUT1 -> IN3);
		add n_42_5_r_4 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G42_4_l_4.OUT1 -> IN1, n_549_4_l_4.OUT1 -> IN2);
		add n16_3_r_4 GATE_NODE_N[ gateType = "NOT" , connected = "0"](G42_4_l_4.OUT1 -> IN1);
		add n_452_4_l_4 GATE_NODE_N[ gateType = "NOR" , connected = "0"](IN_G18_4_l_4.OUT1 -> IN1, IN_IN_5_4_l_4.OUT1 -> IN2);
		add n3_5_r_4 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_549_4_l_4.OUT1 -> IN1, n_452_4_l_4.OUT1 -> IN2);
		add N3_5_r_4 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_573_4_l_4.OUT1 -> IN1, n3_5_r_4.OUT1 -> IN2);
		add G199_5_r_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_r_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_4.OUT1 -> IN3);
		add ACVQN1_0_l_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_2_0_l_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_4.OUT1 -> IN3);
		add n_266_and_0_0_l_4 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN1_0_l_4.OUT1 -> IN1, IN_IN_4_0_l_4.OUT1 -> IN2);
		add n15_3_r_4 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_266_and_0_0_l_4.OUT1 -> IN1, n16_3_r_4.OUT1 -> IN2);
		add n14_3_r_4 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_452_4_l_4.OUT1 -> IN1, n15_3_r_4.OUT1 -> IN2);
		add n_431_3_r_4 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_572_4_l_4.OUT1 -> IN1, n14_3_r_4.OUT1 -> IN2);
		add G78_3_r_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_4.OUT1 -> IN3);
		add n12_3_r_4 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_266_and_0_0_l_4.OUT1 -> IN1);
		add n11_3_r_4 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_569_4_l_4.OUT1 -> IN1, n12_3_r_4.OUT1 -> IN2);
		add n_576_3_r_4 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_573_4_l_4.OUT1 -> IN1, n11_3_r_4.OUT1 -> IN2);
		add n_429_or_0_3_r_4 GATE_NODE_N[ gateType = "NAND" , connected = "0"](G42_4_l_4.OUT1 -> IN1, n12_3_r_4.OUT1 -> IN2);
		add ACVQN1_2_r_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_266_and_0_0_l_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_4.OUT1 -> IN3);
		add ACVQN2_0_l_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_1_0_l_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_4.OUT1 -> IN3);
		add n_547_3_r_4 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN2_0_l_4.OUT1 -> IN1, n13_3_r_4.OUT1 -> IN2);
		add P6_internal_2_r_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](ACVQN2_0_l_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_4.OUT1 -> IN3);
		add P6_2_r_4 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_r_4.OUT1 -> IN1);
		add n_266_and_0_0_r_4 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN2_0_l_4.OUT1 -> IN1, ACVQN1_0_r_4.OUT1 -> IN2);
		add OUT_PORT_ACVQN2_0_r_4(ACVQN2_0_r_4.OUT1 -> IN1);
		add OUT_PORT_n_266_and_0_0_r_4(n_266_and_0_0_r_4.OUT1 -> IN1);
		add OUT_PORT_ACVQN1_2_r_4(ACVQN1_2_r_4.OUT1 -> IN1);
		add OUT_PORT_P6_2_r_4(P6_2_r_4.OUT1 -> IN1);
		add OUT_PORT_n_429_or_0_3_r_4(n_429_or_0_3_r_4.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_4(G78_3_r_4.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_4(n_576_3_r_4.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_4(n_102_3_r_4.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_4(n_547_3_r_4.OUT1 -> IN1);
		add OUT_PORT_n_42_5_r_4(n_42_5_r_4.OUT1 -> IN1);
		add OUT_PORT_G199_5_r_4(G199_5_r_4.OUT1 -> IN1);
	}

	rule primary_input_connected_pattern_substitute_5 {
		sub {
			IN_IN_1_2_l_5 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_2_l_5 IC_INSTANCE[ connected = "1"](IN_IN_1_2_l_5.OUT1 -> IN1);
			IN_IN_2_2_l_5 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_2_l_5 IC_INSTANCE[ connected = "1"](IN_IN_2_2_l_5.OUT1 -> IN1);
			IN_G1_3_l_5 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_G1_3_l_5 IC_INSTANCE[ connected = "1"](IN_G1_3_l_5.OUT1 -> IN1);
			IN_G2_3_l_5 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_G2_3_l_5 IC_INSTANCE[ connected = "1"](IN_G2_3_l_5.OUT1 -> IN1);
			IN_IN_2_3_l_5 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_3_l_5 IC_INSTANCE[ connected = "1"](IN_IN_2_3_l_5.OUT1 -> IN1);
			IN_IN_4_3_l_5 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_4_3_l_5 IC_INSTANCE[ connected = "1"](IN_IN_4_3_l_5.OUT1 -> IN1);
			IN_IN_5_3_l_5 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_5_3_l_5 IC_INSTANCE[ connected = "1"](IN_IN_5_3_l_5.OUT1 -> IN1);
			IN_IN_7_3_l_5 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_7_3_l_5 IC_INSTANCE[ connected = "1"](IN_IN_7_3_l_5.OUT1 -> IN1);
			IN_IN_8_3_l_5 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_8_3_l_5 IC_INSTANCE[ connected = "1"](IN_IN_8_3_l_5.OUT1 -> IN1);
			IN_IN_10_3_l_5 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_10_3_l_5 IC_INSTANCE[ connected = "1"](IN_IN_10_3_l_5.OUT1 -> IN1);
			IN_IN_11_3_l_5 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_11_3_l_5 IC_INSTANCE[ connected = "1"](IN_IN_11_3_l_5.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_5 PAT_5[connected = "1"](IN_PORT_IN_1_2_l_5.OUT1 -> IN_1_2_l_5 , IN_PORT_IN_2_2_l_5.OUT1 -> IN_2_2_l_5 , IN_PORT_G1_3_l_5.OUT1 -> G1_3_l_5 , IN_PORT_G2_3_l_5.OUT1 -> G2_3_l_5 , IN_PORT_IN_2_3_l_5.OUT1 -> IN_2_3_l_5 , IN_PORT_IN_4_3_l_5.OUT1 -> IN_4_3_l_5 , IN_PORT_IN_5_3_l_5.OUT1 -> IN_5_3_l_5 , IN_PORT_IN_7_3_l_5.OUT1 -> IN_7_3_l_5 , IN_PORT_IN_8_3_l_5.OUT1 -> IN_8_3_l_5 , IN_PORT_IN_10_3_l_5.OUT1 -> IN_10_3_l_5 , IN_PORT_IN_11_3_l_5.OUT1 -> IN_11_3_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_G199_1_r_5 IC_INSTANCE[ connected = "1"](P_inst_5.G199_1_r_5 -> IN1);
			OUT_PORT_G214_1_r_5 IC_INSTANCE[ connected = "1"](P_inst_5.G214_1_r_5 -> IN1);
			OUT_PORT_ACVQN1_2_r_5 IC_INSTANCE[ connected = "1"](P_inst_5.ACVQN1_2_r_5 -> IN1);
			OUT_PORT_P6_2_r_5 IC_INSTANCE[ connected = "1"](P_inst_5.P6_2_r_5 -> IN1);
			OUT_PORT_n_429_or_0_3_r_5 IC_INSTANCE[ connected = "1"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
			OUT_PORT_G78_3_r_5 IC_INSTANCE[ connected = "1"](P_inst_5.G78_3_r_5 -> IN1);
			OUT_PORT_n_576_3_r_5 IC_INSTANCE[ connected = "1"](P_inst_5.n_576_3_r_5 -> IN1);
			OUT_PORT_n_102_3_r_5 IC_INSTANCE[ connected = "1"](P_inst_5.n_102_3_r_5 -> IN1);
			OUT_PORT_n_547_3_r_5 IC_INSTANCE[ connected = "1"](P_inst_5.n_547_3_r_5 -> IN1);
			OUT_PORT_n_42_5_r_5 IC_INSTANCE[ connected = "1"](P_inst_5.n_42_5_r_5 -> IN1);
			OUT_PORT_G199_5_r_5 IC_INSTANCE[ connected = "1"](P_inst_5.G199_5_r_5 -> IN1);
		}
		del OUT_PORT_G199_1_r_5 IC_INSTANCE(P_inst_5.G199_1_r_5 -> IN1);
		del OUT_PORT_G214_1_r_5 IC_INSTANCE(P_inst_5.G214_1_r_5 -> IN1);
		del OUT_PORT_ACVQN1_2_r_5 IC_INSTANCE(P_inst_5.ACVQN1_2_r_5 -> IN1);
		del OUT_PORT_P6_2_r_5 IC_INSTANCE(P_inst_5.P6_2_r_5 -> IN1);
		del OUT_PORT_n_429_or_0_3_r_5 IC_INSTANCE(P_inst_5.n_429_or_0_3_r_5 -> IN1);
		del OUT_PORT_G78_3_r_5 IC_INSTANCE(P_inst_5.G78_3_r_5 -> IN1);
		del OUT_PORT_n_576_3_r_5 IC_INSTANCE(P_inst_5.n_576_3_r_5 -> IN1);
		del OUT_PORT_n_102_3_r_5 IC_INSTANCE(P_inst_5.n_102_3_r_5 -> IN1);
		del OUT_PORT_n_547_3_r_5 IC_INSTANCE(P_inst_5.n_547_3_r_5 -> IN1);
		del OUT_PORT_n_42_5_r_5 IC_INSTANCE(P_inst_5.n_42_5_r_5 -> IN1);
		del OUT_PORT_G199_5_r_5 IC_INSTANCE(P_inst_5.G199_5_r_5 -> IN1);
		del P_inst_5 PAT_5[connected = "1"](IN_PORT_IN_1_2_l_5.OUT1 -> IN_1_2_l_5 , IN_PORT_IN_2_2_l_5.OUT1 -> IN_2_2_l_5 , IN_PORT_G1_3_l_5.OUT1 -> G1_3_l_5 , IN_PORT_G2_3_l_5.OUT1 -> G2_3_l_5 , IN_PORT_IN_2_3_l_5.OUT1 -> IN_2_3_l_5 , IN_PORT_IN_4_3_l_5.OUT1 -> IN_4_3_l_5 , IN_PORT_IN_5_3_l_5.OUT1 -> IN_5_3_l_5 , IN_PORT_IN_7_3_l_5.OUT1 -> IN_7_3_l_5 , IN_PORT_IN_8_3_l_5.OUT1 -> IN_8_3_l_5 , IN_PORT_IN_10_3_l_5.OUT1 -> IN_10_3_l_5 , IN_PORT_IN_11_3_l_5.OUT1 -> IN_11_3_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_2_l_5 IC_INSTANCE[ connected = "1"](IN_IN_1_2_l_5.OUT1 -> IN1);
		del IN_PORT_IN_2_2_l_5 IC_INSTANCE[ connected = "1"](IN_IN_2_2_l_5.OUT1 -> IN1);
		del IN_PORT_G1_3_l_5 IC_INSTANCE[ connected = "1"](IN_G1_3_l_5.OUT1 -> IN1);
		del IN_PORT_G2_3_l_5 IC_INSTANCE[ connected = "1"](IN_G2_3_l_5.OUT1 -> IN1);
		del IN_PORT_IN_2_3_l_5 IC_INSTANCE[ connected = "1"](IN_IN_2_3_l_5.OUT1 -> IN1);
		del IN_PORT_IN_4_3_l_5 IC_INSTANCE[ connected = "1"](IN_IN_4_3_l_5.OUT1 -> IN1);
		del IN_PORT_IN_5_3_l_5 IC_INSTANCE[ connected = "1"](IN_IN_5_3_l_5.OUT1 -> IN1);
		del IN_PORT_IN_7_3_l_5 IC_INSTANCE[ connected = "1"](IN_IN_7_3_l_5.OUT1 -> IN1);
		del IN_PORT_IN_8_3_l_5 IC_INSTANCE[ connected = "1"](IN_IN_8_3_l_5.OUT1 -> IN1);
		del IN_PORT_IN_10_3_l_5 IC_INSTANCE[ connected = "1"](IN_IN_10_3_l_5.OUT1 -> IN1);
		del IN_PORT_IN_11_3_l_5 IC_INSTANCE[ connected = "1"](IN_IN_11_3_l_5.OUT1 -> IN1);
		add n1_1_r_5 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n12_3_l_5 GATE_NODE_N[ gateType = "NOT" , connected = "0"](IN_IN_5_3_l_5.OUT1 -> IN1);
		add n13_3_l_5 GATE_NODE_N[ gateType = "NOR" , connected = "0"](IN_G2_3_l_5.OUT1 -> IN1, IN_IN_10_3_l_5.OUT1 -> IN2);
		add n_547_3_l_5 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n13_3_l_5.OUT1 -> IN1, IN_IN_11_3_l_5.OUT1 -> IN2);
		add n11_3_l_5 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n12_3_l_5.OUT1 -> IN1, IN_G2_3_l_5.OUT1 -> IN2);
		add n_576_3_l_5 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n11_3_l_5.OUT1 -> IN1, IN_IN_7_3_l_5.OUT1 -> IN2);
		add n16_3_r_5 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_576_3_l_5.OUT1 -> IN1);
		add n_102_3_l_5 GATE_NODE_N[ gateType = "NOT" , connected = "0"](IN_G2_3_l_5.OUT1 -> IN1);
		add n_42_5_r_5 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_576_3_l_5.OUT1 -> IN1, n_102_3_l_5.OUT1 -> IN2);
		add n12_3_r_5 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_102_3_l_5.OUT1 -> IN1);
		add n_429_or_0_3_r_5 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_576_3_l_5.OUT1 -> IN1, n12_3_r_5.OUT1 -> IN2);
		add n16_3_l_5 GATE_NODE_N[ gateType = "NOT" , connected = "0"](IN_G1_3_l_5.OUT1 -> IN1);
		add n15_3_l_5 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n16_3_l_5.OUT1 -> IN1, IN_IN_4_3_l_5.OUT1 -> IN2);
		add n14_3_l_5 GATE_NODE_N[ gateType = "AND" , connected = "0"](n15_3_l_5.OUT1 -> IN1, IN_IN_2_3_l_5.OUT1 -> IN2);
		add n_431_3_l_5 GATE_NODE_N[ gateType = "OR" , connected = "0"](n14_3_l_5.OUT1 -> IN1, IN_IN_8_3_l_5.OUT1 -> IN2);
		add G78_3_l_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_l_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_5.OUT1 -> IN3);
		add n15_3_r_5 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G78_3_l_5.OUT1 -> IN1, n16_3_r_5.OUT1 -> IN2);
		add P6_internal_2_r_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G78_3_l_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_5.OUT1 -> IN3);
		add P6_2_r_5 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_r_5.OUT1 -> IN1);
		add n_429_or_0_3_l_5 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n12_3_l_5.OUT1 -> IN1, IN_G1_3_l_5.OUT1 -> IN2);
		add n14_3_r_5 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_429_or_0_3_l_5.OUT1 -> IN1, n15_3_r_5.OUT1 -> IN2);
		add ACVQN1_2_r_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_429_or_0_3_l_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_5.OUT1 -> IN3);
		add ACVQN1_2_l_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_2_2_l_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_5.OUT1 -> IN3);
		add n13_3_r_5 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN1_2_l_5.OUT1 -> IN1, n_576_3_l_5.OUT1 -> IN2);
		add n_547_3_r_5 GATE_NODE_N[ gateType = "NAND" , connected = "0"](G78_3_l_5.OUT1 -> IN1, n13_3_r_5.OUT1 -> IN2);
		add n11_3_r_5 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN1_2_l_5.OUT1 -> IN1, n12_3_r_5.OUT1 -> IN2);
		add n_102_3_r_5 GATE_NODE_N[ gateType = "NOT" , connected = "0"](ACVQN1_2_l_5.OUT1 -> IN1);
		add n3_1_r_5 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN1_2_l_5.OUT1 -> IN1, n_547_3_l_5.OUT1 -> IN2);
		add N1_1_r_5 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_102_3_l_5.OUT1 -> IN1, n3_1_r_5.OUT1 -> IN2);
		add G199_1_r_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_r_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_5.OUT1 -> IN3);
		add G214_1_r_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](ACVQN1_2_l_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_5.OUT1 -> IN3);
		add P6_internal_2_l_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_1_2_l_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_5.OUT1 -> IN3);
		add P6_2_l_5 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_l_5.OUT1 -> IN1);
		add n3_5_r_5 GATE_NODE_N[ gateType = "NAND" , connected = "0"](P6_2_l_5.OUT1 -> IN1, n_576_3_l_5.OUT1 -> IN2);
		add N3_5_r_5 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_429_or_0_3_l_5.OUT1 -> IN1, n3_5_r_5.OUT1 -> IN2);
		add G199_5_r_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_r_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_5.OUT1 -> IN3);
		add n_431_3_r_5 GATE_NODE_N[ gateType = "OR" , connected = "0"](P6_2_l_5.OUT1 -> IN1, n14_3_r_5.OUT1 -> IN2);
		add G78_3_r_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_5.OUT1 -> IN3);
		add n_576_3_r_5 GATE_NODE_N[ gateType = "NAND" , connected = "0"](P6_2_l_5.OUT1 -> IN1, n11_3_r_5.OUT1 -> IN2);
		add OUT_PORT_G199_1_r_5(G199_1_r_5.OUT1 -> IN1);
		add OUT_PORT_G214_1_r_5(G214_1_r_5.OUT1 -> IN1);
		add OUT_PORT_ACVQN1_2_r_5(ACVQN1_2_r_5.OUT1 -> IN1);
		add OUT_PORT_P6_2_r_5(P6_2_r_5.OUT1 -> IN1);
		add OUT_PORT_n_429_or_0_3_r_5(n_429_or_0_3_r_5.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_5(G78_3_r_5.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_5(n_576_3_r_5.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_5(n_102_3_r_5.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_5(n_547_3_r_5.OUT1 -> IN1);
		add OUT_PORT_n_42_5_r_5(n_42_5_r_5.OUT1 -> IN1);
		add OUT_PORT_G199_5_r_5(G199_5_r_5.OUT1 -> IN1);
	}

	rule primary_input_connected_pattern_substitute_6 {
		sub {
			IN_IN_1_2_l_6 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_2_l_6 IC_INSTANCE[ connected = "1"](IN_IN_1_2_l_6.OUT1 -> IN1);
			IN_IN_2_2_l_6 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_2_l_6 IC_INSTANCE[ connected = "1"](IN_IN_2_2_l_6.OUT1 -> IN1);
			IN_G1_3_l_6 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_G1_3_l_6 IC_INSTANCE[ connected = "1"](IN_G1_3_l_6.OUT1 -> IN1);
			IN_G2_3_l_6 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_G2_3_l_6 IC_INSTANCE[ connected = "1"](IN_G2_3_l_6.OUT1 -> IN1);
			IN_IN_2_3_l_6 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_3_l_6 IC_INSTANCE[ connected = "1"](IN_IN_2_3_l_6.OUT1 -> IN1);
			IN_IN_4_3_l_6 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_4_3_l_6 IC_INSTANCE[ connected = "1"](IN_IN_4_3_l_6.OUT1 -> IN1);
			IN_IN_5_3_l_6 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_5_3_l_6 IC_INSTANCE[ connected = "1"](IN_IN_5_3_l_6.OUT1 -> IN1);
			IN_IN_7_3_l_6 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_7_3_l_6 IC_INSTANCE[ connected = "1"](IN_IN_7_3_l_6.OUT1 -> IN1);
			IN_IN_8_3_l_6 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_8_3_l_6 IC_INSTANCE[ connected = "1"](IN_IN_8_3_l_6.OUT1 -> IN1);
			IN_IN_10_3_l_6 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_10_3_l_6 IC_INSTANCE[ connected = "1"](IN_IN_10_3_l_6.OUT1 -> IN1);
			IN_IN_11_3_l_6 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_11_3_l_6 IC_INSTANCE[ connected = "1"](IN_IN_11_3_l_6.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_6 PAT_6[connected = "1"](IN_PORT_IN_1_2_l_6.OUT1 -> IN_1_2_l_6 , IN_PORT_IN_2_2_l_6.OUT1 -> IN_2_2_l_6 , IN_PORT_G1_3_l_6.OUT1 -> G1_3_l_6 , IN_PORT_G2_3_l_6.OUT1 -> G2_3_l_6 , IN_PORT_IN_2_3_l_6.OUT1 -> IN_2_3_l_6 , IN_PORT_IN_4_3_l_6.OUT1 -> IN_4_3_l_6 , IN_PORT_IN_5_3_l_6.OUT1 -> IN_5_3_l_6 , IN_PORT_IN_7_3_l_6.OUT1 -> IN_7_3_l_6 , IN_PORT_IN_8_3_l_6.OUT1 -> IN_8_3_l_6 , IN_PORT_IN_10_3_l_6.OUT1 -> IN_10_3_l_6 , IN_PORT_IN_11_3_l_6.OUT1 -> IN_11_3_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_ACVQN2_0_r_6 IC_INSTANCE[ connected = "1"](P_inst_6.ACVQN2_0_r_6 -> IN1);
			OUT_PORT_n_266_and_0_0_r_6 IC_INSTANCE[ connected = "1"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
			OUT_PORT_ACVQN1_2_r_6 IC_INSTANCE[ connected = "1"](P_inst_6.ACVQN1_2_r_6 -> IN1);
			OUT_PORT_P6_2_r_6 IC_INSTANCE[ connected = "1"](P_inst_6.P6_2_r_6 -> IN1);
			OUT_PORT_n_429_or_0_3_r_6 IC_INSTANCE[ connected = "1"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
			OUT_PORT_G78_3_r_6 IC_INSTANCE[ connected = "1"](P_inst_6.G78_3_r_6 -> IN1);
			OUT_PORT_n_576_3_r_6 IC_INSTANCE[ connected = "1"](P_inst_6.n_576_3_r_6 -> IN1);
			OUT_PORT_n_102_3_r_6 IC_INSTANCE[ connected = "1"](P_inst_6.n_102_3_r_6 -> IN1);
			OUT_PORT_n_547_3_r_6 IC_INSTANCE[ connected = "1"](P_inst_6.n_547_3_r_6 -> IN1);
			OUT_PORT_n_42_5_r_6 IC_INSTANCE[ connected = "1"](P_inst_6.n_42_5_r_6 -> IN1);
			OUT_PORT_G199_5_r_6 IC_INSTANCE[ connected = "1"](P_inst_6.G199_5_r_6 -> IN1);
		}
		del OUT_PORT_ACVQN2_0_r_6 IC_INSTANCE(P_inst_6.ACVQN2_0_r_6 -> IN1);
		del OUT_PORT_n_266_and_0_0_r_6 IC_INSTANCE(P_inst_6.n_266_and_0_0_r_6 -> IN1);
		del OUT_PORT_ACVQN1_2_r_6 IC_INSTANCE(P_inst_6.ACVQN1_2_r_6 -> IN1);
		del OUT_PORT_P6_2_r_6 IC_INSTANCE(P_inst_6.P6_2_r_6 -> IN1);
		del OUT_PORT_n_429_or_0_3_r_6 IC_INSTANCE(P_inst_6.n_429_or_0_3_r_6 -> IN1);
		del OUT_PORT_G78_3_r_6 IC_INSTANCE(P_inst_6.G78_3_r_6 -> IN1);
		del OUT_PORT_n_576_3_r_6 IC_INSTANCE(P_inst_6.n_576_3_r_6 -> IN1);
		del OUT_PORT_n_102_3_r_6 IC_INSTANCE(P_inst_6.n_102_3_r_6 -> IN1);
		del OUT_PORT_n_547_3_r_6 IC_INSTANCE(P_inst_6.n_547_3_r_6 -> IN1);
		del OUT_PORT_n_42_5_r_6 IC_INSTANCE(P_inst_6.n_42_5_r_6 -> IN1);
		del OUT_PORT_G199_5_r_6 IC_INSTANCE(P_inst_6.G199_5_r_6 -> IN1);
		del P_inst_6 PAT_6[connected = "1"](IN_PORT_IN_1_2_l_6.OUT1 -> IN_1_2_l_6 , IN_PORT_IN_2_2_l_6.OUT1 -> IN_2_2_l_6 , IN_PORT_G1_3_l_6.OUT1 -> G1_3_l_6 , IN_PORT_G2_3_l_6.OUT1 -> G2_3_l_6 , IN_PORT_IN_2_3_l_6.OUT1 -> IN_2_3_l_6 , IN_PORT_IN_4_3_l_6.OUT1 -> IN_4_3_l_6 , IN_PORT_IN_5_3_l_6.OUT1 -> IN_5_3_l_6 , IN_PORT_IN_7_3_l_6.OUT1 -> IN_7_3_l_6 , IN_PORT_IN_8_3_l_6.OUT1 -> IN_8_3_l_6 , IN_PORT_IN_10_3_l_6.OUT1 -> IN_10_3_l_6 , IN_PORT_IN_11_3_l_6.OUT1 -> IN_11_3_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_2_l_6 IC_INSTANCE[ connected = "1"](IN_IN_1_2_l_6.OUT1 -> IN1);
		del IN_PORT_IN_2_2_l_6 IC_INSTANCE[ connected = "1"](IN_IN_2_2_l_6.OUT1 -> IN1);
		del IN_PORT_G1_3_l_6 IC_INSTANCE[ connected = "1"](IN_G1_3_l_6.OUT1 -> IN1);
		del IN_PORT_G2_3_l_6 IC_INSTANCE[ connected = "1"](IN_G2_3_l_6.OUT1 -> IN1);
		del IN_PORT_IN_2_3_l_6 IC_INSTANCE[ connected = "1"](IN_IN_2_3_l_6.OUT1 -> IN1);
		del IN_PORT_IN_4_3_l_6 IC_INSTANCE[ connected = "1"](IN_IN_4_3_l_6.OUT1 -> IN1);
		del IN_PORT_IN_5_3_l_6 IC_INSTANCE[ connected = "1"](IN_IN_5_3_l_6.OUT1 -> IN1);
		del IN_PORT_IN_7_3_l_6 IC_INSTANCE[ connected = "1"](IN_IN_7_3_l_6.OUT1 -> IN1);
		del IN_PORT_IN_8_3_l_6 IC_INSTANCE[ connected = "1"](IN_IN_8_3_l_6.OUT1 -> IN1);
		del IN_PORT_IN_10_3_l_6 IC_INSTANCE[ connected = "1"](IN_IN_10_3_l_6.OUT1 -> IN1);
		del IN_PORT_IN_11_3_l_6 IC_INSTANCE[ connected = "1"](IN_IN_11_3_l_6.OUT1 -> IN1);
		add n1_0_r_6 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n12_3_l_6 GATE_NODE_N[ gateType = "NOT" , connected = "0"](IN_IN_5_3_l_6.OUT1 -> IN1);
		add n13_3_l_6 GATE_NODE_N[ gateType = "NOR" , connected = "0"](IN_G2_3_l_6.OUT1 -> IN1, IN_IN_10_3_l_6.OUT1 -> IN2);
		add n_547_3_l_6 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n13_3_l_6.OUT1 -> IN1, IN_IN_11_3_l_6.OUT1 -> IN2);
		add n11_3_l_6 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n12_3_l_6.OUT1 -> IN1, IN_G2_3_l_6.OUT1 -> IN2);
		add n_576_3_l_6 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n11_3_l_6.OUT1 -> IN1, IN_IN_7_3_l_6.OUT1 -> IN2);
		add P6_internal_2_r_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_576_3_l_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_6.OUT1 -> IN3);
		add P6_2_r_6 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_r_6.OUT1 -> IN1);
		add n_102_3_l_6 GATE_NODE_N[ gateType = "NOT" , connected = "0"](IN_G2_3_l_6.OUT1 -> IN1);
		add n16_3_r_6 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_102_3_l_6.OUT1 -> IN1);
		add n16_3_l_6 GATE_NODE_N[ gateType = "NOT" , connected = "0"](IN_G1_3_l_6.OUT1 -> IN1);
		add n15_3_l_6 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n16_3_l_6.OUT1 -> IN1, IN_IN_4_3_l_6.OUT1 -> IN2);
		add n14_3_l_6 GATE_NODE_N[ gateType = "AND" , connected = "0"](n15_3_l_6.OUT1 -> IN1, IN_IN_2_3_l_6.OUT1 -> IN2);
		add n_431_3_l_6 GATE_NODE_N[ gateType = "OR" , connected = "0"](n14_3_l_6.OUT1 -> IN1, IN_IN_8_3_l_6.OUT1 -> IN2);
		add G78_3_l_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_l_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_6.OUT1 -> IN3);
		add ACVQN1_2_r_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G78_3_l_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_6.OUT1 -> IN3);
		add ACVQN1_0_r_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G78_3_l_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_6.OUT1 -> IN3);
		add ACVQN2_0_r_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G78_3_l_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_6.OUT1 -> IN3);
		add n_429_or_0_3_l_6 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n12_3_l_6.OUT1 -> IN1, IN_G1_3_l_6.OUT1 -> IN2);
		add n3_5_r_6 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_429_or_0_3_l_6.OUT1 -> IN1, n_547_3_l_6.OUT1 -> IN2);
		add N3_5_r_6 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_102_3_l_6.OUT1 -> IN1, n3_5_r_6.OUT1 -> IN2);
		add G199_5_r_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_r_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_6.OUT1 -> IN3);
		add n_266_and_0_0_r_6 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_429_or_0_3_l_6.OUT1 -> IN1, ACVQN1_0_r_6.OUT1 -> IN2);
		add ACVQN1_2_l_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_2_2_l_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_6.OUT1 -> IN3);
		add n_42_5_r_6 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN1_2_l_6.OUT1 -> IN1, n_429_or_0_3_l_6.OUT1 -> IN2);
		add n13_3_r_6 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN1_2_l_6.OUT1 -> IN1, n_547_3_l_6.OUT1 -> IN2);
		add n_547_3_r_6 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_576_3_l_6.OUT1 -> IN1, n13_3_r_6.OUT1 -> IN2);
		add n_102_3_r_6 GATE_NODE_N[ gateType = "NOT" , connected = "0"](ACVQN1_2_l_6.OUT1 -> IN1);
		add P6_internal_2_l_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_1_2_l_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_6.OUT1 -> IN3);
		add P6_2_l_6 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_l_6.OUT1 -> IN1);
		add n15_3_r_6 GATE_NODE_N[ gateType = "NOR" , connected = "0"](P6_2_l_6.OUT1 -> IN1, n16_3_r_6.OUT1 -> IN2);
		add n14_3_r_6 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN1_2_l_6.OUT1 -> IN1, n15_3_r_6.OUT1 -> IN2);
		add n_431_3_r_6 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_429_or_0_3_l_6.OUT1 -> IN1, n14_3_r_6.OUT1 -> IN2);
		add G78_3_r_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_6.OUT1 -> IN3);
		add n12_3_r_6 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_2_l_6.OUT1 -> IN1);
		add n11_3_r_6 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN1_2_l_6.OUT1 -> IN1, n12_3_r_6.OUT1 -> IN2);
		add n_576_3_r_6 GATE_NODE_N[ gateType = "NAND" , connected = "0"](P6_2_l_6.OUT1 -> IN1, n11_3_r_6.OUT1 -> IN2);
		add n_429_or_0_3_r_6 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_102_3_l_6.OUT1 -> IN1, n12_3_r_6.OUT1 -> IN2);
		add OUT_PORT_ACVQN2_0_r_6(ACVQN2_0_r_6.OUT1 -> IN1);
		add OUT_PORT_n_266_and_0_0_r_6(n_266_and_0_0_r_6.OUT1 -> IN1);
		add OUT_PORT_ACVQN1_2_r_6(ACVQN1_2_r_6.OUT1 -> IN1);
		add OUT_PORT_P6_2_r_6(P6_2_r_6.OUT1 -> IN1);
		add OUT_PORT_n_429_or_0_3_r_6(n_429_or_0_3_r_6.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_6(G78_3_r_6.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_6(n_576_3_r_6.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_6(n_102_3_r_6.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_6(n_547_3_r_6.OUT1 -> IN1);
		add OUT_PORT_n_42_5_r_6(n_42_5_r_6.OUT1 -> IN1);
		add OUT_PORT_G199_5_r_6(G199_5_r_6.OUT1 -> IN1);
	}

	rule primary_input_connected_pattern_substitute_7 {
		sub {
			IN_IN_1_0_l_7 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_0_l_7 IC_INSTANCE[ connected = "1"](IN_IN_1_0_l_7.OUT1 -> IN1);
			IN_IN_2_0_l_7 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_0_l_7 IC_INSTANCE[ connected = "1"](IN_IN_2_0_l_7.OUT1 -> IN1);
			IN_IN_4_0_l_7 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_4_0_l_7 IC_INSTANCE[ connected = "1"](IN_IN_4_0_l_7.OUT1 -> IN1);
			IN_G18_4_l_7 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_G18_4_l_7 IC_INSTANCE[ connected = "1"](IN_G18_4_l_7.OUT1 -> IN1);
			IN_G15_4_l_7 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_G15_4_l_7 IC_INSTANCE[ connected = "1"](IN_G15_4_l_7.OUT1 -> IN1);
			IN_IN_1_4_l_7 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_4_l_7 IC_INSTANCE[ connected = "1"](IN_IN_1_4_l_7.OUT1 -> IN1);
			IN_IN_4_4_l_7 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_4_4_l_7 IC_INSTANCE[ connected = "1"](IN_IN_4_4_l_7.OUT1 -> IN1);
			IN_IN_5_4_l_7 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_5_4_l_7 IC_INSTANCE[ connected = "1"](IN_IN_5_4_l_7.OUT1 -> IN1);
			IN_IN_7_4_l_7 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_7_4_l_7 IC_INSTANCE[ connected = "1"](IN_IN_7_4_l_7.OUT1 -> IN1);
			IN_IN_9_4_l_7 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_9_4_l_7 IC_INSTANCE[ connected = "1"](IN_IN_9_4_l_7.OUT1 -> IN1);
			IN_IN_10_4_l_7 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_10_4_l_7 IC_INSTANCE[ connected = "1"](IN_IN_10_4_l_7.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_7 PAT_7[connected = "1"](IN_PORT_IN_1_0_l_7.OUT1 -> IN_1_0_l_7 , IN_PORT_IN_2_0_l_7.OUT1 -> IN_2_0_l_7 , IN_PORT_IN_4_0_l_7.OUT1 -> IN_4_0_l_7 , IN_PORT_G18_4_l_7.OUT1 -> G18_4_l_7 , IN_PORT_G15_4_l_7.OUT1 -> G15_4_l_7 , IN_PORT_IN_1_4_l_7.OUT1 -> IN_1_4_l_7 , IN_PORT_IN_4_4_l_7.OUT1 -> IN_4_4_l_7 , IN_PORT_IN_5_4_l_7.OUT1 -> IN_5_4_l_7 , IN_PORT_IN_7_4_l_7.OUT1 -> IN_7_4_l_7 , IN_PORT_IN_9_4_l_7.OUT1 -> IN_9_4_l_7 , IN_PORT_IN_10_4_l_7.OUT1 -> IN_10_4_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_ACVQN2_0_r_7 IC_INSTANCE[ connected = "1"](P_inst_7.ACVQN2_0_r_7 -> IN1);
			OUT_PORT_n_266_and_0_0_r_7 IC_INSTANCE[ connected = "1"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
			OUT_PORT_G199_1_r_7 IC_INSTANCE[ connected = "1"](P_inst_7.G199_1_r_7 -> IN1);
			OUT_PORT_G214_1_r_7 IC_INSTANCE[ connected = "1"](P_inst_7.G214_1_r_7 -> IN1);
			OUT_PORT_n_429_or_0_3_r_7 IC_INSTANCE[ connected = "1"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
			OUT_PORT_G78_3_r_7 IC_INSTANCE[ connected = "1"](P_inst_7.G78_3_r_7 -> IN1);
			OUT_PORT_n_576_3_r_7 IC_INSTANCE[ connected = "1"](P_inst_7.n_576_3_r_7 -> IN1);
			OUT_PORT_n_102_3_r_7 IC_INSTANCE[ connected = "1"](P_inst_7.n_102_3_r_7 -> IN1);
			OUT_PORT_n_547_3_r_7 IC_INSTANCE[ connected = "1"](P_inst_7.n_547_3_r_7 -> IN1);
			OUT_PORT_n_42_5_r_7 IC_INSTANCE[ connected = "1"](P_inst_7.n_42_5_r_7 -> IN1);
			OUT_PORT_G199_5_r_7 IC_INSTANCE[ connected = "1"](P_inst_7.G199_5_r_7 -> IN1);
		}
		del OUT_PORT_ACVQN2_0_r_7 IC_INSTANCE(P_inst_7.ACVQN2_0_r_7 -> IN1);
		del OUT_PORT_n_266_and_0_0_r_7 IC_INSTANCE(P_inst_7.n_266_and_0_0_r_7 -> IN1);
		del OUT_PORT_G199_1_r_7 IC_INSTANCE(P_inst_7.G199_1_r_7 -> IN1);
		del OUT_PORT_G214_1_r_7 IC_INSTANCE(P_inst_7.G214_1_r_7 -> IN1);
		del OUT_PORT_n_429_or_0_3_r_7 IC_INSTANCE(P_inst_7.n_429_or_0_3_r_7 -> IN1);
		del OUT_PORT_G78_3_r_7 IC_INSTANCE(P_inst_7.G78_3_r_7 -> IN1);
		del OUT_PORT_n_576_3_r_7 IC_INSTANCE(P_inst_7.n_576_3_r_7 -> IN1);
		del OUT_PORT_n_102_3_r_7 IC_INSTANCE(P_inst_7.n_102_3_r_7 -> IN1);
		del OUT_PORT_n_547_3_r_7 IC_INSTANCE(P_inst_7.n_547_3_r_7 -> IN1);
		del OUT_PORT_n_42_5_r_7 IC_INSTANCE(P_inst_7.n_42_5_r_7 -> IN1);
		del OUT_PORT_G199_5_r_7 IC_INSTANCE(P_inst_7.G199_5_r_7 -> IN1);
		del P_inst_7 PAT_7[connected = "1"](IN_PORT_IN_1_0_l_7.OUT1 -> IN_1_0_l_7 , IN_PORT_IN_2_0_l_7.OUT1 -> IN_2_0_l_7 , IN_PORT_IN_4_0_l_7.OUT1 -> IN_4_0_l_7 , IN_PORT_G18_4_l_7.OUT1 -> G18_4_l_7 , IN_PORT_G15_4_l_7.OUT1 -> G15_4_l_7 , IN_PORT_IN_1_4_l_7.OUT1 -> IN_1_4_l_7 , IN_PORT_IN_4_4_l_7.OUT1 -> IN_4_4_l_7 , IN_PORT_IN_5_4_l_7.OUT1 -> IN_5_4_l_7 , IN_PORT_IN_7_4_l_7.OUT1 -> IN_7_4_l_7 , IN_PORT_IN_9_4_l_7.OUT1 -> IN_9_4_l_7 , IN_PORT_IN_10_4_l_7.OUT1 -> IN_10_4_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_7 IC_INSTANCE[ connected = "1"](IN_IN_1_0_l_7.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_7 IC_INSTANCE[ connected = "1"](IN_IN_2_0_l_7.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_7 IC_INSTANCE[ connected = "1"](IN_IN_4_0_l_7.OUT1 -> IN1);
		del IN_PORT_G18_4_l_7 IC_INSTANCE[ connected = "1"](IN_G18_4_l_7.OUT1 -> IN1);
		del IN_PORT_G15_4_l_7 IC_INSTANCE[ connected = "1"](IN_G15_4_l_7.OUT1 -> IN1);
		del IN_PORT_IN_1_4_l_7 IC_INSTANCE[ connected = "1"](IN_IN_1_4_l_7.OUT1 -> IN1);
		del IN_PORT_IN_4_4_l_7 IC_INSTANCE[ connected = "1"](IN_IN_4_4_l_7.OUT1 -> IN1);
		del IN_PORT_IN_5_4_l_7 IC_INSTANCE[ connected = "1"](IN_IN_5_4_l_7.OUT1 -> IN1);
		del IN_PORT_IN_7_4_l_7 IC_INSTANCE[ connected = "1"](IN_IN_7_4_l_7.OUT1 -> IN1);
		del IN_PORT_IN_9_4_l_7 IC_INSTANCE[ connected = "1"](IN_IN_9_4_l_7.OUT1 -> IN1);
		del IN_PORT_IN_10_4_l_7 IC_INSTANCE[ connected = "1"](IN_IN_10_4_l_7.OUT1 -> IN1);
		add n1_0_r_7 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n_569_4_l_7 GATE_NODE_N[ gateType = "OR" , connected = "0"](IN_IN_9_4_l_7.OUT1 -> IN1, IN_IN_10_4_l_7.OUT1 -> IN2);
		add n_573_4_l_7 GATE_NODE_N[ gateType = "OR" , connected = "0"](IN_IN_5_4_l_7.OUT1 -> IN1, IN_IN_9_4_l_7.OUT1 -> IN2);
		add n_572_4_l_7 GATE_NODE_N[ gateType = "NOR" , connected = "0"](IN_G15_4_l_7.OUT1 -> IN1, IN_IN_7_4_l_7.OUT1 -> IN2);
		add ACVQN1_0_r_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_572_4_l_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_7.OUT1 -> IN3);
		add ACVQN2_0_r_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_572_4_l_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_7.OUT1 -> IN3);
		add n_87_4_l_7 GATE_NODE_N[ gateType = "NOT" , connected = "0"](IN_G15_4_l_7.OUT1 -> IN1);
		add n7_4_l_7 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_87_4_l_7.OUT1 -> IN1, IN_IN_4_4_l_7.OUT1 -> IN2);
		add n_549_4_l_7 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n7_4_l_7.OUT1 -> IN1, IN_IN_10_4_l_7.OUT1 -> IN2);
		add n4_4_l_7 GATE_NODE_N[ gateType = "NOR" , connected = "0"](IN_G18_4_l_7.OUT1 -> IN1, IN_IN_1_4_l_7.OUT1 -> IN2);
		add G42_4_l_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n4_4_l_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_7.OUT1 -> IN3);
		add n12_3_r_7 GATE_NODE_N[ gateType = "NOT" , connected = "0"](G42_4_l_7.OUT1 -> IN1);
		add G214_1_r_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G42_4_l_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_7.OUT1 -> IN3);
		add n_452_4_l_7 GATE_NODE_N[ gateType = "NOR" , connected = "0"](IN_G18_4_l_7.OUT1 -> IN1, IN_IN_5_4_l_7.OUT1 -> IN2);
		add n_266_and_0_0_r_7 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_452_4_l_7.OUT1 -> IN1, ACVQN1_0_r_7.OUT1 -> IN2);
		add ACVQN1_0_l_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_2_0_l_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_7.OUT1 -> IN3);
		add n_266_and_0_0_l_7 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN1_0_l_7.OUT1 -> IN1, IN_IN_4_0_l_7.OUT1 -> IN2);
		add n3_5_r_7 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_266_and_0_0_l_7.OUT1 -> IN1, n_573_4_l_7.OUT1 -> IN2);
		add N3_5_r_7 GATE_NODE_N[ gateType = "AND" , connected = "0"](G42_4_l_7.OUT1 -> IN1, n3_5_r_7.OUT1 -> IN2);
		add G199_5_r_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_r_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_7.OUT1 -> IN3);
		add n_42_5_r_7 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_266_and_0_0_l_7.OUT1 -> IN1, n_549_4_l_7.OUT1 -> IN2);
		add n16_3_r_7 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_266_and_0_0_l_7.OUT1 -> IN1);
		add n15_3_r_7 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_569_4_l_7.OUT1 -> IN1, n16_3_r_7.OUT1 -> IN2);
		add n13_3_r_7 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_266_and_0_0_l_7.OUT1 -> IN1, n_452_4_l_7.OUT1 -> IN2);
		add n_547_3_r_7 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_573_4_l_7.OUT1 -> IN1, n13_3_r_7.OUT1 -> IN2);
		add n11_3_r_7 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_266_and_0_0_l_7.OUT1 -> IN1, n12_3_r_7.OUT1 -> IN2);
		add n_102_3_r_7 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_266_and_0_0_l_7.OUT1 -> IN1);
		add n_429_or_0_3_r_7 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_266_and_0_0_l_7.OUT1 -> IN1, n12_3_r_7.OUT1 -> IN2);
		add ACVQN2_0_l_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_1_0_l_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_7.OUT1 -> IN3);
		add n14_3_r_7 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN2_0_l_7.OUT1 -> IN1, n15_3_r_7.OUT1 -> IN2);
		add n_431_3_r_7 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_569_4_l_7.OUT1 -> IN1, n14_3_r_7.OUT1 -> IN2);
		add G78_3_r_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_7.OUT1 -> IN3);
		add n_576_3_r_7 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN2_0_l_7.OUT1 -> IN1, n11_3_r_7.OUT1 -> IN2);
		add n3_1_r_7 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN2_0_l_7.OUT1 -> IN1, n_549_4_l_7.OUT1 -> IN2);
		add N1_1_r_7 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_572_4_l_7.OUT1 -> IN1, n3_1_r_7.OUT1 -> IN2);
		add G199_1_r_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_r_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_7.OUT1 -> IN3);
		add OUT_PORT_ACVQN2_0_r_7(ACVQN2_0_r_7.OUT1 -> IN1);
		add OUT_PORT_n_266_and_0_0_r_7(n_266_and_0_0_r_7.OUT1 -> IN1);
		add OUT_PORT_G199_1_r_7(G199_1_r_7.OUT1 -> IN1);
		add OUT_PORT_G214_1_r_7(G214_1_r_7.OUT1 -> IN1);
		add OUT_PORT_n_429_or_0_3_r_7(n_429_or_0_3_r_7.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_7(G78_3_r_7.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_7(n_576_3_r_7.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_7(n_102_3_r_7.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_7(n_547_3_r_7.OUT1 -> IN1);
		add OUT_PORT_n_42_5_r_7(n_42_5_r_7.OUT1 -> IN1);
		add OUT_PORT_G199_5_r_7(G199_5_r_7.OUT1 -> IN1);
	}

	rule primary_input_connected_pattern_substitute_8 {
		sub {
			IN_IN_1_0_l_8 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_0_l_8 IC_INSTANCE[ connected = "1"](IN_IN_1_0_l_8.OUT1 -> IN1);
			IN_IN_2_0_l_8 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_0_l_8 IC_INSTANCE[ connected = "1"](IN_IN_2_0_l_8.OUT1 -> IN1);
			IN_IN_4_0_l_8 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_4_0_l_8 IC_INSTANCE[ connected = "1"](IN_IN_4_0_l_8.OUT1 -> IN1);
			IN_IN_1_1_l_8 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_1_l_8 IC_INSTANCE[ connected = "1"](IN_IN_1_1_l_8.OUT1 -> IN1);
			IN_IN_2_1_l_8 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_1_l_8 IC_INSTANCE[ connected = "1"](IN_IN_2_1_l_8.OUT1 -> IN1);
			IN_IN_3_1_l_8 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_3_1_l_8 IC_INSTANCE[ connected = "1"](IN_IN_3_1_l_8.OUT1 -> IN1);
			IN_IN_6_1_l_8 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_6_1_l_8 IC_INSTANCE[ connected = "1"](IN_IN_6_1_l_8.OUT1 -> IN1);
			IN_IN_1_5_l_8 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_5_l_8 IC_INSTANCE[ connected = "1"](IN_IN_1_5_l_8.OUT1 -> IN1);
			IN_IN_2_5_l_8 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_5_l_8 IC_INSTANCE[ connected = "1"](IN_IN_2_5_l_8.OUT1 -> IN1);
			IN_IN_3_5_l_8 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_3_5_l_8 IC_INSTANCE[ connected = "1"](IN_IN_3_5_l_8.OUT1 -> IN1);
			IN_IN_6_5_l_8 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_6_5_l_8 IC_INSTANCE[ connected = "1"](IN_IN_6_5_l_8.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_8 PAT_8[connected = "1"](IN_PORT_IN_1_0_l_8.OUT1 -> IN_1_0_l_8 , IN_PORT_IN_2_0_l_8.OUT1 -> IN_2_0_l_8 , IN_PORT_IN_4_0_l_8.OUT1 -> IN_4_0_l_8 , IN_PORT_IN_1_1_l_8.OUT1 -> IN_1_1_l_8 , IN_PORT_IN_2_1_l_8.OUT1 -> IN_2_1_l_8 , IN_PORT_IN_3_1_l_8.OUT1 -> IN_3_1_l_8 , IN_PORT_IN_6_1_l_8.OUT1 -> IN_6_1_l_8 , IN_PORT_IN_1_5_l_8.OUT1 -> IN_1_5_l_8 , IN_PORT_IN_2_5_l_8.OUT1 -> IN_2_5_l_8 , IN_PORT_IN_3_5_l_8.OUT1 -> IN_3_5_l_8 , IN_PORT_IN_6_5_l_8.OUT1 -> IN_6_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_ACVQN2_0_r_8 IC_INSTANCE[ connected = "1"](P_inst_8.ACVQN2_0_r_8 -> IN1);
			OUT_PORT_n_266_and_0_0_r_8 IC_INSTANCE[ connected = "1"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
			OUT_PORT_ACVQN1_2_r_8 IC_INSTANCE[ connected = "1"](P_inst_8.ACVQN1_2_r_8 -> IN1);
			OUT_PORT_P6_2_r_8 IC_INSTANCE[ connected = "1"](P_inst_8.P6_2_r_8 -> IN1);
			OUT_PORT_n_429_or_0_3_r_8 IC_INSTANCE[ connected = "1"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
			OUT_PORT_G78_3_r_8 IC_INSTANCE[ connected = "1"](P_inst_8.G78_3_r_8 -> IN1);
			OUT_PORT_n_576_3_r_8 IC_INSTANCE[ connected = "1"](P_inst_8.n_576_3_r_8 -> IN1);
			OUT_PORT_n_102_3_r_8 IC_INSTANCE[ connected = "1"](P_inst_8.n_102_3_r_8 -> IN1);
			OUT_PORT_n_547_3_r_8 IC_INSTANCE[ connected = "1"](P_inst_8.n_547_3_r_8 -> IN1);
			OUT_PORT_n_42_5_r_8 IC_INSTANCE[ connected = "1"](P_inst_8.n_42_5_r_8 -> IN1);
			OUT_PORT_G199_5_r_8 IC_INSTANCE[ connected = "1"](P_inst_8.G199_5_r_8 -> IN1);
		}
		del OUT_PORT_ACVQN2_0_r_8 IC_INSTANCE(P_inst_8.ACVQN2_0_r_8 -> IN1);
		del OUT_PORT_n_266_and_0_0_r_8 IC_INSTANCE(P_inst_8.n_266_and_0_0_r_8 -> IN1);
		del OUT_PORT_ACVQN1_2_r_8 IC_INSTANCE(P_inst_8.ACVQN1_2_r_8 -> IN1);
		del OUT_PORT_P6_2_r_8 IC_INSTANCE(P_inst_8.P6_2_r_8 -> IN1);
		del OUT_PORT_n_429_or_0_3_r_8 IC_INSTANCE(P_inst_8.n_429_or_0_3_r_8 -> IN1);
		del OUT_PORT_G78_3_r_8 IC_INSTANCE(P_inst_8.G78_3_r_8 -> IN1);
		del OUT_PORT_n_576_3_r_8 IC_INSTANCE(P_inst_8.n_576_3_r_8 -> IN1);
		del OUT_PORT_n_102_3_r_8 IC_INSTANCE(P_inst_8.n_102_3_r_8 -> IN1);
		del OUT_PORT_n_547_3_r_8 IC_INSTANCE(P_inst_8.n_547_3_r_8 -> IN1);
		del OUT_PORT_n_42_5_r_8 IC_INSTANCE(P_inst_8.n_42_5_r_8 -> IN1);
		del OUT_PORT_G199_5_r_8 IC_INSTANCE(P_inst_8.G199_5_r_8 -> IN1);
		del P_inst_8 PAT_8[connected = "1"](IN_PORT_IN_1_0_l_8.OUT1 -> IN_1_0_l_8 , IN_PORT_IN_2_0_l_8.OUT1 -> IN_2_0_l_8 , IN_PORT_IN_4_0_l_8.OUT1 -> IN_4_0_l_8 , IN_PORT_IN_1_1_l_8.OUT1 -> IN_1_1_l_8 , IN_PORT_IN_2_1_l_8.OUT1 -> IN_2_1_l_8 , IN_PORT_IN_3_1_l_8.OUT1 -> IN_3_1_l_8 , IN_PORT_IN_6_1_l_8.OUT1 -> IN_6_1_l_8 , IN_PORT_IN_1_5_l_8.OUT1 -> IN_1_5_l_8 , IN_PORT_IN_2_5_l_8.OUT1 -> IN_2_5_l_8 , IN_PORT_IN_3_5_l_8.OUT1 -> IN_3_5_l_8 , IN_PORT_IN_6_5_l_8.OUT1 -> IN_6_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_8 IC_INSTANCE[ connected = "1"](IN_IN_1_0_l_8.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_8 IC_INSTANCE[ connected = "1"](IN_IN_2_0_l_8.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_8 IC_INSTANCE[ connected = "1"](IN_IN_4_0_l_8.OUT1 -> IN1);
		del IN_PORT_IN_1_1_l_8 IC_INSTANCE[ connected = "1"](IN_IN_1_1_l_8.OUT1 -> IN1);
		del IN_PORT_IN_2_1_l_8 IC_INSTANCE[ connected = "1"](IN_IN_2_1_l_8.OUT1 -> IN1);
		del IN_PORT_IN_3_1_l_8 IC_INSTANCE[ connected = "1"](IN_IN_3_1_l_8.OUT1 -> IN1);
		del IN_PORT_IN_6_1_l_8 IC_INSTANCE[ connected = "1"](IN_IN_6_1_l_8.OUT1 -> IN1);
		del IN_PORT_IN_1_5_l_8 IC_INSTANCE[ connected = "1"](IN_IN_1_5_l_8.OUT1 -> IN1);
		del IN_PORT_IN_2_5_l_8 IC_INSTANCE[ connected = "1"](IN_IN_2_5_l_8.OUT1 -> IN1);
		del IN_PORT_IN_3_5_l_8 IC_INSTANCE[ connected = "1"](IN_IN_3_5_l_8.OUT1 -> IN1);
		del IN_PORT_IN_6_5_l_8 IC_INSTANCE[ connected = "1"](IN_IN_6_5_l_8.OUT1 -> IN1);
		add n1_0_r_8 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n3_5_l_8 GATE_NODE_N[ gateType = "NAND" , connected = "0"](IN_IN_2_5_l_8.OUT1 -> IN1, IN_IN_3_5_l_8.OUT1 -> IN2);
		add N3_5_l_8 GATE_NODE_N[ gateType = "AND" , connected = "0"](n3_5_l_8.OUT1 -> IN1, IN_IN_6_5_l_8.OUT1 -> IN2);
		add G199_5_l_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_l_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_8.OUT1 -> IN3);
		add n16_3_r_8 GATE_NODE_N[ gateType = "NOT" , connected = "0"](G199_5_l_8.OUT1 -> IN1);
		add ACVQN1_2_r_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G199_5_l_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_8.OUT1 -> IN3);
		add n_42_5_l_8 GATE_NODE_N[ gateType = "NOR" , connected = "0"](IN_IN_1_5_l_8.OUT1 -> IN1, IN_IN_3_5_l_8.OUT1 -> IN2);
		add G214_1_l_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_3_1_l_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_8.OUT1 -> IN3);
		add P6_internal_2_r_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G214_1_l_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_8.OUT1 -> IN3);
		add P6_2_r_8 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_r_8.OUT1 -> IN1);
		add ACVQN1_0_r_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G214_1_l_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_8.OUT1 -> IN3);
		add n_266_and_0_0_r_8 GATE_NODE_N[ gateType = "AND" , connected = "0"](G199_5_l_8.OUT1 -> IN1, ACVQN1_0_r_8.OUT1 -> IN2);
		add n3_1_l_8 GATE_NODE_N[ gateType = "NAND" , connected = "0"](IN_IN_1_1_l_8.OUT1 -> IN1, IN_IN_2_1_l_8.OUT1 -> IN2);
		add N1_1_l_8 GATE_NODE_N[ gateType = "AND" , connected = "0"](n3_1_l_8.OUT1 -> IN1, IN_IN_6_1_l_8.OUT1 -> IN2);
		add G199_1_l_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_l_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_8.OUT1 -> IN3);
		add n15_3_r_8 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G199_1_l_8.OUT1 -> IN1, n16_3_r_8.OUT1 -> IN2);
		add n12_3_r_8 GATE_NODE_N[ gateType = "NOT" , connected = "0"](G199_1_l_8.OUT1 -> IN1);
		add n_429_or_0_3_r_8 GATE_NODE_N[ gateType = "NAND" , connected = "0"](G199_5_l_8.OUT1 -> IN1, n12_3_r_8.OUT1 -> IN2);
		add ACVQN1_0_l_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_2_0_l_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_8.OUT1 -> IN3);
		add n_266_and_0_0_l_8 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN1_0_l_8.OUT1 -> IN1, IN_IN_4_0_l_8.OUT1 -> IN2);
		add n13_3_r_8 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_266_and_0_0_l_8.OUT1 -> IN1, G199_1_l_8.OUT1 -> IN2);
		add n11_3_r_8 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_266_and_0_0_l_8.OUT1 -> IN1, n12_3_r_8.OUT1 -> IN2);
		add n_576_3_r_8 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_42_5_l_8.OUT1 -> IN1, n11_3_r_8.OUT1 -> IN2);
		add n_102_3_r_8 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_266_and_0_0_l_8.OUT1 -> IN1);
		add ACVQN2_0_r_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_266_and_0_0_l_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_8.OUT1 -> IN3);
		add ACVQN2_0_l_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_1_0_l_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_8.OUT1 -> IN3);
		add n3_5_r_8 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN2_0_l_8.OUT1 -> IN1, G214_1_l_8.OUT1 -> IN2);
		add N3_5_r_8 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_42_5_l_8.OUT1 -> IN1, n3_5_r_8.OUT1 -> IN2);
		add G199_5_r_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_r_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_8.OUT1 -> IN3);
		add n_42_5_r_8 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN2_0_l_8.OUT1 -> IN1, n_266_and_0_0_l_8.OUT1 -> IN2);
		add n14_3_r_8 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN2_0_l_8.OUT1 -> IN1, n15_3_r_8.OUT1 -> IN2);
		add n_431_3_r_8 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_42_5_l_8.OUT1 -> IN1, n14_3_r_8.OUT1 -> IN2);
		add G78_3_r_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_8.OUT1 -> IN3);
		add n_547_3_r_8 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN2_0_l_8.OUT1 -> IN1, n13_3_r_8.OUT1 -> IN2);
		add OUT_PORT_ACVQN2_0_r_8(ACVQN2_0_r_8.OUT1 -> IN1);
		add OUT_PORT_n_266_and_0_0_r_8(n_266_and_0_0_r_8.OUT1 -> IN1);
		add OUT_PORT_ACVQN1_2_r_8(ACVQN1_2_r_8.OUT1 -> IN1);
		add OUT_PORT_P6_2_r_8(P6_2_r_8.OUT1 -> IN1);
		add OUT_PORT_n_429_or_0_3_r_8(n_429_or_0_3_r_8.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_8(G78_3_r_8.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_8(n_576_3_r_8.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_8(n_102_3_r_8.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_8(n_547_3_r_8.OUT1 -> IN1);
		add OUT_PORT_n_42_5_r_8(n_42_5_r_8.OUT1 -> IN1);
		add OUT_PORT_G199_5_r_8(G199_5_r_8.OUT1 -> IN1);
	}

	rule primary_input_connected_pattern_substitute_9 {
		sub {
			IN_IN_1_0_l_9 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_0_l_9 IC_INSTANCE[ connected = "1"](IN_IN_1_0_l_9.OUT1 -> IN1);
			IN_IN_2_0_l_9 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_0_l_9 IC_INSTANCE[ connected = "1"](IN_IN_2_0_l_9.OUT1 -> IN1);
			IN_IN_4_0_l_9 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_4_0_l_9 IC_INSTANCE[ connected = "1"](IN_IN_4_0_l_9.OUT1 -> IN1);
			IN_G18_4_l_9 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_G18_4_l_9 IC_INSTANCE[ connected = "1"](IN_G18_4_l_9.OUT1 -> IN1);
			IN_G15_4_l_9 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_G15_4_l_9 IC_INSTANCE[ connected = "1"](IN_G15_4_l_9.OUT1 -> IN1);
			IN_IN_1_4_l_9 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_4_l_9 IC_INSTANCE[ connected = "1"](IN_IN_1_4_l_9.OUT1 -> IN1);
			IN_IN_4_4_l_9 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_4_4_l_9 IC_INSTANCE[ connected = "1"](IN_IN_4_4_l_9.OUT1 -> IN1);
			IN_IN_5_4_l_9 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_5_4_l_9 IC_INSTANCE[ connected = "1"](IN_IN_5_4_l_9.OUT1 -> IN1);
			IN_IN_7_4_l_9 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_7_4_l_9 IC_INSTANCE[ connected = "1"](IN_IN_7_4_l_9.OUT1 -> IN1);
			IN_IN_9_4_l_9 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_9_4_l_9 IC_INSTANCE[ connected = "1"](IN_IN_9_4_l_9.OUT1 -> IN1);
			IN_IN_10_4_l_9 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_10_4_l_9 IC_INSTANCE[ connected = "1"](IN_IN_10_4_l_9.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_9 PAT_9[connected = "1"](IN_PORT_IN_1_0_l_9.OUT1 -> IN_1_0_l_9 , IN_PORT_IN_2_0_l_9.OUT1 -> IN_2_0_l_9 , IN_PORT_IN_4_0_l_9.OUT1 -> IN_4_0_l_9 , IN_PORT_G18_4_l_9.OUT1 -> G18_4_l_9 , IN_PORT_G15_4_l_9.OUT1 -> G15_4_l_9 , IN_PORT_IN_1_4_l_9.OUT1 -> IN_1_4_l_9 , IN_PORT_IN_4_4_l_9.OUT1 -> IN_4_4_l_9 , IN_PORT_IN_5_4_l_9.OUT1 -> IN_5_4_l_9 , IN_PORT_IN_7_4_l_9.OUT1 -> IN_7_4_l_9 , IN_PORT_IN_9_4_l_9.OUT1 -> IN_9_4_l_9 , IN_PORT_IN_10_4_l_9.OUT1 -> IN_10_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_G199_1_r_9 IC_INSTANCE[ connected = "1"](P_inst_9.G199_1_r_9 -> IN1);
			OUT_PORT_G214_1_r_9 IC_INSTANCE[ connected = "1"](P_inst_9.G214_1_r_9 -> IN1);
			OUT_PORT_ACVQN1_2_r_9 IC_INSTANCE[ connected = "1"](P_inst_9.ACVQN1_2_r_9 -> IN1);
			OUT_PORT_P6_2_r_9 IC_INSTANCE[ connected = "1"](P_inst_9.P6_2_r_9 -> IN1);
			OUT_PORT_n_429_or_0_3_r_9 IC_INSTANCE[ connected = "1"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
			OUT_PORT_G78_3_r_9 IC_INSTANCE[ connected = "1"](P_inst_9.G78_3_r_9 -> IN1);
			OUT_PORT_n_576_3_r_9 IC_INSTANCE[ connected = "1"](P_inst_9.n_576_3_r_9 -> IN1);
			OUT_PORT_n_102_3_r_9 IC_INSTANCE[ connected = "1"](P_inst_9.n_102_3_r_9 -> IN1);
			OUT_PORT_n_547_3_r_9 IC_INSTANCE[ connected = "1"](P_inst_9.n_547_3_r_9 -> IN1);
			OUT_PORT_n_42_5_r_9 IC_INSTANCE[ connected = "1"](P_inst_9.n_42_5_r_9 -> IN1);
			OUT_PORT_G199_5_r_9 IC_INSTANCE[ connected = "1"](P_inst_9.G199_5_r_9 -> IN1);
		}
		del OUT_PORT_G199_1_r_9 IC_INSTANCE(P_inst_9.G199_1_r_9 -> IN1);
		del OUT_PORT_G214_1_r_9 IC_INSTANCE(P_inst_9.G214_1_r_9 -> IN1);
		del OUT_PORT_ACVQN1_2_r_9 IC_INSTANCE(P_inst_9.ACVQN1_2_r_9 -> IN1);
		del OUT_PORT_P6_2_r_9 IC_INSTANCE(P_inst_9.P6_2_r_9 -> IN1);
		del OUT_PORT_n_429_or_0_3_r_9 IC_INSTANCE(P_inst_9.n_429_or_0_3_r_9 -> IN1);
		del OUT_PORT_G78_3_r_9 IC_INSTANCE(P_inst_9.G78_3_r_9 -> IN1);
		del OUT_PORT_n_576_3_r_9 IC_INSTANCE(P_inst_9.n_576_3_r_9 -> IN1);
		del OUT_PORT_n_102_3_r_9 IC_INSTANCE(P_inst_9.n_102_3_r_9 -> IN1);
		del OUT_PORT_n_547_3_r_9 IC_INSTANCE(P_inst_9.n_547_3_r_9 -> IN1);
		del OUT_PORT_n_42_5_r_9 IC_INSTANCE(P_inst_9.n_42_5_r_9 -> IN1);
		del OUT_PORT_G199_5_r_9 IC_INSTANCE(P_inst_9.G199_5_r_9 -> IN1);
		del P_inst_9 PAT_9[connected = "1"](IN_PORT_IN_1_0_l_9.OUT1 -> IN_1_0_l_9 , IN_PORT_IN_2_0_l_9.OUT1 -> IN_2_0_l_9 , IN_PORT_IN_4_0_l_9.OUT1 -> IN_4_0_l_9 , IN_PORT_G18_4_l_9.OUT1 -> G18_4_l_9 , IN_PORT_G15_4_l_9.OUT1 -> G15_4_l_9 , IN_PORT_IN_1_4_l_9.OUT1 -> IN_1_4_l_9 , IN_PORT_IN_4_4_l_9.OUT1 -> IN_4_4_l_9 , IN_PORT_IN_5_4_l_9.OUT1 -> IN_5_4_l_9 , IN_PORT_IN_7_4_l_9.OUT1 -> IN_7_4_l_9 , IN_PORT_IN_9_4_l_9.OUT1 -> IN_9_4_l_9 , IN_PORT_IN_10_4_l_9.OUT1 -> IN_10_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_9 IC_INSTANCE[ connected = "1"](IN_IN_1_0_l_9.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_9 IC_INSTANCE[ connected = "1"](IN_IN_2_0_l_9.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_9 IC_INSTANCE[ connected = "1"](IN_IN_4_0_l_9.OUT1 -> IN1);
		del IN_PORT_G18_4_l_9 IC_INSTANCE[ connected = "1"](IN_G18_4_l_9.OUT1 -> IN1);
		del IN_PORT_G15_4_l_9 IC_INSTANCE[ connected = "1"](IN_G15_4_l_9.OUT1 -> IN1);
		del IN_PORT_IN_1_4_l_9 IC_INSTANCE[ connected = "1"](IN_IN_1_4_l_9.OUT1 -> IN1);
		del IN_PORT_IN_4_4_l_9 IC_INSTANCE[ connected = "1"](IN_IN_4_4_l_9.OUT1 -> IN1);
		del IN_PORT_IN_5_4_l_9 IC_INSTANCE[ connected = "1"](IN_IN_5_4_l_9.OUT1 -> IN1);
		del IN_PORT_IN_7_4_l_9 IC_INSTANCE[ connected = "1"](IN_IN_7_4_l_9.OUT1 -> IN1);
		del IN_PORT_IN_9_4_l_9 IC_INSTANCE[ connected = "1"](IN_IN_9_4_l_9.OUT1 -> IN1);
		del IN_PORT_IN_10_4_l_9 IC_INSTANCE[ connected = "1"](IN_IN_10_4_l_9.OUT1 -> IN1);
		add n1_1_r_9 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n_569_4_l_9 GATE_NODE_N[ gateType = "OR" , connected = "0"](IN_IN_9_4_l_9.OUT1 -> IN1, IN_IN_10_4_l_9.OUT1 -> IN2);
		add n_573_4_l_9 GATE_NODE_N[ gateType = "OR" , connected = "0"](IN_IN_5_4_l_9.OUT1 -> IN1, IN_IN_9_4_l_9.OUT1 -> IN2);
		add n_572_4_l_9 GATE_NODE_N[ gateType = "NOR" , connected = "0"](IN_G15_4_l_9.OUT1 -> IN1, IN_IN_7_4_l_9.OUT1 -> IN2);
		add n16_3_r_9 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_572_4_l_9.OUT1 -> IN1);
		add ACVQN1_2_r_9 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_572_4_l_9.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_9.OUT1 -> IN3);
		add n3_1_r_9 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_572_4_l_9.OUT1 -> IN1, n_569_4_l_9.OUT1 -> IN2);
		add n_87_4_l_9 GATE_NODE_N[ gateType = "NOT" , connected = "0"](IN_G15_4_l_9.OUT1 -> IN1);
		add n7_4_l_9 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_87_4_l_9.OUT1 -> IN1, IN_IN_4_4_l_9.OUT1 -> IN2);
		add n_549_4_l_9 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n7_4_l_9.OUT1 -> IN1, IN_IN_10_4_l_9.OUT1 -> IN2);
		add n4_4_l_9 GATE_NODE_N[ gateType = "NOR" , connected = "0"](IN_G18_4_l_9.OUT1 -> IN1, IN_IN_1_4_l_9.OUT1 -> IN2);
		add G42_4_l_9 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n4_4_l_9.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_9.OUT1 -> IN3);
		add n15_3_r_9 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G42_4_l_9.OUT1 -> IN1, n16_3_r_9.OUT1 -> IN2);
		add n12_3_r_9 GATE_NODE_N[ gateType = "NOT" , connected = "0"](G42_4_l_9.OUT1 -> IN1);
		add n_429_or_0_3_r_9 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_572_4_l_9.OUT1 -> IN1, n12_3_r_9.OUT1 -> IN2);
		add G214_1_r_9 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G42_4_l_9.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_9.OUT1 -> IN3);
		add n_452_4_l_9 GATE_NODE_N[ gateType = "NOR" , connected = "0"](IN_G18_4_l_9.OUT1 -> IN1, IN_IN_5_4_l_9.OUT1 -> IN2);
		add n3_5_r_9 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_573_4_l_9.OUT1 -> IN1, n_452_4_l_9.OUT1 -> IN2);
		add n_42_5_r_9 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_569_4_l_9.OUT1 -> IN1, n_452_4_l_9.OUT1 -> IN2);
		add n14_3_r_9 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_452_4_l_9.OUT1 -> IN1, n15_3_r_9.OUT1 -> IN2);
		add n_431_3_r_9 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_549_4_l_9.OUT1 -> IN1, n14_3_r_9.OUT1 -> IN2);
		add G78_3_r_9 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_9.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_9.OUT1 -> IN3);
		add ACVQN1_0_l_9 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_2_0_l_9.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_9.OUT1 -> IN3);
		add n_266_and_0_0_l_9 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN1_0_l_9.OUT1 -> IN1, IN_IN_4_0_l_9.OUT1 -> IN2);
		add n_102_3_r_9 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_266_and_0_0_l_9.OUT1 -> IN1);
		add P6_internal_2_r_9 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_266_and_0_0_l_9.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_9.OUT1 -> IN3);
		add P6_2_r_9 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_r_9.OUT1 -> IN1);
		add N1_1_r_9 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_266_and_0_0_l_9.OUT1 -> IN1, n3_1_r_9.OUT1 -> IN2);
		add G199_1_r_9 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_r_9.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_9.OUT1 -> IN3);
		add ACVQN2_0_l_9 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_1_0_l_9.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_9.OUT1 -> IN3);
		add N3_5_r_9 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN2_0_l_9.OUT1 -> IN1, n3_5_r_9.OUT1 -> IN2);
		add G199_5_r_9 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_r_9.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_9.OUT1 -> IN3);
		add n13_3_r_9 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN2_0_l_9.OUT1 -> IN1, n_266_and_0_0_l_9.OUT1 -> IN2);
		add n_547_3_r_9 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_549_4_l_9.OUT1 -> IN1, n13_3_r_9.OUT1 -> IN2);
		add n11_3_r_9 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN2_0_l_9.OUT1 -> IN1, n12_3_r_9.OUT1 -> IN2);
		add n_576_3_r_9 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_573_4_l_9.OUT1 -> IN1, n11_3_r_9.OUT1 -> IN2);
		add OUT_PORT_G199_1_r_9(G199_1_r_9.OUT1 -> IN1);
		add OUT_PORT_G214_1_r_9(G214_1_r_9.OUT1 -> IN1);
		add OUT_PORT_ACVQN1_2_r_9(ACVQN1_2_r_9.OUT1 -> IN1);
		add OUT_PORT_P6_2_r_9(P6_2_r_9.OUT1 -> IN1);
		add OUT_PORT_n_429_or_0_3_r_9(n_429_or_0_3_r_9.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_9(G78_3_r_9.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_9(n_576_3_r_9.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_9(n_102_3_r_9.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_9(n_547_3_r_9.OUT1 -> IN1);
		add OUT_PORT_n_42_5_r_9(n_42_5_r_9.OUT1 -> IN1);
		add OUT_PORT_G199_5_r_9(G199_5_r_9.OUT1 -> IN1);
	}

	rule primary_input_connected_pattern_substitute_10 {
		sub {
			IN_IN_1_0_l_10 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_0_l_10 IC_INSTANCE[ connected = "1"](IN_IN_1_0_l_10.OUT1 -> IN1);
			IN_IN_2_0_l_10 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_0_l_10 IC_INSTANCE[ connected = "1"](IN_IN_2_0_l_10.OUT1 -> IN1);
			IN_IN_4_0_l_10 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_4_0_l_10 IC_INSTANCE[ connected = "1"](IN_IN_4_0_l_10.OUT1 -> IN1);
			IN_G18_4_l_10 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_G18_4_l_10 IC_INSTANCE[ connected = "1"](IN_G18_4_l_10.OUT1 -> IN1);
			IN_G15_4_l_10 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_G15_4_l_10 IC_INSTANCE[ connected = "1"](IN_G15_4_l_10.OUT1 -> IN1);
			IN_IN_1_4_l_10 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_4_l_10 IC_INSTANCE[ connected = "1"](IN_IN_1_4_l_10.OUT1 -> IN1);
			IN_IN_4_4_l_10 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_4_4_l_10 IC_INSTANCE[ connected = "1"](IN_IN_4_4_l_10.OUT1 -> IN1);
			IN_IN_5_4_l_10 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_5_4_l_10 IC_INSTANCE[ connected = "1"](IN_IN_5_4_l_10.OUT1 -> IN1);
			IN_IN_7_4_l_10 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_7_4_l_10 IC_INSTANCE[ connected = "1"](IN_IN_7_4_l_10.OUT1 -> IN1);
			IN_IN_9_4_l_10 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_9_4_l_10 IC_INSTANCE[ connected = "1"](IN_IN_9_4_l_10.OUT1 -> IN1);
			IN_IN_10_4_l_10 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_10_4_l_10 IC_INSTANCE[ connected = "1"](IN_IN_10_4_l_10.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_10 PAT_10[connected = "1"](IN_PORT_IN_1_0_l_10.OUT1 -> IN_1_0_l_10 , IN_PORT_IN_2_0_l_10.OUT1 -> IN_2_0_l_10 , IN_PORT_IN_4_0_l_10.OUT1 -> IN_4_0_l_10 , IN_PORT_G18_4_l_10.OUT1 -> G18_4_l_10 , IN_PORT_G15_4_l_10.OUT1 -> G15_4_l_10 , IN_PORT_IN_1_4_l_10.OUT1 -> IN_1_4_l_10 , IN_PORT_IN_4_4_l_10.OUT1 -> IN_4_4_l_10 , IN_PORT_IN_5_4_l_10.OUT1 -> IN_5_4_l_10 , IN_PORT_IN_7_4_l_10.OUT1 -> IN_7_4_l_10 , IN_PORT_IN_9_4_l_10.OUT1 -> IN_9_4_l_10 , IN_PORT_IN_10_4_l_10.OUT1 -> IN_10_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_n_429_or_0_3_r_10 IC_INSTANCE[ connected = "1"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
			OUT_PORT_G78_3_r_10 IC_INSTANCE[ connected = "1"](P_inst_10.G78_3_r_10 -> IN1);
			OUT_PORT_n_576_3_r_10 IC_INSTANCE[ connected = "1"](P_inst_10.n_576_3_r_10 -> IN1);
			OUT_PORT_n_102_3_r_10 IC_INSTANCE[ connected = "1"](P_inst_10.n_102_3_r_10 -> IN1);
			OUT_PORT_n_547_3_r_10 IC_INSTANCE[ connected = "1"](P_inst_10.n_547_3_r_10 -> IN1);
			OUT_PORT_G42_4_r_10 IC_INSTANCE[ connected = "1"](P_inst_10.G42_4_r_10 -> IN1);
			OUT_PORT_n_572_4_r_10 IC_INSTANCE[ connected = "1"](P_inst_10.n_572_4_r_10 -> IN1);
			OUT_PORT_n_573_4_r_10 IC_INSTANCE[ connected = "1"](P_inst_10.n_573_4_r_10 -> IN1);
			OUT_PORT_n_549_4_r_10 IC_INSTANCE[ connected = "1"](P_inst_10.n_549_4_r_10 -> IN1);
			OUT_PORT_n_569_4_r_10 IC_INSTANCE[ connected = "1"](P_inst_10.n_569_4_r_10 -> IN1);
			OUT_PORT_n_452_4_r_10 IC_INSTANCE[ connected = "1"](P_inst_10.n_452_4_r_10 -> IN1);
		}
		del OUT_PORT_n_429_or_0_3_r_10 IC_INSTANCE(P_inst_10.n_429_or_0_3_r_10 -> IN1);
		del OUT_PORT_G78_3_r_10 IC_INSTANCE(P_inst_10.G78_3_r_10 -> IN1);
		del OUT_PORT_n_576_3_r_10 IC_INSTANCE(P_inst_10.n_576_3_r_10 -> IN1);
		del OUT_PORT_n_102_3_r_10 IC_INSTANCE(P_inst_10.n_102_3_r_10 -> IN1);
		del OUT_PORT_n_547_3_r_10 IC_INSTANCE(P_inst_10.n_547_3_r_10 -> IN1);
		del OUT_PORT_G42_4_r_10 IC_INSTANCE(P_inst_10.G42_4_r_10 -> IN1);
		del OUT_PORT_n_572_4_r_10 IC_INSTANCE(P_inst_10.n_572_4_r_10 -> IN1);
		del OUT_PORT_n_573_4_r_10 IC_INSTANCE(P_inst_10.n_573_4_r_10 -> IN1);
		del OUT_PORT_n_549_4_r_10 IC_INSTANCE(P_inst_10.n_549_4_r_10 -> IN1);
		del OUT_PORT_n_569_4_r_10 IC_INSTANCE(P_inst_10.n_569_4_r_10 -> IN1);
		del OUT_PORT_n_452_4_r_10 IC_INSTANCE(P_inst_10.n_452_4_r_10 -> IN1);
		del P_inst_10 PAT_10[connected = "1"](IN_PORT_IN_1_0_l_10.OUT1 -> IN_1_0_l_10 , IN_PORT_IN_2_0_l_10.OUT1 -> IN_2_0_l_10 , IN_PORT_IN_4_0_l_10.OUT1 -> IN_4_0_l_10 , IN_PORT_G18_4_l_10.OUT1 -> G18_4_l_10 , IN_PORT_G15_4_l_10.OUT1 -> G15_4_l_10 , IN_PORT_IN_1_4_l_10.OUT1 -> IN_1_4_l_10 , IN_PORT_IN_4_4_l_10.OUT1 -> IN_4_4_l_10 , IN_PORT_IN_5_4_l_10.OUT1 -> IN_5_4_l_10 , IN_PORT_IN_7_4_l_10.OUT1 -> IN_7_4_l_10 , IN_PORT_IN_9_4_l_10.OUT1 -> IN_9_4_l_10 , IN_PORT_IN_10_4_l_10.OUT1 -> IN_10_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_10 IC_INSTANCE[ connected = "1"](IN_IN_1_0_l_10.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_10 IC_INSTANCE[ connected = "1"](IN_IN_2_0_l_10.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_10 IC_INSTANCE[ connected = "1"](IN_IN_4_0_l_10.OUT1 -> IN1);
		del IN_PORT_G18_4_l_10 IC_INSTANCE[ connected = "1"](IN_G18_4_l_10.OUT1 -> IN1);
		del IN_PORT_G15_4_l_10 IC_INSTANCE[ connected = "1"](IN_G15_4_l_10.OUT1 -> IN1);
		del IN_PORT_IN_1_4_l_10 IC_INSTANCE[ connected = "1"](IN_IN_1_4_l_10.OUT1 -> IN1);
		del IN_PORT_IN_4_4_l_10 IC_INSTANCE[ connected = "1"](IN_IN_4_4_l_10.OUT1 -> IN1);
		del IN_PORT_IN_5_4_l_10 IC_INSTANCE[ connected = "1"](IN_IN_5_4_l_10.OUT1 -> IN1);
		del IN_PORT_IN_7_4_l_10 IC_INSTANCE[ connected = "1"](IN_IN_7_4_l_10.OUT1 -> IN1);
		del IN_PORT_IN_9_4_l_10 IC_INSTANCE[ connected = "1"](IN_IN_9_4_l_10.OUT1 -> IN1);
		del IN_PORT_IN_10_4_l_10 IC_INSTANCE[ connected = "1"](IN_IN_10_4_l_10.OUT1 -> IN1);
		add n2_3_r_10 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n_569_4_l_10 GATE_NODE_N[ gateType = "OR" , connected = "0"](IN_IN_9_4_l_10.OUT1 -> IN1, IN_IN_10_4_l_10.OUT1 -> IN2);
		add n_573_4_l_10 GATE_NODE_N[ gateType = "OR" , connected = "0"](IN_IN_5_4_l_10.OUT1 -> IN1, IN_IN_9_4_l_10.OUT1 -> IN2);
		add n_572_4_l_10 GATE_NODE_N[ gateType = "NOR" , connected = "0"](IN_G15_4_l_10.OUT1 -> IN1, IN_IN_7_4_l_10.OUT1 -> IN2);
		add n_569_4_r_10 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_572_4_l_10.OUT1 -> IN1, n_569_4_l_10.OUT1 -> IN2);
		add n_87_4_l_10 GATE_NODE_N[ gateType = "NOT" , connected = "0"](IN_G15_4_l_10.OUT1 -> IN1);
		add n7_4_l_10 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_87_4_l_10.OUT1 -> IN1, IN_IN_4_4_l_10.OUT1 -> IN2);
		add n_549_4_l_10 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n7_4_l_10.OUT1 -> IN1, IN_IN_10_4_l_10.OUT1 -> IN2);
		add n12_3_r_10 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_549_4_l_10.OUT1 -> IN1);
		add n4_4_l_10 GATE_NODE_N[ gateType = "NOR" , connected = "0"](IN_G18_4_l_10.OUT1 -> IN1, IN_IN_1_4_l_10.OUT1 -> IN2);
		add G42_4_l_10 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n4_4_l_10.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_10.OUT1 -> IN3);
		add n13_3_r_10 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G42_4_l_10.OUT1 -> IN1, n_549_4_l_10.OUT1 -> IN2);
		add n_547_3_r_10 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_569_4_l_10.OUT1 -> IN1, n13_3_r_10.OUT1 -> IN2);
		add n11_3_r_10 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G42_4_l_10.OUT1 -> IN1, n12_3_r_10.OUT1 -> IN2);
		add n_102_3_r_10 GATE_NODE_N[ gateType = "NOT" , connected = "0"](G42_4_l_10.OUT1 -> IN1);
		add n_452_4_l_10 GATE_NODE_N[ gateType = "NOR" , connected = "0"](IN_G18_4_l_10.OUT1 -> IN1, IN_IN_5_4_l_10.OUT1 -> IN2);
		add n_573_4_r_10 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_569_4_l_10.OUT1 -> IN1, n_452_4_l_10.OUT1 -> IN2);
		add ACVQN1_0_l_10 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_2_0_l_10.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_10.OUT1 -> IN3);
		add n_266_and_0_0_l_10 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN1_0_l_10.OUT1 -> IN1, IN_IN_4_0_l_10.OUT1 -> IN2);
		add n4_4_r_10 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_266_and_0_0_l_10.OUT1 -> IN1, G42_4_l_10.OUT1 -> IN2);
		add G42_4_r_10 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n4_4_r_10.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_10.OUT1 -> IN3);
		add n_452_4_r_10 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_266_and_0_0_l_10.OUT1 -> IN1, n_452_4_l_10.OUT1 -> IN2);
		add n16_3_r_10 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_266_and_0_0_l_10.OUT1 -> IN1);
		add n15_3_r_10 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_573_4_l_10.OUT1 -> IN1, n16_3_r_10.OUT1 -> IN2);
		add n_429_or_0_3_r_10 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_266_and_0_0_l_10.OUT1 -> IN1, n12_3_r_10.OUT1 -> IN2);
		add ACVQN2_0_l_10 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_1_0_l_10.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_10.OUT1 -> IN3);
		add n_572_4_r_10 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN2_0_l_10.OUT1 -> IN1, n_573_4_l_10.OUT1 -> IN2);
		add n_87_4_r_10 GATE_NODE_N[ gateType = "NOT" , connected = "0"](ACVQN2_0_l_10.OUT1 -> IN1);
		add n7_4_r_10 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_452_4_l_10.OUT1 -> IN1, n_87_4_r_10.OUT1 -> IN2);
		add n_549_4_r_10 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_572_4_l_10.OUT1 -> IN1, n7_4_r_10.OUT1 -> IN2);
		add n14_3_r_10 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN2_0_l_10.OUT1 -> IN1, n15_3_r_10.OUT1 -> IN2);
		add n_431_3_r_10 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_572_4_l_10.OUT1 -> IN1, n14_3_r_10.OUT1 -> IN2);
		add G78_3_r_10 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_10.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_10.OUT1 -> IN3);
		add n_576_3_r_10 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN2_0_l_10.OUT1 -> IN1, n11_3_r_10.OUT1 -> IN2);
		add OUT_PORT_n_429_or_0_3_r_10(n_429_or_0_3_r_10.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_10(G78_3_r_10.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_10(n_576_3_r_10.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_10(n_102_3_r_10.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_10(n_547_3_r_10.OUT1 -> IN1);
		add OUT_PORT_G42_4_r_10(G42_4_r_10.OUT1 -> IN1);
		add OUT_PORT_n_572_4_r_10(n_572_4_r_10.OUT1 -> IN1);
		add OUT_PORT_n_573_4_r_10(n_573_4_r_10.OUT1 -> IN1);
		add OUT_PORT_n_549_4_r_10(n_549_4_r_10.OUT1 -> IN1);
		add OUT_PORT_n_569_4_r_10(n_569_4_r_10.OUT1 -> IN1);
		add OUT_PORT_n_452_4_r_10(n_452_4_r_10.OUT1 -> IN1);
	}

	rule primary_input_connected_pattern_substitute_11 {
		sub {
			IN_IN_1_0_l_11 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_0_l_11 IC_INSTANCE[ connected = "1"](IN_IN_1_0_l_11.OUT1 -> IN1);
			IN_IN_2_0_l_11 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_0_l_11 IC_INSTANCE[ connected = "1"](IN_IN_2_0_l_11.OUT1 -> IN1);
			IN_IN_4_0_l_11 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_4_0_l_11 IC_INSTANCE[ connected = "1"](IN_IN_4_0_l_11.OUT1 -> IN1);
			IN_IN_1_1_l_11 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_1_l_11 IC_INSTANCE[ connected = "1"](IN_IN_1_1_l_11.OUT1 -> IN1);
			IN_IN_2_1_l_11 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_1_l_11 IC_INSTANCE[ connected = "1"](IN_IN_2_1_l_11.OUT1 -> IN1);
			IN_IN_3_1_l_11 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_3_1_l_11 IC_INSTANCE[ connected = "1"](IN_IN_3_1_l_11.OUT1 -> IN1);
			IN_IN_6_1_l_11 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_6_1_l_11 IC_INSTANCE[ connected = "1"](IN_IN_6_1_l_11.OUT1 -> IN1);
			IN_IN_1_5_l_11 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_5_l_11 IC_INSTANCE[ connected = "1"](IN_IN_1_5_l_11.OUT1 -> IN1);
			IN_IN_2_5_l_11 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_5_l_11 IC_INSTANCE[ connected = "1"](IN_IN_2_5_l_11.OUT1 -> IN1);
			IN_IN_3_5_l_11 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_3_5_l_11 IC_INSTANCE[ connected = "1"](IN_IN_3_5_l_11.OUT1 -> IN1);
			IN_IN_6_5_l_11 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_6_5_l_11 IC_INSTANCE[ connected = "1"](IN_IN_6_5_l_11.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_11 PAT_11[connected = "1"](IN_PORT_IN_1_0_l_11.OUT1 -> IN_1_0_l_11 , IN_PORT_IN_2_0_l_11.OUT1 -> IN_2_0_l_11 , IN_PORT_IN_4_0_l_11.OUT1 -> IN_4_0_l_11 , IN_PORT_IN_1_1_l_11.OUT1 -> IN_1_1_l_11 , IN_PORT_IN_2_1_l_11.OUT1 -> IN_2_1_l_11 , IN_PORT_IN_3_1_l_11.OUT1 -> IN_3_1_l_11 , IN_PORT_IN_6_1_l_11.OUT1 -> IN_6_1_l_11 , IN_PORT_IN_1_5_l_11.OUT1 -> IN_1_5_l_11 , IN_PORT_IN_2_5_l_11.OUT1 -> IN_2_5_l_11 , IN_PORT_IN_3_5_l_11.OUT1 -> IN_3_5_l_11 , IN_PORT_IN_6_5_l_11.OUT1 -> IN_6_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_G199_1_r_11 IC_INSTANCE[ connected = "1"](P_inst_11.G199_1_r_11 -> IN1);
			OUT_PORT_G214_1_r_11 IC_INSTANCE[ connected = "1"](P_inst_11.G214_1_r_11 -> IN1);
			OUT_PORT_ACVQN1_2_r_11 IC_INSTANCE[ connected = "1"](P_inst_11.ACVQN1_2_r_11 -> IN1);
			OUT_PORT_P6_2_r_11 IC_INSTANCE[ connected = "1"](P_inst_11.P6_2_r_11 -> IN1);
			OUT_PORT_n_429_or_0_3_r_11 IC_INSTANCE[ connected = "1"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
			OUT_PORT_G78_3_r_11 IC_INSTANCE[ connected = "1"](P_inst_11.G78_3_r_11 -> IN1);
			OUT_PORT_n_576_3_r_11 IC_INSTANCE[ connected = "1"](P_inst_11.n_576_3_r_11 -> IN1);
			OUT_PORT_n_102_3_r_11 IC_INSTANCE[ connected = "1"](P_inst_11.n_102_3_r_11 -> IN1);
			OUT_PORT_n_547_3_r_11 IC_INSTANCE[ connected = "1"](P_inst_11.n_547_3_r_11 -> IN1);
			OUT_PORT_n_42_5_r_11 IC_INSTANCE[ connected = "1"](P_inst_11.n_42_5_r_11 -> IN1);
			OUT_PORT_G199_5_r_11 IC_INSTANCE[ connected = "1"](P_inst_11.G199_5_r_11 -> IN1);
		}
		del OUT_PORT_G199_1_r_11 IC_INSTANCE(P_inst_11.G199_1_r_11 -> IN1);
		del OUT_PORT_G214_1_r_11 IC_INSTANCE(P_inst_11.G214_1_r_11 -> IN1);
		del OUT_PORT_ACVQN1_2_r_11 IC_INSTANCE(P_inst_11.ACVQN1_2_r_11 -> IN1);
		del OUT_PORT_P6_2_r_11 IC_INSTANCE(P_inst_11.P6_2_r_11 -> IN1);
		del OUT_PORT_n_429_or_0_3_r_11 IC_INSTANCE(P_inst_11.n_429_or_0_3_r_11 -> IN1);
		del OUT_PORT_G78_3_r_11 IC_INSTANCE(P_inst_11.G78_3_r_11 -> IN1);
		del OUT_PORT_n_576_3_r_11 IC_INSTANCE(P_inst_11.n_576_3_r_11 -> IN1);
		del OUT_PORT_n_102_3_r_11 IC_INSTANCE(P_inst_11.n_102_3_r_11 -> IN1);
		del OUT_PORT_n_547_3_r_11 IC_INSTANCE(P_inst_11.n_547_3_r_11 -> IN1);
		del OUT_PORT_n_42_5_r_11 IC_INSTANCE(P_inst_11.n_42_5_r_11 -> IN1);
		del OUT_PORT_G199_5_r_11 IC_INSTANCE(P_inst_11.G199_5_r_11 -> IN1);
		del P_inst_11 PAT_11[connected = "1"](IN_PORT_IN_1_0_l_11.OUT1 -> IN_1_0_l_11 , IN_PORT_IN_2_0_l_11.OUT1 -> IN_2_0_l_11 , IN_PORT_IN_4_0_l_11.OUT1 -> IN_4_0_l_11 , IN_PORT_IN_1_1_l_11.OUT1 -> IN_1_1_l_11 , IN_PORT_IN_2_1_l_11.OUT1 -> IN_2_1_l_11 , IN_PORT_IN_3_1_l_11.OUT1 -> IN_3_1_l_11 , IN_PORT_IN_6_1_l_11.OUT1 -> IN_6_1_l_11 , IN_PORT_IN_1_5_l_11.OUT1 -> IN_1_5_l_11 , IN_PORT_IN_2_5_l_11.OUT1 -> IN_2_5_l_11 , IN_PORT_IN_3_5_l_11.OUT1 -> IN_3_5_l_11 , IN_PORT_IN_6_5_l_11.OUT1 -> IN_6_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_11 IC_INSTANCE[ connected = "1"](IN_IN_1_0_l_11.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_11 IC_INSTANCE[ connected = "1"](IN_IN_2_0_l_11.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_11 IC_INSTANCE[ connected = "1"](IN_IN_4_0_l_11.OUT1 -> IN1);
		del IN_PORT_IN_1_1_l_11 IC_INSTANCE[ connected = "1"](IN_IN_1_1_l_11.OUT1 -> IN1);
		del IN_PORT_IN_2_1_l_11 IC_INSTANCE[ connected = "1"](IN_IN_2_1_l_11.OUT1 -> IN1);
		del IN_PORT_IN_3_1_l_11 IC_INSTANCE[ connected = "1"](IN_IN_3_1_l_11.OUT1 -> IN1);
		del IN_PORT_IN_6_1_l_11 IC_INSTANCE[ connected = "1"](IN_IN_6_1_l_11.OUT1 -> IN1);
		del IN_PORT_IN_1_5_l_11 IC_INSTANCE[ connected = "1"](IN_IN_1_5_l_11.OUT1 -> IN1);
		del IN_PORT_IN_2_5_l_11 IC_INSTANCE[ connected = "1"](IN_IN_2_5_l_11.OUT1 -> IN1);
		del IN_PORT_IN_3_5_l_11 IC_INSTANCE[ connected = "1"](IN_IN_3_5_l_11.OUT1 -> IN1);
		del IN_PORT_IN_6_5_l_11 IC_INSTANCE[ connected = "1"](IN_IN_6_5_l_11.OUT1 -> IN1);
		add n1_1_r_11 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n3_5_l_11 GATE_NODE_N[ gateType = "NAND" , connected = "0"](IN_IN_2_5_l_11.OUT1 -> IN1, IN_IN_3_5_l_11.OUT1 -> IN2);
		add N3_5_l_11 GATE_NODE_N[ gateType = "AND" , connected = "0"](n3_5_l_11.OUT1 -> IN1, IN_IN_6_5_l_11.OUT1 -> IN2);
		add G199_5_l_11 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_l_11.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_11.OUT1 -> IN3);
		add n_42_5_l_11 GATE_NODE_N[ gateType = "NOR" , connected = "0"](IN_IN_1_5_l_11.OUT1 -> IN1, IN_IN_3_5_l_11.OUT1 -> IN2);
		add n13_3_r_11 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_42_5_l_11.OUT1 -> IN1, G199_5_l_11.OUT1 -> IN2);
		add n_102_3_r_11 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_42_5_l_11.OUT1 -> IN1);
		add G214_1_l_11 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_3_1_l_11.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_11.OUT1 -> IN3);
		add n12_3_r_11 GATE_NODE_N[ gateType = "NOT" , connected = "0"](G214_1_l_11.OUT1 -> IN1);
		add n11_3_r_11 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_42_5_l_11.OUT1 -> IN1, n12_3_r_11.OUT1 -> IN2);
		add n_547_3_r_11 GATE_NODE_N[ gateType = "NAND" , connected = "0"](G214_1_l_11.OUT1 -> IN1, n13_3_r_11.OUT1 -> IN2);
		add ACVQN1_2_r_11 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G214_1_l_11.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_11.OUT1 -> IN3);
		add n3_1_l_11 GATE_NODE_N[ gateType = "NAND" , connected = "0"](IN_IN_1_1_l_11.OUT1 -> IN1, IN_IN_2_1_l_11.OUT1 -> IN2);
		add N1_1_l_11 GATE_NODE_N[ gateType = "AND" , connected = "0"](n3_1_l_11.OUT1 -> IN1, IN_IN_6_1_l_11.OUT1 -> IN2);
		add G199_1_l_11 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_l_11.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_11.OUT1 -> IN3);
		add n_42_5_r_11 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G199_1_l_11.OUT1 -> IN1, G199_5_l_11.OUT1 -> IN2);
		add n_576_3_r_11 GATE_NODE_N[ gateType = "NAND" , connected = "0"](G199_1_l_11.OUT1 -> IN1, n11_3_r_11.OUT1 -> IN2);
		add ACVQN1_0_l_11 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_2_0_l_11.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_11.OUT1 -> IN3);
		add n_266_and_0_0_l_11 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN1_0_l_11.OUT1 -> IN1, IN_IN_4_0_l_11.OUT1 -> IN2);
		add P6_internal_2_r_11 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_266_and_0_0_l_11.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_11.OUT1 -> IN3);
		add P6_2_r_11 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_r_11.OUT1 -> IN1);
		add n3_1_r_11 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_266_and_0_0_l_11.OUT1 -> IN1, G199_1_l_11.OUT1 -> IN2);
		add N1_1_r_11 GATE_NODE_N[ gateType = "AND" , connected = "0"](G199_5_l_11.OUT1 -> IN1, n3_1_r_11.OUT1 -> IN2);
		add G199_1_r_11 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_r_11.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_11.OUT1 -> IN3);
		add ACVQN2_0_l_11 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_1_0_l_11.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_11.OUT1 -> IN3);
		add n3_5_r_11 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN2_0_l_11.OUT1 -> IN1, G199_5_l_11.OUT1 -> IN2);
		add N3_5_r_11 GATE_NODE_N[ gateType = "AND" , connected = "0"](G199_1_l_11.OUT1 -> IN1, n3_5_r_11.OUT1 -> IN2);
		add G199_5_r_11 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_r_11.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_11.OUT1 -> IN3);
		add n16_3_r_11 GATE_NODE_N[ gateType = "NOT" , connected = "0"](ACVQN2_0_l_11.OUT1 -> IN1);
		add n15_3_r_11 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_42_5_l_11.OUT1 -> IN1, n16_3_r_11.OUT1 -> IN2);
		add n14_3_r_11 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN2_0_l_11.OUT1 -> IN1, n15_3_r_11.OUT1 -> IN2);
		add n_431_3_r_11 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_266_and_0_0_l_11.OUT1 -> IN1, n14_3_r_11.OUT1 -> IN2);
		add G78_3_r_11 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_11.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_11.OUT1 -> IN3);
		add n_429_or_0_3_r_11 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN2_0_l_11.OUT1 -> IN1, n12_3_r_11.OUT1 -> IN2);
		add G214_1_r_11 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](ACVQN2_0_l_11.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_11.OUT1 -> IN3);
		add OUT_PORT_G199_1_r_11(G199_1_r_11.OUT1 -> IN1);
		add OUT_PORT_G214_1_r_11(G214_1_r_11.OUT1 -> IN1);
		add OUT_PORT_ACVQN1_2_r_11(ACVQN1_2_r_11.OUT1 -> IN1);
		add OUT_PORT_P6_2_r_11(P6_2_r_11.OUT1 -> IN1);
		add OUT_PORT_n_429_or_0_3_r_11(n_429_or_0_3_r_11.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_11(G78_3_r_11.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_11(n_576_3_r_11.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_11(n_102_3_r_11.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_11(n_547_3_r_11.OUT1 -> IN1);
		add OUT_PORT_n_42_5_r_11(n_42_5_r_11.OUT1 -> IN1);
		add OUT_PORT_G199_5_r_11(G199_5_r_11.OUT1 -> IN1);
	}

	rule primary_input_connected_pattern_substitute_12 {
		sub {
			IN_IN_1_0_l_12 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_0_l_12 IC_INSTANCE[ connected = "1"](IN_IN_1_0_l_12.OUT1 -> IN1);
			IN_IN_2_0_l_12 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_0_l_12 IC_INSTANCE[ connected = "1"](IN_IN_2_0_l_12.OUT1 -> IN1);
			IN_IN_4_0_l_12 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_4_0_l_12 IC_INSTANCE[ connected = "1"](IN_IN_4_0_l_12.OUT1 -> IN1);
			IN_IN_1_1_l_12 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_1_l_12 IC_INSTANCE[ connected = "1"](IN_IN_1_1_l_12.OUT1 -> IN1);
			IN_IN_2_1_l_12 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_1_l_12 IC_INSTANCE[ connected = "1"](IN_IN_2_1_l_12.OUT1 -> IN1);
			IN_IN_3_1_l_12 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_3_1_l_12 IC_INSTANCE[ connected = "1"](IN_IN_3_1_l_12.OUT1 -> IN1);
			IN_IN_6_1_l_12 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_6_1_l_12 IC_INSTANCE[ connected = "1"](IN_IN_6_1_l_12.OUT1 -> IN1);
			IN_IN_1_5_l_12 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_5_l_12 IC_INSTANCE[ connected = "1"](IN_IN_1_5_l_12.OUT1 -> IN1);
			IN_IN_2_5_l_12 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_5_l_12 IC_INSTANCE[ connected = "1"](IN_IN_2_5_l_12.OUT1 -> IN1);
			IN_IN_3_5_l_12 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_3_5_l_12 IC_INSTANCE[ connected = "1"](IN_IN_3_5_l_12.OUT1 -> IN1);
			IN_IN_6_5_l_12 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_6_5_l_12 IC_INSTANCE[ connected = "1"](IN_IN_6_5_l_12.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_12 PAT_12[connected = "1"](IN_PORT_IN_1_0_l_12.OUT1 -> IN_1_0_l_12 , IN_PORT_IN_2_0_l_12.OUT1 -> IN_2_0_l_12 , IN_PORT_IN_4_0_l_12.OUT1 -> IN_4_0_l_12 , IN_PORT_IN_1_1_l_12.OUT1 -> IN_1_1_l_12 , IN_PORT_IN_2_1_l_12.OUT1 -> IN_2_1_l_12 , IN_PORT_IN_3_1_l_12.OUT1 -> IN_3_1_l_12 , IN_PORT_IN_6_1_l_12.OUT1 -> IN_6_1_l_12 , IN_PORT_IN_1_5_l_12.OUT1 -> IN_1_5_l_12 , IN_PORT_IN_2_5_l_12.OUT1 -> IN_2_5_l_12 , IN_PORT_IN_3_5_l_12.OUT1 -> IN_3_5_l_12 , IN_PORT_IN_6_5_l_12.OUT1 -> IN_6_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_ACVQN2_0_r_12 IC_INSTANCE[ connected = "1"](P_inst_12.ACVQN2_0_r_12 -> IN1);
			OUT_PORT_n_266_and_0_0_r_12 IC_INSTANCE[ connected = "1"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
			OUT_PORT_G199_1_r_12 IC_INSTANCE[ connected = "1"](P_inst_12.G199_1_r_12 -> IN1);
			OUT_PORT_G214_1_r_12 IC_INSTANCE[ connected = "1"](P_inst_12.G214_1_r_12 -> IN1);
			OUT_PORT_n_429_or_0_3_r_12 IC_INSTANCE[ connected = "1"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
			OUT_PORT_G78_3_r_12 IC_INSTANCE[ connected = "1"](P_inst_12.G78_3_r_12 -> IN1);
			OUT_PORT_n_576_3_r_12 IC_INSTANCE[ connected = "1"](P_inst_12.n_576_3_r_12 -> IN1);
			OUT_PORT_n_102_3_r_12 IC_INSTANCE[ connected = "1"](P_inst_12.n_102_3_r_12 -> IN1);
			OUT_PORT_n_547_3_r_12 IC_INSTANCE[ connected = "1"](P_inst_12.n_547_3_r_12 -> IN1);
			OUT_PORT_n_42_5_r_12 IC_INSTANCE[ connected = "1"](P_inst_12.n_42_5_r_12 -> IN1);
			OUT_PORT_G199_5_r_12 IC_INSTANCE[ connected = "1"](P_inst_12.G199_5_r_12 -> IN1);
		}
		del OUT_PORT_ACVQN2_0_r_12 IC_INSTANCE(P_inst_12.ACVQN2_0_r_12 -> IN1);
		del OUT_PORT_n_266_and_0_0_r_12 IC_INSTANCE(P_inst_12.n_266_and_0_0_r_12 -> IN1);
		del OUT_PORT_G199_1_r_12 IC_INSTANCE(P_inst_12.G199_1_r_12 -> IN1);
		del OUT_PORT_G214_1_r_12 IC_INSTANCE(P_inst_12.G214_1_r_12 -> IN1);
		del OUT_PORT_n_429_or_0_3_r_12 IC_INSTANCE(P_inst_12.n_429_or_0_3_r_12 -> IN1);
		del OUT_PORT_G78_3_r_12 IC_INSTANCE(P_inst_12.G78_3_r_12 -> IN1);
		del OUT_PORT_n_576_3_r_12 IC_INSTANCE(P_inst_12.n_576_3_r_12 -> IN1);
		del OUT_PORT_n_102_3_r_12 IC_INSTANCE(P_inst_12.n_102_3_r_12 -> IN1);
		del OUT_PORT_n_547_3_r_12 IC_INSTANCE(P_inst_12.n_547_3_r_12 -> IN1);
		del OUT_PORT_n_42_5_r_12 IC_INSTANCE(P_inst_12.n_42_5_r_12 -> IN1);
		del OUT_PORT_G199_5_r_12 IC_INSTANCE(P_inst_12.G199_5_r_12 -> IN1);
		del P_inst_12 PAT_12[connected = "1"](IN_PORT_IN_1_0_l_12.OUT1 -> IN_1_0_l_12 , IN_PORT_IN_2_0_l_12.OUT1 -> IN_2_0_l_12 , IN_PORT_IN_4_0_l_12.OUT1 -> IN_4_0_l_12 , IN_PORT_IN_1_1_l_12.OUT1 -> IN_1_1_l_12 , IN_PORT_IN_2_1_l_12.OUT1 -> IN_2_1_l_12 , IN_PORT_IN_3_1_l_12.OUT1 -> IN_3_1_l_12 , IN_PORT_IN_6_1_l_12.OUT1 -> IN_6_1_l_12 , IN_PORT_IN_1_5_l_12.OUT1 -> IN_1_5_l_12 , IN_PORT_IN_2_5_l_12.OUT1 -> IN_2_5_l_12 , IN_PORT_IN_3_5_l_12.OUT1 -> IN_3_5_l_12 , IN_PORT_IN_6_5_l_12.OUT1 -> IN_6_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_12 IC_INSTANCE[ connected = "1"](IN_IN_1_0_l_12.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_12 IC_INSTANCE[ connected = "1"](IN_IN_2_0_l_12.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_12 IC_INSTANCE[ connected = "1"](IN_IN_4_0_l_12.OUT1 -> IN1);
		del IN_PORT_IN_1_1_l_12 IC_INSTANCE[ connected = "1"](IN_IN_1_1_l_12.OUT1 -> IN1);
		del IN_PORT_IN_2_1_l_12 IC_INSTANCE[ connected = "1"](IN_IN_2_1_l_12.OUT1 -> IN1);
		del IN_PORT_IN_3_1_l_12 IC_INSTANCE[ connected = "1"](IN_IN_3_1_l_12.OUT1 -> IN1);
		del IN_PORT_IN_6_1_l_12 IC_INSTANCE[ connected = "1"](IN_IN_6_1_l_12.OUT1 -> IN1);
		del IN_PORT_IN_1_5_l_12 IC_INSTANCE[ connected = "1"](IN_IN_1_5_l_12.OUT1 -> IN1);
		del IN_PORT_IN_2_5_l_12 IC_INSTANCE[ connected = "1"](IN_IN_2_5_l_12.OUT1 -> IN1);
		del IN_PORT_IN_3_5_l_12 IC_INSTANCE[ connected = "1"](IN_IN_3_5_l_12.OUT1 -> IN1);
		del IN_PORT_IN_6_5_l_12 IC_INSTANCE[ connected = "1"](IN_IN_6_5_l_12.OUT1 -> IN1);
		add n1_0_r_12 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n3_5_l_12 GATE_NODE_N[ gateType = "NAND" , connected = "0"](IN_IN_2_5_l_12.OUT1 -> IN1, IN_IN_3_5_l_12.OUT1 -> IN2);
		add N3_5_l_12 GATE_NODE_N[ gateType = "AND" , connected = "0"](n3_5_l_12.OUT1 -> IN1, IN_IN_6_5_l_12.OUT1 -> IN2);
		add G199_5_l_12 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_l_12.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_12.OUT1 -> IN3);
		add n_42_5_l_12 GATE_NODE_N[ gateType = "NOR" , connected = "0"](IN_IN_1_5_l_12.OUT1 -> IN1, IN_IN_3_5_l_12.OUT1 -> IN2);
		add G214_1_l_12 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_3_1_l_12.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_12.OUT1 -> IN3);
		add n3_1_r_12 GATE_NODE_N[ gateType = "NAND" , connected = "0"](G214_1_l_12.OUT1 -> IN1, n_42_5_l_12.OUT1 -> IN2);
		add G214_1_r_12 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G214_1_l_12.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_12.OUT1 -> IN3);
		add n3_1_l_12 GATE_NODE_N[ gateType = "NAND" , connected = "0"](IN_IN_1_1_l_12.OUT1 -> IN1, IN_IN_2_1_l_12.OUT1 -> IN2);
		add N1_1_l_12 GATE_NODE_N[ gateType = "AND" , connected = "0"](n3_1_l_12.OUT1 -> IN1, IN_IN_6_1_l_12.OUT1 -> IN2);
		add G199_1_l_12 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_l_12.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_12.OUT1 -> IN3);
		add n16_3_r_12 GATE_NODE_N[ gateType = "NOT" , connected = "0"](G199_1_l_12.OUT1 -> IN1);
		add n15_3_r_12 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G199_5_l_12.OUT1 -> IN1, n16_3_r_12.OUT1 -> IN2);
		add n14_3_r_12 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_42_5_l_12.OUT1 -> IN1, n15_3_r_12.OUT1 -> IN2);
		add N1_1_r_12 GATE_NODE_N[ gateType = "AND" , connected = "0"](G199_1_l_12.OUT1 -> IN1, n3_1_r_12.OUT1 -> IN2);
		add G199_1_r_12 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_r_12.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_12.OUT1 -> IN3);
		add ACVQN2_0_r_12 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G199_1_l_12.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_12.OUT1 -> IN3);
		add ACVQN1_0_l_12 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_2_0_l_12.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_12.OUT1 -> IN3);
		add n_266_and_0_0_l_12 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN1_0_l_12.OUT1 -> IN1, IN_IN_4_0_l_12.OUT1 -> IN2);
		add n3_5_r_12 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_266_and_0_0_l_12.OUT1 -> IN1, G199_1_l_12.OUT1 -> IN2);
		add n_42_5_r_12 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_266_and_0_0_l_12.OUT1 -> IN1, n_42_5_l_12.OUT1 -> IN2);
		add n12_3_r_12 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_266_and_0_0_l_12.OUT1 -> IN1);
		add n11_3_r_12 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G199_5_l_12.OUT1 -> IN1, n12_3_r_12.OUT1 -> IN2);
		add n_576_3_r_12 GATE_NODE_N[ gateType = "NAND" , connected = "0"](G214_1_l_12.OUT1 -> IN1, n11_3_r_12.OUT1 -> IN2);
		add n_429_or_0_3_r_12 GATE_NODE_N[ gateType = "NAND" , connected = "0"](G199_1_l_12.OUT1 -> IN1, n12_3_r_12.OUT1 -> IN2);
		add n_431_3_r_12 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_266_and_0_0_l_12.OUT1 -> IN1, n14_3_r_12.OUT1 -> IN2);
		add G78_3_r_12 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_12.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_12.OUT1 -> IN3);
		add ACVQN2_0_l_12 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_1_0_l_12.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_12.OUT1 -> IN3);
		add N3_5_r_12 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN2_0_l_12.OUT1 -> IN1, n3_5_r_12.OUT1 -> IN2);
		add G199_5_r_12 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_r_12.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_12.OUT1 -> IN3);
		add n13_3_r_12 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN2_0_l_12.OUT1 -> IN1, G199_5_l_12.OUT1 -> IN2);
		add n_547_3_r_12 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_266_and_0_0_l_12.OUT1 -> IN1, n13_3_r_12.OUT1 -> IN2);
		add n_102_3_r_12 GATE_NODE_N[ gateType = "NOT" , connected = "0"](ACVQN2_0_l_12.OUT1 -> IN1);
		add ACVQN1_0_r_12 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](ACVQN2_0_l_12.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_12.OUT1 -> IN3);
		add n_266_and_0_0_r_12 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN2_0_l_12.OUT1 -> IN1, ACVQN1_0_r_12.OUT1 -> IN2);
		add OUT_PORT_ACVQN2_0_r_12(ACVQN2_0_r_12.OUT1 -> IN1);
		add OUT_PORT_n_266_and_0_0_r_12(n_266_and_0_0_r_12.OUT1 -> IN1);
		add OUT_PORT_G199_1_r_12(G199_1_r_12.OUT1 -> IN1);
		add OUT_PORT_G214_1_r_12(G214_1_r_12.OUT1 -> IN1);
		add OUT_PORT_n_429_or_0_3_r_12(n_429_or_0_3_r_12.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_12(G78_3_r_12.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_12(n_576_3_r_12.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_12(n_102_3_r_12.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_12(n_547_3_r_12.OUT1 -> IN1);
		add OUT_PORT_n_42_5_r_12(n_42_5_r_12.OUT1 -> IN1);
		add OUT_PORT_G199_5_r_12(G199_5_r_12.OUT1 -> IN1);
	}

	rule primary_input_connected_pattern_substitute_13 {
		sub {
			IN_IN_1_2_l_13 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_2_l_13 IC_INSTANCE[ connected = "1"](IN_IN_1_2_l_13.OUT1 -> IN1);
			IN_IN_2_2_l_13 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_2_l_13 IC_INSTANCE[ connected = "1"](IN_IN_2_2_l_13.OUT1 -> IN1);
			IN_G1_3_l_13 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_G1_3_l_13 IC_INSTANCE[ connected = "1"](IN_G1_3_l_13.OUT1 -> IN1);
			IN_G2_3_l_13 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_G2_3_l_13 IC_INSTANCE[ connected = "1"](IN_G2_3_l_13.OUT1 -> IN1);
			IN_IN_2_3_l_13 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_3_l_13 IC_INSTANCE[ connected = "1"](IN_IN_2_3_l_13.OUT1 -> IN1);
			IN_IN_4_3_l_13 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_4_3_l_13 IC_INSTANCE[ connected = "1"](IN_IN_4_3_l_13.OUT1 -> IN1);
			IN_IN_5_3_l_13 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_5_3_l_13 IC_INSTANCE[ connected = "1"](IN_IN_5_3_l_13.OUT1 -> IN1);
			IN_IN_7_3_l_13 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_7_3_l_13 IC_INSTANCE[ connected = "1"](IN_IN_7_3_l_13.OUT1 -> IN1);
			IN_IN_8_3_l_13 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_8_3_l_13 IC_INSTANCE[ connected = "1"](IN_IN_8_3_l_13.OUT1 -> IN1);
			IN_IN_10_3_l_13 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_10_3_l_13 IC_INSTANCE[ connected = "1"](IN_IN_10_3_l_13.OUT1 -> IN1);
			IN_IN_11_3_l_13 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_11_3_l_13 IC_INSTANCE[ connected = "1"](IN_IN_11_3_l_13.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_13 PAT_13[connected = "1"](IN_PORT_IN_1_2_l_13.OUT1 -> IN_1_2_l_13 , IN_PORT_IN_2_2_l_13.OUT1 -> IN_2_2_l_13 , IN_PORT_G1_3_l_13.OUT1 -> G1_3_l_13 , IN_PORT_G2_3_l_13.OUT1 -> G2_3_l_13 , IN_PORT_IN_2_3_l_13.OUT1 -> IN_2_3_l_13 , IN_PORT_IN_4_3_l_13.OUT1 -> IN_4_3_l_13 , IN_PORT_IN_5_3_l_13.OUT1 -> IN_5_3_l_13 , IN_PORT_IN_7_3_l_13.OUT1 -> IN_7_3_l_13 , IN_PORT_IN_8_3_l_13.OUT1 -> IN_8_3_l_13 , IN_PORT_IN_10_3_l_13.OUT1 -> IN_10_3_l_13 , IN_PORT_IN_11_3_l_13.OUT1 -> IN_11_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_n_429_or_0_3_r_13 IC_INSTANCE[ connected = "1"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
			OUT_PORT_G78_3_r_13 IC_INSTANCE[ connected = "1"](P_inst_13.G78_3_r_13 -> IN1);
			OUT_PORT_n_576_3_r_13 IC_INSTANCE[ connected = "1"](P_inst_13.n_576_3_r_13 -> IN1);
			OUT_PORT_n_102_3_r_13 IC_INSTANCE[ connected = "1"](P_inst_13.n_102_3_r_13 -> IN1);
			OUT_PORT_n_547_3_r_13 IC_INSTANCE[ connected = "1"](P_inst_13.n_547_3_r_13 -> IN1);
			OUT_PORT_G42_4_r_13 IC_INSTANCE[ connected = "1"](P_inst_13.G42_4_r_13 -> IN1);
			OUT_PORT_n_572_4_r_13 IC_INSTANCE[ connected = "1"](P_inst_13.n_572_4_r_13 -> IN1);
			OUT_PORT_n_573_4_r_13 IC_INSTANCE[ connected = "1"](P_inst_13.n_573_4_r_13 -> IN1);
			OUT_PORT_n_549_4_r_13 IC_INSTANCE[ connected = "1"](P_inst_13.n_549_4_r_13 -> IN1);
			OUT_PORT_n_569_4_r_13 IC_INSTANCE[ connected = "1"](P_inst_13.n_569_4_r_13 -> IN1);
			OUT_PORT_n_452_4_r_13 IC_INSTANCE[ connected = "1"](P_inst_13.n_452_4_r_13 -> IN1);
		}
		del OUT_PORT_n_429_or_0_3_r_13 IC_INSTANCE(P_inst_13.n_429_or_0_3_r_13 -> IN1);
		del OUT_PORT_G78_3_r_13 IC_INSTANCE(P_inst_13.G78_3_r_13 -> IN1);
		del OUT_PORT_n_576_3_r_13 IC_INSTANCE(P_inst_13.n_576_3_r_13 -> IN1);
		del OUT_PORT_n_102_3_r_13 IC_INSTANCE(P_inst_13.n_102_3_r_13 -> IN1);
		del OUT_PORT_n_547_3_r_13 IC_INSTANCE(P_inst_13.n_547_3_r_13 -> IN1);
		del OUT_PORT_G42_4_r_13 IC_INSTANCE(P_inst_13.G42_4_r_13 -> IN1);
		del OUT_PORT_n_572_4_r_13 IC_INSTANCE(P_inst_13.n_572_4_r_13 -> IN1);
		del OUT_PORT_n_573_4_r_13 IC_INSTANCE(P_inst_13.n_573_4_r_13 -> IN1);
		del OUT_PORT_n_549_4_r_13 IC_INSTANCE(P_inst_13.n_549_4_r_13 -> IN1);
		del OUT_PORT_n_569_4_r_13 IC_INSTANCE(P_inst_13.n_569_4_r_13 -> IN1);
		del OUT_PORT_n_452_4_r_13 IC_INSTANCE(P_inst_13.n_452_4_r_13 -> IN1);
		del P_inst_13 PAT_13[connected = "1"](IN_PORT_IN_1_2_l_13.OUT1 -> IN_1_2_l_13 , IN_PORT_IN_2_2_l_13.OUT1 -> IN_2_2_l_13 , IN_PORT_G1_3_l_13.OUT1 -> G1_3_l_13 , IN_PORT_G2_3_l_13.OUT1 -> G2_3_l_13 , IN_PORT_IN_2_3_l_13.OUT1 -> IN_2_3_l_13 , IN_PORT_IN_4_3_l_13.OUT1 -> IN_4_3_l_13 , IN_PORT_IN_5_3_l_13.OUT1 -> IN_5_3_l_13 , IN_PORT_IN_7_3_l_13.OUT1 -> IN_7_3_l_13 , IN_PORT_IN_8_3_l_13.OUT1 -> IN_8_3_l_13 , IN_PORT_IN_10_3_l_13.OUT1 -> IN_10_3_l_13 , IN_PORT_IN_11_3_l_13.OUT1 -> IN_11_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_2_l_13 IC_INSTANCE[ connected = "1"](IN_IN_1_2_l_13.OUT1 -> IN1);
		del IN_PORT_IN_2_2_l_13 IC_INSTANCE[ connected = "1"](IN_IN_2_2_l_13.OUT1 -> IN1);
		del IN_PORT_G1_3_l_13 IC_INSTANCE[ connected = "1"](IN_G1_3_l_13.OUT1 -> IN1);
		del IN_PORT_G2_3_l_13 IC_INSTANCE[ connected = "1"](IN_G2_3_l_13.OUT1 -> IN1);
		del IN_PORT_IN_2_3_l_13 IC_INSTANCE[ connected = "1"](IN_IN_2_3_l_13.OUT1 -> IN1);
		del IN_PORT_IN_4_3_l_13 IC_INSTANCE[ connected = "1"](IN_IN_4_3_l_13.OUT1 -> IN1);
		del IN_PORT_IN_5_3_l_13 IC_INSTANCE[ connected = "1"](IN_IN_5_3_l_13.OUT1 -> IN1);
		del IN_PORT_IN_7_3_l_13 IC_INSTANCE[ connected = "1"](IN_IN_7_3_l_13.OUT1 -> IN1);
		del IN_PORT_IN_8_3_l_13 IC_INSTANCE[ connected = "1"](IN_IN_8_3_l_13.OUT1 -> IN1);
		del IN_PORT_IN_10_3_l_13 IC_INSTANCE[ connected = "1"](IN_IN_10_3_l_13.OUT1 -> IN1);
		del IN_PORT_IN_11_3_l_13 IC_INSTANCE[ connected = "1"](IN_IN_11_3_l_13.OUT1 -> IN1);
		add n2_3_r_13 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n12_3_l_13 GATE_NODE_N[ gateType = "NOT" , connected = "0"](IN_IN_5_3_l_13.OUT1 -> IN1);
		add n13_3_l_13 GATE_NODE_N[ gateType = "NOR" , connected = "0"](IN_G2_3_l_13.OUT1 -> IN1, IN_IN_10_3_l_13.OUT1 -> IN2);
		add n_547_3_l_13 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n13_3_l_13.OUT1 -> IN1, IN_IN_11_3_l_13.OUT1 -> IN2);
		add n11_3_l_13 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n12_3_l_13.OUT1 -> IN1, IN_G2_3_l_13.OUT1 -> IN2);
		add n_576_3_l_13 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n11_3_l_13.OUT1 -> IN1, IN_IN_7_3_l_13.OUT1 -> IN2);
		add n_102_3_l_13 GATE_NODE_N[ gateType = "NOT" , connected = "0"](IN_G2_3_l_13.OUT1 -> IN1);
		add n12_3_r_13 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_102_3_l_13.OUT1 -> IN1);
		add n16_3_l_13 GATE_NODE_N[ gateType = "NOT" , connected = "0"](IN_G1_3_l_13.OUT1 -> IN1);
		add n15_3_l_13 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n16_3_l_13.OUT1 -> IN1, IN_IN_4_3_l_13.OUT1 -> IN2);
		add n14_3_l_13 GATE_NODE_N[ gateType = "AND" , connected = "0"](n15_3_l_13.OUT1 -> IN1, IN_IN_2_3_l_13.OUT1 -> IN2);
		add n_431_3_l_13 GATE_NODE_N[ gateType = "OR" , connected = "0"](n14_3_l_13.OUT1 -> IN1, IN_IN_8_3_l_13.OUT1 -> IN2);
		add G78_3_l_13 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_l_13.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_13.OUT1 -> IN3);
		add n_429_or_0_3_l_13 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n12_3_l_13.OUT1 -> IN1, IN_G1_3_l_13.OUT1 -> IN2);
		add n_569_4_r_13 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_429_or_0_3_l_13.OUT1 -> IN1, G78_3_l_13.OUT1 -> IN2);
		add n16_3_r_13 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_429_or_0_3_l_13.OUT1 -> IN1);
		add n15_3_r_13 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G78_3_l_13.OUT1 -> IN1, n16_3_r_13.OUT1 -> IN2);
		add n14_3_r_13 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_102_3_l_13.OUT1 -> IN1, n15_3_r_13.OUT1 -> IN2);
		add n_429_or_0_3_r_13 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_429_or_0_3_l_13.OUT1 -> IN1, n12_3_r_13.OUT1 -> IN2);
		add ACVQN1_2_l_13 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_2_2_l_13.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_13.OUT1 -> IN3);
		add n_573_4_r_13 GATE_NODE_N[ gateType = "OR" , connected = "0"](ACVQN1_2_l_13.OUT1 -> IN1, G78_3_l_13.OUT1 -> IN2);
		add n13_3_r_13 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN1_2_l_13.OUT1 -> IN1, n_576_3_l_13.OUT1 -> IN2);
		add n11_3_r_13 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN1_2_l_13.OUT1 -> IN1, n12_3_r_13.OUT1 -> IN2);
		add n_576_3_r_13 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_547_3_l_13.OUT1 -> IN1, n11_3_r_13.OUT1 -> IN2);
		add n_431_3_r_13 GATE_NODE_N[ gateType = "OR" , connected = "0"](ACVQN1_2_l_13.OUT1 -> IN1, n14_3_r_13.OUT1 -> IN2);
		add G78_3_r_13 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_13.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_13.OUT1 -> IN3);
		add n_102_3_r_13 GATE_NODE_N[ gateType = "NOT" , connected = "0"](ACVQN1_2_l_13.OUT1 -> IN1);
		add P6_internal_2_l_13 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_1_2_l_13.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_13.OUT1 -> IN3);
		add P6_2_l_13 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_l_13.OUT1 -> IN1);
		add n4_4_r_13 GATE_NODE_N[ gateType = "NOR" , connected = "0"](P6_2_l_13.OUT1 -> IN1, n_547_3_l_13.OUT1 -> IN2);
		add G42_4_r_13 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n4_4_r_13.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_13.OUT1 -> IN3);
		add n_452_4_r_13 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN1_2_l_13.OUT1 -> IN1, P6_2_l_13.OUT1 -> IN2);
		add n_572_4_r_13 GATE_NODE_N[ gateType = "NOR" , connected = "0"](P6_2_l_13.OUT1 -> IN1, n_429_or_0_3_l_13.OUT1 -> IN2);
		add n_87_4_r_13 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_2_l_13.OUT1 -> IN1);
		add n7_4_r_13 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_576_3_l_13.OUT1 -> IN1, n_87_4_r_13.OUT1 -> IN2);
		add n_549_4_r_13 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_429_or_0_3_l_13.OUT1 -> IN1, n7_4_r_13.OUT1 -> IN2);
		add n_547_3_r_13 GATE_NODE_N[ gateType = "NAND" , connected = "0"](P6_2_l_13.OUT1 -> IN1, n13_3_r_13.OUT1 -> IN2);
		add OUT_PORT_n_429_or_0_3_r_13(n_429_or_0_3_r_13.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_13(G78_3_r_13.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_13(n_576_3_r_13.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_13(n_102_3_r_13.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_13(n_547_3_r_13.OUT1 -> IN1);
		add OUT_PORT_G42_4_r_13(G42_4_r_13.OUT1 -> IN1);
		add OUT_PORT_n_572_4_r_13(n_572_4_r_13.OUT1 -> IN1);
		add OUT_PORT_n_573_4_r_13(n_573_4_r_13.OUT1 -> IN1);
		add OUT_PORT_n_549_4_r_13(n_549_4_r_13.OUT1 -> IN1);
		add OUT_PORT_n_569_4_r_13(n_569_4_r_13.OUT1 -> IN1);
		add OUT_PORT_n_452_4_r_13(n_452_4_r_13.OUT1 -> IN1);
	}

	rule primary_input_connected_pattern_substitute_14 {
		sub {
			IN_IN_1_0_l_14 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_0_l_14 IC_INSTANCE[ connected = "1"](IN_IN_1_0_l_14.OUT1 -> IN1);
			IN_IN_2_0_l_14 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_0_l_14 IC_INSTANCE[ connected = "1"](IN_IN_2_0_l_14.OUT1 -> IN1);
			IN_IN_4_0_l_14 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_4_0_l_14 IC_INSTANCE[ connected = "1"](IN_IN_4_0_l_14.OUT1 -> IN1);
			IN_IN_1_1_l_14 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_1_l_14 IC_INSTANCE[ connected = "1"](IN_IN_1_1_l_14.OUT1 -> IN1);
			IN_IN_2_1_l_14 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_1_l_14 IC_INSTANCE[ connected = "1"](IN_IN_2_1_l_14.OUT1 -> IN1);
			IN_IN_3_1_l_14 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_3_1_l_14 IC_INSTANCE[ connected = "1"](IN_IN_3_1_l_14.OUT1 -> IN1);
			IN_IN_6_1_l_14 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_6_1_l_14 IC_INSTANCE[ connected = "1"](IN_IN_6_1_l_14.OUT1 -> IN1);
			IN_IN_1_5_l_14 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_1_5_l_14 IC_INSTANCE[ connected = "1"](IN_IN_1_5_l_14.OUT1 -> IN1);
			IN_IN_2_5_l_14 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_2_5_l_14 IC_INSTANCE[ connected = "1"](IN_IN_2_5_l_14.OUT1 -> IN1);
			IN_IN_3_5_l_14 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_3_5_l_14 IC_INSTANCE[ connected = "1"](IN_IN_3_5_l_14.OUT1 -> IN1);
			IN_IN_6_5_l_14 INPUT_G[ gateType = "INPUT" , connected = "1"];
			IN_PORT_IN_6_5_l_14 IC_INSTANCE[ connected = "1"](IN_IN_6_5_l_14.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_14 PAT_14[connected = "1"](IN_PORT_IN_1_0_l_14.OUT1 -> IN_1_0_l_14 , IN_PORT_IN_2_0_l_14.OUT1 -> IN_2_0_l_14 , IN_PORT_IN_4_0_l_14.OUT1 -> IN_4_0_l_14 , IN_PORT_IN_1_1_l_14.OUT1 -> IN_1_1_l_14 , IN_PORT_IN_2_1_l_14.OUT1 -> IN_2_1_l_14 , IN_PORT_IN_3_1_l_14.OUT1 -> IN_3_1_l_14 , IN_PORT_IN_6_1_l_14.OUT1 -> IN_6_1_l_14 , IN_PORT_IN_1_5_l_14.OUT1 -> IN_1_5_l_14 , IN_PORT_IN_2_5_l_14.OUT1 -> IN_2_5_l_14 , IN_PORT_IN_3_5_l_14.OUT1 -> IN_3_5_l_14 , IN_PORT_IN_6_5_l_14.OUT1 -> IN_6_5_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_ACVQN2_0_r_14 IC_INSTANCE[ connected = "1"](P_inst_14.ACVQN2_0_r_14 -> IN1);
			OUT_PORT_n_266_and_0_0_r_14 IC_INSTANCE[ connected = "1"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
			OUT_PORT_G199_1_r_14 IC_INSTANCE[ connected = "1"](P_inst_14.G199_1_r_14 -> IN1);
			OUT_PORT_G214_1_r_14 IC_INSTANCE[ connected = "1"](P_inst_14.G214_1_r_14 -> IN1);
			OUT_PORT_ACVQN1_2_r_14 IC_INSTANCE[ connected = "1"](P_inst_14.ACVQN1_2_r_14 -> IN1);
			OUT_PORT_P6_2_r_14 IC_INSTANCE[ connected = "1"](P_inst_14.P6_2_r_14 -> IN1);
			OUT_PORT_n_429_or_0_3_r_14 IC_INSTANCE[ connected = "1"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
			OUT_PORT_G78_3_r_14 IC_INSTANCE[ connected = "1"](P_inst_14.G78_3_r_14 -> IN1);
			OUT_PORT_n_576_3_r_14 IC_INSTANCE[ connected = "1"](P_inst_14.n_576_3_r_14 -> IN1);
			OUT_PORT_n_102_3_r_14 IC_INSTANCE[ connected = "1"](P_inst_14.n_102_3_r_14 -> IN1);
			OUT_PORT_n_547_3_r_14 IC_INSTANCE[ connected = "1"](P_inst_14.n_547_3_r_14 -> IN1);
		}
		del OUT_PORT_ACVQN2_0_r_14 IC_INSTANCE(P_inst_14.ACVQN2_0_r_14 -> IN1);
		del OUT_PORT_n_266_and_0_0_r_14 IC_INSTANCE(P_inst_14.n_266_and_0_0_r_14 -> IN1);
		del OUT_PORT_G199_1_r_14 IC_INSTANCE(P_inst_14.G199_1_r_14 -> IN1);
		del OUT_PORT_G214_1_r_14 IC_INSTANCE(P_inst_14.G214_1_r_14 -> IN1);
		del OUT_PORT_ACVQN1_2_r_14 IC_INSTANCE(P_inst_14.ACVQN1_2_r_14 -> IN1);
		del OUT_PORT_P6_2_r_14 IC_INSTANCE(P_inst_14.P6_2_r_14 -> IN1);
		del OUT_PORT_n_429_or_0_3_r_14 IC_INSTANCE(P_inst_14.n_429_or_0_3_r_14 -> IN1);
		del OUT_PORT_G78_3_r_14 IC_INSTANCE(P_inst_14.G78_3_r_14 -> IN1);
		del OUT_PORT_n_576_3_r_14 IC_INSTANCE(P_inst_14.n_576_3_r_14 -> IN1);
		del OUT_PORT_n_102_3_r_14 IC_INSTANCE(P_inst_14.n_102_3_r_14 -> IN1);
		del OUT_PORT_n_547_3_r_14 IC_INSTANCE(P_inst_14.n_547_3_r_14 -> IN1);
		del P_inst_14 PAT_14[connected = "1"](IN_PORT_IN_1_0_l_14.OUT1 -> IN_1_0_l_14 , IN_PORT_IN_2_0_l_14.OUT1 -> IN_2_0_l_14 , IN_PORT_IN_4_0_l_14.OUT1 -> IN_4_0_l_14 , IN_PORT_IN_1_1_l_14.OUT1 -> IN_1_1_l_14 , IN_PORT_IN_2_1_l_14.OUT1 -> IN_2_1_l_14 , IN_PORT_IN_3_1_l_14.OUT1 -> IN_3_1_l_14 , IN_PORT_IN_6_1_l_14.OUT1 -> IN_6_1_l_14 , IN_PORT_IN_1_5_l_14.OUT1 -> IN_1_5_l_14 , IN_PORT_IN_2_5_l_14.OUT1 -> IN_2_5_l_14 , IN_PORT_IN_3_5_l_14.OUT1 -> IN_3_5_l_14 , IN_PORT_IN_6_5_l_14.OUT1 -> IN_6_5_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_14 IC_INSTANCE[ connected = "1"](IN_IN_1_0_l_14.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_14 IC_INSTANCE[ connected = "1"](IN_IN_2_0_l_14.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_14 IC_INSTANCE[ connected = "1"](IN_IN_4_0_l_14.OUT1 -> IN1);
		del IN_PORT_IN_1_1_l_14 IC_INSTANCE[ connected = "1"](IN_IN_1_1_l_14.OUT1 -> IN1);
		del IN_PORT_IN_2_1_l_14 IC_INSTANCE[ connected = "1"](IN_IN_2_1_l_14.OUT1 -> IN1);
		del IN_PORT_IN_3_1_l_14 IC_INSTANCE[ connected = "1"](IN_IN_3_1_l_14.OUT1 -> IN1);
		del IN_PORT_IN_6_1_l_14 IC_INSTANCE[ connected = "1"](IN_IN_6_1_l_14.OUT1 -> IN1);
		del IN_PORT_IN_1_5_l_14 IC_INSTANCE[ connected = "1"](IN_IN_1_5_l_14.OUT1 -> IN1);
		del IN_PORT_IN_2_5_l_14 IC_INSTANCE[ connected = "1"](IN_IN_2_5_l_14.OUT1 -> IN1);
		del IN_PORT_IN_3_5_l_14 IC_INSTANCE[ connected = "1"](IN_IN_3_5_l_14.OUT1 -> IN1);
		del IN_PORT_IN_6_5_l_14 IC_INSTANCE[ connected = "1"](IN_IN_6_5_l_14.OUT1 -> IN1);
		add n1_0_r_14 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n3_5_l_14 GATE_NODE_N[ gateType = "NAND" , connected = "0"](IN_IN_2_5_l_14.OUT1 -> IN1, IN_IN_3_5_l_14.OUT1 -> IN2);
		add N3_5_l_14 GATE_NODE_N[ gateType = "AND" , connected = "0"](n3_5_l_14.OUT1 -> IN1, IN_IN_6_5_l_14.OUT1 -> IN2);
		add G199_5_l_14 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_l_14.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_14.OUT1 -> IN3);
		add n_102_3_r_14 GATE_NODE_N[ gateType = "NOT" , connected = "0"](G199_5_l_14.OUT1 -> IN1);
		add P6_internal_2_r_14 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G199_5_l_14.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_14.OUT1 -> IN3);
		add P6_2_r_14 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_r_14.OUT1 -> IN1);
		add n_42_5_l_14 GATE_NODE_N[ gateType = "NOR" , connected = "0"](IN_IN_1_5_l_14.OUT1 -> IN1, IN_IN_3_5_l_14.OUT1 -> IN2);
		add n12_3_r_14 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_42_5_l_14.OUT1 -> IN1);
		add n11_3_r_14 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G199_5_l_14.OUT1 -> IN1, n12_3_r_14.OUT1 -> IN2);
		add G214_1_l_14 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_3_1_l_14.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_14.OUT1 -> IN3);
		add n16_3_r_14 GATE_NODE_N[ gateType = "NOT" , connected = "0"](G214_1_l_14.OUT1 -> IN1);
		add n_429_or_0_3_r_14 GATE_NODE_N[ gateType = "NAND" , connected = "0"](G214_1_l_14.OUT1 -> IN1, n12_3_r_14.OUT1 -> IN2);
		add ACVQN1_0_r_14 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G214_1_l_14.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_14.OUT1 -> IN3);
		add n_266_and_0_0_r_14 GATE_NODE_N[ gateType = "AND" , connected = "0"](G199_5_l_14.OUT1 -> IN1, ACVQN1_0_r_14.OUT1 -> IN2);
		add n3_1_l_14 GATE_NODE_N[ gateType = "NAND" , connected = "0"](IN_IN_1_1_l_14.OUT1 -> IN1, IN_IN_2_1_l_14.OUT1 -> IN2);
		add N1_1_l_14 GATE_NODE_N[ gateType = "AND" , connected = "0"](n3_1_l_14.OUT1 -> IN1, IN_IN_6_1_l_14.OUT1 -> IN2);
		add G199_1_l_14 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_l_14.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_14.OUT1 -> IN3);
		add n15_3_r_14 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G199_1_l_14.OUT1 -> IN1, n16_3_r_14.OUT1 -> IN2);
		add n14_3_r_14 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_42_5_l_14.OUT1 -> IN1, n15_3_r_14.OUT1 -> IN2);
		add n13_3_r_14 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G199_1_l_14.OUT1 -> IN1, G199_5_l_14.OUT1 -> IN2);
		add G214_1_r_14 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G199_1_l_14.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_14.OUT1 -> IN3);
		add ACVQN1_0_l_14 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_2_0_l_14.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_14.OUT1 -> IN3);
		add n_266_and_0_0_l_14 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN1_0_l_14.OUT1 -> IN1, IN_IN_4_0_l_14.OUT1 -> IN2);
		add n_431_3_r_14 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_266_and_0_0_l_14.OUT1 -> IN1, n14_3_r_14.OUT1 -> IN2);
		add G78_3_r_14 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_14.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_14.OUT1 -> IN3);
		add n_547_3_r_14 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_266_and_0_0_l_14.OUT1 -> IN1, n13_3_r_14.OUT1 -> IN2);
		add ACVQN2_0_r_14 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_266_and_0_0_l_14.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_14.OUT1 -> IN3);
		add ACVQN2_0_l_14 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](IN_IN_1_0_l_14.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_14.OUT1 -> IN3);
		add n_576_3_r_14 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN2_0_l_14.OUT1 -> IN1, n11_3_r_14.OUT1 -> IN2);
		add ACVQN1_2_r_14 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](ACVQN2_0_l_14.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_14.OUT1 -> IN3);
		add n3_1_r_14 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN2_0_l_14.OUT1 -> IN1, n_42_5_l_14.OUT1 -> IN2);
		add N1_1_r_14 GATE_NODE_N[ gateType = "AND" , connected = "0"](G214_1_l_14.OUT1 -> IN1, n3_1_r_14.OUT1 -> IN2);
		add G199_1_r_14 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_r_14.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_14.OUT1 -> IN3);
		add OUT_PORT_ACVQN2_0_r_14(ACVQN2_0_r_14.OUT1 -> IN1);
		add OUT_PORT_n_266_and_0_0_r_14(n_266_and_0_0_r_14.OUT1 -> IN1);
		add OUT_PORT_G199_1_r_14(G199_1_r_14.OUT1 -> IN1);
		add OUT_PORT_G214_1_r_14(G214_1_r_14.OUT1 -> IN1);
		add OUT_PORT_ACVQN1_2_r_14(ACVQN1_2_r_14.OUT1 -> IN1);
		add OUT_PORT_P6_2_r_14(P6_2_r_14.OUT1 -> IN1);
		add OUT_PORT_n_429_or_0_3_r_14(n_429_or_0_3_r_14.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_14(G78_3_r_14.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_14(n_576_3_r_14.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_14(n_102_3_r_14.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_14(n_547_3_r_14.OUT1 -> IN1);
	}

	rule pattern_substitute_0 {
		sub {
			GATE_IN_1_0_l_0 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_0_l_0 IC_INSTANCE[ connected = "1"](GATE_IN_1_0_l_0.OUT1 -> IN1);
			GATE_IN_2_0_l_0 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_0_l_0 IC_INSTANCE[ connected = "1"](GATE_IN_2_0_l_0.OUT1 -> IN1);
			GATE_IN_4_0_l_0 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_4_0_l_0 IC_INSTANCE[ connected = "1"](GATE_IN_4_0_l_0.OUT1 -> IN1);
			GATE_IN_1_1_l_0 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_1_l_0 IC_INSTANCE[ connected = "1"](GATE_IN_1_1_l_0.OUT1 -> IN1);
			GATE_IN_2_1_l_0 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_1_l_0 IC_INSTANCE[ connected = "1"](GATE_IN_2_1_l_0.OUT1 -> IN1);
			GATE_IN_3_1_l_0 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_3_1_l_0 IC_INSTANCE[ connected = "1"](GATE_IN_3_1_l_0.OUT1 -> IN1);
			GATE_IN_6_1_l_0 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_6_1_l_0 IC_INSTANCE[ connected = "1"](GATE_IN_6_1_l_0.OUT1 -> IN1);
			GATE_IN_1_5_l_0 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_5_l_0 IC_INSTANCE[ connected = "1"](GATE_IN_1_5_l_0.OUT1 -> IN1);
			GATE_IN_2_5_l_0 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_5_l_0 IC_INSTANCE[ connected = "1"](GATE_IN_2_5_l_0.OUT1 -> IN1);
			GATE_IN_3_5_l_0 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_3_5_l_0 IC_INSTANCE[ connected = "1"](GATE_IN_3_5_l_0.OUT1 -> IN1);
			GATE_IN_6_5_l_0 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_6_5_l_0 IC_INSTANCE[ connected = "1"](GATE_IN_6_5_l_0.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_0 PAT_0[connected = "1"](IN_PORT_IN_1_0_l_0.OUT1 -> IN_1_0_l_0 , IN_PORT_IN_2_0_l_0.OUT1 -> IN_2_0_l_0 , IN_PORT_IN_4_0_l_0.OUT1 -> IN_4_0_l_0 , IN_PORT_IN_1_1_l_0.OUT1 -> IN_1_1_l_0 , IN_PORT_IN_2_1_l_0.OUT1 -> IN_2_1_l_0 , IN_PORT_IN_3_1_l_0.OUT1 -> IN_3_1_l_0 , IN_PORT_IN_6_1_l_0.OUT1 -> IN_6_1_l_0 , IN_PORT_IN_1_5_l_0.OUT1 -> IN_1_5_l_0 , IN_PORT_IN_2_5_l_0.OUT1 -> IN_2_5_l_0 , IN_PORT_IN_3_5_l_0.OUT1 -> IN_3_5_l_0 , IN_PORT_IN_6_5_l_0.OUT1 -> IN_6_5_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_n_429_or_0_3_r_0 IC_INSTANCE[ connected = "1"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
			OUT_PORT_G78_3_r_0 IC_INSTANCE[ connected = "1"](P_inst_0.G78_3_r_0 -> IN1);
			OUT_PORT_n_576_3_r_0 IC_INSTANCE[ connected = "1"](P_inst_0.n_576_3_r_0 -> IN1);
			OUT_PORT_n_102_3_r_0 IC_INSTANCE[ connected = "1"](P_inst_0.n_102_3_r_0 -> IN1);
			OUT_PORT_n_547_3_r_0 IC_INSTANCE[ connected = "1"](P_inst_0.n_547_3_r_0 -> IN1);
			OUT_PORT_G42_4_r_0 IC_INSTANCE[ connected = "1"](P_inst_0.G42_4_r_0 -> IN1);
			OUT_PORT_n_572_4_r_0 IC_INSTANCE[ connected = "1"](P_inst_0.n_572_4_r_0 -> IN1);
			OUT_PORT_n_573_4_r_0 IC_INSTANCE[ connected = "1"](P_inst_0.n_573_4_r_0 -> IN1);
			OUT_PORT_n_549_4_r_0 IC_INSTANCE[ connected = "1"](P_inst_0.n_549_4_r_0 -> IN1);
			OUT_PORT_n_569_4_r_0 IC_INSTANCE[ connected = "1"](P_inst_0.n_569_4_r_0 -> IN1);
			OUT_PORT_n_452_4_r_0 IC_INSTANCE[ connected = "1"](P_inst_0.n_452_4_r_0 -> IN1);
		}
		del OUT_PORT_n_429_or_0_3_r_0 IC_INSTANCE(P_inst_0.n_429_or_0_3_r_0 -> IN1);
		del OUT_PORT_G78_3_r_0 IC_INSTANCE(P_inst_0.G78_3_r_0 -> IN1);
		del OUT_PORT_n_576_3_r_0 IC_INSTANCE(P_inst_0.n_576_3_r_0 -> IN1);
		del OUT_PORT_n_102_3_r_0 IC_INSTANCE(P_inst_0.n_102_3_r_0 -> IN1);
		del OUT_PORT_n_547_3_r_0 IC_INSTANCE(P_inst_0.n_547_3_r_0 -> IN1);
		del OUT_PORT_G42_4_r_0 IC_INSTANCE(P_inst_0.G42_4_r_0 -> IN1);
		del OUT_PORT_n_572_4_r_0 IC_INSTANCE(P_inst_0.n_572_4_r_0 -> IN1);
		del OUT_PORT_n_573_4_r_0 IC_INSTANCE(P_inst_0.n_573_4_r_0 -> IN1);
		del OUT_PORT_n_549_4_r_0 IC_INSTANCE(P_inst_0.n_549_4_r_0 -> IN1);
		del OUT_PORT_n_569_4_r_0 IC_INSTANCE(P_inst_0.n_569_4_r_0 -> IN1);
		del OUT_PORT_n_452_4_r_0 IC_INSTANCE(P_inst_0.n_452_4_r_0 -> IN1);
		del P_inst_0 PAT_0[connected = "1"](IN_PORT_IN_1_0_l_0.OUT1 -> IN_1_0_l_0 , IN_PORT_IN_2_0_l_0.OUT1 -> IN_2_0_l_0 , IN_PORT_IN_4_0_l_0.OUT1 -> IN_4_0_l_0 , IN_PORT_IN_1_1_l_0.OUT1 -> IN_1_1_l_0 , IN_PORT_IN_2_1_l_0.OUT1 -> IN_2_1_l_0 , IN_PORT_IN_3_1_l_0.OUT1 -> IN_3_1_l_0 , IN_PORT_IN_6_1_l_0.OUT1 -> IN_6_1_l_0 , IN_PORT_IN_1_5_l_0.OUT1 -> IN_1_5_l_0 , IN_PORT_IN_2_5_l_0.OUT1 -> IN_2_5_l_0 , IN_PORT_IN_3_5_l_0.OUT1 -> IN_3_5_l_0 , IN_PORT_IN_6_5_l_0.OUT1 -> IN_6_5_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_0 IC_INSTANCE[ connected = "1"](GATE_IN_1_0_l_0.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_0 IC_INSTANCE[ connected = "1"](GATE_IN_2_0_l_0.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_0 IC_INSTANCE[ connected = "1"](GATE_IN_4_0_l_0.OUT1 -> IN1);
		del IN_PORT_IN_1_1_l_0 IC_INSTANCE[ connected = "1"](GATE_IN_1_1_l_0.OUT1 -> IN1);
		del IN_PORT_IN_2_1_l_0 IC_INSTANCE[ connected = "1"](GATE_IN_2_1_l_0.OUT1 -> IN1);
		del IN_PORT_IN_3_1_l_0 IC_INSTANCE[ connected = "1"](GATE_IN_3_1_l_0.OUT1 -> IN1);
		del IN_PORT_IN_6_1_l_0 IC_INSTANCE[ connected = "1"](GATE_IN_6_1_l_0.OUT1 -> IN1);
		del IN_PORT_IN_1_5_l_0 IC_INSTANCE[ connected = "1"](GATE_IN_1_5_l_0.OUT1 -> IN1);
		del IN_PORT_IN_2_5_l_0 IC_INSTANCE[ connected = "1"](GATE_IN_2_5_l_0.OUT1 -> IN1);
		del IN_PORT_IN_3_5_l_0 IC_INSTANCE[ connected = "1"](GATE_IN_3_5_l_0.OUT1 -> IN1);
		del IN_PORT_IN_6_5_l_0 IC_INSTANCE[ connected = "1"](GATE_IN_6_5_l_0.OUT1 -> IN1);
		add n2_3_r_0 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n3_5_l_0 GATE_NODE_N[ gateType = "NAND" , connected = "0"](GATE_IN_2_5_l_0.OUT1 -> IN1, GATE_IN_3_5_l_0.OUT1 -> IN2);
		add N3_5_l_0 GATE_NODE_N[ gateType = "AND" , connected = "0"](n3_5_l_0.OUT1 -> IN1, GATE_IN_6_5_l_0.OUT1 -> IN2);
		add G199_5_l_0 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_l_0.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_0.OUT1 -> IN3);
		add n_87_4_r_0 GATE_NODE_N[ gateType = "NOT" , connected = "0"](G199_5_l_0.OUT1 -> IN1);
		add n_42_5_l_0 GATE_NODE_N[ gateType = "NOR" , connected = "0"](GATE_IN_1_5_l_0.OUT1 -> IN1, GATE_IN_3_5_l_0.OUT1 -> IN2);
		add n_573_4_r_0 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_42_5_l_0.OUT1 -> IN1, G199_5_l_0.OUT1 -> IN2);
		add n_102_3_r_0 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_42_5_l_0.OUT1 -> IN1);
		add G214_1_l_0 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_3_1_l_0.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_0.OUT1 -> IN3);
		add n13_3_r_0 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G214_1_l_0.OUT1 -> IN1, n_42_5_l_0.OUT1 -> IN2);
		add n3_1_l_0 GATE_NODE_N[ gateType = "NAND" , connected = "0"](GATE_IN_1_1_l_0.OUT1 -> IN1, GATE_IN_2_1_l_0.OUT1 -> IN2);
		add N1_1_l_0 GATE_NODE_N[ gateType = "AND" , connected = "0"](n3_1_l_0.OUT1 -> IN1, GATE_IN_6_1_l_0.OUT1 -> IN2);
		add G199_1_l_0 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_l_0.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_0.OUT1 -> IN3);
		add n_572_4_r_0 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G199_1_l_0.OUT1 -> IN1, G199_5_l_0.OUT1 -> IN2);
		add n12_3_r_0 GATE_NODE_N[ gateType = "NOT" , connected = "0"](G199_1_l_0.OUT1 -> IN1);
		add n11_3_r_0 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G214_1_l_0.OUT1 -> IN1, n12_3_r_0.OUT1 -> IN2);
		add ACVQN1_0_l_0 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_2_0_l_0.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_0.OUT1 -> IN3);
		add n_266_and_0_0_l_0 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN1_0_l_0.OUT1 -> IN1, GATE_IN_4_0_l_0.OUT1 -> IN2);
		add n_569_4_r_0 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_266_and_0_0_l_0.OUT1 -> IN1, n_42_5_l_0.OUT1 -> IN2);
		add n_576_3_r_0 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_266_and_0_0_l_0.OUT1 -> IN1, n11_3_r_0.OUT1 -> IN2);
		add ACVQN2_0_l_0 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_1_0_l_0.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_0.OUT1 -> IN3);
		add n7_4_r_0 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN2_0_l_0.OUT1 -> IN1, n_87_4_r_0.OUT1 -> IN2);
		add n_549_4_r_0 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_266_and_0_0_l_0.OUT1 -> IN1, n7_4_r_0.OUT1 -> IN2);
		add n4_4_r_0 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN2_0_l_0.OUT1 -> IN1, G214_1_l_0.OUT1 -> IN2);
		add G42_4_r_0 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n4_4_r_0.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_0.OUT1 -> IN3);
		add n_452_4_r_0 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN2_0_l_0.OUT1 -> IN1, G199_5_l_0.OUT1 -> IN2);
		add n16_3_r_0 GATE_NODE_N[ gateType = "NOT" , connected = "0"](ACVQN2_0_l_0.OUT1 -> IN1);
		add n15_3_r_0 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G199_1_l_0.OUT1 -> IN1, n16_3_r_0.OUT1 -> IN2);
		add n14_3_r_0 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_42_5_l_0.OUT1 -> IN1, n15_3_r_0.OUT1 -> IN2);
		add n_431_3_r_0 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_266_and_0_0_l_0.OUT1 -> IN1, n14_3_r_0.OUT1 -> IN2);
		add G78_3_r_0 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_0.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_0.OUT1 -> IN3);
		add n_547_3_r_0 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN2_0_l_0.OUT1 -> IN1, n13_3_r_0.OUT1 -> IN2);
		add n_429_or_0_3_r_0 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN2_0_l_0.OUT1 -> IN1, n12_3_r_0.OUT1 -> IN2);
		add OUT_PORT_n_429_or_0_3_r_0(n_429_or_0_3_r_0.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_0(G78_3_r_0.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_0(n_576_3_r_0.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_0(n_102_3_r_0.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_0(n_547_3_r_0.OUT1 -> IN1);
		add OUT_PORT_G42_4_r_0(G42_4_r_0.OUT1 -> IN1);
		add OUT_PORT_n_572_4_r_0(n_572_4_r_0.OUT1 -> IN1);
		add OUT_PORT_n_573_4_r_0(n_573_4_r_0.OUT1 -> IN1);
		add OUT_PORT_n_549_4_r_0(n_549_4_r_0.OUT1 -> IN1);
		add OUT_PORT_n_569_4_r_0(n_569_4_r_0.OUT1 -> IN1);
		add OUT_PORT_n_452_4_r_0(n_452_4_r_0.OUT1 -> IN1);
	}

	rule pattern_substitute_1 {
		sub {
			GATE_IN_1_2_l_1 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_2_l_1 IC_INSTANCE[ connected = "1"](GATE_IN_1_2_l_1.OUT1 -> IN1);
			GATE_IN_2_2_l_1 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_2_l_1 IC_INSTANCE[ connected = "1"](GATE_IN_2_2_l_1.OUT1 -> IN1);
			GATE_G1_3_l_1 GATE_NODE_N[ connected = "0"];
			IN_PORT_G1_3_l_1 IC_INSTANCE[ connected = "1"](GATE_G1_3_l_1.OUT1 -> IN1);
			GATE_G2_3_l_1 GATE_NODE_N[ connected = "0"];
			IN_PORT_G2_3_l_1 IC_INSTANCE[ connected = "1"](GATE_G2_3_l_1.OUT1 -> IN1);
			GATE_IN_2_3_l_1 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_3_l_1 IC_INSTANCE[ connected = "1"](GATE_IN_2_3_l_1.OUT1 -> IN1);
			GATE_IN_4_3_l_1 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_4_3_l_1 IC_INSTANCE[ connected = "1"](GATE_IN_4_3_l_1.OUT1 -> IN1);
			GATE_IN_5_3_l_1 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_5_3_l_1 IC_INSTANCE[ connected = "1"](GATE_IN_5_3_l_1.OUT1 -> IN1);
			GATE_IN_7_3_l_1 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_7_3_l_1 IC_INSTANCE[ connected = "1"](GATE_IN_7_3_l_1.OUT1 -> IN1);
			GATE_IN_8_3_l_1 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_8_3_l_1 IC_INSTANCE[ connected = "1"](GATE_IN_8_3_l_1.OUT1 -> IN1);
			GATE_IN_10_3_l_1 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_10_3_l_1 IC_INSTANCE[ connected = "1"](GATE_IN_10_3_l_1.OUT1 -> IN1);
			GATE_IN_11_3_l_1 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_11_3_l_1 IC_INSTANCE[ connected = "1"](GATE_IN_11_3_l_1.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_1 PAT_1[connected = "1"](IN_PORT_IN_1_2_l_1.OUT1 -> IN_1_2_l_1 , IN_PORT_IN_2_2_l_1.OUT1 -> IN_2_2_l_1 , IN_PORT_G1_3_l_1.OUT1 -> G1_3_l_1 , IN_PORT_G2_3_l_1.OUT1 -> G2_3_l_1 , IN_PORT_IN_2_3_l_1.OUT1 -> IN_2_3_l_1 , IN_PORT_IN_4_3_l_1.OUT1 -> IN_4_3_l_1 , IN_PORT_IN_5_3_l_1.OUT1 -> IN_5_3_l_1 , IN_PORT_IN_7_3_l_1.OUT1 -> IN_7_3_l_1 , IN_PORT_IN_8_3_l_1.OUT1 -> IN_8_3_l_1 , IN_PORT_IN_10_3_l_1.OUT1 -> IN_10_3_l_1 , IN_PORT_IN_11_3_l_1.OUT1 -> IN_11_3_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_ACVQN2_0_r_1 IC_INSTANCE[ connected = "1"](P_inst_1.ACVQN2_0_r_1 -> IN1);
			OUT_PORT_n_266_and_0_0_r_1 IC_INSTANCE[ connected = "1"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
			OUT_PORT_G199_1_r_1 IC_INSTANCE[ connected = "1"](P_inst_1.G199_1_r_1 -> IN1);
			OUT_PORT_G214_1_r_1 IC_INSTANCE[ connected = "1"](P_inst_1.G214_1_r_1 -> IN1);
			OUT_PORT_ACVQN1_2_r_1 IC_INSTANCE[ connected = "1"](P_inst_1.ACVQN1_2_r_1 -> IN1);
			OUT_PORT_P6_2_r_1 IC_INSTANCE[ connected = "1"](P_inst_1.P6_2_r_1 -> IN1);
			OUT_PORT_n_429_or_0_3_r_1 IC_INSTANCE[ connected = "1"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
			OUT_PORT_G78_3_r_1 IC_INSTANCE[ connected = "1"](P_inst_1.G78_3_r_1 -> IN1);
			OUT_PORT_n_576_3_r_1 IC_INSTANCE[ connected = "1"](P_inst_1.n_576_3_r_1 -> IN1);
			OUT_PORT_n_102_3_r_1 IC_INSTANCE[ connected = "1"](P_inst_1.n_102_3_r_1 -> IN1);
			OUT_PORT_n_547_3_r_1 IC_INSTANCE[ connected = "1"](P_inst_1.n_547_3_r_1 -> IN1);
		}
		del OUT_PORT_ACVQN2_0_r_1 IC_INSTANCE(P_inst_1.ACVQN2_0_r_1 -> IN1);
		del OUT_PORT_n_266_and_0_0_r_1 IC_INSTANCE(P_inst_1.n_266_and_0_0_r_1 -> IN1);
		del OUT_PORT_G199_1_r_1 IC_INSTANCE(P_inst_1.G199_1_r_1 -> IN1);
		del OUT_PORT_G214_1_r_1 IC_INSTANCE(P_inst_1.G214_1_r_1 -> IN1);
		del OUT_PORT_ACVQN1_2_r_1 IC_INSTANCE(P_inst_1.ACVQN1_2_r_1 -> IN1);
		del OUT_PORT_P6_2_r_1 IC_INSTANCE(P_inst_1.P6_2_r_1 -> IN1);
		del OUT_PORT_n_429_or_0_3_r_1 IC_INSTANCE(P_inst_1.n_429_or_0_3_r_1 -> IN1);
		del OUT_PORT_G78_3_r_1 IC_INSTANCE(P_inst_1.G78_3_r_1 -> IN1);
		del OUT_PORT_n_576_3_r_1 IC_INSTANCE(P_inst_1.n_576_3_r_1 -> IN1);
		del OUT_PORT_n_102_3_r_1 IC_INSTANCE(P_inst_1.n_102_3_r_1 -> IN1);
		del OUT_PORT_n_547_3_r_1 IC_INSTANCE(P_inst_1.n_547_3_r_1 -> IN1);
		del P_inst_1 PAT_1[connected = "1"](IN_PORT_IN_1_2_l_1.OUT1 -> IN_1_2_l_1 , IN_PORT_IN_2_2_l_1.OUT1 -> IN_2_2_l_1 , IN_PORT_G1_3_l_1.OUT1 -> G1_3_l_1 , IN_PORT_G2_3_l_1.OUT1 -> G2_3_l_1 , IN_PORT_IN_2_3_l_1.OUT1 -> IN_2_3_l_1 , IN_PORT_IN_4_3_l_1.OUT1 -> IN_4_3_l_1 , IN_PORT_IN_5_3_l_1.OUT1 -> IN_5_3_l_1 , IN_PORT_IN_7_3_l_1.OUT1 -> IN_7_3_l_1 , IN_PORT_IN_8_3_l_1.OUT1 -> IN_8_3_l_1 , IN_PORT_IN_10_3_l_1.OUT1 -> IN_10_3_l_1 , IN_PORT_IN_11_3_l_1.OUT1 -> IN_11_3_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_2_l_1 IC_INSTANCE[ connected = "1"](GATE_IN_1_2_l_1.OUT1 -> IN1);
		del IN_PORT_IN_2_2_l_1 IC_INSTANCE[ connected = "1"](GATE_IN_2_2_l_1.OUT1 -> IN1);
		del IN_PORT_G1_3_l_1 IC_INSTANCE[ connected = "1"](GATE_G1_3_l_1.OUT1 -> IN1);
		del IN_PORT_G2_3_l_1 IC_INSTANCE[ connected = "1"](GATE_G2_3_l_1.OUT1 -> IN1);
		del IN_PORT_IN_2_3_l_1 IC_INSTANCE[ connected = "1"](GATE_IN_2_3_l_1.OUT1 -> IN1);
		del IN_PORT_IN_4_3_l_1 IC_INSTANCE[ connected = "1"](GATE_IN_4_3_l_1.OUT1 -> IN1);
		del IN_PORT_IN_5_3_l_1 IC_INSTANCE[ connected = "1"](GATE_IN_5_3_l_1.OUT1 -> IN1);
		del IN_PORT_IN_7_3_l_1 IC_INSTANCE[ connected = "1"](GATE_IN_7_3_l_1.OUT1 -> IN1);
		del IN_PORT_IN_8_3_l_1 IC_INSTANCE[ connected = "1"](GATE_IN_8_3_l_1.OUT1 -> IN1);
		del IN_PORT_IN_10_3_l_1 IC_INSTANCE[ connected = "1"](GATE_IN_10_3_l_1.OUT1 -> IN1);
		del IN_PORT_IN_11_3_l_1 IC_INSTANCE[ connected = "1"](GATE_IN_11_3_l_1.OUT1 -> IN1);
		add n1_0_r_1 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n12_3_l_1 GATE_NODE_N[ gateType = "NOT" , connected = "0"](GATE_IN_5_3_l_1.OUT1 -> IN1);
		add n13_3_l_1 GATE_NODE_N[ gateType = "NOR" , connected = "0"](GATE_G2_3_l_1.OUT1 -> IN1, GATE_IN_10_3_l_1.OUT1 -> IN2);
		add n_547_3_l_1 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n13_3_l_1.OUT1 -> IN1, GATE_IN_11_3_l_1.OUT1 -> IN2);
		add ACVQN1_2_r_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_547_3_l_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_1.OUT1 -> IN3);
		add n11_3_l_1 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n12_3_l_1.OUT1 -> IN1, GATE_G2_3_l_1.OUT1 -> IN2);
		add n_576_3_l_1 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n11_3_l_1.OUT1 -> IN1, GATE_IN_7_3_l_1.OUT1 -> IN2);
		add n_102_3_r_1 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_576_3_l_1.OUT1 -> IN1);
		add G214_1_r_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_576_3_l_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_1.OUT1 -> IN3);
		add n_102_3_l_1 GATE_NODE_N[ gateType = "NOT" , connected = "0"](GATE_G2_3_l_1.OUT1 -> IN1);
		add n12_3_r_1 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_102_3_l_1.OUT1 -> IN1);
		add n16_3_l_1 GATE_NODE_N[ gateType = "NOT" , connected = "0"](GATE_G1_3_l_1.OUT1 -> IN1);
		add n15_3_l_1 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n16_3_l_1.OUT1 -> IN1, GATE_IN_4_3_l_1.OUT1 -> IN2);
		add n14_3_l_1 GATE_NODE_N[ gateType = "AND" , connected = "0"](n15_3_l_1.OUT1 -> IN1, GATE_IN_2_3_l_1.OUT1 -> IN2);
		add n_431_3_l_1 GATE_NODE_N[ gateType = "OR" , connected = "0"](n14_3_l_1.OUT1 -> IN1, GATE_IN_8_3_l_1.OUT1 -> IN2);
		add G78_3_l_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_l_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_1.OUT1 -> IN3);
		add n13_3_r_1 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G78_3_l_1.OUT1 -> IN1, n_576_3_l_1.OUT1 -> IN2);
		add n11_3_r_1 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G78_3_l_1.OUT1 -> IN1, n12_3_r_1.OUT1 -> IN2);
		add n_576_3_r_1 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_547_3_l_1.OUT1 -> IN1, n11_3_r_1.OUT1 -> IN2);
		add n_429_or_0_3_l_1 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n12_3_l_1.OUT1 -> IN1, GATE_G1_3_l_1.OUT1 -> IN2);
		add n3_1_r_1 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_429_or_0_3_l_1.OUT1 -> IN1, G78_3_l_1.OUT1 -> IN2);
		add N1_1_r_1 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_429_or_0_3_l_1.OUT1 -> IN1, n3_1_r_1.OUT1 -> IN2);
		add G199_1_r_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_r_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_1.OUT1 -> IN3);
		add ACVQN1_0_r_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_429_or_0_3_l_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_1.OUT1 -> IN3);
		add n_266_and_0_0_r_1 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_102_3_l_1.OUT1 -> IN1, ACVQN1_0_r_1.OUT1 -> IN2);
		add ACVQN1_2_l_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_2_2_l_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_1.OUT1 -> IN3);
		add n16_3_r_1 GATE_NODE_N[ gateType = "NOT" , connected = "0"](ACVQN1_2_l_1.OUT1 -> IN1);
		add n15_3_r_1 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_576_3_l_1.OUT1 -> IN1, n16_3_r_1.OUT1 -> IN2);
		add n14_3_r_1 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN1_2_l_1.OUT1 -> IN1, n15_3_r_1.OUT1 -> IN2);
		add n_429_or_0_3_r_1 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN1_2_l_1.OUT1 -> IN1, n12_3_r_1.OUT1 -> IN2);
		add P6_internal_2_r_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](ACVQN1_2_l_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_1.OUT1 -> IN3);
		add P6_2_r_1 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_r_1.OUT1 -> IN1);
		add P6_internal_2_l_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_1_2_l_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_1.OUT1 -> IN3);
		add P6_2_l_1 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_l_1.OUT1 -> IN1);
		add n_431_3_r_1 GATE_NODE_N[ gateType = "OR" , connected = "0"](P6_2_l_1.OUT1 -> IN1, n14_3_r_1.OUT1 -> IN2);
		add G78_3_r_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_1.OUT1 -> IN3);
		add n_547_3_r_1 GATE_NODE_N[ gateType = "NAND" , connected = "0"](P6_2_l_1.OUT1 -> IN1, n13_3_r_1.OUT1 -> IN2);
		add ACVQN2_0_r_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](P6_2_l_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_1.OUT1 -> IN3);
		add OUT_PORT_ACVQN2_0_r_1(ACVQN2_0_r_1.OUT1 -> IN1);
		add OUT_PORT_n_266_and_0_0_r_1(n_266_and_0_0_r_1.OUT1 -> IN1);
		add OUT_PORT_G199_1_r_1(G199_1_r_1.OUT1 -> IN1);
		add OUT_PORT_G214_1_r_1(G214_1_r_1.OUT1 -> IN1);
		add OUT_PORT_ACVQN1_2_r_1(ACVQN1_2_r_1.OUT1 -> IN1);
		add OUT_PORT_P6_2_r_1(P6_2_r_1.OUT1 -> IN1);
		add OUT_PORT_n_429_or_0_3_r_1(n_429_or_0_3_r_1.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_1(G78_3_r_1.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_1(n_576_3_r_1.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_1(n_102_3_r_1.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_1(n_547_3_r_1.OUT1 -> IN1);
	}

	rule pattern_substitute_2 {
		sub {
			GATE_IN_1_2_l_2 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_2_l_2 IC_INSTANCE[ connected = "1"](GATE_IN_1_2_l_2.OUT1 -> IN1);
			GATE_IN_2_2_l_2 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_2_l_2 IC_INSTANCE[ connected = "1"](GATE_IN_2_2_l_2.OUT1 -> IN1);
			GATE_G1_3_l_2 GATE_NODE_N[ connected = "0"];
			IN_PORT_G1_3_l_2 IC_INSTANCE[ connected = "1"](GATE_G1_3_l_2.OUT1 -> IN1);
			GATE_G2_3_l_2 GATE_NODE_N[ connected = "0"];
			IN_PORT_G2_3_l_2 IC_INSTANCE[ connected = "1"](GATE_G2_3_l_2.OUT1 -> IN1);
			GATE_IN_2_3_l_2 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_3_l_2 IC_INSTANCE[ connected = "1"](GATE_IN_2_3_l_2.OUT1 -> IN1);
			GATE_IN_4_3_l_2 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_4_3_l_2 IC_INSTANCE[ connected = "1"](GATE_IN_4_3_l_2.OUT1 -> IN1);
			GATE_IN_5_3_l_2 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_5_3_l_2 IC_INSTANCE[ connected = "1"](GATE_IN_5_3_l_2.OUT1 -> IN1);
			GATE_IN_7_3_l_2 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_7_3_l_2 IC_INSTANCE[ connected = "1"](GATE_IN_7_3_l_2.OUT1 -> IN1);
			GATE_IN_8_3_l_2 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_8_3_l_2 IC_INSTANCE[ connected = "1"](GATE_IN_8_3_l_2.OUT1 -> IN1);
			GATE_IN_10_3_l_2 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_10_3_l_2 IC_INSTANCE[ connected = "1"](GATE_IN_10_3_l_2.OUT1 -> IN1);
			GATE_IN_11_3_l_2 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_11_3_l_2 IC_INSTANCE[ connected = "1"](GATE_IN_11_3_l_2.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_2 PAT_2[connected = "1"](IN_PORT_IN_1_2_l_2.OUT1 -> IN_1_2_l_2 , IN_PORT_IN_2_2_l_2.OUT1 -> IN_2_2_l_2 , IN_PORT_G1_3_l_2.OUT1 -> G1_3_l_2 , IN_PORT_G2_3_l_2.OUT1 -> G2_3_l_2 , IN_PORT_IN_2_3_l_2.OUT1 -> IN_2_3_l_2 , IN_PORT_IN_4_3_l_2.OUT1 -> IN_4_3_l_2 , IN_PORT_IN_5_3_l_2.OUT1 -> IN_5_3_l_2 , IN_PORT_IN_7_3_l_2.OUT1 -> IN_7_3_l_2 , IN_PORT_IN_8_3_l_2.OUT1 -> IN_8_3_l_2 , IN_PORT_IN_10_3_l_2.OUT1 -> IN_10_3_l_2 , IN_PORT_IN_11_3_l_2.OUT1 -> IN_11_3_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_ACVQN2_0_r_2 IC_INSTANCE[ connected = "1"](P_inst_2.ACVQN2_0_r_2 -> IN1);
			OUT_PORT_n_266_and_0_0_r_2 IC_INSTANCE[ connected = "1"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
			OUT_PORT_G199_1_r_2 IC_INSTANCE[ connected = "1"](P_inst_2.G199_1_r_2 -> IN1);
			OUT_PORT_G214_1_r_2 IC_INSTANCE[ connected = "1"](P_inst_2.G214_1_r_2 -> IN1);
			OUT_PORT_n_429_or_0_3_r_2 IC_INSTANCE[ connected = "1"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
			OUT_PORT_G78_3_r_2 IC_INSTANCE[ connected = "1"](P_inst_2.G78_3_r_2 -> IN1);
			OUT_PORT_n_576_3_r_2 IC_INSTANCE[ connected = "1"](P_inst_2.n_576_3_r_2 -> IN1);
			OUT_PORT_n_102_3_r_2 IC_INSTANCE[ connected = "1"](P_inst_2.n_102_3_r_2 -> IN1);
			OUT_PORT_n_547_3_r_2 IC_INSTANCE[ connected = "1"](P_inst_2.n_547_3_r_2 -> IN1);
			OUT_PORT_n_42_5_r_2 IC_INSTANCE[ connected = "1"](P_inst_2.n_42_5_r_2 -> IN1);
			OUT_PORT_G199_5_r_2 IC_INSTANCE[ connected = "1"](P_inst_2.G199_5_r_2 -> IN1);
		}
		del OUT_PORT_ACVQN2_0_r_2 IC_INSTANCE(P_inst_2.ACVQN2_0_r_2 -> IN1);
		del OUT_PORT_n_266_and_0_0_r_2 IC_INSTANCE(P_inst_2.n_266_and_0_0_r_2 -> IN1);
		del OUT_PORT_G199_1_r_2 IC_INSTANCE(P_inst_2.G199_1_r_2 -> IN1);
		del OUT_PORT_G214_1_r_2 IC_INSTANCE(P_inst_2.G214_1_r_2 -> IN1);
		del OUT_PORT_n_429_or_0_3_r_2 IC_INSTANCE(P_inst_2.n_429_or_0_3_r_2 -> IN1);
		del OUT_PORT_G78_3_r_2 IC_INSTANCE(P_inst_2.G78_3_r_2 -> IN1);
		del OUT_PORT_n_576_3_r_2 IC_INSTANCE(P_inst_2.n_576_3_r_2 -> IN1);
		del OUT_PORT_n_102_3_r_2 IC_INSTANCE(P_inst_2.n_102_3_r_2 -> IN1);
		del OUT_PORT_n_547_3_r_2 IC_INSTANCE(P_inst_2.n_547_3_r_2 -> IN1);
		del OUT_PORT_n_42_5_r_2 IC_INSTANCE(P_inst_2.n_42_5_r_2 -> IN1);
		del OUT_PORT_G199_5_r_2 IC_INSTANCE(P_inst_2.G199_5_r_2 -> IN1);
		del P_inst_2 PAT_2[connected = "1"](IN_PORT_IN_1_2_l_2.OUT1 -> IN_1_2_l_2 , IN_PORT_IN_2_2_l_2.OUT1 -> IN_2_2_l_2 , IN_PORT_G1_3_l_2.OUT1 -> G1_3_l_2 , IN_PORT_G2_3_l_2.OUT1 -> G2_3_l_2 , IN_PORT_IN_2_3_l_2.OUT1 -> IN_2_3_l_2 , IN_PORT_IN_4_3_l_2.OUT1 -> IN_4_3_l_2 , IN_PORT_IN_5_3_l_2.OUT1 -> IN_5_3_l_2 , IN_PORT_IN_7_3_l_2.OUT1 -> IN_7_3_l_2 , IN_PORT_IN_8_3_l_2.OUT1 -> IN_8_3_l_2 , IN_PORT_IN_10_3_l_2.OUT1 -> IN_10_3_l_2 , IN_PORT_IN_11_3_l_2.OUT1 -> IN_11_3_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_2_l_2 IC_INSTANCE[ connected = "1"](GATE_IN_1_2_l_2.OUT1 -> IN1);
		del IN_PORT_IN_2_2_l_2 IC_INSTANCE[ connected = "1"](GATE_IN_2_2_l_2.OUT1 -> IN1);
		del IN_PORT_G1_3_l_2 IC_INSTANCE[ connected = "1"](GATE_G1_3_l_2.OUT1 -> IN1);
		del IN_PORT_G2_3_l_2 IC_INSTANCE[ connected = "1"](GATE_G2_3_l_2.OUT1 -> IN1);
		del IN_PORT_IN_2_3_l_2 IC_INSTANCE[ connected = "1"](GATE_IN_2_3_l_2.OUT1 -> IN1);
		del IN_PORT_IN_4_3_l_2 IC_INSTANCE[ connected = "1"](GATE_IN_4_3_l_2.OUT1 -> IN1);
		del IN_PORT_IN_5_3_l_2 IC_INSTANCE[ connected = "1"](GATE_IN_5_3_l_2.OUT1 -> IN1);
		del IN_PORT_IN_7_3_l_2 IC_INSTANCE[ connected = "1"](GATE_IN_7_3_l_2.OUT1 -> IN1);
		del IN_PORT_IN_8_3_l_2 IC_INSTANCE[ connected = "1"](GATE_IN_8_3_l_2.OUT1 -> IN1);
		del IN_PORT_IN_10_3_l_2 IC_INSTANCE[ connected = "1"](GATE_IN_10_3_l_2.OUT1 -> IN1);
		del IN_PORT_IN_11_3_l_2 IC_INSTANCE[ connected = "1"](GATE_IN_11_3_l_2.OUT1 -> IN1);
		add n1_0_r_2 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n12_3_l_2 GATE_NODE_N[ gateType = "NOT" , connected = "0"](GATE_IN_5_3_l_2.OUT1 -> IN1);
		add n13_3_l_2 GATE_NODE_N[ gateType = "NOR" , connected = "0"](GATE_G2_3_l_2.OUT1 -> IN1, GATE_IN_10_3_l_2.OUT1 -> IN2);
		add n_547_3_l_2 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n13_3_l_2.OUT1 -> IN1, GATE_IN_11_3_l_2.OUT1 -> IN2);
		add G214_1_r_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_547_3_l_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_2.OUT1 -> IN3);
		add n11_3_l_2 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n12_3_l_2.OUT1 -> IN1, GATE_G2_3_l_2.OUT1 -> IN2);
		add n_576_3_l_2 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n11_3_l_2.OUT1 -> IN1, GATE_IN_7_3_l_2.OUT1 -> IN2);
		add n3_1_r_2 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_576_3_l_2.OUT1 -> IN1, n_547_3_l_2.OUT1 -> IN2);
		add n_102_3_l_2 GATE_NODE_N[ gateType = "NOT" , connected = "0"](GATE_G2_3_l_2.OUT1 -> IN1);
		add n16_3_l_2 GATE_NODE_N[ gateType = "NOT" , connected = "0"](GATE_G1_3_l_2.OUT1 -> IN1);
		add n15_3_l_2 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n16_3_l_2.OUT1 -> IN1, GATE_IN_4_3_l_2.OUT1 -> IN2);
		add n14_3_l_2 GATE_NODE_N[ gateType = "AND" , connected = "0"](n15_3_l_2.OUT1 -> IN1, GATE_IN_2_3_l_2.OUT1 -> IN2);
		add n_431_3_l_2 GATE_NODE_N[ gateType = "OR" , connected = "0"](n14_3_l_2.OUT1 -> IN1, GATE_IN_8_3_l_2.OUT1 -> IN2);
		add G78_3_l_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_l_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_2.OUT1 -> IN3);
		add n13_3_r_2 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G78_3_l_2.OUT1 -> IN1, n_576_3_l_2.OUT1 -> IN2);
		add n_547_3_r_2 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_102_3_l_2.OUT1 -> IN1, n13_3_r_2.OUT1 -> IN2);
		add n_102_3_r_2 GATE_NODE_N[ gateType = "NOT" , connected = "0"](G78_3_l_2.OUT1 -> IN1);
		add N1_1_r_2 GATE_NODE_N[ gateType = "AND" , connected = "0"](G78_3_l_2.OUT1 -> IN1, n3_1_r_2.OUT1 -> IN2);
		add G199_1_r_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_r_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_2.OUT1 -> IN3);
		add ACVQN1_0_r_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G78_3_l_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_2.OUT1 -> IN3);
		add n_266_and_0_0_r_2 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_102_3_l_2.OUT1 -> IN1, ACVQN1_0_r_2.OUT1 -> IN2);
		add n_429_or_0_3_l_2 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n12_3_l_2.OUT1 -> IN1, GATE_G1_3_l_2.OUT1 -> IN2);
		add n12_3_r_2 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_429_or_0_3_l_2.OUT1 -> IN1);
		add n11_3_r_2 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G78_3_l_2.OUT1 -> IN1, n12_3_r_2.OUT1 -> IN2);
		add ACVQN1_2_l_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_2_2_l_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_2.OUT1 -> IN3);
		add n3_5_r_2 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN1_2_l_2.OUT1 -> IN1, n_429_or_0_3_l_2.OUT1 -> IN2);
		add N3_5_r_2 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_102_3_l_2.OUT1 -> IN1, n3_5_r_2.OUT1 -> IN2);
		add G199_5_r_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_r_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_2.OUT1 -> IN3);
		add n16_3_r_2 GATE_NODE_N[ gateType = "NOT" , connected = "0"](ACVQN1_2_l_2.OUT1 -> IN1);
		add n_576_3_r_2 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN1_2_l_2.OUT1 -> IN1, n11_3_r_2.OUT1 -> IN2);
		add n_429_or_0_3_r_2 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN1_2_l_2.OUT1 -> IN1, n12_3_r_2.OUT1 -> IN2);
		add P6_internal_2_l_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_1_2_l_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_2.OUT1 -> IN3);
		add P6_2_l_2 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_l_2.OUT1 -> IN1);
		add n_42_5_r_2 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN1_2_l_2.OUT1 -> IN1, P6_2_l_2.OUT1 -> IN2);
		add n15_3_r_2 GATE_NODE_N[ gateType = "NOR" , connected = "0"](P6_2_l_2.OUT1 -> IN1, n16_3_r_2.OUT1 -> IN2);
		add n14_3_r_2 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_576_3_l_2.OUT1 -> IN1, n15_3_r_2.OUT1 -> IN2);
		add n_431_3_r_2 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_429_or_0_3_l_2.OUT1 -> IN1, n14_3_r_2.OUT1 -> IN2);
		add G78_3_r_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_2.OUT1 -> IN3);
		add ACVQN2_0_r_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](P6_2_l_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_2.OUT1 -> IN3);
		add OUT_PORT_ACVQN2_0_r_2(ACVQN2_0_r_2.OUT1 -> IN1);
		add OUT_PORT_n_266_and_0_0_r_2(n_266_and_0_0_r_2.OUT1 -> IN1);
		add OUT_PORT_G199_1_r_2(G199_1_r_2.OUT1 -> IN1);
		add OUT_PORT_G214_1_r_2(G214_1_r_2.OUT1 -> IN1);
		add OUT_PORT_n_429_or_0_3_r_2(n_429_or_0_3_r_2.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_2(G78_3_r_2.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_2(n_576_3_r_2.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_2(n_102_3_r_2.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_2(n_547_3_r_2.OUT1 -> IN1);
		add OUT_PORT_n_42_5_r_2(n_42_5_r_2.OUT1 -> IN1);
		add OUT_PORT_G199_5_r_2(G199_5_r_2.OUT1 -> IN1);
	}

	rule pattern_substitute_3 {
		sub {
			GATE_IN_1_0_l_3 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_0_l_3 IC_INSTANCE[ connected = "1"](GATE_IN_1_0_l_3.OUT1 -> IN1);
			GATE_IN_2_0_l_3 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_0_l_3 IC_INSTANCE[ connected = "1"](GATE_IN_2_0_l_3.OUT1 -> IN1);
			GATE_IN_4_0_l_3 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_4_0_l_3 IC_INSTANCE[ connected = "1"](GATE_IN_4_0_l_3.OUT1 -> IN1);
			GATE_G18_4_l_3 GATE_NODE_N[ connected = "0"];
			IN_PORT_G18_4_l_3 IC_INSTANCE[ connected = "1"](GATE_G18_4_l_3.OUT1 -> IN1);
			GATE_G15_4_l_3 GATE_NODE_N[ connected = "0"];
			IN_PORT_G15_4_l_3 IC_INSTANCE[ connected = "1"](GATE_G15_4_l_3.OUT1 -> IN1);
			GATE_IN_1_4_l_3 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_4_l_3 IC_INSTANCE[ connected = "1"](GATE_IN_1_4_l_3.OUT1 -> IN1);
			GATE_IN_4_4_l_3 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_4_4_l_3 IC_INSTANCE[ connected = "1"](GATE_IN_4_4_l_3.OUT1 -> IN1);
			GATE_IN_5_4_l_3 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_5_4_l_3 IC_INSTANCE[ connected = "1"](GATE_IN_5_4_l_3.OUT1 -> IN1);
			GATE_IN_7_4_l_3 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_7_4_l_3 IC_INSTANCE[ connected = "1"](GATE_IN_7_4_l_3.OUT1 -> IN1);
			GATE_IN_9_4_l_3 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_9_4_l_3 IC_INSTANCE[ connected = "1"](GATE_IN_9_4_l_3.OUT1 -> IN1);
			GATE_IN_10_4_l_3 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_10_4_l_3 IC_INSTANCE[ connected = "1"](GATE_IN_10_4_l_3.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_3 PAT_3[connected = "1"](IN_PORT_IN_1_0_l_3.OUT1 -> IN_1_0_l_3 , IN_PORT_IN_2_0_l_3.OUT1 -> IN_2_0_l_3 , IN_PORT_IN_4_0_l_3.OUT1 -> IN_4_0_l_3 , IN_PORT_G18_4_l_3.OUT1 -> G18_4_l_3 , IN_PORT_G15_4_l_3.OUT1 -> G15_4_l_3 , IN_PORT_IN_1_4_l_3.OUT1 -> IN_1_4_l_3 , IN_PORT_IN_4_4_l_3.OUT1 -> IN_4_4_l_3 , IN_PORT_IN_5_4_l_3.OUT1 -> IN_5_4_l_3 , IN_PORT_IN_7_4_l_3.OUT1 -> IN_7_4_l_3 , IN_PORT_IN_9_4_l_3.OUT1 -> IN_9_4_l_3 , IN_PORT_IN_10_4_l_3.OUT1 -> IN_10_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_ACVQN2_0_r_3 IC_INSTANCE[ connected = "1"](P_inst_3.ACVQN2_0_r_3 -> IN1);
			OUT_PORT_n_266_and_0_0_r_3 IC_INSTANCE[ connected = "1"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
			OUT_PORT_G199_1_r_3 IC_INSTANCE[ connected = "1"](P_inst_3.G199_1_r_3 -> IN1);
			OUT_PORT_G214_1_r_3 IC_INSTANCE[ connected = "1"](P_inst_3.G214_1_r_3 -> IN1);
			OUT_PORT_ACVQN1_2_r_3 IC_INSTANCE[ connected = "1"](P_inst_3.ACVQN1_2_r_3 -> IN1);
			OUT_PORT_P6_2_r_3 IC_INSTANCE[ connected = "1"](P_inst_3.P6_2_r_3 -> IN1);
			OUT_PORT_n_429_or_0_3_r_3 IC_INSTANCE[ connected = "1"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
			OUT_PORT_G78_3_r_3 IC_INSTANCE[ connected = "1"](P_inst_3.G78_3_r_3 -> IN1);
			OUT_PORT_n_576_3_r_3 IC_INSTANCE[ connected = "1"](P_inst_3.n_576_3_r_3 -> IN1);
			OUT_PORT_n_102_3_r_3 IC_INSTANCE[ connected = "1"](P_inst_3.n_102_3_r_3 -> IN1);
			OUT_PORT_n_547_3_r_3 IC_INSTANCE[ connected = "1"](P_inst_3.n_547_3_r_3 -> IN1);
		}
		del OUT_PORT_ACVQN2_0_r_3 IC_INSTANCE(P_inst_3.ACVQN2_0_r_3 -> IN1);
		del OUT_PORT_n_266_and_0_0_r_3 IC_INSTANCE(P_inst_3.n_266_and_0_0_r_3 -> IN1);
		del OUT_PORT_G199_1_r_3 IC_INSTANCE(P_inst_3.G199_1_r_3 -> IN1);
		del OUT_PORT_G214_1_r_3 IC_INSTANCE(P_inst_3.G214_1_r_3 -> IN1);
		del OUT_PORT_ACVQN1_2_r_3 IC_INSTANCE(P_inst_3.ACVQN1_2_r_3 -> IN1);
		del OUT_PORT_P6_2_r_3 IC_INSTANCE(P_inst_3.P6_2_r_3 -> IN1);
		del OUT_PORT_n_429_or_0_3_r_3 IC_INSTANCE(P_inst_3.n_429_or_0_3_r_3 -> IN1);
		del OUT_PORT_G78_3_r_3 IC_INSTANCE(P_inst_3.G78_3_r_3 -> IN1);
		del OUT_PORT_n_576_3_r_3 IC_INSTANCE(P_inst_3.n_576_3_r_3 -> IN1);
		del OUT_PORT_n_102_3_r_3 IC_INSTANCE(P_inst_3.n_102_3_r_3 -> IN1);
		del OUT_PORT_n_547_3_r_3 IC_INSTANCE(P_inst_3.n_547_3_r_3 -> IN1);
		del P_inst_3 PAT_3[connected = "1"](IN_PORT_IN_1_0_l_3.OUT1 -> IN_1_0_l_3 , IN_PORT_IN_2_0_l_3.OUT1 -> IN_2_0_l_3 , IN_PORT_IN_4_0_l_3.OUT1 -> IN_4_0_l_3 , IN_PORT_G18_4_l_3.OUT1 -> G18_4_l_3 , IN_PORT_G15_4_l_3.OUT1 -> G15_4_l_3 , IN_PORT_IN_1_4_l_3.OUT1 -> IN_1_4_l_3 , IN_PORT_IN_4_4_l_3.OUT1 -> IN_4_4_l_3 , IN_PORT_IN_5_4_l_3.OUT1 -> IN_5_4_l_3 , IN_PORT_IN_7_4_l_3.OUT1 -> IN_7_4_l_3 , IN_PORT_IN_9_4_l_3.OUT1 -> IN_9_4_l_3 , IN_PORT_IN_10_4_l_3.OUT1 -> IN_10_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_3 IC_INSTANCE[ connected = "1"](GATE_IN_1_0_l_3.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_3 IC_INSTANCE[ connected = "1"](GATE_IN_2_0_l_3.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_3 IC_INSTANCE[ connected = "1"](GATE_IN_4_0_l_3.OUT1 -> IN1);
		del IN_PORT_G18_4_l_3 IC_INSTANCE[ connected = "1"](GATE_G18_4_l_3.OUT1 -> IN1);
		del IN_PORT_G15_4_l_3 IC_INSTANCE[ connected = "1"](GATE_G15_4_l_3.OUT1 -> IN1);
		del IN_PORT_IN_1_4_l_3 IC_INSTANCE[ connected = "1"](GATE_IN_1_4_l_3.OUT1 -> IN1);
		del IN_PORT_IN_4_4_l_3 IC_INSTANCE[ connected = "1"](GATE_IN_4_4_l_3.OUT1 -> IN1);
		del IN_PORT_IN_5_4_l_3 IC_INSTANCE[ connected = "1"](GATE_IN_5_4_l_3.OUT1 -> IN1);
		del IN_PORT_IN_7_4_l_3 IC_INSTANCE[ connected = "1"](GATE_IN_7_4_l_3.OUT1 -> IN1);
		del IN_PORT_IN_9_4_l_3 IC_INSTANCE[ connected = "1"](GATE_IN_9_4_l_3.OUT1 -> IN1);
		del IN_PORT_IN_10_4_l_3 IC_INSTANCE[ connected = "1"](GATE_IN_10_4_l_3.OUT1 -> IN1);
		add n1_0_r_3 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n_569_4_l_3 GATE_NODE_N[ gateType = "OR" , connected = "0"](GATE_IN_9_4_l_3.OUT1 -> IN1, GATE_IN_10_4_l_3.OUT1 -> IN2);
		add n_573_4_l_3 GATE_NODE_N[ gateType = "OR" , connected = "0"](GATE_IN_5_4_l_3.OUT1 -> IN1, GATE_IN_9_4_l_3.OUT1 -> IN2);
		add ACVQN1_2_r_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_573_4_l_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_3.OUT1 -> IN3);
		add n_572_4_l_3 GATE_NODE_N[ gateType = "NOR" , connected = "0"](GATE_G15_4_l_3.OUT1 -> IN1, GATE_IN_7_4_l_3.OUT1 -> IN2);
		add n12_3_r_3 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_572_4_l_3.OUT1 -> IN1);
		add n_87_4_l_3 GATE_NODE_N[ gateType = "NOT" , connected = "0"](GATE_G15_4_l_3.OUT1 -> IN1);
		add n7_4_l_3 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_87_4_l_3.OUT1 -> IN1, GATE_IN_4_4_l_3.OUT1 -> IN2);
		add n_549_4_l_3 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n7_4_l_3.OUT1 -> IN1, GATE_IN_10_4_l_3.OUT1 -> IN2);
		add n4_4_l_3 GATE_NODE_N[ gateType = "NOR" , connected = "0"](GATE_G18_4_l_3.OUT1 -> IN1, GATE_IN_1_4_l_3.OUT1 -> IN2);
		add G42_4_l_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n4_4_l_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_3.OUT1 -> IN3);
		add n3_1_r_3 GATE_NODE_N[ gateType = "NAND" , connected = "0"](G42_4_l_3.OUT1 -> IN1, n_569_4_l_3.OUT1 -> IN2);
		add N1_1_r_3 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_549_4_l_3.OUT1 -> IN1, n3_1_r_3.OUT1 -> IN2);
		add G199_1_r_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_r_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_3.OUT1 -> IN3);
		add n_452_4_l_3 GATE_NODE_N[ gateType = "NOR" , connected = "0"](GATE_G18_4_l_3.OUT1 -> IN1, GATE_IN_5_4_l_3.OUT1 -> IN2);
		add ACVQN1_0_r_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_452_4_l_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_3.OUT1 -> IN3);
		add n_266_and_0_0_r_3 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_572_4_l_3.OUT1 -> IN1, ACVQN1_0_r_3.OUT1 -> IN2);
		add ACVQN1_0_l_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_2_0_l_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_3.OUT1 -> IN3);
		add n_266_and_0_0_l_3 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN1_0_l_3.OUT1 -> IN1, GATE_IN_4_0_l_3.OUT1 -> IN2);
		add P6_internal_2_r_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_266_and_0_0_l_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_3.OUT1 -> IN3);
		add P6_2_r_3 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_r_3.OUT1 -> IN1);
		add ACVQN2_0_r_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_266_and_0_0_l_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_3.OUT1 -> IN3);
		add ACVQN2_0_l_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_1_0_l_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_3.OUT1 -> IN3);
		add n16_3_r_3 GATE_NODE_N[ gateType = "NOT" , connected = "0"](ACVQN2_0_l_3.OUT1 -> IN1);
		add n15_3_r_3 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_573_4_l_3.OUT1 -> IN1, n16_3_r_3.OUT1 -> IN2);
		add n14_3_r_3 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_266_and_0_0_l_3.OUT1 -> IN1, n15_3_r_3.OUT1 -> IN2);
		add n_431_3_r_3 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_569_4_l_3.OUT1 -> IN1, n14_3_r_3.OUT1 -> IN2);
		add G78_3_r_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_3.OUT1 -> IN3);
		add n13_3_r_3 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN2_0_l_3.OUT1 -> IN1, G42_4_l_3.OUT1 -> IN2);
		add n_547_3_r_3 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_549_4_l_3.OUT1 -> IN1, n13_3_r_3.OUT1 -> IN2);
		add n11_3_r_3 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN2_0_l_3.OUT1 -> IN1, n12_3_r_3.OUT1 -> IN2);
		add n_576_3_r_3 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_452_4_l_3.OUT1 -> IN1, n11_3_r_3.OUT1 -> IN2);
		add n_102_3_r_3 GATE_NODE_N[ gateType = "NOT" , connected = "0"](ACVQN2_0_l_3.OUT1 -> IN1);
		add n_429_or_0_3_r_3 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN2_0_l_3.OUT1 -> IN1, n12_3_r_3.OUT1 -> IN2);
		add G214_1_r_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](ACVQN2_0_l_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_3.OUT1 -> IN3);
		add OUT_PORT_ACVQN2_0_r_3(ACVQN2_0_r_3.OUT1 -> IN1);
		add OUT_PORT_n_266_and_0_0_r_3(n_266_and_0_0_r_3.OUT1 -> IN1);
		add OUT_PORT_G199_1_r_3(G199_1_r_3.OUT1 -> IN1);
		add OUT_PORT_G214_1_r_3(G214_1_r_3.OUT1 -> IN1);
		add OUT_PORT_ACVQN1_2_r_3(ACVQN1_2_r_3.OUT1 -> IN1);
		add OUT_PORT_P6_2_r_3(P6_2_r_3.OUT1 -> IN1);
		add OUT_PORT_n_429_or_0_3_r_3(n_429_or_0_3_r_3.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_3(G78_3_r_3.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_3(n_576_3_r_3.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_3(n_102_3_r_3.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_3(n_547_3_r_3.OUT1 -> IN1);
	}

	rule pattern_substitute_4 {
		sub {
			GATE_IN_1_0_l_4 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_0_l_4 IC_INSTANCE[ connected = "1"](GATE_IN_1_0_l_4.OUT1 -> IN1);
			GATE_IN_2_0_l_4 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_0_l_4 IC_INSTANCE[ connected = "1"](GATE_IN_2_0_l_4.OUT1 -> IN1);
			GATE_IN_4_0_l_4 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_4_0_l_4 IC_INSTANCE[ connected = "1"](GATE_IN_4_0_l_4.OUT1 -> IN1);
			GATE_G18_4_l_4 GATE_NODE_N[ connected = "0"];
			IN_PORT_G18_4_l_4 IC_INSTANCE[ connected = "1"](GATE_G18_4_l_4.OUT1 -> IN1);
			GATE_G15_4_l_4 GATE_NODE_N[ connected = "0"];
			IN_PORT_G15_4_l_4 IC_INSTANCE[ connected = "1"](GATE_G15_4_l_4.OUT1 -> IN1);
			GATE_IN_1_4_l_4 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_4_l_4 IC_INSTANCE[ connected = "1"](GATE_IN_1_4_l_4.OUT1 -> IN1);
			GATE_IN_4_4_l_4 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_4_4_l_4 IC_INSTANCE[ connected = "1"](GATE_IN_4_4_l_4.OUT1 -> IN1);
			GATE_IN_5_4_l_4 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_5_4_l_4 IC_INSTANCE[ connected = "1"](GATE_IN_5_4_l_4.OUT1 -> IN1);
			GATE_IN_7_4_l_4 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_7_4_l_4 IC_INSTANCE[ connected = "1"](GATE_IN_7_4_l_4.OUT1 -> IN1);
			GATE_IN_9_4_l_4 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_9_4_l_4 IC_INSTANCE[ connected = "1"](GATE_IN_9_4_l_4.OUT1 -> IN1);
			GATE_IN_10_4_l_4 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_10_4_l_4 IC_INSTANCE[ connected = "1"](GATE_IN_10_4_l_4.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_4 PAT_4[connected = "1"](IN_PORT_IN_1_0_l_4.OUT1 -> IN_1_0_l_4 , IN_PORT_IN_2_0_l_4.OUT1 -> IN_2_0_l_4 , IN_PORT_IN_4_0_l_4.OUT1 -> IN_4_0_l_4 , IN_PORT_G18_4_l_4.OUT1 -> G18_4_l_4 , IN_PORT_G15_4_l_4.OUT1 -> G15_4_l_4 , IN_PORT_IN_1_4_l_4.OUT1 -> IN_1_4_l_4 , IN_PORT_IN_4_4_l_4.OUT1 -> IN_4_4_l_4 , IN_PORT_IN_5_4_l_4.OUT1 -> IN_5_4_l_4 , IN_PORT_IN_7_4_l_4.OUT1 -> IN_7_4_l_4 , IN_PORT_IN_9_4_l_4.OUT1 -> IN_9_4_l_4 , IN_PORT_IN_10_4_l_4.OUT1 -> IN_10_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_ACVQN2_0_r_4 IC_INSTANCE[ connected = "1"](P_inst_4.ACVQN2_0_r_4 -> IN1);
			OUT_PORT_n_266_and_0_0_r_4 IC_INSTANCE[ connected = "1"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
			OUT_PORT_ACVQN1_2_r_4 IC_INSTANCE[ connected = "1"](P_inst_4.ACVQN1_2_r_4 -> IN1);
			OUT_PORT_P6_2_r_4 IC_INSTANCE[ connected = "1"](P_inst_4.P6_2_r_4 -> IN1);
			OUT_PORT_n_429_or_0_3_r_4 IC_INSTANCE[ connected = "1"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
			OUT_PORT_G78_3_r_4 IC_INSTANCE[ connected = "1"](P_inst_4.G78_3_r_4 -> IN1);
			OUT_PORT_n_576_3_r_4 IC_INSTANCE[ connected = "1"](P_inst_4.n_576_3_r_4 -> IN1);
			OUT_PORT_n_102_3_r_4 IC_INSTANCE[ connected = "1"](P_inst_4.n_102_3_r_4 -> IN1);
			OUT_PORT_n_547_3_r_4 IC_INSTANCE[ connected = "1"](P_inst_4.n_547_3_r_4 -> IN1);
			OUT_PORT_n_42_5_r_4 IC_INSTANCE[ connected = "1"](P_inst_4.n_42_5_r_4 -> IN1);
			OUT_PORT_G199_5_r_4 IC_INSTANCE[ connected = "1"](P_inst_4.G199_5_r_4 -> IN1);
		}
		del OUT_PORT_ACVQN2_0_r_4 IC_INSTANCE(P_inst_4.ACVQN2_0_r_4 -> IN1);
		del OUT_PORT_n_266_and_0_0_r_4 IC_INSTANCE(P_inst_4.n_266_and_0_0_r_4 -> IN1);
		del OUT_PORT_ACVQN1_2_r_4 IC_INSTANCE(P_inst_4.ACVQN1_2_r_4 -> IN1);
		del OUT_PORT_P6_2_r_4 IC_INSTANCE(P_inst_4.P6_2_r_4 -> IN1);
		del OUT_PORT_n_429_or_0_3_r_4 IC_INSTANCE(P_inst_4.n_429_or_0_3_r_4 -> IN1);
		del OUT_PORT_G78_3_r_4 IC_INSTANCE(P_inst_4.G78_3_r_4 -> IN1);
		del OUT_PORT_n_576_3_r_4 IC_INSTANCE(P_inst_4.n_576_3_r_4 -> IN1);
		del OUT_PORT_n_102_3_r_4 IC_INSTANCE(P_inst_4.n_102_3_r_4 -> IN1);
		del OUT_PORT_n_547_3_r_4 IC_INSTANCE(P_inst_4.n_547_3_r_4 -> IN1);
		del OUT_PORT_n_42_5_r_4 IC_INSTANCE(P_inst_4.n_42_5_r_4 -> IN1);
		del OUT_PORT_G199_5_r_4 IC_INSTANCE(P_inst_4.G199_5_r_4 -> IN1);
		del P_inst_4 PAT_4[connected = "1"](IN_PORT_IN_1_0_l_4.OUT1 -> IN_1_0_l_4 , IN_PORT_IN_2_0_l_4.OUT1 -> IN_2_0_l_4 , IN_PORT_IN_4_0_l_4.OUT1 -> IN_4_0_l_4 , IN_PORT_G18_4_l_4.OUT1 -> G18_4_l_4 , IN_PORT_G15_4_l_4.OUT1 -> G15_4_l_4 , IN_PORT_IN_1_4_l_4.OUT1 -> IN_1_4_l_4 , IN_PORT_IN_4_4_l_4.OUT1 -> IN_4_4_l_4 , IN_PORT_IN_5_4_l_4.OUT1 -> IN_5_4_l_4 , IN_PORT_IN_7_4_l_4.OUT1 -> IN_7_4_l_4 , IN_PORT_IN_9_4_l_4.OUT1 -> IN_9_4_l_4 , IN_PORT_IN_10_4_l_4.OUT1 -> IN_10_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_4 IC_INSTANCE[ connected = "1"](GATE_IN_1_0_l_4.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_4 IC_INSTANCE[ connected = "1"](GATE_IN_2_0_l_4.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_4 IC_INSTANCE[ connected = "1"](GATE_IN_4_0_l_4.OUT1 -> IN1);
		del IN_PORT_G18_4_l_4 IC_INSTANCE[ connected = "1"](GATE_G18_4_l_4.OUT1 -> IN1);
		del IN_PORT_G15_4_l_4 IC_INSTANCE[ connected = "1"](GATE_G15_4_l_4.OUT1 -> IN1);
		del IN_PORT_IN_1_4_l_4 IC_INSTANCE[ connected = "1"](GATE_IN_1_4_l_4.OUT1 -> IN1);
		del IN_PORT_IN_4_4_l_4 IC_INSTANCE[ connected = "1"](GATE_IN_4_4_l_4.OUT1 -> IN1);
		del IN_PORT_IN_5_4_l_4 IC_INSTANCE[ connected = "1"](GATE_IN_5_4_l_4.OUT1 -> IN1);
		del IN_PORT_IN_7_4_l_4 IC_INSTANCE[ connected = "1"](GATE_IN_7_4_l_4.OUT1 -> IN1);
		del IN_PORT_IN_9_4_l_4 IC_INSTANCE[ connected = "1"](GATE_IN_9_4_l_4.OUT1 -> IN1);
		del IN_PORT_IN_10_4_l_4 IC_INSTANCE[ connected = "1"](GATE_IN_10_4_l_4.OUT1 -> IN1);
		add n1_0_r_4 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n_569_4_l_4 GATE_NODE_N[ gateType = "OR" , connected = "0"](GATE_IN_9_4_l_4.OUT1 -> IN1, GATE_IN_10_4_l_4.OUT1 -> IN2);
		add n_102_3_r_4 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_569_4_l_4.OUT1 -> IN1);
		add ACVQN2_0_r_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_569_4_l_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_4.OUT1 -> IN3);
		add n_573_4_l_4 GATE_NODE_N[ gateType = "OR" , connected = "0"](GATE_IN_5_4_l_4.OUT1 -> IN1, GATE_IN_9_4_l_4.OUT1 -> IN2);
		add n_572_4_l_4 GATE_NODE_N[ gateType = "NOR" , connected = "0"](GATE_G15_4_l_4.OUT1 -> IN1, GATE_IN_7_4_l_4.OUT1 -> IN2);
		add n13_3_r_4 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_572_4_l_4.OUT1 -> IN1, n_569_4_l_4.OUT1 -> IN2);
		add n_87_4_l_4 GATE_NODE_N[ gateType = "NOT" , connected = "0"](GATE_G15_4_l_4.OUT1 -> IN1);
		add n7_4_l_4 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_87_4_l_4.OUT1 -> IN1, GATE_IN_4_4_l_4.OUT1 -> IN2);
		add n_549_4_l_4 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n7_4_l_4.OUT1 -> IN1, GATE_IN_10_4_l_4.OUT1 -> IN2);
		add ACVQN1_0_r_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_549_4_l_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_4.OUT1 -> IN3);
		add n4_4_l_4 GATE_NODE_N[ gateType = "NOR" , connected = "0"](GATE_G18_4_l_4.OUT1 -> IN1, GATE_IN_1_4_l_4.OUT1 -> IN2);
		add G42_4_l_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n4_4_l_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_4.OUT1 -> IN3);
		add n_42_5_r_4 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G42_4_l_4.OUT1 -> IN1, n_549_4_l_4.OUT1 -> IN2);
		add n16_3_r_4 GATE_NODE_N[ gateType = "NOT" , connected = "0"](G42_4_l_4.OUT1 -> IN1);
		add n_452_4_l_4 GATE_NODE_N[ gateType = "NOR" , connected = "0"](GATE_G18_4_l_4.OUT1 -> IN1, GATE_IN_5_4_l_4.OUT1 -> IN2);
		add n3_5_r_4 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_549_4_l_4.OUT1 -> IN1, n_452_4_l_4.OUT1 -> IN2);
		add N3_5_r_4 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_573_4_l_4.OUT1 -> IN1, n3_5_r_4.OUT1 -> IN2);
		add G199_5_r_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_r_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_4.OUT1 -> IN3);
		add ACVQN1_0_l_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_2_0_l_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_4.OUT1 -> IN3);
		add n_266_and_0_0_l_4 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN1_0_l_4.OUT1 -> IN1, GATE_IN_4_0_l_4.OUT1 -> IN2);
		add n15_3_r_4 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_266_and_0_0_l_4.OUT1 -> IN1, n16_3_r_4.OUT1 -> IN2);
		add n14_3_r_4 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_452_4_l_4.OUT1 -> IN1, n15_3_r_4.OUT1 -> IN2);
		add n_431_3_r_4 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_572_4_l_4.OUT1 -> IN1, n14_3_r_4.OUT1 -> IN2);
		add G78_3_r_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_4.OUT1 -> IN3);
		add n12_3_r_4 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_266_and_0_0_l_4.OUT1 -> IN1);
		add n11_3_r_4 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_569_4_l_4.OUT1 -> IN1, n12_3_r_4.OUT1 -> IN2);
		add n_576_3_r_4 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_573_4_l_4.OUT1 -> IN1, n11_3_r_4.OUT1 -> IN2);
		add n_429_or_0_3_r_4 GATE_NODE_N[ gateType = "NAND" , connected = "0"](G42_4_l_4.OUT1 -> IN1, n12_3_r_4.OUT1 -> IN2);
		add ACVQN1_2_r_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_266_and_0_0_l_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_4.OUT1 -> IN3);
		add ACVQN2_0_l_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_1_0_l_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_4.OUT1 -> IN3);
		add n_547_3_r_4 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN2_0_l_4.OUT1 -> IN1, n13_3_r_4.OUT1 -> IN2);
		add P6_internal_2_r_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](ACVQN2_0_l_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_4.OUT1 -> IN3);
		add P6_2_r_4 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_r_4.OUT1 -> IN1);
		add n_266_and_0_0_r_4 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN2_0_l_4.OUT1 -> IN1, ACVQN1_0_r_4.OUT1 -> IN2);
		add OUT_PORT_ACVQN2_0_r_4(ACVQN2_0_r_4.OUT1 -> IN1);
		add OUT_PORT_n_266_and_0_0_r_4(n_266_and_0_0_r_4.OUT1 -> IN1);
		add OUT_PORT_ACVQN1_2_r_4(ACVQN1_2_r_4.OUT1 -> IN1);
		add OUT_PORT_P6_2_r_4(P6_2_r_4.OUT1 -> IN1);
		add OUT_PORT_n_429_or_0_3_r_4(n_429_or_0_3_r_4.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_4(G78_3_r_4.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_4(n_576_3_r_4.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_4(n_102_3_r_4.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_4(n_547_3_r_4.OUT1 -> IN1);
		add OUT_PORT_n_42_5_r_4(n_42_5_r_4.OUT1 -> IN1);
		add OUT_PORT_G199_5_r_4(G199_5_r_4.OUT1 -> IN1);
	}

	rule pattern_substitute_5 {
		sub {
			GATE_IN_1_2_l_5 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_2_l_5 IC_INSTANCE[ connected = "1"](GATE_IN_1_2_l_5.OUT1 -> IN1);
			GATE_IN_2_2_l_5 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_2_l_5 IC_INSTANCE[ connected = "1"](GATE_IN_2_2_l_5.OUT1 -> IN1);
			GATE_G1_3_l_5 GATE_NODE_N[ connected = "0"];
			IN_PORT_G1_3_l_5 IC_INSTANCE[ connected = "1"](GATE_G1_3_l_5.OUT1 -> IN1);
			GATE_G2_3_l_5 GATE_NODE_N[ connected = "0"];
			IN_PORT_G2_3_l_5 IC_INSTANCE[ connected = "1"](GATE_G2_3_l_5.OUT1 -> IN1);
			GATE_IN_2_3_l_5 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_3_l_5 IC_INSTANCE[ connected = "1"](GATE_IN_2_3_l_5.OUT1 -> IN1);
			GATE_IN_4_3_l_5 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_4_3_l_5 IC_INSTANCE[ connected = "1"](GATE_IN_4_3_l_5.OUT1 -> IN1);
			GATE_IN_5_3_l_5 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_5_3_l_5 IC_INSTANCE[ connected = "1"](GATE_IN_5_3_l_5.OUT1 -> IN1);
			GATE_IN_7_3_l_5 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_7_3_l_5 IC_INSTANCE[ connected = "1"](GATE_IN_7_3_l_5.OUT1 -> IN1);
			GATE_IN_8_3_l_5 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_8_3_l_5 IC_INSTANCE[ connected = "1"](GATE_IN_8_3_l_5.OUT1 -> IN1);
			GATE_IN_10_3_l_5 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_10_3_l_5 IC_INSTANCE[ connected = "1"](GATE_IN_10_3_l_5.OUT1 -> IN1);
			GATE_IN_11_3_l_5 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_11_3_l_5 IC_INSTANCE[ connected = "1"](GATE_IN_11_3_l_5.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_5 PAT_5[connected = "1"](IN_PORT_IN_1_2_l_5.OUT1 -> IN_1_2_l_5 , IN_PORT_IN_2_2_l_5.OUT1 -> IN_2_2_l_5 , IN_PORT_G1_3_l_5.OUT1 -> G1_3_l_5 , IN_PORT_G2_3_l_5.OUT1 -> G2_3_l_5 , IN_PORT_IN_2_3_l_5.OUT1 -> IN_2_3_l_5 , IN_PORT_IN_4_3_l_5.OUT1 -> IN_4_3_l_5 , IN_PORT_IN_5_3_l_5.OUT1 -> IN_5_3_l_5 , IN_PORT_IN_7_3_l_5.OUT1 -> IN_7_3_l_5 , IN_PORT_IN_8_3_l_5.OUT1 -> IN_8_3_l_5 , IN_PORT_IN_10_3_l_5.OUT1 -> IN_10_3_l_5 , IN_PORT_IN_11_3_l_5.OUT1 -> IN_11_3_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_G199_1_r_5 IC_INSTANCE[ connected = "1"](P_inst_5.G199_1_r_5 -> IN1);
			OUT_PORT_G214_1_r_5 IC_INSTANCE[ connected = "1"](P_inst_5.G214_1_r_5 -> IN1);
			OUT_PORT_ACVQN1_2_r_5 IC_INSTANCE[ connected = "1"](P_inst_5.ACVQN1_2_r_5 -> IN1);
			OUT_PORT_P6_2_r_5 IC_INSTANCE[ connected = "1"](P_inst_5.P6_2_r_5 -> IN1);
			OUT_PORT_n_429_or_0_3_r_5 IC_INSTANCE[ connected = "1"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
			OUT_PORT_G78_3_r_5 IC_INSTANCE[ connected = "1"](P_inst_5.G78_3_r_5 -> IN1);
			OUT_PORT_n_576_3_r_5 IC_INSTANCE[ connected = "1"](P_inst_5.n_576_3_r_5 -> IN1);
			OUT_PORT_n_102_3_r_5 IC_INSTANCE[ connected = "1"](P_inst_5.n_102_3_r_5 -> IN1);
			OUT_PORT_n_547_3_r_5 IC_INSTANCE[ connected = "1"](P_inst_5.n_547_3_r_5 -> IN1);
			OUT_PORT_n_42_5_r_5 IC_INSTANCE[ connected = "1"](P_inst_5.n_42_5_r_5 -> IN1);
			OUT_PORT_G199_5_r_5 IC_INSTANCE[ connected = "1"](P_inst_5.G199_5_r_5 -> IN1);
		}
		del OUT_PORT_G199_1_r_5 IC_INSTANCE(P_inst_5.G199_1_r_5 -> IN1);
		del OUT_PORT_G214_1_r_5 IC_INSTANCE(P_inst_5.G214_1_r_5 -> IN1);
		del OUT_PORT_ACVQN1_2_r_5 IC_INSTANCE(P_inst_5.ACVQN1_2_r_5 -> IN1);
		del OUT_PORT_P6_2_r_5 IC_INSTANCE(P_inst_5.P6_2_r_5 -> IN1);
		del OUT_PORT_n_429_or_0_3_r_5 IC_INSTANCE(P_inst_5.n_429_or_0_3_r_5 -> IN1);
		del OUT_PORT_G78_3_r_5 IC_INSTANCE(P_inst_5.G78_3_r_5 -> IN1);
		del OUT_PORT_n_576_3_r_5 IC_INSTANCE(P_inst_5.n_576_3_r_5 -> IN1);
		del OUT_PORT_n_102_3_r_5 IC_INSTANCE(P_inst_5.n_102_3_r_5 -> IN1);
		del OUT_PORT_n_547_3_r_5 IC_INSTANCE(P_inst_5.n_547_3_r_5 -> IN1);
		del OUT_PORT_n_42_5_r_5 IC_INSTANCE(P_inst_5.n_42_5_r_5 -> IN1);
		del OUT_PORT_G199_5_r_5 IC_INSTANCE(P_inst_5.G199_5_r_5 -> IN1);
		del P_inst_5 PAT_5[connected = "1"](IN_PORT_IN_1_2_l_5.OUT1 -> IN_1_2_l_5 , IN_PORT_IN_2_2_l_5.OUT1 -> IN_2_2_l_5 , IN_PORT_G1_3_l_5.OUT1 -> G1_3_l_5 , IN_PORT_G2_3_l_5.OUT1 -> G2_3_l_5 , IN_PORT_IN_2_3_l_5.OUT1 -> IN_2_3_l_5 , IN_PORT_IN_4_3_l_5.OUT1 -> IN_4_3_l_5 , IN_PORT_IN_5_3_l_5.OUT1 -> IN_5_3_l_5 , IN_PORT_IN_7_3_l_5.OUT1 -> IN_7_3_l_5 , IN_PORT_IN_8_3_l_5.OUT1 -> IN_8_3_l_5 , IN_PORT_IN_10_3_l_5.OUT1 -> IN_10_3_l_5 , IN_PORT_IN_11_3_l_5.OUT1 -> IN_11_3_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_2_l_5 IC_INSTANCE[ connected = "1"](GATE_IN_1_2_l_5.OUT1 -> IN1);
		del IN_PORT_IN_2_2_l_5 IC_INSTANCE[ connected = "1"](GATE_IN_2_2_l_5.OUT1 -> IN1);
		del IN_PORT_G1_3_l_5 IC_INSTANCE[ connected = "1"](GATE_G1_3_l_5.OUT1 -> IN1);
		del IN_PORT_G2_3_l_5 IC_INSTANCE[ connected = "1"](GATE_G2_3_l_5.OUT1 -> IN1);
		del IN_PORT_IN_2_3_l_5 IC_INSTANCE[ connected = "1"](GATE_IN_2_3_l_5.OUT1 -> IN1);
		del IN_PORT_IN_4_3_l_5 IC_INSTANCE[ connected = "1"](GATE_IN_4_3_l_5.OUT1 -> IN1);
		del IN_PORT_IN_5_3_l_5 IC_INSTANCE[ connected = "1"](GATE_IN_5_3_l_5.OUT1 -> IN1);
		del IN_PORT_IN_7_3_l_5 IC_INSTANCE[ connected = "1"](GATE_IN_7_3_l_5.OUT1 -> IN1);
		del IN_PORT_IN_8_3_l_5 IC_INSTANCE[ connected = "1"](GATE_IN_8_3_l_5.OUT1 -> IN1);
		del IN_PORT_IN_10_3_l_5 IC_INSTANCE[ connected = "1"](GATE_IN_10_3_l_5.OUT1 -> IN1);
		del IN_PORT_IN_11_3_l_5 IC_INSTANCE[ connected = "1"](GATE_IN_11_3_l_5.OUT1 -> IN1);
		add n1_1_r_5 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n12_3_l_5 GATE_NODE_N[ gateType = "NOT" , connected = "0"](GATE_IN_5_3_l_5.OUT1 -> IN1);
		add n13_3_l_5 GATE_NODE_N[ gateType = "NOR" , connected = "0"](GATE_G2_3_l_5.OUT1 -> IN1, GATE_IN_10_3_l_5.OUT1 -> IN2);
		add n_547_3_l_5 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n13_3_l_5.OUT1 -> IN1, GATE_IN_11_3_l_5.OUT1 -> IN2);
		add n11_3_l_5 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n12_3_l_5.OUT1 -> IN1, GATE_G2_3_l_5.OUT1 -> IN2);
		add n_576_3_l_5 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n11_3_l_5.OUT1 -> IN1, GATE_IN_7_3_l_5.OUT1 -> IN2);
		add n16_3_r_5 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_576_3_l_5.OUT1 -> IN1);
		add n_102_3_l_5 GATE_NODE_N[ gateType = "NOT" , connected = "0"](GATE_G2_3_l_5.OUT1 -> IN1);
		add n_42_5_r_5 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_576_3_l_5.OUT1 -> IN1, n_102_3_l_5.OUT1 -> IN2);
		add n12_3_r_5 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_102_3_l_5.OUT1 -> IN1);
		add n_429_or_0_3_r_5 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_576_3_l_5.OUT1 -> IN1, n12_3_r_5.OUT1 -> IN2);
		add n16_3_l_5 GATE_NODE_N[ gateType = "NOT" , connected = "0"](GATE_G1_3_l_5.OUT1 -> IN1);
		add n15_3_l_5 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n16_3_l_5.OUT1 -> IN1, GATE_IN_4_3_l_5.OUT1 -> IN2);
		add n14_3_l_5 GATE_NODE_N[ gateType = "AND" , connected = "0"](n15_3_l_5.OUT1 -> IN1, GATE_IN_2_3_l_5.OUT1 -> IN2);
		add n_431_3_l_5 GATE_NODE_N[ gateType = "OR" , connected = "0"](n14_3_l_5.OUT1 -> IN1, GATE_IN_8_3_l_5.OUT1 -> IN2);
		add G78_3_l_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_l_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_5.OUT1 -> IN3);
		add n15_3_r_5 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G78_3_l_5.OUT1 -> IN1, n16_3_r_5.OUT1 -> IN2);
		add P6_internal_2_r_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G78_3_l_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_5.OUT1 -> IN3);
		add P6_2_r_5 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_r_5.OUT1 -> IN1);
		add n_429_or_0_3_l_5 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n12_3_l_5.OUT1 -> IN1, GATE_G1_3_l_5.OUT1 -> IN2);
		add n14_3_r_5 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_429_or_0_3_l_5.OUT1 -> IN1, n15_3_r_5.OUT1 -> IN2);
		add ACVQN1_2_r_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_429_or_0_3_l_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_5.OUT1 -> IN3);
		add ACVQN1_2_l_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_2_2_l_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_5.OUT1 -> IN3);
		add n13_3_r_5 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN1_2_l_5.OUT1 -> IN1, n_576_3_l_5.OUT1 -> IN2);
		add n_547_3_r_5 GATE_NODE_N[ gateType = "NAND" , connected = "0"](G78_3_l_5.OUT1 -> IN1, n13_3_r_5.OUT1 -> IN2);
		add n11_3_r_5 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN1_2_l_5.OUT1 -> IN1, n12_3_r_5.OUT1 -> IN2);
		add n_102_3_r_5 GATE_NODE_N[ gateType = "NOT" , connected = "0"](ACVQN1_2_l_5.OUT1 -> IN1);
		add n3_1_r_5 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN1_2_l_5.OUT1 -> IN1, n_547_3_l_5.OUT1 -> IN2);
		add N1_1_r_5 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_102_3_l_5.OUT1 -> IN1, n3_1_r_5.OUT1 -> IN2);
		add G199_1_r_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_r_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_5.OUT1 -> IN3);
		add G214_1_r_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](ACVQN1_2_l_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_5.OUT1 -> IN3);
		add P6_internal_2_l_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_1_2_l_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_5.OUT1 -> IN3);
		add P6_2_l_5 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_l_5.OUT1 -> IN1);
		add n3_5_r_5 GATE_NODE_N[ gateType = "NAND" , connected = "0"](P6_2_l_5.OUT1 -> IN1, n_576_3_l_5.OUT1 -> IN2);
		add N3_5_r_5 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_429_or_0_3_l_5.OUT1 -> IN1, n3_5_r_5.OUT1 -> IN2);
		add G199_5_r_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_r_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_5.OUT1 -> IN3);
		add n_431_3_r_5 GATE_NODE_N[ gateType = "OR" , connected = "0"](P6_2_l_5.OUT1 -> IN1, n14_3_r_5.OUT1 -> IN2);
		add G78_3_r_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_5.OUT1 -> IN3);
		add n_576_3_r_5 GATE_NODE_N[ gateType = "NAND" , connected = "0"](P6_2_l_5.OUT1 -> IN1, n11_3_r_5.OUT1 -> IN2);
		add OUT_PORT_G199_1_r_5(G199_1_r_5.OUT1 -> IN1);
		add OUT_PORT_G214_1_r_5(G214_1_r_5.OUT1 -> IN1);
		add OUT_PORT_ACVQN1_2_r_5(ACVQN1_2_r_5.OUT1 -> IN1);
		add OUT_PORT_P6_2_r_5(P6_2_r_5.OUT1 -> IN1);
		add OUT_PORT_n_429_or_0_3_r_5(n_429_or_0_3_r_5.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_5(G78_3_r_5.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_5(n_576_3_r_5.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_5(n_102_3_r_5.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_5(n_547_3_r_5.OUT1 -> IN1);
		add OUT_PORT_n_42_5_r_5(n_42_5_r_5.OUT1 -> IN1);
		add OUT_PORT_G199_5_r_5(G199_5_r_5.OUT1 -> IN1);
	}

	rule pattern_substitute_6 {
		sub {
			GATE_IN_1_2_l_6 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_2_l_6 IC_INSTANCE[ connected = "1"](GATE_IN_1_2_l_6.OUT1 -> IN1);
			GATE_IN_2_2_l_6 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_2_l_6 IC_INSTANCE[ connected = "1"](GATE_IN_2_2_l_6.OUT1 -> IN1);
			GATE_G1_3_l_6 GATE_NODE_N[ connected = "0"];
			IN_PORT_G1_3_l_6 IC_INSTANCE[ connected = "1"](GATE_G1_3_l_6.OUT1 -> IN1);
			GATE_G2_3_l_6 GATE_NODE_N[ connected = "0"];
			IN_PORT_G2_3_l_6 IC_INSTANCE[ connected = "1"](GATE_G2_3_l_6.OUT1 -> IN1);
			GATE_IN_2_3_l_6 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_3_l_6 IC_INSTANCE[ connected = "1"](GATE_IN_2_3_l_6.OUT1 -> IN1);
			GATE_IN_4_3_l_6 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_4_3_l_6 IC_INSTANCE[ connected = "1"](GATE_IN_4_3_l_6.OUT1 -> IN1);
			GATE_IN_5_3_l_6 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_5_3_l_6 IC_INSTANCE[ connected = "1"](GATE_IN_5_3_l_6.OUT1 -> IN1);
			GATE_IN_7_3_l_6 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_7_3_l_6 IC_INSTANCE[ connected = "1"](GATE_IN_7_3_l_6.OUT1 -> IN1);
			GATE_IN_8_3_l_6 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_8_3_l_6 IC_INSTANCE[ connected = "1"](GATE_IN_8_3_l_6.OUT1 -> IN1);
			GATE_IN_10_3_l_6 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_10_3_l_6 IC_INSTANCE[ connected = "1"](GATE_IN_10_3_l_6.OUT1 -> IN1);
			GATE_IN_11_3_l_6 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_11_3_l_6 IC_INSTANCE[ connected = "1"](GATE_IN_11_3_l_6.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_6 PAT_6[connected = "1"](IN_PORT_IN_1_2_l_6.OUT1 -> IN_1_2_l_6 , IN_PORT_IN_2_2_l_6.OUT1 -> IN_2_2_l_6 , IN_PORT_G1_3_l_6.OUT1 -> G1_3_l_6 , IN_PORT_G2_3_l_6.OUT1 -> G2_3_l_6 , IN_PORT_IN_2_3_l_6.OUT1 -> IN_2_3_l_6 , IN_PORT_IN_4_3_l_6.OUT1 -> IN_4_3_l_6 , IN_PORT_IN_5_3_l_6.OUT1 -> IN_5_3_l_6 , IN_PORT_IN_7_3_l_6.OUT1 -> IN_7_3_l_6 , IN_PORT_IN_8_3_l_6.OUT1 -> IN_8_3_l_6 , IN_PORT_IN_10_3_l_6.OUT1 -> IN_10_3_l_6 , IN_PORT_IN_11_3_l_6.OUT1 -> IN_11_3_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_ACVQN2_0_r_6 IC_INSTANCE[ connected = "1"](P_inst_6.ACVQN2_0_r_6 -> IN1);
			OUT_PORT_n_266_and_0_0_r_6 IC_INSTANCE[ connected = "1"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
			OUT_PORT_ACVQN1_2_r_6 IC_INSTANCE[ connected = "1"](P_inst_6.ACVQN1_2_r_6 -> IN1);
			OUT_PORT_P6_2_r_6 IC_INSTANCE[ connected = "1"](P_inst_6.P6_2_r_6 -> IN1);
			OUT_PORT_n_429_or_0_3_r_6 IC_INSTANCE[ connected = "1"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
			OUT_PORT_G78_3_r_6 IC_INSTANCE[ connected = "1"](P_inst_6.G78_3_r_6 -> IN1);
			OUT_PORT_n_576_3_r_6 IC_INSTANCE[ connected = "1"](P_inst_6.n_576_3_r_6 -> IN1);
			OUT_PORT_n_102_3_r_6 IC_INSTANCE[ connected = "1"](P_inst_6.n_102_3_r_6 -> IN1);
			OUT_PORT_n_547_3_r_6 IC_INSTANCE[ connected = "1"](P_inst_6.n_547_3_r_6 -> IN1);
			OUT_PORT_n_42_5_r_6 IC_INSTANCE[ connected = "1"](P_inst_6.n_42_5_r_6 -> IN1);
			OUT_PORT_G199_5_r_6 IC_INSTANCE[ connected = "1"](P_inst_6.G199_5_r_6 -> IN1);
		}
		del OUT_PORT_ACVQN2_0_r_6 IC_INSTANCE(P_inst_6.ACVQN2_0_r_6 -> IN1);
		del OUT_PORT_n_266_and_0_0_r_6 IC_INSTANCE(P_inst_6.n_266_and_0_0_r_6 -> IN1);
		del OUT_PORT_ACVQN1_2_r_6 IC_INSTANCE(P_inst_6.ACVQN1_2_r_6 -> IN1);
		del OUT_PORT_P6_2_r_6 IC_INSTANCE(P_inst_6.P6_2_r_6 -> IN1);
		del OUT_PORT_n_429_or_0_3_r_6 IC_INSTANCE(P_inst_6.n_429_or_0_3_r_6 -> IN1);
		del OUT_PORT_G78_3_r_6 IC_INSTANCE(P_inst_6.G78_3_r_6 -> IN1);
		del OUT_PORT_n_576_3_r_6 IC_INSTANCE(P_inst_6.n_576_3_r_6 -> IN1);
		del OUT_PORT_n_102_3_r_6 IC_INSTANCE(P_inst_6.n_102_3_r_6 -> IN1);
		del OUT_PORT_n_547_3_r_6 IC_INSTANCE(P_inst_6.n_547_3_r_6 -> IN1);
		del OUT_PORT_n_42_5_r_6 IC_INSTANCE(P_inst_6.n_42_5_r_6 -> IN1);
		del OUT_PORT_G199_5_r_6 IC_INSTANCE(P_inst_6.G199_5_r_6 -> IN1);
		del P_inst_6 PAT_6[connected = "1"](IN_PORT_IN_1_2_l_6.OUT1 -> IN_1_2_l_6 , IN_PORT_IN_2_2_l_6.OUT1 -> IN_2_2_l_6 , IN_PORT_G1_3_l_6.OUT1 -> G1_3_l_6 , IN_PORT_G2_3_l_6.OUT1 -> G2_3_l_6 , IN_PORT_IN_2_3_l_6.OUT1 -> IN_2_3_l_6 , IN_PORT_IN_4_3_l_6.OUT1 -> IN_4_3_l_6 , IN_PORT_IN_5_3_l_6.OUT1 -> IN_5_3_l_6 , IN_PORT_IN_7_3_l_6.OUT1 -> IN_7_3_l_6 , IN_PORT_IN_8_3_l_6.OUT1 -> IN_8_3_l_6 , IN_PORT_IN_10_3_l_6.OUT1 -> IN_10_3_l_6 , IN_PORT_IN_11_3_l_6.OUT1 -> IN_11_3_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_2_l_6 IC_INSTANCE[ connected = "1"](GATE_IN_1_2_l_6.OUT1 -> IN1);
		del IN_PORT_IN_2_2_l_6 IC_INSTANCE[ connected = "1"](GATE_IN_2_2_l_6.OUT1 -> IN1);
		del IN_PORT_G1_3_l_6 IC_INSTANCE[ connected = "1"](GATE_G1_3_l_6.OUT1 -> IN1);
		del IN_PORT_G2_3_l_6 IC_INSTANCE[ connected = "1"](GATE_G2_3_l_6.OUT1 -> IN1);
		del IN_PORT_IN_2_3_l_6 IC_INSTANCE[ connected = "1"](GATE_IN_2_3_l_6.OUT1 -> IN1);
		del IN_PORT_IN_4_3_l_6 IC_INSTANCE[ connected = "1"](GATE_IN_4_3_l_6.OUT1 -> IN1);
		del IN_PORT_IN_5_3_l_6 IC_INSTANCE[ connected = "1"](GATE_IN_5_3_l_6.OUT1 -> IN1);
		del IN_PORT_IN_7_3_l_6 IC_INSTANCE[ connected = "1"](GATE_IN_7_3_l_6.OUT1 -> IN1);
		del IN_PORT_IN_8_3_l_6 IC_INSTANCE[ connected = "1"](GATE_IN_8_3_l_6.OUT1 -> IN1);
		del IN_PORT_IN_10_3_l_6 IC_INSTANCE[ connected = "1"](GATE_IN_10_3_l_6.OUT1 -> IN1);
		del IN_PORT_IN_11_3_l_6 IC_INSTANCE[ connected = "1"](GATE_IN_11_3_l_6.OUT1 -> IN1);
		add n1_0_r_6 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n12_3_l_6 GATE_NODE_N[ gateType = "NOT" , connected = "0"](GATE_IN_5_3_l_6.OUT1 -> IN1);
		add n13_3_l_6 GATE_NODE_N[ gateType = "NOR" , connected = "0"](GATE_G2_3_l_6.OUT1 -> IN1, GATE_IN_10_3_l_6.OUT1 -> IN2);
		add n_547_3_l_6 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n13_3_l_6.OUT1 -> IN1, GATE_IN_11_3_l_6.OUT1 -> IN2);
		add n11_3_l_6 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n12_3_l_6.OUT1 -> IN1, GATE_G2_3_l_6.OUT1 -> IN2);
		add n_576_3_l_6 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n11_3_l_6.OUT1 -> IN1, GATE_IN_7_3_l_6.OUT1 -> IN2);
		add P6_internal_2_r_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_576_3_l_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_6.OUT1 -> IN3);
		add P6_2_r_6 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_r_6.OUT1 -> IN1);
		add n_102_3_l_6 GATE_NODE_N[ gateType = "NOT" , connected = "0"](GATE_G2_3_l_6.OUT1 -> IN1);
		add n16_3_r_6 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_102_3_l_6.OUT1 -> IN1);
		add n16_3_l_6 GATE_NODE_N[ gateType = "NOT" , connected = "0"](GATE_G1_3_l_6.OUT1 -> IN1);
		add n15_3_l_6 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n16_3_l_6.OUT1 -> IN1, GATE_IN_4_3_l_6.OUT1 -> IN2);
		add n14_3_l_6 GATE_NODE_N[ gateType = "AND" , connected = "0"](n15_3_l_6.OUT1 -> IN1, GATE_IN_2_3_l_6.OUT1 -> IN2);
		add n_431_3_l_6 GATE_NODE_N[ gateType = "OR" , connected = "0"](n14_3_l_6.OUT1 -> IN1, GATE_IN_8_3_l_6.OUT1 -> IN2);
		add G78_3_l_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_l_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_6.OUT1 -> IN3);
		add ACVQN1_2_r_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G78_3_l_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_6.OUT1 -> IN3);
		add ACVQN1_0_r_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G78_3_l_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_6.OUT1 -> IN3);
		add ACVQN2_0_r_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G78_3_l_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_6.OUT1 -> IN3);
		add n_429_or_0_3_l_6 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n12_3_l_6.OUT1 -> IN1, GATE_G1_3_l_6.OUT1 -> IN2);
		add n3_5_r_6 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_429_or_0_3_l_6.OUT1 -> IN1, n_547_3_l_6.OUT1 -> IN2);
		add N3_5_r_6 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_102_3_l_6.OUT1 -> IN1, n3_5_r_6.OUT1 -> IN2);
		add G199_5_r_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_r_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_6.OUT1 -> IN3);
		add n_266_and_0_0_r_6 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_429_or_0_3_l_6.OUT1 -> IN1, ACVQN1_0_r_6.OUT1 -> IN2);
		add ACVQN1_2_l_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_2_2_l_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_6.OUT1 -> IN3);
		add n_42_5_r_6 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN1_2_l_6.OUT1 -> IN1, n_429_or_0_3_l_6.OUT1 -> IN2);
		add n13_3_r_6 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN1_2_l_6.OUT1 -> IN1, n_547_3_l_6.OUT1 -> IN2);
		add n_547_3_r_6 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_576_3_l_6.OUT1 -> IN1, n13_3_r_6.OUT1 -> IN2);
		add n_102_3_r_6 GATE_NODE_N[ gateType = "NOT" , connected = "0"](ACVQN1_2_l_6.OUT1 -> IN1);
		add P6_internal_2_l_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_1_2_l_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_6.OUT1 -> IN3);
		add P6_2_l_6 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_l_6.OUT1 -> IN1);
		add n15_3_r_6 GATE_NODE_N[ gateType = "NOR" , connected = "0"](P6_2_l_6.OUT1 -> IN1, n16_3_r_6.OUT1 -> IN2);
		add n14_3_r_6 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN1_2_l_6.OUT1 -> IN1, n15_3_r_6.OUT1 -> IN2);
		add n_431_3_r_6 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_429_or_0_3_l_6.OUT1 -> IN1, n14_3_r_6.OUT1 -> IN2);
		add G78_3_r_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_6.OUT1 -> IN3);
		add n12_3_r_6 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_2_l_6.OUT1 -> IN1);
		add n11_3_r_6 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN1_2_l_6.OUT1 -> IN1, n12_3_r_6.OUT1 -> IN2);
		add n_576_3_r_6 GATE_NODE_N[ gateType = "NAND" , connected = "0"](P6_2_l_6.OUT1 -> IN1, n11_3_r_6.OUT1 -> IN2);
		add n_429_or_0_3_r_6 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_102_3_l_6.OUT1 -> IN1, n12_3_r_6.OUT1 -> IN2);
		add OUT_PORT_ACVQN2_0_r_6(ACVQN2_0_r_6.OUT1 -> IN1);
		add OUT_PORT_n_266_and_0_0_r_6(n_266_and_0_0_r_6.OUT1 -> IN1);
		add OUT_PORT_ACVQN1_2_r_6(ACVQN1_2_r_6.OUT1 -> IN1);
		add OUT_PORT_P6_2_r_6(P6_2_r_6.OUT1 -> IN1);
		add OUT_PORT_n_429_or_0_3_r_6(n_429_or_0_3_r_6.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_6(G78_3_r_6.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_6(n_576_3_r_6.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_6(n_102_3_r_6.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_6(n_547_3_r_6.OUT1 -> IN1);
		add OUT_PORT_n_42_5_r_6(n_42_5_r_6.OUT1 -> IN1);
		add OUT_PORT_G199_5_r_6(G199_5_r_6.OUT1 -> IN1);
	}

	rule pattern_substitute_7 {
		sub {
			GATE_IN_1_0_l_7 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_0_l_7 IC_INSTANCE[ connected = "1"](GATE_IN_1_0_l_7.OUT1 -> IN1);
			GATE_IN_2_0_l_7 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_0_l_7 IC_INSTANCE[ connected = "1"](GATE_IN_2_0_l_7.OUT1 -> IN1);
			GATE_IN_4_0_l_7 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_4_0_l_7 IC_INSTANCE[ connected = "1"](GATE_IN_4_0_l_7.OUT1 -> IN1);
			GATE_G18_4_l_7 GATE_NODE_N[ connected = "0"];
			IN_PORT_G18_4_l_7 IC_INSTANCE[ connected = "1"](GATE_G18_4_l_7.OUT1 -> IN1);
			GATE_G15_4_l_7 GATE_NODE_N[ connected = "0"];
			IN_PORT_G15_4_l_7 IC_INSTANCE[ connected = "1"](GATE_G15_4_l_7.OUT1 -> IN1);
			GATE_IN_1_4_l_7 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_4_l_7 IC_INSTANCE[ connected = "1"](GATE_IN_1_4_l_7.OUT1 -> IN1);
			GATE_IN_4_4_l_7 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_4_4_l_7 IC_INSTANCE[ connected = "1"](GATE_IN_4_4_l_7.OUT1 -> IN1);
			GATE_IN_5_4_l_7 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_5_4_l_7 IC_INSTANCE[ connected = "1"](GATE_IN_5_4_l_7.OUT1 -> IN1);
			GATE_IN_7_4_l_7 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_7_4_l_7 IC_INSTANCE[ connected = "1"](GATE_IN_7_4_l_7.OUT1 -> IN1);
			GATE_IN_9_4_l_7 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_9_4_l_7 IC_INSTANCE[ connected = "1"](GATE_IN_9_4_l_7.OUT1 -> IN1);
			GATE_IN_10_4_l_7 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_10_4_l_7 IC_INSTANCE[ connected = "1"](GATE_IN_10_4_l_7.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_7 PAT_7[connected = "1"](IN_PORT_IN_1_0_l_7.OUT1 -> IN_1_0_l_7 , IN_PORT_IN_2_0_l_7.OUT1 -> IN_2_0_l_7 , IN_PORT_IN_4_0_l_7.OUT1 -> IN_4_0_l_7 , IN_PORT_G18_4_l_7.OUT1 -> G18_4_l_7 , IN_PORT_G15_4_l_7.OUT1 -> G15_4_l_7 , IN_PORT_IN_1_4_l_7.OUT1 -> IN_1_4_l_7 , IN_PORT_IN_4_4_l_7.OUT1 -> IN_4_4_l_7 , IN_PORT_IN_5_4_l_7.OUT1 -> IN_5_4_l_7 , IN_PORT_IN_7_4_l_7.OUT1 -> IN_7_4_l_7 , IN_PORT_IN_9_4_l_7.OUT1 -> IN_9_4_l_7 , IN_PORT_IN_10_4_l_7.OUT1 -> IN_10_4_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_ACVQN2_0_r_7 IC_INSTANCE[ connected = "1"](P_inst_7.ACVQN2_0_r_7 -> IN1);
			OUT_PORT_n_266_and_0_0_r_7 IC_INSTANCE[ connected = "1"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
			OUT_PORT_G199_1_r_7 IC_INSTANCE[ connected = "1"](P_inst_7.G199_1_r_7 -> IN1);
			OUT_PORT_G214_1_r_7 IC_INSTANCE[ connected = "1"](P_inst_7.G214_1_r_7 -> IN1);
			OUT_PORT_n_429_or_0_3_r_7 IC_INSTANCE[ connected = "1"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
			OUT_PORT_G78_3_r_7 IC_INSTANCE[ connected = "1"](P_inst_7.G78_3_r_7 -> IN1);
			OUT_PORT_n_576_3_r_7 IC_INSTANCE[ connected = "1"](P_inst_7.n_576_3_r_7 -> IN1);
			OUT_PORT_n_102_3_r_7 IC_INSTANCE[ connected = "1"](P_inst_7.n_102_3_r_7 -> IN1);
			OUT_PORT_n_547_3_r_7 IC_INSTANCE[ connected = "1"](P_inst_7.n_547_3_r_7 -> IN1);
			OUT_PORT_n_42_5_r_7 IC_INSTANCE[ connected = "1"](P_inst_7.n_42_5_r_7 -> IN1);
			OUT_PORT_G199_5_r_7 IC_INSTANCE[ connected = "1"](P_inst_7.G199_5_r_7 -> IN1);
		}
		del OUT_PORT_ACVQN2_0_r_7 IC_INSTANCE(P_inst_7.ACVQN2_0_r_7 -> IN1);
		del OUT_PORT_n_266_and_0_0_r_7 IC_INSTANCE(P_inst_7.n_266_and_0_0_r_7 -> IN1);
		del OUT_PORT_G199_1_r_7 IC_INSTANCE(P_inst_7.G199_1_r_7 -> IN1);
		del OUT_PORT_G214_1_r_7 IC_INSTANCE(P_inst_7.G214_1_r_7 -> IN1);
		del OUT_PORT_n_429_or_0_3_r_7 IC_INSTANCE(P_inst_7.n_429_or_0_3_r_7 -> IN1);
		del OUT_PORT_G78_3_r_7 IC_INSTANCE(P_inst_7.G78_3_r_7 -> IN1);
		del OUT_PORT_n_576_3_r_7 IC_INSTANCE(P_inst_7.n_576_3_r_7 -> IN1);
		del OUT_PORT_n_102_3_r_7 IC_INSTANCE(P_inst_7.n_102_3_r_7 -> IN1);
		del OUT_PORT_n_547_3_r_7 IC_INSTANCE(P_inst_7.n_547_3_r_7 -> IN1);
		del OUT_PORT_n_42_5_r_7 IC_INSTANCE(P_inst_7.n_42_5_r_7 -> IN1);
		del OUT_PORT_G199_5_r_7 IC_INSTANCE(P_inst_7.G199_5_r_7 -> IN1);
		del P_inst_7 PAT_7[connected = "1"](IN_PORT_IN_1_0_l_7.OUT1 -> IN_1_0_l_7 , IN_PORT_IN_2_0_l_7.OUT1 -> IN_2_0_l_7 , IN_PORT_IN_4_0_l_7.OUT1 -> IN_4_0_l_7 , IN_PORT_G18_4_l_7.OUT1 -> G18_4_l_7 , IN_PORT_G15_4_l_7.OUT1 -> G15_4_l_7 , IN_PORT_IN_1_4_l_7.OUT1 -> IN_1_4_l_7 , IN_PORT_IN_4_4_l_7.OUT1 -> IN_4_4_l_7 , IN_PORT_IN_5_4_l_7.OUT1 -> IN_5_4_l_7 , IN_PORT_IN_7_4_l_7.OUT1 -> IN_7_4_l_7 , IN_PORT_IN_9_4_l_7.OUT1 -> IN_9_4_l_7 , IN_PORT_IN_10_4_l_7.OUT1 -> IN_10_4_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_7 IC_INSTANCE[ connected = "1"](GATE_IN_1_0_l_7.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_7 IC_INSTANCE[ connected = "1"](GATE_IN_2_0_l_7.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_7 IC_INSTANCE[ connected = "1"](GATE_IN_4_0_l_7.OUT1 -> IN1);
		del IN_PORT_G18_4_l_7 IC_INSTANCE[ connected = "1"](GATE_G18_4_l_7.OUT1 -> IN1);
		del IN_PORT_G15_4_l_7 IC_INSTANCE[ connected = "1"](GATE_G15_4_l_7.OUT1 -> IN1);
		del IN_PORT_IN_1_4_l_7 IC_INSTANCE[ connected = "1"](GATE_IN_1_4_l_7.OUT1 -> IN1);
		del IN_PORT_IN_4_4_l_7 IC_INSTANCE[ connected = "1"](GATE_IN_4_4_l_7.OUT1 -> IN1);
		del IN_PORT_IN_5_4_l_7 IC_INSTANCE[ connected = "1"](GATE_IN_5_4_l_7.OUT1 -> IN1);
		del IN_PORT_IN_7_4_l_7 IC_INSTANCE[ connected = "1"](GATE_IN_7_4_l_7.OUT1 -> IN1);
		del IN_PORT_IN_9_4_l_7 IC_INSTANCE[ connected = "1"](GATE_IN_9_4_l_7.OUT1 -> IN1);
		del IN_PORT_IN_10_4_l_7 IC_INSTANCE[ connected = "1"](GATE_IN_10_4_l_7.OUT1 -> IN1);
		add n1_0_r_7 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n_569_4_l_7 GATE_NODE_N[ gateType = "OR" , connected = "0"](GATE_IN_9_4_l_7.OUT1 -> IN1, GATE_IN_10_4_l_7.OUT1 -> IN2);
		add n_573_4_l_7 GATE_NODE_N[ gateType = "OR" , connected = "0"](GATE_IN_5_4_l_7.OUT1 -> IN1, GATE_IN_9_4_l_7.OUT1 -> IN2);
		add n_572_4_l_7 GATE_NODE_N[ gateType = "NOR" , connected = "0"](GATE_G15_4_l_7.OUT1 -> IN1, GATE_IN_7_4_l_7.OUT1 -> IN2);
		add ACVQN1_0_r_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_572_4_l_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_7.OUT1 -> IN3);
		add ACVQN2_0_r_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_572_4_l_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_7.OUT1 -> IN3);
		add n_87_4_l_7 GATE_NODE_N[ gateType = "NOT" , connected = "0"](GATE_G15_4_l_7.OUT1 -> IN1);
		add n7_4_l_7 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_87_4_l_7.OUT1 -> IN1, GATE_IN_4_4_l_7.OUT1 -> IN2);
		add n_549_4_l_7 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n7_4_l_7.OUT1 -> IN1, GATE_IN_10_4_l_7.OUT1 -> IN2);
		add n4_4_l_7 GATE_NODE_N[ gateType = "NOR" , connected = "0"](GATE_G18_4_l_7.OUT1 -> IN1, GATE_IN_1_4_l_7.OUT1 -> IN2);
		add G42_4_l_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n4_4_l_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_7.OUT1 -> IN3);
		add n12_3_r_7 GATE_NODE_N[ gateType = "NOT" , connected = "0"](G42_4_l_7.OUT1 -> IN1);
		add G214_1_r_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G42_4_l_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_7.OUT1 -> IN3);
		add n_452_4_l_7 GATE_NODE_N[ gateType = "NOR" , connected = "0"](GATE_G18_4_l_7.OUT1 -> IN1, GATE_IN_5_4_l_7.OUT1 -> IN2);
		add n_266_and_0_0_r_7 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_452_4_l_7.OUT1 -> IN1, ACVQN1_0_r_7.OUT1 -> IN2);
		add ACVQN1_0_l_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_2_0_l_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_7.OUT1 -> IN3);
		add n_266_and_0_0_l_7 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN1_0_l_7.OUT1 -> IN1, GATE_IN_4_0_l_7.OUT1 -> IN2);
		add n3_5_r_7 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_266_and_0_0_l_7.OUT1 -> IN1, n_573_4_l_7.OUT1 -> IN2);
		add N3_5_r_7 GATE_NODE_N[ gateType = "AND" , connected = "0"](G42_4_l_7.OUT1 -> IN1, n3_5_r_7.OUT1 -> IN2);
		add G199_5_r_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_r_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_7.OUT1 -> IN3);
		add n_42_5_r_7 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_266_and_0_0_l_7.OUT1 -> IN1, n_549_4_l_7.OUT1 -> IN2);
		add n16_3_r_7 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_266_and_0_0_l_7.OUT1 -> IN1);
		add n15_3_r_7 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_569_4_l_7.OUT1 -> IN1, n16_3_r_7.OUT1 -> IN2);
		add n13_3_r_7 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_266_and_0_0_l_7.OUT1 -> IN1, n_452_4_l_7.OUT1 -> IN2);
		add n_547_3_r_7 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_573_4_l_7.OUT1 -> IN1, n13_3_r_7.OUT1 -> IN2);
		add n11_3_r_7 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_266_and_0_0_l_7.OUT1 -> IN1, n12_3_r_7.OUT1 -> IN2);
		add n_102_3_r_7 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_266_and_0_0_l_7.OUT1 -> IN1);
		add n_429_or_0_3_r_7 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_266_and_0_0_l_7.OUT1 -> IN1, n12_3_r_7.OUT1 -> IN2);
		add ACVQN2_0_l_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_1_0_l_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_7.OUT1 -> IN3);
		add n14_3_r_7 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN2_0_l_7.OUT1 -> IN1, n15_3_r_7.OUT1 -> IN2);
		add n_431_3_r_7 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_569_4_l_7.OUT1 -> IN1, n14_3_r_7.OUT1 -> IN2);
		add G78_3_r_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_7.OUT1 -> IN3);
		add n_576_3_r_7 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN2_0_l_7.OUT1 -> IN1, n11_3_r_7.OUT1 -> IN2);
		add n3_1_r_7 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN2_0_l_7.OUT1 -> IN1, n_549_4_l_7.OUT1 -> IN2);
		add N1_1_r_7 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_572_4_l_7.OUT1 -> IN1, n3_1_r_7.OUT1 -> IN2);
		add G199_1_r_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_r_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_7.OUT1 -> IN3);
		add OUT_PORT_ACVQN2_0_r_7(ACVQN2_0_r_7.OUT1 -> IN1);
		add OUT_PORT_n_266_and_0_0_r_7(n_266_and_0_0_r_7.OUT1 -> IN1);
		add OUT_PORT_G199_1_r_7(G199_1_r_7.OUT1 -> IN1);
		add OUT_PORT_G214_1_r_7(G214_1_r_7.OUT1 -> IN1);
		add OUT_PORT_n_429_or_0_3_r_7(n_429_or_0_3_r_7.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_7(G78_3_r_7.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_7(n_576_3_r_7.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_7(n_102_3_r_7.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_7(n_547_3_r_7.OUT1 -> IN1);
		add OUT_PORT_n_42_5_r_7(n_42_5_r_7.OUT1 -> IN1);
		add OUT_PORT_G199_5_r_7(G199_5_r_7.OUT1 -> IN1);
	}

	rule pattern_substitute_8 {
		sub {
			GATE_IN_1_0_l_8 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_0_l_8 IC_INSTANCE[ connected = "1"](GATE_IN_1_0_l_8.OUT1 -> IN1);
			GATE_IN_2_0_l_8 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_0_l_8 IC_INSTANCE[ connected = "1"](GATE_IN_2_0_l_8.OUT1 -> IN1);
			GATE_IN_4_0_l_8 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_4_0_l_8 IC_INSTANCE[ connected = "1"](GATE_IN_4_0_l_8.OUT1 -> IN1);
			GATE_IN_1_1_l_8 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_1_l_8 IC_INSTANCE[ connected = "1"](GATE_IN_1_1_l_8.OUT1 -> IN1);
			GATE_IN_2_1_l_8 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_1_l_8 IC_INSTANCE[ connected = "1"](GATE_IN_2_1_l_8.OUT1 -> IN1);
			GATE_IN_3_1_l_8 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_3_1_l_8 IC_INSTANCE[ connected = "1"](GATE_IN_3_1_l_8.OUT1 -> IN1);
			GATE_IN_6_1_l_8 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_6_1_l_8 IC_INSTANCE[ connected = "1"](GATE_IN_6_1_l_8.OUT1 -> IN1);
			GATE_IN_1_5_l_8 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_5_l_8 IC_INSTANCE[ connected = "1"](GATE_IN_1_5_l_8.OUT1 -> IN1);
			GATE_IN_2_5_l_8 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_5_l_8 IC_INSTANCE[ connected = "1"](GATE_IN_2_5_l_8.OUT1 -> IN1);
			GATE_IN_3_5_l_8 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_3_5_l_8 IC_INSTANCE[ connected = "1"](GATE_IN_3_5_l_8.OUT1 -> IN1);
			GATE_IN_6_5_l_8 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_6_5_l_8 IC_INSTANCE[ connected = "1"](GATE_IN_6_5_l_8.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_8 PAT_8[connected = "1"](IN_PORT_IN_1_0_l_8.OUT1 -> IN_1_0_l_8 , IN_PORT_IN_2_0_l_8.OUT1 -> IN_2_0_l_8 , IN_PORT_IN_4_0_l_8.OUT1 -> IN_4_0_l_8 , IN_PORT_IN_1_1_l_8.OUT1 -> IN_1_1_l_8 , IN_PORT_IN_2_1_l_8.OUT1 -> IN_2_1_l_8 , IN_PORT_IN_3_1_l_8.OUT1 -> IN_3_1_l_8 , IN_PORT_IN_6_1_l_8.OUT1 -> IN_6_1_l_8 , IN_PORT_IN_1_5_l_8.OUT1 -> IN_1_5_l_8 , IN_PORT_IN_2_5_l_8.OUT1 -> IN_2_5_l_8 , IN_PORT_IN_3_5_l_8.OUT1 -> IN_3_5_l_8 , IN_PORT_IN_6_5_l_8.OUT1 -> IN_6_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_ACVQN2_0_r_8 IC_INSTANCE[ connected = "1"](P_inst_8.ACVQN2_0_r_8 -> IN1);
			OUT_PORT_n_266_and_0_0_r_8 IC_INSTANCE[ connected = "1"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
			OUT_PORT_ACVQN1_2_r_8 IC_INSTANCE[ connected = "1"](P_inst_8.ACVQN1_2_r_8 -> IN1);
			OUT_PORT_P6_2_r_8 IC_INSTANCE[ connected = "1"](P_inst_8.P6_2_r_8 -> IN1);
			OUT_PORT_n_429_or_0_3_r_8 IC_INSTANCE[ connected = "1"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
			OUT_PORT_G78_3_r_8 IC_INSTANCE[ connected = "1"](P_inst_8.G78_3_r_8 -> IN1);
			OUT_PORT_n_576_3_r_8 IC_INSTANCE[ connected = "1"](P_inst_8.n_576_3_r_8 -> IN1);
			OUT_PORT_n_102_3_r_8 IC_INSTANCE[ connected = "1"](P_inst_8.n_102_3_r_8 -> IN1);
			OUT_PORT_n_547_3_r_8 IC_INSTANCE[ connected = "1"](P_inst_8.n_547_3_r_8 -> IN1);
			OUT_PORT_n_42_5_r_8 IC_INSTANCE[ connected = "1"](P_inst_8.n_42_5_r_8 -> IN1);
			OUT_PORT_G199_5_r_8 IC_INSTANCE[ connected = "1"](P_inst_8.G199_5_r_8 -> IN1);
		}
		del OUT_PORT_ACVQN2_0_r_8 IC_INSTANCE(P_inst_8.ACVQN2_0_r_8 -> IN1);
		del OUT_PORT_n_266_and_0_0_r_8 IC_INSTANCE(P_inst_8.n_266_and_0_0_r_8 -> IN1);
		del OUT_PORT_ACVQN1_2_r_8 IC_INSTANCE(P_inst_8.ACVQN1_2_r_8 -> IN1);
		del OUT_PORT_P6_2_r_8 IC_INSTANCE(P_inst_8.P6_2_r_8 -> IN1);
		del OUT_PORT_n_429_or_0_3_r_8 IC_INSTANCE(P_inst_8.n_429_or_0_3_r_8 -> IN1);
		del OUT_PORT_G78_3_r_8 IC_INSTANCE(P_inst_8.G78_3_r_8 -> IN1);
		del OUT_PORT_n_576_3_r_8 IC_INSTANCE(P_inst_8.n_576_3_r_8 -> IN1);
		del OUT_PORT_n_102_3_r_8 IC_INSTANCE(P_inst_8.n_102_3_r_8 -> IN1);
		del OUT_PORT_n_547_3_r_8 IC_INSTANCE(P_inst_8.n_547_3_r_8 -> IN1);
		del OUT_PORT_n_42_5_r_8 IC_INSTANCE(P_inst_8.n_42_5_r_8 -> IN1);
		del OUT_PORT_G199_5_r_8 IC_INSTANCE(P_inst_8.G199_5_r_8 -> IN1);
		del P_inst_8 PAT_8[connected = "1"](IN_PORT_IN_1_0_l_8.OUT1 -> IN_1_0_l_8 , IN_PORT_IN_2_0_l_8.OUT1 -> IN_2_0_l_8 , IN_PORT_IN_4_0_l_8.OUT1 -> IN_4_0_l_8 , IN_PORT_IN_1_1_l_8.OUT1 -> IN_1_1_l_8 , IN_PORT_IN_2_1_l_8.OUT1 -> IN_2_1_l_8 , IN_PORT_IN_3_1_l_8.OUT1 -> IN_3_1_l_8 , IN_PORT_IN_6_1_l_8.OUT1 -> IN_6_1_l_8 , IN_PORT_IN_1_5_l_8.OUT1 -> IN_1_5_l_8 , IN_PORT_IN_2_5_l_8.OUT1 -> IN_2_5_l_8 , IN_PORT_IN_3_5_l_8.OUT1 -> IN_3_5_l_8 , IN_PORT_IN_6_5_l_8.OUT1 -> IN_6_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_8 IC_INSTANCE[ connected = "1"](GATE_IN_1_0_l_8.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_8 IC_INSTANCE[ connected = "1"](GATE_IN_2_0_l_8.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_8 IC_INSTANCE[ connected = "1"](GATE_IN_4_0_l_8.OUT1 -> IN1);
		del IN_PORT_IN_1_1_l_8 IC_INSTANCE[ connected = "1"](GATE_IN_1_1_l_8.OUT1 -> IN1);
		del IN_PORT_IN_2_1_l_8 IC_INSTANCE[ connected = "1"](GATE_IN_2_1_l_8.OUT1 -> IN1);
		del IN_PORT_IN_3_1_l_8 IC_INSTANCE[ connected = "1"](GATE_IN_3_1_l_8.OUT1 -> IN1);
		del IN_PORT_IN_6_1_l_8 IC_INSTANCE[ connected = "1"](GATE_IN_6_1_l_8.OUT1 -> IN1);
		del IN_PORT_IN_1_5_l_8 IC_INSTANCE[ connected = "1"](GATE_IN_1_5_l_8.OUT1 -> IN1);
		del IN_PORT_IN_2_5_l_8 IC_INSTANCE[ connected = "1"](GATE_IN_2_5_l_8.OUT1 -> IN1);
		del IN_PORT_IN_3_5_l_8 IC_INSTANCE[ connected = "1"](GATE_IN_3_5_l_8.OUT1 -> IN1);
		del IN_PORT_IN_6_5_l_8 IC_INSTANCE[ connected = "1"](GATE_IN_6_5_l_8.OUT1 -> IN1);
		add n1_0_r_8 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n3_5_l_8 GATE_NODE_N[ gateType = "NAND" , connected = "0"](GATE_IN_2_5_l_8.OUT1 -> IN1, GATE_IN_3_5_l_8.OUT1 -> IN2);
		add N3_5_l_8 GATE_NODE_N[ gateType = "AND" , connected = "0"](n3_5_l_8.OUT1 -> IN1, GATE_IN_6_5_l_8.OUT1 -> IN2);
		add G199_5_l_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_l_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_8.OUT1 -> IN3);
		add n16_3_r_8 GATE_NODE_N[ gateType = "NOT" , connected = "0"](G199_5_l_8.OUT1 -> IN1);
		add ACVQN1_2_r_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G199_5_l_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_8.OUT1 -> IN3);
		add n_42_5_l_8 GATE_NODE_N[ gateType = "NOR" , connected = "0"](GATE_IN_1_5_l_8.OUT1 -> IN1, GATE_IN_3_5_l_8.OUT1 -> IN2);
		add G214_1_l_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_3_1_l_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_8.OUT1 -> IN3);
		add P6_internal_2_r_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G214_1_l_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_8.OUT1 -> IN3);
		add P6_2_r_8 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_r_8.OUT1 -> IN1);
		add ACVQN1_0_r_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G214_1_l_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_8.OUT1 -> IN3);
		add n_266_and_0_0_r_8 GATE_NODE_N[ gateType = "AND" , connected = "0"](G199_5_l_8.OUT1 -> IN1, ACVQN1_0_r_8.OUT1 -> IN2);
		add n3_1_l_8 GATE_NODE_N[ gateType = "NAND" , connected = "0"](GATE_IN_1_1_l_8.OUT1 -> IN1, GATE_IN_2_1_l_8.OUT1 -> IN2);
		add N1_1_l_8 GATE_NODE_N[ gateType = "AND" , connected = "0"](n3_1_l_8.OUT1 -> IN1, GATE_IN_6_1_l_8.OUT1 -> IN2);
		add G199_1_l_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_l_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_8.OUT1 -> IN3);
		add n15_3_r_8 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G199_1_l_8.OUT1 -> IN1, n16_3_r_8.OUT1 -> IN2);
		add n12_3_r_8 GATE_NODE_N[ gateType = "NOT" , connected = "0"](G199_1_l_8.OUT1 -> IN1);
		add n_429_or_0_3_r_8 GATE_NODE_N[ gateType = "NAND" , connected = "0"](G199_5_l_8.OUT1 -> IN1, n12_3_r_8.OUT1 -> IN2);
		add ACVQN1_0_l_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_2_0_l_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_8.OUT1 -> IN3);
		add n_266_and_0_0_l_8 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN1_0_l_8.OUT1 -> IN1, GATE_IN_4_0_l_8.OUT1 -> IN2);
		add n13_3_r_8 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_266_and_0_0_l_8.OUT1 -> IN1, G199_1_l_8.OUT1 -> IN2);
		add n11_3_r_8 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_266_and_0_0_l_8.OUT1 -> IN1, n12_3_r_8.OUT1 -> IN2);
		add n_576_3_r_8 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_42_5_l_8.OUT1 -> IN1, n11_3_r_8.OUT1 -> IN2);
		add n_102_3_r_8 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_266_and_0_0_l_8.OUT1 -> IN1);
		add ACVQN2_0_r_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_266_and_0_0_l_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_8.OUT1 -> IN3);
		add ACVQN2_0_l_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_1_0_l_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_8.OUT1 -> IN3);
		add n3_5_r_8 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN2_0_l_8.OUT1 -> IN1, G214_1_l_8.OUT1 -> IN2);
		add N3_5_r_8 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_42_5_l_8.OUT1 -> IN1, n3_5_r_8.OUT1 -> IN2);
		add G199_5_r_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_r_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_8.OUT1 -> IN3);
		add n_42_5_r_8 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN2_0_l_8.OUT1 -> IN1, n_266_and_0_0_l_8.OUT1 -> IN2);
		add n14_3_r_8 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN2_0_l_8.OUT1 -> IN1, n15_3_r_8.OUT1 -> IN2);
		add n_431_3_r_8 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_42_5_l_8.OUT1 -> IN1, n14_3_r_8.OUT1 -> IN2);
		add G78_3_r_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_8.OUT1 -> IN3);
		add n_547_3_r_8 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN2_0_l_8.OUT1 -> IN1, n13_3_r_8.OUT1 -> IN2);
		add OUT_PORT_ACVQN2_0_r_8(ACVQN2_0_r_8.OUT1 -> IN1);
		add OUT_PORT_n_266_and_0_0_r_8(n_266_and_0_0_r_8.OUT1 -> IN1);
		add OUT_PORT_ACVQN1_2_r_8(ACVQN1_2_r_8.OUT1 -> IN1);
		add OUT_PORT_P6_2_r_8(P6_2_r_8.OUT1 -> IN1);
		add OUT_PORT_n_429_or_0_3_r_8(n_429_or_0_3_r_8.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_8(G78_3_r_8.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_8(n_576_3_r_8.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_8(n_102_3_r_8.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_8(n_547_3_r_8.OUT1 -> IN1);
		add OUT_PORT_n_42_5_r_8(n_42_5_r_8.OUT1 -> IN1);
		add OUT_PORT_G199_5_r_8(G199_5_r_8.OUT1 -> IN1);
	}

	rule pattern_substitute_9 {
		sub {
			GATE_IN_1_0_l_9 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_0_l_9 IC_INSTANCE[ connected = "1"](GATE_IN_1_0_l_9.OUT1 -> IN1);
			GATE_IN_2_0_l_9 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_0_l_9 IC_INSTANCE[ connected = "1"](GATE_IN_2_0_l_9.OUT1 -> IN1);
			GATE_IN_4_0_l_9 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_4_0_l_9 IC_INSTANCE[ connected = "1"](GATE_IN_4_0_l_9.OUT1 -> IN1);
			GATE_G18_4_l_9 GATE_NODE_N[ connected = "0"];
			IN_PORT_G18_4_l_9 IC_INSTANCE[ connected = "1"](GATE_G18_4_l_9.OUT1 -> IN1);
			GATE_G15_4_l_9 GATE_NODE_N[ connected = "0"];
			IN_PORT_G15_4_l_9 IC_INSTANCE[ connected = "1"](GATE_G15_4_l_9.OUT1 -> IN1);
			GATE_IN_1_4_l_9 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_4_l_9 IC_INSTANCE[ connected = "1"](GATE_IN_1_4_l_9.OUT1 -> IN1);
			GATE_IN_4_4_l_9 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_4_4_l_9 IC_INSTANCE[ connected = "1"](GATE_IN_4_4_l_9.OUT1 -> IN1);
			GATE_IN_5_4_l_9 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_5_4_l_9 IC_INSTANCE[ connected = "1"](GATE_IN_5_4_l_9.OUT1 -> IN1);
			GATE_IN_7_4_l_9 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_7_4_l_9 IC_INSTANCE[ connected = "1"](GATE_IN_7_4_l_9.OUT1 -> IN1);
			GATE_IN_9_4_l_9 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_9_4_l_9 IC_INSTANCE[ connected = "1"](GATE_IN_9_4_l_9.OUT1 -> IN1);
			GATE_IN_10_4_l_9 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_10_4_l_9 IC_INSTANCE[ connected = "1"](GATE_IN_10_4_l_9.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_9 PAT_9[connected = "1"](IN_PORT_IN_1_0_l_9.OUT1 -> IN_1_0_l_9 , IN_PORT_IN_2_0_l_9.OUT1 -> IN_2_0_l_9 , IN_PORT_IN_4_0_l_9.OUT1 -> IN_4_0_l_9 , IN_PORT_G18_4_l_9.OUT1 -> G18_4_l_9 , IN_PORT_G15_4_l_9.OUT1 -> G15_4_l_9 , IN_PORT_IN_1_4_l_9.OUT1 -> IN_1_4_l_9 , IN_PORT_IN_4_4_l_9.OUT1 -> IN_4_4_l_9 , IN_PORT_IN_5_4_l_9.OUT1 -> IN_5_4_l_9 , IN_PORT_IN_7_4_l_9.OUT1 -> IN_7_4_l_9 , IN_PORT_IN_9_4_l_9.OUT1 -> IN_9_4_l_9 , IN_PORT_IN_10_4_l_9.OUT1 -> IN_10_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_G199_1_r_9 IC_INSTANCE[ connected = "1"](P_inst_9.G199_1_r_9 -> IN1);
			OUT_PORT_G214_1_r_9 IC_INSTANCE[ connected = "1"](P_inst_9.G214_1_r_9 -> IN1);
			OUT_PORT_ACVQN1_2_r_9 IC_INSTANCE[ connected = "1"](P_inst_9.ACVQN1_2_r_9 -> IN1);
			OUT_PORT_P6_2_r_9 IC_INSTANCE[ connected = "1"](P_inst_9.P6_2_r_9 -> IN1);
			OUT_PORT_n_429_or_0_3_r_9 IC_INSTANCE[ connected = "1"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
			OUT_PORT_G78_3_r_9 IC_INSTANCE[ connected = "1"](P_inst_9.G78_3_r_9 -> IN1);
			OUT_PORT_n_576_3_r_9 IC_INSTANCE[ connected = "1"](P_inst_9.n_576_3_r_9 -> IN1);
			OUT_PORT_n_102_3_r_9 IC_INSTANCE[ connected = "1"](P_inst_9.n_102_3_r_9 -> IN1);
			OUT_PORT_n_547_3_r_9 IC_INSTANCE[ connected = "1"](P_inst_9.n_547_3_r_9 -> IN1);
			OUT_PORT_n_42_5_r_9 IC_INSTANCE[ connected = "1"](P_inst_9.n_42_5_r_9 -> IN1);
			OUT_PORT_G199_5_r_9 IC_INSTANCE[ connected = "1"](P_inst_9.G199_5_r_9 -> IN1);
		}
		del OUT_PORT_G199_1_r_9 IC_INSTANCE(P_inst_9.G199_1_r_9 -> IN1);
		del OUT_PORT_G214_1_r_9 IC_INSTANCE(P_inst_9.G214_1_r_9 -> IN1);
		del OUT_PORT_ACVQN1_2_r_9 IC_INSTANCE(P_inst_9.ACVQN1_2_r_9 -> IN1);
		del OUT_PORT_P6_2_r_9 IC_INSTANCE(P_inst_9.P6_2_r_9 -> IN1);
		del OUT_PORT_n_429_or_0_3_r_9 IC_INSTANCE(P_inst_9.n_429_or_0_3_r_9 -> IN1);
		del OUT_PORT_G78_3_r_9 IC_INSTANCE(P_inst_9.G78_3_r_9 -> IN1);
		del OUT_PORT_n_576_3_r_9 IC_INSTANCE(P_inst_9.n_576_3_r_9 -> IN1);
		del OUT_PORT_n_102_3_r_9 IC_INSTANCE(P_inst_9.n_102_3_r_9 -> IN1);
		del OUT_PORT_n_547_3_r_9 IC_INSTANCE(P_inst_9.n_547_3_r_9 -> IN1);
		del OUT_PORT_n_42_5_r_9 IC_INSTANCE(P_inst_9.n_42_5_r_9 -> IN1);
		del OUT_PORT_G199_5_r_9 IC_INSTANCE(P_inst_9.G199_5_r_9 -> IN1);
		del P_inst_9 PAT_9[connected = "1"](IN_PORT_IN_1_0_l_9.OUT1 -> IN_1_0_l_9 , IN_PORT_IN_2_0_l_9.OUT1 -> IN_2_0_l_9 , IN_PORT_IN_4_0_l_9.OUT1 -> IN_4_0_l_9 , IN_PORT_G18_4_l_9.OUT1 -> G18_4_l_9 , IN_PORT_G15_4_l_9.OUT1 -> G15_4_l_9 , IN_PORT_IN_1_4_l_9.OUT1 -> IN_1_4_l_9 , IN_PORT_IN_4_4_l_9.OUT1 -> IN_4_4_l_9 , IN_PORT_IN_5_4_l_9.OUT1 -> IN_5_4_l_9 , IN_PORT_IN_7_4_l_9.OUT1 -> IN_7_4_l_9 , IN_PORT_IN_9_4_l_9.OUT1 -> IN_9_4_l_9 , IN_PORT_IN_10_4_l_9.OUT1 -> IN_10_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_9 IC_INSTANCE[ connected = "1"](GATE_IN_1_0_l_9.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_9 IC_INSTANCE[ connected = "1"](GATE_IN_2_0_l_9.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_9 IC_INSTANCE[ connected = "1"](GATE_IN_4_0_l_9.OUT1 -> IN1);
		del IN_PORT_G18_4_l_9 IC_INSTANCE[ connected = "1"](GATE_G18_4_l_9.OUT1 -> IN1);
		del IN_PORT_G15_4_l_9 IC_INSTANCE[ connected = "1"](GATE_G15_4_l_9.OUT1 -> IN1);
		del IN_PORT_IN_1_4_l_9 IC_INSTANCE[ connected = "1"](GATE_IN_1_4_l_9.OUT1 -> IN1);
		del IN_PORT_IN_4_4_l_9 IC_INSTANCE[ connected = "1"](GATE_IN_4_4_l_9.OUT1 -> IN1);
		del IN_PORT_IN_5_4_l_9 IC_INSTANCE[ connected = "1"](GATE_IN_5_4_l_9.OUT1 -> IN1);
		del IN_PORT_IN_7_4_l_9 IC_INSTANCE[ connected = "1"](GATE_IN_7_4_l_9.OUT1 -> IN1);
		del IN_PORT_IN_9_4_l_9 IC_INSTANCE[ connected = "1"](GATE_IN_9_4_l_9.OUT1 -> IN1);
		del IN_PORT_IN_10_4_l_9 IC_INSTANCE[ connected = "1"](GATE_IN_10_4_l_9.OUT1 -> IN1);
		add n1_1_r_9 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n_569_4_l_9 GATE_NODE_N[ gateType = "OR" , connected = "0"](GATE_IN_9_4_l_9.OUT1 -> IN1, GATE_IN_10_4_l_9.OUT1 -> IN2);
		add n_573_4_l_9 GATE_NODE_N[ gateType = "OR" , connected = "0"](GATE_IN_5_4_l_9.OUT1 -> IN1, GATE_IN_9_4_l_9.OUT1 -> IN2);
		add n_572_4_l_9 GATE_NODE_N[ gateType = "NOR" , connected = "0"](GATE_G15_4_l_9.OUT1 -> IN1, GATE_IN_7_4_l_9.OUT1 -> IN2);
		add n16_3_r_9 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_572_4_l_9.OUT1 -> IN1);
		add ACVQN1_2_r_9 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_572_4_l_9.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_9.OUT1 -> IN3);
		add n3_1_r_9 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_572_4_l_9.OUT1 -> IN1, n_569_4_l_9.OUT1 -> IN2);
		add n_87_4_l_9 GATE_NODE_N[ gateType = "NOT" , connected = "0"](GATE_G15_4_l_9.OUT1 -> IN1);
		add n7_4_l_9 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_87_4_l_9.OUT1 -> IN1, GATE_IN_4_4_l_9.OUT1 -> IN2);
		add n_549_4_l_9 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n7_4_l_9.OUT1 -> IN1, GATE_IN_10_4_l_9.OUT1 -> IN2);
		add n4_4_l_9 GATE_NODE_N[ gateType = "NOR" , connected = "0"](GATE_G18_4_l_9.OUT1 -> IN1, GATE_IN_1_4_l_9.OUT1 -> IN2);
		add G42_4_l_9 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n4_4_l_9.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_9.OUT1 -> IN3);
		add n15_3_r_9 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G42_4_l_9.OUT1 -> IN1, n16_3_r_9.OUT1 -> IN2);
		add n12_3_r_9 GATE_NODE_N[ gateType = "NOT" , connected = "0"](G42_4_l_9.OUT1 -> IN1);
		add n_429_or_0_3_r_9 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_572_4_l_9.OUT1 -> IN1, n12_3_r_9.OUT1 -> IN2);
		add G214_1_r_9 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G42_4_l_9.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_9.OUT1 -> IN3);
		add n_452_4_l_9 GATE_NODE_N[ gateType = "NOR" , connected = "0"](GATE_G18_4_l_9.OUT1 -> IN1, GATE_IN_5_4_l_9.OUT1 -> IN2);
		add n3_5_r_9 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_573_4_l_9.OUT1 -> IN1, n_452_4_l_9.OUT1 -> IN2);
		add n_42_5_r_9 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_569_4_l_9.OUT1 -> IN1, n_452_4_l_9.OUT1 -> IN2);
		add n14_3_r_9 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_452_4_l_9.OUT1 -> IN1, n15_3_r_9.OUT1 -> IN2);
		add n_431_3_r_9 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_549_4_l_9.OUT1 -> IN1, n14_3_r_9.OUT1 -> IN2);
		add G78_3_r_9 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_9.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_9.OUT1 -> IN3);
		add ACVQN1_0_l_9 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_2_0_l_9.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_9.OUT1 -> IN3);
		add n_266_and_0_0_l_9 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN1_0_l_9.OUT1 -> IN1, GATE_IN_4_0_l_9.OUT1 -> IN2);
		add n_102_3_r_9 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_266_and_0_0_l_9.OUT1 -> IN1);
		add P6_internal_2_r_9 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_266_and_0_0_l_9.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_9.OUT1 -> IN3);
		add P6_2_r_9 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_r_9.OUT1 -> IN1);
		add N1_1_r_9 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_266_and_0_0_l_9.OUT1 -> IN1, n3_1_r_9.OUT1 -> IN2);
		add G199_1_r_9 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_r_9.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_9.OUT1 -> IN3);
		add ACVQN2_0_l_9 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_1_0_l_9.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_9.OUT1 -> IN3);
		add N3_5_r_9 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN2_0_l_9.OUT1 -> IN1, n3_5_r_9.OUT1 -> IN2);
		add G199_5_r_9 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_r_9.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_9.OUT1 -> IN3);
		add n13_3_r_9 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN2_0_l_9.OUT1 -> IN1, n_266_and_0_0_l_9.OUT1 -> IN2);
		add n_547_3_r_9 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_549_4_l_9.OUT1 -> IN1, n13_3_r_9.OUT1 -> IN2);
		add n11_3_r_9 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN2_0_l_9.OUT1 -> IN1, n12_3_r_9.OUT1 -> IN2);
		add n_576_3_r_9 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_573_4_l_9.OUT1 -> IN1, n11_3_r_9.OUT1 -> IN2);
		add OUT_PORT_G199_1_r_9(G199_1_r_9.OUT1 -> IN1);
		add OUT_PORT_G214_1_r_9(G214_1_r_9.OUT1 -> IN1);
		add OUT_PORT_ACVQN1_2_r_9(ACVQN1_2_r_9.OUT1 -> IN1);
		add OUT_PORT_P6_2_r_9(P6_2_r_9.OUT1 -> IN1);
		add OUT_PORT_n_429_or_0_3_r_9(n_429_or_0_3_r_9.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_9(G78_3_r_9.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_9(n_576_3_r_9.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_9(n_102_3_r_9.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_9(n_547_3_r_9.OUT1 -> IN1);
		add OUT_PORT_n_42_5_r_9(n_42_5_r_9.OUT1 -> IN1);
		add OUT_PORT_G199_5_r_9(G199_5_r_9.OUT1 -> IN1);
	}

	rule pattern_substitute_10 {
		sub {
			GATE_IN_1_0_l_10 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_0_l_10 IC_INSTANCE[ connected = "1"](GATE_IN_1_0_l_10.OUT1 -> IN1);
			GATE_IN_2_0_l_10 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_0_l_10 IC_INSTANCE[ connected = "1"](GATE_IN_2_0_l_10.OUT1 -> IN1);
			GATE_IN_4_0_l_10 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_4_0_l_10 IC_INSTANCE[ connected = "1"](GATE_IN_4_0_l_10.OUT1 -> IN1);
			GATE_G18_4_l_10 GATE_NODE_N[ connected = "0"];
			IN_PORT_G18_4_l_10 IC_INSTANCE[ connected = "1"](GATE_G18_4_l_10.OUT1 -> IN1);
			GATE_G15_4_l_10 GATE_NODE_N[ connected = "0"];
			IN_PORT_G15_4_l_10 IC_INSTANCE[ connected = "1"](GATE_G15_4_l_10.OUT1 -> IN1);
			GATE_IN_1_4_l_10 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_4_l_10 IC_INSTANCE[ connected = "1"](GATE_IN_1_4_l_10.OUT1 -> IN1);
			GATE_IN_4_4_l_10 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_4_4_l_10 IC_INSTANCE[ connected = "1"](GATE_IN_4_4_l_10.OUT1 -> IN1);
			GATE_IN_5_4_l_10 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_5_4_l_10 IC_INSTANCE[ connected = "1"](GATE_IN_5_4_l_10.OUT1 -> IN1);
			GATE_IN_7_4_l_10 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_7_4_l_10 IC_INSTANCE[ connected = "1"](GATE_IN_7_4_l_10.OUT1 -> IN1);
			GATE_IN_9_4_l_10 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_9_4_l_10 IC_INSTANCE[ connected = "1"](GATE_IN_9_4_l_10.OUT1 -> IN1);
			GATE_IN_10_4_l_10 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_10_4_l_10 IC_INSTANCE[ connected = "1"](GATE_IN_10_4_l_10.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_10 PAT_10[connected = "1"](IN_PORT_IN_1_0_l_10.OUT1 -> IN_1_0_l_10 , IN_PORT_IN_2_0_l_10.OUT1 -> IN_2_0_l_10 , IN_PORT_IN_4_0_l_10.OUT1 -> IN_4_0_l_10 , IN_PORT_G18_4_l_10.OUT1 -> G18_4_l_10 , IN_PORT_G15_4_l_10.OUT1 -> G15_4_l_10 , IN_PORT_IN_1_4_l_10.OUT1 -> IN_1_4_l_10 , IN_PORT_IN_4_4_l_10.OUT1 -> IN_4_4_l_10 , IN_PORT_IN_5_4_l_10.OUT1 -> IN_5_4_l_10 , IN_PORT_IN_7_4_l_10.OUT1 -> IN_7_4_l_10 , IN_PORT_IN_9_4_l_10.OUT1 -> IN_9_4_l_10 , IN_PORT_IN_10_4_l_10.OUT1 -> IN_10_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_n_429_or_0_3_r_10 IC_INSTANCE[ connected = "1"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
			OUT_PORT_G78_3_r_10 IC_INSTANCE[ connected = "1"](P_inst_10.G78_3_r_10 -> IN1);
			OUT_PORT_n_576_3_r_10 IC_INSTANCE[ connected = "1"](P_inst_10.n_576_3_r_10 -> IN1);
			OUT_PORT_n_102_3_r_10 IC_INSTANCE[ connected = "1"](P_inst_10.n_102_3_r_10 -> IN1);
			OUT_PORT_n_547_3_r_10 IC_INSTANCE[ connected = "1"](P_inst_10.n_547_3_r_10 -> IN1);
			OUT_PORT_G42_4_r_10 IC_INSTANCE[ connected = "1"](P_inst_10.G42_4_r_10 -> IN1);
			OUT_PORT_n_572_4_r_10 IC_INSTANCE[ connected = "1"](P_inst_10.n_572_4_r_10 -> IN1);
			OUT_PORT_n_573_4_r_10 IC_INSTANCE[ connected = "1"](P_inst_10.n_573_4_r_10 -> IN1);
			OUT_PORT_n_549_4_r_10 IC_INSTANCE[ connected = "1"](P_inst_10.n_549_4_r_10 -> IN1);
			OUT_PORT_n_569_4_r_10 IC_INSTANCE[ connected = "1"](P_inst_10.n_569_4_r_10 -> IN1);
			OUT_PORT_n_452_4_r_10 IC_INSTANCE[ connected = "1"](P_inst_10.n_452_4_r_10 -> IN1);
		}
		del OUT_PORT_n_429_or_0_3_r_10 IC_INSTANCE(P_inst_10.n_429_or_0_3_r_10 -> IN1);
		del OUT_PORT_G78_3_r_10 IC_INSTANCE(P_inst_10.G78_3_r_10 -> IN1);
		del OUT_PORT_n_576_3_r_10 IC_INSTANCE(P_inst_10.n_576_3_r_10 -> IN1);
		del OUT_PORT_n_102_3_r_10 IC_INSTANCE(P_inst_10.n_102_3_r_10 -> IN1);
		del OUT_PORT_n_547_3_r_10 IC_INSTANCE(P_inst_10.n_547_3_r_10 -> IN1);
		del OUT_PORT_G42_4_r_10 IC_INSTANCE(P_inst_10.G42_4_r_10 -> IN1);
		del OUT_PORT_n_572_4_r_10 IC_INSTANCE(P_inst_10.n_572_4_r_10 -> IN1);
		del OUT_PORT_n_573_4_r_10 IC_INSTANCE(P_inst_10.n_573_4_r_10 -> IN1);
		del OUT_PORT_n_549_4_r_10 IC_INSTANCE(P_inst_10.n_549_4_r_10 -> IN1);
		del OUT_PORT_n_569_4_r_10 IC_INSTANCE(P_inst_10.n_569_4_r_10 -> IN1);
		del OUT_PORT_n_452_4_r_10 IC_INSTANCE(P_inst_10.n_452_4_r_10 -> IN1);
		del P_inst_10 PAT_10[connected = "1"](IN_PORT_IN_1_0_l_10.OUT1 -> IN_1_0_l_10 , IN_PORT_IN_2_0_l_10.OUT1 -> IN_2_0_l_10 , IN_PORT_IN_4_0_l_10.OUT1 -> IN_4_0_l_10 , IN_PORT_G18_4_l_10.OUT1 -> G18_4_l_10 , IN_PORT_G15_4_l_10.OUT1 -> G15_4_l_10 , IN_PORT_IN_1_4_l_10.OUT1 -> IN_1_4_l_10 , IN_PORT_IN_4_4_l_10.OUT1 -> IN_4_4_l_10 , IN_PORT_IN_5_4_l_10.OUT1 -> IN_5_4_l_10 , IN_PORT_IN_7_4_l_10.OUT1 -> IN_7_4_l_10 , IN_PORT_IN_9_4_l_10.OUT1 -> IN_9_4_l_10 , IN_PORT_IN_10_4_l_10.OUT1 -> IN_10_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_10 IC_INSTANCE[ connected = "1"](GATE_IN_1_0_l_10.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_10 IC_INSTANCE[ connected = "1"](GATE_IN_2_0_l_10.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_10 IC_INSTANCE[ connected = "1"](GATE_IN_4_0_l_10.OUT1 -> IN1);
		del IN_PORT_G18_4_l_10 IC_INSTANCE[ connected = "1"](GATE_G18_4_l_10.OUT1 -> IN1);
		del IN_PORT_G15_4_l_10 IC_INSTANCE[ connected = "1"](GATE_G15_4_l_10.OUT1 -> IN1);
		del IN_PORT_IN_1_4_l_10 IC_INSTANCE[ connected = "1"](GATE_IN_1_4_l_10.OUT1 -> IN1);
		del IN_PORT_IN_4_4_l_10 IC_INSTANCE[ connected = "1"](GATE_IN_4_4_l_10.OUT1 -> IN1);
		del IN_PORT_IN_5_4_l_10 IC_INSTANCE[ connected = "1"](GATE_IN_5_4_l_10.OUT1 -> IN1);
		del IN_PORT_IN_7_4_l_10 IC_INSTANCE[ connected = "1"](GATE_IN_7_4_l_10.OUT1 -> IN1);
		del IN_PORT_IN_9_4_l_10 IC_INSTANCE[ connected = "1"](GATE_IN_9_4_l_10.OUT1 -> IN1);
		del IN_PORT_IN_10_4_l_10 IC_INSTANCE[ connected = "1"](GATE_IN_10_4_l_10.OUT1 -> IN1);
		add n2_3_r_10 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n_569_4_l_10 GATE_NODE_N[ gateType = "OR" , connected = "0"](GATE_IN_9_4_l_10.OUT1 -> IN1, GATE_IN_10_4_l_10.OUT1 -> IN2);
		add n_573_4_l_10 GATE_NODE_N[ gateType = "OR" , connected = "0"](GATE_IN_5_4_l_10.OUT1 -> IN1, GATE_IN_9_4_l_10.OUT1 -> IN2);
		add n_572_4_l_10 GATE_NODE_N[ gateType = "NOR" , connected = "0"](GATE_G15_4_l_10.OUT1 -> IN1, GATE_IN_7_4_l_10.OUT1 -> IN2);
		add n_569_4_r_10 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_572_4_l_10.OUT1 -> IN1, n_569_4_l_10.OUT1 -> IN2);
		add n_87_4_l_10 GATE_NODE_N[ gateType = "NOT" , connected = "0"](GATE_G15_4_l_10.OUT1 -> IN1);
		add n7_4_l_10 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_87_4_l_10.OUT1 -> IN1, GATE_IN_4_4_l_10.OUT1 -> IN2);
		add n_549_4_l_10 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n7_4_l_10.OUT1 -> IN1, GATE_IN_10_4_l_10.OUT1 -> IN2);
		add n12_3_r_10 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_549_4_l_10.OUT1 -> IN1);
		add n4_4_l_10 GATE_NODE_N[ gateType = "NOR" , connected = "0"](GATE_G18_4_l_10.OUT1 -> IN1, GATE_IN_1_4_l_10.OUT1 -> IN2);
		add G42_4_l_10 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n4_4_l_10.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_10.OUT1 -> IN3);
		add n13_3_r_10 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G42_4_l_10.OUT1 -> IN1, n_549_4_l_10.OUT1 -> IN2);
		add n_547_3_r_10 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_569_4_l_10.OUT1 -> IN1, n13_3_r_10.OUT1 -> IN2);
		add n11_3_r_10 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G42_4_l_10.OUT1 -> IN1, n12_3_r_10.OUT1 -> IN2);
		add n_102_3_r_10 GATE_NODE_N[ gateType = "NOT" , connected = "0"](G42_4_l_10.OUT1 -> IN1);
		add n_452_4_l_10 GATE_NODE_N[ gateType = "NOR" , connected = "0"](GATE_G18_4_l_10.OUT1 -> IN1, GATE_IN_5_4_l_10.OUT1 -> IN2);
		add n_573_4_r_10 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_569_4_l_10.OUT1 -> IN1, n_452_4_l_10.OUT1 -> IN2);
		add ACVQN1_0_l_10 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_2_0_l_10.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_10.OUT1 -> IN3);
		add n_266_and_0_0_l_10 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN1_0_l_10.OUT1 -> IN1, GATE_IN_4_0_l_10.OUT1 -> IN2);
		add n4_4_r_10 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_266_and_0_0_l_10.OUT1 -> IN1, G42_4_l_10.OUT1 -> IN2);
		add G42_4_r_10 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n4_4_r_10.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_10.OUT1 -> IN3);
		add n_452_4_r_10 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_266_and_0_0_l_10.OUT1 -> IN1, n_452_4_l_10.OUT1 -> IN2);
		add n16_3_r_10 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_266_and_0_0_l_10.OUT1 -> IN1);
		add n15_3_r_10 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_573_4_l_10.OUT1 -> IN1, n16_3_r_10.OUT1 -> IN2);
		add n_429_or_0_3_r_10 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_266_and_0_0_l_10.OUT1 -> IN1, n12_3_r_10.OUT1 -> IN2);
		add ACVQN2_0_l_10 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_1_0_l_10.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_10.OUT1 -> IN3);
		add n_572_4_r_10 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN2_0_l_10.OUT1 -> IN1, n_573_4_l_10.OUT1 -> IN2);
		add n_87_4_r_10 GATE_NODE_N[ gateType = "NOT" , connected = "0"](ACVQN2_0_l_10.OUT1 -> IN1);
		add n7_4_r_10 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_452_4_l_10.OUT1 -> IN1, n_87_4_r_10.OUT1 -> IN2);
		add n_549_4_r_10 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_572_4_l_10.OUT1 -> IN1, n7_4_r_10.OUT1 -> IN2);
		add n14_3_r_10 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN2_0_l_10.OUT1 -> IN1, n15_3_r_10.OUT1 -> IN2);
		add n_431_3_r_10 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_572_4_l_10.OUT1 -> IN1, n14_3_r_10.OUT1 -> IN2);
		add G78_3_r_10 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_10.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_10.OUT1 -> IN3);
		add n_576_3_r_10 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN2_0_l_10.OUT1 -> IN1, n11_3_r_10.OUT1 -> IN2);
		add OUT_PORT_n_429_or_0_3_r_10(n_429_or_0_3_r_10.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_10(G78_3_r_10.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_10(n_576_3_r_10.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_10(n_102_3_r_10.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_10(n_547_3_r_10.OUT1 -> IN1);
		add OUT_PORT_G42_4_r_10(G42_4_r_10.OUT1 -> IN1);
		add OUT_PORT_n_572_4_r_10(n_572_4_r_10.OUT1 -> IN1);
		add OUT_PORT_n_573_4_r_10(n_573_4_r_10.OUT1 -> IN1);
		add OUT_PORT_n_549_4_r_10(n_549_4_r_10.OUT1 -> IN1);
		add OUT_PORT_n_569_4_r_10(n_569_4_r_10.OUT1 -> IN1);
		add OUT_PORT_n_452_4_r_10(n_452_4_r_10.OUT1 -> IN1);
	}

	rule pattern_substitute_11 {
		sub {
			GATE_IN_1_0_l_11 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_0_l_11 IC_INSTANCE[ connected = "1"](GATE_IN_1_0_l_11.OUT1 -> IN1);
			GATE_IN_2_0_l_11 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_0_l_11 IC_INSTANCE[ connected = "1"](GATE_IN_2_0_l_11.OUT1 -> IN1);
			GATE_IN_4_0_l_11 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_4_0_l_11 IC_INSTANCE[ connected = "1"](GATE_IN_4_0_l_11.OUT1 -> IN1);
			GATE_IN_1_1_l_11 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_1_l_11 IC_INSTANCE[ connected = "1"](GATE_IN_1_1_l_11.OUT1 -> IN1);
			GATE_IN_2_1_l_11 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_1_l_11 IC_INSTANCE[ connected = "1"](GATE_IN_2_1_l_11.OUT1 -> IN1);
			GATE_IN_3_1_l_11 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_3_1_l_11 IC_INSTANCE[ connected = "1"](GATE_IN_3_1_l_11.OUT1 -> IN1);
			GATE_IN_6_1_l_11 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_6_1_l_11 IC_INSTANCE[ connected = "1"](GATE_IN_6_1_l_11.OUT1 -> IN1);
			GATE_IN_1_5_l_11 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_5_l_11 IC_INSTANCE[ connected = "1"](GATE_IN_1_5_l_11.OUT1 -> IN1);
			GATE_IN_2_5_l_11 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_5_l_11 IC_INSTANCE[ connected = "1"](GATE_IN_2_5_l_11.OUT1 -> IN1);
			GATE_IN_3_5_l_11 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_3_5_l_11 IC_INSTANCE[ connected = "1"](GATE_IN_3_5_l_11.OUT1 -> IN1);
			GATE_IN_6_5_l_11 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_6_5_l_11 IC_INSTANCE[ connected = "1"](GATE_IN_6_5_l_11.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_11 PAT_11[connected = "1"](IN_PORT_IN_1_0_l_11.OUT1 -> IN_1_0_l_11 , IN_PORT_IN_2_0_l_11.OUT1 -> IN_2_0_l_11 , IN_PORT_IN_4_0_l_11.OUT1 -> IN_4_0_l_11 , IN_PORT_IN_1_1_l_11.OUT1 -> IN_1_1_l_11 , IN_PORT_IN_2_1_l_11.OUT1 -> IN_2_1_l_11 , IN_PORT_IN_3_1_l_11.OUT1 -> IN_3_1_l_11 , IN_PORT_IN_6_1_l_11.OUT1 -> IN_6_1_l_11 , IN_PORT_IN_1_5_l_11.OUT1 -> IN_1_5_l_11 , IN_PORT_IN_2_5_l_11.OUT1 -> IN_2_5_l_11 , IN_PORT_IN_3_5_l_11.OUT1 -> IN_3_5_l_11 , IN_PORT_IN_6_5_l_11.OUT1 -> IN_6_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_G199_1_r_11 IC_INSTANCE[ connected = "1"](P_inst_11.G199_1_r_11 -> IN1);
			OUT_PORT_G214_1_r_11 IC_INSTANCE[ connected = "1"](P_inst_11.G214_1_r_11 -> IN1);
			OUT_PORT_ACVQN1_2_r_11 IC_INSTANCE[ connected = "1"](P_inst_11.ACVQN1_2_r_11 -> IN1);
			OUT_PORT_P6_2_r_11 IC_INSTANCE[ connected = "1"](P_inst_11.P6_2_r_11 -> IN1);
			OUT_PORT_n_429_or_0_3_r_11 IC_INSTANCE[ connected = "1"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
			OUT_PORT_G78_3_r_11 IC_INSTANCE[ connected = "1"](P_inst_11.G78_3_r_11 -> IN1);
			OUT_PORT_n_576_3_r_11 IC_INSTANCE[ connected = "1"](P_inst_11.n_576_3_r_11 -> IN1);
			OUT_PORT_n_102_3_r_11 IC_INSTANCE[ connected = "1"](P_inst_11.n_102_3_r_11 -> IN1);
			OUT_PORT_n_547_3_r_11 IC_INSTANCE[ connected = "1"](P_inst_11.n_547_3_r_11 -> IN1);
			OUT_PORT_n_42_5_r_11 IC_INSTANCE[ connected = "1"](P_inst_11.n_42_5_r_11 -> IN1);
			OUT_PORT_G199_5_r_11 IC_INSTANCE[ connected = "1"](P_inst_11.G199_5_r_11 -> IN1);
		}
		del OUT_PORT_G199_1_r_11 IC_INSTANCE(P_inst_11.G199_1_r_11 -> IN1);
		del OUT_PORT_G214_1_r_11 IC_INSTANCE(P_inst_11.G214_1_r_11 -> IN1);
		del OUT_PORT_ACVQN1_2_r_11 IC_INSTANCE(P_inst_11.ACVQN1_2_r_11 -> IN1);
		del OUT_PORT_P6_2_r_11 IC_INSTANCE(P_inst_11.P6_2_r_11 -> IN1);
		del OUT_PORT_n_429_or_0_3_r_11 IC_INSTANCE(P_inst_11.n_429_or_0_3_r_11 -> IN1);
		del OUT_PORT_G78_3_r_11 IC_INSTANCE(P_inst_11.G78_3_r_11 -> IN1);
		del OUT_PORT_n_576_3_r_11 IC_INSTANCE(P_inst_11.n_576_3_r_11 -> IN1);
		del OUT_PORT_n_102_3_r_11 IC_INSTANCE(P_inst_11.n_102_3_r_11 -> IN1);
		del OUT_PORT_n_547_3_r_11 IC_INSTANCE(P_inst_11.n_547_3_r_11 -> IN1);
		del OUT_PORT_n_42_5_r_11 IC_INSTANCE(P_inst_11.n_42_5_r_11 -> IN1);
		del OUT_PORT_G199_5_r_11 IC_INSTANCE(P_inst_11.G199_5_r_11 -> IN1);
		del P_inst_11 PAT_11[connected = "1"](IN_PORT_IN_1_0_l_11.OUT1 -> IN_1_0_l_11 , IN_PORT_IN_2_0_l_11.OUT1 -> IN_2_0_l_11 , IN_PORT_IN_4_0_l_11.OUT1 -> IN_4_0_l_11 , IN_PORT_IN_1_1_l_11.OUT1 -> IN_1_1_l_11 , IN_PORT_IN_2_1_l_11.OUT1 -> IN_2_1_l_11 , IN_PORT_IN_3_1_l_11.OUT1 -> IN_3_1_l_11 , IN_PORT_IN_6_1_l_11.OUT1 -> IN_6_1_l_11 , IN_PORT_IN_1_5_l_11.OUT1 -> IN_1_5_l_11 , IN_PORT_IN_2_5_l_11.OUT1 -> IN_2_5_l_11 , IN_PORT_IN_3_5_l_11.OUT1 -> IN_3_5_l_11 , IN_PORT_IN_6_5_l_11.OUT1 -> IN_6_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_11 IC_INSTANCE[ connected = "1"](GATE_IN_1_0_l_11.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_11 IC_INSTANCE[ connected = "1"](GATE_IN_2_0_l_11.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_11 IC_INSTANCE[ connected = "1"](GATE_IN_4_0_l_11.OUT1 -> IN1);
		del IN_PORT_IN_1_1_l_11 IC_INSTANCE[ connected = "1"](GATE_IN_1_1_l_11.OUT1 -> IN1);
		del IN_PORT_IN_2_1_l_11 IC_INSTANCE[ connected = "1"](GATE_IN_2_1_l_11.OUT1 -> IN1);
		del IN_PORT_IN_3_1_l_11 IC_INSTANCE[ connected = "1"](GATE_IN_3_1_l_11.OUT1 -> IN1);
		del IN_PORT_IN_6_1_l_11 IC_INSTANCE[ connected = "1"](GATE_IN_6_1_l_11.OUT1 -> IN1);
		del IN_PORT_IN_1_5_l_11 IC_INSTANCE[ connected = "1"](GATE_IN_1_5_l_11.OUT1 -> IN1);
		del IN_PORT_IN_2_5_l_11 IC_INSTANCE[ connected = "1"](GATE_IN_2_5_l_11.OUT1 -> IN1);
		del IN_PORT_IN_3_5_l_11 IC_INSTANCE[ connected = "1"](GATE_IN_3_5_l_11.OUT1 -> IN1);
		del IN_PORT_IN_6_5_l_11 IC_INSTANCE[ connected = "1"](GATE_IN_6_5_l_11.OUT1 -> IN1);
		add n1_1_r_11 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n3_5_l_11 GATE_NODE_N[ gateType = "NAND" , connected = "0"](GATE_IN_2_5_l_11.OUT1 -> IN1, GATE_IN_3_5_l_11.OUT1 -> IN2);
		add N3_5_l_11 GATE_NODE_N[ gateType = "AND" , connected = "0"](n3_5_l_11.OUT1 -> IN1, GATE_IN_6_5_l_11.OUT1 -> IN2);
		add G199_5_l_11 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_l_11.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_11.OUT1 -> IN3);
		add n_42_5_l_11 GATE_NODE_N[ gateType = "NOR" , connected = "0"](GATE_IN_1_5_l_11.OUT1 -> IN1, GATE_IN_3_5_l_11.OUT1 -> IN2);
		add n13_3_r_11 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_42_5_l_11.OUT1 -> IN1, G199_5_l_11.OUT1 -> IN2);
		add n_102_3_r_11 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_42_5_l_11.OUT1 -> IN1);
		add G214_1_l_11 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_3_1_l_11.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_11.OUT1 -> IN3);
		add n12_3_r_11 GATE_NODE_N[ gateType = "NOT" , connected = "0"](G214_1_l_11.OUT1 -> IN1);
		add n11_3_r_11 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_42_5_l_11.OUT1 -> IN1, n12_3_r_11.OUT1 -> IN2);
		add n_547_3_r_11 GATE_NODE_N[ gateType = "NAND" , connected = "0"](G214_1_l_11.OUT1 -> IN1, n13_3_r_11.OUT1 -> IN2);
		add ACVQN1_2_r_11 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G214_1_l_11.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_11.OUT1 -> IN3);
		add n3_1_l_11 GATE_NODE_N[ gateType = "NAND" , connected = "0"](GATE_IN_1_1_l_11.OUT1 -> IN1, GATE_IN_2_1_l_11.OUT1 -> IN2);
		add N1_1_l_11 GATE_NODE_N[ gateType = "AND" , connected = "0"](n3_1_l_11.OUT1 -> IN1, GATE_IN_6_1_l_11.OUT1 -> IN2);
		add G199_1_l_11 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_l_11.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_11.OUT1 -> IN3);
		add n_42_5_r_11 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G199_1_l_11.OUT1 -> IN1, G199_5_l_11.OUT1 -> IN2);
		add n_576_3_r_11 GATE_NODE_N[ gateType = "NAND" , connected = "0"](G199_1_l_11.OUT1 -> IN1, n11_3_r_11.OUT1 -> IN2);
		add ACVQN1_0_l_11 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_2_0_l_11.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_11.OUT1 -> IN3);
		add n_266_and_0_0_l_11 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN1_0_l_11.OUT1 -> IN1, GATE_IN_4_0_l_11.OUT1 -> IN2);
		add P6_internal_2_r_11 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_266_and_0_0_l_11.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_11.OUT1 -> IN3);
		add P6_2_r_11 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_r_11.OUT1 -> IN1);
		add n3_1_r_11 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_266_and_0_0_l_11.OUT1 -> IN1, G199_1_l_11.OUT1 -> IN2);
		add N1_1_r_11 GATE_NODE_N[ gateType = "AND" , connected = "0"](G199_5_l_11.OUT1 -> IN1, n3_1_r_11.OUT1 -> IN2);
		add G199_1_r_11 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_r_11.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_11.OUT1 -> IN3);
		add ACVQN2_0_l_11 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_1_0_l_11.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_11.OUT1 -> IN3);
		add n3_5_r_11 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN2_0_l_11.OUT1 -> IN1, G199_5_l_11.OUT1 -> IN2);
		add N3_5_r_11 GATE_NODE_N[ gateType = "AND" , connected = "0"](G199_1_l_11.OUT1 -> IN1, n3_5_r_11.OUT1 -> IN2);
		add G199_5_r_11 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_r_11.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_11.OUT1 -> IN3);
		add n16_3_r_11 GATE_NODE_N[ gateType = "NOT" , connected = "0"](ACVQN2_0_l_11.OUT1 -> IN1);
		add n15_3_r_11 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_42_5_l_11.OUT1 -> IN1, n16_3_r_11.OUT1 -> IN2);
		add n14_3_r_11 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN2_0_l_11.OUT1 -> IN1, n15_3_r_11.OUT1 -> IN2);
		add n_431_3_r_11 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_266_and_0_0_l_11.OUT1 -> IN1, n14_3_r_11.OUT1 -> IN2);
		add G78_3_r_11 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_11.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_11.OUT1 -> IN3);
		add n_429_or_0_3_r_11 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN2_0_l_11.OUT1 -> IN1, n12_3_r_11.OUT1 -> IN2);
		add G214_1_r_11 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](ACVQN2_0_l_11.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_1_r_11.OUT1 -> IN3);
		add OUT_PORT_G199_1_r_11(G199_1_r_11.OUT1 -> IN1);
		add OUT_PORT_G214_1_r_11(G214_1_r_11.OUT1 -> IN1);
		add OUT_PORT_ACVQN1_2_r_11(ACVQN1_2_r_11.OUT1 -> IN1);
		add OUT_PORT_P6_2_r_11(P6_2_r_11.OUT1 -> IN1);
		add OUT_PORT_n_429_or_0_3_r_11(n_429_or_0_3_r_11.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_11(G78_3_r_11.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_11(n_576_3_r_11.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_11(n_102_3_r_11.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_11(n_547_3_r_11.OUT1 -> IN1);
		add OUT_PORT_n_42_5_r_11(n_42_5_r_11.OUT1 -> IN1);
		add OUT_PORT_G199_5_r_11(G199_5_r_11.OUT1 -> IN1);
	}

	rule pattern_substitute_12 {
		sub {
			GATE_IN_1_0_l_12 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_0_l_12 IC_INSTANCE[ connected = "1"](GATE_IN_1_0_l_12.OUT1 -> IN1);
			GATE_IN_2_0_l_12 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_0_l_12 IC_INSTANCE[ connected = "1"](GATE_IN_2_0_l_12.OUT1 -> IN1);
			GATE_IN_4_0_l_12 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_4_0_l_12 IC_INSTANCE[ connected = "1"](GATE_IN_4_0_l_12.OUT1 -> IN1);
			GATE_IN_1_1_l_12 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_1_l_12 IC_INSTANCE[ connected = "1"](GATE_IN_1_1_l_12.OUT1 -> IN1);
			GATE_IN_2_1_l_12 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_1_l_12 IC_INSTANCE[ connected = "1"](GATE_IN_2_1_l_12.OUT1 -> IN1);
			GATE_IN_3_1_l_12 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_3_1_l_12 IC_INSTANCE[ connected = "1"](GATE_IN_3_1_l_12.OUT1 -> IN1);
			GATE_IN_6_1_l_12 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_6_1_l_12 IC_INSTANCE[ connected = "1"](GATE_IN_6_1_l_12.OUT1 -> IN1);
			GATE_IN_1_5_l_12 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_5_l_12 IC_INSTANCE[ connected = "1"](GATE_IN_1_5_l_12.OUT1 -> IN1);
			GATE_IN_2_5_l_12 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_5_l_12 IC_INSTANCE[ connected = "1"](GATE_IN_2_5_l_12.OUT1 -> IN1);
			GATE_IN_3_5_l_12 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_3_5_l_12 IC_INSTANCE[ connected = "1"](GATE_IN_3_5_l_12.OUT1 -> IN1);
			GATE_IN_6_5_l_12 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_6_5_l_12 IC_INSTANCE[ connected = "1"](GATE_IN_6_5_l_12.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_12 PAT_12[connected = "1"](IN_PORT_IN_1_0_l_12.OUT1 -> IN_1_0_l_12 , IN_PORT_IN_2_0_l_12.OUT1 -> IN_2_0_l_12 , IN_PORT_IN_4_0_l_12.OUT1 -> IN_4_0_l_12 , IN_PORT_IN_1_1_l_12.OUT1 -> IN_1_1_l_12 , IN_PORT_IN_2_1_l_12.OUT1 -> IN_2_1_l_12 , IN_PORT_IN_3_1_l_12.OUT1 -> IN_3_1_l_12 , IN_PORT_IN_6_1_l_12.OUT1 -> IN_6_1_l_12 , IN_PORT_IN_1_5_l_12.OUT1 -> IN_1_5_l_12 , IN_PORT_IN_2_5_l_12.OUT1 -> IN_2_5_l_12 , IN_PORT_IN_3_5_l_12.OUT1 -> IN_3_5_l_12 , IN_PORT_IN_6_5_l_12.OUT1 -> IN_6_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_ACVQN2_0_r_12 IC_INSTANCE[ connected = "1"](P_inst_12.ACVQN2_0_r_12 -> IN1);
			OUT_PORT_n_266_and_0_0_r_12 IC_INSTANCE[ connected = "1"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
			OUT_PORT_G199_1_r_12 IC_INSTANCE[ connected = "1"](P_inst_12.G199_1_r_12 -> IN1);
			OUT_PORT_G214_1_r_12 IC_INSTANCE[ connected = "1"](P_inst_12.G214_1_r_12 -> IN1);
			OUT_PORT_n_429_or_0_3_r_12 IC_INSTANCE[ connected = "1"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
			OUT_PORT_G78_3_r_12 IC_INSTANCE[ connected = "1"](P_inst_12.G78_3_r_12 -> IN1);
			OUT_PORT_n_576_3_r_12 IC_INSTANCE[ connected = "1"](P_inst_12.n_576_3_r_12 -> IN1);
			OUT_PORT_n_102_3_r_12 IC_INSTANCE[ connected = "1"](P_inst_12.n_102_3_r_12 -> IN1);
			OUT_PORT_n_547_3_r_12 IC_INSTANCE[ connected = "1"](P_inst_12.n_547_3_r_12 -> IN1);
			OUT_PORT_n_42_5_r_12 IC_INSTANCE[ connected = "1"](P_inst_12.n_42_5_r_12 -> IN1);
			OUT_PORT_G199_5_r_12 IC_INSTANCE[ connected = "1"](P_inst_12.G199_5_r_12 -> IN1);
		}
		del OUT_PORT_ACVQN2_0_r_12 IC_INSTANCE(P_inst_12.ACVQN2_0_r_12 -> IN1);
		del OUT_PORT_n_266_and_0_0_r_12 IC_INSTANCE(P_inst_12.n_266_and_0_0_r_12 -> IN1);
		del OUT_PORT_G199_1_r_12 IC_INSTANCE(P_inst_12.G199_1_r_12 -> IN1);
		del OUT_PORT_G214_1_r_12 IC_INSTANCE(P_inst_12.G214_1_r_12 -> IN1);
		del OUT_PORT_n_429_or_0_3_r_12 IC_INSTANCE(P_inst_12.n_429_or_0_3_r_12 -> IN1);
		del OUT_PORT_G78_3_r_12 IC_INSTANCE(P_inst_12.G78_3_r_12 -> IN1);
		del OUT_PORT_n_576_3_r_12 IC_INSTANCE(P_inst_12.n_576_3_r_12 -> IN1);
		del OUT_PORT_n_102_3_r_12 IC_INSTANCE(P_inst_12.n_102_3_r_12 -> IN1);
		del OUT_PORT_n_547_3_r_12 IC_INSTANCE(P_inst_12.n_547_3_r_12 -> IN1);
		del OUT_PORT_n_42_5_r_12 IC_INSTANCE(P_inst_12.n_42_5_r_12 -> IN1);
		del OUT_PORT_G199_5_r_12 IC_INSTANCE(P_inst_12.G199_5_r_12 -> IN1);
		del P_inst_12 PAT_12[connected = "1"](IN_PORT_IN_1_0_l_12.OUT1 -> IN_1_0_l_12 , IN_PORT_IN_2_0_l_12.OUT1 -> IN_2_0_l_12 , IN_PORT_IN_4_0_l_12.OUT1 -> IN_4_0_l_12 , IN_PORT_IN_1_1_l_12.OUT1 -> IN_1_1_l_12 , IN_PORT_IN_2_1_l_12.OUT1 -> IN_2_1_l_12 , IN_PORT_IN_3_1_l_12.OUT1 -> IN_3_1_l_12 , IN_PORT_IN_6_1_l_12.OUT1 -> IN_6_1_l_12 , IN_PORT_IN_1_5_l_12.OUT1 -> IN_1_5_l_12 , IN_PORT_IN_2_5_l_12.OUT1 -> IN_2_5_l_12 , IN_PORT_IN_3_5_l_12.OUT1 -> IN_3_5_l_12 , IN_PORT_IN_6_5_l_12.OUT1 -> IN_6_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_12 IC_INSTANCE[ connected = "1"](GATE_IN_1_0_l_12.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_12 IC_INSTANCE[ connected = "1"](GATE_IN_2_0_l_12.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_12 IC_INSTANCE[ connected = "1"](GATE_IN_4_0_l_12.OUT1 -> IN1);
		del IN_PORT_IN_1_1_l_12 IC_INSTANCE[ connected = "1"](GATE_IN_1_1_l_12.OUT1 -> IN1);
		del IN_PORT_IN_2_1_l_12 IC_INSTANCE[ connected = "1"](GATE_IN_2_1_l_12.OUT1 -> IN1);
		del IN_PORT_IN_3_1_l_12 IC_INSTANCE[ connected = "1"](GATE_IN_3_1_l_12.OUT1 -> IN1);
		del IN_PORT_IN_6_1_l_12 IC_INSTANCE[ connected = "1"](GATE_IN_6_1_l_12.OUT1 -> IN1);
		del IN_PORT_IN_1_5_l_12 IC_INSTANCE[ connected = "1"](GATE_IN_1_5_l_12.OUT1 -> IN1);
		del IN_PORT_IN_2_5_l_12 IC_INSTANCE[ connected = "1"](GATE_IN_2_5_l_12.OUT1 -> IN1);
		del IN_PORT_IN_3_5_l_12 IC_INSTANCE[ connected = "1"](GATE_IN_3_5_l_12.OUT1 -> IN1);
		del IN_PORT_IN_6_5_l_12 IC_INSTANCE[ connected = "1"](GATE_IN_6_5_l_12.OUT1 -> IN1);
		add n1_0_r_12 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n3_5_l_12 GATE_NODE_N[ gateType = "NAND" , connected = "0"](GATE_IN_2_5_l_12.OUT1 -> IN1, GATE_IN_3_5_l_12.OUT1 -> IN2);
		add N3_5_l_12 GATE_NODE_N[ gateType = "AND" , connected = "0"](n3_5_l_12.OUT1 -> IN1, GATE_IN_6_5_l_12.OUT1 -> IN2);
		add G199_5_l_12 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_l_12.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_12.OUT1 -> IN3);
		add n_42_5_l_12 GATE_NODE_N[ gateType = "NOR" , connected = "0"](GATE_IN_1_5_l_12.OUT1 -> IN1, GATE_IN_3_5_l_12.OUT1 -> IN2);
		add G214_1_l_12 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_3_1_l_12.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_12.OUT1 -> IN3);
		add n3_1_r_12 GATE_NODE_N[ gateType = "NAND" , connected = "0"](G214_1_l_12.OUT1 -> IN1, n_42_5_l_12.OUT1 -> IN2);
		add G214_1_r_12 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G214_1_l_12.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_12.OUT1 -> IN3);
		add n3_1_l_12 GATE_NODE_N[ gateType = "NAND" , connected = "0"](GATE_IN_1_1_l_12.OUT1 -> IN1, GATE_IN_2_1_l_12.OUT1 -> IN2);
		add N1_1_l_12 GATE_NODE_N[ gateType = "AND" , connected = "0"](n3_1_l_12.OUT1 -> IN1, GATE_IN_6_1_l_12.OUT1 -> IN2);
		add G199_1_l_12 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_l_12.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_12.OUT1 -> IN3);
		add n16_3_r_12 GATE_NODE_N[ gateType = "NOT" , connected = "0"](G199_1_l_12.OUT1 -> IN1);
		add n15_3_r_12 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G199_5_l_12.OUT1 -> IN1, n16_3_r_12.OUT1 -> IN2);
		add n14_3_r_12 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_42_5_l_12.OUT1 -> IN1, n15_3_r_12.OUT1 -> IN2);
		add N1_1_r_12 GATE_NODE_N[ gateType = "AND" , connected = "0"](G199_1_l_12.OUT1 -> IN1, n3_1_r_12.OUT1 -> IN2);
		add G199_1_r_12 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_r_12.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_12.OUT1 -> IN3);
		add ACVQN2_0_r_12 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G199_1_l_12.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_12.OUT1 -> IN3);
		add ACVQN1_0_l_12 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_2_0_l_12.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_12.OUT1 -> IN3);
		add n_266_and_0_0_l_12 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN1_0_l_12.OUT1 -> IN1, GATE_IN_4_0_l_12.OUT1 -> IN2);
		add n3_5_r_12 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_266_and_0_0_l_12.OUT1 -> IN1, G199_1_l_12.OUT1 -> IN2);
		add n_42_5_r_12 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_266_and_0_0_l_12.OUT1 -> IN1, n_42_5_l_12.OUT1 -> IN2);
		add n12_3_r_12 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_266_and_0_0_l_12.OUT1 -> IN1);
		add n11_3_r_12 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G199_5_l_12.OUT1 -> IN1, n12_3_r_12.OUT1 -> IN2);
		add n_576_3_r_12 GATE_NODE_N[ gateType = "NAND" , connected = "0"](G214_1_l_12.OUT1 -> IN1, n11_3_r_12.OUT1 -> IN2);
		add n_429_or_0_3_r_12 GATE_NODE_N[ gateType = "NAND" , connected = "0"](G199_1_l_12.OUT1 -> IN1, n12_3_r_12.OUT1 -> IN2);
		add n_431_3_r_12 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_266_and_0_0_l_12.OUT1 -> IN1, n14_3_r_12.OUT1 -> IN2);
		add G78_3_r_12 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_12.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_12.OUT1 -> IN3);
		add ACVQN2_0_l_12 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_1_0_l_12.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_12.OUT1 -> IN3);
		add N3_5_r_12 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN2_0_l_12.OUT1 -> IN1, n3_5_r_12.OUT1 -> IN2);
		add G199_5_r_12 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_r_12.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_12.OUT1 -> IN3);
		add n13_3_r_12 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN2_0_l_12.OUT1 -> IN1, G199_5_l_12.OUT1 -> IN2);
		add n_547_3_r_12 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_266_and_0_0_l_12.OUT1 -> IN1, n13_3_r_12.OUT1 -> IN2);
		add n_102_3_r_12 GATE_NODE_N[ gateType = "NOT" , connected = "0"](ACVQN2_0_l_12.OUT1 -> IN1);
		add ACVQN1_0_r_12 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](ACVQN2_0_l_12.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_12.OUT1 -> IN3);
		add n_266_and_0_0_r_12 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN2_0_l_12.OUT1 -> IN1, ACVQN1_0_r_12.OUT1 -> IN2);
		add OUT_PORT_ACVQN2_0_r_12(ACVQN2_0_r_12.OUT1 -> IN1);
		add OUT_PORT_n_266_and_0_0_r_12(n_266_and_0_0_r_12.OUT1 -> IN1);
		add OUT_PORT_G199_1_r_12(G199_1_r_12.OUT1 -> IN1);
		add OUT_PORT_G214_1_r_12(G214_1_r_12.OUT1 -> IN1);
		add OUT_PORT_n_429_or_0_3_r_12(n_429_or_0_3_r_12.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_12(G78_3_r_12.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_12(n_576_3_r_12.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_12(n_102_3_r_12.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_12(n_547_3_r_12.OUT1 -> IN1);
		add OUT_PORT_n_42_5_r_12(n_42_5_r_12.OUT1 -> IN1);
		add OUT_PORT_G199_5_r_12(G199_5_r_12.OUT1 -> IN1);
	}

	rule pattern_substitute_13 {
		sub {
			GATE_IN_1_2_l_13 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_2_l_13 IC_INSTANCE[ connected = "1"](GATE_IN_1_2_l_13.OUT1 -> IN1);
			GATE_IN_2_2_l_13 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_2_l_13 IC_INSTANCE[ connected = "1"](GATE_IN_2_2_l_13.OUT1 -> IN1);
			GATE_G1_3_l_13 GATE_NODE_N[ connected = "0"];
			IN_PORT_G1_3_l_13 IC_INSTANCE[ connected = "1"](GATE_G1_3_l_13.OUT1 -> IN1);
			GATE_G2_3_l_13 GATE_NODE_N[ connected = "0"];
			IN_PORT_G2_3_l_13 IC_INSTANCE[ connected = "1"](GATE_G2_3_l_13.OUT1 -> IN1);
			GATE_IN_2_3_l_13 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_3_l_13 IC_INSTANCE[ connected = "1"](GATE_IN_2_3_l_13.OUT1 -> IN1);
			GATE_IN_4_3_l_13 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_4_3_l_13 IC_INSTANCE[ connected = "1"](GATE_IN_4_3_l_13.OUT1 -> IN1);
			GATE_IN_5_3_l_13 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_5_3_l_13 IC_INSTANCE[ connected = "1"](GATE_IN_5_3_l_13.OUT1 -> IN1);
			GATE_IN_7_3_l_13 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_7_3_l_13 IC_INSTANCE[ connected = "1"](GATE_IN_7_3_l_13.OUT1 -> IN1);
			GATE_IN_8_3_l_13 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_8_3_l_13 IC_INSTANCE[ connected = "1"](GATE_IN_8_3_l_13.OUT1 -> IN1);
			GATE_IN_10_3_l_13 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_10_3_l_13 IC_INSTANCE[ connected = "1"](GATE_IN_10_3_l_13.OUT1 -> IN1);
			GATE_IN_11_3_l_13 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_11_3_l_13 IC_INSTANCE[ connected = "1"](GATE_IN_11_3_l_13.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_13 PAT_13[connected = "1"](IN_PORT_IN_1_2_l_13.OUT1 -> IN_1_2_l_13 , IN_PORT_IN_2_2_l_13.OUT1 -> IN_2_2_l_13 , IN_PORT_G1_3_l_13.OUT1 -> G1_3_l_13 , IN_PORT_G2_3_l_13.OUT1 -> G2_3_l_13 , IN_PORT_IN_2_3_l_13.OUT1 -> IN_2_3_l_13 , IN_PORT_IN_4_3_l_13.OUT1 -> IN_4_3_l_13 , IN_PORT_IN_5_3_l_13.OUT1 -> IN_5_3_l_13 , IN_PORT_IN_7_3_l_13.OUT1 -> IN_7_3_l_13 , IN_PORT_IN_8_3_l_13.OUT1 -> IN_8_3_l_13 , IN_PORT_IN_10_3_l_13.OUT1 -> IN_10_3_l_13 , IN_PORT_IN_11_3_l_13.OUT1 -> IN_11_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_n_429_or_0_3_r_13 IC_INSTANCE[ connected = "1"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
			OUT_PORT_G78_3_r_13 IC_INSTANCE[ connected = "1"](P_inst_13.G78_3_r_13 -> IN1);
			OUT_PORT_n_576_3_r_13 IC_INSTANCE[ connected = "1"](P_inst_13.n_576_3_r_13 -> IN1);
			OUT_PORT_n_102_3_r_13 IC_INSTANCE[ connected = "1"](P_inst_13.n_102_3_r_13 -> IN1);
			OUT_PORT_n_547_3_r_13 IC_INSTANCE[ connected = "1"](P_inst_13.n_547_3_r_13 -> IN1);
			OUT_PORT_G42_4_r_13 IC_INSTANCE[ connected = "1"](P_inst_13.G42_4_r_13 -> IN1);
			OUT_PORT_n_572_4_r_13 IC_INSTANCE[ connected = "1"](P_inst_13.n_572_4_r_13 -> IN1);
			OUT_PORT_n_573_4_r_13 IC_INSTANCE[ connected = "1"](P_inst_13.n_573_4_r_13 -> IN1);
			OUT_PORT_n_549_4_r_13 IC_INSTANCE[ connected = "1"](P_inst_13.n_549_4_r_13 -> IN1);
			OUT_PORT_n_569_4_r_13 IC_INSTANCE[ connected = "1"](P_inst_13.n_569_4_r_13 -> IN1);
			OUT_PORT_n_452_4_r_13 IC_INSTANCE[ connected = "1"](P_inst_13.n_452_4_r_13 -> IN1);
		}
		del OUT_PORT_n_429_or_0_3_r_13 IC_INSTANCE(P_inst_13.n_429_or_0_3_r_13 -> IN1);
		del OUT_PORT_G78_3_r_13 IC_INSTANCE(P_inst_13.G78_3_r_13 -> IN1);
		del OUT_PORT_n_576_3_r_13 IC_INSTANCE(P_inst_13.n_576_3_r_13 -> IN1);
		del OUT_PORT_n_102_3_r_13 IC_INSTANCE(P_inst_13.n_102_3_r_13 -> IN1);
		del OUT_PORT_n_547_3_r_13 IC_INSTANCE(P_inst_13.n_547_3_r_13 -> IN1);
		del OUT_PORT_G42_4_r_13 IC_INSTANCE(P_inst_13.G42_4_r_13 -> IN1);
		del OUT_PORT_n_572_4_r_13 IC_INSTANCE(P_inst_13.n_572_4_r_13 -> IN1);
		del OUT_PORT_n_573_4_r_13 IC_INSTANCE(P_inst_13.n_573_4_r_13 -> IN1);
		del OUT_PORT_n_549_4_r_13 IC_INSTANCE(P_inst_13.n_549_4_r_13 -> IN1);
		del OUT_PORT_n_569_4_r_13 IC_INSTANCE(P_inst_13.n_569_4_r_13 -> IN1);
		del OUT_PORT_n_452_4_r_13 IC_INSTANCE(P_inst_13.n_452_4_r_13 -> IN1);
		del P_inst_13 PAT_13[connected = "1"](IN_PORT_IN_1_2_l_13.OUT1 -> IN_1_2_l_13 , IN_PORT_IN_2_2_l_13.OUT1 -> IN_2_2_l_13 , IN_PORT_G1_3_l_13.OUT1 -> G1_3_l_13 , IN_PORT_G2_3_l_13.OUT1 -> G2_3_l_13 , IN_PORT_IN_2_3_l_13.OUT1 -> IN_2_3_l_13 , IN_PORT_IN_4_3_l_13.OUT1 -> IN_4_3_l_13 , IN_PORT_IN_5_3_l_13.OUT1 -> IN_5_3_l_13 , IN_PORT_IN_7_3_l_13.OUT1 -> IN_7_3_l_13 , IN_PORT_IN_8_3_l_13.OUT1 -> IN_8_3_l_13 , IN_PORT_IN_10_3_l_13.OUT1 -> IN_10_3_l_13 , IN_PORT_IN_11_3_l_13.OUT1 -> IN_11_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_2_l_13 IC_INSTANCE[ connected = "1"](GATE_IN_1_2_l_13.OUT1 -> IN1);
		del IN_PORT_IN_2_2_l_13 IC_INSTANCE[ connected = "1"](GATE_IN_2_2_l_13.OUT1 -> IN1);
		del IN_PORT_G1_3_l_13 IC_INSTANCE[ connected = "1"](GATE_G1_3_l_13.OUT1 -> IN1);
		del IN_PORT_G2_3_l_13 IC_INSTANCE[ connected = "1"](GATE_G2_3_l_13.OUT1 -> IN1);
		del IN_PORT_IN_2_3_l_13 IC_INSTANCE[ connected = "1"](GATE_IN_2_3_l_13.OUT1 -> IN1);
		del IN_PORT_IN_4_3_l_13 IC_INSTANCE[ connected = "1"](GATE_IN_4_3_l_13.OUT1 -> IN1);
		del IN_PORT_IN_5_3_l_13 IC_INSTANCE[ connected = "1"](GATE_IN_5_3_l_13.OUT1 -> IN1);
		del IN_PORT_IN_7_3_l_13 IC_INSTANCE[ connected = "1"](GATE_IN_7_3_l_13.OUT1 -> IN1);
		del IN_PORT_IN_8_3_l_13 IC_INSTANCE[ connected = "1"](GATE_IN_8_3_l_13.OUT1 -> IN1);
		del IN_PORT_IN_10_3_l_13 IC_INSTANCE[ connected = "1"](GATE_IN_10_3_l_13.OUT1 -> IN1);
		del IN_PORT_IN_11_3_l_13 IC_INSTANCE[ connected = "1"](GATE_IN_11_3_l_13.OUT1 -> IN1);
		add n2_3_r_13 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n12_3_l_13 GATE_NODE_N[ gateType = "NOT" , connected = "0"](GATE_IN_5_3_l_13.OUT1 -> IN1);
		add n13_3_l_13 GATE_NODE_N[ gateType = "NOR" , connected = "0"](GATE_G2_3_l_13.OUT1 -> IN1, GATE_IN_10_3_l_13.OUT1 -> IN2);
		add n_547_3_l_13 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n13_3_l_13.OUT1 -> IN1, GATE_IN_11_3_l_13.OUT1 -> IN2);
		add n11_3_l_13 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n12_3_l_13.OUT1 -> IN1, GATE_G2_3_l_13.OUT1 -> IN2);
		add n_576_3_l_13 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n11_3_l_13.OUT1 -> IN1, GATE_IN_7_3_l_13.OUT1 -> IN2);
		add n_102_3_l_13 GATE_NODE_N[ gateType = "NOT" , connected = "0"](GATE_G2_3_l_13.OUT1 -> IN1);
		add n12_3_r_13 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_102_3_l_13.OUT1 -> IN1);
		add n16_3_l_13 GATE_NODE_N[ gateType = "NOT" , connected = "0"](GATE_G1_3_l_13.OUT1 -> IN1);
		add n15_3_l_13 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n16_3_l_13.OUT1 -> IN1, GATE_IN_4_3_l_13.OUT1 -> IN2);
		add n14_3_l_13 GATE_NODE_N[ gateType = "AND" , connected = "0"](n15_3_l_13.OUT1 -> IN1, GATE_IN_2_3_l_13.OUT1 -> IN2);
		add n_431_3_l_13 GATE_NODE_N[ gateType = "OR" , connected = "0"](n14_3_l_13.OUT1 -> IN1, GATE_IN_8_3_l_13.OUT1 -> IN2);
		add G78_3_l_13 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_l_13.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_13.OUT1 -> IN3);
		add n_429_or_0_3_l_13 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n12_3_l_13.OUT1 -> IN1, GATE_G1_3_l_13.OUT1 -> IN2);
		add n_569_4_r_13 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_429_or_0_3_l_13.OUT1 -> IN1, G78_3_l_13.OUT1 -> IN2);
		add n16_3_r_13 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_429_or_0_3_l_13.OUT1 -> IN1);
		add n15_3_r_13 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G78_3_l_13.OUT1 -> IN1, n16_3_r_13.OUT1 -> IN2);
		add n14_3_r_13 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_102_3_l_13.OUT1 -> IN1, n15_3_r_13.OUT1 -> IN2);
		add n_429_or_0_3_r_13 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_429_or_0_3_l_13.OUT1 -> IN1, n12_3_r_13.OUT1 -> IN2);
		add ACVQN1_2_l_13 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_2_2_l_13.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_13.OUT1 -> IN3);
		add n_573_4_r_13 GATE_NODE_N[ gateType = "OR" , connected = "0"](ACVQN1_2_l_13.OUT1 -> IN1, G78_3_l_13.OUT1 -> IN2);
		add n13_3_r_13 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN1_2_l_13.OUT1 -> IN1, n_576_3_l_13.OUT1 -> IN2);
		add n11_3_r_13 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN1_2_l_13.OUT1 -> IN1, n12_3_r_13.OUT1 -> IN2);
		add n_576_3_r_13 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_547_3_l_13.OUT1 -> IN1, n11_3_r_13.OUT1 -> IN2);
		add n_431_3_r_13 GATE_NODE_N[ gateType = "OR" , connected = "0"](ACVQN1_2_l_13.OUT1 -> IN1, n14_3_r_13.OUT1 -> IN2);
		add G78_3_r_13 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_13.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_13.OUT1 -> IN3);
		add n_102_3_r_13 GATE_NODE_N[ gateType = "NOT" , connected = "0"](ACVQN1_2_l_13.OUT1 -> IN1);
		add P6_internal_2_l_13 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_1_2_l_13.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_13.OUT1 -> IN3);
		add P6_2_l_13 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_l_13.OUT1 -> IN1);
		add n4_4_r_13 GATE_NODE_N[ gateType = "NOR" , connected = "0"](P6_2_l_13.OUT1 -> IN1, n_547_3_l_13.OUT1 -> IN2);
		add G42_4_r_13 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n4_4_r_13.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n2_3_r_13.OUT1 -> IN3);
		add n_452_4_r_13 GATE_NODE_N[ gateType = "NOR" , connected = "0"](ACVQN1_2_l_13.OUT1 -> IN1, P6_2_l_13.OUT1 -> IN2);
		add n_572_4_r_13 GATE_NODE_N[ gateType = "NOR" , connected = "0"](P6_2_l_13.OUT1 -> IN1, n_429_or_0_3_l_13.OUT1 -> IN2);
		add n_87_4_r_13 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_2_l_13.OUT1 -> IN1);
		add n7_4_r_13 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_576_3_l_13.OUT1 -> IN1, n_87_4_r_13.OUT1 -> IN2);
		add n_549_4_r_13 GATE_NODE_N[ gateType = "NOR" , connected = "0"](n_429_or_0_3_l_13.OUT1 -> IN1, n7_4_r_13.OUT1 -> IN2);
		add n_547_3_r_13 GATE_NODE_N[ gateType = "NAND" , connected = "0"](P6_2_l_13.OUT1 -> IN1, n13_3_r_13.OUT1 -> IN2);
		add OUT_PORT_n_429_or_0_3_r_13(n_429_or_0_3_r_13.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_13(G78_3_r_13.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_13(n_576_3_r_13.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_13(n_102_3_r_13.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_13(n_547_3_r_13.OUT1 -> IN1);
		add OUT_PORT_G42_4_r_13(G42_4_r_13.OUT1 -> IN1);
		add OUT_PORT_n_572_4_r_13(n_572_4_r_13.OUT1 -> IN1);
		add OUT_PORT_n_573_4_r_13(n_573_4_r_13.OUT1 -> IN1);
		add OUT_PORT_n_549_4_r_13(n_549_4_r_13.OUT1 -> IN1);
		add OUT_PORT_n_569_4_r_13(n_569_4_r_13.OUT1 -> IN1);
		add OUT_PORT_n_452_4_r_13(n_452_4_r_13.OUT1 -> IN1);
	}

	rule pattern_substitute_14 {
		sub {
			GATE_IN_1_0_l_14 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_0_l_14 IC_INSTANCE[ connected = "1"](GATE_IN_1_0_l_14.OUT1 -> IN1);
			GATE_IN_2_0_l_14 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_0_l_14 IC_INSTANCE[ connected = "1"](GATE_IN_2_0_l_14.OUT1 -> IN1);
			GATE_IN_4_0_l_14 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_4_0_l_14 IC_INSTANCE[ connected = "1"](GATE_IN_4_0_l_14.OUT1 -> IN1);
			GATE_IN_1_1_l_14 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_1_l_14 IC_INSTANCE[ connected = "1"](GATE_IN_1_1_l_14.OUT1 -> IN1);
			GATE_IN_2_1_l_14 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_1_l_14 IC_INSTANCE[ connected = "1"](GATE_IN_2_1_l_14.OUT1 -> IN1);
			GATE_IN_3_1_l_14 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_3_1_l_14 IC_INSTANCE[ connected = "1"](GATE_IN_3_1_l_14.OUT1 -> IN1);
			GATE_IN_6_1_l_14 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_6_1_l_14 IC_INSTANCE[ connected = "1"](GATE_IN_6_1_l_14.OUT1 -> IN1);
			GATE_IN_1_5_l_14 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_1_5_l_14 IC_INSTANCE[ connected = "1"](GATE_IN_1_5_l_14.OUT1 -> IN1);
			GATE_IN_2_5_l_14 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_2_5_l_14 IC_INSTANCE[ connected = "1"](GATE_IN_2_5_l_14.OUT1 -> IN1);
			GATE_IN_3_5_l_14 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_3_5_l_14 IC_INSTANCE[ connected = "1"](GATE_IN_3_5_l_14.OUT1 -> IN1);
			GATE_IN_6_5_l_14 GATE_NODE_N[ connected = "0"];
			IN_PORT_IN_6_5_l_14 IC_INSTANCE[ connected = "1"](GATE_IN_6_5_l_14.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
			P_inst_14 PAT_14[connected = "1"](IN_PORT_IN_1_0_l_14.OUT1 -> IN_1_0_l_14 , IN_PORT_IN_2_0_l_14.OUT1 -> IN_2_0_l_14 , IN_PORT_IN_4_0_l_14.OUT1 -> IN_4_0_l_14 , IN_PORT_IN_1_1_l_14.OUT1 -> IN_1_1_l_14 , IN_PORT_IN_2_1_l_14.OUT1 -> IN_2_1_l_14 , IN_PORT_IN_3_1_l_14.OUT1 -> IN_3_1_l_14 , IN_PORT_IN_6_1_l_14.OUT1 -> IN_6_1_l_14 , IN_PORT_IN_1_5_l_14.OUT1 -> IN_1_5_l_14 , IN_PORT_IN_2_5_l_14.OUT1 -> IN_2_5_l_14 , IN_PORT_IN_3_5_l_14.OUT1 -> IN_3_5_l_14 , IN_PORT_IN_6_5_l_14.OUT1 -> IN_6_5_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_ACVQN2_0_r_14 IC_INSTANCE[ connected = "1"](P_inst_14.ACVQN2_0_r_14 -> IN1);
			OUT_PORT_n_266_and_0_0_r_14 IC_INSTANCE[ connected = "1"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
			OUT_PORT_G199_1_r_14 IC_INSTANCE[ connected = "1"](P_inst_14.G199_1_r_14 -> IN1);
			OUT_PORT_G214_1_r_14 IC_INSTANCE[ connected = "1"](P_inst_14.G214_1_r_14 -> IN1);
			OUT_PORT_ACVQN1_2_r_14 IC_INSTANCE[ connected = "1"](P_inst_14.ACVQN1_2_r_14 -> IN1);
			OUT_PORT_P6_2_r_14 IC_INSTANCE[ connected = "1"](P_inst_14.P6_2_r_14 -> IN1);
			OUT_PORT_n_429_or_0_3_r_14 IC_INSTANCE[ connected = "1"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
			OUT_PORT_G78_3_r_14 IC_INSTANCE[ connected = "1"](P_inst_14.G78_3_r_14 -> IN1);
			OUT_PORT_n_576_3_r_14 IC_INSTANCE[ connected = "1"](P_inst_14.n_576_3_r_14 -> IN1);
			OUT_PORT_n_102_3_r_14 IC_INSTANCE[ connected = "1"](P_inst_14.n_102_3_r_14 -> IN1);
			OUT_PORT_n_547_3_r_14 IC_INSTANCE[ connected = "1"](P_inst_14.n_547_3_r_14 -> IN1);
		}
		del OUT_PORT_ACVQN2_0_r_14 IC_INSTANCE(P_inst_14.ACVQN2_0_r_14 -> IN1);
		del OUT_PORT_n_266_and_0_0_r_14 IC_INSTANCE(P_inst_14.n_266_and_0_0_r_14 -> IN1);
		del OUT_PORT_G199_1_r_14 IC_INSTANCE(P_inst_14.G199_1_r_14 -> IN1);
		del OUT_PORT_G214_1_r_14 IC_INSTANCE(P_inst_14.G214_1_r_14 -> IN1);
		del OUT_PORT_ACVQN1_2_r_14 IC_INSTANCE(P_inst_14.ACVQN1_2_r_14 -> IN1);
		del OUT_PORT_P6_2_r_14 IC_INSTANCE(P_inst_14.P6_2_r_14 -> IN1);
		del OUT_PORT_n_429_or_0_3_r_14 IC_INSTANCE(P_inst_14.n_429_or_0_3_r_14 -> IN1);
		del OUT_PORT_G78_3_r_14 IC_INSTANCE(P_inst_14.G78_3_r_14 -> IN1);
		del OUT_PORT_n_576_3_r_14 IC_INSTANCE(P_inst_14.n_576_3_r_14 -> IN1);
		del OUT_PORT_n_102_3_r_14 IC_INSTANCE(P_inst_14.n_102_3_r_14 -> IN1);
		del OUT_PORT_n_547_3_r_14 IC_INSTANCE(P_inst_14.n_547_3_r_14 -> IN1);
		del P_inst_14 PAT_14[connected = "1"](IN_PORT_IN_1_0_l_14.OUT1 -> IN_1_0_l_14 , IN_PORT_IN_2_0_l_14.OUT1 -> IN_2_0_l_14 , IN_PORT_IN_4_0_l_14.OUT1 -> IN_4_0_l_14 , IN_PORT_IN_1_1_l_14.OUT1 -> IN_1_1_l_14 , IN_PORT_IN_2_1_l_14.OUT1 -> IN_2_1_l_14 , IN_PORT_IN_3_1_l_14.OUT1 -> IN_3_1_l_14 , IN_PORT_IN_6_1_l_14.OUT1 -> IN_6_1_l_14 , IN_PORT_IN_1_5_l_14.OUT1 -> IN_1_5_l_14 , IN_PORT_IN_2_5_l_14.OUT1 -> IN_2_5_l_14 , IN_PORT_IN_3_5_l_14.OUT1 -> IN_3_5_l_14 , IN_PORT_IN_6_5_l_14.OUT1 -> IN_6_5_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_14 IC_INSTANCE[ connected = "1"](GATE_IN_1_0_l_14.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_14 IC_INSTANCE[ connected = "1"](GATE_IN_2_0_l_14.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_14 IC_INSTANCE[ connected = "1"](GATE_IN_4_0_l_14.OUT1 -> IN1);
		del IN_PORT_IN_1_1_l_14 IC_INSTANCE[ connected = "1"](GATE_IN_1_1_l_14.OUT1 -> IN1);
		del IN_PORT_IN_2_1_l_14 IC_INSTANCE[ connected = "1"](GATE_IN_2_1_l_14.OUT1 -> IN1);
		del IN_PORT_IN_3_1_l_14 IC_INSTANCE[ connected = "1"](GATE_IN_3_1_l_14.OUT1 -> IN1);
		del IN_PORT_IN_6_1_l_14 IC_INSTANCE[ connected = "1"](GATE_IN_6_1_l_14.OUT1 -> IN1);
		del IN_PORT_IN_1_5_l_14 IC_INSTANCE[ connected = "1"](GATE_IN_1_5_l_14.OUT1 -> IN1);
		del IN_PORT_IN_2_5_l_14 IC_INSTANCE[ connected = "1"](GATE_IN_2_5_l_14.OUT1 -> IN1);
		del IN_PORT_IN_3_5_l_14 IC_INSTANCE[ connected = "1"](GATE_IN_3_5_l_14.OUT1 -> IN1);
		del IN_PORT_IN_6_5_l_14 IC_INSTANCE[ connected = "1"](GATE_IN_6_5_l_14.OUT1 -> IN1);
		add n1_0_r_14 GATE_NODE_N[ gateType = "NOT" , connected = "0"](BM_RST.OUT1 -> IN1);
		add n3_5_l_14 GATE_NODE_N[ gateType = "NAND" , connected = "0"](GATE_IN_2_5_l_14.OUT1 -> IN1, GATE_IN_3_5_l_14.OUT1 -> IN2);
		add N3_5_l_14 GATE_NODE_N[ gateType = "AND" , connected = "0"](n3_5_l_14.OUT1 -> IN1, GATE_IN_6_5_l_14.OUT1 -> IN2);
		add G199_5_l_14 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N3_5_l_14.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_14.OUT1 -> IN3);
		add n_102_3_r_14 GATE_NODE_N[ gateType = "NOT" , connected = "0"](G199_5_l_14.OUT1 -> IN1);
		add P6_internal_2_r_14 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G199_5_l_14.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_14.OUT1 -> IN3);
		add P6_2_r_14 GATE_NODE_N[ gateType = "NOT" , connected = "0"](P6_internal_2_r_14.OUT1 -> IN1);
		add n_42_5_l_14 GATE_NODE_N[ gateType = "NOR" , connected = "0"](GATE_IN_1_5_l_14.OUT1 -> IN1, GATE_IN_3_5_l_14.OUT1 -> IN2);
		add n12_3_r_14 GATE_NODE_N[ gateType = "NOT" , connected = "0"](n_42_5_l_14.OUT1 -> IN1);
		add n11_3_r_14 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G199_5_l_14.OUT1 -> IN1, n12_3_r_14.OUT1 -> IN2);
		add G214_1_l_14 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_3_1_l_14.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_14.OUT1 -> IN3);
		add n16_3_r_14 GATE_NODE_N[ gateType = "NOT" , connected = "0"](G214_1_l_14.OUT1 -> IN1);
		add n_429_or_0_3_r_14 GATE_NODE_N[ gateType = "NAND" , connected = "0"](G214_1_l_14.OUT1 -> IN1, n12_3_r_14.OUT1 -> IN2);
		add ACVQN1_0_r_14 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G214_1_l_14.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_14.OUT1 -> IN3);
		add n_266_and_0_0_r_14 GATE_NODE_N[ gateType = "AND" , connected = "0"](G199_5_l_14.OUT1 -> IN1, ACVQN1_0_r_14.OUT1 -> IN2);
		add n3_1_l_14 GATE_NODE_N[ gateType = "NAND" , connected = "0"](GATE_IN_1_1_l_14.OUT1 -> IN1, GATE_IN_2_1_l_14.OUT1 -> IN2);
		add N1_1_l_14 GATE_NODE_N[ gateType = "AND" , connected = "0"](n3_1_l_14.OUT1 -> IN1, GATE_IN_6_1_l_14.OUT1 -> IN2);
		add G199_1_l_14 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_l_14.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_14.OUT1 -> IN3);
		add n15_3_r_14 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G199_1_l_14.OUT1 -> IN1, n16_3_r_14.OUT1 -> IN2);
		add n14_3_r_14 GATE_NODE_N[ gateType = "AND" , connected = "0"](n_42_5_l_14.OUT1 -> IN1, n15_3_r_14.OUT1 -> IN2);
		add n13_3_r_14 GATE_NODE_N[ gateType = "NOR" , connected = "0"](G199_1_l_14.OUT1 -> IN1, G199_5_l_14.OUT1 -> IN2);
		add G214_1_r_14 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](G199_1_l_14.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_14.OUT1 -> IN3);
		add ACVQN1_0_l_14 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_2_0_l_14.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_14.OUT1 -> IN3);
		add n_266_and_0_0_l_14 GATE_NODE_N[ gateType = "AND" , connected = "0"](ACVQN1_0_l_14.OUT1 -> IN1, GATE_IN_4_0_l_14.OUT1 -> IN2);
		add n_431_3_r_14 GATE_NODE_N[ gateType = "OR" , connected = "0"](n_266_and_0_0_l_14.OUT1 -> IN1, n14_3_r_14.OUT1 -> IN2);
		add G78_3_r_14 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_431_3_r_14.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_14.OUT1 -> IN3);
		add n_547_3_r_14 GATE_NODE_N[ gateType = "NAND" , connected = "0"](n_266_and_0_0_l_14.OUT1 -> IN1, n13_3_r_14.OUT1 -> IN2);
		add ACVQN2_0_r_14 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](n_266_and_0_0_l_14.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_14.OUT1 -> IN3);
		add ACVQN2_0_l_14 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](GATE_IN_1_0_l_14.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_14.OUT1 -> IN3);
		add n_576_3_r_14 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN2_0_l_14.OUT1 -> IN1, n11_3_r_14.OUT1 -> IN2);
		add ACVQN1_2_r_14 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](ACVQN2_0_l_14.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_14.OUT1 -> IN3);
		add n3_1_r_14 GATE_NODE_N[ gateType = "NAND" , connected = "0"](ACVQN2_0_l_14.OUT1 -> IN1, n_42_5_l_14.OUT1 -> IN2);
		add N1_1_r_14 GATE_NODE_N[ gateType = "AND" , connected = "0"](G214_1_l_14.OUT1 -> IN1, n3_1_r_14.OUT1 -> IN2);
		add G199_1_r_14 GATE_NODE_N[ gateType = "DFFARX1" , connected = "0"](N1_1_r_14.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, n1_0_r_14.OUT1 -> IN3);
		add OUT_PORT_ACVQN2_0_r_14(ACVQN2_0_r_14.OUT1 -> IN1);
		add OUT_PORT_n_266_and_0_0_r_14(n_266_and_0_0_r_14.OUT1 -> IN1);
		add OUT_PORT_G199_1_r_14(G199_1_r_14.OUT1 -> IN1);
		add OUT_PORT_G214_1_r_14(G214_1_r_14.OUT1 -> IN1);
		add OUT_PORT_ACVQN1_2_r_14(ACVQN1_2_r_14.OUT1 -> IN1);
		add OUT_PORT_P6_2_r_14(P6_2_r_14.OUT1 -> IN1);
		add OUT_PORT_n_429_or_0_3_r_14(n_429_or_0_3_r_14.OUT1 -> IN1);
		add OUT_PORT_G78_3_r_14(G78_3_r_14.OUT1 -> IN1);
		add OUT_PORT_n_576_3_r_14(n_576_3_r_14.OUT1 -> IN1);
		add OUT_PORT_n_102_3_r_14(n_102_3_r_14.OUT1 -> IN1);
		add OUT_PORT_n_547_3_r_14(n_547_3_r_14.OUT1 -> IN1);
	}

	rule input_connect_0 {
		sub {
			IN_1_0_l_0 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_0_l_0 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_0_l_0 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_1_l_0 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_1_l_0 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_3_1_l_0 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_6_1_l_0 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_5_l_0 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_5_l_0 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_3_5_l_0 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_6_5_l_0 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		IN_1_0_l_0[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_0_l_0 IC_INSTANCE[ connected = "1"](IN_1_0_l_0.OUT1 -> IN1);
		IN_2_0_l_0[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_0_l_0 IC_INSTANCE[ connected = "1"](IN_2_0_l_0.OUT1 -> IN1);
		IN_4_0_l_0[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_4_0_l_0 IC_INSTANCE[ connected = "1"](IN_4_0_l_0.OUT1 -> IN1);
		IN_1_1_l_0[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_1_l_0 IC_INSTANCE[ connected = "1"](IN_1_1_l_0.OUT1 -> IN1);
		IN_2_1_l_0[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_1_l_0 IC_INSTANCE[ connected = "1"](IN_2_1_l_0.OUT1 -> IN1);
		IN_3_1_l_0[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_3_1_l_0 IC_INSTANCE[ connected = "1"](IN_3_1_l_0.OUT1 -> IN1);
		IN_6_1_l_0[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_6_1_l_0 IC_INSTANCE[ connected = "1"](IN_6_1_l_0.OUT1 -> IN1);
		IN_1_5_l_0[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_5_l_0 IC_INSTANCE[ connected = "1"](IN_1_5_l_0.OUT1 -> IN1);
		IN_2_5_l_0[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_5_l_0 IC_INSTANCE[ connected = "1"](IN_2_5_l_0.OUT1 -> IN1);
		IN_3_5_l_0[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_3_5_l_0 IC_INSTANCE[ connected = "1"](IN_3_5_l_0.OUT1 -> IN1);
		IN_6_5_l_0[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_6_5_l_0 IC_INSTANCE[ connected = "1"](IN_6_5_l_0.OUT1 -> IN1);
		add P_inst_0 PAT_0[ connected = "0"](IN_PORT_IN_1_0_l_0.OUT1 -> IN_1_0_l_0 , IN_PORT_IN_2_0_l_0.OUT1 -> IN_2_0_l_0 , IN_PORT_IN_4_0_l_0.OUT1 -> IN_4_0_l_0 , IN_PORT_IN_1_1_l_0.OUT1 -> IN_1_1_l_0 , IN_PORT_IN_2_1_l_0.OUT1 -> IN_2_1_l_0 , IN_PORT_IN_3_1_l_0.OUT1 -> IN_3_1_l_0 , IN_PORT_IN_6_1_l_0.OUT1 -> IN_6_1_l_0 , IN_PORT_IN_1_5_l_0.OUT1 -> IN_1_5_l_0 , IN_PORT_IN_2_5_l_0.OUT1 -> IN_2_5_l_0 , IN_PORT_IN_3_5_l_0.OUT1 -> IN_3_5_l_0 , IN_PORT_IN_6_5_l_0.OUT1 -> IN_6_5_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0.OUT1 -> IN1);
		add OUT_PORT_1 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1.OUT1 -> IN1);
		add OUT_PORT_2 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2.OUT1 -> IN1);
		add OUT_PORT_3 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3.OUT1 -> IN1);
		add OUT_PORT_4 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4.OUT1 -> IN1);
		add OUT_PORT_5 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5.OUT1 -> IN1);
		add OUT_PORT_6 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6.OUT1 -> IN1);
		add OUT_PORT_7 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7.OUT1 -> IN1);
		add OUT_PORT_8 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8.OUT1 -> IN1);
		add OUT_PORT_9 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9.OUT1 -> IN1);
		add OUT_PORT_10 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10.OUT1 -> IN1);
		}

	rule input_connect_1 {
		sub {
			IN_1_2_l_1 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_2_l_1 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G1_3_l_1 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G2_3_l_1 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_3_l_1 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_3_l_1 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_5_3_l_1 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_7_3_l_1 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_8_3_l_1 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_10_3_l_1 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_11_3_l_1 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		IN_1_2_l_1[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_2_l_1 IC_INSTANCE[ connected = "1"](IN_1_2_l_1.OUT1 -> IN1);
		IN_2_2_l_1[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_2_l_1 IC_INSTANCE[ connected = "1"](IN_2_2_l_1.OUT1 -> IN1);
		G1_3_l_1[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_G1_3_l_1 IC_INSTANCE[ connected = "1"](G1_3_l_1.OUT1 -> IN1);
		G2_3_l_1[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_G2_3_l_1 IC_INSTANCE[ connected = "1"](G2_3_l_1.OUT1 -> IN1);
		IN_2_3_l_1[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_3_l_1 IC_INSTANCE[ connected = "1"](IN_2_3_l_1.OUT1 -> IN1);
		IN_4_3_l_1[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_4_3_l_1 IC_INSTANCE[ connected = "1"](IN_4_3_l_1.OUT1 -> IN1);
		IN_5_3_l_1[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_5_3_l_1 IC_INSTANCE[ connected = "1"](IN_5_3_l_1.OUT1 -> IN1);
		IN_7_3_l_1[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_7_3_l_1 IC_INSTANCE[ connected = "1"](IN_7_3_l_1.OUT1 -> IN1);
		IN_8_3_l_1[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_8_3_l_1 IC_INSTANCE[ connected = "1"](IN_8_3_l_1.OUT1 -> IN1);
		IN_10_3_l_1[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_10_3_l_1 IC_INSTANCE[ connected = "1"](IN_10_3_l_1.OUT1 -> IN1);
		IN_11_3_l_1[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_11_3_l_1 IC_INSTANCE[ connected = "1"](IN_11_3_l_1.OUT1 -> IN1);
		add P_inst_1 PAT_1[ connected = "0"](IN_PORT_IN_1_2_l_1.OUT1 -> IN_1_2_l_1 , IN_PORT_IN_2_2_l_1.OUT1 -> IN_2_2_l_1 , IN_PORT_G1_3_l_1.OUT1 -> G1_3_l_1 , IN_PORT_G2_3_l_1.OUT1 -> G2_3_l_1 , IN_PORT_IN_2_3_l_1.OUT1 -> IN_2_3_l_1 , IN_PORT_IN_4_3_l_1.OUT1 -> IN_4_3_l_1 , IN_PORT_IN_5_3_l_1.OUT1 -> IN_5_3_l_1 , IN_PORT_IN_7_3_l_1.OUT1 -> IN_7_3_l_1 , IN_PORT_IN_8_3_l_1.OUT1 -> IN_8_3_l_1 , IN_PORT_IN_10_3_l_1.OUT1 -> IN_10_3_l_1 , IN_PORT_IN_11_3_l_1.OUT1 -> IN_11_3_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0.OUT1 -> IN1);
		add OUT_PORT_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1.OUT1 -> IN1);
		add OUT_PORT_2 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2.OUT1 -> IN1);
		add OUT_PORT_3 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3.OUT1 -> IN1);
		add OUT_PORT_4 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4.OUT1 -> IN1);
		add OUT_PORT_5 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5.OUT1 -> IN1);
		add OUT_PORT_6 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6.OUT1 -> IN1);
		add OUT_PORT_7 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7.OUT1 -> IN1);
		add OUT_PORT_8 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8.OUT1 -> IN1);
		add OUT_PORT_9 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9.OUT1 -> IN1);
		add OUT_PORT_10 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10.OUT1 -> IN1);
		}

	rule input_connect_2 {
		sub {
			IN_1_2_l_2 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_2_l_2 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G1_3_l_2 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G2_3_l_2 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_3_l_2 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_3_l_2 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_5_3_l_2 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_7_3_l_2 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_8_3_l_2 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_10_3_l_2 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_11_3_l_2 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		IN_1_2_l_2[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_2_l_2 IC_INSTANCE[ connected = "1"](IN_1_2_l_2.OUT1 -> IN1);
		IN_2_2_l_2[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_2_l_2 IC_INSTANCE[ connected = "1"](IN_2_2_l_2.OUT1 -> IN1);
		G1_3_l_2[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_G1_3_l_2 IC_INSTANCE[ connected = "1"](G1_3_l_2.OUT1 -> IN1);
		G2_3_l_2[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_G2_3_l_2 IC_INSTANCE[ connected = "1"](G2_3_l_2.OUT1 -> IN1);
		IN_2_3_l_2[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_3_l_2 IC_INSTANCE[ connected = "1"](IN_2_3_l_2.OUT1 -> IN1);
		IN_4_3_l_2[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_4_3_l_2 IC_INSTANCE[ connected = "1"](IN_4_3_l_2.OUT1 -> IN1);
		IN_5_3_l_2[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_5_3_l_2 IC_INSTANCE[ connected = "1"](IN_5_3_l_2.OUT1 -> IN1);
		IN_7_3_l_2[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_7_3_l_2 IC_INSTANCE[ connected = "1"](IN_7_3_l_2.OUT1 -> IN1);
		IN_8_3_l_2[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_8_3_l_2 IC_INSTANCE[ connected = "1"](IN_8_3_l_2.OUT1 -> IN1);
		IN_10_3_l_2[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_10_3_l_2 IC_INSTANCE[ connected = "1"](IN_10_3_l_2.OUT1 -> IN1);
		IN_11_3_l_2[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_11_3_l_2 IC_INSTANCE[ connected = "1"](IN_11_3_l_2.OUT1 -> IN1);
		add P_inst_2 PAT_2[ connected = "0"](IN_PORT_IN_1_2_l_2.OUT1 -> IN_1_2_l_2 , IN_PORT_IN_2_2_l_2.OUT1 -> IN_2_2_l_2 , IN_PORT_G1_3_l_2.OUT1 -> G1_3_l_2 , IN_PORT_G2_3_l_2.OUT1 -> G2_3_l_2 , IN_PORT_IN_2_3_l_2.OUT1 -> IN_2_3_l_2 , IN_PORT_IN_4_3_l_2.OUT1 -> IN_4_3_l_2 , IN_PORT_IN_5_3_l_2.OUT1 -> IN_5_3_l_2 , IN_PORT_IN_7_3_l_2.OUT1 -> IN_7_3_l_2 , IN_PORT_IN_8_3_l_2.OUT1 -> IN_8_3_l_2 , IN_PORT_IN_10_3_l_2.OUT1 -> IN_10_3_l_2 , IN_PORT_IN_11_3_l_2.OUT1 -> IN_11_3_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0.OUT1 -> IN1);
		add OUT_PORT_1 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1.OUT1 -> IN1);
		add OUT_PORT_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2.OUT1 -> IN1);
		add OUT_PORT_3 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3.OUT1 -> IN1);
		add OUT_PORT_4 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4.OUT1 -> IN1);
		add OUT_PORT_5 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5.OUT1 -> IN1);
		add OUT_PORT_6 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6.OUT1 -> IN1);
		add OUT_PORT_7 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7.OUT1 -> IN1);
		add OUT_PORT_8 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8.OUT1 -> IN1);
		add OUT_PORT_9 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9.OUT1 -> IN1);
		add OUT_PORT_10 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10.OUT1 -> IN1);
		}

	rule input_connect_3 {
		sub {
			IN_1_0_l_3 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_0_l_3 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_0_l_3 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G18_4_l_3 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G15_4_l_3 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_4_l_3 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_4_l_3 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_5_4_l_3 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_7_4_l_3 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_9_4_l_3 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_10_4_l_3 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		IN_1_0_l_3[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_0_l_3 IC_INSTANCE[ connected = "1"](IN_1_0_l_3.OUT1 -> IN1);
		IN_2_0_l_3[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_0_l_3 IC_INSTANCE[ connected = "1"](IN_2_0_l_3.OUT1 -> IN1);
		IN_4_0_l_3[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_4_0_l_3 IC_INSTANCE[ connected = "1"](IN_4_0_l_3.OUT1 -> IN1);
		G18_4_l_3[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_G18_4_l_3 IC_INSTANCE[ connected = "1"](G18_4_l_3.OUT1 -> IN1);
		G15_4_l_3[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_G15_4_l_3 IC_INSTANCE[ connected = "1"](G15_4_l_3.OUT1 -> IN1);
		IN_1_4_l_3[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_4_l_3 IC_INSTANCE[ connected = "1"](IN_1_4_l_3.OUT1 -> IN1);
		IN_4_4_l_3[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_4_4_l_3 IC_INSTANCE[ connected = "1"](IN_4_4_l_3.OUT1 -> IN1);
		IN_5_4_l_3[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_5_4_l_3 IC_INSTANCE[ connected = "1"](IN_5_4_l_3.OUT1 -> IN1);
		IN_7_4_l_3[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_7_4_l_3 IC_INSTANCE[ connected = "1"](IN_7_4_l_3.OUT1 -> IN1);
		IN_9_4_l_3[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_9_4_l_3 IC_INSTANCE[ connected = "1"](IN_9_4_l_3.OUT1 -> IN1);
		IN_10_4_l_3[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_10_4_l_3 IC_INSTANCE[ connected = "1"](IN_10_4_l_3.OUT1 -> IN1);
		add P_inst_3 PAT_3[ connected = "0"](IN_PORT_IN_1_0_l_3.OUT1 -> IN_1_0_l_3 , IN_PORT_IN_2_0_l_3.OUT1 -> IN_2_0_l_3 , IN_PORT_IN_4_0_l_3.OUT1 -> IN_4_0_l_3 , IN_PORT_G18_4_l_3.OUT1 -> G18_4_l_3 , IN_PORT_G15_4_l_3.OUT1 -> G15_4_l_3 , IN_PORT_IN_1_4_l_3.OUT1 -> IN_1_4_l_3 , IN_PORT_IN_4_4_l_3.OUT1 -> IN_4_4_l_3 , IN_PORT_IN_5_4_l_3.OUT1 -> IN_5_4_l_3 , IN_PORT_IN_7_4_l_3.OUT1 -> IN_7_4_l_3 , IN_PORT_IN_9_4_l_3.OUT1 -> IN_9_4_l_3 , IN_PORT_IN_10_4_l_3.OUT1 -> IN_10_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0.OUT1 -> IN1);
		add OUT_PORT_1 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1.OUT1 -> IN1);
		add OUT_PORT_2 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2.OUT1 -> IN1);
		add OUT_PORT_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3.OUT1 -> IN1);
		add OUT_PORT_4 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4.OUT1 -> IN1);
		add OUT_PORT_5 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5.OUT1 -> IN1);
		add OUT_PORT_6 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6.OUT1 -> IN1);
		add OUT_PORT_7 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7.OUT1 -> IN1);
		add OUT_PORT_8 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8.OUT1 -> IN1);
		add OUT_PORT_9 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9.OUT1 -> IN1);
		add OUT_PORT_10 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10.OUT1 -> IN1);
		}

	rule input_connect_4 {
		sub {
			IN_1_0_l_4 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_0_l_4 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_0_l_4 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G18_4_l_4 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G15_4_l_4 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_4_l_4 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_4_l_4 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_5_4_l_4 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_7_4_l_4 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_9_4_l_4 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_10_4_l_4 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		IN_1_0_l_4[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_0_l_4 IC_INSTANCE[ connected = "1"](IN_1_0_l_4.OUT1 -> IN1);
		IN_2_0_l_4[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_0_l_4 IC_INSTANCE[ connected = "1"](IN_2_0_l_4.OUT1 -> IN1);
		IN_4_0_l_4[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_4_0_l_4 IC_INSTANCE[ connected = "1"](IN_4_0_l_4.OUT1 -> IN1);
		G18_4_l_4[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_G18_4_l_4 IC_INSTANCE[ connected = "1"](G18_4_l_4.OUT1 -> IN1);
		G15_4_l_4[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_G15_4_l_4 IC_INSTANCE[ connected = "1"](G15_4_l_4.OUT1 -> IN1);
		IN_1_4_l_4[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_4_l_4 IC_INSTANCE[ connected = "1"](IN_1_4_l_4.OUT1 -> IN1);
		IN_4_4_l_4[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_4_4_l_4 IC_INSTANCE[ connected = "1"](IN_4_4_l_4.OUT1 -> IN1);
		IN_5_4_l_4[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_5_4_l_4 IC_INSTANCE[ connected = "1"](IN_5_4_l_4.OUT1 -> IN1);
		IN_7_4_l_4[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_7_4_l_4 IC_INSTANCE[ connected = "1"](IN_7_4_l_4.OUT1 -> IN1);
		IN_9_4_l_4[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_9_4_l_4 IC_INSTANCE[ connected = "1"](IN_9_4_l_4.OUT1 -> IN1);
		IN_10_4_l_4[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_10_4_l_4 IC_INSTANCE[ connected = "1"](IN_10_4_l_4.OUT1 -> IN1);
		add P_inst_4 PAT_4[ connected = "0"](IN_PORT_IN_1_0_l_4.OUT1 -> IN_1_0_l_4 , IN_PORT_IN_2_0_l_4.OUT1 -> IN_2_0_l_4 , IN_PORT_IN_4_0_l_4.OUT1 -> IN_4_0_l_4 , IN_PORT_G18_4_l_4.OUT1 -> G18_4_l_4 , IN_PORT_G15_4_l_4.OUT1 -> G15_4_l_4 , IN_PORT_IN_1_4_l_4.OUT1 -> IN_1_4_l_4 , IN_PORT_IN_4_4_l_4.OUT1 -> IN_4_4_l_4 , IN_PORT_IN_5_4_l_4.OUT1 -> IN_5_4_l_4 , IN_PORT_IN_7_4_l_4.OUT1 -> IN_7_4_l_4 , IN_PORT_IN_9_4_l_4.OUT1 -> IN_9_4_l_4 , IN_PORT_IN_10_4_l_4.OUT1 -> IN_10_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0.OUT1 -> IN1);
		add OUT_PORT_1 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1.OUT1 -> IN1);
		add OUT_PORT_2 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2.OUT1 -> IN1);
		add OUT_PORT_3 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3.OUT1 -> IN1);
		add OUT_PORT_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4.OUT1 -> IN1);
		add OUT_PORT_5 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5.OUT1 -> IN1);
		add OUT_PORT_6 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6.OUT1 -> IN1);
		add OUT_PORT_7 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7.OUT1 -> IN1);
		add OUT_PORT_8 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8.OUT1 -> IN1);
		add OUT_PORT_9 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9.OUT1 -> IN1);
		add OUT_PORT_10 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10.OUT1 -> IN1);
		}

	rule input_connect_5 {
		sub {
			IN_1_2_l_5 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_2_l_5 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G1_3_l_5 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G2_3_l_5 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_3_l_5 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_3_l_5 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_5_3_l_5 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_7_3_l_5 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_8_3_l_5 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_10_3_l_5 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_11_3_l_5 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		IN_1_2_l_5[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_2_l_5 IC_INSTANCE[ connected = "1"](IN_1_2_l_5.OUT1 -> IN1);
		IN_2_2_l_5[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_2_l_5 IC_INSTANCE[ connected = "1"](IN_2_2_l_5.OUT1 -> IN1);
		G1_3_l_5[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_G1_3_l_5 IC_INSTANCE[ connected = "1"](G1_3_l_5.OUT1 -> IN1);
		G2_3_l_5[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_G2_3_l_5 IC_INSTANCE[ connected = "1"](G2_3_l_5.OUT1 -> IN1);
		IN_2_3_l_5[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_3_l_5 IC_INSTANCE[ connected = "1"](IN_2_3_l_5.OUT1 -> IN1);
		IN_4_3_l_5[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_4_3_l_5 IC_INSTANCE[ connected = "1"](IN_4_3_l_5.OUT1 -> IN1);
		IN_5_3_l_5[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_5_3_l_5 IC_INSTANCE[ connected = "1"](IN_5_3_l_5.OUT1 -> IN1);
		IN_7_3_l_5[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_7_3_l_5 IC_INSTANCE[ connected = "1"](IN_7_3_l_5.OUT1 -> IN1);
		IN_8_3_l_5[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_8_3_l_5 IC_INSTANCE[ connected = "1"](IN_8_3_l_5.OUT1 -> IN1);
		IN_10_3_l_5[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_10_3_l_5 IC_INSTANCE[ connected = "1"](IN_10_3_l_5.OUT1 -> IN1);
		IN_11_3_l_5[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_11_3_l_5 IC_INSTANCE[ connected = "1"](IN_11_3_l_5.OUT1 -> IN1);
		add P_inst_5 PAT_5[ connected = "0"](IN_PORT_IN_1_2_l_5.OUT1 -> IN_1_2_l_5 , IN_PORT_IN_2_2_l_5.OUT1 -> IN_2_2_l_5 , IN_PORT_G1_3_l_5.OUT1 -> G1_3_l_5 , IN_PORT_G2_3_l_5.OUT1 -> G2_3_l_5 , IN_PORT_IN_2_3_l_5.OUT1 -> IN_2_3_l_5 , IN_PORT_IN_4_3_l_5.OUT1 -> IN_4_3_l_5 , IN_PORT_IN_5_3_l_5.OUT1 -> IN_5_3_l_5 , IN_PORT_IN_7_3_l_5.OUT1 -> IN_7_3_l_5 , IN_PORT_IN_8_3_l_5.OUT1 -> IN_8_3_l_5 , IN_PORT_IN_10_3_l_5.OUT1 -> IN_10_3_l_5 , IN_PORT_IN_11_3_l_5.OUT1 -> IN_11_3_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0.OUT1 -> IN1);
		add OUT_PORT_1 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1.OUT1 -> IN1);
		add OUT_PORT_2 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2.OUT1 -> IN1);
		add OUT_PORT_3 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3.OUT1 -> IN1);
		add OUT_PORT_4 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4.OUT1 -> IN1);
		add OUT_PORT_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5.OUT1 -> IN1);
		add OUT_PORT_6 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6.OUT1 -> IN1);
		add OUT_PORT_7 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7.OUT1 -> IN1);
		add OUT_PORT_8 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8.OUT1 -> IN1);
		add OUT_PORT_9 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9.OUT1 -> IN1);
		add OUT_PORT_10 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10.OUT1 -> IN1);
		}

	rule input_connect_6 {
		sub {
			IN_1_2_l_6 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_2_l_6 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G1_3_l_6 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G2_3_l_6 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_3_l_6 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_3_l_6 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_5_3_l_6 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_7_3_l_6 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_8_3_l_6 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_10_3_l_6 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_11_3_l_6 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		IN_1_2_l_6[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_2_l_6 IC_INSTANCE[ connected = "1"](IN_1_2_l_6.OUT1 -> IN1);
		IN_2_2_l_6[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_2_l_6 IC_INSTANCE[ connected = "1"](IN_2_2_l_6.OUT1 -> IN1);
		G1_3_l_6[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_G1_3_l_6 IC_INSTANCE[ connected = "1"](G1_3_l_6.OUT1 -> IN1);
		G2_3_l_6[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_G2_3_l_6 IC_INSTANCE[ connected = "1"](G2_3_l_6.OUT1 -> IN1);
		IN_2_3_l_6[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_3_l_6 IC_INSTANCE[ connected = "1"](IN_2_3_l_6.OUT1 -> IN1);
		IN_4_3_l_6[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_4_3_l_6 IC_INSTANCE[ connected = "1"](IN_4_3_l_6.OUT1 -> IN1);
		IN_5_3_l_6[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_5_3_l_6 IC_INSTANCE[ connected = "1"](IN_5_3_l_6.OUT1 -> IN1);
		IN_7_3_l_6[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_7_3_l_6 IC_INSTANCE[ connected = "1"](IN_7_3_l_6.OUT1 -> IN1);
		IN_8_3_l_6[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_8_3_l_6 IC_INSTANCE[ connected = "1"](IN_8_3_l_6.OUT1 -> IN1);
		IN_10_3_l_6[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_10_3_l_6 IC_INSTANCE[ connected = "1"](IN_10_3_l_6.OUT1 -> IN1);
		IN_11_3_l_6[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_11_3_l_6 IC_INSTANCE[ connected = "1"](IN_11_3_l_6.OUT1 -> IN1);
		add P_inst_6 PAT_6[ connected = "0"](IN_PORT_IN_1_2_l_6.OUT1 -> IN_1_2_l_6 , IN_PORT_IN_2_2_l_6.OUT1 -> IN_2_2_l_6 , IN_PORT_G1_3_l_6.OUT1 -> G1_3_l_6 , IN_PORT_G2_3_l_6.OUT1 -> G2_3_l_6 , IN_PORT_IN_2_3_l_6.OUT1 -> IN_2_3_l_6 , IN_PORT_IN_4_3_l_6.OUT1 -> IN_4_3_l_6 , IN_PORT_IN_5_3_l_6.OUT1 -> IN_5_3_l_6 , IN_PORT_IN_7_3_l_6.OUT1 -> IN_7_3_l_6 , IN_PORT_IN_8_3_l_6.OUT1 -> IN_8_3_l_6 , IN_PORT_IN_10_3_l_6.OUT1 -> IN_10_3_l_6 , IN_PORT_IN_11_3_l_6.OUT1 -> IN_11_3_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0.OUT1 -> IN1);
		add OUT_PORT_1 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1.OUT1 -> IN1);
		add OUT_PORT_2 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2.OUT1 -> IN1);
		add OUT_PORT_3 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3.OUT1 -> IN1);
		add OUT_PORT_4 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4.OUT1 -> IN1);
		add OUT_PORT_5 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5.OUT1 -> IN1);
		add OUT_PORT_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6.OUT1 -> IN1);
		add OUT_PORT_7 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7.OUT1 -> IN1);
		add OUT_PORT_8 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8.OUT1 -> IN1);
		add OUT_PORT_9 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9.OUT1 -> IN1);
		add OUT_PORT_10 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10.OUT1 -> IN1);
		}

	rule input_connect_7 {
		sub {
			IN_1_0_l_7 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_0_l_7 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_0_l_7 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G18_4_l_7 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G15_4_l_7 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_4_l_7 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_4_l_7 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_5_4_l_7 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_7_4_l_7 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_9_4_l_7 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_10_4_l_7 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		IN_1_0_l_7[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_0_l_7 IC_INSTANCE[ connected = "1"](IN_1_0_l_7.OUT1 -> IN1);
		IN_2_0_l_7[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_0_l_7 IC_INSTANCE[ connected = "1"](IN_2_0_l_7.OUT1 -> IN1);
		IN_4_0_l_7[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_4_0_l_7 IC_INSTANCE[ connected = "1"](IN_4_0_l_7.OUT1 -> IN1);
		G18_4_l_7[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_G18_4_l_7 IC_INSTANCE[ connected = "1"](G18_4_l_7.OUT1 -> IN1);
		G15_4_l_7[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_G15_4_l_7 IC_INSTANCE[ connected = "1"](G15_4_l_7.OUT1 -> IN1);
		IN_1_4_l_7[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_4_l_7 IC_INSTANCE[ connected = "1"](IN_1_4_l_7.OUT1 -> IN1);
		IN_4_4_l_7[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_4_4_l_7 IC_INSTANCE[ connected = "1"](IN_4_4_l_7.OUT1 -> IN1);
		IN_5_4_l_7[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_5_4_l_7 IC_INSTANCE[ connected = "1"](IN_5_4_l_7.OUT1 -> IN1);
		IN_7_4_l_7[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_7_4_l_7 IC_INSTANCE[ connected = "1"](IN_7_4_l_7.OUT1 -> IN1);
		IN_9_4_l_7[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_9_4_l_7 IC_INSTANCE[ connected = "1"](IN_9_4_l_7.OUT1 -> IN1);
		IN_10_4_l_7[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_10_4_l_7 IC_INSTANCE[ connected = "1"](IN_10_4_l_7.OUT1 -> IN1);
		add P_inst_7 PAT_7[ connected = "0"](IN_PORT_IN_1_0_l_7.OUT1 -> IN_1_0_l_7 , IN_PORT_IN_2_0_l_7.OUT1 -> IN_2_0_l_7 , IN_PORT_IN_4_0_l_7.OUT1 -> IN_4_0_l_7 , IN_PORT_G18_4_l_7.OUT1 -> G18_4_l_7 , IN_PORT_G15_4_l_7.OUT1 -> G15_4_l_7 , IN_PORT_IN_1_4_l_7.OUT1 -> IN_1_4_l_7 , IN_PORT_IN_4_4_l_7.OUT1 -> IN_4_4_l_7 , IN_PORT_IN_5_4_l_7.OUT1 -> IN_5_4_l_7 , IN_PORT_IN_7_4_l_7.OUT1 -> IN_7_4_l_7 , IN_PORT_IN_9_4_l_7.OUT1 -> IN_9_4_l_7 , IN_PORT_IN_10_4_l_7.OUT1 -> IN_10_4_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0.OUT1 -> IN1);
		add OUT_PORT_1 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1.OUT1 -> IN1);
		add OUT_PORT_2 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2.OUT1 -> IN1);
		add OUT_PORT_3 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3.OUT1 -> IN1);
		add OUT_PORT_4 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4.OUT1 -> IN1);
		add OUT_PORT_5 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5.OUT1 -> IN1);
		add OUT_PORT_6 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6.OUT1 -> IN1);
		add OUT_PORT_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7.OUT1 -> IN1);
		add OUT_PORT_8 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8.OUT1 -> IN1);
		add OUT_PORT_9 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9.OUT1 -> IN1);
		add OUT_PORT_10 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10.OUT1 -> IN1);
		}

	rule input_connect_8 {
		sub {
			IN_1_0_l_8 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_0_l_8 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_0_l_8 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_1_l_8 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_1_l_8 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_3_1_l_8 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_6_1_l_8 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_5_l_8 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_5_l_8 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_3_5_l_8 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_6_5_l_8 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		IN_1_0_l_8[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_0_l_8 IC_INSTANCE[ connected = "1"](IN_1_0_l_8.OUT1 -> IN1);
		IN_2_0_l_8[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_0_l_8 IC_INSTANCE[ connected = "1"](IN_2_0_l_8.OUT1 -> IN1);
		IN_4_0_l_8[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_4_0_l_8 IC_INSTANCE[ connected = "1"](IN_4_0_l_8.OUT1 -> IN1);
		IN_1_1_l_8[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_1_l_8 IC_INSTANCE[ connected = "1"](IN_1_1_l_8.OUT1 -> IN1);
		IN_2_1_l_8[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_1_l_8 IC_INSTANCE[ connected = "1"](IN_2_1_l_8.OUT1 -> IN1);
		IN_3_1_l_8[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_3_1_l_8 IC_INSTANCE[ connected = "1"](IN_3_1_l_8.OUT1 -> IN1);
		IN_6_1_l_8[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_6_1_l_8 IC_INSTANCE[ connected = "1"](IN_6_1_l_8.OUT1 -> IN1);
		IN_1_5_l_8[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_5_l_8 IC_INSTANCE[ connected = "1"](IN_1_5_l_8.OUT1 -> IN1);
		IN_2_5_l_8[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_5_l_8 IC_INSTANCE[ connected = "1"](IN_2_5_l_8.OUT1 -> IN1);
		IN_3_5_l_8[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_3_5_l_8 IC_INSTANCE[ connected = "1"](IN_3_5_l_8.OUT1 -> IN1);
		IN_6_5_l_8[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_6_5_l_8 IC_INSTANCE[ connected = "1"](IN_6_5_l_8.OUT1 -> IN1);
		add P_inst_8 PAT_8[ connected = "0"](IN_PORT_IN_1_0_l_8.OUT1 -> IN_1_0_l_8 , IN_PORT_IN_2_0_l_8.OUT1 -> IN_2_0_l_8 , IN_PORT_IN_4_0_l_8.OUT1 -> IN_4_0_l_8 , IN_PORT_IN_1_1_l_8.OUT1 -> IN_1_1_l_8 , IN_PORT_IN_2_1_l_8.OUT1 -> IN_2_1_l_8 , IN_PORT_IN_3_1_l_8.OUT1 -> IN_3_1_l_8 , IN_PORT_IN_6_1_l_8.OUT1 -> IN_6_1_l_8 , IN_PORT_IN_1_5_l_8.OUT1 -> IN_1_5_l_8 , IN_PORT_IN_2_5_l_8.OUT1 -> IN_2_5_l_8 , IN_PORT_IN_3_5_l_8.OUT1 -> IN_3_5_l_8 , IN_PORT_IN_6_5_l_8.OUT1 -> IN_6_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0.OUT1 -> IN1);
		add OUT_PORT_1 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1.OUT1 -> IN1);
		add OUT_PORT_2 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2.OUT1 -> IN1);
		add OUT_PORT_3 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3.OUT1 -> IN1);
		add OUT_PORT_4 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4.OUT1 -> IN1);
		add OUT_PORT_5 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5.OUT1 -> IN1);
		add OUT_PORT_6 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6.OUT1 -> IN1);
		add OUT_PORT_7 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7.OUT1 -> IN1);
		add OUT_PORT_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8.OUT1 -> IN1);
		add OUT_PORT_9 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9.OUT1 -> IN1);
		add OUT_PORT_10 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10.OUT1 -> IN1);
		}

	rule input_connect_9 {
		sub {
			IN_1_0_l_9 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_0_l_9 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_0_l_9 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G18_4_l_9 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G15_4_l_9 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_4_l_9 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_4_l_9 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_5_4_l_9 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_7_4_l_9 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_9_4_l_9 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_10_4_l_9 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		IN_1_0_l_9[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_0_l_9 IC_INSTANCE[ connected = "1"](IN_1_0_l_9.OUT1 -> IN1);
		IN_2_0_l_9[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_0_l_9 IC_INSTANCE[ connected = "1"](IN_2_0_l_9.OUT1 -> IN1);
		IN_4_0_l_9[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_4_0_l_9 IC_INSTANCE[ connected = "1"](IN_4_0_l_9.OUT1 -> IN1);
		G18_4_l_9[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_G18_4_l_9 IC_INSTANCE[ connected = "1"](G18_4_l_9.OUT1 -> IN1);
		G15_4_l_9[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_G15_4_l_9 IC_INSTANCE[ connected = "1"](G15_4_l_9.OUT1 -> IN1);
		IN_1_4_l_9[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_4_l_9 IC_INSTANCE[ connected = "1"](IN_1_4_l_9.OUT1 -> IN1);
		IN_4_4_l_9[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_4_4_l_9 IC_INSTANCE[ connected = "1"](IN_4_4_l_9.OUT1 -> IN1);
		IN_5_4_l_9[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_5_4_l_9 IC_INSTANCE[ connected = "1"](IN_5_4_l_9.OUT1 -> IN1);
		IN_7_4_l_9[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_7_4_l_9 IC_INSTANCE[ connected = "1"](IN_7_4_l_9.OUT1 -> IN1);
		IN_9_4_l_9[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_9_4_l_9 IC_INSTANCE[ connected = "1"](IN_9_4_l_9.OUT1 -> IN1);
		IN_10_4_l_9[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_10_4_l_9 IC_INSTANCE[ connected = "1"](IN_10_4_l_9.OUT1 -> IN1);
		add P_inst_9 PAT_9[ connected = "0"](IN_PORT_IN_1_0_l_9.OUT1 -> IN_1_0_l_9 , IN_PORT_IN_2_0_l_9.OUT1 -> IN_2_0_l_9 , IN_PORT_IN_4_0_l_9.OUT1 -> IN_4_0_l_9 , IN_PORT_G18_4_l_9.OUT1 -> G18_4_l_9 , IN_PORT_G15_4_l_9.OUT1 -> G15_4_l_9 , IN_PORT_IN_1_4_l_9.OUT1 -> IN_1_4_l_9 , IN_PORT_IN_4_4_l_9.OUT1 -> IN_4_4_l_9 , IN_PORT_IN_5_4_l_9.OUT1 -> IN_5_4_l_9 , IN_PORT_IN_7_4_l_9.OUT1 -> IN_7_4_l_9 , IN_PORT_IN_9_4_l_9.OUT1 -> IN_9_4_l_9 , IN_PORT_IN_10_4_l_9.OUT1 -> IN_10_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0.OUT1 -> IN1);
		add OUT_PORT_1 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1.OUT1 -> IN1);
		add OUT_PORT_2 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2.OUT1 -> IN1);
		add OUT_PORT_3 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3.OUT1 -> IN1);
		add OUT_PORT_4 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4.OUT1 -> IN1);
		add OUT_PORT_5 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5.OUT1 -> IN1);
		add OUT_PORT_6 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6.OUT1 -> IN1);
		add OUT_PORT_7 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7.OUT1 -> IN1);
		add OUT_PORT_8 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8.OUT1 -> IN1);
		add OUT_PORT_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9.OUT1 -> IN1);
		add OUT_PORT_10 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10.OUT1 -> IN1);
		}

	rule input_connect_10 {
		sub {
			IN_1_0_l_10 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_0_l_10 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_0_l_10 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G18_4_l_10 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G15_4_l_10 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_4_l_10 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_4_l_10 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_5_4_l_10 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_7_4_l_10 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_9_4_l_10 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_10_4_l_10 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		IN_1_0_l_10[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_0_l_10 IC_INSTANCE[ connected = "1"](IN_1_0_l_10.OUT1 -> IN1);
		IN_2_0_l_10[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_0_l_10 IC_INSTANCE[ connected = "1"](IN_2_0_l_10.OUT1 -> IN1);
		IN_4_0_l_10[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_4_0_l_10 IC_INSTANCE[ connected = "1"](IN_4_0_l_10.OUT1 -> IN1);
		G18_4_l_10[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_G18_4_l_10 IC_INSTANCE[ connected = "1"](G18_4_l_10.OUT1 -> IN1);
		G15_4_l_10[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_G15_4_l_10 IC_INSTANCE[ connected = "1"](G15_4_l_10.OUT1 -> IN1);
		IN_1_4_l_10[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_4_l_10 IC_INSTANCE[ connected = "1"](IN_1_4_l_10.OUT1 -> IN1);
		IN_4_4_l_10[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_4_4_l_10 IC_INSTANCE[ connected = "1"](IN_4_4_l_10.OUT1 -> IN1);
		IN_5_4_l_10[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_5_4_l_10 IC_INSTANCE[ connected = "1"](IN_5_4_l_10.OUT1 -> IN1);
		IN_7_4_l_10[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_7_4_l_10 IC_INSTANCE[ connected = "1"](IN_7_4_l_10.OUT1 -> IN1);
		IN_9_4_l_10[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_9_4_l_10 IC_INSTANCE[ connected = "1"](IN_9_4_l_10.OUT1 -> IN1);
		IN_10_4_l_10[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_10_4_l_10 IC_INSTANCE[ connected = "1"](IN_10_4_l_10.OUT1 -> IN1);
		add P_inst_10 PAT_10[ connected = "0"](IN_PORT_IN_1_0_l_10.OUT1 -> IN_1_0_l_10 , IN_PORT_IN_2_0_l_10.OUT1 -> IN_2_0_l_10 , IN_PORT_IN_4_0_l_10.OUT1 -> IN_4_0_l_10 , IN_PORT_G18_4_l_10.OUT1 -> G18_4_l_10 , IN_PORT_G15_4_l_10.OUT1 -> G15_4_l_10 , IN_PORT_IN_1_4_l_10.OUT1 -> IN_1_4_l_10 , IN_PORT_IN_4_4_l_10.OUT1 -> IN_4_4_l_10 , IN_PORT_IN_5_4_l_10.OUT1 -> IN_5_4_l_10 , IN_PORT_IN_7_4_l_10.OUT1 -> IN_7_4_l_10 , IN_PORT_IN_9_4_l_10.OUT1 -> IN_9_4_l_10 , IN_PORT_IN_10_4_l_10.OUT1 -> IN_10_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0.OUT1 -> IN1);
		add OUT_PORT_1 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1.OUT1 -> IN1);
		add OUT_PORT_2 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2.OUT1 -> IN1);
		add OUT_PORT_3 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3.OUT1 -> IN1);
		add OUT_PORT_4 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4.OUT1 -> IN1);
		add OUT_PORT_5 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5.OUT1 -> IN1);
		add OUT_PORT_6 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6.OUT1 -> IN1);
		add OUT_PORT_7 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7.OUT1 -> IN1);
		add OUT_PORT_8 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8.OUT1 -> IN1);
		add OUT_PORT_9 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9.OUT1 -> IN1);
		add OUT_PORT_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10.OUT1 -> IN1);
		}

	rule input_connect_11 {
		sub {
			IN_1_0_l_11 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_0_l_11 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_0_l_11 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_1_l_11 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_1_l_11 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_3_1_l_11 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_6_1_l_11 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_5_l_11 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_5_l_11 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_3_5_l_11 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_6_5_l_11 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		IN_1_0_l_11[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_0_l_11 IC_INSTANCE[ connected = "1"](IN_1_0_l_11.OUT1 -> IN1);
		IN_2_0_l_11[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_0_l_11 IC_INSTANCE[ connected = "1"](IN_2_0_l_11.OUT1 -> IN1);
		IN_4_0_l_11[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_4_0_l_11 IC_INSTANCE[ connected = "1"](IN_4_0_l_11.OUT1 -> IN1);
		IN_1_1_l_11[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_1_l_11 IC_INSTANCE[ connected = "1"](IN_1_1_l_11.OUT1 -> IN1);
		IN_2_1_l_11[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_1_l_11 IC_INSTANCE[ connected = "1"](IN_2_1_l_11.OUT1 -> IN1);
		IN_3_1_l_11[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_3_1_l_11 IC_INSTANCE[ connected = "1"](IN_3_1_l_11.OUT1 -> IN1);
		IN_6_1_l_11[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_6_1_l_11 IC_INSTANCE[ connected = "1"](IN_6_1_l_11.OUT1 -> IN1);
		IN_1_5_l_11[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_5_l_11 IC_INSTANCE[ connected = "1"](IN_1_5_l_11.OUT1 -> IN1);
		IN_2_5_l_11[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_5_l_11 IC_INSTANCE[ connected = "1"](IN_2_5_l_11.OUT1 -> IN1);
		IN_3_5_l_11[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_3_5_l_11 IC_INSTANCE[ connected = "1"](IN_3_5_l_11.OUT1 -> IN1);
		IN_6_5_l_11[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_6_5_l_11 IC_INSTANCE[ connected = "1"](IN_6_5_l_11.OUT1 -> IN1);
		add P_inst_11 PAT_11[ connected = "0"](IN_PORT_IN_1_0_l_11.OUT1 -> IN_1_0_l_11 , IN_PORT_IN_2_0_l_11.OUT1 -> IN_2_0_l_11 , IN_PORT_IN_4_0_l_11.OUT1 -> IN_4_0_l_11 , IN_PORT_IN_1_1_l_11.OUT1 -> IN_1_1_l_11 , IN_PORT_IN_2_1_l_11.OUT1 -> IN_2_1_l_11 , IN_PORT_IN_3_1_l_11.OUT1 -> IN_3_1_l_11 , IN_PORT_IN_6_1_l_11.OUT1 -> IN_6_1_l_11 , IN_PORT_IN_1_5_l_11.OUT1 -> IN_1_5_l_11 , IN_PORT_IN_2_5_l_11.OUT1 -> IN_2_5_l_11 , IN_PORT_IN_3_5_l_11.OUT1 -> IN_3_5_l_11 , IN_PORT_IN_6_5_l_11.OUT1 -> IN_6_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0.OUT1 -> IN1);
		add OUT_PORT_1 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1.OUT1 -> IN1);
		add OUT_PORT_2 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2.OUT1 -> IN1);
		add OUT_PORT_3 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3.OUT1 -> IN1);
		add OUT_PORT_4 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4.OUT1 -> IN1);
		add OUT_PORT_5 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5.OUT1 -> IN1);
		add OUT_PORT_6 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6.OUT1 -> IN1);
		add OUT_PORT_7 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7.OUT1 -> IN1);
		add OUT_PORT_8 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8.OUT1 -> IN1);
		add OUT_PORT_9 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9.OUT1 -> IN1);
		add OUT_PORT_10 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10.OUT1 -> IN1);
		}

	rule input_connect_12 {
		sub {
			IN_1_0_l_12 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_0_l_12 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_0_l_12 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_1_l_12 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_1_l_12 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_3_1_l_12 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_6_1_l_12 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_5_l_12 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_5_l_12 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_3_5_l_12 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_6_5_l_12 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		IN_1_0_l_12[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_0_l_12 IC_INSTANCE[ connected = "1"](IN_1_0_l_12.OUT1 -> IN1);
		IN_2_0_l_12[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_0_l_12 IC_INSTANCE[ connected = "1"](IN_2_0_l_12.OUT1 -> IN1);
		IN_4_0_l_12[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_4_0_l_12 IC_INSTANCE[ connected = "1"](IN_4_0_l_12.OUT1 -> IN1);
		IN_1_1_l_12[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_1_l_12 IC_INSTANCE[ connected = "1"](IN_1_1_l_12.OUT1 -> IN1);
		IN_2_1_l_12[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_1_l_12 IC_INSTANCE[ connected = "1"](IN_2_1_l_12.OUT1 -> IN1);
		IN_3_1_l_12[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_3_1_l_12 IC_INSTANCE[ connected = "1"](IN_3_1_l_12.OUT1 -> IN1);
		IN_6_1_l_12[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_6_1_l_12 IC_INSTANCE[ connected = "1"](IN_6_1_l_12.OUT1 -> IN1);
		IN_1_5_l_12[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_5_l_12 IC_INSTANCE[ connected = "1"](IN_1_5_l_12.OUT1 -> IN1);
		IN_2_5_l_12[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_5_l_12 IC_INSTANCE[ connected = "1"](IN_2_5_l_12.OUT1 -> IN1);
		IN_3_5_l_12[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_3_5_l_12 IC_INSTANCE[ connected = "1"](IN_3_5_l_12.OUT1 -> IN1);
		IN_6_5_l_12[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_6_5_l_12 IC_INSTANCE[ connected = "1"](IN_6_5_l_12.OUT1 -> IN1);
		add P_inst_12 PAT_12[ connected = "0"](IN_PORT_IN_1_0_l_12.OUT1 -> IN_1_0_l_12 , IN_PORT_IN_2_0_l_12.OUT1 -> IN_2_0_l_12 , IN_PORT_IN_4_0_l_12.OUT1 -> IN_4_0_l_12 , IN_PORT_IN_1_1_l_12.OUT1 -> IN_1_1_l_12 , IN_PORT_IN_2_1_l_12.OUT1 -> IN_2_1_l_12 , IN_PORT_IN_3_1_l_12.OUT1 -> IN_3_1_l_12 , IN_PORT_IN_6_1_l_12.OUT1 -> IN_6_1_l_12 , IN_PORT_IN_1_5_l_12.OUT1 -> IN_1_5_l_12 , IN_PORT_IN_2_5_l_12.OUT1 -> IN_2_5_l_12 , IN_PORT_IN_3_5_l_12.OUT1 -> IN_3_5_l_12 , IN_PORT_IN_6_5_l_12.OUT1 -> IN_6_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0.OUT1 -> IN1);
		add OUT_PORT_1 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1.OUT1 -> IN1);
		add OUT_PORT_2 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2.OUT1 -> IN1);
		add OUT_PORT_3 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3.OUT1 -> IN1);
		add OUT_PORT_4 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4.OUT1 -> IN1);
		add OUT_PORT_5 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5.OUT1 -> IN1);
		add OUT_PORT_6 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6.OUT1 -> IN1);
		add OUT_PORT_7 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7.OUT1 -> IN1);
		add OUT_PORT_8 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8.OUT1 -> IN1);
		add OUT_PORT_9 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9.OUT1 -> IN1);
		add OUT_PORT_10 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10.OUT1 -> IN1);
		}

	rule input_connect_13 {
		sub {
			IN_1_2_l_13 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_2_l_13 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G1_3_l_13 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G2_3_l_13 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_3_l_13 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_3_l_13 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_5_3_l_13 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_7_3_l_13 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_8_3_l_13 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_10_3_l_13 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_11_3_l_13 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		IN_1_2_l_13[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_2_l_13 IC_INSTANCE[ connected = "1"](IN_1_2_l_13.OUT1 -> IN1);
		IN_2_2_l_13[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_2_l_13 IC_INSTANCE[ connected = "1"](IN_2_2_l_13.OUT1 -> IN1);
		G1_3_l_13[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_G1_3_l_13 IC_INSTANCE[ connected = "1"](G1_3_l_13.OUT1 -> IN1);
		G2_3_l_13[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_G2_3_l_13 IC_INSTANCE[ connected = "1"](G2_3_l_13.OUT1 -> IN1);
		IN_2_3_l_13[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_3_l_13 IC_INSTANCE[ connected = "1"](IN_2_3_l_13.OUT1 -> IN1);
		IN_4_3_l_13[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_4_3_l_13 IC_INSTANCE[ connected = "1"](IN_4_3_l_13.OUT1 -> IN1);
		IN_5_3_l_13[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_5_3_l_13 IC_INSTANCE[ connected = "1"](IN_5_3_l_13.OUT1 -> IN1);
		IN_7_3_l_13[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_7_3_l_13 IC_INSTANCE[ connected = "1"](IN_7_3_l_13.OUT1 -> IN1);
		IN_8_3_l_13[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_8_3_l_13 IC_INSTANCE[ connected = "1"](IN_8_3_l_13.OUT1 -> IN1);
		IN_10_3_l_13[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_10_3_l_13 IC_INSTANCE[ connected = "1"](IN_10_3_l_13.OUT1 -> IN1);
		IN_11_3_l_13[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_11_3_l_13 IC_INSTANCE[ connected = "1"](IN_11_3_l_13.OUT1 -> IN1);
		add P_inst_13 PAT_13[ connected = "0"](IN_PORT_IN_1_2_l_13.OUT1 -> IN_1_2_l_13 , IN_PORT_IN_2_2_l_13.OUT1 -> IN_2_2_l_13 , IN_PORT_G1_3_l_13.OUT1 -> G1_3_l_13 , IN_PORT_G2_3_l_13.OUT1 -> G2_3_l_13 , IN_PORT_IN_2_3_l_13.OUT1 -> IN_2_3_l_13 , IN_PORT_IN_4_3_l_13.OUT1 -> IN_4_3_l_13 , IN_PORT_IN_5_3_l_13.OUT1 -> IN_5_3_l_13 , IN_PORT_IN_7_3_l_13.OUT1 -> IN_7_3_l_13 , IN_PORT_IN_8_3_l_13.OUT1 -> IN_8_3_l_13 , IN_PORT_IN_10_3_l_13.OUT1 -> IN_10_3_l_13 , IN_PORT_IN_11_3_l_13.OUT1 -> IN_11_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0.OUT1 -> IN1);
		add OUT_PORT_1 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1.OUT1 -> IN1);
		add OUT_PORT_2 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2.OUT1 -> IN1);
		add OUT_PORT_3 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3.OUT1 -> IN1);
		add OUT_PORT_4 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4.OUT1 -> IN1);
		add OUT_PORT_5 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5.OUT1 -> IN1);
		add OUT_PORT_6 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6.OUT1 -> IN1);
		add OUT_PORT_7 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7.OUT1 -> IN1);
		add OUT_PORT_8 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8.OUT1 -> IN1);
		add OUT_PORT_9 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9.OUT1 -> IN1);
		add OUT_PORT_10 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10.OUT1 -> IN1);
		}

	rule input_connect_14 {
		sub {
			IN_1_0_l_14 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_0_l_14 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_0_l_14 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_1_l_14 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_1_l_14 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_3_1_l_14 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_6_1_l_14 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_5_l_14 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_5_l_14 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_3_5_l_14 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_6_5_l_14 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		IN_1_0_l_14[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_0_l_14 IC_INSTANCE[ connected = "1"](IN_1_0_l_14.OUT1 -> IN1);
		IN_2_0_l_14[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_0_l_14 IC_INSTANCE[ connected = "1"](IN_2_0_l_14.OUT1 -> IN1);
		IN_4_0_l_14[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_4_0_l_14 IC_INSTANCE[ connected = "1"](IN_4_0_l_14.OUT1 -> IN1);
		IN_1_1_l_14[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_1_l_14 IC_INSTANCE[ connected = "1"](IN_1_1_l_14.OUT1 -> IN1);
		IN_2_1_l_14[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_1_l_14 IC_INSTANCE[ connected = "1"](IN_2_1_l_14.OUT1 -> IN1);
		IN_3_1_l_14[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_3_1_l_14 IC_INSTANCE[ connected = "1"](IN_3_1_l_14.OUT1 -> IN1);
		IN_6_1_l_14[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_6_1_l_14 IC_INSTANCE[ connected = "1"](IN_6_1_l_14.OUT1 -> IN1);
		IN_1_5_l_14[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_1_5_l_14 IC_INSTANCE[ connected = "1"](IN_1_5_l_14.OUT1 -> IN1);
		IN_2_5_l_14[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_2_5_l_14 IC_INSTANCE[ connected = "1"](IN_2_5_l_14.OUT1 -> IN1);
		IN_3_5_l_14[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_3_5_l_14 IC_INSTANCE[ connected = "1"](IN_3_5_l_14.OUT1 -> IN1);
		IN_6_5_l_14[ gateType = "INPUT" , connected = "1"];
		add IN_PORT_IN_6_5_l_14 IC_INSTANCE[ connected = "1"](IN_6_5_l_14.OUT1 -> IN1);
		add P_inst_14 PAT_14[ connected = "0"](IN_PORT_IN_1_0_l_14.OUT1 -> IN_1_0_l_14 , IN_PORT_IN_2_0_l_14.OUT1 -> IN_2_0_l_14 , IN_PORT_IN_4_0_l_14.OUT1 -> IN_4_0_l_14 , IN_PORT_IN_1_1_l_14.OUT1 -> IN_1_1_l_14 , IN_PORT_IN_2_1_l_14.OUT1 -> IN_2_1_l_14 , IN_PORT_IN_3_1_l_14.OUT1 -> IN_3_1_l_14 , IN_PORT_IN_6_1_l_14.OUT1 -> IN_6_1_l_14 , IN_PORT_IN_1_5_l_14.OUT1 -> IN_1_5_l_14 , IN_PORT_IN_2_5_l_14.OUT1 -> IN_2_5_l_14 , IN_PORT_IN_3_5_l_14.OUT1 -> IN_3_5_l_14 , IN_PORT_IN_6_5_l_14.OUT1 -> IN_6_5_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0.OUT1 -> IN1);
		add OUT_PORT_1 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1.OUT1 -> IN1);
		add OUT_PORT_2 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2.OUT1 -> IN1);
		add OUT_PORT_3 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3.OUT1 -> IN1);
		add OUT_PORT_4 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4.OUT1 -> IN1);
		add OUT_PORT_5 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5.OUT1 -> IN1);
		add OUT_PORT_6 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6.OUT1 -> IN1);
		add OUT_PORT_7 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7.OUT1 -> IN1);
		add OUT_PORT_8 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8.OUT1 -> IN1);
		add OUT_PORT_9 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9.OUT1 -> IN1);
		add OUT_PORT_10 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10.OUT1 -> IN1);
		}

	rule pattern_connect_0_1 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_0.OUT1 -> IN1);
			OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_0.OUT1 -> IN1);
			OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_0.OUT1 -> IN1);
			OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_0.OUT1 -> IN1);
			OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_0.OUT1 -> IN1);
			OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_0.OUT1 -> IN1);
			OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_0.OUT1 -> IN1);
			OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_0.OUT1 -> IN1);
			OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_0.OUT1 -> IN1);
			OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_0.OUT1 -> IN1);
			OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_0.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		OUT_PORT_0_0[ connected = "1"];
		OUT_PORT_1_0[ connected = "1"];
		OUT_PORT_2_0[ connected = "1"];
		OUT_PORT_3_0[ connected = "1"];
		OUT_PORT_4_0[ connected = "1"];
		OUT_PORT_5_0[ connected = "1"];
		OUT_PORT_6_0[ connected = "1"];
		OUT_PORT_7_0[ connected = "1"];
		OUT_PORT_8_0[ connected = "1"];
		OUT_PORT_9_0[ connected = "1"];
		OUT_PORT_10_0[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](OUT_PORT_7_0.OUT1 -> IN_1_2_l_1 , OUT_PORT_9_0.OUT1 -> IN_2_2_l_1 , OUT_PORT_2_0.OUT1 -> G1_3_l_1 , OUT_PORT_5_0.OUT1 -> G2_3_l_1 , OUT_PORT_3_0.OUT1 -> IN_2_3_l_1 , OUT_PORT_6_0.OUT1 -> IN_4_3_l_1 , OUT_PORT_1_0.OUT1 -> IN_5_3_l_1 , OUT_PORT_10_0.OUT1 -> IN_7_3_l_1 , OUT_PORT_8_0.OUT1 -> IN_8_3_l_1 , OUT_PORT_0_0.OUT1 -> IN_10_3_l_1 , OUT_PORT_4_0.OUT1 -> IN_11_3_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_1.OUT1 -> IN1);
		add OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_1.OUT1 -> IN1);
		add OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_1.OUT1 -> IN1);
		add OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_1.OUT1 -> IN1);
		add OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_1.OUT1 -> IN1);
		add OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_1.OUT1 -> IN1);
		add OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_1.OUT1 -> IN1);
		add OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_1.OUT1 -> IN1);
		add OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_1.OUT1 -> IN1);
		add OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_1.OUT1 -> IN1);
		add OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_1.OUT1 -> IN1);
		}

	rule pattern_connect_0_2 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_0.OUT1 -> IN1);
			OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_0.OUT1 -> IN1);
			OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_0.OUT1 -> IN1);
			OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_0.OUT1 -> IN1);
			OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_0.OUT1 -> IN1);
			OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_0.OUT1 -> IN1);
			OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_0.OUT1 -> IN1);
			OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_0.OUT1 -> IN1);
			OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_0.OUT1 -> IN1);
			OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_0.OUT1 -> IN1);
			OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_0.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		OUT_PORT_0_0[ connected = "1"];
		OUT_PORT_1_0[ connected = "1"];
		OUT_PORT_2_0[ connected = "1"];
		OUT_PORT_3_0[ connected = "1"];
		OUT_PORT_4_0[ connected = "1"];
		OUT_PORT_5_0[ connected = "1"];
		OUT_PORT_6_0[ connected = "1"];
		OUT_PORT_7_0[ connected = "1"];
		OUT_PORT_8_0[ connected = "1"];
		OUT_PORT_9_0[ connected = "1"];
		OUT_PORT_10_0[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](OUT_PORT_9_0.OUT1 -> IN_1_2_l_2 , OUT_PORT_10_0.OUT1 -> IN_2_2_l_2 , OUT_PORT_8_0.OUT1 -> G1_3_l_2 , OUT_PORT_1_0.OUT1 -> G2_3_l_2 , OUT_PORT_3_0.OUT1 -> IN_2_3_l_2 , OUT_PORT_0_0.OUT1 -> IN_4_3_l_2 , OUT_PORT_5_0.OUT1 -> IN_5_3_l_2 , OUT_PORT_4_0.OUT1 -> IN_7_3_l_2 , OUT_PORT_6_0.OUT1 -> IN_8_3_l_2 , OUT_PORT_2_0.OUT1 -> IN_10_3_l_2 , OUT_PORT_7_0.OUT1 -> IN_11_3_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_2.OUT1 -> IN1);
		add OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_2.OUT1 -> IN1);
		add OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_2.OUT1 -> IN1);
		add OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_2.OUT1 -> IN1);
		add OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_2.OUT1 -> IN1);
		add OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_2.OUT1 -> IN1);
		add OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_2.OUT1 -> IN1);
		add OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_2.OUT1 -> IN1);
		add OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_2.OUT1 -> IN1);
		add OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_2.OUT1 -> IN1);
		add OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_2.OUT1 -> IN1);
		}

	rule pattern_connect_0_3 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_0.OUT1 -> IN1);
			OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_0.OUT1 -> IN1);
			OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_0.OUT1 -> IN1);
			OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_0.OUT1 -> IN1);
			OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_0.OUT1 -> IN1);
			OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_0.OUT1 -> IN1);
			OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_0.OUT1 -> IN1);
			OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_0.OUT1 -> IN1);
			OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_0.OUT1 -> IN1);
			OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_0.OUT1 -> IN1);
			OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_0.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		OUT_PORT_0_0[ connected = "1"];
		OUT_PORT_1_0[ connected = "1"];
		OUT_PORT_2_0[ connected = "1"];
		OUT_PORT_3_0[ connected = "1"];
		OUT_PORT_4_0[ connected = "1"];
		OUT_PORT_5_0[ connected = "1"];
		OUT_PORT_6_0[ connected = "1"];
		OUT_PORT_7_0[ connected = "1"];
		OUT_PORT_8_0[ connected = "1"];
		OUT_PORT_9_0[ connected = "1"];
		OUT_PORT_10_0[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](OUT_PORT_9_0.OUT1 -> IN_1_0_l_3 , OUT_PORT_5_0.OUT1 -> IN_2_0_l_3 , OUT_PORT_2_0.OUT1 -> IN_4_0_l_3 , OUT_PORT_6_0.OUT1 -> G18_4_l_3 , OUT_PORT_0_0.OUT1 -> G15_4_l_3 , OUT_PORT_3_0.OUT1 -> IN_1_4_l_3 , OUT_PORT_4_0.OUT1 -> IN_4_4_l_3 , OUT_PORT_8_0.OUT1 -> IN_5_4_l_3 , OUT_PORT_1_0.OUT1 -> IN_7_4_l_3 , OUT_PORT_7_0.OUT1 -> IN_9_4_l_3 , OUT_PORT_10_0.OUT1 -> IN_10_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_3.OUT1 -> IN1);
		add OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_3.OUT1 -> IN1);
		add OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_3.OUT1 -> IN1);
		add OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_3.OUT1 -> IN1);
		add OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_3.OUT1 -> IN1);
		add OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_3.OUT1 -> IN1);
		add OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_3.OUT1 -> IN1);
		add OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_3.OUT1 -> IN1);
		add OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_3.OUT1 -> IN1);
		add OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_3.OUT1 -> IN1);
		add OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_3.OUT1 -> IN1);
		}

	rule pattern_connect_0_4 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_0.OUT1 -> IN1);
			OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_0.OUT1 -> IN1);
			OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_0.OUT1 -> IN1);
			OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_0.OUT1 -> IN1);
			OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_0.OUT1 -> IN1);
			OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_0.OUT1 -> IN1);
			OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_0.OUT1 -> IN1);
			OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_0.OUT1 -> IN1);
			OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_0.OUT1 -> IN1);
			OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_0.OUT1 -> IN1);
			OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_0.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		OUT_PORT_0_0[ connected = "1"];
		OUT_PORT_1_0[ connected = "1"];
		OUT_PORT_2_0[ connected = "1"];
		OUT_PORT_3_0[ connected = "1"];
		OUT_PORT_4_0[ connected = "1"];
		OUT_PORT_5_0[ connected = "1"];
		OUT_PORT_6_0[ connected = "1"];
		OUT_PORT_7_0[ connected = "1"];
		OUT_PORT_8_0[ connected = "1"];
		OUT_PORT_9_0[ connected = "1"];
		OUT_PORT_10_0[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](OUT_PORT_4_0.OUT1 -> IN_1_0_l_4 , OUT_PORT_2_0.OUT1 -> IN_2_0_l_4 , OUT_PORT_6_0.OUT1 -> IN_4_0_l_4 , OUT_PORT_10_0.OUT1 -> G18_4_l_4 , OUT_PORT_3_0.OUT1 -> G15_4_l_4 , OUT_PORT_7_0.OUT1 -> IN_1_4_l_4 , OUT_PORT_1_0.OUT1 -> IN_4_4_l_4 , OUT_PORT_9_0.OUT1 -> IN_5_4_l_4 , OUT_PORT_5_0.OUT1 -> IN_7_4_l_4 , OUT_PORT_8_0.OUT1 -> IN_9_4_l_4 , OUT_PORT_0_0.OUT1 -> IN_10_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_4.OUT1 -> IN1);
		add OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_4.OUT1 -> IN1);
		add OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_4.OUT1 -> IN1);
		add OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_4.OUT1 -> IN1);
		add OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_4.OUT1 -> IN1);
		add OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_4.OUT1 -> IN1);
		add OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_4.OUT1 -> IN1);
		add OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_4.OUT1 -> IN1);
		add OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_4.OUT1 -> IN1);
		add OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_4.OUT1 -> IN1);
		add OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_4.OUT1 -> IN1);
		}

	rule pattern_connect_0_5 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_0.OUT1 -> IN1);
			OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_0.OUT1 -> IN1);
			OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_0.OUT1 -> IN1);
			OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_0.OUT1 -> IN1);
			OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_0.OUT1 -> IN1);
			OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_0.OUT1 -> IN1);
			OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_0.OUT1 -> IN1);
			OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_0.OUT1 -> IN1);
			OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_0.OUT1 -> IN1);
			OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_0.OUT1 -> IN1);
			OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_0.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		OUT_PORT_0_0[ connected = "1"];
		OUT_PORT_1_0[ connected = "1"];
		OUT_PORT_2_0[ connected = "1"];
		OUT_PORT_3_0[ connected = "1"];
		OUT_PORT_4_0[ connected = "1"];
		OUT_PORT_5_0[ connected = "1"];
		OUT_PORT_6_0[ connected = "1"];
		OUT_PORT_7_0[ connected = "1"];
		OUT_PORT_8_0[ connected = "1"];
		OUT_PORT_9_0[ connected = "1"];
		OUT_PORT_10_0[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](OUT_PORT_7_0.OUT1 -> IN_1_2_l_5 , OUT_PORT_5_0.OUT1 -> IN_2_2_l_5 , OUT_PORT_2_0.OUT1 -> G1_3_l_5 , OUT_PORT_8_0.OUT1 -> G2_3_l_5 , OUT_PORT_0_0.OUT1 -> IN_2_3_l_5 , OUT_PORT_10_0.OUT1 -> IN_4_3_l_5 , OUT_PORT_6_0.OUT1 -> IN_5_3_l_5 , OUT_PORT_4_0.OUT1 -> IN_7_3_l_5 , OUT_PORT_3_0.OUT1 -> IN_8_3_l_5 , OUT_PORT_9_0.OUT1 -> IN_10_3_l_5 , OUT_PORT_1_0.OUT1 -> IN_11_3_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_5.OUT1 -> IN1);
		add OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_5.OUT1 -> IN1);
		add OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_5.OUT1 -> IN1);
		add OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_5.OUT1 -> IN1);
		add OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_5.OUT1 -> IN1);
		add OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_5.OUT1 -> IN1);
		add OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_5.OUT1 -> IN1);
		add OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_5.OUT1 -> IN1);
		add OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_5.OUT1 -> IN1);
		add OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_5.OUT1 -> IN1);
		add OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_5.OUT1 -> IN1);
		}

	rule pattern_connect_0_6 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_0.OUT1 -> IN1);
			OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_0.OUT1 -> IN1);
			OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_0.OUT1 -> IN1);
			OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_0.OUT1 -> IN1);
			OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_0.OUT1 -> IN1);
			OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_0.OUT1 -> IN1);
			OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_0.OUT1 -> IN1);
			OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_0.OUT1 -> IN1);
			OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_0.OUT1 -> IN1);
			OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_0.OUT1 -> IN1);
			OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_0.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		OUT_PORT_0_0[ connected = "1"];
		OUT_PORT_1_0[ connected = "1"];
		OUT_PORT_2_0[ connected = "1"];
		OUT_PORT_3_0[ connected = "1"];
		OUT_PORT_4_0[ connected = "1"];
		OUT_PORT_5_0[ connected = "1"];
		OUT_PORT_6_0[ connected = "1"];
		OUT_PORT_7_0[ connected = "1"];
		OUT_PORT_8_0[ connected = "1"];
		OUT_PORT_9_0[ connected = "1"];
		OUT_PORT_10_0[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](OUT_PORT_2_0.OUT1 -> IN_1_2_l_6 , OUT_PORT_4_0.OUT1 -> IN_2_2_l_6 , OUT_PORT_0_0.OUT1 -> G1_3_l_6 , OUT_PORT_8_0.OUT1 -> G2_3_l_6 , OUT_PORT_7_0.OUT1 -> IN_2_3_l_6 , OUT_PORT_5_0.OUT1 -> IN_4_3_l_6 , OUT_PORT_3_0.OUT1 -> IN_5_3_l_6 , OUT_PORT_1_0.OUT1 -> IN_7_3_l_6 , OUT_PORT_10_0.OUT1 -> IN_8_3_l_6 , OUT_PORT_6_0.OUT1 -> IN_10_3_l_6 , OUT_PORT_9_0.OUT1 -> IN_11_3_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_6.OUT1 -> IN1);
		add OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_6.OUT1 -> IN1);
		add OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_6.OUT1 -> IN1);
		add OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_6.OUT1 -> IN1);
		add OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_6.OUT1 -> IN1);
		add OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_6.OUT1 -> IN1);
		add OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_6.OUT1 -> IN1);
		add OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_6.OUT1 -> IN1);
		add OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_6.OUT1 -> IN1);
		add OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_6.OUT1 -> IN1);
		add OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_6.OUT1 -> IN1);
		}

	rule pattern_connect_0_7 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_0.OUT1 -> IN1);
			OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_0.OUT1 -> IN1);
			OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_0.OUT1 -> IN1);
			OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_0.OUT1 -> IN1);
			OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_0.OUT1 -> IN1);
			OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_0.OUT1 -> IN1);
			OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_0.OUT1 -> IN1);
			OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_0.OUT1 -> IN1);
			OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_0.OUT1 -> IN1);
			OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_0.OUT1 -> IN1);
			OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_0.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		OUT_PORT_0_0[ connected = "1"];
		OUT_PORT_1_0[ connected = "1"];
		OUT_PORT_2_0[ connected = "1"];
		OUT_PORT_3_0[ connected = "1"];
		OUT_PORT_4_0[ connected = "1"];
		OUT_PORT_5_0[ connected = "1"];
		OUT_PORT_6_0[ connected = "1"];
		OUT_PORT_7_0[ connected = "1"];
		OUT_PORT_8_0[ connected = "1"];
		OUT_PORT_9_0[ connected = "1"];
		OUT_PORT_10_0[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](OUT_PORT_7_0.OUT1 -> IN_1_0_l_7 , OUT_PORT_3_0.OUT1 -> IN_2_0_l_7 , OUT_PORT_8_0.OUT1 -> IN_4_0_l_7 , OUT_PORT_6_0.OUT1 -> G18_4_l_7 , OUT_PORT_2_0.OUT1 -> G15_4_l_7 , OUT_PORT_5_0.OUT1 -> IN_1_4_l_7 , OUT_PORT_1_0.OUT1 -> IN_4_4_l_7 , OUT_PORT_0_0.OUT1 -> IN_5_4_l_7 , OUT_PORT_10_0.OUT1 -> IN_7_4_l_7 , OUT_PORT_9_0.OUT1 -> IN_9_4_l_7 , OUT_PORT_4_0.OUT1 -> IN_10_4_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_7.OUT1 -> IN1);
		add OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_7.OUT1 -> IN1);
		add OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_7.OUT1 -> IN1);
		add OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_7.OUT1 -> IN1);
		add OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_7.OUT1 -> IN1);
		add OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_7.OUT1 -> IN1);
		add OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_7.OUT1 -> IN1);
		add OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_7.OUT1 -> IN1);
		add OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_7.OUT1 -> IN1);
		add OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_7.OUT1 -> IN1);
		add OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_7.OUT1 -> IN1);
		}

	rule pattern_connect_0_8 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_0.OUT1 -> IN1);
			OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_0.OUT1 -> IN1);
			OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_0.OUT1 -> IN1);
			OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_0.OUT1 -> IN1);
			OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_0.OUT1 -> IN1);
			OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_0.OUT1 -> IN1);
			OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_0.OUT1 -> IN1);
			OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_0.OUT1 -> IN1);
			OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_0.OUT1 -> IN1);
			OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_0.OUT1 -> IN1);
			OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_0.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		OUT_PORT_0_0[ connected = "1"];
		OUT_PORT_1_0[ connected = "1"];
		OUT_PORT_2_0[ connected = "1"];
		OUT_PORT_3_0[ connected = "1"];
		OUT_PORT_4_0[ connected = "1"];
		OUT_PORT_5_0[ connected = "1"];
		OUT_PORT_6_0[ connected = "1"];
		OUT_PORT_7_0[ connected = "1"];
		OUT_PORT_8_0[ connected = "1"];
		OUT_PORT_9_0[ connected = "1"];
		OUT_PORT_10_0[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](OUT_PORT_8_0.OUT1 -> IN_1_0_l_8 , OUT_PORT_3_0.OUT1 -> IN_2_0_l_8 , OUT_PORT_7_0.OUT1 -> IN_4_0_l_8 , OUT_PORT_1_0.OUT1 -> IN_1_1_l_8 , OUT_PORT_0_0.OUT1 -> IN_2_1_l_8 , OUT_PORT_4_0.OUT1 -> IN_3_1_l_8 , OUT_PORT_2_0.OUT1 -> IN_6_1_l_8 , OUT_PORT_9_0.OUT1 -> IN_1_5_l_8 , OUT_PORT_5_0.OUT1 -> IN_2_5_l_8 , OUT_PORT_10_0.OUT1 -> IN_3_5_l_8 , OUT_PORT_6_0.OUT1 -> IN_6_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_8.OUT1 -> IN1);
		add OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_8.OUT1 -> IN1);
		add OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_8.OUT1 -> IN1);
		add OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_8.OUT1 -> IN1);
		add OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_8.OUT1 -> IN1);
		add OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_8.OUT1 -> IN1);
		add OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_8.OUT1 -> IN1);
		add OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_8.OUT1 -> IN1);
		add OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_8.OUT1 -> IN1);
		add OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_8.OUT1 -> IN1);
		add OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_8.OUT1 -> IN1);
		}

	rule pattern_connect_0_9 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_0.OUT1 -> IN1);
			OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_0.OUT1 -> IN1);
			OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_0.OUT1 -> IN1);
			OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_0.OUT1 -> IN1);
			OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_0.OUT1 -> IN1);
			OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_0.OUT1 -> IN1);
			OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_0.OUT1 -> IN1);
			OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_0.OUT1 -> IN1);
			OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_0.OUT1 -> IN1);
			OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_0.OUT1 -> IN1);
			OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_0.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		OUT_PORT_0_0[ connected = "1"];
		OUT_PORT_1_0[ connected = "1"];
		OUT_PORT_2_0[ connected = "1"];
		OUT_PORT_3_0[ connected = "1"];
		OUT_PORT_4_0[ connected = "1"];
		OUT_PORT_5_0[ connected = "1"];
		OUT_PORT_6_0[ connected = "1"];
		OUT_PORT_7_0[ connected = "1"];
		OUT_PORT_8_0[ connected = "1"];
		OUT_PORT_9_0[ connected = "1"];
		OUT_PORT_10_0[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](OUT_PORT_4_0.OUT1 -> IN_1_0_l_9 , OUT_PORT_3_0.OUT1 -> IN_2_0_l_9 , OUT_PORT_7_0.OUT1 -> IN_4_0_l_9 , OUT_PORT_6_0.OUT1 -> G18_4_l_9 , OUT_PORT_1_0.OUT1 -> G15_4_l_9 , OUT_PORT_2_0.OUT1 -> IN_1_4_l_9 , OUT_PORT_0_0.OUT1 -> IN_4_4_l_9 , OUT_PORT_10_0.OUT1 -> IN_5_4_l_9 , OUT_PORT_8_0.OUT1 -> IN_7_4_l_9 , OUT_PORT_5_0.OUT1 -> IN_9_4_l_9 , OUT_PORT_9_0.OUT1 -> IN_10_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_9.OUT1 -> IN1);
		add OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_9.OUT1 -> IN1);
		add OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_9.OUT1 -> IN1);
		add OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_9.OUT1 -> IN1);
		add OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_9.OUT1 -> IN1);
		add OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_9.OUT1 -> IN1);
		add OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_9.OUT1 -> IN1);
		add OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_9.OUT1 -> IN1);
		add OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_9.OUT1 -> IN1);
		add OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_9.OUT1 -> IN1);
		add OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_9.OUT1 -> IN1);
		}

	rule pattern_connect_0_10 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_0.OUT1 -> IN1);
			OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_0.OUT1 -> IN1);
			OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_0.OUT1 -> IN1);
			OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_0.OUT1 -> IN1);
			OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_0.OUT1 -> IN1);
			OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_0.OUT1 -> IN1);
			OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_0.OUT1 -> IN1);
			OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_0.OUT1 -> IN1);
			OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_0.OUT1 -> IN1);
			OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_0.OUT1 -> IN1);
			OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_0.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		OUT_PORT_0_0[ connected = "1"];
		OUT_PORT_1_0[ connected = "1"];
		OUT_PORT_2_0[ connected = "1"];
		OUT_PORT_3_0[ connected = "1"];
		OUT_PORT_4_0[ connected = "1"];
		OUT_PORT_5_0[ connected = "1"];
		OUT_PORT_6_0[ connected = "1"];
		OUT_PORT_7_0[ connected = "1"];
		OUT_PORT_8_0[ connected = "1"];
		OUT_PORT_9_0[ connected = "1"];
		OUT_PORT_10_0[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](OUT_PORT_4_0.OUT1 -> IN_1_0_l_10 , OUT_PORT_3_0.OUT1 -> IN_2_0_l_10 , OUT_PORT_6_0.OUT1 -> IN_4_0_l_10 , OUT_PORT_0_0.OUT1 -> G18_4_l_10 , OUT_PORT_10_0.OUT1 -> G15_4_l_10 , OUT_PORT_9_0.OUT1 -> IN_1_4_l_10 , OUT_PORT_2_0.OUT1 -> IN_4_4_l_10 , OUT_PORT_1_0.OUT1 -> IN_5_4_l_10 , OUT_PORT_8_0.OUT1 -> IN_7_4_l_10 , OUT_PORT_7_0.OUT1 -> IN_9_4_l_10 , OUT_PORT_5_0.OUT1 -> IN_10_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_10.OUT1 -> IN1);
		add OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_10.OUT1 -> IN1);
		add OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_10.OUT1 -> IN1);
		add OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_10.OUT1 -> IN1);
		add OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_10.OUT1 -> IN1);
		add OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_10.OUT1 -> IN1);
		add OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_10.OUT1 -> IN1);
		add OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_10.OUT1 -> IN1);
		add OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_10.OUT1 -> IN1);
		add OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_10.OUT1 -> IN1);
		add OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_10.OUT1 -> IN1);
		}

	rule pattern_connect_0_11 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_0.OUT1 -> IN1);
			OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_0.OUT1 -> IN1);
			OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_0.OUT1 -> IN1);
			OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_0.OUT1 -> IN1);
			OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_0.OUT1 -> IN1);
			OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_0.OUT1 -> IN1);
			OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_0.OUT1 -> IN1);
			OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_0.OUT1 -> IN1);
			OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_0.OUT1 -> IN1);
			OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_0.OUT1 -> IN1);
			OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_0.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		OUT_PORT_0_0[ connected = "1"];
		OUT_PORT_1_0[ connected = "1"];
		OUT_PORT_2_0[ connected = "1"];
		OUT_PORT_3_0[ connected = "1"];
		OUT_PORT_4_0[ connected = "1"];
		OUT_PORT_5_0[ connected = "1"];
		OUT_PORT_6_0[ connected = "1"];
		OUT_PORT_7_0[ connected = "1"];
		OUT_PORT_8_0[ connected = "1"];
		OUT_PORT_9_0[ connected = "1"];
		OUT_PORT_10_0[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](OUT_PORT_5_0.OUT1 -> IN_1_0_l_11 , OUT_PORT_6_0.OUT1 -> IN_2_0_l_11 , OUT_PORT_4_0.OUT1 -> IN_4_0_l_11 , OUT_PORT_8_0.OUT1 -> IN_1_1_l_11 , OUT_PORT_9_0.OUT1 -> IN_2_1_l_11 , OUT_PORT_7_0.OUT1 -> IN_3_1_l_11 , OUT_PORT_0_0.OUT1 -> IN_6_1_l_11 , OUT_PORT_10_0.OUT1 -> IN_1_5_l_11 , OUT_PORT_1_0.OUT1 -> IN_2_5_l_11 , OUT_PORT_3_0.OUT1 -> IN_3_5_l_11 , OUT_PORT_2_0.OUT1 -> IN_6_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_11.OUT1 -> IN1);
		add OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_11.OUT1 -> IN1);
		add OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_11.OUT1 -> IN1);
		add OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_11.OUT1 -> IN1);
		add OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_11.OUT1 -> IN1);
		add OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_11.OUT1 -> IN1);
		add OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_11.OUT1 -> IN1);
		add OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_11.OUT1 -> IN1);
		add OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_11.OUT1 -> IN1);
		add OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_11.OUT1 -> IN1);
		add OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_11.OUT1 -> IN1);
		}

	rule pattern_connect_0_12 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_0.OUT1 -> IN1);
			OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_0.OUT1 -> IN1);
			OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_0.OUT1 -> IN1);
			OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_0.OUT1 -> IN1);
			OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_0.OUT1 -> IN1);
			OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_0.OUT1 -> IN1);
			OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_0.OUT1 -> IN1);
			OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_0.OUT1 -> IN1);
			OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_0.OUT1 -> IN1);
			OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_0.OUT1 -> IN1);
			OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_0.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		OUT_PORT_0_0[ connected = "1"];
		OUT_PORT_1_0[ connected = "1"];
		OUT_PORT_2_0[ connected = "1"];
		OUT_PORT_3_0[ connected = "1"];
		OUT_PORT_4_0[ connected = "1"];
		OUT_PORT_5_0[ connected = "1"];
		OUT_PORT_6_0[ connected = "1"];
		OUT_PORT_7_0[ connected = "1"];
		OUT_PORT_8_0[ connected = "1"];
		OUT_PORT_9_0[ connected = "1"];
		OUT_PORT_10_0[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](OUT_PORT_9_0.OUT1 -> IN_1_0_l_12 , OUT_PORT_7_0.OUT1 -> IN_2_0_l_12 , OUT_PORT_10_0.OUT1 -> IN_4_0_l_12 , OUT_PORT_2_0.OUT1 -> IN_1_1_l_12 , OUT_PORT_3_0.OUT1 -> IN_2_1_l_12 , OUT_PORT_0_0.OUT1 -> IN_3_1_l_12 , OUT_PORT_5_0.OUT1 -> IN_6_1_l_12 , OUT_PORT_4_0.OUT1 -> IN_1_5_l_12 , OUT_PORT_1_0.OUT1 -> IN_2_5_l_12 , OUT_PORT_6_0.OUT1 -> IN_3_5_l_12 , OUT_PORT_8_0.OUT1 -> IN_6_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_12.OUT1 -> IN1);
		add OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_12.OUT1 -> IN1);
		add OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_12.OUT1 -> IN1);
		add OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_12.OUT1 -> IN1);
		add OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_12.OUT1 -> IN1);
		add OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_12.OUT1 -> IN1);
		add OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_12.OUT1 -> IN1);
		add OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_12.OUT1 -> IN1);
		add OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_12.OUT1 -> IN1);
		add OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_12.OUT1 -> IN1);
		add OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_12.OUT1 -> IN1);
		}

	rule pattern_connect_0_13 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_0.OUT1 -> IN1);
			OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_0.OUT1 -> IN1);
			OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_0.OUT1 -> IN1);
			OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_0.OUT1 -> IN1);
			OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_0.OUT1 -> IN1);
			OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_0.OUT1 -> IN1);
			OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_0.OUT1 -> IN1);
			OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_0.OUT1 -> IN1);
			OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_0.OUT1 -> IN1);
			OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_0.OUT1 -> IN1);
			OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_0.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		OUT_PORT_0_0[ connected = "1"];
		OUT_PORT_1_0[ connected = "1"];
		OUT_PORT_2_0[ connected = "1"];
		OUT_PORT_3_0[ connected = "1"];
		OUT_PORT_4_0[ connected = "1"];
		OUT_PORT_5_0[ connected = "1"];
		OUT_PORT_6_0[ connected = "1"];
		OUT_PORT_7_0[ connected = "1"];
		OUT_PORT_8_0[ connected = "1"];
		OUT_PORT_9_0[ connected = "1"];
		OUT_PORT_10_0[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](OUT_PORT_9_0.OUT1 -> IN_1_2_l_13 , OUT_PORT_7_0.OUT1 -> IN_2_2_l_13 , OUT_PORT_0_0.OUT1 -> G1_3_l_13 , OUT_PORT_2_0.OUT1 -> G2_3_l_13 , OUT_PORT_4_0.OUT1 -> IN_2_3_l_13 , OUT_PORT_8_0.OUT1 -> IN_4_3_l_13 , OUT_PORT_1_0.OUT1 -> IN_5_3_l_13 , OUT_PORT_3_0.OUT1 -> IN_7_3_l_13 , OUT_PORT_6_0.OUT1 -> IN_8_3_l_13 , OUT_PORT_5_0.OUT1 -> IN_10_3_l_13 , OUT_PORT_10_0.OUT1 -> IN_11_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_13.OUT1 -> IN1);
		add OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_13.OUT1 -> IN1);
		add OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_13.OUT1 -> IN1);
		add OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_13.OUT1 -> IN1);
		add OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_13.OUT1 -> IN1);
		add OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_13.OUT1 -> IN1);
		add OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_13.OUT1 -> IN1);
		add OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_13.OUT1 -> IN1);
		add OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_13.OUT1 -> IN1);
		add OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_13.OUT1 -> IN1);
		add OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_13.OUT1 -> IN1);
		}

	rule pattern_connect_0_14 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_0.OUT1 -> IN1);
			OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_0.OUT1 -> IN1);
			OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_0.OUT1 -> IN1);
			OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_0.OUT1 -> IN1);
			OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_0.OUT1 -> IN1);
			OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_0.OUT1 -> IN1);
			OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_0.OUT1 -> IN1);
			OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_0.OUT1 -> IN1);
			OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_0.OUT1 -> IN1);
			OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_0.OUT1 -> IN1);
			OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_0.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		OUT_PORT_0_0[ connected = "1"];
		OUT_PORT_1_0[ connected = "1"];
		OUT_PORT_2_0[ connected = "1"];
		OUT_PORT_3_0[ connected = "1"];
		OUT_PORT_4_0[ connected = "1"];
		OUT_PORT_5_0[ connected = "1"];
		OUT_PORT_6_0[ connected = "1"];
		OUT_PORT_7_0[ connected = "1"];
		OUT_PORT_8_0[ connected = "1"];
		OUT_PORT_9_0[ connected = "1"];
		OUT_PORT_10_0[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](OUT_PORT_4_0.OUT1 -> IN_1_0_l_14 , OUT_PORT_1_0.OUT1 -> IN_2_0_l_14 , OUT_PORT_9_0.OUT1 -> IN_4_0_l_14 , OUT_PORT_2_0.OUT1 -> IN_1_1_l_14 , OUT_PORT_0_0.OUT1 -> IN_2_1_l_14 , OUT_PORT_7_0.OUT1 -> IN_3_1_l_14 , OUT_PORT_5_0.OUT1 -> IN_6_1_l_14 , OUT_PORT_10_0.OUT1 -> IN_1_5_l_14 , OUT_PORT_8_0.OUT1 -> IN_2_5_l_14 , OUT_PORT_3_0.OUT1 -> IN_3_5_l_14 , OUT_PORT_6_0.OUT1 -> IN_6_5_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_14.OUT1 -> IN1);
		add OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_14.OUT1 -> IN1);
		add OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_14.OUT1 -> IN1);
		add OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_14.OUT1 -> IN1);
		add OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_14.OUT1 -> IN1);
		add OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_14.OUT1 -> IN1);
		add OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_14.OUT1 -> IN1);
		add OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_14.OUT1 -> IN1);
		add OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_14.OUT1 -> IN1);
		add OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_14.OUT1 -> IN1);
		add OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_14.OUT1 -> IN1);
		}

	rule pattern_connect_1_0 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_1.OUT1 -> IN1);
			OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_1.OUT1 -> IN1);
			OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_1.OUT1 -> IN1);
			OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_1.OUT1 -> IN1);
			OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_1.OUT1 -> IN1);
			OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_1.OUT1 -> IN1);
			OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_1.OUT1 -> IN1);
			OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_1.OUT1 -> IN1);
			OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_1.OUT1 -> IN1);
			OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_1.OUT1 -> IN1);
			OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_1.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		OUT_PORT_0_1[ connected = "1"];
		OUT_PORT_1_1[ connected = "1"];
		OUT_PORT_2_1[ connected = "1"];
		OUT_PORT_3_1[ connected = "1"];
		OUT_PORT_4_1[ connected = "1"];
		OUT_PORT_5_1[ connected = "1"];
		OUT_PORT_6_1[ connected = "1"];
		OUT_PORT_7_1[ connected = "1"];
		OUT_PORT_8_1[ connected = "1"];
		OUT_PORT_9_1[ connected = "1"];
		OUT_PORT_10_1[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](OUT_PORT_5_1.OUT1 -> IN_1_0_l_0 , OUT_PORT_3_1.OUT1 -> IN_2_0_l_0 , OUT_PORT_0_1.OUT1 -> IN_4_0_l_0 , OUT_PORT_4_1.OUT1 -> IN_1_1_l_0 , OUT_PORT_6_1.OUT1 -> IN_2_1_l_0 , OUT_PORT_9_1.OUT1 -> IN_3_1_l_0 , OUT_PORT_10_1.OUT1 -> IN_6_1_l_0 , OUT_PORT_1_1.OUT1 -> IN_1_5_l_0 , OUT_PORT_7_1.OUT1 -> IN_2_5_l_0 , OUT_PORT_8_1.OUT1 -> IN_3_5_l_0 , OUT_PORT_2_1.OUT1 -> IN_6_5_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_0.OUT1 -> IN1);
		add OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_0.OUT1 -> IN1);
		add OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_0.OUT1 -> IN1);
		add OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_0.OUT1 -> IN1);
		add OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_0.OUT1 -> IN1);
		add OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_0.OUT1 -> IN1);
		add OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_0.OUT1 -> IN1);
		add OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_0.OUT1 -> IN1);
		add OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_0.OUT1 -> IN1);
		add OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_0.OUT1 -> IN1);
		add OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_0.OUT1 -> IN1);
		}

	rule pattern_connect_1_2 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_1.OUT1 -> IN1);
			OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_1.OUT1 -> IN1);
			OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_1.OUT1 -> IN1);
			OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_1.OUT1 -> IN1);
			OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_1.OUT1 -> IN1);
			OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_1.OUT1 -> IN1);
			OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_1.OUT1 -> IN1);
			OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_1.OUT1 -> IN1);
			OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_1.OUT1 -> IN1);
			OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_1.OUT1 -> IN1);
			OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_1.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		OUT_PORT_0_1[ connected = "1"];
		OUT_PORT_1_1[ connected = "1"];
		OUT_PORT_2_1[ connected = "1"];
		OUT_PORT_3_1[ connected = "1"];
		OUT_PORT_4_1[ connected = "1"];
		OUT_PORT_5_1[ connected = "1"];
		OUT_PORT_6_1[ connected = "1"];
		OUT_PORT_7_1[ connected = "1"];
		OUT_PORT_8_1[ connected = "1"];
		OUT_PORT_9_1[ connected = "1"];
		OUT_PORT_10_1[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](OUT_PORT_6_1.OUT1 -> IN_1_2_l_2 , OUT_PORT_7_1.OUT1 -> IN_2_2_l_2 , OUT_PORT_0_1.OUT1 -> G1_3_l_2 , OUT_PORT_1_1.OUT1 -> G2_3_l_2 , OUT_PORT_8_1.OUT1 -> IN_2_3_l_2 , OUT_PORT_3_1.OUT1 -> IN_4_3_l_2 , OUT_PORT_5_1.OUT1 -> IN_5_3_l_2 , OUT_PORT_10_1.OUT1 -> IN_7_3_l_2 , OUT_PORT_2_1.OUT1 -> IN_8_3_l_2 , OUT_PORT_9_1.OUT1 -> IN_10_3_l_2 , OUT_PORT_4_1.OUT1 -> IN_11_3_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_2.OUT1 -> IN1);
		add OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_2.OUT1 -> IN1);
		add OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_2.OUT1 -> IN1);
		add OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_2.OUT1 -> IN1);
		add OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_2.OUT1 -> IN1);
		add OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_2.OUT1 -> IN1);
		add OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_2.OUT1 -> IN1);
		add OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_2.OUT1 -> IN1);
		add OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_2.OUT1 -> IN1);
		add OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_2.OUT1 -> IN1);
		add OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_2.OUT1 -> IN1);
		}

	rule pattern_connect_1_3 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_1.OUT1 -> IN1);
			OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_1.OUT1 -> IN1);
			OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_1.OUT1 -> IN1);
			OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_1.OUT1 -> IN1);
			OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_1.OUT1 -> IN1);
			OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_1.OUT1 -> IN1);
			OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_1.OUT1 -> IN1);
			OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_1.OUT1 -> IN1);
			OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_1.OUT1 -> IN1);
			OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_1.OUT1 -> IN1);
			OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_1.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		OUT_PORT_0_1[ connected = "1"];
		OUT_PORT_1_1[ connected = "1"];
		OUT_PORT_2_1[ connected = "1"];
		OUT_PORT_3_1[ connected = "1"];
		OUT_PORT_4_1[ connected = "1"];
		OUT_PORT_5_1[ connected = "1"];
		OUT_PORT_6_1[ connected = "1"];
		OUT_PORT_7_1[ connected = "1"];
		OUT_PORT_8_1[ connected = "1"];
		OUT_PORT_9_1[ connected = "1"];
		OUT_PORT_10_1[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](OUT_PORT_1_1.OUT1 -> IN_1_0_l_3 , OUT_PORT_4_1.OUT1 -> IN_2_0_l_3 , OUT_PORT_10_1.OUT1 -> IN_4_0_l_3 , OUT_PORT_0_1.OUT1 -> G18_4_l_3 , OUT_PORT_9_1.OUT1 -> G15_4_l_3 , OUT_PORT_2_1.OUT1 -> IN_1_4_l_3 , OUT_PORT_8_1.OUT1 -> IN_4_4_l_3 , OUT_PORT_3_1.OUT1 -> IN_5_4_l_3 , OUT_PORT_6_1.OUT1 -> IN_7_4_l_3 , OUT_PORT_7_1.OUT1 -> IN_9_4_l_3 , OUT_PORT_5_1.OUT1 -> IN_10_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_3.OUT1 -> IN1);
		add OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_3.OUT1 -> IN1);
		add OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_3.OUT1 -> IN1);
		add OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_3.OUT1 -> IN1);
		add OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_3.OUT1 -> IN1);
		add OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_3.OUT1 -> IN1);
		add OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_3.OUT1 -> IN1);
		add OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_3.OUT1 -> IN1);
		add OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_3.OUT1 -> IN1);
		add OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_3.OUT1 -> IN1);
		add OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_3.OUT1 -> IN1);
		}

	rule pattern_connect_1_4 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_1.OUT1 -> IN1);
			OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_1.OUT1 -> IN1);
			OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_1.OUT1 -> IN1);
			OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_1.OUT1 -> IN1);
			OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_1.OUT1 -> IN1);
			OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_1.OUT1 -> IN1);
			OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_1.OUT1 -> IN1);
			OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_1.OUT1 -> IN1);
			OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_1.OUT1 -> IN1);
			OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_1.OUT1 -> IN1);
			OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_1.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		OUT_PORT_0_1[ connected = "1"];
		OUT_PORT_1_1[ connected = "1"];
		OUT_PORT_2_1[ connected = "1"];
		OUT_PORT_3_1[ connected = "1"];
		OUT_PORT_4_1[ connected = "1"];
		OUT_PORT_5_1[ connected = "1"];
		OUT_PORT_6_1[ connected = "1"];
		OUT_PORT_7_1[ connected = "1"];
		OUT_PORT_8_1[ connected = "1"];
		OUT_PORT_9_1[ connected = "1"];
		OUT_PORT_10_1[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](OUT_PORT_8_1.OUT1 -> IN_1_0_l_4 , OUT_PORT_2_1.OUT1 -> IN_2_0_l_4 , OUT_PORT_4_1.OUT1 -> IN_4_0_l_4 , OUT_PORT_1_1.OUT1 -> G18_4_l_4 , OUT_PORT_9_1.OUT1 -> G15_4_l_4 , OUT_PORT_10_1.OUT1 -> IN_1_4_l_4 , OUT_PORT_7_1.OUT1 -> IN_4_4_l_4 , OUT_PORT_3_1.OUT1 -> IN_5_4_l_4 , OUT_PORT_0_1.OUT1 -> IN_7_4_l_4 , OUT_PORT_6_1.OUT1 -> IN_9_4_l_4 , OUT_PORT_5_1.OUT1 -> IN_10_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_4.OUT1 -> IN1);
		add OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_4.OUT1 -> IN1);
		add OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_4.OUT1 -> IN1);
		add OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_4.OUT1 -> IN1);
		add OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_4.OUT1 -> IN1);
		add OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_4.OUT1 -> IN1);
		add OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_4.OUT1 -> IN1);
		add OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_4.OUT1 -> IN1);
		add OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_4.OUT1 -> IN1);
		add OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_4.OUT1 -> IN1);
		add OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_4.OUT1 -> IN1);
		}

	rule pattern_connect_1_5 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_1.OUT1 -> IN1);
			OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_1.OUT1 -> IN1);
			OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_1.OUT1 -> IN1);
			OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_1.OUT1 -> IN1);
			OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_1.OUT1 -> IN1);
			OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_1.OUT1 -> IN1);
			OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_1.OUT1 -> IN1);
			OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_1.OUT1 -> IN1);
			OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_1.OUT1 -> IN1);
			OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_1.OUT1 -> IN1);
			OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_1.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		OUT_PORT_0_1[ connected = "1"];
		OUT_PORT_1_1[ connected = "1"];
		OUT_PORT_2_1[ connected = "1"];
		OUT_PORT_3_1[ connected = "1"];
		OUT_PORT_4_1[ connected = "1"];
		OUT_PORT_5_1[ connected = "1"];
		OUT_PORT_6_1[ connected = "1"];
		OUT_PORT_7_1[ connected = "1"];
		OUT_PORT_8_1[ connected = "1"];
		OUT_PORT_9_1[ connected = "1"];
		OUT_PORT_10_1[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](OUT_PORT_5_1.OUT1 -> IN_1_2_l_5 , OUT_PORT_0_1.OUT1 -> IN_2_2_l_5 , OUT_PORT_7_1.OUT1 -> G1_3_l_5 , OUT_PORT_1_1.OUT1 -> G2_3_l_5 , OUT_PORT_3_1.OUT1 -> IN_2_3_l_5 , OUT_PORT_4_1.OUT1 -> IN_4_3_l_5 , OUT_PORT_2_1.OUT1 -> IN_5_3_l_5 , OUT_PORT_10_1.OUT1 -> IN_7_3_l_5 , OUT_PORT_6_1.OUT1 -> IN_8_3_l_5 , OUT_PORT_9_1.OUT1 -> IN_10_3_l_5 , OUT_PORT_8_1.OUT1 -> IN_11_3_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_5.OUT1 -> IN1);
		add OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_5.OUT1 -> IN1);
		add OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_5.OUT1 -> IN1);
		add OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_5.OUT1 -> IN1);
		add OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_5.OUT1 -> IN1);
		add OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_5.OUT1 -> IN1);
		add OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_5.OUT1 -> IN1);
		add OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_5.OUT1 -> IN1);
		add OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_5.OUT1 -> IN1);
		add OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_5.OUT1 -> IN1);
		add OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_5.OUT1 -> IN1);
		}

	rule pattern_connect_1_6 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_1.OUT1 -> IN1);
			OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_1.OUT1 -> IN1);
			OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_1.OUT1 -> IN1);
			OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_1.OUT1 -> IN1);
			OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_1.OUT1 -> IN1);
			OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_1.OUT1 -> IN1);
			OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_1.OUT1 -> IN1);
			OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_1.OUT1 -> IN1);
			OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_1.OUT1 -> IN1);
			OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_1.OUT1 -> IN1);
			OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_1.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		OUT_PORT_0_1[ connected = "1"];
		OUT_PORT_1_1[ connected = "1"];
		OUT_PORT_2_1[ connected = "1"];
		OUT_PORT_3_1[ connected = "1"];
		OUT_PORT_4_1[ connected = "1"];
		OUT_PORT_5_1[ connected = "1"];
		OUT_PORT_6_1[ connected = "1"];
		OUT_PORT_7_1[ connected = "1"];
		OUT_PORT_8_1[ connected = "1"];
		OUT_PORT_9_1[ connected = "1"];
		OUT_PORT_10_1[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](OUT_PORT_2_1.OUT1 -> IN_1_2_l_6 , OUT_PORT_10_1.OUT1 -> IN_2_2_l_6 , OUT_PORT_8_1.OUT1 -> G1_3_l_6 , OUT_PORT_4_1.OUT1 -> G2_3_l_6 , OUT_PORT_9_1.OUT1 -> IN_2_3_l_6 , OUT_PORT_3_1.OUT1 -> IN_4_3_l_6 , OUT_PORT_7_1.OUT1 -> IN_5_3_l_6 , OUT_PORT_5_1.OUT1 -> IN_7_3_l_6 , OUT_PORT_0_1.OUT1 -> IN_8_3_l_6 , OUT_PORT_1_1.OUT1 -> IN_10_3_l_6 , OUT_PORT_6_1.OUT1 -> IN_11_3_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_6.OUT1 -> IN1);
		add OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_6.OUT1 -> IN1);
		add OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_6.OUT1 -> IN1);
		add OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_6.OUT1 -> IN1);
		add OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_6.OUT1 -> IN1);
		add OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_6.OUT1 -> IN1);
		add OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_6.OUT1 -> IN1);
		add OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_6.OUT1 -> IN1);
		add OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_6.OUT1 -> IN1);
		add OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_6.OUT1 -> IN1);
		add OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_6.OUT1 -> IN1);
		}

	rule pattern_connect_1_7 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_1.OUT1 -> IN1);
			OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_1.OUT1 -> IN1);
			OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_1.OUT1 -> IN1);
			OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_1.OUT1 -> IN1);
			OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_1.OUT1 -> IN1);
			OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_1.OUT1 -> IN1);
			OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_1.OUT1 -> IN1);
			OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_1.OUT1 -> IN1);
			OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_1.OUT1 -> IN1);
			OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_1.OUT1 -> IN1);
			OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_1.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		OUT_PORT_0_1[ connected = "1"];
		OUT_PORT_1_1[ connected = "1"];
		OUT_PORT_2_1[ connected = "1"];
		OUT_PORT_3_1[ connected = "1"];
		OUT_PORT_4_1[ connected = "1"];
		OUT_PORT_5_1[ connected = "1"];
		OUT_PORT_6_1[ connected = "1"];
		OUT_PORT_7_1[ connected = "1"];
		OUT_PORT_8_1[ connected = "1"];
		OUT_PORT_9_1[ connected = "1"];
		OUT_PORT_10_1[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](OUT_PORT_3_1.OUT1 -> IN_1_0_l_7 , OUT_PORT_10_1.OUT1 -> IN_2_0_l_7 , OUT_PORT_4_1.OUT1 -> IN_4_0_l_7 , OUT_PORT_6_1.OUT1 -> G18_4_l_7 , OUT_PORT_8_1.OUT1 -> G15_4_l_7 , OUT_PORT_2_1.OUT1 -> IN_1_4_l_7 , OUT_PORT_7_1.OUT1 -> IN_4_4_l_7 , OUT_PORT_5_1.OUT1 -> IN_5_4_l_7 , OUT_PORT_1_1.OUT1 -> IN_7_4_l_7 , OUT_PORT_0_1.OUT1 -> IN_9_4_l_7 , OUT_PORT_9_1.OUT1 -> IN_10_4_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_7.OUT1 -> IN1);
		add OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_7.OUT1 -> IN1);
		add OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_7.OUT1 -> IN1);
		add OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_7.OUT1 -> IN1);
		add OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_7.OUT1 -> IN1);
		add OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_7.OUT1 -> IN1);
		add OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_7.OUT1 -> IN1);
		add OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_7.OUT1 -> IN1);
		add OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_7.OUT1 -> IN1);
		add OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_7.OUT1 -> IN1);
		add OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_7.OUT1 -> IN1);
		}

	rule pattern_connect_1_8 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_1.OUT1 -> IN1);
			OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_1.OUT1 -> IN1);
			OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_1.OUT1 -> IN1);
			OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_1.OUT1 -> IN1);
			OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_1.OUT1 -> IN1);
			OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_1.OUT1 -> IN1);
			OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_1.OUT1 -> IN1);
			OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_1.OUT1 -> IN1);
			OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_1.OUT1 -> IN1);
			OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_1.OUT1 -> IN1);
			OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_1.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		OUT_PORT_0_1[ connected = "1"];
		OUT_PORT_1_1[ connected = "1"];
		OUT_PORT_2_1[ connected = "1"];
		OUT_PORT_3_1[ connected = "1"];
		OUT_PORT_4_1[ connected = "1"];
		OUT_PORT_5_1[ connected = "1"];
		OUT_PORT_6_1[ connected = "1"];
		OUT_PORT_7_1[ connected = "1"];
		OUT_PORT_8_1[ connected = "1"];
		OUT_PORT_9_1[ connected = "1"];
		OUT_PORT_10_1[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](OUT_PORT_0_1.OUT1 -> IN_1_0_l_8 , OUT_PORT_4_1.OUT1 -> IN_2_0_l_8 , OUT_PORT_8_1.OUT1 -> IN_4_0_l_8 , OUT_PORT_2_1.OUT1 -> IN_1_1_l_8 , OUT_PORT_10_1.OUT1 -> IN_2_1_l_8 , OUT_PORT_9_1.OUT1 -> IN_3_1_l_8 , OUT_PORT_3_1.OUT1 -> IN_6_1_l_8 , OUT_PORT_6_1.OUT1 -> IN_1_5_l_8 , OUT_PORT_7_1.OUT1 -> IN_2_5_l_8 , OUT_PORT_1_1.OUT1 -> IN_3_5_l_8 , OUT_PORT_5_1.OUT1 -> IN_6_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_8.OUT1 -> IN1);
		add OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_8.OUT1 -> IN1);
		add OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_8.OUT1 -> IN1);
		add OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_8.OUT1 -> IN1);
		add OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_8.OUT1 -> IN1);
		add OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_8.OUT1 -> IN1);
		add OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_8.OUT1 -> IN1);
		add OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_8.OUT1 -> IN1);
		add OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_8.OUT1 -> IN1);
		add OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_8.OUT1 -> IN1);
		add OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_8.OUT1 -> IN1);
		}

	rule pattern_connect_1_9 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_1.OUT1 -> IN1);
			OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_1.OUT1 -> IN1);
			OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_1.OUT1 -> IN1);
			OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_1.OUT1 -> IN1);
			OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_1.OUT1 -> IN1);
			OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_1.OUT1 -> IN1);
			OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_1.OUT1 -> IN1);
			OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_1.OUT1 -> IN1);
			OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_1.OUT1 -> IN1);
			OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_1.OUT1 -> IN1);
			OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_1.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		OUT_PORT_0_1[ connected = "1"];
		OUT_PORT_1_1[ connected = "1"];
		OUT_PORT_2_1[ connected = "1"];
		OUT_PORT_3_1[ connected = "1"];
		OUT_PORT_4_1[ connected = "1"];
		OUT_PORT_5_1[ connected = "1"];
		OUT_PORT_6_1[ connected = "1"];
		OUT_PORT_7_1[ connected = "1"];
		OUT_PORT_8_1[ connected = "1"];
		OUT_PORT_9_1[ connected = "1"];
		OUT_PORT_10_1[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](OUT_PORT_7_1.OUT1 -> IN_1_0_l_9 , OUT_PORT_6_1.OUT1 -> IN_2_0_l_9 , OUT_PORT_10_1.OUT1 -> IN_4_0_l_9 , OUT_PORT_1_1.OUT1 -> G18_4_l_9 , OUT_PORT_3_1.OUT1 -> G15_4_l_9 , OUT_PORT_2_1.OUT1 -> IN_1_4_l_9 , OUT_PORT_0_1.OUT1 -> IN_4_4_l_9 , OUT_PORT_4_1.OUT1 -> IN_5_4_l_9 , OUT_PORT_9_1.OUT1 -> IN_7_4_l_9 , OUT_PORT_8_1.OUT1 -> IN_9_4_l_9 , OUT_PORT_5_1.OUT1 -> IN_10_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_9.OUT1 -> IN1);
		add OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_9.OUT1 -> IN1);
		add OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_9.OUT1 -> IN1);
		add OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_9.OUT1 -> IN1);
		add OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_9.OUT1 -> IN1);
		add OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_9.OUT1 -> IN1);
		add OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_9.OUT1 -> IN1);
		add OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_9.OUT1 -> IN1);
		add OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_9.OUT1 -> IN1);
		add OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_9.OUT1 -> IN1);
		add OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_9.OUT1 -> IN1);
		}

	rule pattern_connect_1_10 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_1.OUT1 -> IN1);
			OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_1.OUT1 -> IN1);
			OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_1.OUT1 -> IN1);
			OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_1.OUT1 -> IN1);
			OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_1.OUT1 -> IN1);
			OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_1.OUT1 -> IN1);
			OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_1.OUT1 -> IN1);
			OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_1.OUT1 -> IN1);
			OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_1.OUT1 -> IN1);
			OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_1.OUT1 -> IN1);
			OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_1.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		OUT_PORT_0_1[ connected = "1"];
		OUT_PORT_1_1[ connected = "1"];
		OUT_PORT_2_1[ connected = "1"];
		OUT_PORT_3_1[ connected = "1"];
		OUT_PORT_4_1[ connected = "1"];
		OUT_PORT_5_1[ connected = "1"];
		OUT_PORT_6_1[ connected = "1"];
		OUT_PORT_7_1[ connected = "1"];
		OUT_PORT_8_1[ connected = "1"];
		OUT_PORT_9_1[ connected = "1"];
		OUT_PORT_10_1[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](OUT_PORT_10_1.OUT1 -> IN_1_0_l_10 , OUT_PORT_1_1.OUT1 -> IN_2_0_l_10 , OUT_PORT_4_1.OUT1 -> IN_4_0_l_10 , OUT_PORT_6_1.OUT1 -> G18_4_l_10 , OUT_PORT_5_1.OUT1 -> G15_4_l_10 , OUT_PORT_7_1.OUT1 -> IN_1_4_l_10 , OUT_PORT_9_1.OUT1 -> IN_4_4_l_10 , OUT_PORT_2_1.OUT1 -> IN_5_4_l_10 , OUT_PORT_8_1.OUT1 -> IN_7_4_l_10 , OUT_PORT_3_1.OUT1 -> IN_9_4_l_10 , OUT_PORT_0_1.OUT1 -> IN_10_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_10.OUT1 -> IN1);
		add OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_10.OUT1 -> IN1);
		add OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_10.OUT1 -> IN1);
		add OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_10.OUT1 -> IN1);
		add OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_10.OUT1 -> IN1);
		add OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_10.OUT1 -> IN1);
		add OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_10.OUT1 -> IN1);
		add OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_10.OUT1 -> IN1);
		add OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_10.OUT1 -> IN1);
		add OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_10.OUT1 -> IN1);
		add OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_10.OUT1 -> IN1);
		}

	rule pattern_connect_1_11 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_1.OUT1 -> IN1);
			OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_1.OUT1 -> IN1);
			OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_1.OUT1 -> IN1);
			OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_1.OUT1 -> IN1);
			OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_1.OUT1 -> IN1);
			OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_1.OUT1 -> IN1);
			OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_1.OUT1 -> IN1);
			OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_1.OUT1 -> IN1);
			OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_1.OUT1 -> IN1);
			OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_1.OUT1 -> IN1);
			OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_1.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		OUT_PORT_0_1[ connected = "1"];
		OUT_PORT_1_1[ connected = "1"];
		OUT_PORT_2_1[ connected = "1"];
		OUT_PORT_3_1[ connected = "1"];
		OUT_PORT_4_1[ connected = "1"];
		OUT_PORT_5_1[ connected = "1"];
		OUT_PORT_6_1[ connected = "1"];
		OUT_PORT_7_1[ connected = "1"];
		OUT_PORT_8_1[ connected = "1"];
		OUT_PORT_9_1[ connected = "1"];
		OUT_PORT_10_1[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](OUT_PORT_0_1.OUT1 -> IN_1_0_l_11 , OUT_PORT_9_1.OUT1 -> IN_2_0_l_11 , OUT_PORT_2_1.OUT1 -> IN_4_0_l_11 , OUT_PORT_5_1.OUT1 -> IN_1_1_l_11 , OUT_PORT_4_1.OUT1 -> IN_2_1_l_11 , OUT_PORT_6_1.OUT1 -> IN_3_1_l_11 , OUT_PORT_1_1.OUT1 -> IN_6_1_l_11 , OUT_PORT_8_1.OUT1 -> IN_1_5_l_11 , OUT_PORT_3_1.OUT1 -> IN_2_5_l_11 , OUT_PORT_7_1.OUT1 -> IN_3_5_l_11 , OUT_PORT_10_1.OUT1 -> IN_6_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_11.OUT1 -> IN1);
		add OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_11.OUT1 -> IN1);
		add OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_11.OUT1 -> IN1);
		add OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_11.OUT1 -> IN1);
		add OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_11.OUT1 -> IN1);
		add OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_11.OUT1 -> IN1);
		add OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_11.OUT1 -> IN1);
		add OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_11.OUT1 -> IN1);
		add OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_11.OUT1 -> IN1);
		add OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_11.OUT1 -> IN1);
		add OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_11.OUT1 -> IN1);
		}

	rule pattern_connect_1_12 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_1.OUT1 -> IN1);
			OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_1.OUT1 -> IN1);
			OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_1.OUT1 -> IN1);
			OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_1.OUT1 -> IN1);
			OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_1.OUT1 -> IN1);
			OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_1.OUT1 -> IN1);
			OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_1.OUT1 -> IN1);
			OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_1.OUT1 -> IN1);
			OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_1.OUT1 -> IN1);
			OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_1.OUT1 -> IN1);
			OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_1.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		OUT_PORT_0_1[ connected = "1"];
		OUT_PORT_1_1[ connected = "1"];
		OUT_PORT_2_1[ connected = "1"];
		OUT_PORT_3_1[ connected = "1"];
		OUT_PORT_4_1[ connected = "1"];
		OUT_PORT_5_1[ connected = "1"];
		OUT_PORT_6_1[ connected = "1"];
		OUT_PORT_7_1[ connected = "1"];
		OUT_PORT_8_1[ connected = "1"];
		OUT_PORT_9_1[ connected = "1"];
		OUT_PORT_10_1[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](OUT_PORT_8_1.OUT1 -> IN_1_0_l_12 , OUT_PORT_0_1.OUT1 -> IN_2_0_l_12 , OUT_PORT_6_1.OUT1 -> IN_4_0_l_12 , OUT_PORT_5_1.OUT1 -> IN_1_1_l_12 , OUT_PORT_10_1.OUT1 -> IN_2_1_l_12 , OUT_PORT_7_1.OUT1 -> IN_3_1_l_12 , OUT_PORT_3_1.OUT1 -> IN_6_1_l_12 , OUT_PORT_2_1.OUT1 -> IN_1_5_l_12 , OUT_PORT_9_1.OUT1 -> IN_2_5_l_12 , OUT_PORT_1_1.OUT1 -> IN_3_5_l_12 , OUT_PORT_4_1.OUT1 -> IN_6_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_12.OUT1 -> IN1);
		add OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_12.OUT1 -> IN1);
		add OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_12.OUT1 -> IN1);
		add OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_12.OUT1 -> IN1);
		add OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_12.OUT1 -> IN1);
		add OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_12.OUT1 -> IN1);
		add OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_12.OUT1 -> IN1);
		add OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_12.OUT1 -> IN1);
		add OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_12.OUT1 -> IN1);
		add OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_12.OUT1 -> IN1);
		add OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_12.OUT1 -> IN1);
		}

	rule pattern_connect_1_13 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_1.OUT1 -> IN1);
			OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_1.OUT1 -> IN1);
			OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_1.OUT1 -> IN1);
			OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_1.OUT1 -> IN1);
			OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_1.OUT1 -> IN1);
			OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_1.OUT1 -> IN1);
			OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_1.OUT1 -> IN1);
			OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_1.OUT1 -> IN1);
			OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_1.OUT1 -> IN1);
			OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_1.OUT1 -> IN1);
			OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_1.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		OUT_PORT_0_1[ connected = "1"];
		OUT_PORT_1_1[ connected = "1"];
		OUT_PORT_2_1[ connected = "1"];
		OUT_PORT_3_1[ connected = "1"];
		OUT_PORT_4_1[ connected = "1"];
		OUT_PORT_5_1[ connected = "1"];
		OUT_PORT_6_1[ connected = "1"];
		OUT_PORT_7_1[ connected = "1"];
		OUT_PORT_8_1[ connected = "1"];
		OUT_PORT_9_1[ connected = "1"];
		OUT_PORT_10_1[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](OUT_PORT_9_1.OUT1 -> IN_1_2_l_13 , OUT_PORT_10_1.OUT1 -> IN_2_2_l_13 , OUT_PORT_6_1.OUT1 -> G1_3_l_13 , OUT_PORT_8_1.OUT1 -> G2_3_l_13 , OUT_PORT_3_1.OUT1 -> IN_2_3_l_13 , OUT_PORT_4_1.OUT1 -> IN_4_3_l_13 , OUT_PORT_2_1.OUT1 -> IN_5_3_l_13 , OUT_PORT_5_1.OUT1 -> IN_7_3_l_13 , OUT_PORT_0_1.OUT1 -> IN_8_3_l_13 , OUT_PORT_1_1.OUT1 -> IN_10_3_l_13 , OUT_PORT_7_1.OUT1 -> IN_11_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_13.OUT1 -> IN1);
		add OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_13.OUT1 -> IN1);
		add OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_13.OUT1 -> IN1);
		add OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_13.OUT1 -> IN1);
		add OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_13.OUT1 -> IN1);
		add OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_13.OUT1 -> IN1);
		add OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_13.OUT1 -> IN1);
		add OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_13.OUT1 -> IN1);
		add OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_13.OUT1 -> IN1);
		add OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_13.OUT1 -> IN1);
		add OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_13.OUT1 -> IN1);
		}

	rule pattern_connect_1_14 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_1.OUT1 -> IN1);
			OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_1.OUT1 -> IN1);
			OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_1.OUT1 -> IN1);
			OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_1.OUT1 -> IN1);
			OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_1.OUT1 -> IN1);
			OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_1.OUT1 -> IN1);
			OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_1.OUT1 -> IN1);
			OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_1.OUT1 -> IN1);
			OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_1.OUT1 -> IN1);
			OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_1.OUT1 -> IN1);
			OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_1.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		OUT_PORT_0_1[ connected = "1"];
		OUT_PORT_1_1[ connected = "1"];
		OUT_PORT_2_1[ connected = "1"];
		OUT_PORT_3_1[ connected = "1"];
		OUT_PORT_4_1[ connected = "1"];
		OUT_PORT_5_1[ connected = "1"];
		OUT_PORT_6_1[ connected = "1"];
		OUT_PORT_7_1[ connected = "1"];
		OUT_PORT_8_1[ connected = "1"];
		OUT_PORT_9_1[ connected = "1"];
		OUT_PORT_10_1[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](OUT_PORT_1_1.OUT1 -> IN_1_0_l_14 , OUT_PORT_8_1.OUT1 -> IN_2_0_l_14 , OUT_PORT_3_1.OUT1 -> IN_4_0_l_14 , OUT_PORT_4_1.OUT1 -> IN_1_1_l_14 , OUT_PORT_5_1.OUT1 -> IN_2_1_l_14 , OUT_PORT_10_1.OUT1 -> IN_3_1_l_14 , OUT_PORT_6_1.OUT1 -> IN_6_1_l_14 , OUT_PORT_9_1.OUT1 -> IN_1_5_l_14 , OUT_PORT_7_1.OUT1 -> IN_2_5_l_14 , OUT_PORT_2_1.OUT1 -> IN_3_5_l_14 , OUT_PORT_0_1.OUT1 -> IN_6_5_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_14.OUT1 -> IN1);
		add OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_14.OUT1 -> IN1);
		add OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_14.OUT1 -> IN1);
		add OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_14.OUT1 -> IN1);
		add OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_14.OUT1 -> IN1);
		add OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_14.OUT1 -> IN1);
		add OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_14.OUT1 -> IN1);
		add OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_14.OUT1 -> IN1);
		add OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_14.OUT1 -> IN1);
		add OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_14.OUT1 -> IN1);
		add OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_14.OUT1 -> IN1);
		}

	rule pattern_connect_2_0 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_2.OUT1 -> IN1);
			OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_2.OUT1 -> IN1);
			OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_2.OUT1 -> IN1);
			OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_2.OUT1 -> IN1);
			OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_2.OUT1 -> IN1);
			OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_2.OUT1 -> IN1);
			OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_2.OUT1 -> IN1);
			OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_2.OUT1 -> IN1);
			OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_2.OUT1 -> IN1);
			OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_2.OUT1 -> IN1);
			OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_2.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		OUT_PORT_0_2[ connected = "1"];
		OUT_PORT_1_2[ connected = "1"];
		OUT_PORT_2_2[ connected = "1"];
		OUT_PORT_3_2[ connected = "1"];
		OUT_PORT_4_2[ connected = "1"];
		OUT_PORT_5_2[ connected = "1"];
		OUT_PORT_6_2[ connected = "1"];
		OUT_PORT_7_2[ connected = "1"];
		OUT_PORT_8_2[ connected = "1"];
		OUT_PORT_9_2[ connected = "1"];
		OUT_PORT_10_2[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](OUT_PORT_6_2.OUT1 -> IN_1_0_l_0 , OUT_PORT_8_2.OUT1 -> IN_2_0_l_0 , OUT_PORT_10_2.OUT1 -> IN_4_0_l_0 , OUT_PORT_0_2.OUT1 -> IN_1_1_l_0 , OUT_PORT_4_2.OUT1 -> IN_2_1_l_0 , OUT_PORT_7_2.OUT1 -> IN_3_1_l_0 , OUT_PORT_5_2.OUT1 -> IN_6_1_l_0 , OUT_PORT_9_2.OUT1 -> IN_1_5_l_0 , OUT_PORT_3_2.OUT1 -> IN_2_5_l_0 , OUT_PORT_2_2.OUT1 -> IN_3_5_l_0 , OUT_PORT_1_2.OUT1 -> IN_6_5_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_0.OUT1 -> IN1);
		add OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_0.OUT1 -> IN1);
		add OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_0.OUT1 -> IN1);
		add OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_0.OUT1 -> IN1);
		add OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_0.OUT1 -> IN1);
		add OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_0.OUT1 -> IN1);
		add OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_0.OUT1 -> IN1);
		add OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_0.OUT1 -> IN1);
		add OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_0.OUT1 -> IN1);
		add OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_0.OUT1 -> IN1);
		add OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_0.OUT1 -> IN1);
		}

	rule pattern_connect_2_1 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_2.OUT1 -> IN1);
			OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_2.OUT1 -> IN1);
			OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_2.OUT1 -> IN1);
			OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_2.OUT1 -> IN1);
			OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_2.OUT1 -> IN1);
			OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_2.OUT1 -> IN1);
			OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_2.OUT1 -> IN1);
			OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_2.OUT1 -> IN1);
			OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_2.OUT1 -> IN1);
			OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_2.OUT1 -> IN1);
			OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_2.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		OUT_PORT_0_2[ connected = "1"];
		OUT_PORT_1_2[ connected = "1"];
		OUT_PORT_2_2[ connected = "1"];
		OUT_PORT_3_2[ connected = "1"];
		OUT_PORT_4_2[ connected = "1"];
		OUT_PORT_5_2[ connected = "1"];
		OUT_PORT_6_2[ connected = "1"];
		OUT_PORT_7_2[ connected = "1"];
		OUT_PORT_8_2[ connected = "1"];
		OUT_PORT_9_2[ connected = "1"];
		OUT_PORT_10_2[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](OUT_PORT_9_2.OUT1 -> IN_1_2_l_1 , OUT_PORT_0_2.OUT1 -> IN_2_2_l_1 , OUT_PORT_10_2.OUT1 -> G1_3_l_1 , OUT_PORT_2_2.OUT1 -> G2_3_l_1 , OUT_PORT_8_2.OUT1 -> IN_2_3_l_1 , OUT_PORT_1_2.OUT1 -> IN_4_3_l_1 , OUT_PORT_6_2.OUT1 -> IN_5_3_l_1 , OUT_PORT_3_2.OUT1 -> IN_7_3_l_1 , OUT_PORT_5_2.OUT1 -> IN_8_3_l_1 , OUT_PORT_4_2.OUT1 -> IN_10_3_l_1 , OUT_PORT_7_2.OUT1 -> IN_11_3_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_1.OUT1 -> IN1);
		add OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_1.OUT1 -> IN1);
		add OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_1.OUT1 -> IN1);
		add OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_1.OUT1 -> IN1);
		add OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_1.OUT1 -> IN1);
		add OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_1.OUT1 -> IN1);
		add OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_1.OUT1 -> IN1);
		add OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_1.OUT1 -> IN1);
		add OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_1.OUT1 -> IN1);
		add OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_1.OUT1 -> IN1);
		add OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_1.OUT1 -> IN1);
		}

	rule pattern_connect_2_3 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_2.OUT1 -> IN1);
			OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_2.OUT1 -> IN1);
			OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_2.OUT1 -> IN1);
			OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_2.OUT1 -> IN1);
			OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_2.OUT1 -> IN1);
			OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_2.OUT1 -> IN1);
			OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_2.OUT1 -> IN1);
			OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_2.OUT1 -> IN1);
			OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_2.OUT1 -> IN1);
			OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_2.OUT1 -> IN1);
			OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_2.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		OUT_PORT_0_2[ connected = "1"];
		OUT_PORT_1_2[ connected = "1"];
		OUT_PORT_2_2[ connected = "1"];
		OUT_PORT_3_2[ connected = "1"];
		OUT_PORT_4_2[ connected = "1"];
		OUT_PORT_5_2[ connected = "1"];
		OUT_PORT_6_2[ connected = "1"];
		OUT_PORT_7_2[ connected = "1"];
		OUT_PORT_8_2[ connected = "1"];
		OUT_PORT_9_2[ connected = "1"];
		OUT_PORT_10_2[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](OUT_PORT_7_2.OUT1 -> IN_1_0_l_3 , OUT_PORT_2_2.OUT1 -> IN_2_0_l_3 , OUT_PORT_9_2.OUT1 -> IN_4_0_l_3 , OUT_PORT_1_2.OUT1 -> G18_4_l_3 , OUT_PORT_0_2.OUT1 -> G15_4_l_3 , OUT_PORT_6_2.OUT1 -> IN_1_4_l_3 , OUT_PORT_8_2.OUT1 -> IN_4_4_l_3 , OUT_PORT_4_2.OUT1 -> IN_5_4_l_3 , OUT_PORT_3_2.OUT1 -> IN_7_4_l_3 , OUT_PORT_10_2.OUT1 -> IN_9_4_l_3 , OUT_PORT_5_2.OUT1 -> IN_10_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_3.OUT1 -> IN1);
		add OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_3.OUT1 -> IN1);
		add OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_3.OUT1 -> IN1);
		add OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_3.OUT1 -> IN1);
		add OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_3.OUT1 -> IN1);
		add OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_3.OUT1 -> IN1);
		add OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_3.OUT1 -> IN1);
		add OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_3.OUT1 -> IN1);
		add OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_3.OUT1 -> IN1);
		add OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_3.OUT1 -> IN1);
		add OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_3.OUT1 -> IN1);
		}

	rule pattern_connect_2_4 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_2.OUT1 -> IN1);
			OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_2.OUT1 -> IN1);
			OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_2.OUT1 -> IN1);
			OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_2.OUT1 -> IN1);
			OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_2.OUT1 -> IN1);
			OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_2.OUT1 -> IN1);
			OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_2.OUT1 -> IN1);
			OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_2.OUT1 -> IN1);
			OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_2.OUT1 -> IN1);
			OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_2.OUT1 -> IN1);
			OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_2.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		OUT_PORT_0_2[ connected = "1"];
		OUT_PORT_1_2[ connected = "1"];
		OUT_PORT_2_2[ connected = "1"];
		OUT_PORT_3_2[ connected = "1"];
		OUT_PORT_4_2[ connected = "1"];
		OUT_PORT_5_2[ connected = "1"];
		OUT_PORT_6_2[ connected = "1"];
		OUT_PORT_7_2[ connected = "1"];
		OUT_PORT_8_2[ connected = "1"];
		OUT_PORT_9_2[ connected = "1"];
		OUT_PORT_10_2[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](OUT_PORT_9_2.OUT1 -> IN_1_0_l_4 , OUT_PORT_7_2.OUT1 -> IN_2_0_l_4 , OUT_PORT_10_2.OUT1 -> IN_4_0_l_4 , OUT_PORT_1_2.OUT1 -> G18_4_l_4 , OUT_PORT_5_2.OUT1 -> G15_4_l_4 , OUT_PORT_4_2.OUT1 -> IN_1_4_l_4 , OUT_PORT_6_2.OUT1 -> IN_4_4_l_4 , OUT_PORT_8_2.OUT1 -> IN_5_4_l_4 , OUT_PORT_0_2.OUT1 -> IN_7_4_l_4 , OUT_PORT_3_2.OUT1 -> IN_9_4_l_4 , OUT_PORT_2_2.OUT1 -> IN_10_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_4.OUT1 -> IN1);
		add OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_4.OUT1 -> IN1);
		add OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_4.OUT1 -> IN1);
		add OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_4.OUT1 -> IN1);
		add OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_4.OUT1 -> IN1);
		add OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_4.OUT1 -> IN1);
		add OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_4.OUT1 -> IN1);
		add OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_4.OUT1 -> IN1);
		add OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_4.OUT1 -> IN1);
		add OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_4.OUT1 -> IN1);
		add OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_4.OUT1 -> IN1);
		}

	rule pattern_connect_2_5 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_2.OUT1 -> IN1);
			OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_2.OUT1 -> IN1);
			OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_2.OUT1 -> IN1);
			OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_2.OUT1 -> IN1);
			OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_2.OUT1 -> IN1);
			OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_2.OUT1 -> IN1);
			OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_2.OUT1 -> IN1);
			OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_2.OUT1 -> IN1);
			OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_2.OUT1 -> IN1);
			OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_2.OUT1 -> IN1);
			OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_2.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		OUT_PORT_0_2[ connected = "1"];
		OUT_PORT_1_2[ connected = "1"];
		OUT_PORT_2_2[ connected = "1"];
		OUT_PORT_3_2[ connected = "1"];
		OUT_PORT_4_2[ connected = "1"];
		OUT_PORT_5_2[ connected = "1"];
		OUT_PORT_6_2[ connected = "1"];
		OUT_PORT_7_2[ connected = "1"];
		OUT_PORT_8_2[ connected = "1"];
		OUT_PORT_9_2[ connected = "1"];
		OUT_PORT_10_2[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](OUT_PORT_10_2.OUT1 -> IN_1_2_l_5 , OUT_PORT_8_2.OUT1 -> IN_2_2_l_5 , OUT_PORT_4_2.OUT1 -> G1_3_l_5 , OUT_PORT_3_2.OUT1 -> G2_3_l_5 , OUT_PORT_7_2.OUT1 -> IN_2_3_l_5 , OUT_PORT_2_2.OUT1 -> IN_4_3_l_5 , OUT_PORT_1_2.OUT1 -> IN_5_3_l_5 , OUT_PORT_0_2.OUT1 -> IN_7_3_l_5 , OUT_PORT_9_2.OUT1 -> IN_8_3_l_5 , OUT_PORT_5_2.OUT1 -> IN_10_3_l_5 , OUT_PORT_6_2.OUT1 -> IN_11_3_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_5.OUT1 -> IN1);
		add OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_5.OUT1 -> IN1);
		add OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_5.OUT1 -> IN1);
		add OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_5.OUT1 -> IN1);
		add OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_5.OUT1 -> IN1);
		add OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_5.OUT1 -> IN1);
		add OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_5.OUT1 -> IN1);
		add OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_5.OUT1 -> IN1);
		add OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_5.OUT1 -> IN1);
		add OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_5.OUT1 -> IN1);
		add OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_5.OUT1 -> IN1);
		}

	rule pattern_connect_2_6 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_2.OUT1 -> IN1);
			OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_2.OUT1 -> IN1);
			OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_2.OUT1 -> IN1);
			OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_2.OUT1 -> IN1);
			OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_2.OUT1 -> IN1);
			OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_2.OUT1 -> IN1);
			OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_2.OUT1 -> IN1);
			OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_2.OUT1 -> IN1);
			OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_2.OUT1 -> IN1);
			OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_2.OUT1 -> IN1);
			OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_2.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		OUT_PORT_0_2[ connected = "1"];
		OUT_PORT_1_2[ connected = "1"];
		OUT_PORT_2_2[ connected = "1"];
		OUT_PORT_3_2[ connected = "1"];
		OUT_PORT_4_2[ connected = "1"];
		OUT_PORT_5_2[ connected = "1"];
		OUT_PORT_6_2[ connected = "1"];
		OUT_PORT_7_2[ connected = "1"];
		OUT_PORT_8_2[ connected = "1"];
		OUT_PORT_9_2[ connected = "1"];
		OUT_PORT_10_2[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](OUT_PORT_6_2.OUT1 -> IN_1_2_l_6 , OUT_PORT_5_2.OUT1 -> IN_2_2_l_6 , OUT_PORT_7_2.OUT1 -> G1_3_l_6 , OUT_PORT_8_2.OUT1 -> G2_3_l_6 , OUT_PORT_4_2.OUT1 -> IN_2_3_l_6 , OUT_PORT_0_2.OUT1 -> IN_4_3_l_6 , OUT_PORT_1_2.OUT1 -> IN_5_3_l_6 , OUT_PORT_9_2.OUT1 -> IN_7_3_l_6 , OUT_PORT_3_2.OUT1 -> IN_8_3_l_6 , OUT_PORT_2_2.OUT1 -> IN_10_3_l_6 , OUT_PORT_10_2.OUT1 -> IN_11_3_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_6.OUT1 -> IN1);
		add OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_6.OUT1 -> IN1);
		add OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_6.OUT1 -> IN1);
		add OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_6.OUT1 -> IN1);
		add OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_6.OUT1 -> IN1);
		add OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_6.OUT1 -> IN1);
		add OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_6.OUT1 -> IN1);
		add OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_6.OUT1 -> IN1);
		add OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_6.OUT1 -> IN1);
		add OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_6.OUT1 -> IN1);
		add OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_6.OUT1 -> IN1);
		}

	rule pattern_connect_2_7 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_2.OUT1 -> IN1);
			OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_2.OUT1 -> IN1);
			OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_2.OUT1 -> IN1);
			OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_2.OUT1 -> IN1);
			OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_2.OUT1 -> IN1);
			OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_2.OUT1 -> IN1);
			OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_2.OUT1 -> IN1);
			OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_2.OUT1 -> IN1);
			OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_2.OUT1 -> IN1);
			OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_2.OUT1 -> IN1);
			OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_2.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		OUT_PORT_0_2[ connected = "1"];
		OUT_PORT_1_2[ connected = "1"];
		OUT_PORT_2_2[ connected = "1"];
		OUT_PORT_3_2[ connected = "1"];
		OUT_PORT_4_2[ connected = "1"];
		OUT_PORT_5_2[ connected = "1"];
		OUT_PORT_6_2[ connected = "1"];
		OUT_PORT_7_2[ connected = "1"];
		OUT_PORT_8_2[ connected = "1"];
		OUT_PORT_9_2[ connected = "1"];
		OUT_PORT_10_2[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](OUT_PORT_10_2.OUT1 -> IN_1_0_l_7 , OUT_PORT_1_2.OUT1 -> IN_2_0_l_7 , OUT_PORT_6_2.OUT1 -> IN_4_0_l_7 , OUT_PORT_3_2.OUT1 -> G18_4_l_7 , OUT_PORT_5_2.OUT1 -> G15_4_l_7 , OUT_PORT_0_2.OUT1 -> IN_1_4_l_7 , OUT_PORT_7_2.OUT1 -> IN_4_4_l_7 , OUT_PORT_8_2.OUT1 -> IN_5_4_l_7 , OUT_PORT_4_2.OUT1 -> IN_7_4_l_7 , OUT_PORT_2_2.OUT1 -> IN_9_4_l_7 , OUT_PORT_9_2.OUT1 -> IN_10_4_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_7.OUT1 -> IN1);
		add OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_7.OUT1 -> IN1);
		add OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_7.OUT1 -> IN1);
		add OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_7.OUT1 -> IN1);
		add OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_7.OUT1 -> IN1);
		add OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_7.OUT1 -> IN1);
		add OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_7.OUT1 -> IN1);
		add OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_7.OUT1 -> IN1);
		add OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_7.OUT1 -> IN1);
		add OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_7.OUT1 -> IN1);
		add OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_7.OUT1 -> IN1);
		}

	rule pattern_connect_2_8 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_2.OUT1 -> IN1);
			OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_2.OUT1 -> IN1);
			OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_2.OUT1 -> IN1);
			OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_2.OUT1 -> IN1);
			OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_2.OUT1 -> IN1);
			OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_2.OUT1 -> IN1);
			OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_2.OUT1 -> IN1);
			OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_2.OUT1 -> IN1);
			OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_2.OUT1 -> IN1);
			OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_2.OUT1 -> IN1);
			OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_2.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		OUT_PORT_0_2[ connected = "1"];
		OUT_PORT_1_2[ connected = "1"];
		OUT_PORT_2_2[ connected = "1"];
		OUT_PORT_3_2[ connected = "1"];
		OUT_PORT_4_2[ connected = "1"];
		OUT_PORT_5_2[ connected = "1"];
		OUT_PORT_6_2[ connected = "1"];
		OUT_PORT_7_2[ connected = "1"];
		OUT_PORT_8_2[ connected = "1"];
		OUT_PORT_9_2[ connected = "1"];
		OUT_PORT_10_2[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](OUT_PORT_3_2.OUT1 -> IN_1_0_l_8 , OUT_PORT_5_2.OUT1 -> IN_2_0_l_8 , OUT_PORT_8_2.OUT1 -> IN_4_0_l_8 , OUT_PORT_10_2.OUT1 -> IN_1_1_l_8 , OUT_PORT_7_2.OUT1 -> IN_2_1_l_8 , OUT_PORT_0_2.OUT1 -> IN_3_1_l_8 , OUT_PORT_6_2.OUT1 -> IN_6_1_l_8 , OUT_PORT_4_2.OUT1 -> IN_1_5_l_8 , OUT_PORT_9_2.OUT1 -> IN_2_5_l_8 , OUT_PORT_2_2.OUT1 -> IN_3_5_l_8 , OUT_PORT_1_2.OUT1 -> IN_6_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_8.OUT1 -> IN1);
		add OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_8.OUT1 -> IN1);
		add OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_8.OUT1 -> IN1);
		add OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_8.OUT1 -> IN1);
		add OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_8.OUT1 -> IN1);
		add OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_8.OUT1 -> IN1);
		add OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_8.OUT1 -> IN1);
		add OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_8.OUT1 -> IN1);
		add OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_8.OUT1 -> IN1);
		add OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_8.OUT1 -> IN1);
		add OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_8.OUT1 -> IN1);
		}

	rule pattern_connect_2_9 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_2.OUT1 -> IN1);
			OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_2.OUT1 -> IN1);
			OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_2.OUT1 -> IN1);
			OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_2.OUT1 -> IN1);
			OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_2.OUT1 -> IN1);
			OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_2.OUT1 -> IN1);
			OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_2.OUT1 -> IN1);
			OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_2.OUT1 -> IN1);
			OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_2.OUT1 -> IN1);
			OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_2.OUT1 -> IN1);
			OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_2.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		OUT_PORT_0_2[ connected = "1"];
		OUT_PORT_1_2[ connected = "1"];
		OUT_PORT_2_2[ connected = "1"];
		OUT_PORT_3_2[ connected = "1"];
		OUT_PORT_4_2[ connected = "1"];
		OUT_PORT_5_2[ connected = "1"];
		OUT_PORT_6_2[ connected = "1"];
		OUT_PORT_7_2[ connected = "1"];
		OUT_PORT_8_2[ connected = "1"];
		OUT_PORT_9_2[ connected = "1"];
		OUT_PORT_10_2[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](OUT_PORT_6_2.OUT1 -> IN_1_0_l_9 , OUT_PORT_10_2.OUT1 -> IN_2_0_l_9 , OUT_PORT_5_2.OUT1 -> IN_4_0_l_9 , OUT_PORT_7_2.OUT1 -> G18_4_l_9 , OUT_PORT_9_2.OUT1 -> G15_4_l_9 , OUT_PORT_2_2.OUT1 -> IN_1_4_l_9 , OUT_PORT_8_2.OUT1 -> IN_4_4_l_9 , OUT_PORT_4_2.OUT1 -> IN_5_4_l_9 , OUT_PORT_1_2.OUT1 -> IN_7_4_l_9 , OUT_PORT_3_2.OUT1 -> IN_9_4_l_9 , OUT_PORT_0_2.OUT1 -> IN_10_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_9.OUT1 -> IN1);
		add OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_9.OUT1 -> IN1);
		add OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_9.OUT1 -> IN1);
		add OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_9.OUT1 -> IN1);
		add OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_9.OUT1 -> IN1);
		add OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_9.OUT1 -> IN1);
		add OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_9.OUT1 -> IN1);
		add OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_9.OUT1 -> IN1);
		add OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_9.OUT1 -> IN1);
		add OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_9.OUT1 -> IN1);
		add OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_9.OUT1 -> IN1);
		}

	rule pattern_connect_2_10 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_2.OUT1 -> IN1);
			OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_2.OUT1 -> IN1);
			OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_2.OUT1 -> IN1);
			OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_2.OUT1 -> IN1);
			OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_2.OUT1 -> IN1);
			OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_2.OUT1 -> IN1);
			OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_2.OUT1 -> IN1);
			OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_2.OUT1 -> IN1);
			OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_2.OUT1 -> IN1);
			OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_2.OUT1 -> IN1);
			OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_2.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		OUT_PORT_0_2[ connected = "1"];
		OUT_PORT_1_2[ connected = "1"];
		OUT_PORT_2_2[ connected = "1"];
		OUT_PORT_3_2[ connected = "1"];
		OUT_PORT_4_2[ connected = "1"];
		OUT_PORT_5_2[ connected = "1"];
		OUT_PORT_6_2[ connected = "1"];
		OUT_PORT_7_2[ connected = "1"];
		OUT_PORT_8_2[ connected = "1"];
		OUT_PORT_9_2[ connected = "1"];
		OUT_PORT_10_2[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](OUT_PORT_6_2.OUT1 -> IN_1_0_l_10 , OUT_PORT_10_2.OUT1 -> IN_2_0_l_10 , OUT_PORT_1_2.OUT1 -> IN_4_0_l_10 , OUT_PORT_2_2.OUT1 -> G18_4_l_10 , OUT_PORT_4_2.OUT1 -> G15_4_l_10 , OUT_PORT_7_2.OUT1 -> IN_1_4_l_10 , OUT_PORT_8_2.OUT1 -> IN_4_4_l_10 , OUT_PORT_0_2.OUT1 -> IN_5_4_l_10 , OUT_PORT_3_2.OUT1 -> IN_7_4_l_10 , OUT_PORT_9_2.OUT1 -> IN_9_4_l_10 , OUT_PORT_5_2.OUT1 -> IN_10_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_10.OUT1 -> IN1);
		add OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_10.OUT1 -> IN1);
		add OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_10.OUT1 -> IN1);
		add OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_10.OUT1 -> IN1);
		add OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_10.OUT1 -> IN1);
		add OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_10.OUT1 -> IN1);
		add OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_10.OUT1 -> IN1);
		add OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_10.OUT1 -> IN1);
		add OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_10.OUT1 -> IN1);
		add OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_10.OUT1 -> IN1);
		add OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_10.OUT1 -> IN1);
		}

	rule pattern_connect_2_11 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_2.OUT1 -> IN1);
			OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_2.OUT1 -> IN1);
			OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_2.OUT1 -> IN1);
			OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_2.OUT1 -> IN1);
			OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_2.OUT1 -> IN1);
			OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_2.OUT1 -> IN1);
			OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_2.OUT1 -> IN1);
			OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_2.OUT1 -> IN1);
			OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_2.OUT1 -> IN1);
			OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_2.OUT1 -> IN1);
			OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_2.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		OUT_PORT_0_2[ connected = "1"];
		OUT_PORT_1_2[ connected = "1"];
		OUT_PORT_2_2[ connected = "1"];
		OUT_PORT_3_2[ connected = "1"];
		OUT_PORT_4_2[ connected = "1"];
		OUT_PORT_5_2[ connected = "1"];
		OUT_PORT_6_2[ connected = "1"];
		OUT_PORT_7_2[ connected = "1"];
		OUT_PORT_8_2[ connected = "1"];
		OUT_PORT_9_2[ connected = "1"];
		OUT_PORT_10_2[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](OUT_PORT_8_2.OUT1 -> IN_1_0_l_11 , OUT_PORT_7_2.OUT1 -> IN_2_0_l_11 , OUT_PORT_2_2.OUT1 -> IN_4_0_l_11 , OUT_PORT_9_2.OUT1 -> IN_1_1_l_11 , OUT_PORT_5_2.OUT1 -> IN_2_1_l_11 , OUT_PORT_4_2.OUT1 -> IN_3_1_l_11 , OUT_PORT_1_2.OUT1 -> IN_6_1_l_11 , OUT_PORT_0_2.OUT1 -> IN_1_5_l_11 , OUT_PORT_6_2.OUT1 -> IN_2_5_l_11 , OUT_PORT_10_2.OUT1 -> IN_3_5_l_11 , OUT_PORT_3_2.OUT1 -> IN_6_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_11.OUT1 -> IN1);
		add OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_11.OUT1 -> IN1);
		add OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_11.OUT1 -> IN1);
		add OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_11.OUT1 -> IN1);
		add OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_11.OUT1 -> IN1);
		add OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_11.OUT1 -> IN1);
		add OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_11.OUT1 -> IN1);
		add OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_11.OUT1 -> IN1);
		add OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_11.OUT1 -> IN1);
		add OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_11.OUT1 -> IN1);
		add OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_11.OUT1 -> IN1);
		}

	rule pattern_connect_2_12 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_2.OUT1 -> IN1);
			OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_2.OUT1 -> IN1);
			OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_2.OUT1 -> IN1);
			OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_2.OUT1 -> IN1);
			OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_2.OUT1 -> IN1);
			OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_2.OUT1 -> IN1);
			OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_2.OUT1 -> IN1);
			OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_2.OUT1 -> IN1);
			OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_2.OUT1 -> IN1);
			OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_2.OUT1 -> IN1);
			OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_2.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		OUT_PORT_0_2[ connected = "1"];
		OUT_PORT_1_2[ connected = "1"];
		OUT_PORT_2_2[ connected = "1"];
		OUT_PORT_3_2[ connected = "1"];
		OUT_PORT_4_2[ connected = "1"];
		OUT_PORT_5_2[ connected = "1"];
		OUT_PORT_6_2[ connected = "1"];
		OUT_PORT_7_2[ connected = "1"];
		OUT_PORT_8_2[ connected = "1"];
		OUT_PORT_9_2[ connected = "1"];
		OUT_PORT_10_2[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](OUT_PORT_2_2.OUT1 -> IN_1_0_l_12 , OUT_PORT_5_2.OUT1 -> IN_2_0_l_12 , OUT_PORT_6_2.OUT1 -> IN_4_0_l_12 , OUT_PORT_0_2.OUT1 -> IN_1_1_l_12 , OUT_PORT_4_2.OUT1 -> IN_2_1_l_12 , OUT_PORT_10_2.OUT1 -> IN_3_1_l_12 , OUT_PORT_7_2.OUT1 -> IN_6_1_l_12 , OUT_PORT_9_2.OUT1 -> IN_1_5_l_12 , OUT_PORT_1_2.OUT1 -> IN_2_5_l_12 , OUT_PORT_8_2.OUT1 -> IN_3_5_l_12 , OUT_PORT_3_2.OUT1 -> IN_6_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_12.OUT1 -> IN1);
		add OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_12.OUT1 -> IN1);
		add OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_12.OUT1 -> IN1);
		add OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_12.OUT1 -> IN1);
		add OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_12.OUT1 -> IN1);
		add OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_12.OUT1 -> IN1);
		add OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_12.OUT1 -> IN1);
		add OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_12.OUT1 -> IN1);
		add OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_12.OUT1 -> IN1);
		add OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_12.OUT1 -> IN1);
		add OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_12.OUT1 -> IN1);
		}

	rule pattern_connect_2_13 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_2.OUT1 -> IN1);
			OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_2.OUT1 -> IN1);
			OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_2.OUT1 -> IN1);
			OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_2.OUT1 -> IN1);
			OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_2.OUT1 -> IN1);
			OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_2.OUT1 -> IN1);
			OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_2.OUT1 -> IN1);
			OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_2.OUT1 -> IN1);
			OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_2.OUT1 -> IN1);
			OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_2.OUT1 -> IN1);
			OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_2.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		OUT_PORT_0_2[ connected = "1"];
		OUT_PORT_1_2[ connected = "1"];
		OUT_PORT_2_2[ connected = "1"];
		OUT_PORT_3_2[ connected = "1"];
		OUT_PORT_4_2[ connected = "1"];
		OUT_PORT_5_2[ connected = "1"];
		OUT_PORT_6_2[ connected = "1"];
		OUT_PORT_7_2[ connected = "1"];
		OUT_PORT_8_2[ connected = "1"];
		OUT_PORT_9_2[ connected = "1"];
		OUT_PORT_10_2[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](OUT_PORT_8_2.OUT1 -> IN_1_2_l_13 , OUT_PORT_0_2.OUT1 -> IN_2_2_l_13 , OUT_PORT_5_2.OUT1 -> G1_3_l_13 , OUT_PORT_1_2.OUT1 -> G2_3_l_13 , OUT_PORT_6_2.OUT1 -> IN_2_3_l_13 , OUT_PORT_3_2.OUT1 -> IN_4_3_l_13 , OUT_PORT_4_2.OUT1 -> IN_5_3_l_13 , OUT_PORT_7_2.OUT1 -> IN_7_3_l_13 , OUT_PORT_2_2.OUT1 -> IN_8_3_l_13 , OUT_PORT_9_2.OUT1 -> IN_10_3_l_13 , OUT_PORT_10_2.OUT1 -> IN_11_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_13.OUT1 -> IN1);
		add OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_13.OUT1 -> IN1);
		add OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_13.OUT1 -> IN1);
		add OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_13.OUT1 -> IN1);
		add OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_13.OUT1 -> IN1);
		add OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_13.OUT1 -> IN1);
		add OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_13.OUT1 -> IN1);
		add OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_13.OUT1 -> IN1);
		add OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_13.OUT1 -> IN1);
		add OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_13.OUT1 -> IN1);
		add OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_13.OUT1 -> IN1);
		}

	rule pattern_connect_2_14 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_2.OUT1 -> IN1);
			OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_2.OUT1 -> IN1);
			OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_2.OUT1 -> IN1);
			OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_2.OUT1 -> IN1);
			OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_2.OUT1 -> IN1);
			OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_2.OUT1 -> IN1);
			OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_2.OUT1 -> IN1);
			OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_2.OUT1 -> IN1);
			OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_2.OUT1 -> IN1);
			OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_2.OUT1 -> IN1);
			OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_2.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		OUT_PORT_0_2[ connected = "1"];
		OUT_PORT_1_2[ connected = "1"];
		OUT_PORT_2_2[ connected = "1"];
		OUT_PORT_3_2[ connected = "1"];
		OUT_PORT_4_2[ connected = "1"];
		OUT_PORT_5_2[ connected = "1"];
		OUT_PORT_6_2[ connected = "1"];
		OUT_PORT_7_2[ connected = "1"];
		OUT_PORT_8_2[ connected = "1"];
		OUT_PORT_9_2[ connected = "1"];
		OUT_PORT_10_2[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](OUT_PORT_8_2.OUT1 -> IN_1_0_l_14 , OUT_PORT_5_2.OUT1 -> IN_2_0_l_14 , OUT_PORT_9_2.OUT1 -> IN_4_0_l_14 , OUT_PORT_2_2.OUT1 -> IN_1_1_l_14 , OUT_PORT_7_2.OUT1 -> IN_2_1_l_14 , OUT_PORT_1_2.OUT1 -> IN_3_1_l_14 , OUT_PORT_6_2.OUT1 -> IN_6_1_l_14 , OUT_PORT_3_2.OUT1 -> IN_1_5_l_14 , OUT_PORT_0_2.OUT1 -> IN_2_5_l_14 , OUT_PORT_10_2.OUT1 -> IN_3_5_l_14 , OUT_PORT_4_2.OUT1 -> IN_6_5_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_14.OUT1 -> IN1);
		add OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_14.OUT1 -> IN1);
		add OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_14.OUT1 -> IN1);
		add OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_14.OUT1 -> IN1);
		add OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_14.OUT1 -> IN1);
		add OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_14.OUT1 -> IN1);
		add OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_14.OUT1 -> IN1);
		add OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_14.OUT1 -> IN1);
		add OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_14.OUT1 -> IN1);
		add OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_14.OUT1 -> IN1);
		add OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_14.OUT1 -> IN1);
		}

	rule pattern_connect_3_0 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_3.OUT1 -> IN1);
			OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_3.OUT1 -> IN1);
			OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_3.OUT1 -> IN1);
			OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_3.OUT1 -> IN1);
			OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_3.OUT1 -> IN1);
			OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_3.OUT1 -> IN1);
			OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_3.OUT1 -> IN1);
			OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_3.OUT1 -> IN1);
			OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_3.OUT1 -> IN1);
			OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_3.OUT1 -> IN1);
			OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_3.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		OUT_PORT_0_3[ connected = "1"];
		OUT_PORT_1_3[ connected = "1"];
		OUT_PORT_2_3[ connected = "1"];
		OUT_PORT_3_3[ connected = "1"];
		OUT_PORT_4_3[ connected = "1"];
		OUT_PORT_5_3[ connected = "1"];
		OUT_PORT_6_3[ connected = "1"];
		OUT_PORT_7_3[ connected = "1"];
		OUT_PORT_8_3[ connected = "1"];
		OUT_PORT_9_3[ connected = "1"];
		OUT_PORT_10_3[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](OUT_PORT_2_3.OUT1 -> IN_1_0_l_0 , OUT_PORT_10_3.OUT1 -> IN_2_0_l_0 , OUT_PORT_6_3.OUT1 -> IN_4_0_l_0 , OUT_PORT_3_3.OUT1 -> IN_1_1_l_0 , OUT_PORT_1_3.OUT1 -> IN_2_1_l_0 , OUT_PORT_0_3.OUT1 -> IN_3_1_l_0 , OUT_PORT_5_3.OUT1 -> IN_6_1_l_0 , OUT_PORT_4_3.OUT1 -> IN_1_5_l_0 , OUT_PORT_8_3.OUT1 -> IN_2_5_l_0 , OUT_PORT_9_3.OUT1 -> IN_3_5_l_0 , OUT_PORT_7_3.OUT1 -> IN_6_5_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_0.OUT1 -> IN1);
		add OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_0.OUT1 -> IN1);
		add OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_0.OUT1 -> IN1);
		add OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_0.OUT1 -> IN1);
		add OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_0.OUT1 -> IN1);
		add OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_0.OUT1 -> IN1);
		add OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_0.OUT1 -> IN1);
		add OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_0.OUT1 -> IN1);
		add OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_0.OUT1 -> IN1);
		add OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_0.OUT1 -> IN1);
		add OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_0.OUT1 -> IN1);
		}

	rule pattern_connect_3_1 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_3.OUT1 -> IN1);
			OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_3.OUT1 -> IN1);
			OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_3.OUT1 -> IN1);
			OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_3.OUT1 -> IN1);
			OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_3.OUT1 -> IN1);
			OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_3.OUT1 -> IN1);
			OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_3.OUT1 -> IN1);
			OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_3.OUT1 -> IN1);
			OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_3.OUT1 -> IN1);
			OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_3.OUT1 -> IN1);
			OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_3.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		OUT_PORT_0_3[ connected = "1"];
		OUT_PORT_1_3[ connected = "1"];
		OUT_PORT_2_3[ connected = "1"];
		OUT_PORT_3_3[ connected = "1"];
		OUT_PORT_4_3[ connected = "1"];
		OUT_PORT_5_3[ connected = "1"];
		OUT_PORT_6_3[ connected = "1"];
		OUT_PORT_7_3[ connected = "1"];
		OUT_PORT_8_3[ connected = "1"];
		OUT_PORT_9_3[ connected = "1"];
		OUT_PORT_10_3[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](OUT_PORT_9_3.OUT1 -> IN_1_2_l_1 , OUT_PORT_6_3.OUT1 -> IN_2_2_l_1 , OUT_PORT_2_3.OUT1 -> G1_3_l_1 , OUT_PORT_10_3.OUT1 -> G2_3_l_1 , OUT_PORT_5_3.OUT1 -> IN_2_3_l_1 , OUT_PORT_8_3.OUT1 -> IN_4_3_l_1 , OUT_PORT_0_3.OUT1 -> IN_5_3_l_1 , OUT_PORT_1_3.OUT1 -> IN_7_3_l_1 , OUT_PORT_4_3.OUT1 -> IN_8_3_l_1 , OUT_PORT_3_3.OUT1 -> IN_10_3_l_1 , OUT_PORT_7_3.OUT1 -> IN_11_3_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_1.OUT1 -> IN1);
		add OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_1.OUT1 -> IN1);
		add OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_1.OUT1 -> IN1);
		add OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_1.OUT1 -> IN1);
		add OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_1.OUT1 -> IN1);
		add OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_1.OUT1 -> IN1);
		add OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_1.OUT1 -> IN1);
		add OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_1.OUT1 -> IN1);
		add OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_1.OUT1 -> IN1);
		add OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_1.OUT1 -> IN1);
		add OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_1.OUT1 -> IN1);
		}

	rule pattern_connect_3_2 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_3.OUT1 -> IN1);
			OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_3.OUT1 -> IN1);
			OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_3.OUT1 -> IN1);
			OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_3.OUT1 -> IN1);
			OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_3.OUT1 -> IN1);
			OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_3.OUT1 -> IN1);
			OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_3.OUT1 -> IN1);
			OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_3.OUT1 -> IN1);
			OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_3.OUT1 -> IN1);
			OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_3.OUT1 -> IN1);
			OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_3.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		OUT_PORT_0_3[ connected = "1"];
		OUT_PORT_1_3[ connected = "1"];
		OUT_PORT_2_3[ connected = "1"];
		OUT_PORT_3_3[ connected = "1"];
		OUT_PORT_4_3[ connected = "1"];
		OUT_PORT_5_3[ connected = "1"];
		OUT_PORT_6_3[ connected = "1"];
		OUT_PORT_7_3[ connected = "1"];
		OUT_PORT_8_3[ connected = "1"];
		OUT_PORT_9_3[ connected = "1"];
		OUT_PORT_10_3[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](OUT_PORT_9_3.OUT1 -> IN_1_2_l_2 , OUT_PORT_6_3.OUT1 -> IN_2_2_l_2 , OUT_PORT_7_3.OUT1 -> G1_3_l_2 , OUT_PORT_2_3.OUT1 -> G2_3_l_2 , OUT_PORT_5_3.OUT1 -> IN_2_3_l_2 , OUT_PORT_3_3.OUT1 -> IN_4_3_l_2 , OUT_PORT_8_3.OUT1 -> IN_5_3_l_2 , OUT_PORT_4_3.OUT1 -> IN_7_3_l_2 , OUT_PORT_10_3.OUT1 -> IN_8_3_l_2 , OUT_PORT_0_3.OUT1 -> IN_10_3_l_2 , OUT_PORT_1_3.OUT1 -> IN_11_3_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_2.OUT1 -> IN1);
		add OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_2.OUT1 -> IN1);
		add OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_2.OUT1 -> IN1);
		add OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_2.OUT1 -> IN1);
		add OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_2.OUT1 -> IN1);
		add OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_2.OUT1 -> IN1);
		add OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_2.OUT1 -> IN1);
		add OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_2.OUT1 -> IN1);
		add OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_2.OUT1 -> IN1);
		add OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_2.OUT1 -> IN1);
		add OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_2.OUT1 -> IN1);
		}

	rule pattern_connect_3_4 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_3.OUT1 -> IN1);
			OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_3.OUT1 -> IN1);
			OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_3.OUT1 -> IN1);
			OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_3.OUT1 -> IN1);
			OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_3.OUT1 -> IN1);
			OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_3.OUT1 -> IN1);
			OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_3.OUT1 -> IN1);
			OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_3.OUT1 -> IN1);
			OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_3.OUT1 -> IN1);
			OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_3.OUT1 -> IN1);
			OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_3.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		OUT_PORT_0_3[ connected = "1"];
		OUT_PORT_1_3[ connected = "1"];
		OUT_PORT_2_3[ connected = "1"];
		OUT_PORT_3_3[ connected = "1"];
		OUT_PORT_4_3[ connected = "1"];
		OUT_PORT_5_3[ connected = "1"];
		OUT_PORT_6_3[ connected = "1"];
		OUT_PORT_7_3[ connected = "1"];
		OUT_PORT_8_3[ connected = "1"];
		OUT_PORT_9_3[ connected = "1"];
		OUT_PORT_10_3[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](OUT_PORT_8_3.OUT1 -> IN_1_0_l_4 , OUT_PORT_6_3.OUT1 -> IN_2_0_l_4 , OUT_PORT_10_3.OUT1 -> IN_4_0_l_4 , OUT_PORT_1_3.OUT1 -> G18_4_l_4 , OUT_PORT_9_3.OUT1 -> G15_4_l_4 , OUT_PORT_7_3.OUT1 -> IN_1_4_l_4 , OUT_PORT_5_3.OUT1 -> IN_4_4_l_4 , OUT_PORT_0_3.OUT1 -> IN_5_4_l_4 , OUT_PORT_2_3.OUT1 -> IN_7_4_l_4 , OUT_PORT_4_3.OUT1 -> IN_9_4_l_4 , OUT_PORT_3_3.OUT1 -> IN_10_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_4.OUT1 -> IN1);
		add OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_4.OUT1 -> IN1);
		add OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_4.OUT1 -> IN1);
		add OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_4.OUT1 -> IN1);
		add OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_4.OUT1 -> IN1);
		add OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_4.OUT1 -> IN1);
		add OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_4.OUT1 -> IN1);
		add OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_4.OUT1 -> IN1);
		add OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_4.OUT1 -> IN1);
		add OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_4.OUT1 -> IN1);
		add OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_4.OUT1 -> IN1);
		}

	rule pattern_connect_3_5 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_3.OUT1 -> IN1);
			OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_3.OUT1 -> IN1);
			OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_3.OUT1 -> IN1);
			OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_3.OUT1 -> IN1);
			OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_3.OUT1 -> IN1);
			OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_3.OUT1 -> IN1);
			OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_3.OUT1 -> IN1);
			OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_3.OUT1 -> IN1);
			OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_3.OUT1 -> IN1);
			OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_3.OUT1 -> IN1);
			OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_3.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		OUT_PORT_0_3[ connected = "1"];
		OUT_PORT_1_3[ connected = "1"];
		OUT_PORT_2_3[ connected = "1"];
		OUT_PORT_3_3[ connected = "1"];
		OUT_PORT_4_3[ connected = "1"];
		OUT_PORT_5_3[ connected = "1"];
		OUT_PORT_6_3[ connected = "1"];
		OUT_PORT_7_3[ connected = "1"];
		OUT_PORT_8_3[ connected = "1"];
		OUT_PORT_9_3[ connected = "1"];
		OUT_PORT_10_3[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](OUT_PORT_3_3.OUT1 -> IN_1_2_l_5 , OUT_PORT_7_3.OUT1 -> IN_2_2_l_5 , OUT_PORT_2_3.OUT1 -> G1_3_l_5 , OUT_PORT_4_3.OUT1 -> G2_3_l_5 , OUT_PORT_9_3.OUT1 -> IN_2_3_l_5 , OUT_PORT_0_3.OUT1 -> IN_4_3_l_5 , OUT_PORT_6_3.OUT1 -> IN_5_3_l_5 , OUT_PORT_10_3.OUT1 -> IN_7_3_l_5 , OUT_PORT_8_3.OUT1 -> IN_8_3_l_5 , OUT_PORT_1_3.OUT1 -> IN_10_3_l_5 , OUT_PORT_5_3.OUT1 -> IN_11_3_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_5.OUT1 -> IN1);
		add OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_5.OUT1 -> IN1);
		add OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_5.OUT1 -> IN1);
		add OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_5.OUT1 -> IN1);
		add OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_5.OUT1 -> IN1);
		add OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_5.OUT1 -> IN1);
		add OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_5.OUT1 -> IN1);
		add OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_5.OUT1 -> IN1);
		add OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_5.OUT1 -> IN1);
		add OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_5.OUT1 -> IN1);
		add OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_5.OUT1 -> IN1);
		}

	rule pattern_connect_3_6 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_3.OUT1 -> IN1);
			OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_3.OUT1 -> IN1);
			OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_3.OUT1 -> IN1);
			OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_3.OUT1 -> IN1);
			OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_3.OUT1 -> IN1);
			OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_3.OUT1 -> IN1);
			OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_3.OUT1 -> IN1);
			OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_3.OUT1 -> IN1);
			OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_3.OUT1 -> IN1);
			OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_3.OUT1 -> IN1);
			OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_3.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		OUT_PORT_0_3[ connected = "1"];
		OUT_PORT_1_3[ connected = "1"];
		OUT_PORT_2_3[ connected = "1"];
		OUT_PORT_3_3[ connected = "1"];
		OUT_PORT_4_3[ connected = "1"];
		OUT_PORT_5_3[ connected = "1"];
		OUT_PORT_6_3[ connected = "1"];
		OUT_PORT_7_3[ connected = "1"];
		OUT_PORT_8_3[ connected = "1"];
		OUT_PORT_9_3[ connected = "1"];
		OUT_PORT_10_3[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](OUT_PORT_10_3.OUT1 -> IN_1_2_l_6 , OUT_PORT_6_3.OUT1 -> IN_2_2_l_6 , OUT_PORT_8_3.OUT1 -> G1_3_l_6 , OUT_PORT_4_3.OUT1 -> G2_3_l_6 , OUT_PORT_0_3.OUT1 -> IN_2_3_l_6 , OUT_PORT_5_3.OUT1 -> IN_4_3_l_6 , OUT_PORT_2_3.OUT1 -> IN_5_3_l_6 , OUT_PORT_9_3.OUT1 -> IN_7_3_l_6 , OUT_PORT_7_3.OUT1 -> IN_8_3_l_6 , OUT_PORT_3_3.OUT1 -> IN_10_3_l_6 , OUT_PORT_1_3.OUT1 -> IN_11_3_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_6.OUT1 -> IN1);
		add OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_6.OUT1 -> IN1);
		add OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_6.OUT1 -> IN1);
		add OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_6.OUT1 -> IN1);
		add OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_6.OUT1 -> IN1);
		add OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_6.OUT1 -> IN1);
		add OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_6.OUT1 -> IN1);
		add OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_6.OUT1 -> IN1);
		add OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_6.OUT1 -> IN1);
		add OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_6.OUT1 -> IN1);
		add OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_6.OUT1 -> IN1);
		}

	rule pattern_connect_3_7 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_3.OUT1 -> IN1);
			OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_3.OUT1 -> IN1);
			OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_3.OUT1 -> IN1);
			OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_3.OUT1 -> IN1);
			OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_3.OUT1 -> IN1);
			OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_3.OUT1 -> IN1);
			OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_3.OUT1 -> IN1);
			OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_3.OUT1 -> IN1);
			OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_3.OUT1 -> IN1);
			OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_3.OUT1 -> IN1);
			OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_3.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		OUT_PORT_0_3[ connected = "1"];
		OUT_PORT_1_3[ connected = "1"];
		OUT_PORT_2_3[ connected = "1"];
		OUT_PORT_3_3[ connected = "1"];
		OUT_PORT_4_3[ connected = "1"];
		OUT_PORT_5_3[ connected = "1"];
		OUT_PORT_6_3[ connected = "1"];
		OUT_PORT_7_3[ connected = "1"];
		OUT_PORT_8_3[ connected = "1"];
		OUT_PORT_9_3[ connected = "1"];
		OUT_PORT_10_3[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](OUT_PORT_1_3.OUT1 -> IN_1_0_l_7 , OUT_PORT_4_3.OUT1 -> IN_2_0_l_7 , OUT_PORT_6_3.OUT1 -> IN_4_0_l_7 , OUT_PORT_8_3.OUT1 -> G18_4_l_7 , OUT_PORT_3_3.OUT1 -> G15_4_l_7 , OUT_PORT_7_3.OUT1 -> IN_1_4_l_7 , OUT_PORT_5_3.OUT1 -> IN_4_4_l_7 , OUT_PORT_2_3.OUT1 -> IN_5_4_l_7 , OUT_PORT_9_3.OUT1 -> IN_7_4_l_7 , OUT_PORT_0_3.OUT1 -> IN_9_4_l_7 , OUT_PORT_10_3.OUT1 -> IN_10_4_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_7.OUT1 -> IN1);
		add OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_7.OUT1 -> IN1);
		add OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_7.OUT1 -> IN1);
		add OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_7.OUT1 -> IN1);
		add OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_7.OUT1 -> IN1);
		add OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_7.OUT1 -> IN1);
		add OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_7.OUT1 -> IN1);
		add OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_7.OUT1 -> IN1);
		add OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_7.OUT1 -> IN1);
		add OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_7.OUT1 -> IN1);
		add OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_7.OUT1 -> IN1);
		}

	rule pattern_connect_3_8 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_3.OUT1 -> IN1);
			OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_3.OUT1 -> IN1);
			OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_3.OUT1 -> IN1);
			OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_3.OUT1 -> IN1);
			OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_3.OUT1 -> IN1);
			OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_3.OUT1 -> IN1);
			OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_3.OUT1 -> IN1);
			OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_3.OUT1 -> IN1);
			OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_3.OUT1 -> IN1);
			OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_3.OUT1 -> IN1);
			OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_3.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		OUT_PORT_0_3[ connected = "1"];
		OUT_PORT_1_3[ connected = "1"];
		OUT_PORT_2_3[ connected = "1"];
		OUT_PORT_3_3[ connected = "1"];
		OUT_PORT_4_3[ connected = "1"];
		OUT_PORT_5_3[ connected = "1"];
		OUT_PORT_6_3[ connected = "1"];
		OUT_PORT_7_3[ connected = "1"];
		OUT_PORT_8_3[ connected = "1"];
		OUT_PORT_9_3[ connected = "1"];
		OUT_PORT_10_3[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](OUT_PORT_4_3.OUT1 -> IN_1_0_l_8 , OUT_PORT_5_3.OUT1 -> IN_2_0_l_8 , OUT_PORT_0_3.OUT1 -> IN_4_0_l_8 , OUT_PORT_10_3.OUT1 -> IN_1_1_l_8 , OUT_PORT_1_3.OUT1 -> IN_2_1_l_8 , OUT_PORT_2_3.OUT1 -> IN_3_1_l_8 , OUT_PORT_7_3.OUT1 -> IN_6_1_l_8 , OUT_PORT_9_3.OUT1 -> IN_1_5_l_8 , OUT_PORT_8_3.OUT1 -> IN_2_5_l_8 , OUT_PORT_3_3.OUT1 -> IN_3_5_l_8 , OUT_PORT_6_3.OUT1 -> IN_6_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_8.OUT1 -> IN1);
		add OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_8.OUT1 -> IN1);
		add OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_8.OUT1 -> IN1);
		add OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_8.OUT1 -> IN1);
		add OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_8.OUT1 -> IN1);
		add OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_8.OUT1 -> IN1);
		add OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_8.OUT1 -> IN1);
		add OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_8.OUT1 -> IN1);
		add OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_8.OUT1 -> IN1);
		add OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_8.OUT1 -> IN1);
		add OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_8.OUT1 -> IN1);
		}

	rule pattern_connect_3_9 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_3.OUT1 -> IN1);
			OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_3.OUT1 -> IN1);
			OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_3.OUT1 -> IN1);
			OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_3.OUT1 -> IN1);
			OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_3.OUT1 -> IN1);
			OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_3.OUT1 -> IN1);
			OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_3.OUT1 -> IN1);
			OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_3.OUT1 -> IN1);
			OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_3.OUT1 -> IN1);
			OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_3.OUT1 -> IN1);
			OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_3.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		OUT_PORT_0_3[ connected = "1"];
		OUT_PORT_1_3[ connected = "1"];
		OUT_PORT_2_3[ connected = "1"];
		OUT_PORT_3_3[ connected = "1"];
		OUT_PORT_4_3[ connected = "1"];
		OUT_PORT_5_3[ connected = "1"];
		OUT_PORT_6_3[ connected = "1"];
		OUT_PORT_7_3[ connected = "1"];
		OUT_PORT_8_3[ connected = "1"];
		OUT_PORT_9_3[ connected = "1"];
		OUT_PORT_10_3[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](OUT_PORT_1_3.OUT1 -> IN_1_0_l_9 , OUT_PORT_9_3.OUT1 -> IN_2_0_l_9 , OUT_PORT_6_3.OUT1 -> IN_4_0_l_9 , OUT_PORT_10_3.OUT1 -> G18_4_l_9 , OUT_PORT_2_3.OUT1 -> G15_4_l_9 , OUT_PORT_8_3.OUT1 -> IN_1_4_l_9 , OUT_PORT_7_3.OUT1 -> IN_4_4_l_9 , OUT_PORT_0_3.OUT1 -> IN_5_4_l_9 , OUT_PORT_5_3.OUT1 -> IN_7_4_l_9 , OUT_PORT_3_3.OUT1 -> IN_9_4_l_9 , OUT_PORT_4_3.OUT1 -> IN_10_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_9.OUT1 -> IN1);
		add OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_9.OUT1 -> IN1);
		add OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_9.OUT1 -> IN1);
		add OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_9.OUT1 -> IN1);
		add OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_9.OUT1 -> IN1);
		add OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_9.OUT1 -> IN1);
		add OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_9.OUT1 -> IN1);
		add OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_9.OUT1 -> IN1);
		add OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_9.OUT1 -> IN1);
		add OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_9.OUT1 -> IN1);
		add OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_9.OUT1 -> IN1);
		}

	rule pattern_connect_3_10 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_3.OUT1 -> IN1);
			OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_3.OUT1 -> IN1);
			OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_3.OUT1 -> IN1);
			OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_3.OUT1 -> IN1);
			OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_3.OUT1 -> IN1);
			OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_3.OUT1 -> IN1);
			OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_3.OUT1 -> IN1);
			OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_3.OUT1 -> IN1);
			OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_3.OUT1 -> IN1);
			OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_3.OUT1 -> IN1);
			OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_3.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		OUT_PORT_0_3[ connected = "1"];
		OUT_PORT_1_3[ connected = "1"];
		OUT_PORT_2_3[ connected = "1"];
		OUT_PORT_3_3[ connected = "1"];
		OUT_PORT_4_3[ connected = "1"];
		OUT_PORT_5_3[ connected = "1"];
		OUT_PORT_6_3[ connected = "1"];
		OUT_PORT_7_3[ connected = "1"];
		OUT_PORT_8_3[ connected = "1"];
		OUT_PORT_9_3[ connected = "1"];
		OUT_PORT_10_3[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](OUT_PORT_7_3.OUT1 -> IN_1_0_l_10 , OUT_PORT_5_3.OUT1 -> IN_2_0_l_10 , OUT_PORT_10_3.OUT1 -> IN_4_0_l_10 , OUT_PORT_6_3.OUT1 -> G18_4_l_10 , OUT_PORT_8_3.OUT1 -> G15_4_l_10 , OUT_PORT_9_3.OUT1 -> IN_1_4_l_10 , OUT_PORT_1_3.OUT1 -> IN_4_4_l_10 , OUT_PORT_3_3.OUT1 -> IN_5_4_l_10 , OUT_PORT_4_3.OUT1 -> IN_7_4_l_10 , OUT_PORT_0_3.OUT1 -> IN_9_4_l_10 , OUT_PORT_2_3.OUT1 -> IN_10_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_10.OUT1 -> IN1);
		add OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_10.OUT1 -> IN1);
		add OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_10.OUT1 -> IN1);
		add OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_10.OUT1 -> IN1);
		add OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_10.OUT1 -> IN1);
		add OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_10.OUT1 -> IN1);
		add OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_10.OUT1 -> IN1);
		add OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_10.OUT1 -> IN1);
		add OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_10.OUT1 -> IN1);
		add OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_10.OUT1 -> IN1);
		add OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_10.OUT1 -> IN1);
		}

	rule pattern_connect_3_11 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_3.OUT1 -> IN1);
			OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_3.OUT1 -> IN1);
			OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_3.OUT1 -> IN1);
			OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_3.OUT1 -> IN1);
			OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_3.OUT1 -> IN1);
			OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_3.OUT1 -> IN1);
			OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_3.OUT1 -> IN1);
			OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_3.OUT1 -> IN1);
			OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_3.OUT1 -> IN1);
			OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_3.OUT1 -> IN1);
			OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_3.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		OUT_PORT_0_3[ connected = "1"];
		OUT_PORT_1_3[ connected = "1"];
		OUT_PORT_2_3[ connected = "1"];
		OUT_PORT_3_3[ connected = "1"];
		OUT_PORT_4_3[ connected = "1"];
		OUT_PORT_5_3[ connected = "1"];
		OUT_PORT_6_3[ connected = "1"];
		OUT_PORT_7_3[ connected = "1"];
		OUT_PORT_8_3[ connected = "1"];
		OUT_PORT_9_3[ connected = "1"];
		OUT_PORT_10_3[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](OUT_PORT_10_3.OUT1 -> IN_1_0_l_11 , OUT_PORT_8_3.OUT1 -> IN_2_0_l_11 , OUT_PORT_7_3.OUT1 -> IN_4_0_l_11 , OUT_PORT_1_3.OUT1 -> IN_1_1_l_11 , OUT_PORT_9_3.OUT1 -> IN_2_1_l_11 , OUT_PORT_6_3.OUT1 -> IN_3_1_l_11 , OUT_PORT_2_3.OUT1 -> IN_6_1_l_11 , OUT_PORT_0_3.OUT1 -> IN_1_5_l_11 , OUT_PORT_5_3.OUT1 -> IN_2_5_l_11 , OUT_PORT_4_3.OUT1 -> IN_3_5_l_11 , OUT_PORT_3_3.OUT1 -> IN_6_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_11.OUT1 -> IN1);
		add OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_11.OUT1 -> IN1);
		add OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_11.OUT1 -> IN1);
		add OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_11.OUT1 -> IN1);
		add OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_11.OUT1 -> IN1);
		add OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_11.OUT1 -> IN1);
		add OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_11.OUT1 -> IN1);
		add OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_11.OUT1 -> IN1);
		add OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_11.OUT1 -> IN1);
		add OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_11.OUT1 -> IN1);
		add OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_11.OUT1 -> IN1);
		}

	rule pattern_connect_3_12 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_3.OUT1 -> IN1);
			OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_3.OUT1 -> IN1);
			OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_3.OUT1 -> IN1);
			OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_3.OUT1 -> IN1);
			OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_3.OUT1 -> IN1);
			OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_3.OUT1 -> IN1);
			OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_3.OUT1 -> IN1);
			OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_3.OUT1 -> IN1);
			OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_3.OUT1 -> IN1);
			OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_3.OUT1 -> IN1);
			OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_3.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		OUT_PORT_0_3[ connected = "1"];
		OUT_PORT_1_3[ connected = "1"];
		OUT_PORT_2_3[ connected = "1"];
		OUT_PORT_3_3[ connected = "1"];
		OUT_PORT_4_3[ connected = "1"];
		OUT_PORT_5_3[ connected = "1"];
		OUT_PORT_6_3[ connected = "1"];
		OUT_PORT_7_3[ connected = "1"];
		OUT_PORT_8_3[ connected = "1"];
		OUT_PORT_9_3[ connected = "1"];
		OUT_PORT_10_3[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](OUT_PORT_4_3.OUT1 -> IN_1_0_l_12 , OUT_PORT_7_3.OUT1 -> IN_2_0_l_12 , OUT_PORT_2_3.OUT1 -> IN_4_0_l_12 , OUT_PORT_0_3.OUT1 -> IN_1_1_l_12 , OUT_PORT_8_3.OUT1 -> IN_2_1_l_12 , OUT_PORT_3_3.OUT1 -> IN_3_1_l_12 , OUT_PORT_1_3.OUT1 -> IN_6_1_l_12 , OUT_PORT_6_3.OUT1 -> IN_1_5_l_12 , OUT_PORT_10_3.OUT1 -> IN_2_5_l_12 , OUT_PORT_5_3.OUT1 -> IN_3_5_l_12 , OUT_PORT_9_3.OUT1 -> IN_6_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_12.OUT1 -> IN1);
		add OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_12.OUT1 -> IN1);
		add OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_12.OUT1 -> IN1);
		add OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_12.OUT1 -> IN1);
		add OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_12.OUT1 -> IN1);
		add OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_12.OUT1 -> IN1);
		add OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_12.OUT1 -> IN1);
		add OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_12.OUT1 -> IN1);
		add OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_12.OUT1 -> IN1);
		add OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_12.OUT1 -> IN1);
		add OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_12.OUT1 -> IN1);
		}

	rule pattern_connect_3_13 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_3.OUT1 -> IN1);
			OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_3.OUT1 -> IN1);
			OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_3.OUT1 -> IN1);
			OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_3.OUT1 -> IN1);
			OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_3.OUT1 -> IN1);
			OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_3.OUT1 -> IN1);
			OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_3.OUT1 -> IN1);
			OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_3.OUT1 -> IN1);
			OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_3.OUT1 -> IN1);
			OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_3.OUT1 -> IN1);
			OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_3.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		OUT_PORT_0_3[ connected = "1"];
		OUT_PORT_1_3[ connected = "1"];
		OUT_PORT_2_3[ connected = "1"];
		OUT_PORT_3_3[ connected = "1"];
		OUT_PORT_4_3[ connected = "1"];
		OUT_PORT_5_3[ connected = "1"];
		OUT_PORT_6_3[ connected = "1"];
		OUT_PORT_7_3[ connected = "1"];
		OUT_PORT_8_3[ connected = "1"];
		OUT_PORT_9_3[ connected = "1"];
		OUT_PORT_10_3[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](OUT_PORT_9_3.OUT1 -> IN_1_2_l_13 , OUT_PORT_4_3.OUT1 -> IN_2_2_l_13 , OUT_PORT_3_3.OUT1 -> G1_3_l_13 , OUT_PORT_2_3.OUT1 -> G2_3_l_13 , OUT_PORT_5_3.OUT1 -> IN_2_3_l_13 , OUT_PORT_8_3.OUT1 -> IN_4_3_l_13 , OUT_PORT_10_3.OUT1 -> IN_5_3_l_13 , OUT_PORT_6_3.OUT1 -> IN_7_3_l_13 , OUT_PORT_0_3.OUT1 -> IN_8_3_l_13 , OUT_PORT_7_3.OUT1 -> IN_10_3_l_13 , OUT_PORT_1_3.OUT1 -> IN_11_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_13.OUT1 -> IN1);
		add OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_13.OUT1 -> IN1);
		add OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_13.OUT1 -> IN1);
		add OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_13.OUT1 -> IN1);
		add OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_13.OUT1 -> IN1);
		add OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_13.OUT1 -> IN1);
		add OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_13.OUT1 -> IN1);
		add OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_13.OUT1 -> IN1);
		add OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_13.OUT1 -> IN1);
		add OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_13.OUT1 -> IN1);
		add OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_13.OUT1 -> IN1);
		}

	rule pattern_connect_3_14 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_3.OUT1 -> IN1);
			OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_3.OUT1 -> IN1);
			OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_3.OUT1 -> IN1);
			OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_3.OUT1 -> IN1);
			OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_3.OUT1 -> IN1);
			OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_3.OUT1 -> IN1);
			OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_3.OUT1 -> IN1);
			OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_3.OUT1 -> IN1);
			OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_3.OUT1 -> IN1);
			OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_3.OUT1 -> IN1);
			OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_3.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		OUT_PORT_0_3[ connected = "1"];
		OUT_PORT_1_3[ connected = "1"];
		OUT_PORT_2_3[ connected = "1"];
		OUT_PORT_3_3[ connected = "1"];
		OUT_PORT_4_3[ connected = "1"];
		OUT_PORT_5_3[ connected = "1"];
		OUT_PORT_6_3[ connected = "1"];
		OUT_PORT_7_3[ connected = "1"];
		OUT_PORT_8_3[ connected = "1"];
		OUT_PORT_9_3[ connected = "1"];
		OUT_PORT_10_3[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](OUT_PORT_5_3.OUT1 -> IN_1_0_l_14 , OUT_PORT_10_3.OUT1 -> IN_2_0_l_14 , OUT_PORT_8_3.OUT1 -> IN_4_0_l_14 , OUT_PORT_0_3.OUT1 -> IN_1_1_l_14 , OUT_PORT_1_3.OUT1 -> IN_2_1_l_14 , OUT_PORT_9_3.OUT1 -> IN_3_1_l_14 , OUT_PORT_4_3.OUT1 -> IN_6_1_l_14 , OUT_PORT_7_3.OUT1 -> IN_1_5_l_14 , OUT_PORT_3_3.OUT1 -> IN_2_5_l_14 , OUT_PORT_2_3.OUT1 -> IN_3_5_l_14 , OUT_PORT_6_3.OUT1 -> IN_6_5_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_14.OUT1 -> IN1);
		add OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_14.OUT1 -> IN1);
		add OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_14.OUT1 -> IN1);
		add OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_14.OUT1 -> IN1);
		add OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_14.OUT1 -> IN1);
		add OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_14.OUT1 -> IN1);
		add OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_14.OUT1 -> IN1);
		add OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_14.OUT1 -> IN1);
		add OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_14.OUT1 -> IN1);
		add OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_14.OUT1 -> IN1);
		add OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_14.OUT1 -> IN1);
		}

	rule pattern_connect_4_0 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_4.OUT1 -> IN1);
			OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_4.OUT1 -> IN1);
			OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_4.OUT1 -> IN1);
			OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_4.OUT1 -> IN1);
			OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_4.OUT1 -> IN1);
			OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_4.OUT1 -> IN1);
			OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_4.OUT1 -> IN1);
			OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_4.OUT1 -> IN1);
			OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_4.OUT1 -> IN1);
			OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_4.OUT1 -> IN1);
			OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_4.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		OUT_PORT_0_4[ connected = "1"];
		OUT_PORT_1_4[ connected = "1"];
		OUT_PORT_2_4[ connected = "1"];
		OUT_PORT_3_4[ connected = "1"];
		OUT_PORT_4_4[ connected = "1"];
		OUT_PORT_5_4[ connected = "1"];
		OUT_PORT_6_4[ connected = "1"];
		OUT_PORT_7_4[ connected = "1"];
		OUT_PORT_8_4[ connected = "1"];
		OUT_PORT_9_4[ connected = "1"];
		OUT_PORT_10_4[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](OUT_PORT_3_4.OUT1 -> IN_1_0_l_0 , OUT_PORT_1_4.OUT1 -> IN_2_0_l_0 , OUT_PORT_7_4.OUT1 -> IN_4_0_l_0 , OUT_PORT_10_4.OUT1 -> IN_1_1_l_0 , OUT_PORT_6_4.OUT1 -> IN_2_1_l_0 , OUT_PORT_8_4.OUT1 -> IN_3_1_l_0 , OUT_PORT_5_4.OUT1 -> IN_6_1_l_0 , OUT_PORT_9_4.OUT1 -> IN_1_5_l_0 , OUT_PORT_4_4.OUT1 -> IN_2_5_l_0 , OUT_PORT_2_4.OUT1 -> IN_3_5_l_0 , OUT_PORT_0_4.OUT1 -> IN_6_5_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_0.OUT1 -> IN1);
		add OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_0.OUT1 -> IN1);
		add OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_0.OUT1 -> IN1);
		add OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_0.OUT1 -> IN1);
		add OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_0.OUT1 -> IN1);
		add OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_0.OUT1 -> IN1);
		add OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_0.OUT1 -> IN1);
		add OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_0.OUT1 -> IN1);
		add OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_0.OUT1 -> IN1);
		add OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_0.OUT1 -> IN1);
		add OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_0.OUT1 -> IN1);
		}

	rule pattern_connect_4_1 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_4.OUT1 -> IN1);
			OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_4.OUT1 -> IN1);
			OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_4.OUT1 -> IN1);
			OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_4.OUT1 -> IN1);
			OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_4.OUT1 -> IN1);
			OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_4.OUT1 -> IN1);
			OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_4.OUT1 -> IN1);
			OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_4.OUT1 -> IN1);
			OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_4.OUT1 -> IN1);
			OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_4.OUT1 -> IN1);
			OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_4.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		OUT_PORT_0_4[ connected = "1"];
		OUT_PORT_1_4[ connected = "1"];
		OUT_PORT_2_4[ connected = "1"];
		OUT_PORT_3_4[ connected = "1"];
		OUT_PORT_4_4[ connected = "1"];
		OUT_PORT_5_4[ connected = "1"];
		OUT_PORT_6_4[ connected = "1"];
		OUT_PORT_7_4[ connected = "1"];
		OUT_PORT_8_4[ connected = "1"];
		OUT_PORT_9_4[ connected = "1"];
		OUT_PORT_10_4[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](OUT_PORT_6_4.OUT1 -> IN_1_2_l_1 , OUT_PORT_8_4.OUT1 -> IN_2_2_l_1 , OUT_PORT_1_4.OUT1 -> G1_3_l_1 , OUT_PORT_9_4.OUT1 -> G2_3_l_1 , OUT_PORT_3_4.OUT1 -> IN_2_3_l_1 , OUT_PORT_7_4.OUT1 -> IN_4_3_l_1 , OUT_PORT_2_4.OUT1 -> IN_5_3_l_1 , OUT_PORT_10_4.OUT1 -> IN_7_3_l_1 , OUT_PORT_4_4.OUT1 -> IN_8_3_l_1 , OUT_PORT_0_4.OUT1 -> IN_10_3_l_1 , OUT_PORT_5_4.OUT1 -> IN_11_3_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_1.OUT1 -> IN1);
		add OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_1.OUT1 -> IN1);
		add OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_1.OUT1 -> IN1);
		add OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_1.OUT1 -> IN1);
		add OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_1.OUT1 -> IN1);
		add OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_1.OUT1 -> IN1);
		add OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_1.OUT1 -> IN1);
		add OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_1.OUT1 -> IN1);
		add OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_1.OUT1 -> IN1);
		add OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_1.OUT1 -> IN1);
		add OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_1.OUT1 -> IN1);
		}

	rule pattern_connect_4_2 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_4.OUT1 -> IN1);
			OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_4.OUT1 -> IN1);
			OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_4.OUT1 -> IN1);
			OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_4.OUT1 -> IN1);
			OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_4.OUT1 -> IN1);
			OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_4.OUT1 -> IN1);
			OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_4.OUT1 -> IN1);
			OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_4.OUT1 -> IN1);
			OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_4.OUT1 -> IN1);
			OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_4.OUT1 -> IN1);
			OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_4.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		OUT_PORT_0_4[ connected = "1"];
		OUT_PORT_1_4[ connected = "1"];
		OUT_PORT_2_4[ connected = "1"];
		OUT_PORT_3_4[ connected = "1"];
		OUT_PORT_4_4[ connected = "1"];
		OUT_PORT_5_4[ connected = "1"];
		OUT_PORT_6_4[ connected = "1"];
		OUT_PORT_7_4[ connected = "1"];
		OUT_PORT_8_4[ connected = "1"];
		OUT_PORT_9_4[ connected = "1"];
		OUT_PORT_10_4[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](OUT_PORT_1_4.OUT1 -> IN_1_2_l_2 , OUT_PORT_6_4.OUT1 -> IN_2_2_l_2 , OUT_PORT_10_4.OUT1 -> G1_3_l_2 , OUT_PORT_2_4.OUT1 -> G2_3_l_2 , OUT_PORT_3_4.OUT1 -> IN_2_3_l_2 , OUT_PORT_7_4.OUT1 -> IN_4_3_l_2 , OUT_PORT_4_4.OUT1 -> IN_5_3_l_2 , OUT_PORT_5_4.OUT1 -> IN_7_3_l_2 , OUT_PORT_9_4.OUT1 -> IN_8_3_l_2 , OUT_PORT_8_4.OUT1 -> IN_10_3_l_2 , OUT_PORT_0_4.OUT1 -> IN_11_3_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_2.OUT1 -> IN1);
		add OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_2.OUT1 -> IN1);
		add OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_2.OUT1 -> IN1);
		add OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_2.OUT1 -> IN1);
		add OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_2.OUT1 -> IN1);
		add OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_2.OUT1 -> IN1);
		add OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_2.OUT1 -> IN1);
		add OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_2.OUT1 -> IN1);
		add OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_2.OUT1 -> IN1);
		add OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_2.OUT1 -> IN1);
		add OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_2.OUT1 -> IN1);
		}

	rule pattern_connect_4_3 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_4.OUT1 -> IN1);
			OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_4.OUT1 -> IN1);
			OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_4.OUT1 -> IN1);
			OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_4.OUT1 -> IN1);
			OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_4.OUT1 -> IN1);
			OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_4.OUT1 -> IN1);
			OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_4.OUT1 -> IN1);
			OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_4.OUT1 -> IN1);
			OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_4.OUT1 -> IN1);
			OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_4.OUT1 -> IN1);
			OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_4.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		OUT_PORT_0_4[ connected = "1"];
		OUT_PORT_1_4[ connected = "1"];
		OUT_PORT_2_4[ connected = "1"];
		OUT_PORT_3_4[ connected = "1"];
		OUT_PORT_4_4[ connected = "1"];
		OUT_PORT_5_4[ connected = "1"];
		OUT_PORT_6_4[ connected = "1"];
		OUT_PORT_7_4[ connected = "1"];
		OUT_PORT_8_4[ connected = "1"];
		OUT_PORT_9_4[ connected = "1"];
		OUT_PORT_10_4[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](OUT_PORT_4_4.OUT1 -> IN_1_0_l_3 , OUT_PORT_8_4.OUT1 -> IN_2_0_l_3 , OUT_PORT_0_4.OUT1 -> IN_4_0_l_3 , OUT_PORT_1_4.OUT1 -> G18_4_l_3 , OUT_PORT_10_4.OUT1 -> G15_4_l_3 , OUT_PORT_7_4.OUT1 -> IN_1_4_l_3 , OUT_PORT_6_4.OUT1 -> IN_4_4_l_3 , OUT_PORT_9_4.OUT1 -> IN_5_4_l_3 , OUT_PORT_3_4.OUT1 -> IN_7_4_l_3 , OUT_PORT_5_4.OUT1 -> IN_9_4_l_3 , OUT_PORT_2_4.OUT1 -> IN_10_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_3.OUT1 -> IN1);
		add OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_3.OUT1 -> IN1);
		add OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_3.OUT1 -> IN1);
		add OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_3.OUT1 -> IN1);
		add OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_3.OUT1 -> IN1);
		add OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_3.OUT1 -> IN1);
		add OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_3.OUT1 -> IN1);
		add OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_3.OUT1 -> IN1);
		add OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_3.OUT1 -> IN1);
		add OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_3.OUT1 -> IN1);
		add OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_3.OUT1 -> IN1);
		}

	rule pattern_connect_4_5 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_4.OUT1 -> IN1);
			OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_4.OUT1 -> IN1);
			OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_4.OUT1 -> IN1);
			OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_4.OUT1 -> IN1);
			OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_4.OUT1 -> IN1);
			OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_4.OUT1 -> IN1);
			OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_4.OUT1 -> IN1);
			OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_4.OUT1 -> IN1);
			OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_4.OUT1 -> IN1);
			OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_4.OUT1 -> IN1);
			OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_4.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		OUT_PORT_0_4[ connected = "1"];
		OUT_PORT_1_4[ connected = "1"];
		OUT_PORT_2_4[ connected = "1"];
		OUT_PORT_3_4[ connected = "1"];
		OUT_PORT_4_4[ connected = "1"];
		OUT_PORT_5_4[ connected = "1"];
		OUT_PORT_6_4[ connected = "1"];
		OUT_PORT_7_4[ connected = "1"];
		OUT_PORT_8_4[ connected = "1"];
		OUT_PORT_9_4[ connected = "1"];
		OUT_PORT_10_4[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](OUT_PORT_6_4.OUT1 -> IN_1_2_l_5 , OUT_PORT_4_4.OUT1 -> IN_2_2_l_5 , OUT_PORT_8_4.OUT1 -> G1_3_l_5 , OUT_PORT_0_4.OUT1 -> G2_3_l_5 , OUT_PORT_3_4.OUT1 -> IN_2_3_l_5 , OUT_PORT_2_4.OUT1 -> IN_4_3_l_5 , OUT_PORT_9_4.OUT1 -> IN_5_3_l_5 , OUT_PORT_7_4.OUT1 -> IN_7_3_l_5 , OUT_PORT_10_4.OUT1 -> IN_8_3_l_5 , OUT_PORT_1_4.OUT1 -> IN_10_3_l_5 , OUT_PORT_5_4.OUT1 -> IN_11_3_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_5.OUT1 -> IN1);
		add OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_5.OUT1 -> IN1);
		add OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_5.OUT1 -> IN1);
		add OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_5.OUT1 -> IN1);
		add OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_5.OUT1 -> IN1);
		add OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_5.OUT1 -> IN1);
		add OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_5.OUT1 -> IN1);
		add OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_5.OUT1 -> IN1);
		add OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_5.OUT1 -> IN1);
		add OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_5.OUT1 -> IN1);
		add OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_5.OUT1 -> IN1);
		}

	rule pattern_connect_4_6 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_4.OUT1 -> IN1);
			OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_4.OUT1 -> IN1);
			OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_4.OUT1 -> IN1);
			OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_4.OUT1 -> IN1);
			OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_4.OUT1 -> IN1);
			OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_4.OUT1 -> IN1);
			OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_4.OUT1 -> IN1);
			OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_4.OUT1 -> IN1);
			OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_4.OUT1 -> IN1);
			OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_4.OUT1 -> IN1);
			OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_4.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		OUT_PORT_0_4[ connected = "1"];
		OUT_PORT_1_4[ connected = "1"];
		OUT_PORT_2_4[ connected = "1"];
		OUT_PORT_3_4[ connected = "1"];
		OUT_PORT_4_4[ connected = "1"];
		OUT_PORT_5_4[ connected = "1"];
		OUT_PORT_6_4[ connected = "1"];
		OUT_PORT_7_4[ connected = "1"];
		OUT_PORT_8_4[ connected = "1"];
		OUT_PORT_9_4[ connected = "1"];
		OUT_PORT_10_4[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](OUT_PORT_7_4.OUT1 -> IN_1_2_l_6 , OUT_PORT_6_4.OUT1 -> IN_2_2_l_6 , OUT_PORT_3_4.OUT1 -> G1_3_l_6 , OUT_PORT_1_4.OUT1 -> G2_3_l_6 , OUT_PORT_0_4.OUT1 -> IN_2_3_l_6 , OUT_PORT_8_4.OUT1 -> IN_4_3_l_6 , OUT_PORT_5_4.OUT1 -> IN_5_3_l_6 , OUT_PORT_4_4.OUT1 -> IN_7_3_l_6 , OUT_PORT_9_4.OUT1 -> IN_8_3_l_6 , OUT_PORT_2_4.OUT1 -> IN_10_3_l_6 , OUT_PORT_10_4.OUT1 -> IN_11_3_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_6.OUT1 -> IN1);
		add OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_6.OUT1 -> IN1);
		add OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_6.OUT1 -> IN1);
		add OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_6.OUT1 -> IN1);
		add OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_6.OUT1 -> IN1);
		add OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_6.OUT1 -> IN1);
		add OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_6.OUT1 -> IN1);
		add OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_6.OUT1 -> IN1);
		add OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_6.OUT1 -> IN1);
		add OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_6.OUT1 -> IN1);
		add OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_6.OUT1 -> IN1);
		}

	rule pattern_connect_4_7 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_4.OUT1 -> IN1);
			OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_4.OUT1 -> IN1);
			OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_4.OUT1 -> IN1);
			OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_4.OUT1 -> IN1);
			OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_4.OUT1 -> IN1);
			OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_4.OUT1 -> IN1);
			OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_4.OUT1 -> IN1);
			OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_4.OUT1 -> IN1);
			OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_4.OUT1 -> IN1);
			OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_4.OUT1 -> IN1);
			OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_4.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		OUT_PORT_0_4[ connected = "1"];
		OUT_PORT_1_4[ connected = "1"];
		OUT_PORT_2_4[ connected = "1"];
		OUT_PORT_3_4[ connected = "1"];
		OUT_PORT_4_4[ connected = "1"];
		OUT_PORT_5_4[ connected = "1"];
		OUT_PORT_6_4[ connected = "1"];
		OUT_PORT_7_4[ connected = "1"];
		OUT_PORT_8_4[ connected = "1"];
		OUT_PORT_9_4[ connected = "1"];
		OUT_PORT_10_4[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](OUT_PORT_6_4.OUT1 -> IN_1_0_l_7 , OUT_PORT_2_4.OUT1 -> IN_2_0_l_7 , OUT_PORT_4_4.OUT1 -> IN_4_0_l_7 , OUT_PORT_9_4.OUT1 -> G18_4_l_7 , OUT_PORT_3_4.OUT1 -> G15_4_l_7 , OUT_PORT_8_4.OUT1 -> IN_1_4_l_7 , OUT_PORT_0_4.OUT1 -> IN_4_4_l_7 , OUT_PORT_5_4.OUT1 -> IN_5_4_l_7 , OUT_PORT_1_4.OUT1 -> IN_7_4_l_7 , OUT_PORT_7_4.OUT1 -> IN_9_4_l_7 , OUT_PORT_10_4.OUT1 -> IN_10_4_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_7.OUT1 -> IN1);
		add OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_7.OUT1 -> IN1);
		add OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_7.OUT1 -> IN1);
		add OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_7.OUT1 -> IN1);
		add OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_7.OUT1 -> IN1);
		add OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_7.OUT1 -> IN1);
		add OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_7.OUT1 -> IN1);
		add OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_7.OUT1 -> IN1);
		add OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_7.OUT1 -> IN1);
		add OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_7.OUT1 -> IN1);
		add OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_7.OUT1 -> IN1);
		}

	rule pattern_connect_4_8 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_4.OUT1 -> IN1);
			OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_4.OUT1 -> IN1);
			OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_4.OUT1 -> IN1);
			OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_4.OUT1 -> IN1);
			OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_4.OUT1 -> IN1);
			OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_4.OUT1 -> IN1);
			OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_4.OUT1 -> IN1);
			OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_4.OUT1 -> IN1);
			OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_4.OUT1 -> IN1);
			OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_4.OUT1 -> IN1);
			OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_4.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		OUT_PORT_0_4[ connected = "1"];
		OUT_PORT_1_4[ connected = "1"];
		OUT_PORT_2_4[ connected = "1"];
		OUT_PORT_3_4[ connected = "1"];
		OUT_PORT_4_4[ connected = "1"];
		OUT_PORT_5_4[ connected = "1"];
		OUT_PORT_6_4[ connected = "1"];
		OUT_PORT_7_4[ connected = "1"];
		OUT_PORT_8_4[ connected = "1"];
		OUT_PORT_9_4[ connected = "1"];
		OUT_PORT_10_4[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](OUT_PORT_2_4.OUT1 -> IN_1_0_l_8 , OUT_PORT_8_4.OUT1 -> IN_2_0_l_8 , OUT_PORT_10_4.OUT1 -> IN_4_0_l_8 , OUT_PORT_6_4.OUT1 -> IN_1_1_l_8 , OUT_PORT_5_4.OUT1 -> IN_2_1_l_8 , OUT_PORT_4_4.OUT1 -> IN_3_1_l_8 , OUT_PORT_9_4.OUT1 -> IN_6_1_l_8 , OUT_PORT_7_4.OUT1 -> IN_1_5_l_8 , OUT_PORT_0_4.OUT1 -> IN_2_5_l_8 , OUT_PORT_1_4.OUT1 -> IN_3_5_l_8 , OUT_PORT_3_4.OUT1 -> IN_6_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_8.OUT1 -> IN1);
		add OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_8.OUT1 -> IN1);
		add OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_8.OUT1 -> IN1);
		add OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_8.OUT1 -> IN1);
		add OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_8.OUT1 -> IN1);
		add OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_8.OUT1 -> IN1);
		add OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_8.OUT1 -> IN1);
		add OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_8.OUT1 -> IN1);
		add OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_8.OUT1 -> IN1);
		add OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_8.OUT1 -> IN1);
		add OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_8.OUT1 -> IN1);
		}

	rule pattern_connect_4_9 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_4.OUT1 -> IN1);
			OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_4.OUT1 -> IN1);
			OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_4.OUT1 -> IN1);
			OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_4.OUT1 -> IN1);
			OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_4.OUT1 -> IN1);
			OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_4.OUT1 -> IN1);
			OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_4.OUT1 -> IN1);
			OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_4.OUT1 -> IN1);
			OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_4.OUT1 -> IN1);
			OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_4.OUT1 -> IN1);
			OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_4.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		OUT_PORT_0_4[ connected = "1"];
		OUT_PORT_1_4[ connected = "1"];
		OUT_PORT_2_4[ connected = "1"];
		OUT_PORT_3_4[ connected = "1"];
		OUT_PORT_4_4[ connected = "1"];
		OUT_PORT_5_4[ connected = "1"];
		OUT_PORT_6_4[ connected = "1"];
		OUT_PORT_7_4[ connected = "1"];
		OUT_PORT_8_4[ connected = "1"];
		OUT_PORT_9_4[ connected = "1"];
		OUT_PORT_10_4[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](OUT_PORT_3_4.OUT1 -> IN_1_0_l_9 , OUT_PORT_8_4.OUT1 -> IN_2_0_l_9 , OUT_PORT_5_4.OUT1 -> IN_4_0_l_9 , OUT_PORT_10_4.OUT1 -> G18_4_l_9 , OUT_PORT_6_4.OUT1 -> G15_4_l_9 , OUT_PORT_2_4.OUT1 -> IN_1_4_l_9 , OUT_PORT_7_4.OUT1 -> IN_4_4_l_9 , OUT_PORT_4_4.OUT1 -> IN_5_4_l_9 , OUT_PORT_1_4.OUT1 -> IN_7_4_l_9 , OUT_PORT_0_4.OUT1 -> IN_9_4_l_9 , OUT_PORT_9_4.OUT1 -> IN_10_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_9.OUT1 -> IN1);
		add OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_9.OUT1 -> IN1);
		add OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_9.OUT1 -> IN1);
		add OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_9.OUT1 -> IN1);
		add OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_9.OUT1 -> IN1);
		add OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_9.OUT1 -> IN1);
		add OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_9.OUT1 -> IN1);
		add OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_9.OUT1 -> IN1);
		add OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_9.OUT1 -> IN1);
		add OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_9.OUT1 -> IN1);
		add OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_9.OUT1 -> IN1);
		}

	rule pattern_connect_4_10 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_4.OUT1 -> IN1);
			OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_4.OUT1 -> IN1);
			OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_4.OUT1 -> IN1);
			OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_4.OUT1 -> IN1);
			OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_4.OUT1 -> IN1);
			OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_4.OUT1 -> IN1);
			OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_4.OUT1 -> IN1);
			OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_4.OUT1 -> IN1);
			OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_4.OUT1 -> IN1);
			OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_4.OUT1 -> IN1);
			OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_4.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		OUT_PORT_0_4[ connected = "1"];
		OUT_PORT_1_4[ connected = "1"];
		OUT_PORT_2_4[ connected = "1"];
		OUT_PORT_3_4[ connected = "1"];
		OUT_PORT_4_4[ connected = "1"];
		OUT_PORT_5_4[ connected = "1"];
		OUT_PORT_6_4[ connected = "1"];
		OUT_PORT_7_4[ connected = "1"];
		OUT_PORT_8_4[ connected = "1"];
		OUT_PORT_9_4[ connected = "1"];
		OUT_PORT_10_4[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](OUT_PORT_4_4.OUT1 -> IN_1_0_l_10 , OUT_PORT_5_4.OUT1 -> IN_2_0_l_10 , OUT_PORT_7_4.OUT1 -> IN_4_0_l_10 , OUT_PORT_10_4.OUT1 -> G18_4_l_10 , OUT_PORT_1_4.OUT1 -> G15_4_l_10 , OUT_PORT_6_4.OUT1 -> IN_1_4_l_10 , OUT_PORT_2_4.OUT1 -> IN_4_4_l_10 , OUT_PORT_8_4.OUT1 -> IN_5_4_l_10 , OUT_PORT_0_4.OUT1 -> IN_7_4_l_10 , OUT_PORT_3_4.OUT1 -> IN_9_4_l_10 , OUT_PORT_9_4.OUT1 -> IN_10_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_10.OUT1 -> IN1);
		add OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_10.OUT1 -> IN1);
		add OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_10.OUT1 -> IN1);
		add OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_10.OUT1 -> IN1);
		add OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_10.OUT1 -> IN1);
		add OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_10.OUT1 -> IN1);
		add OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_10.OUT1 -> IN1);
		add OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_10.OUT1 -> IN1);
		add OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_10.OUT1 -> IN1);
		add OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_10.OUT1 -> IN1);
		add OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_10.OUT1 -> IN1);
		}

	rule pattern_connect_4_11 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_4.OUT1 -> IN1);
			OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_4.OUT1 -> IN1);
			OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_4.OUT1 -> IN1);
			OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_4.OUT1 -> IN1);
			OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_4.OUT1 -> IN1);
			OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_4.OUT1 -> IN1);
			OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_4.OUT1 -> IN1);
			OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_4.OUT1 -> IN1);
			OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_4.OUT1 -> IN1);
			OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_4.OUT1 -> IN1);
			OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_4.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		OUT_PORT_0_4[ connected = "1"];
		OUT_PORT_1_4[ connected = "1"];
		OUT_PORT_2_4[ connected = "1"];
		OUT_PORT_3_4[ connected = "1"];
		OUT_PORT_4_4[ connected = "1"];
		OUT_PORT_5_4[ connected = "1"];
		OUT_PORT_6_4[ connected = "1"];
		OUT_PORT_7_4[ connected = "1"];
		OUT_PORT_8_4[ connected = "1"];
		OUT_PORT_9_4[ connected = "1"];
		OUT_PORT_10_4[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](OUT_PORT_6_4.OUT1 -> IN_1_0_l_11 , OUT_PORT_10_4.OUT1 -> IN_2_0_l_11 , OUT_PORT_7_4.OUT1 -> IN_4_0_l_11 , OUT_PORT_8_4.OUT1 -> IN_1_1_l_11 , OUT_PORT_5_4.OUT1 -> IN_2_1_l_11 , OUT_PORT_2_4.OUT1 -> IN_3_1_l_11 , OUT_PORT_0_4.OUT1 -> IN_6_1_l_11 , OUT_PORT_9_4.OUT1 -> IN_1_5_l_11 , OUT_PORT_3_4.OUT1 -> IN_2_5_l_11 , OUT_PORT_4_4.OUT1 -> IN_3_5_l_11 , OUT_PORT_1_4.OUT1 -> IN_6_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_11.OUT1 -> IN1);
		add OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_11.OUT1 -> IN1);
		add OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_11.OUT1 -> IN1);
		add OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_11.OUT1 -> IN1);
		add OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_11.OUT1 -> IN1);
		add OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_11.OUT1 -> IN1);
		add OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_11.OUT1 -> IN1);
		add OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_11.OUT1 -> IN1);
		add OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_11.OUT1 -> IN1);
		add OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_11.OUT1 -> IN1);
		add OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_11.OUT1 -> IN1);
		}

	rule pattern_connect_4_12 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_4.OUT1 -> IN1);
			OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_4.OUT1 -> IN1);
			OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_4.OUT1 -> IN1);
			OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_4.OUT1 -> IN1);
			OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_4.OUT1 -> IN1);
			OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_4.OUT1 -> IN1);
			OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_4.OUT1 -> IN1);
			OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_4.OUT1 -> IN1);
			OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_4.OUT1 -> IN1);
			OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_4.OUT1 -> IN1);
			OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_4.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		OUT_PORT_0_4[ connected = "1"];
		OUT_PORT_1_4[ connected = "1"];
		OUT_PORT_2_4[ connected = "1"];
		OUT_PORT_3_4[ connected = "1"];
		OUT_PORT_4_4[ connected = "1"];
		OUT_PORT_5_4[ connected = "1"];
		OUT_PORT_6_4[ connected = "1"];
		OUT_PORT_7_4[ connected = "1"];
		OUT_PORT_8_4[ connected = "1"];
		OUT_PORT_9_4[ connected = "1"];
		OUT_PORT_10_4[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](OUT_PORT_7_4.OUT1 -> IN_1_0_l_12 , OUT_PORT_2_4.OUT1 -> IN_2_0_l_12 , OUT_PORT_4_4.OUT1 -> IN_4_0_l_12 , OUT_PORT_8_4.OUT1 -> IN_1_1_l_12 , OUT_PORT_3_4.OUT1 -> IN_2_1_l_12 , OUT_PORT_6_4.OUT1 -> IN_3_1_l_12 , OUT_PORT_5_4.OUT1 -> IN_6_1_l_12 , OUT_PORT_10_4.OUT1 -> IN_1_5_l_12 , OUT_PORT_1_4.OUT1 -> IN_2_5_l_12 , OUT_PORT_0_4.OUT1 -> IN_3_5_l_12 , OUT_PORT_9_4.OUT1 -> IN_6_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_12.OUT1 -> IN1);
		add OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_12.OUT1 -> IN1);
		add OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_12.OUT1 -> IN1);
		add OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_12.OUT1 -> IN1);
		add OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_12.OUT1 -> IN1);
		add OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_12.OUT1 -> IN1);
		add OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_12.OUT1 -> IN1);
		add OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_12.OUT1 -> IN1);
		add OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_12.OUT1 -> IN1);
		add OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_12.OUT1 -> IN1);
		add OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_12.OUT1 -> IN1);
		}

	rule pattern_connect_4_13 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_4.OUT1 -> IN1);
			OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_4.OUT1 -> IN1);
			OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_4.OUT1 -> IN1);
			OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_4.OUT1 -> IN1);
			OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_4.OUT1 -> IN1);
			OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_4.OUT1 -> IN1);
			OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_4.OUT1 -> IN1);
			OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_4.OUT1 -> IN1);
			OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_4.OUT1 -> IN1);
			OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_4.OUT1 -> IN1);
			OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_4.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		OUT_PORT_0_4[ connected = "1"];
		OUT_PORT_1_4[ connected = "1"];
		OUT_PORT_2_4[ connected = "1"];
		OUT_PORT_3_4[ connected = "1"];
		OUT_PORT_4_4[ connected = "1"];
		OUT_PORT_5_4[ connected = "1"];
		OUT_PORT_6_4[ connected = "1"];
		OUT_PORT_7_4[ connected = "1"];
		OUT_PORT_8_4[ connected = "1"];
		OUT_PORT_9_4[ connected = "1"];
		OUT_PORT_10_4[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](OUT_PORT_4_4.OUT1 -> IN_1_2_l_13 , OUT_PORT_2_4.OUT1 -> IN_2_2_l_13 , OUT_PORT_8_4.OUT1 -> G1_3_l_13 , OUT_PORT_0_4.OUT1 -> G2_3_l_13 , OUT_PORT_6_4.OUT1 -> IN_2_3_l_13 , OUT_PORT_3_4.OUT1 -> IN_4_3_l_13 , OUT_PORT_10_4.OUT1 -> IN_5_3_l_13 , OUT_PORT_9_4.OUT1 -> IN_7_3_l_13 , OUT_PORT_5_4.OUT1 -> IN_8_3_l_13 , OUT_PORT_1_4.OUT1 -> IN_10_3_l_13 , OUT_PORT_7_4.OUT1 -> IN_11_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_13.OUT1 -> IN1);
		add OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_13.OUT1 -> IN1);
		add OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_13.OUT1 -> IN1);
		add OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_13.OUT1 -> IN1);
		add OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_13.OUT1 -> IN1);
		add OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_13.OUT1 -> IN1);
		add OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_13.OUT1 -> IN1);
		add OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_13.OUT1 -> IN1);
		add OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_13.OUT1 -> IN1);
		add OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_13.OUT1 -> IN1);
		add OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_13.OUT1 -> IN1);
		}

	rule pattern_connect_4_14 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_4.OUT1 -> IN1);
			OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_4.OUT1 -> IN1);
			OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_4.OUT1 -> IN1);
			OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_4.OUT1 -> IN1);
			OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_4.OUT1 -> IN1);
			OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_4.OUT1 -> IN1);
			OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_4.OUT1 -> IN1);
			OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_4.OUT1 -> IN1);
			OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_4.OUT1 -> IN1);
			OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_4.OUT1 -> IN1);
			OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_4.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		OUT_PORT_0_4[ connected = "1"];
		OUT_PORT_1_4[ connected = "1"];
		OUT_PORT_2_4[ connected = "1"];
		OUT_PORT_3_4[ connected = "1"];
		OUT_PORT_4_4[ connected = "1"];
		OUT_PORT_5_4[ connected = "1"];
		OUT_PORT_6_4[ connected = "1"];
		OUT_PORT_7_4[ connected = "1"];
		OUT_PORT_8_4[ connected = "1"];
		OUT_PORT_9_4[ connected = "1"];
		OUT_PORT_10_4[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](OUT_PORT_3_4.OUT1 -> IN_1_0_l_14 , OUT_PORT_2_4.OUT1 -> IN_2_0_l_14 , OUT_PORT_8_4.OUT1 -> IN_4_0_l_14 , OUT_PORT_10_4.OUT1 -> IN_1_1_l_14 , OUT_PORT_4_4.OUT1 -> IN_2_1_l_14 , OUT_PORT_0_4.OUT1 -> IN_3_1_l_14 , OUT_PORT_6_4.OUT1 -> IN_6_1_l_14 , OUT_PORT_7_4.OUT1 -> IN_1_5_l_14 , OUT_PORT_5_4.OUT1 -> IN_2_5_l_14 , OUT_PORT_1_4.OUT1 -> IN_3_5_l_14 , OUT_PORT_9_4.OUT1 -> IN_6_5_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_14.OUT1 -> IN1);
		add OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_14.OUT1 -> IN1);
		add OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_14.OUT1 -> IN1);
		add OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_14.OUT1 -> IN1);
		add OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_14.OUT1 -> IN1);
		add OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_14.OUT1 -> IN1);
		add OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_14.OUT1 -> IN1);
		add OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_14.OUT1 -> IN1);
		add OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_14.OUT1 -> IN1);
		add OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_14.OUT1 -> IN1);
		add OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_14.OUT1 -> IN1);
		}

	rule pattern_connect_5_0 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_5.OUT1 -> IN1);
			OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_5.OUT1 -> IN1);
			OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_5.OUT1 -> IN1);
			OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_5.OUT1 -> IN1);
			OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_5.OUT1 -> IN1);
			OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_5.OUT1 -> IN1);
			OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_5.OUT1 -> IN1);
			OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_5.OUT1 -> IN1);
			OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_5.OUT1 -> IN1);
			OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_5.OUT1 -> IN1);
			OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_5.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		OUT_PORT_0_5[ connected = "1"];
		OUT_PORT_1_5[ connected = "1"];
		OUT_PORT_2_5[ connected = "1"];
		OUT_PORT_3_5[ connected = "1"];
		OUT_PORT_4_5[ connected = "1"];
		OUT_PORT_5_5[ connected = "1"];
		OUT_PORT_6_5[ connected = "1"];
		OUT_PORT_7_5[ connected = "1"];
		OUT_PORT_8_5[ connected = "1"];
		OUT_PORT_9_5[ connected = "1"];
		OUT_PORT_10_5[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](OUT_PORT_3_5.OUT1 -> IN_1_0_l_0 , OUT_PORT_9_5.OUT1 -> IN_2_0_l_0 , OUT_PORT_4_5.OUT1 -> IN_4_0_l_0 , OUT_PORT_7_5.OUT1 -> IN_1_1_l_0 , OUT_PORT_6_5.OUT1 -> IN_2_1_l_0 , OUT_PORT_1_5.OUT1 -> IN_3_1_l_0 , OUT_PORT_2_5.OUT1 -> IN_6_1_l_0 , OUT_PORT_0_5.OUT1 -> IN_1_5_l_0 , OUT_PORT_8_5.OUT1 -> IN_2_5_l_0 , OUT_PORT_5_5.OUT1 -> IN_3_5_l_0 , OUT_PORT_10_5.OUT1 -> IN_6_5_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_0.OUT1 -> IN1);
		add OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_0.OUT1 -> IN1);
		add OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_0.OUT1 -> IN1);
		add OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_0.OUT1 -> IN1);
		add OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_0.OUT1 -> IN1);
		add OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_0.OUT1 -> IN1);
		add OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_0.OUT1 -> IN1);
		add OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_0.OUT1 -> IN1);
		add OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_0.OUT1 -> IN1);
		add OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_0.OUT1 -> IN1);
		add OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_0.OUT1 -> IN1);
		}

	rule pattern_connect_5_1 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_5.OUT1 -> IN1);
			OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_5.OUT1 -> IN1);
			OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_5.OUT1 -> IN1);
			OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_5.OUT1 -> IN1);
			OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_5.OUT1 -> IN1);
			OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_5.OUT1 -> IN1);
			OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_5.OUT1 -> IN1);
			OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_5.OUT1 -> IN1);
			OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_5.OUT1 -> IN1);
			OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_5.OUT1 -> IN1);
			OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_5.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		OUT_PORT_0_5[ connected = "1"];
		OUT_PORT_1_5[ connected = "1"];
		OUT_PORT_2_5[ connected = "1"];
		OUT_PORT_3_5[ connected = "1"];
		OUT_PORT_4_5[ connected = "1"];
		OUT_PORT_5_5[ connected = "1"];
		OUT_PORT_6_5[ connected = "1"];
		OUT_PORT_7_5[ connected = "1"];
		OUT_PORT_8_5[ connected = "1"];
		OUT_PORT_9_5[ connected = "1"];
		OUT_PORT_10_5[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](OUT_PORT_9_5.OUT1 -> IN_1_2_l_1 , OUT_PORT_10_5.OUT1 -> IN_2_2_l_1 , OUT_PORT_8_5.OUT1 -> G1_3_l_1 , OUT_PORT_5_5.OUT1 -> G2_3_l_1 , OUT_PORT_7_5.OUT1 -> IN_2_3_l_1 , OUT_PORT_0_5.OUT1 -> IN_4_3_l_1 , OUT_PORT_6_5.OUT1 -> IN_5_3_l_1 , OUT_PORT_4_5.OUT1 -> IN_7_3_l_1 , OUT_PORT_3_5.OUT1 -> IN_8_3_l_1 , OUT_PORT_1_5.OUT1 -> IN_10_3_l_1 , OUT_PORT_2_5.OUT1 -> IN_11_3_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_1.OUT1 -> IN1);
		add OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_1.OUT1 -> IN1);
		add OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_1.OUT1 -> IN1);
		add OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_1.OUT1 -> IN1);
		add OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_1.OUT1 -> IN1);
		add OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_1.OUT1 -> IN1);
		add OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_1.OUT1 -> IN1);
		add OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_1.OUT1 -> IN1);
		add OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_1.OUT1 -> IN1);
		add OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_1.OUT1 -> IN1);
		add OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_1.OUT1 -> IN1);
		}

	rule pattern_connect_5_2 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_5.OUT1 -> IN1);
			OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_5.OUT1 -> IN1);
			OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_5.OUT1 -> IN1);
			OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_5.OUT1 -> IN1);
			OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_5.OUT1 -> IN1);
			OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_5.OUT1 -> IN1);
			OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_5.OUT1 -> IN1);
			OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_5.OUT1 -> IN1);
			OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_5.OUT1 -> IN1);
			OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_5.OUT1 -> IN1);
			OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_5.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		OUT_PORT_0_5[ connected = "1"];
		OUT_PORT_1_5[ connected = "1"];
		OUT_PORT_2_5[ connected = "1"];
		OUT_PORT_3_5[ connected = "1"];
		OUT_PORT_4_5[ connected = "1"];
		OUT_PORT_5_5[ connected = "1"];
		OUT_PORT_6_5[ connected = "1"];
		OUT_PORT_7_5[ connected = "1"];
		OUT_PORT_8_5[ connected = "1"];
		OUT_PORT_9_5[ connected = "1"];
		OUT_PORT_10_5[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](OUT_PORT_6_5.OUT1 -> IN_1_2_l_2 , OUT_PORT_9_5.OUT1 -> IN_2_2_l_2 , OUT_PORT_10_5.OUT1 -> G1_3_l_2 , OUT_PORT_3_5.OUT1 -> G2_3_l_2 , OUT_PORT_5_5.OUT1 -> IN_2_3_l_2 , OUT_PORT_2_5.OUT1 -> IN_4_3_l_2 , OUT_PORT_0_5.OUT1 -> IN_5_3_l_2 , OUT_PORT_8_5.OUT1 -> IN_7_3_l_2 , OUT_PORT_1_5.OUT1 -> IN_8_3_l_2 , OUT_PORT_7_5.OUT1 -> IN_10_3_l_2 , OUT_PORT_4_5.OUT1 -> IN_11_3_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_2.OUT1 -> IN1);
		add OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_2.OUT1 -> IN1);
		add OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_2.OUT1 -> IN1);
		add OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_2.OUT1 -> IN1);
		add OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_2.OUT1 -> IN1);
		add OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_2.OUT1 -> IN1);
		add OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_2.OUT1 -> IN1);
		add OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_2.OUT1 -> IN1);
		add OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_2.OUT1 -> IN1);
		add OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_2.OUT1 -> IN1);
		add OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_2.OUT1 -> IN1);
		}

	rule pattern_connect_5_3 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_5.OUT1 -> IN1);
			OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_5.OUT1 -> IN1);
			OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_5.OUT1 -> IN1);
			OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_5.OUT1 -> IN1);
			OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_5.OUT1 -> IN1);
			OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_5.OUT1 -> IN1);
			OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_5.OUT1 -> IN1);
			OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_5.OUT1 -> IN1);
			OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_5.OUT1 -> IN1);
			OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_5.OUT1 -> IN1);
			OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_5.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		OUT_PORT_0_5[ connected = "1"];
		OUT_PORT_1_5[ connected = "1"];
		OUT_PORT_2_5[ connected = "1"];
		OUT_PORT_3_5[ connected = "1"];
		OUT_PORT_4_5[ connected = "1"];
		OUT_PORT_5_5[ connected = "1"];
		OUT_PORT_6_5[ connected = "1"];
		OUT_PORT_7_5[ connected = "1"];
		OUT_PORT_8_5[ connected = "1"];
		OUT_PORT_9_5[ connected = "1"];
		OUT_PORT_10_5[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](OUT_PORT_8_5.OUT1 -> IN_1_0_l_3 , OUT_PORT_9_5.OUT1 -> IN_2_0_l_3 , OUT_PORT_6_5.OUT1 -> IN_4_0_l_3 , OUT_PORT_4_5.OUT1 -> G18_4_l_3 , OUT_PORT_2_5.OUT1 -> G15_4_l_3 , OUT_PORT_10_5.OUT1 -> IN_1_4_l_3 , OUT_PORT_3_5.OUT1 -> IN_4_4_l_3 , OUT_PORT_1_5.OUT1 -> IN_5_4_l_3 , OUT_PORT_7_5.OUT1 -> IN_7_4_l_3 , OUT_PORT_0_5.OUT1 -> IN_9_4_l_3 , OUT_PORT_5_5.OUT1 -> IN_10_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_3.OUT1 -> IN1);
		add OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_3.OUT1 -> IN1);
		add OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_3.OUT1 -> IN1);
		add OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_3.OUT1 -> IN1);
		add OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_3.OUT1 -> IN1);
		add OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_3.OUT1 -> IN1);
		add OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_3.OUT1 -> IN1);
		add OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_3.OUT1 -> IN1);
		add OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_3.OUT1 -> IN1);
		add OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_3.OUT1 -> IN1);
		add OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_3.OUT1 -> IN1);
		}

	rule pattern_connect_5_4 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_5.OUT1 -> IN1);
			OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_5.OUT1 -> IN1);
			OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_5.OUT1 -> IN1);
			OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_5.OUT1 -> IN1);
			OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_5.OUT1 -> IN1);
			OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_5.OUT1 -> IN1);
			OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_5.OUT1 -> IN1);
			OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_5.OUT1 -> IN1);
			OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_5.OUT1 -> IN1);
			OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_5.OUT1 -> IN1);
			OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_5.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		OUT_PORT_0_5[ connected = "1"];
		OUT_PORT_1_5[ connected = "1"];
		OUT_PORT_2_5[ connected = "1"];
		OUT_PORT_3_5[ connected = "1"];
		OUT_PORT_4_5[ connected = "1"];
		OUT_PORT_5_5[ connected = "1"];
		OUT_PORT_6_5[ connected = "1"];
		OUT_PORT_7_5[ connected = "1"];
		OUT_PORT_8_5[ connected = "1"];
		OUT_PORT_9_5[ connected = "1"];
		OUT_PORT_10_5[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](OUT_PORT_6_5.OUT1 -> IN_1_0_l_4 , OUT_PORT_9_5.OUT1 -> IN_2_0_l_4 , OUT_PORT_8_5.OUT1 -> IN_4_0_l_4 , OUT_PORT_4_5.OUT1 -> G18_4_l_4 , OUT_PORT_10_5.OUT1 -> G15_4_l_4 , OUT_PORT_2_5.OUT1 -> IN_1_4_l_4 , OUT_PORT_3_5.OUT1 -> IN_4_4_l_4 , OUT_PORT_0_5.OUT1 -> IN_5_4_l_4 , OUT_PORT_7_5.OUT1 -> IN_7_4_l_4 , OUT_PORT_5_5.OUT1 -> IN_9_4_l_4 , OUT_PORT_1_5.OUT1 -> IN_10_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_4.OUT1 -> IN1);
		add OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_4.OUT1 -> IN1);
		add OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_4.OUT1 -> IN1);
		add OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_4.OUT1 -> IN1);
		add OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_4.OUT1 -> IN1);
		add OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_4.OUT1 -> IN1);
		add OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_4.OUT1 -> IN1);
		add OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_4.OUT1 -> IN1);
		add OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_4.OUT1 -> IN1);
		add OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_4.OUT1 -> IN1);
		add OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_4.OUT1 -> IN1);
		}

	rule pattern_connect_5_6 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_5.OUT1 -> IN1);
			OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_5.OUT1 -> IN1);
			OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_5.OUT1 -> IN1);
			OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_5.OUT1 -> IN1);
			OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_5.OUT1 -> IN1);
			OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_5.OUT1 -> IN1);
			OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_5.OUT1 -> IN1);
			OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_5.OUT1 -> IN1);
			OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_5.OUT1 -> IN1);
			OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_5.OUT1 -> IN1);
			OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_5.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		OUT_PORT_0_5[ connected = "1"];
		OUT_PORT_1_5[ connected = "1"];
		OUT_PORT_2_5[ connected = "1"];
		OUT_PORT_3_5[ connected = "1"];
		OUT_PORT_4_5[ connected = "1"];
		OUT_PORT_5_5[ connected = "1"];
		OUT_PORT_6_5[ connected = "1"];
		OUT_PORT_7_5[ connected = "1"];
		OUT_PORT_8_5[ connected = "1"];
		OUT_PORT_9_5[ connected = "1"];
		OUT_PORT_10_5[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](OUT_PORT_3_5.OUT1 -> IN_1_2_l_6 , OUT_PORT_9_5.OUT1 -> IN_2_2_l_6 , OUT_PORT_7_5.OUT1 -> G1_3_l_6 , OUT_PORT_1_5.OUT1 -> G2_3_l_6 , OUT_PORT_2_5.OUT1 -> IN_2_3_l_6 , OUT_PORT_4_5.OUT1 -> IN_4_3_l_6 , OUT_PORT_8_5.OUT1 -> IN_5_3_l_6 , OUT_PORT_0_5.OUT1 -> IN_7_3_l_6 , OUT_PORT_10_5.OUT1 -> IN_8_3_l_6 , OUT_PORT_5_5.OUT1 -> IN_10_3_l_6 , OUT_PORT_6_5.OUT1 -> IN_11_3_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_6.OUT1 -> IN1);
		add OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_6.OUT1 -> IN1);
		add OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_6.OUT1 -> IN1);
		add OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_6.OUT1 -> IN1);
		add OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_6.OUT1 -> IN1);
		add OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_6.OUT1 -> IN1);
		add OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_6.OUT1 -> IN1);
		add OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_6.OUT1 -> IN1);
		add OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_6.OUT1 -> IN1);
		add OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_6.OUT1 -> IN1);
		add OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_6.OUT1 -> IN1);
		}

	rule pattern_connect_5_7 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_5.OUT1 -> IN1);
			OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_5.OUT1 -> IN1);
			OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_5.OUT1 -> IN1);
			OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_5.OUT1 -> IN1);
			OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_5.OUT1 -> IN1);
			OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_5.OUT1 -> IN1);
			OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_5.OUT1 -> IN1);
			OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_5.OUT1 -> IN1);
			OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_5.OUT1 -> IN1);
			OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_5.OUT1 -> IN1);
			OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_5.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		OUT_PORT_0_5[ connected = "1"];
		OUT_PORT_1_5[ connected = "1"];
		OUT_PORT_2_5[ connected = "1"];
		OUT_PORT_3_5[ connected = "1"];
		OUT_PORT_4_5[ connected = "1"];
		OUT_PORT_5_5[ connected = "1"];
		OUT_PORT_6_5[ connected = "1"];
		OUT_PORT_7_5[ connected = "1"];
		OUT_PORT_8_5[ connected = "1"];
		OUT_PORT_9_5[ connected = "1"];
		OUT_PORT_10_5[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](OUT_PORT_7_5.OUT1 -> IN_1_0_l_7 , OUT_PORT_9_5.OUT1 -> IN_2_0_l_7 , OUT_PORT_2_5.OUT1 -> IN_4_0_l_7 , OUT_PORT_5_5.OUT1 -> G18_4_l_7 , OUT_PORT_1_5.OUT1 -> G15_4_l_7 , OUT_PORT_10_5.OUT1 -> IN_1_4_l_7 , OUT_PORT_6_5.OUT1 -> IN_4_4_l_7 , OUT_PORT_3_5.OUT1 -> IN_5_4_l_7 , OUT_PORT_8_5.OUT1 -> IN_7_4_l_7 , OUT_PORT_4_5.OUT1 -> IN_9_4_l_7 , OUT_PORT_0_5.OUT1 -> IN_10_4_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_7.OUT1 -> IN1);
		add OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_7.OUT1 -> IN1);
		add OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_7.OUT1 -> IN1);
		add OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_7.OUT1 -> IN1);
		add OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_7.OUT1 -> IN1);
		add OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_7.OUT1 -> IN1);
		add OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_7.OUT1 -> IN1);
		add OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_7.OUT1 -> IN1);
		add OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_7.OUT1 -> IN1);
		add OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_7.OUT1 -> IN1);
		add OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_7.OUT1 -> IN1);
		}

	rule pattern_connect_5_8 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_5.OUT1 -> IN1);
			OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_5.OUT1 -> IN1);
			OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_5.OUT1 -> IN1);
			OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_5.OUT1 -> IN1);
			OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_5.OUT1 -> IN1);
			OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_5.OUT1 -> IN1);
			OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_5.OUT1 -> IN1);
			OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_5.OUT1 -> IN1);
			OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_5.OUT1 -> IN1);
			OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_5.OUT1 -> IN1);
			OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_5.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		OUT_PORT_0_5[ connected = "1"];
		OUT_PORT_1_5[ connected = "1"];
		OUT_PORT_2_5[ connected = "1"];
		OUT_PORT_3_5[ connected = "1"];
		OUT_PORT_4_5[ connected = "1"];
		OUT_PORT_5_5[ connected = "1"];
		OUT_PORT_6_5[ connected = "1"];
		OUT_PORT_7_5[ connected = "1"];
		OUT_PORT_8_5[ connected = "1"];
		OUT_PORT_9_5[ connected = "1"];
		OUT_PORT_10_5[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](OUT_PORT_9_5.OUT1 -> IN_1_0_l_8 , OUT_PORT_8_5.OUT1 -> IN_2_0_l_8 , OUT_PORT_0_5.OUT1 -> IN_4_0_l_8 , OUT_PORT_5_5.OUT1 -> IN_1_1_l_8 , OUT_PORT_4_5.OUT1 -> IN_2_1_l_8 , OUT_PORT_7_5.OUT1 -> IN_3_1_l_8 , OUT_PORT_3_5.OUT1 -> IN_6_1_l_8 , OUT_PORT_2_5.OUT1 -> IN_1_5_l_8 , OUT_PORT_1_5.OUT1 -> IN_2_5_l_8 , OUT_PORT_10_5.OUT1 -> IN_3_5_l_8 , OUT_PORT_6_5.OUT1 -> IN_6_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_8.OUT1 -> IN1);
		add OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_8.OUT1 -> IN1);
		add OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_8.OUT1 -> IN1);
		add OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_8.OUT1 -> IN1);
		add OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_8.OUT1 -> IN1);
		add OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_8.OUT1 -> IN1);
		add OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_8.OUT1 -> IN1);
		add OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_8.OUT1 -> IN1);
		add OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_8.OUT1 -> IN1);
		add OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_8.OUT1 -> IN1);
		add OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_8.OUT1 -> IN1);
		}

	rule pattern_connect_5_9 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_5.OUT1 -> IN1);
			OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_5.OUT1 -> IN1);
			OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_5.OUT1 -> IN1);
			OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_5.OUT1 -> IN1);
			OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_5.OUT1 -> IN1);
			OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_5.OUT1 -> IN1);
			OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_5.OUT1 -> IN1);
			OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_5.OUT1 -> IN1);
			OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_5.OUT1 -> IN1);
			OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_5.OUT1 -> IN1);
			OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_5.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		OUT_PORT_0_5[ connected = "1"];
		OUT_PORT_1_5[ connected = "1"];
		OUT_PORT_2_5[ connected = "1"];
		OUT_PORT_3_5[ connected = "1"];
		OUT_PORT_4_5[ connected = "1"];
		OUT_PORT_5_5[ connected = "1"];
		OUT_PORT_6_5[ connected = "1"];
		OUT_PORT_7_5[ connected = "1"];
		OUT_PORT_8_5[ connected = "1"];
		OUT_PORT_9_5[ connected = "1"];
		OUT_PORT_10_5[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](OUT_PORT_7_5.OUT1 -> IN_1_0_l_9 , OUT_PORT_4_5.OUT1 -> IN_2_0_l_9 , OUT_PORT_3_5.OUT1 -> IN_4_0_l_9 , OUT_PORT_6_5.OUT1 -> G18_4_l_9 , OUT_PORT_10_5.OUT1 -> G15_4_l_9 , OUT_PORT_9_5.OUT1 -> IN_1_4_l_9 , OUT_PORT_8_5.OUT1 -> IN_4_4_l_9 , OUT_PORT_5_5.OUT1 -> IN_5_4_l_9 , OUT_PORT_2_5.OUT1 -> IN_7_4_l_9 , OUT_PORT_1_5.OUT1 -> IN_9_4_l_9 , OUT_PORT_0_5.OUT1 -> IN_10_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_9.OUT1 -> IN1);
		add OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_9.OUT1 -> IN1);
		add OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_9.OUT1 -> IN1);
		add OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_9.OUT1 -> IN1);
		add OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_9.OUT1 -> IN1);
		add OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_9.OUT1 -> IN1);
		add OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_9.OUT1 -> IN1);
		add OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_9.OUT1 -> IN1);
		add OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_9.OUT1 -> IN1);
		add OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_9.OUT1 -> IN1);
		add OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_9.OUT1 -> IN1);
		}

	rule pattern_connect_5_10 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_5.OUT1 -> IN1);
			OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_5.OUT1 -> IN1);
			OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_5.OUT1 -> IN1);
			OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_5.OUT1 -> IN1);
			OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_5.OUT1 -> IN1);
			OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_5.OUT1 -> IN1);
			OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_5.OUT1 -> IN1);
			OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_5.OUT1 -> IN1);
			OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_5.OUT1 -> IN1);
			OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_5.OUT1 -> IN1);
			OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_5.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		OUT_PORT_0_5[ connected = "1"];
		OUT_PORT_1_5[ connected = "1"];
		OUT_PORT_2_5[ connected = "1"];
		OUT_PORT_3_5[ connected = "1"];
		OUT_PORT_4_5[ connected = "1"];
		OUT_PORT_5_5[ connected = "1"];
		OUT_PORT_6_5[ connected = "1"];
		OUT_PORT_7_5[ connected = "1"];
		OUT_PORT_8_5[ connected = "1"];
		OUT_PORT_9_5[ connected = "1"];
		OUT_PORT_10_5[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](OUT_PORT_2_5.OUT1 -> IN_1_0_l_10 , OUT_PORT_4_5.OUT1 -> IN_2_0_l_10 , OUT_PORT_6_5.OUT1 -> IN_4_0_l_10 , OUT_PORT_5_5.OUT1 -> G18_4_l_10 , OUT_PORT_0_5.OUT1 -> G15_4_l_10 , OUT_PORT_10_5.OUT1 -> IN_1_4_l_10 , OUT_PORT_8_5.OUT1 -> IN_4_4_l_10 , OUT_PORT_7_5.OUT1 -> IN_5_4_l_10 , OUT_PORT_9_5.OUT1 -> IN_7_4_l_10 , OUT_PORT_3_5.OUT1 -> IN_9_4_l_10 , OUT_PORT_1_5.OUT1 -> IN_10_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_10.OUT1 -> IN1);
		add OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_10.OUT1 -> IN1);
		add OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_10.OUT1 -> IN1);
		add OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_10.OUT1 -> IN1);
		add OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_10.OUT1 -> IN1);
		add OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_10.OUT1 -> IN1);
		add OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_10.OUT1 -> IN1);
		add OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_10.OUT1 -> IN1);
		add OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_10.OUT1 -> IN1);
		add OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_10.OUT1 -> IN1);
		add OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_10.OUT1 -> IN1);
		}

	rule pattern_connect_5_11 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_5.OUT1 -> IN1);
			OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_5.OUT1 -> IN1);
			OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_5.OUT1 -> IN1);
			OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_5.OUT1 -> IN1);
			OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_5.OUT1 -> IN1);
			OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_5.OUT1 -> IN1);
			OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_5.OUT1 -> IN1);
			OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_5.OUT1 -> IN1);
			OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_5.OUT1 -> IN1);
			OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_5.OUT1 -> IN1);
			OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_5.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		OUT_PORT_0_5[ connected = "1"];
		OUT_PORT_1_5[ connected = "1"];
		OUT_PORT_2_5[ connected = "1"];
		OUT_PORT_3_5[ connected = "1"];
		OUT_PORT_4_5[ connected = "1"];
		OUT_PORT_5_5[ connected = "1"];
		OUT_PORT_6_5[ connected = "1"];
		OUT_PORT_7_5[ connected = "1"];
		OUT_PORT_8_5[ connected = "1"];
		OUT_PORT_9_5[ connected = "1"];
		OUT_PORT_10_5[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](OUT_PORT_3_5.OUT1 -> IN_1_0_l_11 , OUT_PORT_9_5.OUT1 -> IN_2_0_l_11 , OUT_PORT_1_5.OUT1 -> IN_4_0_l_11 , OUT_PORT_7_5.OUT1 -> IN_1_1_l_11 , OUT_PORT_4_5.OUT1 -> IN_2_1_l_11 , OUT_PORT_10_5.OUT1 -> IN_3_1_l_11 , OUT_PORT_5_5.OUT1 -> IN_6_1_l_11 , OUT_PORT_0_5.OUT1 -> IN_1_5_l_11 , OUT_PORT_6_5.OUT1 -> IN_2_5_l_11 , OUT_PORT_8_5.OUT1 -> IN_3_5_l_11 , OUT_PORT_2_5.OUT1 -> IN_6_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_11.OUT1 -> IN1);
		add OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_11.OUT1 -> IN1);
		add OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_11.OUT1 -> IN1);
		add OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_11.OUT1 -> IN1);
		add OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_11.OUT1 -> IN1);
		add OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_11.OUT1 -> IN1);
		add OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_11.OUT1 -> IN1);
		add OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_11.OUT1 -> IN1);
		add OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_11.OUT1 -> IN1);
		add OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_11.OUT1 -> IN1);
		add OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_11.OUT1 -> IN1);
		}

	rule pattern_connect_5_12 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_5.OUT1 -> IN1);
			OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_5.OUT1 -> IN1);
			OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_5.OUT1 -> IN1);
			OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_5.OUT1 -> IN1);
			OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_5.OUT1 -> IN1);
			OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_5.OUT1 -> IN1);
			OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_5.OUT1 -> IN1);
			OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_5.OUT1 -> IN1);
			OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_5.OUT1 -> IN1);
			OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_5.OUT1 -> IN1);
			OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_5.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		OUT_PORT_0_5[ connected = "1"];
		OUT_PORT_1_5[ connected = "1"];
		OUT_PORT_2_5[ connected = "1"];
		OUT_PORT_3_5[ connected = "1"];
		OUT_PORT_4_5[ connected = "1"];
		OUT_PORT_5_5[ connected = "1"];
		OUT_PORT_6_5[ connected = "1"];
		OUT_PORT_7_5[ connected = "1"];
		OUT_PORT_8_5[ connected = "1"];
		OUT_PORT_9_5[ connected = "1"];
		OUT_PORT_10_5[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](OUT_PORT_5_5.OUT1 -> IN_1_0_l_12 , OUT_PORT_9_5.OUT1 -> IN_2_0_l_12 , OUT_PORT_7_5.OUT1 -> IN_4_0_l_12 , OUT_PORT_1_5.OUT1 -> IN_1_1_l_12 , OUT_PORT_2_5.OUT1 -> IN_2_1_l_12 , OUT_PORT_3_5.OUT1 -> IN_3_1_l_12 , OUT_PORT_8_5.OUT1 -> IN_6_1_l_12 , OUT_PORT_4_5.OUT1 -> IN_1_5_l_12 , OUT_PORT_10_5.OUT1 -> IN_2_5_l_12 , OUT_PORT_0_5.OUT1 -> IN_3_5_l_12 , OUT_PORT_6_5.OUT1 -> IN_6_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_12.OUT1 -> IN1);
		add OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_12.OUT1 -> IN1);
		add OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_12.OUT1 -> IN1);
		add OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_12.OUT1 -> IN1);
		add OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_12.OUT1 -> IN1);
		add OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_12.OUT1 -> IN1);
		add OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_12.OUT1 -> IN1);
		add OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_12.OUT1 -> IN1);
		add OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_12.OUT1 -> IN1);
		add OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_12.OUT1 -> IN1);
		add OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_12.OUT1 -> IN1);
		}

	rule pattern_connect_5_13 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_5.OUT1 -> IN1);
			OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_5.OUT1 -> IN1);
			OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_5.OUT1 -> IN1);
			OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_5.OUT1 -> IN1);
			OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_5.OUT1 -> IN1);
			OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_5.OUT1 -> IN1);
			OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_5.OUT1 -> IN1);
			OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_5.OUT1 -> IN1);
			OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_5.OUT1 -> IN1);
			OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_5.OUT1 -> IN1);
			OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_5.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		OUT_PORT_0_5[ connected = "1"];
		OUT_PORT_1_5[ connected = "1"];
		OUT_PORT_2_5[ connected = "1"];
		OUT_PORT_3_5[ connected = "1"];
		OUT_PORT_4_5[ connected = "1"];
		OUT_PORT_5_5[ connected = "1"];
		OUT_PORT_6_5[ connected = "1"];
		OUT_PORT_7_5[ connected = "1"];
		OUT_PORT_8_5[ connected = "1"];
		OUT_PORT_9_5[ connected = "1"];
		OUT_PORT_10_5[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](OUT_PORT_2_5.OUT1 -> IN_1_2_l_13 , OUT_PORT_9_5.OUT1 -> IN_2_2_l_13 , OUT_PORT_4_5.OUT1 -> G1_3_l_13 , OUT_PORT_8_5.OUT1 -> G2_3_l_13 , OUT_PORT_7_5.OUT1 -> IN_2_3_l_13 , OUT_PORT_10_5.OUT1 -> IN_4_3_l_13 , OUT_PORT_6_5.OUT1 -> IN_5_3_l_13 , OUT_PORT_5_5.OUT1 -> IN_7_3_l_13 , OUT_PORT_0_5.OUT1 -> IN_8_3_l_13 , OUT_PORT_1_5.OUT1 -> IN_10_3_l_13 , OUT_PORT_3_5.OUT1 -> IN_11_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_13.OUT1 -> IN1);
		add OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_13.OUT1 -> IN1);
		add OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_13.OUT1 -> IN1);
		add OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_13.OUT1 -> IN1);
		add OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_13.OUT1 -> IN1);
		add OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_13.OUT1 -> IN1);
		add OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_13.OUT1 -> IN1);
		add OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_13.OUT1 -> IN1);
		add OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_13.OUT1 -> IN1);
		add OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_13.OUT1 -> IN1);
		add OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_13.OUT1 -> IN1);
		}

	rule pattern_connect_5_14 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_5.OUT1 -> IN1);
			OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_5.OUT1 -> IN1);
			OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_5.OUT1 -> IN1);
			OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_5.OUT1 -> IN1);
			OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_5.OUT1 -> IN1);
			OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_5.OUT1 -> IN1);
			OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_5.OUT1 -> IN1);
			OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_5.OUT1 -> IN1);
			OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_5.OUT1 -> IN1);
			OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_5.OUT1 -> IN1);
			OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_5.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		OUT_PORT_0_5[ connected = "1"];
		OUT_PORT_1_5[ connected = "1"];
		OUT_PORT_2_5[ connected = "1"];
		OUT_PORT_3_5[ connected = "1"];
		OUT_PORT_4_5[ connected = "1"];
		OUT_PORT_5_5[ connected = "1"];
		OUT_PORT_6_5[ connected = "1"];
		OUT_PORT_7_5[ connected = "1"];
		OUT_PORT_8_5[ connected = "1"];
		OUT_PORT_9_5[ connected = "1"];
		OUT_PORT_10_5[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](OUT_PORT_1_5.OUT1 -> IN_1_0_l_14 , OUT_PORT_7_5.OUT1 -> IN_2_0_l_14 , OUT_PORT_8_5.OUT1 -> IN_4_0_l_14 , OUT_PORT_5_5.OUT1 -> IN_1_1_l_14 , OUT_PORT_0_5.OUT1 -> IN_2_1_l_14 , OUT_PORT_9_5.OUT1 -> IN_3_1_l_14 , OUT_PORT_6_5.OUT1 -> IN_6_1_l_14 , OUT_PORT_4_5.OUT1 -> IN_1_5_l_14 , OUT_PORT_3_5.OUT1 -> IN_2_5_l_14 , OUT_PORT_2_5.OUT1 -> IN_3_5_l_14 , OUT_PORT_10_5.OUT1 -> IN_6_5_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_14.OUT1 -> IN1);
		add OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_14.OUT1 -> IN1);
		add OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_14.OUT1 -> IN1);
		add OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_14.OUT1 -> IN1);
		add OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_14.OUT1 -> IN1);
		add OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_14.OUT1 -> IN1);
		add OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_14.OUT1 -> IN1);
		add OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_14.OUT1 -> IN1);
		add OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_14.OUT1 -> IN1);
		add OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_14.OUT1 -> IN1);
		add OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_14.OUT1 -> IN1);
		}

	rule pattern_connect_6_0 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_6.OUT1 -> IN1);
			OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_6.OUT1 -> IN1);
			OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_6.OUT1 -> IN1);
			OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_6.OUT1 -> IN1);
			OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_6.OUT1 -> IN1);
			OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_6.OUT1 -> IN1);
			OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_6.OUT1 -> IN1);
			OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_6.OUT1 -> IN1);
			OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_6.OUT1 -> IN1);
			OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_6.OUT1 -> IN1);
			OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_6.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		OUT_PORT_0_6[ connected = "1"];
		OUT_PORT_1_6[ connected = "1"];
		OUT_PORT_2_6[ connected = "1"];
		OUT_PORT_3_6[ connected = "1"];
		OUT_PORT_4_6[ connected = "1"];
		OUT_PORT_5_6[ connected = "1"];
		OUT_PORT_6_6[ connected = "1"];
		OUT_PORT_7_6[ connected = "1"];
		OUT_PORT_8_6[ connected = "1"];
		OUT_PORT_9_6[ connected = "1"];
		OUT_PORT_10_6[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](OUT_PORT_3_6.OUT1 -> IN_1_0_l_0 , OUT_PORT_9_6.OUT1 -> IN_2_0_l_0 , OUT_PORT_2_6.OUT1 -> IN_4_0_l_0 , OUT_PORT_1_6.OUT1 -> IN_1_1_l_0 , OUT_PORT_6_6.OUT1 -> IN_2_1_l_0 , OUT_PORT_5_6.OUT1 -> IN_3_1_l_0 , OUT_PORT_4_6.OUT1 -> IN_6_1_l_0 , OUT_PORT_0_6.OUT1 -> IN_1_5_l_0 , OUT_PORT_10_6.OUT1 -> IN_2_5_l_0 , OUT_PORT_7_6.OUT1 -> IN_3_5_l_0 , OUT_PORT_8_6.OUT1 -> IN_6_5_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_0.OUT1 -> IN1);
		add OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_0.OUT1 -> IN1);
		add OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_0.OUT1 -> IN1);
		add OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_0.OUT1 -> IN1);
		add OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_0.OUT1 -> IN1);
		add OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_0.OUT1 -> IN1);
		add OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_0.OUT1 -> IN1);
		add OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_0.OUT1 -> IN1);
		add OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_0.OUT1 -> IN1);
		add OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_0.OUT1 -> IN1);
		add OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_0.OUT1 -> IN1);
		}

	rule pattern_connect_6_1 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_6.OUT1 -> IN1);
			OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_6.OUT1 -> IN1);
			OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_6.OUT1 -> IN1);
			OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_6.OUT1 -> IN1);
			OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_6.OUT1 -> IN1);
			OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_6.OUT1 -> IN1);
			OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_6.OUT1 -> IN1);
			OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_6.OUT1 -> IN1);
			OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_6.OUT1 -> IN1);
			OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_6.OUT1 -> IN1);
			OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_6.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		OUT_PORT_0_6[ connected = "1"];
		OUT_PORT_1_6[ connected = "1"];
		OUT_PORT_2_6[ connected = "1"];
		OUT_PORT_3_6[ connected = "1"];
		OUT_PORT_4_6[ connected = "1"];
		OUT_PORT_5_6[ connected = "1"];
		OUT_PORT_6_6[ connected = "1"];
		OUT_PORT_7_6[ connected = "1"];
		OUT_PORT_8_6[ connected = "1"];
		OUT_PORT_9_6[ connected = "1"];
		OUT_PORT_10_6[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](OUT_PORT_7_6.OUT1 -> IN_1_2_l_1 , OUT_PORT_0_6.OUT1 -> IN_2_2_l_1 , OUT_PORT_8_6.OUT1 -> G1_3_l_1 , OUT_PORT_10_6.OUT1 -> G2_3_l_1 , OUT_PORT_2_6.OUT1 -> IN_2_3_l_1 , OUT_PORT_1_6.OUT1 -> IN_4_3_l_1 , OUT_PORT_6_6.OUT1 -> IN_5_3_l_1 , OUT_PORT_5_6.OUT1 -> IN_7_3_l_1 , OUT_PORT_3_6.OUT1 -> IN_8_3_l_1 , OUT_PORT_4_6.OUT1 -> IN_10_3_l_1 , OUT_PORT_9_6.OUT1 -> IN_11_3_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_1.OUT1 -> IN1);
		add OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_1.OUT1 -> IN1);
		add OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_1.OUT1 -> IN1);
		add OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_1.OUT1 -> IN1);
		add OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_1.OUT1 -> IN1);
		add OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_1.OUT1 -> IN1);
		add OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_1.OUT1 -> IN1);
		add OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_1.OUT1 -> IN1);
		add OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_1.OUT1 -> IN1);
		add OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_1.OUT1 -> IN1);
		add OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_1.OUT1 -> IN1);
		}

	rule pattern_connect_6_2 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_6.OUT1 -> IN1);
			OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_6.OUT1 -> IN1);
			OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_6.OUT1 -> IN1);
			OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_6.OUT1 -> IN1);
			OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_6.OUT1 -> IN1);
			OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_6.OUT1 -> IN1);
			OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_6.OUT1 -> IN1);
			OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_6.OUT1 -> IN1);
			OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_6.OUT1 -> IN1);
			OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_6.OUT1 -> IN1);
			OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_6.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		OUT_PORT_0_6[ connected = "1"];
		OUT_PORT_1_6[ connected = "1"];
		OUT_PORT_2_6[ connected = "1"];
		OUT_PORT_3_6[ connected = "1"];
		OUT_PORT_4_6[ connected = "1"];
		OUT_PORT_5_6[ connected = "1"];
		OUT_PORT_6_6[ connected = "1"];
		OUT_PORT_7_6[ connected = "1"];
		OUT_PORT_8_6[ connected = "1"];
		OUT_PORT_9_6[ connected = "1"];
		OUT_PORT_10_6[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](OUT_PORT_5_6.OUT1 -> IN_1_2_l_2 , OUT_PORT_10_6.OUT1 -> IN_2_2_l_2 , OUT_PORT_1_6.OUT1 -> G1_3_l_2 , OUT_PORT_9_6.OUT1 -> G2_3_l_2 , OUT_PORT_7_6.OUT1 -> IN_2_3_l_2 , OUT_PORT_3_6.OUT1 -> IN_4_3_l_2 , OUT_PORT_6_6.OUT1 -> IN_5_3_l_2 , OUT_PORT_8_6.OUT1 -> IN_7_3_l_2 , OUT_PORT_2_6.OUT1 -> IN_8_3_l_2 , OUT_PORT_0_6.OUT1 -> IN_10_3_l_2 , OUT_PORT_4_6.OUT1 -> IN_11_3_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_2.OUT1 -> IN1);
		add OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_2.OUT1 -> IN1);
		add OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_2.OUT1 -> IN1);
		add OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_2.OUT1 -> IN1);
		add OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_2.OUT1 -> IN1);
		add OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_2.OUT1 -> IN1);
		add OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_2.OUT1 -> IN1);
		add OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_2.OUT1 -> IN1);
		add OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_2.OUT1 -> IN1);
		add OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_2.OUT1 -> IN1);
		add OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_2.OUT1 -> IN1);
		}

	rule pattern_connect_6_3 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_6.OUT1 -> IN1);
			OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_6.OUT1 -> IN1);
			OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_6.OUT1 -> IN1);
			OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_6.OUT1 -> IN1);
			OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_6.OUT1 -> IN1);
			OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_6.OUT1 -> IN1);
			OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_6.OUT1 -> IN1);
			OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_6.OUT1 -> IN1);
			OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_6.OUT1 -> IN1);
			OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_6.OUT1 -> IN1);
			OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_6.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		OUT_PORT_0_6[ connected = "1"];
		OUT_PORT_1_6[ connected = "1"];
		OUT_PORT_2_6[ connected = "1"];
		OUT_PORT_3_6[ connected = "1"];
		OUT_PORT_4_6[ connected = "1"];
		OUT_PORT_5_6[ connected = "1"];
		OUT_PORT_6_6[ connected = "1"];
		OUT_PORT_7_6[ connected = "1"];
		OUT_PORT_8_6[ connected = "1"];
		OUT_PORT_9_6[ connected = "1"];
		OUT_PORT_10_6[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](OUT_PORT_1_6.OUT1 -> IN_1_0_l_3 , OUT_PORT_7_6.OUT1 -> IN_2_0_l_3 , OUT_PORT_9_6.OUT1 -> IN_4_0_l_3 , OUT_PORT_10_6.OUT1 -> G18_4_l_3 , OUT_PORT_3_6.OUT1 -> G15_4_l_3 , OUT_PORT_2_6.OUT1 -> IN_1_4_l_3 , OUT_PORT_8_6.OUT1 -> IN_4_4_l_3 , OUT_PORT_0_6.OUT1 -> IN_5_4_l_3 , OUT_PORT_4_6.OUT1 -> IN_7_4_l_3 , OUT_PORT_6_6.OUT1 -> IN_9_4_l_3 , OUT_PORT_5_6.OUT1 -> IN_10_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_3.OUT1 -> IN1);
		add OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_3.OUT1 -> IN1);
		add OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_3.OUT1 -> IN1);
		add OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_3.OUT1 -> IN1);
		add OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_3.OUT1 -> IN1);
		add OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_3.OUT1 -> IN1);
		add OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_3.OUT1 -> IN1);
		add OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_3.OUT1 -> IN1);
		add OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_3.OUT1 -> IN1);
		add OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_3.OUT1 -> IN1);
		add OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_3.OUT1 -> IN1);
		}

	rule pattern_connect_6_4 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_6.OUT1 -> IN1);
			OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_6.OUT1 -> IN1);
			OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_6.OUT1 -> IN1);
			OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_6.OUT1 -> IN1);
			OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_6.OUT1 -> IN1);
			OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_6.OUT1 -> IN1);
			OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_6.OUT1 -> IN1);
			OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_6.OUT1 -> IN1);
			OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_6.OUT1 -> IN1);
			OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_6.OUT1 -> IN1);
			OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_6.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		OUT_PORT_0_6[ connected = "1"];
		OUT_PORT_1_6[ connected = "1"];
		OUT_PORT_2_6[ connected = "1"];
		OUT_PORT_3_6[ connected = "1"];
		OUT_PORT_4_6[ connected = "1"];
		OUT_PORT_5_6[ connected = "1"];
		OUT_PORT_6_6[ connected = "1"];
		OUT_PORT_7_6[ connected = "1"];
		OUT_PORT_8_6[ connected = "1"];
		OUT_PORT_9_6[ connected = "1"];
		OUT_PORT_10_6[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](OUT_PORT_4_6.OUT1 -> IN_1_0_l_4 , OUT_PORT_2_6.OUT1 -> IN_2_0_l_4 , OUT_PORT_7_6.OUT1 -> IN_4_0_l_4 , OUT_PORT_10_6.OUT1 -> G18_4_l_4 , OUT_PORT_8_6.OUT1 -> G15_4_l_4 , OUT_PORT_9_6.OUT1 -> IN_1_4_l_4 , OUT_PORT_6_6.OUT1 -> IN_4_4_l_4 , OUT_PORT_3_6.OUT1 -> IN_5_4_l_4 , OUT_PORT_5_6.OUT1 -> IN_7_4_l_4 , OUT_PORT_1_6.OUT1 -> IN_9_4_l_4 , OUT_PORT_0_6.OUT1 -> IN_10_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_4.OUT1 -> IN1);
		add OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_4.OUT1 -> IN1);
		add OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_4.OUT1 -> IN1);
		add OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_4.OUT1 -> IN1);
		add OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_4.OUT1 -> IN1);
		add OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_4.OUT1 -> IN1);
		add OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_4.OUT1 -> IN1);
		add OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_4.OUT1 -> IN1);
		add OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_4.OUT1 -> IN1);
		add OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_4.OUT1 -> IN1);
		add OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_4.OUT1 -> IN1);
		}

	rule pattern_connect_6_5 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_6.OUT1 -> IN1);
			OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_6.OUT1 -> IN1);
			OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_6.OUT1 -> IN1);
			OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_6.OUT1 -> IN1);
			OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_6.OUT1 -> IN1);
			OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_6.OUT1 -> IN1);
			OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_6.OUT1 -> IN1);
			OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_6.OUT1 -> IN1);
			OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_6.OUT1 -> IN1);
			OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_6.OUT1 -> IN1);
			OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_6.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		OUT_PORT_0_6[ connected = "1"];
		OUT_PORT_1_6[ connected = "1"];
		OUT_PORT_2_6[ connected = "1"];
		OUT_PORT_3_6[ connected = "1"];
		OUT_PORT_4_6[ connected = "1"];
		OUT_PORT_5_6[ connected = "1"];
		OUT_PORT_6_6[ connected = "1"];
		OUT_PORT_7_6[ connected = "1"];
		OUT_PORT_8_6[ connected = "1"];
		OUT_PORT_9_6[ connected = "1"];
		OUT_PORT_10_6[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](OUT_PORT_7_6.OUT1 -> IN_1_2_l_5 , OUT_PORT_1_6.OUT1 -> IN_2_2_l_5 , OUT_PORT_8_6.OUT1 -> G1_3_l_5 , OUT_PORT_3_6.OUT1 -> G2_3_l_5 , OUT_PORT_0_6.OUT1 -> IN_2_3_l_5 , OUT_PORT_2_6.OUT1 -> IN_4_3_l_5 , OUT_PORT_4_6.OUT1 -> IN_5_3_l_5 , OUT_PORT_5_6.OUT1 -> IN_7_3_l_5 , OUT_PORT_6_6.OUT1 -> IN_8_3_l_5 , OUT_PORT_9_6.OUT1 -> IN_10_3_l_5 , OUT_PORT_10_6.OUT1 -> IN_11_3_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_5.OUT1 -> IN1);
		add OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_5.OUT1 -> IN1);
		add OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_5.OUT1 -> IN1);
		add OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_5.OUT1 -> IN1);
		add OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_5.OUT1 -> IN1);
		add OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_5.OUT1 -> IN1);
		add OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_5.OUT1 -> IN1);
		add OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_5.OUT1 -> IN1);
		add OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_5.OUT1 -> IN1);
		add OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_5.OUT1 -> IN1);
		add OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_5.OUT1 -> IN1);
		}

	rule pattern_connect_6_7 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_6.OUT1 -> IN1);
			OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_6.OUT1 -> IN1);
			OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_6.OUT1 -> IN1);
			OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_6.OUT1 -> IN1);
			OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_6.OUT1 -> IN1);
			OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_6.OUT1 -> IN1);
			OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_6.OUT1 -> IN1);
			OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_6.OUT1 -> IN1);
			OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_6.OUT1 -> IN1);
			OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_6.OUT1 -> IN1);
			OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_6.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		OUT_PORT_0_6[ connected = "1"];
		OUT_PORT_1_6[ connected = "1"];
		OUT_PORT_2_6[ connected = "1"];
		OUT_PORT_3_6[ connected = "1"];
		OUT_PORT_4_6[ connected = "1"];
		OUT_PORT_5_6[ connected = "1"];
		OUT_PORT_6_6[ connected = "1"];
		OUT_PORT_7_6[ connected = "1"];
		OUT_PORT_8_6[ connected = "1"];
		OUT_PORT_9_6[ connected = "1"];
		OUT_PORT_10_6[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](OUT_PORT_4_6.OUT1 -> IN_1_0_l_7 , OUT_PORT_8_6.OUT1 -> IN_2_0_l_7 , OUT_PORT_1_6.OUT1 -> IN_4_0_l_7 , OUT_PORT_0_6.OUT1 -> G18_4_l_7 , OUT_PORT_10_6.OUT1 -> G15_4_l_7 , OUT_PORT_6_6.OUT1 -> IN_1_4_l_7 , OUT_PORT_7_6.OUT1 -> IN_4_4_l_7 , OUT_PORT_3_6.OUT1 -> IN_5_4_l_7 , OUT_PORT_2_6.OUT1 -> IN_7_4_l_7 , OUT_PORT_5_6.OUT1 -> IN_9_4_l_7 , OUT_PORT_9_6.OUT1 -> IN_10_4_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_7.OUT1 -> IN1);
		add OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_7.OUT1 -> IN1);
		add OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_7.OUT1 -> IN1);
		add OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_7.OUT1 -> IN1);
		add OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_7.OUT1 -> IN1);
		add OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_7.OUT1 -> IN1);
		add OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_7.OUT1 -> IN1);
		add OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_7.OUT1 -> IN1);
		add OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_7.OUT1 -> IN1);
		add OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_7.OUT1 -> IN1);
		add OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_7.OUT1 -> IN1);
		}

	rule pattern_connect_6_8 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_6.OUT1 -> IN1);
			OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_6.OUT1 -> IN1);
			OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_6.OUT1 -> IN1);
			OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_6.OUT1 -> IN1);
			OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_6.OUT1 -> IN1);
			OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_6.OUT1 -> IN1);
			OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_6.OUT1 -> IN1);
			OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_6.OUT1 -> IN1);
			OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_6.OUT1 -> IN1);
			OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_6.OUT1 -> IN1);
			OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_6.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		OUT_PORT_0_6[ connected = "1"];
		OUT_PORT_1_6[ connected = "1"];
		OUT_PORT_2_6[ connected = "1"];
		OUT_PORT_3_6[ connected = "1"];
		OUT_PORT_4_6[ connected = "1"];
		OUT_PORT_5_6[ connected = "1"];
		OUT_PORT_6_6[ connected = "1"];
		OUT_PORT_7_6[ connected = "1"];
		OUT_PORT_8_6[ connected = "1"];
		OUT_PORT_9_6[ connected = "1"];
		OUT_PORT_10_6[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](OUT_PORT_6_6.OUT1 -> IN_1_0_l_8 , OUT_PORT_3_6.OUT1 -> IN_2_0_l_8 , OUT_PORT_0_6.OUT1 -> IN_4_0_l_8 , OUT_PORT_1_6.OUT1 -> IN_1_1_l_8 , OUT_PORT_2_6.OUT1 -> IN_2_1_l_8 , OUT_PORT_9_6.OUT1 -> IN_3_1_l_8 , OUT_PORT_10_6.OUT1 -> IN_6_1_l_8 , OUT_PORT_7_6.OUT1 -> IN_1_5_l_8 , OUT_PORT_5_6.OUT1 -> IN_2_5_l_8 , OUT_PORT_4_6.OUT1 -> IN_3_5_l_8 , OUT_PORT_8_6.OUT1 -> IN_6_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_8.OUT1 -> IN1);
		add OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_8.OUT1 -> IN1);
		add OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_8.OUT1 -> IN1);
		add OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_8.OUT1 -> IN1);
		add OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_8.OUT1 -> IN1);
		add OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_8.OUT1 -> IN1);
		add OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_8.OUT1 -> IN1);
		add OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_8.OUT1 -> IN1);
		add OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_8.OUT1 -> IN1);
		add OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_8.OUT1 -> IN1);
		add OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_8.OUT1 -> IN1);
		}

	rule pattern_connect_6_9 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_6.OUT1 -> IN1);
			OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_6.OUT1 -> IN1);
			OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_6.OUT1 -> IN1);
			OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_6.OUT1 -> IN1);
			OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_6.OUT1 -> IN1);
			OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_6.OUT1 -> IN1);
			OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_6.OUT1 -> IN1);
			OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_6.OUT1 -> IN1);
			OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_6.OUT1 -> IN1);
			OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_6.OUT1 -> IN1);
			OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_6.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		OUT_PORT_0_6[ connected = "1"];
		OUT_PORT_1_6[ connected = "1"];
		OUT_PORT_2_6[ connected = "1"];
		OUT_PORT_3_6[ connected = "1"];
		OUT_PORT_4_6[ connected = "1"];
		OUT_PORT_5_6[ connected = "1"];
		OUT_PORT_6_6[ connected = "1"];
		OUT_PORT_7_6[ connected = "1"];
		OUT_PORT_8_6[ connected = "1"];
		OUT_PORT_9_6[ connected = "1"];
		OUT_PORT_10_6[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](OUT_PORT_4_6.OUT1 -> IN_1_0_l_9 , OUT_PORT_3_6.OUT1 -> IN_2_0_l_9 , OUT_PORT_7_6.OUT1 -> IN_4_0_l_9 , OUT_PORT_2_6.OUT1 -> G18_4_l_9 , OUT_PORT_1_6.OUT1 -> G15_4_l_9 , OUT_PORT_0_6.OUT1 -> IN_1_4_l_9 , OUT_PORT_5_6.OUT1 -> IN_4_4_l_9 , OUT_PORT_10_6.OUT1 -> IN_5_4_l_9 , OUT_PORT_8_6.OUT1 -> IN_7_4_l_9 , OUT_PORT_9_6.OUT1 -> IN_9_4_l_9 , OUT_PORT_6_6.OUT1 -> IN_10_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_9.OUT1 -> IN1);
		add OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_9.OUT1 -> IN1);
		add OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_9.OUT1 -> IN1);
		add OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_9.OUT1 -> IN1);
		add OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_9.OUT1 -> IN1);
		add OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_9.OUT1 -> IN1);
		add OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_9.OUT1 -> IN1);
		add OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_9.OUT1 -> IN1);
		add OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_9.OUT1 -> IN1);
		add OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_9.OUT1 -> IN1);
		add OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_9.OUT1 -> IN1);
		}

	rule pattern_connect_6_10 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_6.OUT1 -> IN1);
			OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_6.OUT1 -> IN1);
			OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_6.OUT1 -> IN1);
			OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_6.OUT1 -> IN1);
			OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_6.OUT1 -> IN1);
			OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_6.OUT1 -> IN1);
			OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_6.OUT1 -> IN1);
			OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_6.OUT1 -> IN1);
			OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_6.OUT1 -> IN1);
			OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_6.OUT1 -> IN1);
			OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_6.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		OUT_PORT_0_6[ connected = "1"];
		OUT_PORT_1_6[ connected = "1"];
		OUT_PORT_2_6[ connected = "1"];
		OUT_PORT_3_6[ connected = "1"];
		OUT_PORT_4_6[ connected = "1"];
		OUT_PORT_5_6[ connected = "1"];
		OUT_PORT_6_6[ connected = "1"];
		OUT_PORT_7_6[ connected = "1"];
		OUT_PORT_8_6[ connected = "1"];
		OUT_PORT_9_6[ connected = "1"];
		OUT_PORT_10_6[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](OUT_PORT_3_6.OUT1 -> IN_1_0_l_10 , OUT_PORT_7_6.OUT1 -> IN_2_0_l_10 , OUT_PORT_0_6.OUT1 -> IN_4_0_l_10 , OUT_PORT_4_6.OUT1 -> G18_4_l_10 , OUT_PORT_6_6.OUT1 -> G15_4_l_10 , OUT_PORT_1_6.OUT1 -> IN_1_4_l_10 , OUT_PORT_9_6.OUT1 -> IN_4_4_l_10 , OUT_PORT_8_6.OUT1 -> IN_5_4_l_10 , OUT_PORT_2_6.OUT1 -> IN_7_4_l_10 , OUT_PORT_10_6.OUT1 -> IN_9_4_l_10 , OUT_PORT_5_6.OUT1 -> IN_10_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_10.OUT1 -> IN1);
		add OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_10.OUT1 -> IN1);
		add OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_10.OUT1 -> IN1);
		add OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_10.OUT1 -> IN1);
		add OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_10.OUT1 -> IN1);
		add OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_10.OUT1 -> IN1);
		add OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_10.OUT1 -> IN1);
		add OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_10.OUT1 -> IN1);
		add OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_10.OUT1 -> IN1);
		add OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_10.OUT1 -> IN1);
		add OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_10.OUT1 -> IN1);
		}

	rule pattern_connect_6_11 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_6.OUT1 -> IN1);
			OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_6.OUT1 -> IN1);
			OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_6.OUT1 -> IN1);
			OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_6.OUT1 -> IN1);
			OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_6.OUT1 -> IN1);
			OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_6.OUT1 -> IN1);
			OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_6.OUT1 -> IN1);
			OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_6.OUT1 -> IN1);
			OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_6.OUT1 -> IN1);
			OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_6.OUT1 -> IN1);
			OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_6.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		OUT_PORT_0_6[ connected = "1"];
		OUT_PORT_1_6[ connected = "1"];
		OUT_PORT_2_6[ connected = "1"];
		OUT_PORT_3_6[ connected = "1"];
		OUT_PORT_4_6[ connected = "1"];
		OUT_PORT_5_6[ connected = "1"];
		OUT_PORT_6_6[ connected = "1"];
		OUT_PORT_7_6[ connected = "1"];
		OUT_PORT_8_6[ connected = "1"];
		OUT_PORT_9_6[ connected = "1"];
		OUT_PORT_10_6[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](OUT_PORT_1_6.OUT1 -> IN_1_0_l_11 , OUT_PORT_9_6.OUT1 -> IN_2_0_l_11 , OUT_PORT_7_6.OUT1 -> IN_4_0_l_11 , OUT_PORT_0_6.OUT1 -> IN_1_1_l_11 , OUT_PORT_5_6.OUT1 -> IN_2_1_l_11 , OUT_PORT_3_6.OUT1 -> IN_3_1_l_11 , OUT_PORT_2_6.OUT1 -> IN_6_1_l_11 , OUT_PORT_8_6.OUT1 -> IN_1_5_l_11 , OUT_PORT_6_6.OUT1 -> IN_2_5_l_11 , OUT_PORT_10_6.OUT1 -> IN_3_5_l_11 , OUT_PORT_4_6.OUT1 -> IN_6_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_11.OUT1 -> IN1);
		add OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_11.OUT1 -> IN1);
		add OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_11.OUT1 -> IN1);
		add OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_11.OUT1 -> IN1);
		add OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_11.OUT1 -> IN1);
		add OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_11.OUT1 -> IN1);
		add OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_11.OUT1 -> IN1);
		add OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_11.OUT1 -> IN1);
		add OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_11.OUT1 -> IN1);
		add OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_11.OUT1 -> IN1);
		add OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_11.OUT1 -> IN1);
		}

	rule pattern_connect_6_12 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_6.OUT1 -> IN1);
			OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_6.OUT1 -> IN1);
			OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_6.OUT1 -> IN1);
			OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_6.OUT1 -> IN1);
			OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_6.OUT1 -> IN1);
			OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_6.OUT1 -> IN1);
			OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_6.OUT1 -> IN1);
			OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_6.OUT1 -> IN1);
			OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_6.OUT1 -> IN1);
			OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_6.OUT1 -> IN1);
			OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_6.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		OUT_PORT_0_6[ connected = "1"];
		OUT_PORT_1_6[ connected = "1"];
		OUT_PORT_2_6[ connected = "1"];
		OUT_PORT_3_6[ connected = "1"];
		OUT_PORT_4_6[ connected = "1"];
		OUT_PORT_5_6[ connected = "1"];
		OUT_PORT_6_6[ connected = "1"];
		OUT_PORT_7_6[ connected = "1"];
		OUT_PORT_8_6[ connected = "1"];
		OUT_PORT_9_6[ connected = "1"];
		OUT_PORT_10_6[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](OUT_PORT_9_6.OUT1 -> IN_1_0_l_12 , OUT_PORT_8_6.OUT1 -> IN_2_0_l_12 , OUT_PORT_0_6.OUT1 -> IN_4_0_l_12 , OUT_PORT_4_6.OUT1 -> IN_1_1_l_12 , OUT_PORT_1_6.OUT1 -> IN_2_1_l_12 , OUT_PORT_2_6.OUT1 -> IN_3_1_l_12 , OUT_PORT_3_6.OUT1 -> IN_6_1_l_12 , OUT_PORT_5_6.OUT1 -> IN_1_5_l_12 , OUT_PORT_6_6.OUT1 -> IN_2_5_l_12 , OUT_PORT_10_6.OUT1 -> IN_3_5_l_12 , OUT_PORT_7_6.OUT1 -> IN_6_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_12.OUT1 -> IN1);
		add OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_12.OUT1 -> IN1);
		add OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_12.OUT1 -> IN1);
		add OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_12.OUT1 -> IN1);
		add OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_12.OUT1 -> IN1);
		add OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_12.OUT1 -> IN1);
		add OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_12.OUT1 -> IN1);
		add OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_12.OUT1 -> IN1);
		add OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_12.OUT1 -> IN1);
		add OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_12.OUT1 -> IN1);
		add OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_12.OUT1 -> IN1);
		}

	rule pattern_connect_6_13 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_6.OUT1 -> IN1);
			OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_6.OUT1 -> IN1);
			OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_6.OUT1 -> IN1);
			OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_6.OUT1 -> IN1);
			OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_6.OUT1 -> IN1);
			OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_6.OUT1 -> IN1);
			OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_6.OUT1 -> IN1);
			OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_6.OUT1 -> IN1);
			OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_6.OUT1 -> IN1);
			OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_6.OUT1 -> IN1);
			OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_6.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		OUT_PORT_0_6[ connected = "1"];
		OUT_PORT_1_6[ connected = "1"];
		OUT_PORT_2_6[ connected = "1"];
		OUT_PORT_3_6[ connected = "1"];
		OUT_PORT_4_6[ connected = "1"];
		OUT_PORT_5_6[ connected = "1"];
		OUT_PORT_6_6[ connected = "1"];
		OUT_PORT_7_6[ connected = "1"];
		OUT_PORT_8_6[ connected = "1"];
		OUT_PORT_9_6[ connected = "1"];
		OUT_PORT_10_6[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](OUT_PORT_7_6.OUT1 -> IN_1_2_l_13 , OUT_PORT_3_6.OUT1 -> IN_2_2_l_13 , OUT_PORT_0_6.OUT1 -> G1_3_l_13 , OUT_PORT_9_6.OUT1 -> G2_3_l_13 , OUT_PORT_1_6.OUT1 -> IN_2_3_l_13 , OUT_PORT_2_6.OUT1 -> IN_4_3_l_13 , OUT_PORT_6_6.OUT1 -> IN_5_3_l_13 , OUT_PORT_4_6.OUT1 -> IN_7_3_l_13 , OUT_PORT_8_6.OUT1 -> IN_8_3_l_13 , OUT_PORT_10_6.OUT1 -> IN_10_3_l_13 , OUT_PORT_5_6.OUT1 -> IN_11_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_13.OUT1 -> IN1);
		add OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_13.OUT1 -> IN1);
		add OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_13.OUT1 -> IN1);
		add OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_13.OUT1 -> IN1);
		add OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_13.OUT1 -> IN1);
		add OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_13.OUT1 -> IN1);
		add OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_13.OUT1 -> IN1);
		add OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_13.OUT1 -> IN1);
		add OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_13.OUT1 -> IN1);
		add OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_13.OUT1 -> IN1);
		add OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_13.OUT1 -> IN1);
		}

	rule pattern_connect_6_14 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_6.OUT1 -> IN1);
			OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_6.OUT1 -> IN1);
			OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_6.OUT1 -> IN1);
			OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_6.OUT1 -> IN1);
			OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_6.OUT1 -> IN1);
			OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_6.OUT1 -> IN1);
			OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_6.OUT1 -> IN1);
			OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_6.OUT1 -> IN1);
			OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_6.OUT1 -> IN1);
			OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_6.OUT1 -> IN1);
			OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_6.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		OUT_PORT_0_6[ connected = "1"];
		OUT_PORT_1_6[ connected = "1"];
		OUT_PORT_2_6[ connected = "1"];
		OUT_PORT_3_6[ connected = "1"];
		OUT_PORT_4_6[ connected = "1"];
		OUT_PORT_5_6[ connected = "1"];
		OUT_PORT_6_6[ connected = "1"];
		OUT_PORT_7_6[ connected = "1"];
		OUT_PORT_8_6[ connected = "1"];
		OUT_PORT_9_6[ connected = "1"];
		OUT_PORT_10_6[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](OUT_PORT_9_6.OUT1 -> IN_1_0_l_14 , OUT_PORT_1_6.OUT1 -> IN_2_0_l_14 , OUT_PORT_3_6.OUT1 -> IN_4_0_l_14 , OUT_PORT_4_6.OUT1 -> IN_1_1_l_14 , OUT_PORT_10_6.OUT1 -> IN_2_1_l_14 , OUT_PORT_8_6.OUT1 -> IN_3_1_l_14 , OUT_PORT_2_6.OUT1 -> IN_6_1_l_14 , OUT_PORT_5_6.OUT1 -> IN_1_5_l_14 , OUT_PORT_6_6.OUT1 -> IN_2_5_l_14 , OUT_PORT_7_6.OUT1 -> IN_3_5_l_14 , OUT_PORT_0_6.OUT1 -> IN_6_5_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_14.OUT1 -> IN1);
		add OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_14.OUT1 -> IN1);
		add OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_14.OUT1 -> IN1);
		add OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_14.OUT1 -> IN1);
		add OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_14.OUT1 -> IN1);
		add OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_14.OUT1 -> IN1);
		add OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_14.OUT1 -> IN1);
		add OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_14.OUT1 -> IN1);
		add OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_14.OUT1 -> IN1);
		add OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_14.OUT1 -> IN1);
		add OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_14.OUT1 -> IN1);
		}

	rule pattern_connect_7_0 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_7.OUT1 -> IN1);
			OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_7.OUT1 -> IN1);
			OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_7.OUT1 -> IN1);
			OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_7.OUT1 -> IN1);
			OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_7.OUT1 -> IN1);
			OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_7.OUT1 -> IN1);
			OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_7.OUT1 -> IN1);
			OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_7.OUT1 -> IN1);
			OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_7.OUT1 -> IN1);
			OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_7.OUT1 -> IN1);
			OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_7.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		OUT_PORT_0_7[ connected = "1"];
		OUT_PORT_1_7[ connected = "1"];
		OUT_PORT_2_7[ connected = "1"];
		OUT_PORT_3_7[ connected = "1"];
		OUT_PORT_4_7[ connected = "1"];
		OUT_PORT_5_7[ connected = "1"];
		OUT_PORT_6_7[ connected = "1"];
		OUT_PORT_7_7[ connected = "1"];
		OUT_PORT_8_7[ connected = "1"];
		OUT_PORT_9_7[ connected = "1"];
		OUT_PORT_10_7[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](OUT_PORT_4_7.OUT1 -> IN_1_0_l_0 , OUT_PORT_10_7.OUT1 -> IN_2_0_l_0 , OUT_PORT_0_7.OUT1 -> IN_4_0_l_0 , OUT_PORT_3_7.OUT1 -> IN_1_1_l_0 , OUT_PORT_6_7.OUT1 -> IN_2_1_l_0 , OUT_PORT_1_7.OUT1 -> IN_3_1_l_0 , OUT_PORT_2_7.OUT1 -> IN_6_1_l_0 , OUT_PORT_8_7.OUT1 -> IN_1_5_l_0 , OUT_PORT_7_7.OUT1 -> IN_2_5_l_0 , OUT_PORT_5_7.OUT1 -> IN_3_5_l_0 , OUT_PORT_9_7.OUT1 -> IN_6_5_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_0.OUT1 -> IN1);
		add OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_0.OUT1 -> IN1);
		add OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_0.OUT1 -> IN1);
		add OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_0.OUT1 -> IN1);
		add OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_0.OUT1 -> IN1);
		add OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_0.OUT1 -> IN1);
		add OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_0.OUT1 -> IN1);
		add OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_0.OUT1 -> IN1);
		add OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_0.OUT1 -> IN1);
		add OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_0.OUT1 -> IN1);
		add OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_0.OUT1 -> IN1);
		}

	rule pattern_connect_7_1 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_7.OUT1 -> IN1);
			OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_7.OUT1 -> IN1);
			OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_7.OUT1 -> IN1);
			OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_7.OUT1 -> IN1);
			OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_7.OUT1 -> IN1);
			OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_7.OUT1 -> IN1);
			OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_7.OUT1 -> IN1);
			OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_7.OUT1 -> IN1);
			OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_7.OUT1 -> IN1);
			OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_7.OUT1 -> IN1);
			OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_7.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		OUT_PORT_0_7[ connected = "1"];
		OUT_PORT_1_7[ connected = "1"];
		OUT_PORT_2_7[ connected = "1"];
		OUT_PORT_3_7[ connected = "1"];
		OUT_PORT_4_7[ connected = "1"];
		OUT_PORT_5_7[ connected = "1"];
		OUT_PORT_6_7[ connected = "1"];
		OUT_PORT_7_7[ connected = "1"];
		OUT_PORT_8_7[ connected = "1"];
		OUT_PORT_9_7[ connected = "1"];
		OUT_PORT_10_7[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](OUT_PORT_7_7.OUT1 -> IN_1_2_l_1 , OUT_PORT_4_7.OUT1 -> IN_2_2_l_1 , OUT_PORT_10_7.OUT1 -> G1_3_l_1 , OUT_PORT_0_7.OUT1 -> G2_3_l_1 , OUT_PORT_3_7.OUT1 -> IN_2_3_l_1 , OUT_PORT_2_7.OUT1 -> IN_4_3_l_1 , OUT_PORT_6_7.OUT1 -> IN_5_3_l_1 , OUT_PORT_9_7.OUT1 -> IN_7_3_l_1 , OUT_PORT_1_7.OUT1 -> IN_8_3_l_1 , OUT_PORT_5_7.OUT1 -> IN_10_3_l_1 , OUT_PORT_8_7.OUT1 -> IN_11_3_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_1.OUT1 -> IN1);
		add OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_1.OUT1 -> IN1);
		add OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_1.OUT1 -> IN1);
		add OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_1.OUT1 -> IN1);
		add OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_1.OUT1 -> IN1);
		add OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_1.OUT1 -> IN1);
		add OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_1.OUT1 -> IN1);
		add OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_1.OUT1 -> IN1);
		add OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_1.OUT1 -> IN1);
		add OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_1.OUT1 -> IN1);
		add OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_1.OUT1 -> IN1);
		}

	rule pattern_connect_7_2 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_7.OUT1 -> IN1);
			OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_7.OUT1 -> IN1);
			OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_7.OUT1 -> IN1);
			OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_7.OUT1 -> IN1);
			OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_7.OUT1 -> IN1);
			OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_7.OUT1 -> IN1);
			OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_7.OUT1 -> IN1);
			OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_7.OUT1 -> IN1);
			OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_7.OUT1 -> IN1);
			OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_7.OUT1 -> IN1);
			OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_7.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		OUT_PORT_0_7[ connected = "1"];
		OUT_PORT_1_7[ connected = "1"];
		OUT_PORT_2_7[ connected = "1"];
		OUT_PORT_3_7[ connected = "1"];
		OUT_PORT_4_7[ connected = "1"];
		OUT_PORT_5_7[ connected = "1"];
		OUT_PORT_6_7[ connected = "1"];
		OUT_PORT_7_7[ connected = "1"];
		OUT_PORT_8_7[ connected = "1"];
		OUT_PORT_9_7[ connected = "1"];
		OUT_PORT_10_7[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](OUT_PORT_1_7.OUT1 -> IN_1_2_l_2 , OUT_PORT_5_7.OUT1 -> IN_2_2_l_2 , OUT_PORT_2_7.OUT1 -> G1_3_l_2 , OUT_PORT_10_7.OUT1 -> G2_3_l_2 , OUT_PORT_3_7.OUT1 -> IN_2_3_l_2 , OUT_PORT_0_7.OUT1 -> IN_4_3_l_2 , OUT_PORT_4_7.OUT1 -> IN_5_3_l_2 , OUT_PORT_9_7.OUT1 -> IN_7_3_l_2 , OUT_PORT_7_7.OUT1 -> IN_8_3_l_2 , OUT_PORT_6_7.OUT1 -> IN_10_3_l_2 , OUT_PORT_8_7.OUT1 -> IN_11_3_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_2.OUT1 -> IN1);
		add OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_2.OUT1 -> IN1);
		add OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_2.OUT1 -> IN1);
		add OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_2.OUT1 -> IN1);
		add OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_2.OUT1 -> IN1);
		add OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_2.OUT1 -> IN1);
		add OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_2.OUT1 -> IN1);
		add OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_2.OUT1 -> IN1);
		add OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_2.OUT1 -> IN1);
		add OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_2.OUT1 -> IN1);
		add OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_2.OUT1 -> IN1);
		}

	rule pattern_connect_7_3 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_7.OUT1 -> IN1);
			OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_7.OUT1 -> IN1);
			OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_7.OUT1 -> IN1);
			OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_7.OUT1 -> IN1);
			OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_7.OUT1 -> IN1);
			OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_7.OUT1 -> IN1);
			OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_7.OUT1 -> IN1);
			OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_7.OUT1 -> IN1);
			OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_7.OUT1 -> IN1);
			OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_7.OUT1 -> IN1);
			OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_7.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		OUT_PORT_0_7[ connected = "1"];
		OUT_PORT_1_7[ connected = "1"];
		OUT_PORT_2_7[ connected = "1"];
		OUT_PORT_3_7[ connected = "1"];
		OUT_PORT_4_7[ connected = "1"];
		OUT_PORT_5_7[ connected = "1"];
		OUT_PORT_6_7[ connected = "1"];
		OUT_PORT_7_7[ connected = "1"];
		OUT_PORT_8_7[ connected = "1"];
		OUT_PORT_9_7[ connected = "1"];
		OUT_PORT_10_7[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](OUT_PORT_8_7.OUT1 -> IN_1_0_l_3 , OUT_PORT_4_7.OUT1 -> IN_2_0_l_3 , OUT_PORT_2_7.OUT1 -> IN_4_0_l_3 , OUT_PORT_9_7.OUT1 -> G18_4_l_3 , OUT_PORT_7_7.OUT1 -> G15_4_l_3 , OUT_PORT_1_7.OUT1 -> IN_1_4_l_3 , OUT_PORT_6_7.OUT1 -> IN_4_4_l_3 , OUT_PORT_3_7.OUT1 -> IN_5_4_l_3 , OUT_PORT_10_7.OUT1 -> IN_7_4_l_3 , OUT_PORT_5_7.OUT1 -> IN_9_4_l_3 , OUT_PORT_0_7.OUT1 -> IN_10_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_3.OUT1 -> IN1);
		add OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_3.OUT1 -> IN1);
		add OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_3.OUT1 -> IN1);
		add OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_3.OUT1 -> IN1);
		add OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_3.OUT1 -> IN1);
		add OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_3.OUT1 -> IN1);
		add OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_3.OUT1 -> IN1);
		add OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_3.OUT1 -> IN1);
		add OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_3.OUT1 -> IN1);
		add OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_3.OUT1 -> IN1);
		add OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_3.OUT1 -> IN1);
		}

	rule pattern_connect_7_4 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_7.OUT1 -> IN1);
			OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_7.OUT1 -> IN1);
			OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_7.OUT1 -> IN1);
			OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_7.OUT1 -> IN1);
			OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_7.OUT1 -> IN1);
			OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_7.OUT1 -> IN1);
			OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_7.OUT1 -> IN1);
			OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_7.OUT1 -> IN1);
			OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_7.OUT1 -> IN1);
			OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_7.OUT1 -> IN1);
			OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_7.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		OUT_PORT_0_7[ connected = "1"];
		OUT_PORT_1_7[ connected = "1"];
		OUT_PORT_2_7[ connected = "1"];
		OUT_PORT_3_7[ connected = "1"];
		OUT_PORT_4_7[ connected = "1"];
		OUT_PORT_5_7[ connected = "1"];
		OUT_PORT_6_7[ connected = "1"];
		OUT_PORT_7_7[ connected = "1"];
		OUT_PORT_8_7[ connected = "1"];
		OUT_PORT_9_7[ connected = "1"];
		OUT_PORT_10_7[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](OUT_PORT_4_7.OUT1 -> IN_1_0_l_4 , OUT_PORT_3_7.OUT1 -> IN_2_0_l_4 , OUT_PORT_2_7.OUT1 -> IN_4_0_l_4 , OUT_PORT_8_7.OUT1 -> G18_4_l_4 , OUT_PORT_10_7.OUT1 -> G15_4_l_4 , OUT_PORT_5_7.OUT1 -> IN_1_4_l_4 , OUT_PORT_7_7.OUT1 -> IN_4_4_l_4 , OUT_PORT_6_7.OUT1 -> IN_5_4_l_4 , OUT_PORT_9_7.OUT1 -> IN_7_4_l_4 , OUT_PORT_1_7.OUT1 -> IN_9_4_l_4 , OUT_PORT_0_7.OUT1 -> IN_10_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_4.OUT1 -> IN1);
		add OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_4.OUT1 -> IN1);
		add OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_4.OUT1 -> IN1);
		add OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_4.OUT1 -> IN1);
		add OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_4.OUT1 -> IN1);
		add OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_4.OUT1 -> IN1);
		add OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_4.OUT1 -> IN1);
		add OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_4.OUT1 -> IN1);
		add OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_4.OUT1 -> IN1);
		add OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_4.OUT1 -> IN1);
		add OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_4.OUT1 -> IN1);
		}

	rule pattern_connect_7_5 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_7.OUT1 -> IN1);
			OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_7.OUT1 -> IN1);
			OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_7.OUT1 -> IN1);
			OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_7.OUT1 -> IN1);
			OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_7.OUT1 -> IN1);
			OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_7.OUT1 -> IN1);
			OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_7.OUT1 -> IN1);
			OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_7.OUT1 -> IN1);
			OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_7.OUT1 -> IN1);
			OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_7.OUT1 -> IN1);
			OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_7.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		OUT_PORT_0_7[ connected = "1"];
		OUT_PORT_1_7[ connected = "1"];
		OUT_PORT_2_7[ connected = "1"];
		OUT_PORT_3_7[ connected = "1"];
		OUT_PORT_4_7[ connected = "1"];
		OUT_PORT_5_7[ connected = "1"];
		OUT_PORT_6_7[ connected = "1"];
		OUT_PORT_7_7[ connected = "1"];
		OUT_PORT_8_7[ connected = "1"];
		OUT_PORT_9_7[ connected = "1"];
		OUT_PORT_10_7[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](OUT_PORT_6_7.OUT1 -> IN_1_2_l_5 , OUT_PORT_8_7.OUT1 -> IN_2_2_l_5 , OUT_PORT_4_7.OUT1 -> G1_3_l_5 , OUT_PORT_3_7.OUT1 -> G2_3_l_5 , OUT_PORT_10_7.OUT1 -> IN_2_3_l_5 , OUT_PORT_9_7.OUT1 -> IN_4_3_l_5 , OUT_PORT_2_7.OUT1 -> IN_5_3_l_5 , OUT_PORT_0_7.OUT1 -> IN_7_3_l_5 , OUT_PORT_1_7.OUT1 -> IN_8_3_l_5 , OUT_PORT_5_7.OUT1 -> IN_10_3_l_5 , OUT_PORT_7_7.OUT1 -> IN_11_3_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_5.OUT1 -> IN1);
		add OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_5.OUT1 -> IN1);
		add OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_5.OUT1 -> IN1);
		add OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_5.OUT1 -> IN1);
		add OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_5.OUT1 -> IN1);
		add OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_5.OUT1 -> IN1);
		add OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_5.OUT1 -> IN1);
		add OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_5.OUT1 -> IN1);
		add OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_5.OUT1 -> IN1);
		add OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_5.OUT1 -> IN1);
		add OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_5.OUT1 -> IN1);
		}

	rule pattern_connect_7_6 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_7.OUT1 -> IN1);
			OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_7.OUT1 -> IN1);
			OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_7.OUT1 -> IN1);
			OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_7.OUT1 -> IN1);
			OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_7.OUT1 -> IN1);
			OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_7.OUT1 -> IN1);
			OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_7.OUT1 -> IN1);
			OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_7.OUT1 -> IN1);
			OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_7.OUT1 -> IN1);
			OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_7.OUT1 -> IN1);
			OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_7.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		OUT_PORT_0_7[ connected = "1"];
		OUT_PORT_1_7[ connected = "1"];
		OUT_PORT_2_7[ connected = "1"];
		OUT_PORT_3_7[ connected = "1"];
		OUT_PORT_4_7[ connected = "1"];
		OUT_PORT_5_7[ connected = "1"];
		OUT_PORT_6_7[ connected = "1"];
		OUT_PORT_7_7[ connected = "1"];
		OUT_PORT_8_7[ connected = "1"];
		OUT_PORT_9_7[ connected = "1"];
		OUT_PORT_10_7[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](OUT_PORT_8_7.OUT1 -> IN_1_2_l_6 , OUT_PORT_10_7.OUT1 -> IN_2_2_l_6 , OUT_PORT_5_7.OUT1 -> G1_3_l_6 , OUT_PORT_9_7.OUT1 -> G2_3_l_6 , OUT_PORT_2_7.OUT1 -> IN_2_3_l_6 , OUT_PORT_3_7.OUT1 -> IN_4_3_l_6 , OUT_PORT_6_7.OUT1 -> IN_5_3_l_6 , OUT_PORT_1_7.OUT1 -> IN_7_3_l_6 , OUT_PORT_7_7.OUT1 -> IN_8_3_l_6 , OUT_PORT_4_7.OUT1 -> IN_10_3_l_6 , OUT_PORT_0_7.OUT1 -> IN_11_3_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_6.OUT1 -> IN1);
		add OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_6.OUT1 -> IN1);
		add OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_6.OUT1 -> IN1);
		add OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_6.OUT1 -> IN1);
		add OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_6.OUT1 -> IN1);
		add OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_6.OUT1 -> IN1);
		add OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_6.OUT1 -> IN1);
		add OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_6.OUT1 -> IN1);
		add OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_6.OUT1 -> IN1);
		add OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_6.OUT1 -> IN1);
		add OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_6.OUT1 -> IN1);
		}

	rule pattern_connect_7_8 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_7.OUT1 -> IN1);
			OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_7.OUT1 -> IN1);
			OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_7.OUT1 -> IN1);
			OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_7.OUT1 -> IN1);
			OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_7.OUT1 -> IN1);
			OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_7.OUT1 -> IN1);
			OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_7.OUT1 -> IN1);
			OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_7.OUT1 -> IN1);
			OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_7.OUT1 -> IN1);
			OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_7.OUT1 -> IN1);
			OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_7.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		OUT_PORT_0_7[ connected = "1"];
		OUT_PORT_1_7[ connected = "1"];
		OUT_PORT_2_7[ connected = "1"];
		OUT_PORT_3_7[ connected = "1"];
		OUT_PORT_4_7[ connected = "1"];
		OUT_PORT_5_7[ connected = "1"];
		OUT_PORT_6_7[ connected = "1"];
		OUT_PORT_7_7[ connected = "1"];
		OUT_PORT_8_7[ connected = "1"];
		OUT_PORT_9_7[ connected = "1"];
		OUT_PORT_10_7[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](OUT_PORT_8_7.OUT1 -> IN_1_0_l_8 , OUT_PORT_4_7.OUT1 -> IN_2_0_l_8 , OUT_PORT_1_7.OUT1 -> IN_4_0_l_8 , OUT_PORT_3_7.OUT1 -> IN_1_1_l_8 , OUT_PORT_5_7.OUT1 -> IN_2_1_l_8 , OUT_PORT_2_7.OUT1 -> IN_3_1_l_8 , OUT_PORT_7_7.OUT1 -> IN_6_1_l_8 , OUT_PORT_6_7.OUT1 -> IN_1_5_l_8 , OUT_PORT_0_7.OUT1 -> IN_2_5_l_8 , OUT_PORT_10_7.OUT1 -> IN_3_5_l_8 , OUT_PORT_9_7.OUT1 -> IN_6_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_8.OUT1 -> IN1);
		add OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_8.OUT1 -> IN1);
		add OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_8.OUT1 -> IN1);
		add OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_8.OUT1 -> IN1);
		add OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_8.OUT1 -> IN1);
		add OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_8.OUT1 -> IN1);
		add OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_8.OUT1 -> IN1);
		add OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_8.OUT1 -> IN1);
		add OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_8.OUT1 -> IN1);
		add OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_8.OUT1 -> IN1);
		add OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_8.OUT1 -> IN1);
		}

	rule pattern_connect_7_9 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_7.OUT1 -> IN1);
			OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_7.OUT1 -> IN1);
			OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_7.OUT1 -> IN1);
			OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_7.OUT1 -> IN1);
			OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_7.OUT1 -> IN1);
			OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_7.OUT1 -> IN1);
			OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_7.OUT1 -> IN1);
			OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_7.OUT1 -> IN1);
			OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_7.OUT1 -> IN1);
			OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_7.OUT1 -> IN1);
			OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_7.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		OUT_PORT_0_7[ connected = "1"];
		OUT_PORT_1_7[ connected = "1"];
		OUT_PORT_2_7[ connected = "1"];
		OUT_PORT_3_7[ connected = "1"];
		OUT_PORT_4_7[ connected = "1"];
		OUT_PORT_5_7[ connected = "1"];
		OUT_PORT_6_7[ connected = "1"];
		OUT_PORT_7_7[ connected = "1"];
		OUT_PORT_8_7[ connected = "1"];
		OUT_PORT_9_7[ connected = "1"];
		OUT_PORT_10_7[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](OUT_PORT_3_7.OUT1 -> IN_1_0_l_9 , OUT_PORT_4_7.OUT1 -> IN_2_0_l_9 , OUT_PORT_5_7.OUT1 -> IN_4_0_l_9 , OUT_PORT_9_7.OUT1 -> G18_4_l_9 , OUT_PORT_1_7.OUT1 -> G15_4_l_9 , OUT_PORT_0_7.OUT1 -> IN_1_4_l_9 , OUT_PORT_8_7.OUT1 -> IN_4_4_l_9 , OUT_PORT_6_7.OUT1 -> IN_5_4_l_9 , OUT_PORT_10_7.OUT1 -> IN_7_4_l_9 , OUT_PORT_7_7.OUT1 -> IN_9_4_l_9 , OUT_PORT_2_7.OUT1 -> IN_10_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_9.OUT1 -> IN1);
		add OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_9.OUT1 -> IN1);
		add OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_9.OUT1 -> IN1);
		add OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_9.OUT1 -> IN1);
		add OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_9.OUT1 -> IN1);
		add OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_9.OUT1 -> IN1);
		add OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_9.OUT1 -> IN1);
		add OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_9.OUT1 -> IN1);
		add OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_9.OUT1 -> IN1);
		add OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_9.OUT1 -> IN1);
		add OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_9.OUT1 -> IN1);
		}

	rule pattern_connect_7_10 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_7.OUT1 -> IN1);
			OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_7.OUT1 -> IN1);
			OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_7.OUT1 -> IN1);
			OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_7.OUT1 -> IN1);
			OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_7.OUT1 -> IN1);
			OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_7.OUT1 -> IN1);
			OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_7.OUT1 -> IN1);
			OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_7.OUT1 -> IN1);
			OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_7.OUT1 -> IN1);
			OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_7.OUT1 -> IN1);
			OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_7.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		OUT_PORT_0_7[ connected = "1"];
		OUT_PORT_1_7[ connected = "1"];
		OUT_PORT_2_7[ connected = "1"];
		OUT_PORT_3_7[ connected = "1"];
		OUT_PORT_4_7[ connected = "1"];
		OUT_PORT_5_7[ connected = "1"];
		OUT_PORT_6_7[ connected = "1"];
		OUT_PORT_7_7[ connected = "1"];
		OUT_PORT_8_7[ connected = "1"];
		OUT_PORT_9_7[ connected = "1"];
		OUT_PORT_10_7[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](OUT_PORT_8_7.OUT1 -> IN_1_0_l_10 , OUT_PORT_3_7.OUT1 -> IN_2_0_l_10 , OUT_PORT_5_7.OUT1 -> IN_4_0_l_10 , OUT_PORT_0_7.OUT1 -> G18_4_l_10 , OUT_PORT_1_7.OUT1 -> G15_4_l_10 , OUT_PORT_10_7.OUT1 -> IN_1_4_l_10 , OUT_PORT_6_7.OUT1 -> IN_4_4_l_10 , OUT_PORT_2_7.OUT1 -> IN_5_4_l_10 , OUT_PORT_9_7.OUT1 -> IN_7_4_l_10 , OUT_PORT_7_7.OUT1 -> IN_9_4_l_10 , OUT_PORT_4_7.OUT1 -> IN_10_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_10.OUT1 -> IN1);
		add OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_10.OUT1 -> IN1);
		add OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_10.OUT1 -> IN1);
		add OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_10.OUT1 -> IN1);
		add OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_10.OUT1 -> IN1);
		add OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_10.OUT1 -> IN1);
		add OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_10.OUT1 -> IN1);
		add OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_10.OUT1 -> IN1);
		add OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_10.OUT1 -> IN1);
		add OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_10.OUT1 -> IN1);
		add OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_10.OUT1 -> IN1);
		}

	rule pattern_connect_7_11 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_7.OUT1 -> IN1);
			OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_7.OUT1 -> IN1);
			OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_7.OUT1 -> IN1);
			OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_7.OUT1 -> IN1);
			OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_7.OUT1 -> IN1);
			OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_7.OUT1 -> IN1);
			OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_7.OUT1 -> IN1);
			OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_7.OUT1 -> IN1);
			OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_7.OUT1 -> IN1);
			OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_7.OUT1 -> IN1);
			OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_7.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		OUT_PORT_0_7[ connected = "1"];
		OUT_PORT_1_7[ connected = "1"];
		OUT_PORT_2_7[ connected = "1"];
		OUT_PORT_3_7[ connected = "1"];
		OUT_PORT_4_7[ connected = "1"];
		OUT_PORT_5_7[ connected = "1"];
		OUT_PORT_6_7[ connected = "1"];
		OUT_PORT_7_7[ connected = "1"];
		OUT_PORT_8_7[ connected = "1"];
		OUT_PORT_9_7[ connected = "1"];
		OUT_PORT_10_7[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](OUT_PORT_1_7.OUT1 -> IN_1_0_l_11 , OUT_PORT_4_7.OUT1 -> IN_2_0_l_11 , OUT_PORT_2_7.OUT1 -> IN_4_0_l_11 , OUT_PORT_3_7.OUT1 -> IN_1_1_l_11 , OUT_PORT_9_7.OUT1 -> IN_2_1_l_11 , OUT_PORT_0_7.OUT1 -> IN_3_1_l_11 , OUT_PORT_7_7.OUT1 -> IN_6_1_l_11 , OUT_PORT_5_7.OUT1 -> IN_1_5_l_11 , OUT_PORT_10_7.OUT1 -> IN_2_5_l_11 , OUT_PORT_6_7.OUT1 -> IN_3_5_l_11 , OUT_PORT_8_7.OUT1 -> IN_6_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_11.OUT1 -> IN1);
		add OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_11.OUT1 -> IN1);
		add OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_11.OUT1 -> IN1);
		add OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_11.OUT1 -> IN1);
		add OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_11.OUT1 -> IN1);
		add OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_11.OUT1 -> IN1);
		add OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_11.OUT1 -> IN1);
		add OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_11.OUT1 -> IN1);
		add OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_11.OUT1 -> IN1);
		add OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_11.OUT1 -> IN1);
		add OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_11.OUT1 -> IN1);
		}

	rule pattern_connect_7_12 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_7.OUT1 -> IN1);
			OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_7.OUT1 -> IN1);
			OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_7.OUT1 -> IN1);
			OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_7.OUT1 -> IN1);
			OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_7.OUT1 -> IN1);
			OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_7.OUT1 -> IN1);
			OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_7.OUT1 -> IN1);
			OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_7.OUT1 -> IN1);
			OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_7.OUT1 -> IN1);
			OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_7.OUT1 -> IN1);
			OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_7.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		OUT_PORT_0_7[ connected = "1"];
		OUT_PORT_1_7[ connected = "1"];
		OUT_PORT_2_7[ connected = "1"];
		OUT_PORT_3_7[ connected = "1"];
		OUT_PORT_4_7[ connected = "1"];
		OUT_PORT_5_7[ connected = "1"];
		OUT_PORT_6_7[ connected = "1"];
		OUT_PORT_7_7[ connected = "1"];
		OUT_PORT_8_7[ connected = "1"];
		OUT_PORT_9_7[ connected = "1"];
		OUT_PORT_10_7[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](OUT_PORT_5_7.OUT1 -> IN_1_0_l_12 , OUT_PORT_2_7.OUT1 -> IN_2_0_l_12 , OUT_PORT_7_7.OUT1 -> IN_4_0_l_12 , OUT_PORT_1_7.OUT1 -> IN_1_1_l_12 , OUT_PORT_6_7.OUT1 -> IN_2_1_l_12 , OUT_PORT_3_7.OUT1 -> IN_3_1_l_12 , OUT_PORT_4_7.OUT1 -> IN_6_1_l_12 , OUT_PORT_8_7.OUT1 -> IN_1_5_l_12 , OUT_PORT_9_7.OUT1 -> IN_2_5_l_12 , OUT_PORT_10_7.OUT1 -> IN_3_5_l_12 , OUT_PORT_0_7.OUT1 -> IN_6_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_12.OUT1 -> IN1);
		add OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_12.OUT1 -> IN1);
		add OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_12.OUT1 -> IN1);
		add OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_12.OUT1 -> IN1);
		add OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_12.OUT1 -> IN1);
		add OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_12.OUT1 -> IN1);
		add OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_12.OUT1 -> IN1);
		add OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_12.OUT1 -> IN1);
		add OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_12.OUT1 -> IN1);
		add OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_12.OUT1 -> IN1);
		add OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_12.OUT1 -> IN1);
		}

	rule pattern_connect_7_13 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_7.OUT1 -> IN1);
			OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_7.OUT1 -> IN1);
			OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_7.OUT1 -> IN1);
			OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_7.OUT1 -> IN1);
			OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_7.OUT1 -> IN1);
			OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_7.OUT1 -> IN1);
			OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_7.OUT1 -> IN1);
			OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_7.OUT1 -> IN1);
			OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_7.OUT1 -> IN1);
			OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_7.OUT1 -> IN1);
			OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_7.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		OUT_PORT_0_7[ connected = "1"];
		OUT_PORT_1_7[ connected = "1"];
		OUT_PORT_2_7[ connected = "1"];
		OUT_PORT_3_7[ connected = "1"];
		OUT_PORT_4_7[ connected = "1"];
		OUT_PORT_5_7[ connected = "1"];
		OUT_PORT_6_7[ connected = "1"];
		OUT_PORT_7_7[ connected = "1"];
		OUT_PORT_8_7[ connected = "1"];
		OUT_PORT_9_7[ connected = "1"];
		OUT_PORT_10_7[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](OUT_PORT_7_7.OUT1 -> IN_1_2_l_13 , OUT_PORT_6_7.OUT1 -> IN_2_2_l_13 , OUT_PORT_8_7.OUT1 -> G1_3_l_13 , OUT_PORT_10_7.OUT1 -> G2_3_l_13 , OUT_PORT_0_7.OUT1 -> IN_2_3_l_13 , OUT_PORT_1_7.OUT1 -> IN_4_3_l_13 , OUT_PORT_2_7.OUT1 -> IN_5_3_l_13 , OUT_PORT_9_7.OUT1 -> IN_7_3_l_13 , OUT_PORT_4_7.OUT1 -> IN_8_3_l_13 , OUT_PORT_3_7.OUT1 -> IN_10_3_l_13 , OUT_PORT_5_7.OUT1 -> IN_11_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_13.OUT1 -> IN1);
		add OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_13.OUT1 -> IN1);
		add OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_13.OUT1 -> IN1);
		add OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_13.OUT1 -> IN1);
		add OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_13.OUT1 -> IN1);
		add OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_13.OUT1 -> IN1);
		add OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_13.OUT1 -> IN1);
		add OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_13.OUT1 -> IN1);
		add OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_13.OUT1 -> IN1);
		add OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_13.OUT1 -> IN1);
		add OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_13.OUT1 -> IN1);
		}

	rule pattern_connect_7_14 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_7.OUT1 -> IN1);
			OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_7.OUT1 -> IN1);
			OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_7.OUT1 -> IN1);
			OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_7.OUT1 -> IN1);
			OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_7.OUT1 -> IN1);
			OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_7.OUT1 -> IN1);
			OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_7.OUT1 -> IN1);
			OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_7.OUT1 -> IN1);
			OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_7.OUT1 -> IN1);
			OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_7.OUT1 -> IN1);
			OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_7.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		OUT_PORT_0_7[ connected = "1"];
		OUT_PORT_1_7[ connected = "1"];
		OUT_PORT_2_7[ connected = "1"];
		OUT_PORT_3_7[ connected = "1"];
		OUT_PORT_4_7[ connected = "1"];
		OUT_PORT_5_7[ connected = "1"];
		OUT_PORT_6_7[ connected = "1"];
		OUT_PORT_7_7[ connected = "1"];
		OUT_PORT_8_7[ connected = "1"];
		OUT_PORT_9_7[ connected = "1"];
		OUT_PORT_10_7[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](OUT_PORT_1_7.OUT1 -> IN_1_0_l_14 , OUT_PORT_4_7.OUT1 -> IN_2_0_l_14 , OUT_PORT_5_7.OUT1 -> IN_4_0_l_14 , OUT_PORT_9_7.OUT1 -> IN_1_1_l_14 , OUT_PORT_8_7.OUT1 -> IN_2_1_l_14 , OUT_PORT_2_7.OUT1 -> IN_3_1_l_14 , OUT_PORT_3_7.OUT1 -> IN_6_1_l_14 , OUT_PORT_10_7.OUT1 -> IN_1_5_l_14 , OUT_PORT_7_7.OUT1 -> IN_2_5_l_14 , OUT_PORT_6_7.OUT1 -> IN_3_5_l_14 , OUT_PORT_0_7.OUT1 -> IN_6_5_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_14.OUT1 -> IN1);
		add OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_14.OUT1 -> IN1);
		add OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_14.OUT1 -> IN1);
		add OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_14.OUT1 -> IN1);
		add OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_14.OUT1 -> IN1);
		add OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_14.OUT1 -> IN1);
		add OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_14.OUT1 -> IN1);
		add OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_14.OUT1 -> IN1);
		add OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_14.OUT1 -> IN1);
		add OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_14.OUT1 -> IN1);
		add OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_14.OUT1 -> IN1);
		}

	rule pattern_connect_8_0 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_8.OUT1 -> IN1);
			OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_8.OUT1 -> IN1);
			OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_8.OUT1 -> IN1);
			OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_8.OUT1 -> IN1);
			OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_8.OUT1 -> IN1);
			OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_8.OUT1 -> IN1);
			OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_8.OUT1 -> IN1);
			OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_8.OUT1 -> IN1);
			OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_8.OUT1 -> IN1);
			OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_8.OUT1 -> IN1);
			OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_8.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		OUT_PORT_0_8[ connected = "1"];
		OUT_PORT_1_8[ connected = "1"];
		OUT_PORT_2_8[ connected = "1"];
		OUT_PORT_3_8[ connected = "1"];
		OUT_PORT_4_8[ connected = "1"];
		OUT_PORT_5_8[ connected = "1"];
		OUT_PORT_6_8[ connected = "1"];
		OUT_PORT_7_8[ connected = "1"];
		OUT_PORT_8_8[ connected = "1"];
		OUT_PORT_9_8[ connected = "1"];
		OUT_PORT_10_8[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](OUT_PORT_7_8.OUT1 -> IN_1_0_l_0 , OUT_PORT_2_8.OUT1 -> IN_2_0_l_0 , OUT_PORT_8_8.OUT1 -> IN_4_0_l_0 , OUT_PORT_6_8.OUT1 -> IN_1_1_l_0 , OUT_PORT_0_8.OUT1 -> IN_2_1_l_0 , OUT_PORT_9_8.OUT1 -> IN_3_1_l_0 , OUT_PORT_10_8.OUT1 -> IN_6_1_l_0 , OUT_PORT_5_8.OUT1 -> IN_1_5_l_0 , OUT_PORT_4_8.OUT1 -> IN_2_5_l_0 , OUT_PORT_3_8.OUT1 -> IN_3_5_l_0 , OUT_PORT_1_8.OUT1 -> IN_6_5_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_0.OUT1 -> IN1);
		add OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_0.OUT1 -> IN1);
		add OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_0.OUT1 -> IN1);
		add OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_0.OUT1 -> IN1);
		add OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_0.OUT1 -> IN1);
		add OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_0.OUT1 -> IN1);
		add OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_0.OUT1 -> IN1);
		add OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_0.OUT1 -> IN1);
		add OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_0.OUT1 -> IN1);
		add OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_0.OUT1 -> IN1);
		add OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_0.OUT1 -> IN1);
		}

	rule pattern_connect_8_1 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_8.OUT1 -> IN1);
			OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_8.OUT1 -> IN1);
			OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_8.OUT1 -> IN1);
			OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_8.OUT1 -> IN1);
			OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_8.OUT1 -> IN1);
			OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_8.OUT1 -> IN1);
			OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_8.OUT1 -> IN1);
			OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_8.OUT1 -> IN1);
			OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_8.OUT1 -> IN1);
			OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_8.OUT1 -> IN1);
			OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_8.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		OUT_PORT_0_8[ connected = "1"];
		OUT_PORT_1_8[ connected = "1"];
		OUT_PORT_2_8[ connected = "1"];
		OUT_PORT_3_8[ connected = "1"];
		OUT_PORT_4_8[ connected = "1"];
		OUT_PORT_5_8[ connected = "1"];
		OUT_PORT_6_8[ connected = "1"];
		OUT_PORT_7_8[ connected = "1"];
		OUT_PORT_8_8[ connected = "1"];
		OUT_PORT_9_8[ connected = "1"];
		OUT_PORT_10_8[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](OUT_PORT_8_8.OUT1 -> IN_1_2_l_1 , OUT_PORT_7_8.OUT1 -> IN_2_2_l_1 , OUT_PORT_6_8.OUT1 -> G1_3_l_1 , OUT_PORT_1_8.OUT1 -> G2_3_l_1 , OUT_PORT_4_8.OUT1 -> IN_2_3_l_1 , OUT_PORT_10_8.OUT1 -> IN_4_3_l_1 , OUT_PORT_5_8.OUT1 -> IN_5_3_l_1 , OUT_PORT_2_8.OUT1 -> IN_7_3_l_1 , OUT_PORT_9_8.OUT1 -> IN_8_3_l_1 , OUT_PORT_3_8.OUT1 -> IN_10_3_l_1 , OUT_PORT_0_8.OUT1 -> IN_11_3_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_1.OUT1 -> IN1);
		add OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_1.OUT1 -> IN1);
		add OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_1.OUT1 -> IN1);
		add OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_1.OUT1 -> IN1);
		add OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_1.OUT1 -> IN1);
		add OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_1.OUT1 -> IN1);
		add OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_1.OUT1 -> IN1);
		add OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_1.OUT1 -> IN1);
		add OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_1.OUT1 -> IN1);
		add OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_1.OUT1 -> IN1);
		add OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_1.OUT1 -> IN1);
		}

	rule pattern_connect_8_2 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_8.OUT1 -> IN1);
			OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_8.OUT1 -> IN1);
			OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_8.OUT1 -> IN1);
			OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_8.OUT1 -> IN1);
			OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_8.OUT1 -> IN1);
			OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_8.OUT1 -> IN1);
			OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_8.OUT1 -> IN1);
			OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_8.OUT1 -> IN1);
			OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_8.OUT1 -> IN1);
			OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_8.OUT1 -> IN1);
			OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_8.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		OUT_PORT_0_8[ connected = "1"];
		OUT_PORT_1_8[ connected = "1"];
		OUT_PORT_2_8[ connected = "1"];
		OUT_PORT_3_8[ connected = "1"];
		OUT_PORT_4_8[ connected = "1"];
		OUT_PORT_5_8[ connected = "1"];
		OUT_PORT_6_8[ connected = "1"];
		OUT_PORT_7_8[ connected = "1"];
		OUT_PORT_8_8[ connected = "1"];
		OUT_PORT_9_8[ connected = "1"];
		OUT_PORT_10_8[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](OUT_PORT_4_8.OUT1 -> IN_1_2_l_2 , OUT_PORT_9_8.OUT1 -> IN_2_2_l_2 , OUT_PORT_8_8.OUT1 -> G1_3_l_2 , OUT_PORT_2_8.OUT1 -> G2_3_l_2 , OUT_PORT_6_8.OUT1 -> IN_2_3_l_2 , OUT_PORT_5_8.OUT1 -> IN_4_3_l_2 , OUT_PORT_0_8.OUT1 -> IN_5_3_l_2 , OUT_PORT_10_8.OUT1 -> IN_7_3_l_2 , OUT_PORT_3_8.OUT1 -> IN_8_3_l_2 , OUT_PORT_1_8.OUT1 -> IN_10_3_l_2 , OUT_PORT_7_8.OUT1 -> IN_11_3_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_2.OUT1 -> IN1);
		add OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_2.OUT1 -> IN1);
		add OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_2.OUT1 -> IN1);
		add OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_2.OUT1 -> IN1);
		add OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_2.OUT1 -> IN1);
		add OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_2.OUT1 -> IN1);
		add OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_2.OUT1 -> IN1);
		add OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_2.OUT1 -> IN1);
		add OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_2.OUT1 -> IN1);
		add OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_2.OUT1 -> IN1);
		add OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_2.OUT1 -> IN1);
		}

	rule pattern_connect_8_3 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_8.OUT1 -> IN1);
			OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_8.OUT1 -> IN1);
			OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_8.OUT1 -> IN1);
			OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_8.OUT1 -> IN1);
			OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_8.OUT1 -> IN1);
			OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_8.OUT1 -> IN1);
			OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_8.OUT1 -> IN1);
			OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_8.OUT1 -> IN1);
			OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_8.OUT1 -> IN1);
			OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_8.OUT1 -> IN1);
			OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_8.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		OUT_PORT_0_8[ connected = "1"];
		OUT_PORT_1_8[ connected = "1"];
		OUT_PORT_2_8[ connected = "1"];
		OUT_PORT_3_8[ connected = "1"];
		OUT_PORT_4_8[ connected = "1"];
		OUT_PORT_5_8[ connected = "1"];
		OUT_PORT_6_8[ connected = "1"];
		OUT_PORT_7_8[ connected = "1"];
		OUT_PORT_8_8[ connected = "1"];
		OUT_PORT_9_8[ connected = "1"];
		OUT_PORT_10_8[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](OUT_PORT_6_8.OUT1 -> IN_1_0_l_3 , OUT_PORT_4_8.OUT1 -> IN_2_0_l_3 , OUT_PORT_2_8.OUT1 -> IN_4_0_l_3 , OUT_PORT_1_8.OUT1 -> G18_4_l_3 , OUT_PORT_3_8.OUT1 -> G15_4_l_3 , OUT_PORT_7_8.OUT1 -> IN_1_4_l_3 , OUT_PORT_8_8.OUT1 -> IN_4_4_l_3 , OUT_PORT_9_8.OUT1 -> IN_5_4_l_3 , OUT_PORT_0_8.OUT1 -> IN_7_4_l_3 , OUT_PORT_10_8.OUT1 -> IN_9_4_l_3 , OUT_PORT_5_8.OUT1 -> IN_10_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_3.OUT1 -> IN1);
		add OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_3.OUT1 -> IN1);
		add OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_3.OUT1 -> IN1);
		add OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_3.OUT1 -> IN1);
		add OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_3.OUT1 -> IN1);
		add OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_3.OUT1 -> IN1);
		add OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_3.OUT1 -> IN1);
		add OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_3.OUT1 -> IN1);
		add OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_3.OUT1 -> IN1);
		add OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_3.OUT1 -> IN1);
		add OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_3.OUT1 -> IN1);
		}

	rule pattern_connect_8_4 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_8.OUT1 -> IN1);
			OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_8.OUT1 -> IN1);
			OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_8.OUT1 -> IN1);
			OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_8.OUT1 -> IN1);
			OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_8.OUT1 -> IN1);
			OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_8.OUT1 -> IN1);
			OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_8.OUT1 -> IN1);
			OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_8.OUT1 -> IN1);
			OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_8.OUT1 -> IN1);
			OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_8.OUT1 -> IN1);
			OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_8.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		OUT_PORT_0_8[ connected = "1"];
		OUT_PORT_1_8[ connected = "1"];
		OUT_PORT_2_8[ connected = "1"];
		OUT_PORT_3_8[ connected = "1"];
		OUT_PORT_4_8[ connected = "1"];
		OUT_PORT_5_8[ connected = "1"];
		OUT_PORT_6_8[ connected = "1"];
		OUT_PORT_7_8[ connected = "1"];
		OUT_PORT_8_8[ connected = "1"];
		OUT_PORT_9_8[ connected = "1"];
		OUT_PORT_10_8[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](OUT_PORT_1_8.OUT1 -> IN_1_0_l_4 , OUT_PORT_9_8.OUT1 -> IN_2_0_l_4 , OUT_PORT_6_8.OUT1 -> IN_4_0_l_4 , OUT_PORT_2_8.OUT1 -> G18_4_l_4 , OUT_PORT_5_8.OUT1 -> G15_4_l_4 , OUT_PORT_8_8.OUT1 -> IN_1_4_l_4 , OUT_PORT_7_8.OUT1 -> IN_4_4_l_4 , OUT_PORT_3_8.OUT1 -> IN_5_4_l_4 , OUT_PORT_4_8.OUT1 -> IN_7_4_l_4 , OUT_PORT_0_8.OUT1 -> IN_9_4_l_4 , OUT_PORT_10_8.OUT1 -> IN_10_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_4.OUT1 -> IN1);
		add OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_4.OUT1 -> IN1);
		add OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_4.OUT1 -> IN1);
		add OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_4.OUT1 -> IN1);
		add OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_4.OUT1 -> IN1);
		add OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_4.OUT1 -> IN1);
		add OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_4.OUT1 -> IN1);
		add OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_4.OUT1 -> IN1);
		add OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_4.OUT1 -> IN1);
		add OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_4.OUT1 -> IN1);
		add OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_4.OUT1 -> IN1);
		}

	rule pattern_connect_8_5 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_8.OUT1 -> IN1);
			OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_8.OUT1 -> IN1);
			OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_8.OUT1 -> IN1);
			OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_8.OUT1 -> IN1);
			OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_8.OUT1 -> IN1);
			OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_8.OUT1 -> IN1);
			OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_8.OUT1 -> IN1);
			OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_8.OUT1 -> IN1);
			OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_8.OUT1 -> IN1);
			OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_8.OUT1 -> IN1);
			OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_8.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		OUT_PORT_0_8[ connected = "1"];
		OUT_PORT_1_8[ connected = "1"];
		OUT_PORT_2_8[ connected = "1"];
		OUT_PORT_3_8[ connected = "1"];
		OUT_PORT_4_8[ connected = "1"];
		OUT_PORT_5_8[ connected = "1"];
		OUT_PORT_6_8[ connected = "1"];
		OUT_PORT_7_8[ connected = "1"];
		OUT_PORT_8_8[ connected = "1"];
		OUT_PORT_9_8[ connected = "1"];
		OUT_PORT_10_8[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](OUT_PORT_8_8.OUT1 -> IN_1_2_l_5 , OUT_PORT_0_8.OUT1 -> IN_2_2_l_5 , OUT_PORT_4_8.OUT1 -> G1_3_l_5 , OUT_PORT_9_8.OUT1 -> G2_3_l_5 , OUT_PORT_6_8.OUT1 -> IN_2_3_l_5 , OUT_PORT_2_8.OUT1 -> IN_4_3_l_5 , OUT_PORT_5_8.OUT1 -> IN_5_3_l_5 , OUT_PORT_7_8.OUT1 -> IN_7_3_l_5 , OUT_PORT_1_8.OUT1 -> IN_8_3_l_5 , OUT_PORT_3_8.OUT1 -> IN_10_3_l_5 , OUT_PORT_10_8.OUT1 -> IN_11_3_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_5.OUT1 -> IN1);
		add OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_5.OUT1 -> IN1);
		add OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_5.OUT1 -> IN1);
		add OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_5.OUT1 -> IN1);
		add OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_5.OUT1 -> IN1);
		add OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_5.OUT1 -> IN1);
		add OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_5.OUT1 -> IN1);
		add OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_5.OUT1 -> IN1);
		add OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_5.OUT1 -> IN1);
		add OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_5.OUT1 -> IN1);
		add OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_5.OUT1 -> IN1);
		}

	rule pattern_connect_8_6 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_8.OUT1 -> IN1);
			OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_8.OUT1 -> IN1);
			OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_8.OUT1 -> IN1);
			OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_8.OUT1 -> IN1);
			OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_8.OUT1 -> IN1);
			OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_8.OUT1 -> IN1);
			OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_8.OUT1 -> IN1);
			OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_8.OUT1 -> IN1);
			OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_8.OUT1 -> IN1);
			OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_8.OUT1 -> IN1);
			OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_8.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		OUT_PORT_0_8[ connected = "1"];
		OUT_PORT_1_8[ connected = "1"];
		OUT_PORT_2_8[ connected = "1"];
		OUT_PORT_3_8[ connected = "1"];
		OUT_PORT_4_8[ connected = "1"];
		OUT_PORT_5_8[ connected = "1"];
		OUT_PORT_6_8[ connected = "1"];
		OUT_PORT_7_8[ connected = "1"];
		OUT_PORT_8_8[ connected = "1"];
		OUT_PORT_9_8[ connected = "1"];
		OUT_PORT_10_8[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](OUT_PORT_1_8.OUT1 -> IN_1_2_l_6 , OUT_PORT_7_8.OUT1 -> IN_2_2_l_6 , OUT_PORT_4_8.OUT1 -> G1_3_l_6 , OUT_PORT_6_8.OUT1 -> G2_3_l_6 , OUT_PORT_10_8.OUT1 -> IN_2_3_l_6 , OUT_PORT_8_8.OUT1 -> IN_4_3_l_6 , OUT_PORT_5_8.OUT1 -> IN_5_3_l_6 , OUT_PORT_2_8.OUT1 -> IN_7_3_l_6 , OUT_PORT_3_8.OUT1 -> IN_8_3_l_6 , OUT_PORT_0_8.OUT1 -> IN_10_3_l_6 , OUT_PORT_9_8.OUT1 -> IN_11_3_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_6.OUT1 -> IN1);
		add OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_6.OUT1 -> IN1);
		add OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_6.OUT1 -> IN1);
		add OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_6.OUT1 -> IN1);
		add OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_6.OUT1 -> IN1);
		add OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_6.OUT1 -> IN1);
		add OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_6.OUT1 -> IN1);
		add OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_6.OUT1 -> IN1);
		add OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_6.OUT1 -> IN1);
		add OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_6.OUT1 -> IN1);
		add OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_6.OUT1 -> IN1);
		}

	rule pattern_connect_8_7 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_8.OUT1 -> IN1);
			OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_8.OUT1 -> IN1);
			OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_8.OUT1 -> IN1);
			OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_8.OUT1 -> IN1);
			OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_8.OUT1 -> IN1);
			OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_8.OUT1 -> IN1);
			OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_8.OUT1 -> IN1);
			OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_8.OUT1 -> IN1);
			OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_8.OUT1 -> IN1);
			OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_8.OUT1 -> IN1);
			OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_8.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		OUT_PORT_0_8[ connected = "1"];
		OUT_PORT_1_8[ connected = "1"];
		OUT_PORT_2_8[ connected = "1"];
		OUT_PORT_3_8[ connected = "1"];
		OUT_PORT_4_8[ connected = "1"];
		OUT_PORT_5_8[ connected = "1"];
		OUT_PORT_6_8[ connected = "1"];
		OUT_PORT_7_8[ connected = "1"];
		OUT_PORT_8_8[ connected = "1"];
		OUT_PORT_9_8[ connected = "1"];
		OUT_PORT_10_8[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](OUT_PORT_8_8.OUT1 -> IN_1_0_l_7 , OUT_PORT_2_8.OUT1 -> IN_2_0_l_7 , OUT_PORT_3_8.OUT1 -> IN_4_0_l_7 , OUT_PORT_9_8.OUT1 -> G18_4_l_7 , OUT_PORT_4_8.OUT1 -> G15_4_l_7 , OUT_PORT_6_8.OUT1 -> IN_1_4_l_7 , OUT_PORT_7_8.OUT1 -> IN_4_4_l_7 , OUT_PORT_10_8.OUT1 -> IN_5_4_l_7 , OUT_PORT_1_8.OUT1 -> IN_7_4_l_7 , OUT_PORT_0_8.OUT1 -> IN_9_4_l_7 , OUT_PORT_5_8.OUT1 -> IN_10_4_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_7.OUT1 -> IN1);
		add OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_7.OUT1 -> IN1);
		add OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_7.OUT1 -> IN1);
		add OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_7.OUT1 -> IN1);
		add OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_7.OUT1 -> IN1);
		add OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_7.OUT1 -> IN1);
		add OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_7.OUT1 -> IN1);
		add OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_7.OUT1 -> IN1);
		add OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_7.OUT1 -> IN1);
		add OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_7.OUT1 -> IN1);
		add OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_7.OUT1 -> IN1);
		}

	rule pattern_connect_8_9 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_8.OUT1 -> IN1);
			OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_8.OUT1 -> IN1);
			OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_8.OUT1 -> IN1);
			OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_8.OUT1 -> IN1);
			OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_8.OUT1 -> IN1);
			OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_8.OUT1 -> IN1);
			OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_8.OUT1 -> IN1);
			OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_8.OUT1 -> IN1);
			OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_8.OUT1 -> IN1);
			OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_8.OUT1 -> IN1);
			OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_8.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		OUT_PORT_0_8[ connected = "1"];
		OUT_PORT_1_8[ connected = "1"];
		OUT_PORT_2_8[ connected = "1"];
		OUT_PORT_3_8[ connected = "1"];
		OUT_PORT_4_8[ connected = "1"];
		OUT_PORT_5_8[ connected = "1"];
		OUT_PORT_6_8[ connected = "1"];
		OUT_PORT_7_8[ connected = "1"];
		OUT_PORT_8_8[ connected = "1"];
		OUT_PORT_9_8[ connected = "1"];
		OUT_PORT_10_8[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](OUT_PORT_0_8.OUT1 -> IN_1_0_l_9 , OUT_PORT_8_8.OUT1 -> IN_2_0_l_9 , OUT_PORT_9_8.OUT1 -> IN_4_0_l_9 , OUT_PORT_10_8.OUT1 -> G18_4_l_9 , OUT_PORT_4_8.OUT1 -> G15_4_l_9 , OUT_PORT_7_8.OUT1 -> IN_1_4_l_9 , OUT_PORT_5_8.OUT1 -> IN_4_4_l_9 , OUT_PORT_2_8.OUT1 -> IN_5_4_l_9 , OUT_PORT_1_8.OUT1 -> IN_7_4_l_9 , OUT_PORT_6_8.OUT1 -> IN_9_4_l_9 , OUT_PORT_3_8.OUT1 -> IN_10_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_9.OUT1 -> IN1);
		add OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_9.OUT1 -> IN1);
		add OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_9.OUT1 -> IN1);
		add OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_9.OUT1 -> IN1);
		add OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_9.OUT1 -> IN1);
		add OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_9.OUT1 -> IN1);
		add OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_9.OUT1 -> IN1);
		add OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_9.OUT1 -> IN1);
		add OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_9.OUT1 -> IN1);
		add OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_9.OUT1 -> IN1);
		add OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_9.OUT1 -> IN1);
		}

	rule pattern_connect_8_10 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_8.OUT1 -> IN1);
			OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_8.OUT1 -> IN1);
			OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_8.OUT1 -> IN1);
			OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_8.OUT1 -> IN1);
			OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_8.OUT1 -> IN1);
			OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_8.OUT1 -> IN1);
			OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_8.OUT1 -> IN1);
			OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_8.OUT1 -> IN1);
			OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_8.OUT1 -> IN1);
			OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_8.OUT1 -> IN1);
			OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_8.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		OUT_PORT_0_8[ connected = "1"];
		OUT_PORT_1_8[ connected = "1"];
		OUT_PORT_2_8[ connected = "1"];
		OUT_PORT_3_8[ connected = "1"];
		OUT_PORT_4_8[ connected = "1"];
		OUT_PORT_5_8[ connected = "1"];
		OUT_PORT_6_8[ connected = "1"];
		OUT_PORT_7_8[ connected = "1"];
		OUT_PORT_8_8[ connected = "1"];
		OUT_PORT_9_8[ connected = "1"];
		OUT_PORT_10_8[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](OUT_PORT_5_8.OUT1 -> IN_1_0_l_10 , OUT_PORT_7_8.OUT1 -> IN_2_0_l_10 , OUT_PORT_3_8.OUT1 -> IN_4_0_l_10 , OUT_PORT_2_8.OUT1 -> G18_4_l_10 , OUT_PORT_4_8.OUT1 -> G15_4_l_10 , OUT_PORT_9_8.OUT1 -> IN_1_4_l_10 , OUT_PORT_6_8.OUT1 -> IN_4_4_l_10 , OUT_PORT_0_8.OUT1 -> IN_5_4_l_10 , OUT_PORT_8_8.OUT1 -> IN_7_4_l_10 , OUT_PORT_10_8.OUT1 -> IN_9_4_l_10 , OUT_PORT_1_8.OUT1 -> IN_10_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_10.OUT1 -> IN1);
		add OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_10.OUT1 -> IN1);
		add OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_10.OUT1 -> IN1);
		add OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_10.OUT1 -> IN1);
		add OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_10.OUT1 -> IN1);
		add OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_10.OUT1 -> IN1);
		add OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_10.OUT1 -> IN1);
		add OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_10.OUT1 -> IN1);
		add OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_10.OUT1 -> IN1);
		add OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_10.OUT1 -> IN1);
		add OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_10.OUT1 -> IN1);
		}

	rule pattern_connect_8_11 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_8.OUT1 -> IN1);
			OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_8.OUT1 -> IN1);
			OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_8.OUT1 -> IN1);
			OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_8.OUT1 -> IN1);
			OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_8.OUT1 -> IN1);
			OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_8.OUT1 -> IN1);
			OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_8.OUT1 -> IN1);
			OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_8.OUT1 -> IN1);
			OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_8.OUT1 -> IN1);
			OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_8.OUT1 -> IN1);
			OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_8.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		OUT_PORT_0_8[ connected = "1"];
		OUT_PORT_1_8[ connected = "1"];
		OUT_PORT_2_8[ connected = "1"];
		OUT_PORT_3_8[ connected = "1"];
		OUT_PORT_4_8[ connected = "1"];
		OUT_PORT_5_8[ connected = "1"];
		OUT_PORT_6_8[ connected = "1"];
		OUT_PORT_7_8[ connected = "1"];
		OUT_PORT_8_8[ connected = "1"];
		OUT_PORT_9_8[ connected = "1"];
		OUT_PORT_10_8[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](OUT_PORT_2_8.OUT1 -> IN_1_0_l_11 , OUT_PORT_0_8.OUT1 -> IN_2_0_l_11 , OUT_PORT_5_8.OUT1 -> IN_4_0_l_11 , OUT_PORT_4_8.OUT1 -> IN_1_1_l_11 , OUT_PORT_3_8.OUT1 -> IN_2_1_l_11 , OUT_PORT_1_8.OUT1 -> IN_3_1_l_11 , OUT_PORT_6_8.OUT1 -> IN_6_1_l_11 , OUT_PORT_7_8.OUT1 -> IN_1_5_l_11 , OUT_PORT_9_8.OUT1 -> IN_2_5_l_11 , OUT_PORT_10_8.OUT1 -> IN_3_5_l_11 , OUT_PORT_8_8.OUT1 -> IN_6_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_11.OUT1 -> IN1);
		add OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_11.OUT1 -> IN1);
		add OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_11.OUT1 -> IN1);
		add OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_11.OUT1 -> IN1);
		add OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_11.OUT1 -> IN1);
		add OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_11.OUT1 -> IN1);
		add OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_11.OUT1 -> IN1);
		add OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_11.OUT1 -> IN1);
		add OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_11.OUT1 -> IN1);
		add OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_11.OUT1 -> IN1);
		add OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_11.OUT1 -> IN1);
		}

	rule pattern_connect_8_12 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_8.OUT1 -> IN1);
			OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_8.OUT1 -> IN1);
			OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_8.OUT1 -> IN1);
			OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_8.OUT1 -> IN1);
			OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_8.OUT1 -> IN1);
			OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_8.OUT1 -> IN1);
			OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_8.OUT1 -> IN1);
			OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_8.OUT1 -> IN1);
			OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_8.OUT1 -> IN1);
			OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_8.OUT1 -> IN1);
			OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_8.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		OUT_PORT_0_8[ connected = "1"];
		OUT_PORT_1_8[ connected = "1"];
		OUT_PORT_2_8[ connected = "1"];
		OUT_PORT_3_8[ connected = "1"];
		OUT_PORT_4_8[ connected = "1"];
		OUT_PORT_5_8[ connected = "1"];
		OUT_PORT_6_8[ connected = "1"];
		OUT_PORT_7_8[ connected = "1"];
		OUT_PORT_8_8[ connected = "1"];
		OUT_PORT_9_8[ connected = "1"];
		OUT_PORT_10_8[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](OUT_PORT_1_8.OUT1 -> IN_1_0_l_12 , OUT_PORT_2_8.OUT1 -> IN_2_0_l_12 , OUT_PORT_10_8.OUT1 -> IN_4_0_l_12 , OUT_PORT_7_8.OUT1 -> IN_1_1_l_12 , OUT_PORT_3_8.OUT1 -> IN_2_1_l_12 , OUT_PORT_6_8.OUT1 -> IN_3_1_l_12 , OUT_PORT_5_8.OUT1 -> IN_6_1_l_12 , OUT_PORT_0_8.OUT1 -> IN_1_5_l_12 , OUT_PORT_4_8.OUT1 -> IN_2_5_l_12 , OUT_PORT_9_8.OUT1 -> IN_3_5_l_12 , OUT_PORT_8_8.OUT1 -> IN_6_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_12.OUT1 -> IN1);
		add OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_12.OUT1 -> IN1);
		add OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_12.OUT1 -> IN1);
		add OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_12.OUT1 -> IN1);
		add OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_12.OUT1 -> IN1);
		add OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_12.OUT1 -> IN1);
		add OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_12.OUT1 -> IN1);
		add OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_12.OUT1 -> IN1);
		add OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_12.OUT1 -> IN1);
		add OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_12.OUT1 -> IN1);
		add OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_12.OUT1 -> IN1);
		}

	rule pattern_connect_8_13 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_8.OUT1 -> IN1);
			OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_8.OUT1 -> IN1);
			OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_8.OUT1 -> IN1);
			OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_8.OUT1 -> IN1);
			OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_8.OUT1 -> IN1);
			OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_8.OUT1 -> IN1);
			OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_8.OUT1 -> IN1);
			OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_8.OUT1 -> IN1);
			OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_8.OUT1 -> IN1);
			OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_8.OUT1 -> IN1);
			OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_8.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		OUT_PORT_0_8[ connected = "1"];
		OUT_PORT_1_8[ connected = "1"];
		OUT_PORT_2_8[ connected = "1"];
		OUT_PORT_3_8[ connected = "1"];
		OUT_PORT_4_8[ connected = "1"];
		OUT_PORT_5_8[ connected = "1"];
		OUT_PORT_6_8[ connected = "1"];
		OUT_PORT_7_8[ connected = "1"];
		OUT_PORT_8_8[ connected = "1"];
		OUT_PORT_9_8[ connected = "1"];
		OUT_PORT_10_8[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](OUT_PORT_5_8.OUT1 -> IN_1_2_l_13 , OUT_PORT_4_8.OUT1 -> IN_2_2_l_13 , OUT_PORT_0_8.OUT1 -> G1_3_l_13 , OUT_PORT_1_8.OUT1 -> G2_3_l_13 , OUT_PORT_6_8.OUT1 -> IN_2_3_l_13 , OUT_PORT_9_8.OUT1 -> IN_4_3_l_13 , OUT_PORT_10_8.OUT1 -> IN_5_3_l_13 , OUT_PORT_8_8.OUT1 -> IN_7_3_l_13 , OUT_PORT_3_8.OUT1 -> IN_8_3_l_13 , OUT_PORT_7_8.OUT1 -> IN_10_3_l_13 , OUT_PORT_2_8.OUT1 -> IN_11_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_13.OUT1 -> IN1);
		add OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_13.OUT1 -> IN1);
		add OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_13.OUT1 -> IN1);
		add OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_13.OUT1 -> IN1);
		add OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_13.OUT1 -> IN1);
		add OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_13.OUT1 -> IN1);
		add OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_13.OUT1 -> IN1);
		add OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_13.OUT1 -> IN1);
		add OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_13.OUT1 -> IN1);
		add OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_13.OUT1 -> IN1);
		add OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_13.OUT1 -> IN1);
		}

	rule pattern_connect_8_14 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_8.OUT1 -> IN1);
			OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_8.OUT1 -> IN1);
			OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_8.OUT1 -> IN1);
			OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_8.OUT1 -> IN1);
			OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_8.OUT1 -> IN1);
			OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_8.OUT1 -> IN1);
			OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_8.OUT1 -> IN1);
			OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_8.OUT1 -> IN1);
			OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_8.OUT1 -> IN1);
			OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_8.OUT1 -> IN1);
			OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_8.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		OUT_PORT_0_8[ connected = "1"];
		OUT_PORT_1_8[ connected = "1"];
		OUT_PORT_2_8[ connected = "1"];
		OUT_PORT_3_8[ connected = "1"];
		OUT_PORT_4_8[ connected = "1"];
		OUT_PORT_5_8[ connected = "1"];
		OUT_PORT_6_8[ connected = "1"];
		OUT_PORT_7_8[ connected = "1"];
		OUT_PORT_8_8[ connected = "1"];
		OUT_PORT_9_8[ connected = "1"];
		OUT_PORT_10_8[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](OUT_PORT_9_8.OUT1 -> IN_1_0_l_14 , OUT_PORT_2_8.OUT1 -> IN_2_0_l_14 , OUT_PORT_5_8.OUT1 -> IN_4_0_l_14 , OUT_PORT_6_8.OUT1 -> IN_1_1_l_14 , OUT_PORT_10_8.OUT1 -> IN_2_1_l_14 , OUT_PORT_0_8.OUT1 -> IN_3_1_l_14 , OUT_PORT_8_8.OUT1 -> IN_6_1_l_14 , OUT_PORT_3_8.OUT1 -> IN_1_5_l_14 , OUT_PORT_1_8.OUT1 -> IN_2_5_l_14 , OUT_PORT_7_8.OUT1 -> IN_3_5_l_14 , OUT_PORT_4_8.OUT1 -> IN_6_5_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_14.OUT1 -> IN1);
		add OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_14.OUT1 -> IN1);
		add OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_14.OUT1 -> IN1);
		add OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_14.OUT1 -> IN1);
		add OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_14.OUT1 -> IN1);
		add OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_14.OUT1 -> IN1);
		add OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_14.OUT1 -> IN1);
		add OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_14.OUT1 -> IN1);
		add OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_14.OUT1 -> IN1);
		add OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_14.OUT1 -> IN1);
		add OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_14.OUT1 -> IN1);
		}

	rule pattern_connect_9_0 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_9.OUT1 -> IN1);
			OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_9.OUT1 -> IN1);
			OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_9.OUT1 -> IN1);
			OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_9.OUT1 -> IN1);
			OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_9.OUT1 -> IN1);
			OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_9.OUT1 -> IN1);
			OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_9.OUT1 -> IN1);
			OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_9.OUT1 -> IN1);
			OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_9.OUT1 -> IN1);
			OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_9.OUT1 -> IN1);
			OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_9.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		OUT_PORT_0_9[ connected = "1"];
		OUT_PORT_1_9[ connected = "1"];
		OUT_PORT_2_9[ connected = "1"];
		OUT_PORT_3_9[ connected = "1"];
		OUT_PORT_4_9[ connected = "1"];
		OUT_PORT_5_9[ connected = "1"];
		OUT_PORT_6_9[ connected = "1"];
		OUT_PORT_7_9[ connected = "1"];
		OUT_PORT_8_9[ connected = "1"];
		OUT_PORT_9_9[ connected = "1"];
		OUT_PORT_10_9[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](OUT_PORT_8_9.OUT1 -> IN_1_0_l_0 , OUT_PORT_9_9.OUT1 -> IN_2_0_l_0 , OUT_PORT_0_9.OUT1 -> IN_4_0_l_0 , OUT_PORT_1_9.OUT1 -> IN_1_1_l_0 , OUT_PORT_3_9.OUT1 -> IN_2_1_l_0 , OUT_PORT_5_9.OUT1 -> IN_3_1_l_0 , OUT_PORT_6_9.OUT1 -> IN_6_1_l_0 , OUT_PORT_2_9.OUT1 -> IN_1_5_l_0 , OUT_PORT_10_9.OUT1 -> IN_2_5_l_0 , OUT_PORT_4_9.OUT1 -> IN_3_5_l_0 , OUT_PORT_7_9.OUT1 -> IN_6_5_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_0.OUT1 -> IN1);
		add OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_0.OUT1 -> IN1);
		add OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_0.OUT1 -> IN1);
		add OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_0.OUT1 -> IN1);
		add OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_0.OUT1 -> IN1);
		add OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_0.OUT1 -> IN1);
		add OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_0.OUT1 -> IN1);
		add OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_0.OUT1 -> IN1);
		add OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_0.OUT1 -> IN1);
		add OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_0.OUT1 -> IN1);
		add OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_0.OUT1 -> IN1);
		}

	rule pattern_connect_9_1 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_9.OUT1 -> IN1);
			OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_9.OUT1 -> IN1);
			OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_9.OUT1 -> IN1);
			OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_9.OUT1 -> IN1);
			OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_9.OUT1 -> IN1);
			OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_9.OUT1 -> IN1);
			OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_9.OUT1 -> IN1);
			OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_9.OUT1 -> IN1);
			OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_9.OUT1 -> IN1);
			OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_9.OUT1 -> IN1);
			OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_9.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		OUT_PORT_0_9[ connected = "1"];
		OUT_PORT_1_9[ connected = "1"];
		OUT_PORT_2_9[ connected = "1"];
		OUT_PORT_3_9[ connected = "1"];
		OUT_PORT_4_9[ connected = "1"];
		OUT_PORT_5_9[ connected = "1"];
		OUT_PORT_6_9[ connected = "1"];
		OUT_PORT_7_9[ connected = "1"];
		OUT_PORT_8_9[ connected = "1"];
		OUT_PORT_9_9[ connected = "1"];
		OUT_PORT_10_9[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](OUT_PORT_0_9.OUT1 -> IN_1_2_l_1 , OUT_PORT_6_9.OUT1 -> IN_2_2_l_1 , OUT_PORT_1_9.OUT1 -> G1_3_l_1 , OUT_PORT_2_9.OUT1 -> G2_3_l_1 , OUT_PORT_3_9.OUT1 -> IN_2_3_l_1 , OUT_PORT_7_9.OUT1 -> IN_4_3_l_1 , OUT_PORT_8_9.OUT1 -> IN_5_3_l_1 , OUT_PORT_4_9.OUT1 -> IN_7_3_l_1 , OUT_PORT_10_9.OUT1 -> IN_8_3_l_1 , OUT_PORT_5_9.OUT1 -> IN_10_3_l_1 , OUT_PORT_9_9.OUT1 -> IN_11_3_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_1.OUT1 -> IN1);
		add OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_1.OUT1 -> IN1);
		add OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_1.OUT1 -> IN1);
		add OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_1.OUT1 -> IN1);
		add OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_1.OUT1 -> IN1);
		add OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_1.OUT1 -> IN1);
		add OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_1.OUT1 -> IN1);
		add OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_1.OUT1 -> IN1);
		add OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_1.OUT1 -> IN1);
		add OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_1.OUT1 -> IN1);
		add OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_1.OUT1 -> IN1);
		}

	rule pattern_connect_9_2 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_9.OUT1 -> IN1);
			OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_9.OUT1 -> IN1);
			OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_9.OUT1 -> IN1);
			OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_9.OUT1 -> IN1);
			OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_9.OUT1 -> IN1);
			OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_9.OUT1 -> IN1);
			OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_9.OUT1 -> IN1);
			OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_9.OUT1 -> IN1);
			OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_9.OUT1 -> IN1);
			OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_9.OUT1 -> IN1);
			OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_9.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		OUT_PORT_0_9[ connected = "1"];
		OUT_PORT_1_9[ connected = "1"];
		OUT_PORT_2_9[ connected = "1"];
		OUT_PORT_3_9[ connected = "1"];
		OUT_PORT_4_9[ connected = "1"];
		OUT_PORT_5_9[ connected = "1"];
		OUT_PORT_6_9[ connected = "1"];
		OUT_PORT_7_9[ connected = "1"];
		OUT_PORT_8_9[ connected = "1"];
		OUT_PORT_9_9[ connected = "1"];
		OUT_PORT_10_9[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](OUT_PORT_9_9.OUT1 -> IN_1_2_l_2 , OUT_PORT_5_9.OUT1 -> IN_2_2_l_2 , OUT_PORT_10_9.OUT1 -> G1_3_l_2 , OUT_PORT_4_9.OUT1 -> G2_3_l_2 , OUT_PORT_6_9.OUT1 -> IN_2_3_l_2 , OUT_PORT_3_9.OUT1 -> IN_4_3_l_2 , OUT_PORT_2_9.OUT1 -> IN_5_3_l_2 , OUT_PORT_0_9.OUT1 -> IN_7_3_l_2 , OUT_PORT_8_9.OUT1 -> IN_8_3_l_2 , OUT_PORT_1_9.OUT1 -> IN_10_3_l_2 , OUT_PORT_7_9.OUT1 -> IN_11_3_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_2.OUT1 -> IN1);
		add OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_2.OUT1 -> IN1);
		add OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_2.OUT1 -> IN1);
		add OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_2.OUT1 -> IN1);
		add OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_2.OUT1 -> IN1);
		add OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_2.OUT1 -> IN1);
		add OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_2.OUT1 -> IN1);
		add OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_2.OUT1 -> IN1);
		add OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_2.OUT1 -> IN1);
		add OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_2.OUT1 -> IN1);
		add OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_2.OUT1 -> IN1);
		}

	rule pattern_connect_9_3 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_9.OUT1 -> IN1);
			OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_9.OUT1 -> IN1);
			OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_9.OUT1 -> IN1);
			OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_9.OUT1 -> IN1);
			OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_9.OUT1 -> IN1);
			OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_9.OUT1 -> IN1);
			OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_9.OUT1 -> IN1);
			OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_9.OUT1 -> IN1);
			OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_9.OUT1 -> IN1);
			OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_9.OUT1 -> IN1);
			OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_9.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		OUT_PORT_0_9[ connected = "1"];
		OUT_PORT_1_9[ connected = "1"];
		OUT_PORT_2_9[ connected = "1"];
		OUT_PORT_3_9[ connected = "1"];
		OUT_PORT_4_9[ connected = "1"];
		OUT_PORT_5_9[ connected = "1"];
		OUT_PORT_6_9[ connected = "1"];
		OUT_PORT_7_9[ connected = "1"];
		OUT_PORT_8_9[ connected = "1"];
		OUT_PORT_9_9[ connected = "1"];
		OUT_PORT_10_9[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](OUT_PORT_5_9.OUT1 -> IN_1_0_l_3 , OUT_PORT_2_9.OUT1 -> IN_2_0_l_3 , OUT_PORT_6_9.OUT1 -> IN_4_0_l_3 , OUT_PORT_1_9.OUT1 -> G18_4_l_3 , OUT_PORT_3_9.OUT1 -> G15_4_l_3 , OUT_PORT_4_9.OUT1 -> IN_1_4_l_3 , OUT_PORT_9_9.OUT1 -> IN_4_4_l_3 , OUT_PORT_8_9.OUT1 -> IN_5_4_l_3 , OUT_PORT_0_9.OUT1 -> IN_7_4_l_3 , OUT_PORT_7_9.OUT1 -> IN_9_4_l_3 , OUT_PORT_10_9.OUT1 -> IN_10_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_3.OUT1 -> IN1);
		add OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_3.OUT1 -> IN1);
		add OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_3.OUT1 -> IN1);
		add OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_3.OUT1 -> IN1);
		add OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_3.OUT1 -> IN1);
		add OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_3.OUT1 -> IN1);
		add OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_3.OUT1 -> IN1);
		add OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_3.OUT1 -> IN1);
		add OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_3.OUT1 -> IN1);
		add OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_3.OUT1 -> IN1);
		add OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_3.OUT1 -> IN1);
		}

	rule pattern_connect_9_4 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_9.OUT1 -> IN1);
			OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_9.OUT1 -> IN1);
			OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_9.OUT1 -> IN1);
			OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_9.OUT1 -> IN1);
			OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_9.OUT1 -> IN1);
			OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_9.OUT1 -> IN1);
			OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_9.OUT1 -> IN1);
			OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_9.OUT1 -> IN1);
			OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_9.OUT1 -> IN1);
			OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_9.OUT1 -> IN1);
			OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_9.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		OUT_PORT_0_9[ connected = "1"];
		OUT_PORT_1_9[ connected = "1"];
		OUT_PORT_2_9[ connected = "1"];
		OUT_PORT_3_9[ connected = "1"];
		OUT_PORT_4_9[ connected = "1"];
		OUT_PORT_5_9[ connected = "1"];
		OUT_PORT_6_9[ connected = "1"];
		OUT_PORT_7_9[ connected = "1"];
		OUT_PORT_8_9[ connected = "1"];
		OUT_PORT_9_9[ connected = "1"];
		OUT_PORT_10_9[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](OUT_PORT_8_9.OUT1 -> IN_1_0_l_4 , OUT_PORT_5_9.OUT1 -> IN_2_0_l_4 , OUT_PORT_3_9.OUT1 -> IN_4_0_l_4 , OUT_PORT_6_9.OUT1 -> G18_4_l_4 , OUT_PORT_9_9.OUT1 -> G15_4_l_4 , OUT_PORT_4_9.OUT1 -> IN_1_4_l_4 , OUT_PORT_1_9.OUT1 -> IN_4_4_l_4 , OUT_PORT_7_9.OUT1 -> IN_5_4_l_4 , OUT_PORT_2_9.OUT1 -> IN_7_4_l_4 , OUT_PORT_0_9.OUT1 -> IN_9_4_l_4 , OUT_PORT_10_9.OUT1 -> IN_10_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_4.OUT1 -> IN1);
		add OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_4.OUT1 -> IN1);
		add OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_4.OUT1 -> IN1);
		add OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_4.OUT1 -> IN1);
		add OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_4.OUT1 -> IN1);
		add OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_4.OUT1 -> IN1);
		add OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_4.OUT1 -> IN1);
		add OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_4.OUT1 -> IN1);
		add OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_4.OUT1 -> IN1);
		add OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_4.OUT1 -> IN1);
		add OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_4.OUT1 -> IN1);
		}

	rule pattern_connect_9_5 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_9.OUT1 -> IN1);
			OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_9.OUT1 -> IN1);
			OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_9.OUT1 -> IN1);
			OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_9.OUT1 -> IN1);
			OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_9.OUT1 -> IN1);
			OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_9.OUT1 -> IN1);
			OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_9.OUT1 -> IN1);
			OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_9.OUT1 -> IN1);
			OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_9.OUT1 -> IN1);
			OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_9.OUT1 -> IN1);
			OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_9.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		OUT_PORT_0_9[ connected = "1"];
		OUT_PORT_1_9[ connected = "1"];
		OUT_PORT_2_9[ connected = "1"];
		OUT_PORT_3_9[ connected = "1"];
		OUT_PORT_4_9[ connected = "1"];
		OUT_PORT_5_9[ connected = "1"];
		OUT_PORT_6_9[ connected = "1"];
		OUT_PORT_7_9[ connected = "1"];
		OUT_PORT_8_9[ connected = "1"];
		OUT_PORT_9_9[ connected = "1"];
		OUT_PORT_10_9[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](OUT_PORT_8_9.OUT1 -> IN_1_2_l_5 , OUT_PORT_9_9.OUT1 -> IN_2_2_l_5 , OUT_PORT_1_9.OUT1 -> G1_3_l_5 , OUT_PORT_5_9.OUT1 -> G2_3_l_5 , OUT_PORT_2_9.OUT1 -> IN_2_3_l_5 , OUT_PORT_3_9.OUT1 -> IN_4_3_l_5 , OUT_PORT_6_9.OUT1 -> IN_5_3_l_5 , OUT_PORT_7_9.OUT1 -> IN_7_3_l_5 , OUT_PORT_10_9.OUT1 -> IN_8_3_l_5 , OUT_PORT_4_9.OUT1 -> IN_10_3_l_5 , OUT_PORT_0_9.OUT1 -> IN_11_3_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_5.OUT1 -> IN1);
		add OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_5.OUT1 -> IN1);
		add OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_5.OUT1 -> IN1);
		add OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_5.OUT1 -> IN1);
		add OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_5.OUT1 -> IN1);
		add OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_5.OUT1 -> IN1);
		add OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_5.OUT1 -> IN1);
		add OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_5.OUT1 -> IN1);
		add OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_5.OUT1 -> IN1);
		add OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_5.OUT1 -> IN1);
		add OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_5.OUT1 -> IN1);
		}

	rule pattern_connect_9_6 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_9.OUT1 -> IN1);
			OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_9.OUT1 -> IN1);
			OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_9.OUT1 -> IN1);
			OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_9.OUT1 -> IN1);
			OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_9.OUT1 -> IN1);
			OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_9.OUT1 -> IN1);
			OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_9.OUT1 -> IN1);
			OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_9.OUT1 -> IN1);
			OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_9.OUT1 -> IN1);
			OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_9.OUT1 -> IN1);
			OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_9.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		OUT_PORT_0_9[ connected = "1"];
		OUT_PORT_1_9[ connected = "1"];
		OUT_PORT_2_9[ connected = "1"];
		OUT_PORT_3_9[ connected = "1"];
		OUT_PORT_4_9[ connected = "1"];
		OUT_PORT_5_9[ connected = "1"];
		OUT_PORT_6_9[ connected = "1"];
		OUT_PORT_7_9[ connected = "1"];
		OUT_PORT_8_9[ connected = "1"];
		OUT_PORT_9_9[ connected = "1"];
		OUT_PORT_10_9[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](OUT_PORT_2_9.OUT1 -> IN_1_2_l_6 , OUT_PORT_0_9.OUT1 -> IN_2_2_l_6 , OUT_PORT_1_9.OUT1 -> G1_3_l_6 , OUT_PORT_6_9.OUT1 -> G2_3_l_6 , OUT_PORT_5_9.OUT1 -> IN_2_3_l_6 , OUT_PORT_8_9.OUT1 -> IN_4_3_l_6 , OUT_PORT_10_9.OUT1 -> IN_5_3_l_6 , OUT_PORT_9_9.OUT1 -> IN_7_3_l_6 , OUT_PORT_4_9.OUT1 -> IN_8_3_l_6 , OUT_PORT_3_9.OUT1 -> IN_10_3_l_6 , OUT_PORT_7_9.OUT1 -> IN_11_3_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_6.OUT1 -> IN1);
		add OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_6.OUT1 -> IN1);
		add OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_6.OUT1 -> IN1);
		add OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_6.OUT1 -> IN1);
		add OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_6.OUT1 -> IN1);
		add OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_6.OUT1 -> IN1);
		add OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_6.OUT1 -> IN1);
		add OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_6.OUT1 -> IN1);
		add OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_6.OUT1 -> IN1);
		add OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_6.OUT1 -> IN1);
		add OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_6.OUT1 -> IN1);
		}

	rule pattern_connect_9_7 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_9.OUT1 -> IN1);
			OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_9.OUT1 -> IN1);
			OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_9.OUT1 -> IN1);
			OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_9.OUT1 -> IN1);
			OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_9.OUT1 -> IN1);
			OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_9.OUT1 -> IN1);
			OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_9.OUT1 -> IN1);
			OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_9.OUT1 -> IN1);
			OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_9.OUT1 -> IN1);
			OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_9.OUT1 -> IN1);
			OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_9.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		OUT_PORT_0_9[ connected = "1"];
		OUT_PORT_1_9[ connected = "1"];
		OUT_PORT_2_9[ connected = "1"];
		OUT_PORT_3_9[ connected = "1"];
		OUT_PORT_4_9[ connected = "1"];
		OUT_PORT_5_9[ connected = "1"];
		OUT_PORT_6_9[ connected = "1"];
		OUT_PORT_7_9[ connected = "1"];
		OUT_PORT_8_9[ connected = "1"];
		OUT_PORT_9_9[ connected = "1"];
		OUT_PORT_10_9[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](OUT_PORT_1_9.OUT1 -> IN_1_0_l_7 , OUT_PORT_7_9.OUT1 -> IN_2_0_l_7 , OUT_PORT_3_9.OUT1 -> IN_4_0_l_7 , OUT_PORT_6_9.OUT1 -> G18_4_l_7 , OUT_PORT_4_9.OUT1 -> G15_4_l_7 , OUT_PORT_0_9.OUT1 -> IN_1_4_l_7 , OUT_PORT_8_9.OUT1 -> IN_4_4_l_7 , OUT_PORT_10_9.OUT1 -> IN_5_4_l_7 , OUT_PORT_2_9.OUT1 -> IN_7_4_l_7 , OUT_PORT_9_9.OUT1 -> IN_9_4_l_7 , OUT_PORT_5_9.OUT1 -> IN_10_4_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_7.OUT1 -> IN1);
		add OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_7.OUT1 -> IN1);
		add OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_7.OUT1 -> IN1);
		add OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_7.OUT1 -> IN1);
		add OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_7.OUT1 -> IN1);
		add OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_7.OUT1 -> IN1);
		add OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_7.OUT1 -> IN1);
		add OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_7.OUT1 -> IN1);
		add OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_7.OUT1 -> IN1);
		add OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_7.OUT1 -> IN1);
		add OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_7.OUT1 -> IN1);
		}

	rule pattern_connect_9_8 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_9.OUT1 -> IN1);
			OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_9.OUT1 -> IN1);
			OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_9.OUT1 -> IN1);
			OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_9.OUT1 -> IN1);
			OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_9.OUT1 -> IN1);
			OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_9.OUT1 -> IN1);
			OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_9.OUT1 -> IN1);
			OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_9.OUT1 -> IN1);
			OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_9.OUT1 -> IN1);
			OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_9.OUT1 -> IN1);
			OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_9.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		OUT_PORT_0_9[ connected = "1"];
		OUT_PORT_1_9[ connected = "1"];
		OUT_PORT_2_9[ connected = "1"];
		OUT_PORT_3_9[ connected = "1"];
		OUT_PORT_4_9[ connected = "1"];
		OUT_PORT_5_9[ connected = "1"];
		OUT_PORT_6_9[ connected = "1"];
		OUT_PORT_7_9[ connected = "1"];
		OUT_PORT_8_9[ connected = "1"];
		OUT_PORT_9_9[ connected = "1"];
		OUT_PORT_10_9[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](OUT_PORT_9_9.OUT1 -> IN_1_0_l_8 , OUT_PORT_3_9.OUT1 -> IN_2_0_l_8 , OUT_PORT_6_9.OUT1 -> IN_4_0_l_8 , OUT_PORT_7_9.OUT1 -> IN_1_1_l_8 , OUT_PORT_1_9.OUT1 -> IN_2_1_l_8 , OUT_PORT_5_9.OUT1 -> IN_3_1_l_8 , OUT_PORT_8_9.OUT1 -> IN_6_1_l_8 , OUT_PORT_0_9.OUT1 -> IN_1_5_l_8 , OUT_PORT_2_9.OUT1 -> IN_2_5_l_8 , OUT_PORT_10_9.OUT1 -> IN_3_5_l_8 , OUT_PORT_4_9.OUT1 -> IN_6_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_8.OUT1 -> IN1);
		add OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_8.OUT1 -> IN1);
		add OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_8.OUT1 -> IN1);
		add OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_8.OUT1 -> IN1);
		add OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_8.OUT1 -> IN1);
		add OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_8.OUT1 -> IN1);
		add OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_8.OUT1 -> IN1);
		add OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_8.OUT1 -> IN1);
		add OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_8.OUT1 -> IN1);
		add OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_8.OUT1 -> IN1);
		add OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_8.OUT1 -> IN1);
		}

	rule pattern_connect_9_10 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_9.OUT1 -> IN1);
			OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_9.OUT1 -> IN1);
			OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_9.OUT1 -> IN1);
			OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_9.OUT1 -> IN1);
			OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_9.OUT1 -> IN1);
			OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_9.OUT1 -> IN1);
			OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_9.OUT1 -> IN1);
			OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_9.OUT1 -> IN1);
			OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_9.OUT1 -> IN1);
			OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_9.OUT1 -> IN1);
			OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_9.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		OUT_PORT_0_9[ connected = "1"];
		OUT_PORT_1_9[ connected = "1"];
		OUT_PORT_2_9[ connected = "1"];
		OUT_PORT_3_9[ connected = "1"];
		OUT_PORT_4_9[ connected = "1"];
		OUT_PORT_5_9[ connected = "1"];
		OUT_PORT_6_9[ connected = "1"];
		OUT_PORT_7_9[ connected = "1"];
		OUT_PORT_8_9[ connected = "1"];
		OUT_PORT_9_9[ connected = "1"];
		OUT_PORT_10_9[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](OUT_PORT_2_9.OUT1 -> IN_1_0_l_10 , OUT_PORT_6_9.OUT1 -> IN_2_0_l_10 , OUT_PORT_8_9.OUT1 -> IN_4_0_l_10 , OUT_PORT_5_9.OUT1 -> G18_4_l_10 , OUT_PORT_1_9.OUT1 -> G15_4_l_10 , OUT_PORT_9_9.OUT1 -> IN_1_4_l_10 , OUT_PORT_4_9.OUT1 -> IN_4_4_l_10 , OUT_PORT_0_9.OUT1 -> IN_5_4_l_10 , OUT_PORT_10_9.OUT1 -> IN_7_4_l_10 , OUT_PORT_7_9.OUT1 -> IN_9_4_l_10 , OUT_PORT_3_9.OUT1 -> IN_10_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_10.OUT1 -> IN1);
		add OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_10.OUT1 -> IN1);
		add OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_10.OUT1 -> IN1);
		add OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_10.OUT1 -> IN1);
		add OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_10.OUT1 -> IN1);
		add OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_10.OUT1 -> IN1);
		add OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_10.OUT1 -> IN1);
		add OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_10.OUT1 -> IN1);
		add OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_10.OUT1 -> IN1);
		add OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_10.OUT1 -> IN1);
		add OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_10.OUT1 -> IN1);
		}

	rule pattern_connect_9_11 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_9.OUT1 -> IN1);
			OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_9.OUT1 -> IN1);
			OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_9.OUT1 -> IN1);
			OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_9.OUT1 -> IN1);
			OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_9.OUT1 -> IN1);
			OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_9.OUT1 -> IN1);
			OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_9.OUT1 -> IN1);
			OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_9.OUT1 -> IN1);
			OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_9.OUT1 -> IN1);
			OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_9.OUT1 -> IN1);
			OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_9.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		OUT_PORT_0_9[ connected = "1"];
		OUT_PORT_1_9[ connected = "1"];
		OUT_PORT_2_9[ connected = "1"];
		OUT_PORT_3_9[ connected = "1"];
		OUT_PORT_4_9[ connected = "1"];
		OUT_PORT_5_9[ connected = "1"];
		OUT_PORT_6_9[ connected = "1"];
		OUT_PORT_7_9[ connected = "1"];
		OUT_PORT_8_9[ connected = "1"];
		OUT_PORT_9_9[ connected = "1"];
		OUT_PORT_10_9[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](OUT_PORT_6_9.OUT1 -> IN_1_0_l_11 , OUT_PORT_10_9.OUT1 -> IN_2_0_l_11 , OUT_PORT_7_9.OUT1 -> IN_4_0_l_11 , OUT_PORT_2_9.OUT1 -> IN_1_1_l_11 , OUT_PORT_5_9.OUT1 -> IN_2_1_l_11 , OUT_PORT_3_9.OUT1 -> IN_3_1_l_11 , OUT_PORT_8_9.OUT1 -> IN_6_1_l_11 , OUT_PORT_4_9.OUT1 -> IN_1_5_l_11 , OUT_PORT_9_9.OUT1 -> IN_2_5_l_11 , OUT_PORT_0_9.OUT1 -> IN_3_5_l_11 , OUT_PORT_1_9.OUT1 -> IN_6_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_11.OUT1 -> IN1);
		add OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_11.OUT1 -> IN1);
		add OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_11.OUT1 -> IN1);
		add OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_11.OUT1 -> IN1);
		add OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_11.OUT1 -> IN1);
		add OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_11.OUT1 -> IN1);
		add OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_11.OUT1 -> IN1);
		add OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_11.OUT1 -> IN1);
		add OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_11.OUT1 -> IN1);
		add OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_11.OUT1 -> IN1);
		add OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_11.OUT1 -> IN1);
		}

	rule pattern_connect_9_12 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_9.OUT1 -> IN1);
			OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_9.OUT1 -> IN1);
			OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_9.OUT1 -> IN1);
			OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_9.OUT1 -> IN1);
			OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_9.OUT1 -> IN1);
			OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_9.OUT1 -> IN1);
			OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_9.OUT1 -> IN1);
			OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_9.OUT1 -> IN1);
			OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_9.OUT1 -> IN1);
			OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_9.OUT1 -> IN1);
			OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_9.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		OUT_PORT_0_9[ connected = "1"];
		OUT_PORT_1_9[ connected = "1"];
		OUT_PORT_2_9[ connected = "1"];
		OUT_PORT_3_9[ connected = "1"];
		OUT_PORT_4_9[ connected = "1"];
		OUT_PORT_5_9[ connected = "1"];
		OUT_PORT_6_9[ connected = "1"];
		OUT_PORT_7_9[ connected = "1"];
		OUT_PORT_8_9[ connected = "1"];
		OUT_PORT_9_9[ connected = "1"];
		OUT_PORT_10_9[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](OUT_PORT_4_9.OUT1 -> IN_1_0_l_12 , OUT_PORT_5_9.OUT1 -> IN_2_0_l_12 , OUT_PORT_9_9.OUT1 -> IN_4_0_l_12 , OUT_PORT_10_9.OUT1 -> IN_1_1_l_12 , OUT_PORT_6_9.OUT1 -> IN_2_1_l_12 , OUT_PORT_2_9.OUT1 -> IN_3_1_l_12 , OUT_PORT_8_9.OUT1 -> IN_6_1_l_12 , OUT_PORT_0_9.OUT1 -> IN_1_5_l_12 , OUT_PORT_1_9.OUT1 -> IN_2_5_l_12 , OUT_PORT_3_9.OUT1 -> IN_3_5_l_12 , OUT_PORT_7_9.OUT1 -> IN_6_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_12.OUT1 -> IN1);
		add OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_12.OUT1 -> IN1);
		add OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_12.OUT1 -> IN1);
		add OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_12.OUT1 -> IN1);
		add OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_12.OUT1 -> IN1);
		add OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_12.OUT1 -> IN1);
		add OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_12.OUT1 -> IN1);
		add OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_12.OUT1 -> IN1);
		add OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_12.OUT1 -> IN1);
		add OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_12.OUT1 -> IN1);
		add OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_12.OUT1 -> IN1);
		}

	rule pattern_connect_9_13 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_9.OUT1 -> IN1);
			OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_9.OUT1 -> IN1);
			OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_9.OUT1 -> IN1);
			OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_9.OUT1 -> IN1);
			OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_9.OUT1 -> IN1);
			OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_9.OUT1 -> IN1);
			OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_9.OUT1 -> IN1);
			OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_9.OUT1 -> IN1);
			OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_9.OUT1 -> IN1);
			OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_9.OUT1 -> IN1);
			OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_9.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		OUT_PORT_0_9[ connected = "1"];
		OUT_PORT_1_9[ connected = "1"];
		OUT_PORT_2_9[ connected = "1"];
		OUT_PORT_3_9[ connected = "1"];
		OUT_PORT_4_9[ connected = "1"];
		OUT_PORT_5_9[ connected = "1"];
		OUT_PORT_6_9[ connected = "1"];
		OUT_PORT_7_9[ connected = "1"];
		OUT_PORT_8_9[ connected = "1"];
		OUT_PORT_9_9[ connected = "1"];
		OUT_PORT_10_9[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](OUT_PORT_7_9.OUT1 -> IN_1_2_l_13 , OUT_PORT_2_9.OUT1 -> IN_2_2_l_13 , OUT_PORT_3_9.OUT1 -> G1_3_l_13 , OUT_PORT_1_9.OUT1 -> G2_3_l_13 , OUT_PORT_6_9.OUT1 -> IN_2_3_l_13 , OUT_PORT_9_9.OUT1 -> IN_4_3_l_13 , OUT_PORT_4_9.OUT1 -> IN_5_3_l_13 , OUT_PORT_8_9.OUT1 -> IN_7_3_l_13 , OUT_PORT_5_9.OUT1 -> IN_8_3_l_13 , OUT_PORT_10_9.OUT1 -> IN_10_3_l_13 , OUT_PORT_0_9.OUT1 -> IN_11_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_13.OUT1 -> IN1);
		add OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_13.OUT1 -> IN1);
		add OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_13.OUT1 -> IN1);
		add OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_13.OUT1 -> IN1);
		add OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_13.OUT1 -> IN1);
		add OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_13.OUT1 -> IN1);
		add OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_13.OUT1 -> IN1);
		add OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_13.OUT1 -> IN1);
		add OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_13.OUT1 -> IN1);
		add OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_13.OUT1 -> IN1);
		add OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_13.OUT1 -> IN1);
		}

	rule pattern_connect_9_14 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_9.OUT1 -> IN1);
			OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_9.OUT1 -> IN1);
			OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_9.OUT1 -> IN1);
			OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_9.OUT1 -> IN1);
			OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_9.OUT1 -> IN1);
			OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_9.OUT1 -> IN1);
			OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_9.OUT1 -> IN1);
			OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_9.OUT1 -> IN1);
			OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_9.OUT1 -> IN1);
			OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_9.OUT1 -> IN1);
			OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_9.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		OUT_PORT_0_9[ connected = "1"];
		OUT_PORT_1_9[ connected = "1"];
		OUT_PORT_2_9[ connected = "1"];
		OUT_PORT_3_9[ connected = "1"];
		OUT_PORT_4_9[ connected = "1"];
		OUT_PORT_5_9[ connected = "1"];
		OUT_PORT_6_9[ connected = "1"];
		OUT_PORT_7_9[ connected = "1"];
		OUT_PORT_8_9[ connected = "1"];
		OUT_PORT_9_9[ connected = "1"];
		OUT_PORT_10_9[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](OUT_PORT_0_9.OUT1 -> IN_1_0_l_14 , OUT_PORT_9_9.OUT1 -> IN_2_0_l_14 , OUT_PORT_5_9.OUT1 -> IN_4_0_l_14 , OUT_PORT_8_9.OUT1 -> IN_1_1_l_14 , OUT_PORT_1_9.OUT1 -> IN_2_1_l_14 , OUT_PORT_3_9.OUT1 -> IN_3_1_l_14 , OUT_PORT_7_9.OUT1 -> IN_6_1_l_14 , OUT_PORT_6_9.OUT1 -> IN_1_5_l_14 , OUT_PORT_4_9.OUT1 -> IN_2_5_l_14 , OUT_PORT_10_9.OUT1 -> IN_3_5_l_14 , OUT_PORT_2_9.OUT1 -> IN_6_5_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_14.OUT1 -> IN1);
		add OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_14.OUT1 -> IN1);
		add OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_14.OUT1 -> IN1);
		add OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_14.OUT1 -> IN1);
		add OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_14.OUT1 -> IN1);
		add OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_14.OUT1 -> IN1);
		add OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_14.OUT1 -> IN1);
		add OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_14.OUT1 -> IN1);
		add OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_14.OUT1 -> IN1);
		add OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_14.OUT1 -> IN1);
		add OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_14.OUT1 -> IN1);
		}

	rule pattern_connect_10_0 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_10.OUT1 -> IN1);
			OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_10.OUT1 -> IN1);
			OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_10.OUT1 -> IN1);
			OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_10.OUT1 -> IN1);
			OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_10.OUT1 -> IN1);
			OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_10.OUT1 -> IN1);
			OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_10.OUT1 -> IN1);
			OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_10.OUT1 -> IN1);
			OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_10.OUT1 -> IN1);
			OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_10.OUT1 -> IN1);
			OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_10.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		OUT_PORT_0_10[ connected = "1"];
		OUT_PORT_1_10[ connected = "1"];
		OUT_PORT_2_10[ connected = "1"];
		OUT_PORT_3_10[ connected = "1"];
		OUT_PORT_4_10[ connected = "1"];
		OUT_PORT_5_10[ connected = "1"];
		OUT_PORT_6_10[ connected = "1"];
		OUT_PORT_7_10[ connected = "1"];
		OUT_PORT_8_10[ connected = "1"];
		OUT_PORT_9_10[ connected = "1"];
		OUT_PORT_10_10[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](OUT_PORT_1_10.OUT1 -> IN_1_0_l_0 , OUT_PORT_6_10.OUT1 -> IN_2_0_l_0 , OUT_PORT_0_10.OUT1 -> IN_4_0_l_0 , OUT_PORT_4_10.OUT1 -> IN_1_1_l_0 , OUT_PORT_9_10.OUT1 -> IN_2_1_l_0 , OUT_PORT_7_10.OUT1 -> IN_3_1_l_0 , OUT_PORT_3_10.OUT1 -> IN_6_1_l_0 , OUT_PORT_2_10.OUT1 -> IN_1_5_l_0 , OUT_PORT_10_10.OUT1 -> IN_2_5_l_0 , OUT_PORT_8_10.OUT1 -> IN_3_5_l_0 , OUT_PORT_5_10.OUT1 -> IN_6_5_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_0.OUT1 -> IN1);
		add OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_0.OUT1 -> IN1);
		add OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_0.OUT1 -> IN1);
		add OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_0.OUT1 -> IN1);
		add OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_0.OUT1 -> IN1);
		add OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_0.OUT1 -> IN1);
		add OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_0.OUT1 -> IN1);
		add OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_0.OUT1 -> IN1);
		add OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_0.OUT1 -> IN1);
		add OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_0.OUT1 -> IN1);
		add OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_0.OUT1 -> IN1);
		}

	rule pattern_connect_10_1 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_10.OUT1 -> IN1);
			OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_10.OUT1 -> IN1);
			OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_10.OUT1 -> IN1);
			OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_10.OUT1 -> IN1);
			OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_10.OUT1 -> IN1);
			OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_10.OUT1 -> IN1);
			OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_10.OUT1 -> IN1);
			OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_10.OUT1 -> IN1);
			OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_10.OUT1 -> IN1);
			OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_10.OUT1 -> IN1);
			OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_10.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		OUT_PORT_0_10[ connected = "1"];
		OUT_PORT_1_10[ connected = "1"];
		OUT_PORT_2_10[ connected = "1"];
		OUT_PORT_3_10[ connected = "1"];
		OUT_PORT_4_10[ connected = "1"];
		OUT_PORT_5_10[ connected = "1"];
		OUT_PORT_6_10[ connected = "1"];
		OUT_PORT_7_10[ connected = "1"];
		OUT_PORT_8_10[ connected = "1"];
		OUT_PORT_9_10[ connected = "1"];
		OUT_PORT_10_10[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](OUT_PORT_5_10.OUT1 -> IN_1_2_l_1 , OUT_PORT_2_10.OUT1 -> IN_2_2_l_1 , OUT_PORT_0_10.OUT1 -> G1_3_l_1 , OUT_PORT_10_10.OUT1 -> G2_3_l_1 , OUT_PORT_3_10.OUT1 -> IN_2_3_l_1 , OUT_PORT_1_10.OUT1 -> IN_4_3_l_1 , OUT_PORT_6_10.OUT1 -> IN_5_3_l_1 , OUT_PORT_9_10.OUT1 -> IN_7_3_l_1 , OUT_PORT_8_10.OUT1 -> IN_8_3_l_1 , OUT_PORT_4_10.OUT1 -> IN_10_3_l_1 , OUT_PORT_7_10.OUT1 -> IN_11_3_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_1.OUT1 -> IN1);
		add OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_1.OUT1 -> IN1);
		add OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_1.OUT1 -> IN1);
		add OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_1.OUT1 -> IN1);
		add OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_1.OUT1 -> IN1);
		add OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_1.OUT1 -> IN1);
		add OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_1.OUT1 -> IN1);
		add OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_1.OUT1 -> IN1);
		add OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_1.OUT1 -> IN1);
		add OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_1.OUT1 -> IN1);
		add OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_1.OUT1 -> IN1);
		}

	rule pattern_connect_10_2 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_10.OUT1 -> IN1);
			OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_10.OUT1 -> IN1);
			OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_10.OUT1 -> IN1);
			OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_10.OUT1 -> IN1);
			OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_10.OUT1 -> IN1);
			OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_10.OUT1 -> IN1);
			OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_10.OUT1 -> IN1);
			OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_10.OUT1 -> IN1);
			OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_10.OUT1 -> IN1);
			OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_10.OUT1 -> IN1);
			OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_10.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		OUT_PORT_0_10[ connected = "1"];
		OUT_PORT_1_10[ connected = "1"];
		OUT_PORT_2_10[ connected = "1"];
		OUT_PORT_3_10[ connected = "1"];
		OUT_PORT_4_10[ connected = "1"];
		OUT_PORT_5_10[ connected = "1"];
		OUT_PORT_6_10[ connected = "1"];
		OUT_PORT_7_10[ connected = "1"];
		OUT_PORT_8_10[ connected = "1"];
		OUT_PORT_9_10[ connected = "1"];
		OUT_PORT_10_10[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](OUT_PORT_3_10.OUT1 -> IN_1_2_l_2 , OUT_PORT_2_10.OUT1 -> IN_2_2_l_2 , OUT_PORT_1_10.OUT1 -> G1_3_l_2 , OUT_PORT_4_10.OUT1 -> G2_3_l_2 , OUT_PORT_9_10.OUT1 -> IN_2_3_l_2 , OUT_PORT_6_10.OUT1 -> IN_4_3_l_2 , OUT_PORT_0_10.OUT1 -> IN_5_3_l_2 , OUT_PORT_8_10.OUT1 -> IN_7_3_l_2 , OUT_PORT_10_10.OUT1 -> IN_8_3_l_2 , OUT_PORT_5_10.OUT1 -> IN_10_3_l_2 , OUT_PORT_7_10.OUT1 -> IN_11_3_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_2.OUT1 -> IN1);
		add OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_2.OUT1 -> IN1);
		add OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_2.OUT1 -> IN1);
		add OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_2.OUT1 -> IN1);
		add OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_2.OUT1 -> IN1);
		add OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_2.OUT1 -> IN1);
		add OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_2.OUT1 -> IN1);
		add OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_2.OUT1 -> IN1);
		add OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_2.OUT1 -> IN1);
		add OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_2.OUT1 -> IN1);
		add OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_2.OUT1 -> IN1);
		}

	rule pattern_connect_10_3 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_10.OUT1 -> IN1);
			OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_10.OUT1 -> IN1);
			OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_10.OUT1 -> IN1);
			OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_10.OUT1 -> IN1);
			OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_10.OUT1 -> IN1);
			OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_10.OUT1 -> IN1);
			OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_10.OUT1 -> IN1);
			OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_10.OUT1 -> IN1);
			OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_10.OUT1 -> IN1);
			OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_10.OUT1 -> IN1);
			OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_10.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		OUT_PORT_0_10[ connected = "1"];
		OUT_PORT_1_10[ connected = "1"];
		OUT_PORT_2_10[ connected = "1"];
		OUT_PORT_3_10[ connected = "1"];
		OUT_PORT_4_10[ connected = "1"];
		OUT_PORT_5_10[ connected = "1"];
		OUT_PORT_6_10[ connected = "1"];
		OUT_PORT_7_10[ connected = "1"];
		OUT_PORT_8_10[ connected = "1"];
		OUT_PORT_9_10[ connected = "1"];
		OUT_PORT_10_10[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](OUT_PORT_9_10.OUT1 -> IN_1_0_l_3 , OUT_PORT_5_10.OUT1 -> IN_2_0_l_3 , OUT_PORT_2_10.OUT1 -> IN_4_0_l_3 , OUT_PORT_6_10.OUT1 -> G18_4_l_3 , OUT_PORT_10_10.OUT1 -> G15_4_l_3 , OUT_PORT_1_10.OUT1 -> IN_1_4_l_3 , OUT_PORT_3_10.OUT1 -> IN_4_4_l_3 , OUT_PORT_4_10.OUT1 -> IN_5_4_l_3 , OUT_PORT_8_10.OUT1 -> IN_7_4_l_3 , OUT_PORT_0_10.OUT1 -> IN_9_4_l_3 , OUT_PORT_7_10.OUT1 -> IN_10_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_3.OUT1 -> IN1);
		add OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_3.OUT1 -> IN1);
		add OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_3.OUT1 -> IN1);
		add OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_3.OUT1 -> IN1);
		add OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_3.OUT1 -> IN1);
		add OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_3.OUT1 -> IN1);
		add OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_3.OUT1 -> IN1);
		add OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_3.OUT1 -> IN1);
		add OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_3.OUT1 -> IN1);
		add OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_3.OUT1 -> IN1);
		add OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_3.OUT1 -> IN1);
		}

	rule pattern_connect_10_4 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_10.OUT1 -> IN1);
			OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_10.OUT1 -> IN1);
			OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_10.OUT1 -> IN1);
			OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_10.OUT1 -> IN1);
			OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_10.OUT1 -> IN1);
			OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_10.OUT1 -> IN1);
			OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_10.OUT1 -> IN1);
			OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_10.OUT1 -> IN1);
			OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_10.OUT1 -> IN1);
			OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_10.OUT1 -> IN1);
			OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_10.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		OUT_PORT_0_10[ connected = "1"];
		OUT_PORT_1_10[ connected = "1"];
		OUT_PORT_2_10[ connected = "1"];
		OUT_PORT_3_10[ connected = "1"];
		OUT_PORT_4_10[ connected = "1"];
		OUT_PORT_5_10[ connected = "1"];
		OUT_PORT_6_10[ connected = "1"];
		OUT_PORT_7_10[ connected = "1"];
		OUT_PORT_8_10[ connected = "1"];
		OUT_PORT_9_10[ connected = "1"];
		OUT_PORT_10_10[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](OUT_PORT_2_10.OUT1 -> IN_1_0_l_4 , OUT_PORT_4_10.OUT1 -> IN_2_0_l_4 , OUT_PORT_3_10.OUT1 -> IN_4_0_l_4 , OUT_PORT_10_10.OUT1 -> G18_4_l_4 , OUT_PORT_7_10.OUT1 -> G15_4_l_4 , OUT_PORT_6_10.OUT1 -> IN_1_4_l_4 , OUT_PORT_5_10.OUT1 -> IN_4_4_l_4 , OUT_PORT_0_10.OUT1 -> IN_5_4_l_4 , OUT_PORT_9_10.OUT1 -> IN_7_4_l_4 , OUT_PORT_1_10.OUT1 -> IN_9_4_l_4 , OUT_PORT_8_10.OUT1 -> IN_10_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_4.OUT1 -> IN1);
		add OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_4.OUT1 -> IN1);
		add OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_4.OUT1 -> IN1);
		add OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_4.OUT1 -> IN1);
		add OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_4.OUT1 -> IN1);
		add OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_4.OUT1 -> IN1);
		add OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_4.OUT1 -> IN1);
		add OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_4.OUT1 -> IN1);
		add OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_4.OUT1 -> IN1);
		add OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_4.OUT1 -> IN1);
		add OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_4.OUT1 -> IN1);
		}

	rule pattern_connect_10_5 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_10.OUT1 -> IN1);
			OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_10.OUT1 -> IN1);
			OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_10.OUT1 -> IN1);
			OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_10.OUT1 -> IN1);
			OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_10.OUT1 -> IN1);
			OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_10.OUT1 -> IN1);
			OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_10.OUT1 -> IN1);
			OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_10.OUT1 -> IN1);
			OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_10.OUT1 -> IN1);
			OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_10.OUT1 -> IN1);
			OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_10.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		OUT_PORT_0_10[ connected = "1"];
		OUT_PORT_1_10[ connected = "1"];
		OUT_PORT_2_10[ connected = "1"];
		OUT_PORT_3_10[ connected = "1"];
		OUT_PORT_4_10[ connected = "1"];
		OUT_PORT_5_10[ connected = "1"];
		OUT_PORT_6_10[ connected = "1"];
		OUT_PORT_7_10[ connected = "1"];
		OUT_PORT_8_10[ connected = "1"];
		OUT_PORT_9_10[ connected = "1"];
		OUT_PORT_10_10[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](OUT_PORT_3_10.OUT1 -> IN_1_2_l_5 , OUT_PORT_4_10.OUT1 -> IN_2_2_l_5 , OUT_PORT_2_10.OUT1 -> G1_3_l_5 , OUT_PORT_8_10.OUT1 -> G2_3_l_5 , OUT_PORT_5_10.OUT1 -> IN_2_3_l_5 , OUT_PORT_9_10.OUT1 -> IN_4_3_l_5 , OUT_PORT_1_10.OUT1 -> IN_5_3_l_5 , OUT_PORT_0_10.OUT1 -> IN_7_3_l_5 , OUT_PORT_7_10.OUT1 -> IN_8_3_l_5 , OUT_PORT_10_10.OUT1 -> IN_10_3_l_5 , OUT_PORT_6_10.OUT1 -> IN_11_3_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_5.OUT1 -> IN1);
		add OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_5.OUT1 -> IN1);
		add OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_5.OUT1 -> IN1);
		add OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_5.OUT1 -> IN1);
		add OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_5.OUT1 -> IN1);
		add OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_5.OUT1 -> IN1);
		add OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_5.OUT1 -> IN1);
		add OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_5.OUT1 -> IN1);
		add OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_5.OUT1 -> IN1);
		add OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_5.OUT1 -> IN1);
		add OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_5.OUT1 -> IN1);
		}

	rule pattern_connect_10_6 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_10.OUT1 -> IN1);
			OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_10.OUT1 -> IN1);
			OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_10.OUT1 -> IN1);
			OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_10.OUT1 -> IN1);
			OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_10.OUT1 -> IN1);
			OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_10.OUT1 -> IN1);
			OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_10.OUT1 -> IN1);
			OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_10.OUT1 -> IN1);
			OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_10.OUT1 -> IN1);
			OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_10.OUT1 -> IN1);
			OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_10.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		OUT_PORT_0_10[ connected = "1"];
		OUT_PORT_1_10[ connected = "1"];
		OUT_PORT_2_10[ connected = "1"];
		OUT_PORT_3_10[ connected = "1"];
		OUT_PORT_4_10[ connected = "1"];
		OUT_PORT_5_10[ connected = "1"];
		OUT_PORT_6_10[ connected = "1"];
		OUT_PORT_7_10[ connected = "1"];
		OUT_PORT_8_10[ connected = "1"];
		OUT_PORT_9_10[ connected = "1"];
		OUT_PORT_10_10[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](OUT_PORT_4_10.OUT1 -> IN_1_2_l_6 , OUT_PORT_2_10.OUT1 -> IN_2_2_l_6 , OUT_PORT_5_10.OUT1 -> G1_3_l_6 , OUT_PORT_8_10.OUT1 -> G2_3_l_6 , OUT_PORT_9_10.OUT1 -> IN_2_3_l_6 , OUT_PORT_7_10.OUT1 -> IN_4_3_l_6 , OUT_PORT_6_10.OUT1 -> IN_5_3_l_6 , OUT_PORT_10_10.OUT1 -> IN_7_3_l_6 , OUT_PORT_0_10.OUT1 -> IN_8_3_l_6 , OUT_PORT_3_10.OUT1 -> IN_10_3_l_6 , OUT_PORT_1_10.OUT1 -> IN_11_3_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_6.OUT1 -> IN1);
		add OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_6.OUT1 -> IN1);
		add OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_6.OUT1 -> IN1);
		add OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_6.OUT1 -> IN1);
		add OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_6.OUT1 -> IN1);
		add OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_6.OUT1 -> IN1);
		add OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_6.OUT1 -> IN1);
		add OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_6.OUT1 -> IN1);
		add OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_6.OUT1 -> IN1);
		add OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_6.OUT1 -> IN1);
		add OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_6.OUT1 -> IN1);
		}

	rule pattern_connect_10_7 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_10.OUT1 -> IN1);
			OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_10.OUT1 -> IN1);
			OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_10.OUT1 -> IN1);
			OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_10.OUT1 -> IN1);
			OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_10.OUT1 -> IN1);
			OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_10.OUT1 -> IN1);
			OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_10.OUT1 -> IN1);
			OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_10.OUT1 -> IN1);
			OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_10.OUT1 -> IN1);
			OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_10.OUT1 -> IN1);
			OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_10.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		OUT_PORT_0_10[ connected = "1"];
		OUT_PORT_1_10[ connected = "1"];
		OUT_PORT_2_10[ connected = "1"];
		OUT_PORT_3_10[ connected = "1"];
		OUT_PORT_4_10[ connected = "1"];
		OUT_PORT_5_10[ connected = "1"];
		OUT_PORT_6_10[ connected = "1"];
		OUT_PORT_7_10[ connected = "1"];
		OUT_PORT_8_10[ connected = "1"];
		OUT_PORT_9_10[ connected = "1"];
		OUT_PORT_10_10[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](OUT_PORT_10_10.OUT1 -> IN_1_0_l_7 , OUT_PORT_9_10.OUT1 -> IN_2_0_l_7 , OUT_PORT_3_10.OUT1 -> IN_4_0_l_7 , OUT_PORT_4_10.OUT1 -> G18_4_l_7 , OUT_PORT_5_10.OUT1 -> G15_4_l_7 , OUT_PORT_2_10.OUT1 -> IN_1_4_l_7 , OUT_PORT_6_10.OUT1 -> IN_4_4_l_7 , OUT_PORT_8_10.OUT1 -> IN_5_4_l_7 , OUT_PORT_7_10.OUT1 -> IN_7_4_l_7 , OUT_PORT_1_10.OUT1 -> IN_9_4_l_7 , OUT_PORT_0_10.OUT1 -> IN_10_4_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_7.OUT1 -> IN1);
		add OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_7.OUT1 -> IN1);
		add OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_7.OUT1 -> IN1);
		add OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_7.OUT1 -> IN1);
		add OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_7.OUT1 -> IN1);
		add OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_7.OUT1 -> IN1);
		add OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_7.OUT1 -> IN1);
		add OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_7.OUT1 -> IN1);
		add OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_7.OUT1 -> IN1);
		add OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_7.OUT1 -> IN1);
		add OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_7.OUT1 -> IN1);
		}

	rule pattern_connect_10_8 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_10.OUT1 -> IN1);
			OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_10.OUT1 -> IN1);
			OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_10.OUT1 -> IN1);
			OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_10.OUT1 -> IN1);
			OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_10.OUT1 -> IN1);
			OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_10.OUT1 -> IN1);
			OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_10.OUT1 -> IN1);
			OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_10.OUT1 -> IN1);
			OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_10.OUT1 -> IN1);
			OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_10.OUT1 -> IN1);
			OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_10.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		OUT_PORT_0_10[ connected = "1"];
		OUT_PORT_1_10[ connected = "1"];
		OUT_PORT_2_10[ connected = "1"];
		OUT_PORT_3_10[ connected = "1"];
		OUT_PORT_4_10[ connected = "1"];
		OUT_PORT_5_10[ connected = "1"];
		OUT_PORT_6_10[ connected = "1"];
		OUT_PORT_7_10[ connected = "1"];
		OUT_PORT_8_10[ connected = "1"];
		OUT_PORT_9_10[ connected = "1"];
		OUT_PORT_10_10[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](OUT_PORT_6_10.OUT1 -> IN_1_0_l_8 , OUT_PORT_3_10.OUT1 -> IN_2_0_l_8 , OUT_PORT_10_10.OUT1 -> IN_4_0_l_8 , OUT_PORT_7_10.OUT1 -> IN_1_1_l_8 , OUT_PORT_8_10.OUT1 -> IN_2_1_l_8 , OUT_PORT_1_10.OUT1 -> IN_3_1_l_8 , OUT_PORT_4_10.OUT1 -> IN_6_1_l_8 , OUT_PORT_2_10.OUT1 -> IN_1_5_l_8 , OUT_PORT_0_10.OUT1 -> IN_2_5_l_8 , OUT_PORT_9_10.OUT1 -> IN_3_5_l_8 , OUT_PORT_5_10.OUT1 -> IN_6_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_8.OUT1 -> IN1);
		add OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_8.OUT1 -> IN1);
		add OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_8.OUT1 -> IN1);
		add OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_8.OUT1 -> IN1);
		add OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_8.OUT1 -> IN1);
		add OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_8.OUT1 -> IN1);
		add OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_8.OUT1 -> IN1);
		add OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_8.OUT1 -> IN1);
		add OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_8.OUT1 -> IN1);
		add OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_8.OUT1 -> IN1);
		add OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_8.OUT1 -> IN1);
		}

	rule pattern_connect_10_9 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_10.OUT1 -> IN1);
			OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_10.OUT1 -> IN1);
			OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_10.OUT1 -> IN1);
			OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_10.OUT1 -> IN1);
			OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_10.OUT1 -> IN1);
			OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_10.OUT1 -> IN1);
			OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_10.OUT1 -> IN1);
			OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_10.OUT1 -> IN1);
			OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_10.OUT1 -> IN1);
			OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_10.OUT1 -> IN1);
			OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_10.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		OUT_PORT_0_10[ connected = "1"];
		OUT_PORT_1_10[ connected = "1"];
		OUT_PORT_2_10[ connected = "1"];
		OUT_PORT_3_10[ connected = "1"];
		OUT_PORT_4_10[ connected = "1"];
		OUT_PORT_5_10[ connected = "1"];
		OUT_PORT_6_10[ connected = "1"];
		OUT_PORT_7_10[ connected = "1"];
		OUT_PORT_8_10[ connected = "1"];
		OUT_PORT_9_10[ connected = "1"];
		OUT_PORT_10_10[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](OUT_PORT_7_10.OUT1 -> IN_1_0_l_9 , OUT_PORT_0_10.OUT1 -> IN_2_0_l_9 , OUT_PORT_6_10.OUT1 -> IN_4_0_l_9 , OUT_PORT_8_10.OUT1 -> G18_4_l_9 , OUT_PORT_1_10.OUT1 -> G15_4_l_9 , OUT_PORT_10_10.OUT1 -> IN_1_4_l_9 , OUT_PORT_4_10.OUT1 -> IN_4_4_l_9 , OUT_PORT_3_10.OUT1 -> IN_5_4_l_9 , OUT_PORT_5_10.OUT1 -> IN_7_4_l_9 , OUT_PORT_9_10.OUT1 -> IN_9_4_l_9 , OUT_PORT_2_10.OUT1 -> IN_10_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_9.OUT1 -> IN1);
		add OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_9.OUT1 -> IN1);
		add OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_9.OUT1 -> IN1);
		add OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_9.OUT1 -> IN1);
		add OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_9.OUT1 -> IN1);
		add OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_9.OUT1 -> IN1);
		add OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_9.OUT1 -> IN1);
		add OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_9.OUT1 -> IN1);
		add OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_9.OUT1 -> IN1);
		add OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_9.OUT1 -> IN1);
		add OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_9.OUT1 -> IN1);
		}

	rule pattern_connect_10_11 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_10.OUT1 -> IN1);
			OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_10.OUT1 -> IN1);
			OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_10.OUT1 -> IN1);
			OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_10.OUT1 -> IN1);
			OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_10.OUT1 -> IN1);
			OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_10.OUT1 -> IN1);
			OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_10.OUT1 -> IN1);
			OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_10.OUT1 -> IN1);
			OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_10.OUT1 -> IN1);
			OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_10.OUT1 -> IN1);
			OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_10.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		OUT_PORT_0_10[ connected = "1"];
		OUT_PORT_1_10[ connected = "1"];
		OUT_PORT_2_10[ connected = "1"];
		OUT_PORT_3_10[ connected = "1"];
		OUT_PORT_4_10[ connected = "1"];
		OUT_PORT_5_10[ connected = "1"];
		OUT_PORT_6_10[ connected = "1"];
		OUT_PORT_7_10[ connected = "1"];
		OUT_PORT_8_10[ connected = "1"];
		OUT_PORT_9_10[ connected = "1"];
		OUT_PORT_10_10[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](OUT_PORT_2_10.OUT1 -> IN_1_0_l_11 , OUT_PORT_0_10.OUT1 -> IN_2_0_l_11 , OUT_PORT_1_10.OUT1 -> IN_4_0_l_11 , OUT_PORT_7_10.OUT1 -> IN_1_1_l_11 , OUT_PORT_9_10.OUT1 -> IN_2_1_l_11 , OUT_PORT_8_10.OUT1 -> IN_3_1_l_11 , OUT_PORT_4_10.OUT1 -> IN_6_1_l_11 , OUT_PORT_3_10.OUT1 -> IN_1_5_l_11 , OUT_PORT_10_10.OUT1 -> IN_2_5_l_11 , OUT_PORT_6_10.OUT1 -> IN_3_5_l_11 , OUT_PORT_5_10.OUT1 -> IN_6_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_11.OUT1 -> IN1);
		add OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_11.OUT1 -> IN1);
		add OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_11.OUT1 -> IN1);
		add OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_11.OUT1 -> IN1);
		add OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_11.OUT1 -> IN1);
		add OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_11.OUT1 -> IN1);
		add OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_11.OUT1 -> IN1);
		add OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_11.OUT1 -> IN1);
		add OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_11.OUT1 -> IN1);
		add OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_11.OUT1 -> IN1);
		add OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_11.OUT1 -> IN1);
		}

	rule pattern_connect_10_12 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_10.OUT1 -> IN1);
			OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_10.OUT1 -> IN1);
			OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_10.OUT1 -> IN1);
			OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_10.OUT1 -> IN1);
			OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_10.OUT1 -> IN1);
			OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_10.OUT1 -> IN1);
			OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_10.OUT1 -> IN1);
			OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_10.OUT1 -> IN1);
			OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_10.OUT1 -> IN1);
			OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_10.OUT1 -> IN1);
			OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_10.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		OUT_PORT_0_10[ connected = "1"];
		OUT_PORT_1_10[ connected = "1"];
		OUT_PORT_2_10[ connected = "1"];
		OUT_PORT_3_10[ connected = "1"];
		OUT_PORT_4_10[ connected = "1"];
		OUT_PORT_5_10[ connected = "1"];
		OUT_PORT_6_10[ connected = "1"];
		OUT_PORT_7_10[ connected = "1"];
		OUT_PORT_8_10[ connected = "1"];
		OUT_PORT_9_10[ connected = "1"];
		OUT_PORT_10_10[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](OUT_PORT_7_10.OUT1 -> IN_1_0_l_12 , OUT_PORT_8_10.OUT1 -> IN_2_0_l_12 , OUT_PORT_0_10.OUT1 -> IN_4_0_l_12 , OUT_PORT_4_10.OUT1 -> IN_1_1_l_12 , OUT_PORT_3_10.OUT1 -> IN_2_1_l_12 , OUT_PORT_5_10.OUT1 -> IN_3_1_l_12 , OUT_PORT_9_10.OUT1 -> IN_6_1_l_12 , OUT_PORT_1_10.OUT1 -> IN_1_5_l_12 , OUT_PORT_10_10.OUT1 -> IN_2_5_l_12 , OUT_PORT_6_10.OUT1 -> IN_3_5_l_12 , OUT_PORT_2_10.OUT1 -> IN_6_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_12.OUT1 -> IN1);
		add OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_12.OUT1 -> IN1);
		add OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_12.OUT1 -> IN1);
		add OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_12.OUT1 -> IN1);
		add OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_12.OUT1 -> IN1);
		add OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_12.OUT1 -> IN1);
		add OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_12.OUT1 -> IN1);
		add OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_12.OUT1 -> IN1);
		add OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_12.OUT1 -> IN1);
		add OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_12.OUT1 -> IN1);
		add OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_12.OUT1 -> IN1);
		}

	rule pattern_connect_10_13 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_10.OUT1 -> IN1);
			OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_10.OUT1 -> IN1);
			OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_10.OUT1 -> IN1);
			OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_10.OUT1 -> IN1);
			OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_10.OUT1 -> IN1);
			OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_10.OUT1 -> IN1);
			OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_10.OUT1 -> IN1);
			OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_10.OUT1 -> IN1);
			OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_10.OUT1 -> IN1);
			OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_10.OUT1 -> IN1);
			OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_10.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		OUT_PORT_0_10[ connected = "1"];
		OUT_PORT_1_10[ connected = "1"];
		OUT_PORT_2_10[ connected = "1"];
		OUT_PORT_3_10[ connected = "1"];
		OUT_PORT_4_10[ connected = "1"];
		OUT_PORT_5_10[ connected = "1"];
		OUT_PORT_6_10[ connected = "1"];
		OUT_PORT_7_10[ connected = "1"];
		OUT_PORT_8_10[ connected = "1"];
		OUT_PORT_9_10[ connected = "1"];
		OUT_PORT_10_10[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](OUT_PORT_7_10.OUT1 -> IN_1_2_l_13 , OUT_PORT_10_10.OUT1 -> IN_2_2_l_13 , OUT_PORT_9_10.OUT1 -> G1_3_l_13 , OUT_PORT_1_10.OUT1 -> G2_3_l_13 , OUT_PORT_3_10.OUT1 -> IN_2_3_l_13 , OUT_PORT_5_10.OUT1 -> IN_4_3_l_13 , OUT_PORT_6_10.OUT1 -> IN_5_3_l_13 , OUT_PORT_0_10.OUT1 -> IN_7_3_l_13 , OUT_PORT_2_10.OUT1 -> IN_8_3_l_13 , OUT_PORT_8_10.OUT1 -> IN_10_3_l_13 , OUT_PORT_4_10.OUT1 -> IN_11_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_13.OUT1 -> IN1);
		add OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_13.OUT1 -> IN1);
		add OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_13.OUT1 -> IN1);
		add OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_13.OUT1 -> IN1);
		add OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_13.OUT1 -> IN1);
		add OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_13.OUT1 -> IN1);
		add OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_13.OUT1 -> IN1);
		add OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_13.OUT1 -> IN1);
		add OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_13.OUT1 -> IN1);
		add OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_13.OUT1 -> IN1);
		add OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_13.OUT1 -> IN1);
		}

	rule pattern_connect_10_14 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_10.OUT1 -> IN1);
			OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_10.OUT1 -> IN1);
			OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_10.OUT1 -> IN1);
			OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_10.OUT1 -> IN1);
			OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_10.OUT1 -> IN1);
			OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_10.OUT1 -> IN1);
			OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_10.OUT1 -> IN1);
			OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_10.OUT1 -> IN1);
			OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_10.OUT1 -> IN1);
			OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_10.OUT1 -> IN1);
			OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_10.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		OUT_PORT_0_10[ connected = "1"];
		OUT_PORT_1_10[ connected = "1"];
		OUT_PORT_2_10[ connected = "1"];
		OUT_PORT_3_10[ connected = "1"];
		OUT_PORT_4_10[ connected = "1"];
		OUT_PORT_5_10[ connected = "1"];
		OUT_PORT_6_10[ connected = "1"];
		OUT_PORT_7_10[ connected = "1"];
		OUT_PORT_8_10[ connected = "1"];
		OUT_PORT_9_10[ connected = "1"];
		OUT_PORT_10_10[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](OUT_PORT_6_10.OUT1 -> IN_1_0_l_14 , OUT_PORT_10_10.OUT1 -> IN_2_0_l_14 , OUT_PORT_4_10.OUT1 -> IN_4_0_l_14 , OUT_PORT_0_10.OUT1 -> IN_1_1_l_14 , OUT_PORT_5_10.OUT1 -> IN_2_1_l_14 , OUT_PORT_1_10.OUT1 -> IN_3_1_l_14 , OUT_PORT_8_10.OUT1 -> IN_6_1_l_14 , OUT_PORT_3_10.OUT1 -> IN_1_5_l_14 , OUT_PORT_7_10.OUT1 -> IN_2_5_l_14 , OUT_PORT_9_10.OUT1 -> IN_3_5_l_14 , OUT_PORT_2_10.OUT1 -> IN_6_5_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_14.OUT1 -> IN1);
		add OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_14.OUT1 -> IN1);
		add OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_14.OUT1 -> IN1);
		add OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_14.OUT1 -> IN1);
		add OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_14.OUT1 -> IN1);
		add OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_14.OUT1 -> IN1);
		add OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_14.OUT1 -> IN1);
		add OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_14.OUT1 -> IN1);
		add OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_14.OUT1 -> IN1);
		add OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_14.OUT1 -> IN1);
		add OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_14.OUT1 -> IN1);
		}

	rule pattern_connect_11_0 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_11.OUT1 -> IN1);
			OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_11.OUT1 -> IN1);
			OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_11.OUT1 -> IN1);
			OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_11.OUT1 -> IN1);
			OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_11.OUT1 -> IN1);
			OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_11.OUT1 -> IN1);
			OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_11.OUT1 -> IN1);
			OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_11.OUT1 -> IN1);
			OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_11.OUT1 -> IN1);
			OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_11.OUT1 -> IN1);
			OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_11.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		OUT_PORT_0_11[ connected = "1"];
		OUT_PORT_1_11[ connected = "1"];
		OUT_PORT_2_11[ connected = "1"];
		OUT_PORT_3_11[ connected = "1"];
		OUT_PORT_4_11[ connected = "1"];
		OUT_PORT_5_11[ connected = "1"];
		OUT_PORT_6_11[ connected = "1"];
		OUT_PORT_7_11[ connected = "1"];
		OUT_PORT_8_11[ connected = "1"];
		OUT_PORT_9_11[ connected = "1"];
		OUT_PORT_10_11[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](OUT_PORT_8_11.OUT1 -> IN_1_0_l_0 , OUT_PORT_0_11.OUT1 -> IN_2_0_l_0 , OUT_PORT_7_11.OUT1 -> IN_4_0_l_0 , OUT_PORT_3_11.OUT1 -> IN_1_1_l_0 , OUT_PORT_9_11.OUT1 -> IN_2_1_l_0 , OUT_PORT_5_11.OUT1 -> IN_3_1_l_0 , OUT_PORT_10_11.OUT1 -> IN_6_1_l_0 , OUT_PORT_4_11.OUT1 -> IN_1_5_l_0 , OUT_PORT_1_11.OUT1 -> IN_2_5_l_0 , OUT_PORT_2_11.OUT1 -> IN_3_5_l_0 , OUT_PORT_6_11.OUT1 -> IN_6_5_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_0.OUT1 -> IN1);
		add OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_0.OUT1 -> IN1);
		add OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_0.OUT1 -> IN1);
		add OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_0.OUT1 -> IN1);
		add OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_0.OUT1 -> IN1);
		add OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_0.OUT1 -> IN1);
		add OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_0.OUT1 -> IN1);
		add OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_0.OUT1 -> IN1);
		add OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_0.OUT1 -> IN1);
		add OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_0.OUT1 -> IN1);
		add OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_0.OUT1 -> IN1);
		}

	rule pattern_connect_11_1 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_11.OUT1 -> IN1);
			OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_11.OUT1 -> IN1);
			OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_11.OUT1 -> IN1);
			OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_11.OUT1 -> IN1);
			OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_11.OUT1 -> IN1);
			OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_11.OUT1 -> IN1);
			OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_11.OUT1 -> IN1);
			OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_11.OUT1 -> IN1);
			OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_11.OUT1 -> IN1);
			OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_11.OUT1 -> IN1);
			OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_11.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		OUT_PORT_0_11[ connected = "1"];
		OUT_PORT_1_11[ connected = "1"];
		OUT_PORT_2_11[ connected = "1"];
		OUT_PORT_3_11[ connected = "1"];
		OUT_PORT_4_11[ connected = "1"];
		OUT_PORT_5_11[ connected = "1"];
		OUT_PORT_6_11[ connected = "1"];
		OUT_PORT_7_11[ connected = "1"];
		OUT_PORT_8_11[ connected = "1"];
		OUT_PORT_9_11[ connected = "1"];
		OUT_PORT_10_11[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](OUT_PORT_8_11.OUT1 -> IN_1_2_l_1 , OUT_PORT_10_11.OUT1 -> IN_2_2_l_1 , OUT_PORT_0_11.OUT1 -> G1_3_l_1 , OUT_PORT_1_11.OUT1 -> G2_3_l_1 , OUT_PORT_2_11.OUT1 -> IN_2_3_l_1 , OUT_PORT_5_11.OUT1 -> IN_4_3_l_1 , OUT_PORT_9_11.OUT1 -> IN_5_3_l_1 , OUT_PORT_7_11.OUT1 -> IN_7_3_l_1 , OUT_PORT_6_11.OUT1 -> IN_8_3_l_1 , OUT_PORT_3_11.OUT1 -> IN_10_3_l_1 , OUT_PORT_4_11.OUT1 -> IN_11_3_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_1.OUT1 -> IN1);
		add OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_1.OUT1 -> IN1);
		add OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_1.OUT1 -> IN1);
		add OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_1.OUT1 -> IN1);
		add OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_1.OUT1 -> IN1);
		add OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_1.OUT1 -> IN1);
		add OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_1.OUT1 -> IN1);
		add OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_1.OUT1 -> IN1);
		add OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_1.OUT1 -> IN1);
		add OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_1.OUT1 -> IN1);
		add OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_1.OUT1 -> IN1);
		}

	rule pattern_connect_11_2 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_11.OUT1 -> IN1);
			OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_11.OUT1 -> IN1);
			OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_11.OUT1 -> IN1);
			OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_11.OUT1 -> IN1);
			OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_11.OUT1 -> IN1);
			OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_11.OUT1 -> IN1);
			OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_11.OUT1 -> IN1);
			OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_11.OUT1 -> IN1);
			OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_11.OUT1 -> IN1);
			OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_11.OUT1 -> IN1);
			OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_11.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		OUT_PORT_0_11[ connected = "1"];
		OUT_PORT_1_11[ connected = "1"];
		OUT_PORT_2_11[ connected = "1"];
		OUT_PORT_3_11[ connected = "1"];
		OUT_PORT_4_11[ connected = "1"];
		OUT_PORT_5_11[ connected = "1"];
		OUT_PORT_6_11[ connected = "1"];
		OUT_PORT_7_11[ connected = "1"];
		OUT_PORT_8_11[ connected = "1"];
		OUT_PORT_9_11[ connected = "1"];
		OUT_PORT_10_11[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](OUT_PORT_0_11.OUT1 -> IN_1_2_l_2 , OUT_PORT_8_11.OUT1 -> IN_2_2_l_2 , OUT_PORT_2_11.OUT1 -> G1_3_l_2 , OUT_PORT_9_11.OUT1 -> G2_3_l_2 , OUT_PORT_4_11.OUT1 -> IN_2_3_l_2 , OUT_PORT_3_11.OUT1 -> IN_4_3_l_2 , OUT_PORT_5_11.OUT1 -> IN_5_3_l_2 , OUT_PORT_1_11.OUT1 -> IN_7_3_l_2 , OUT_PORT_7_11.OUT1 -> IN_8_3_l_2 , OUT_PORT_10_11.OUT1 -> IN_10_3_l_2 , OUT_PORT_6_11.OUT1 -> IN_11_3_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_2.OUT1 -> IN1);
		add OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_2.OUT1 -> IN1);
		add OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_2.OUT1 -> IN1);
		add OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_2.OUT1 -> IN1);
		add OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_2.OUT1 -> IN1);
		add OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_2.OUT1 -> IN1);
		add OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_2.OUT1 -> IN1);
		add OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_2.OUT1 -> IN1);
		add OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_2.OUT1 -> IN1);
		add OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_2.OUT1 -> IN1);
		add OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_2.OUT1 -> IN1);
		}

	rule pattern_connect_11_3 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_11.OUT1 -> IN1);
			OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_11.OUT1 -> IN1);
			OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_11.OUT1 -> IN1);
			OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_11.OUT1 -> IN1);
			OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_11.OUT1 -> IN1);
			OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_11.OUT1 -> IN1);
			OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_11.OUT1 -> IN1);
			OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_11.OUT1 -> IN1);
			OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_11.OUT1 -> IN1);
			OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_11.OUT1 -> IN1);
			OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_11.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		OUT_PORT_0_11[ connected = "1"];
		OUT_PORT_1_11[ connected = "1"];
		OUT_PORT_2_11[ connected = "1"];
		OUT_PORT_3_11[ connected = "1"];
		OUT_PORT_4_11[ connected = "1"];
		OUT_PORT_5_11[ connected = "1"];
		OUT_PORT_6_11[ connected = "1"];
		OUT_PORT_7_11[ connected = "1"];
		OUT_PORT_8_11[ connected = "1"];
		OUT_PORT_9_11[ connected = "1"];
		OUT_PORT_10_11[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](OUT_PORT_8_11.OUT1 -> IN_1_0_l_3 , OUT_PORT_10_11.OUT1 -> IN_2_0_l_3 , OUT_PORT_6_11.OUT1 -> IN_4_0_l_3 , OUT_PORT_1_11.OUT1 -> G18_4_l_3 , OUT_PORT_9_11.OUT1 -> G15_4_l_3 , OUT_PORT_4_11.OUT1 -> IN_1_4_l_3 , OUT_PORT_2_11.OUT1 -> IN_4_4_l_3 , OUT_PORT_7_11.OUT1 -> IN_5_4_l_3 , OUT_PORT_3_11.OUT1 -> IN_7_4_l_3 , OUT_PORT_5_11.OUT1 -> IN_9_4_l_3 , OUT_PORT_0_11.OUT1 -> IN_10_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_3.OUT1 -> IN1);
		add OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_3.OUT1 -> IN1);
		add OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_3.OUT1 -> IN1);
		add OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_3.OUT1 -> IN1);
		add OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_3.OUT1 -> IN1);
		add OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_3.OUT1 -> IN1);
		add OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_3.OUT1 -> IN1);
		add OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_3.OUT1 -> IN1);
		add OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_3.OUT1 -> IN1);
		add OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_3.OUT1 -> IN1);
		add OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_3.OUT1 -> IN1);
		}

	rule pattern_connect_11_4 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_11.OUT1 -> IN1);
			OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_11.OUT1 -> IN1);
			OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_11.OUT1 -> IN1);
			OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_11.OUT1 -> IN1);
			OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_11.OUT1 -> IN1);
			OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_11.OUT1 -> IN1);
			OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_11.OUT1 -> IN1);
			OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_11.OUT1 -> IN1);
			OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_11.OUT1 -> IN1);
			OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_11.OUT1 -> IN1);
			OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_11.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		OUT_PORT_0_11[ connected = "1"];
		OUT_PORT_1_11[ connected = "1"];
		OUT_PORT_2_11[ connected = "1"];
		OUT_PORT_3_11[ connected = "1"];
		OUT_PORT_4_11[ connected = "1"];
		OUT_PORT_5_11[ connected = "1"];
		OUT_PORT_6_11[ connected = "1"];
		OUT_PORT_7_11[ connected = "1"];
		OUT_PORT_8_11[ connected = "1"];
		OUT_PORT_9_11[ connected = "1"];
		OUT_PORT_10_11[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](OUT_PORT_1_11.OUT1 -> IN_1_0_l_4 , OUT_PORT_9_11.OUT1 -> IN_2_0_l_4 , OUT_PORT_0_11.OUT1 -> IN_4_0_l_4 , OUT_PORT_5_11.OUT1 -> G18_4_l_4 , OUT_PORT_8_11.OUT1 -> G15_4_l_4 , OUT_PORT_4_11.OUT1 -> IN_1_4_l_4 , OUT_PORT_7_11.OUT1 -> IN_4_4_l_4 , OUT_PORT_10_11.OUT1 -> IN_5_4_l_4 , OUT_PORT_3_11.OUT1 -> IN_7_4_l_4 , OUT_PORT_2_11.OUT1 -> IN_9_4_l_4 , OUT_PORT_6_11.OUT1 -> IN_10_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_4.OUT1 -> IN1);
		add OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_4.OUT1 -> IN1);
		add OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_4.OUT1 -> IN1);
		add OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_4.OUT1 -> IN1);
		add OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_4.OUT1 -> IN1);
		add OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_4.OUT1 -> IN1);
		add OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_4.OUT1 -> IN1);
		add OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_4.OUT1 -> IN1);
		add OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_4.OUT1 -> IN1);
		add OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_4.OUT1 -> IN1);
		add OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_4.OUT1 -> IN1);
		}

	rule pattern_connect_11_5 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_11.OUT1 -> IN1);
			OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_11.OUT1 -> IN1);
			OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_11.OUT1 -> IN1);
			OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_11.OUT1 -> IN1);
			OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_11.OUT1 -> IN1);
			OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_11.OUT1 -> IN1);
			OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_11.OUT1 -> IN1);
			OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_11.OUT1 -> IN1);
			OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_11.OUT1 -> IN1);
			OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_11.OUT1 -> IN1);
			OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_11.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		OUT_PORT_0_11[ connected = "1"];
		OUT_PORT_1_11[ connected = "1"];
		OUT_PORT_2_11[ connected = "1"];
		OUT_PORT_3_11[ connected = "1"];
		OUT_PORT_4_11[ connected = "1"];
		OUT_PORT_5_11[ connected = "1"];
		OUT_PORT_6_11[ connected = "1"];
		OUT_PORT_7_11[ connected = "1"];
		OUT_PORT_8_11[ connected = "1"];
		OUT_PORT_9_11[ connected = "1"];
		OUT_PORT_10_11[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](OUT_PORT_4_11.OUT1 -> IN_1_2_l_5 , OUT_PORT_8_11.OUT1 -> IN_2_2_l_5 , OUT_PORT_5_11.OUT1 -> G1_3_l_5 , OUT_PORT_9_11.OUT1 -> G2_3_l_5 , OUT_PORT_1_11.OUT1 -> IN_2_3_l_5 , OUT_PORT_2_11.OUT1 -> IN_4_3_l_5 , OUT_PORT_6_11.OUT1 -> IN_5_3_l_5 , OUT_PORT_7_11.OUT1 -> IN_7_3_l_5 , OUT_PORT_0_11.OUT1 -> IN_8_3_l_5 , OUT_PORT_3_11.OUT1 -> IN_10_3_l_5 , OUT_PORT_10_11.OUT1 -> IN_11_3_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_5.OUT1 -> IN1);
		add OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_5.OUT1 -> IN1);
		add OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_5.OUT1 -> IN1);
		add OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_5.OUT1 -> IN1);
		add OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_5.OUT1 -> IN1);
		add OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_5.OUT1 -> IN1);
		add OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_5.OUT1 -> IN1);
		add OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_5.OUT1 -> IN1);
		add OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_5.OUT1 -> IN1);
		add OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_5.OUT1 -> IN1);
		add OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_5.OUT1 -> IN1);
		}

	rule pattern_connect_11_6 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_11.OUT1 -> IN1);
			OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_11.OUT1 -> IN1);
			OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_11.OUT1 -> IN1);
			OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_11.OUT1 -> IN1);
			OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_11.OUT1 -> IN1);
			OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_11.OUT1 -> IN1);
			OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_11.OUT1 -> IN1);
			OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_11.OUT1 -> IN1);
			OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_11.OUT1 -> IN1);
			OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_11.OUT1 -> IN1);
			OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_11.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		OUT_PORT_0_11[ connected = "1"];
		OUT_PORT_1_11[ connected = "1"];
		OUT_PORT_2_11[ connected = "1"];
		OUT_PORT_3_11[ connected = "1"];
		OUT_PORT_4_11[ connected = "1"];
		OUT_PORT_5_11[ connected = "1"];
		OUT_PORT_6_11[ connected = "1"];
		OUT_PORT_7_11[ connected = "1"];
		OUT_PORT_8_11[ connected = "1"];
		OUT_PORT_9_11[ connected = "1"];
		OUT_PORT_10_11[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](OUT_PORT_4_11.OUT1 -> IN_1_2_l_6 , OUT_PORT_6_11.OUT1 -> IN_2_2_l_6 , OUT_PORT_8_11.OUT1 -> G1_3_l_6 , OUT_PORT_7_11.OUT1 -> G2_3_l_6 , OUT_PORT_1_11.OUT1 -> IN_2_3_l_6 , OUT_PORT_2_11.OUT1 -> IN_4_3_l_6 , OUT_PORT_3_11.OUT1 -> IN_5_3_l_6 , OUT_PORT_9_11.OUT1 -> IN_7_3_l_6 , OUT_PORT_10_11.OUT1 -> IN_8_3_l_6 , OUT_PORT_5_11.OUT1 -> IN_10_3_l_6 , OUT_PORT_0_11.OUT1 -> IN_11_3_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_6.OUT1 -> IN1);
		add OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_6.OUT1 -> IN1);
		add OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_6.OUT1 -> IN1);
		add OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_6.OUT1 -> IN1);
		add OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_6.OUT1 -> IN1);
		add OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_6.OUT1 -> IN1);
		add OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_6.OUT1 -> IN1);
		add OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_6.OUT1 -> IN1);
		add OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_6.OUT1 -> IN1);
		add OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_6.OUT1 -> IN1);
		add OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_6.OUT1 -> IN1);
		}

	rule pattern_connect_11_7 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_11.OUT1 -> IN1);
			OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_11.OUT1 -> IN1);
			OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_11.OUT1 -> IN1);
			OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_11.OUT1 -> IN1);
			OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_11.OUT1 -> IN1);
			OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_11.OUT1 -> IN1);
			OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_11.OUT1 -> IN1);
			OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_11.OUT1 -> IN1);
			OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_11.OUT1 -> IN1);
			OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_11.OUT1 -> IN1);
			OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_11.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		OUT_PORT_0_11[ connected = "1"];
		OUT_PORT_1_11[ connected = "1"];
		OUT_PORT_2_11[ connected = "1"];
		OUT_PORT_3_11[ connected = "1"];
		OUT_PORT_4_11[ connected = "1"];
		OUT_PORT_5_11[ connected = "1"];
		OUT_PORT_6_11[ connected = "1"];
		OUT_PORT_7_11[ connected = "1"];
		OUT_PORT_8_11[ connected = "1"];
		OUT_PORT_9_11[ connected = "1"];
		OUT_PORT_10_11[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](OUT_PORT_9_11.OUT1 -> IN_1_0_l_7 , OUT_PORT_10_11.OUT1 -> IN_2_0_l_7 , OUT_PORT_1_11.OUT1 -> IN_4_0_l_7 , OUT_PORT_5_11.OUT1 -> G18_4_l_7 , OUT_PORT_2_11.OUT1 -> G15_4_l_7 , OUT_PORT_6_11.OUT1 -> IN_1_4_l_7 , OUT_PORT_4_11.OUT1 -> IN_4_4_l_7 , OUT_PORT_8_11.OUT1 -> IN_5_4_l_7 , OUT_PORT_0_11.OUT1 -> IN_7_4_l_7 , OUT_PORT_3_11.OUT1 -> IN_9_4_l_7 , OUT_PORT_7_11.OUT1 -> IN_10_4_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_7.OUT1 -> IN1);
		add OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_7.OUT1 -> IN1);
		add OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_7.OUT1 -> IN1);
		add OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_7.OUT1 -> IN1);
		add OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_7.OUT1 -> IN1);
		add OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_7.OUT1 -> IN1);
		add OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_7.OUT1 -> IN1);
		add OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_7.OUT1 -> IN1);
		add OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_7.OUT1 -> IN1);
		add OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_7.OUT1 -> IN1);
		add OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_7.OUT1 -> IN1);
		}

	rule pattern_connect_11_8 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_11.OUT1 -> IN1);
			OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_11.OUT1 -> IN1);
			OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_11.OUT1 -> IN1);
			OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_11.OUT1 -> IN1);
			OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_11.OUT1 -> IN1);
			OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_11.OUT1 -> IN1);
			OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_11.OUT1 -> IN1);
			OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_11.OUT1 -> IN1);
			OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_11.OUT1 -> IN1);
			OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_11.OUT1 -> IN1);
			OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_11.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		OUT_PORT_0_11[ connected = "1"];
		OUT_PORT_1_11[ connected = "1"];
		OUT_PORT_2_11[ connected = "1"];
		OUT_PORT_3_11[ connected = "1"];
		OUT_PORT_4_11[ connected = "1"];
		OUT_PORT_5_11[ connected = "1"];
		OUT_PORT_6_11[ connected = "1"];
		OUT_PORT_7_11[ connected = "1"];
		OUT_PORT_8_11[ connected = "1"];
		OUT_PORT_9_11[ connected = "1"];
		OUT_PORT_10_11[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](OUT_PORT_8_11.OUT1 -> IN_1_0_l_8 , OUT_PORT_7_11.OUT1 -> IN_2_0_l_8 , OUT_PORT_4_11.OUT1 -> IN_4_0_l_8 , OUT_PORT_1_11.OUT1 -> IN_1_1_l_8 , OUT_PORT_6_11.OUT1 -> IN_2_1_l_8 , OUT_PORT_0_11.OUT1 -> IN_3_1_l_8 , OUT_PORT_10_11.OUT1 -> IN_6_1_l_8 , OUT_PORT_2_11.OUT1 -> IN_1_5_l_8 , OUT_PORT_9_11.OUT1 -> IN_2_5_l_8 , OUT_PORT_5_11.OUT1 -> IN_3_5_l_8 , OUT_PORT_3_11.OUT1 -> IN_6_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_8.OUT1 -> IN1);
		add OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_8.OUT1 -> IN1);
		add OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_8.OUT1 -> IN1);
		add OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_8.OUT1 -> IN1);
		add OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_8.OUT1 -> IN1);
		add OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_8.OUT1 -> IN1);
		add OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_8.OUT1 -> IN1);
		add OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_8.OUT1 -> IN1);
		add OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_8.OUT1 -> IN1);
		add OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_8.OUT1 -> IN1);
		add OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_8.OUT1 -> IN1);
		}

	rule pattern_connect_11_9 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_11.OUT1 -> IN1);
			OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_11.OUT1 -> IN1);
			OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_11.OUT1 -> IN1);
			OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_11.OUT1 -> IN1);
			OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_11.OUT1 -> IN1);
			OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_11.OUT1 -> IN1);
			OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_11.OUT1 -> IN1);
			OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_11.OUT1 -> IN1);
			OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_11.OUT1 -> IN1);
			OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_11.OUT1 -> IN1);
			OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_11.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		OUT_PORT_0_11[ connected = "1"];
		OUT_PORT_1_11[ connected = "1"];
		OUT_PORT_2_11[ connected = "1"];
		OUT_PORT_3_11[ connected = "1"];
		OUT_PORT_4_11[ connected = "1"];
		OUT_PORT_5_11[ connected = "1"];
		OUT_PORT_6_11[ connected = "1"];
		OUT_PORT_7_11[ connected = "1"];
		OUT_PORT_8_11[ connected = "1"];
		OUT_PORT_9_11[ connected = "1"];
		OUT_PORT_10_11[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](OUT_PORT_3_11.OUT1 -> IN_1_0_l_9 , OUT_PORT_2_11.OUT1 -> IN_2_0_l_9 , OUT_PORT_7_11.OUT1 -> IN_4_0_l_9 , OUT_PORT_5_11.OUT1 -> G18_4_l_9 , OUT_PORT_0_11.OUT1 -> G15_4_l_9 , OUT_PORT_1_11.OUT1 -> IN_1_4_l_9 , OUT_PORT_4_11.OUT1 -> IN_4_4_l_9 , OUT_PORT_9_11.OUT1 -> IN_5_4_l_9 , OUT_PORT_6_11.OUT1 -> IN_7_4_l_9 , OUT_PORT_8_11.OUT1 -> IN_9_4_l_9 , OUT_PORT_10_11.OUT1 -> IN_10_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_9.OUT1 -> IN1);
		add OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_9.OUT1 -> IN1);
		add OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_9.OUT1 -> IN1);
		add OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_9.OUT1 -> IN1);
		add OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_9.OUT1 -> IN1);
		add OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_9.OUT1 -> IN1);
		add OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_9.OUT1 -> IN1);
		add OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_9.OUT1 -> IN1);
		add OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_9.OUT1 -> IN1);
		add OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_9.OUT1 -> IN1);
		add OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_9.OUT1 -> IN1);
		}

	rule pattern_connect_11_10 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_11.OUT1 -> IN1);
			OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_11.OUT1 -> IN1);
			OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_11.OUT1 -> IN1);
			OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_11.OUT1 -> IN1);
			OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_11.OUT1 -> IN1);
			OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_11.OUT1 -> IN1);
			OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_11.OUT1 -> IN1);
			OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_11.OUT1 -> IN1);
			OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_11.OUT1 -> IN1);
			OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_11.OUT1 -> IN1);
			OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_11.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		OUT_PORT_0_11[ connected = "1"];
		OUT_PORT_1_11[ connected = "1"];
		OUT_PORT_2_11[ connected = "1"];
		OUT_PORT_3_11[ connected = "1"];
		OUT_PORT_4_11[ connected = "1"];
		OUT_PORT_5_11[ connected = "1"];
		OUT_PORT_6_11[ connected = "1"];
		OUT_PORT_7_11[ connected = "1"];
		OUT_PORT_8_11[ connected = "1"];
		OUT_PORT_9_11[ connected = "1"];
		OUT_PORT_10_11[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](OUT_PORT_4_11.OUT1 -> IN_1_0_l_10 , OUT_PORT_9_11.OUT1 -> IN_2_0_l_10 , OUT_PORT_8_11.OUT1 -> IN_4_0_l_10 , OUT_PORT_2_11.OUT1 -> G18_4_l_10 , OUT_PORT_10_11.OUT1 -> G15_4_l_10 , OUT_PORT_0_11.OUT1 -> IN_1_4_l_10 , OUT_PORT_1_11.OUT1 -> IN_4_4_l_10 , OUT_PORT_3_11.OUT1 -> IN_5_4_l_10 , OUT_PORT_6_11.OUT1 -> IN_7_4_l_10 , OUT_PORT_7_11.OUT1 -> IN_9_4_l_10 , OUT_PORT_5_11.OUT1 -> IN_10_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_10.OUT1 -> IN1);
		add OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_10.OUT1 -> IN1);
		add OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_10.OUT1 -> IN1);
		add OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_10.OUT1 -> IN1);
		add OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_10.OUT1 -> IN1);
		add OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_10.OUT1 -> IN1);
		add OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_10.OUT1 -> IN1);
		add OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_10.OUT1 -> IN1);
		add OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_10.OUT1 -> IN1);
		add OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_10.OUT1 -> IN1);
		add OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_10.OUT1 -> IN1);
		}

	rule pattern_connect_11_12 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_11.OUT1 -> IN1);
			OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_11.OUT1 -> IN1);
			OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_11.OUT1 -> IN1);
			OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_11.OUT1 -> IN1);
			OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_11.OUT1 -> IN1);
			OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_11.OUT1 -> IN1);
			OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_11.OUT1 -> IN1);
			OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_11.OUT1 -> IN1);
			OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_11.OUT1 -> IN1);
			OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_11.OUT1 -> IN1);
			OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_11.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		OUT_PORT_0_11[ connected = "1"];
		OUT_PORT_1_11[ connected = "1"];
		OUT_PORT_2_11[ connected = "1"];
		OUT_PORT_3_11[ connected = "1"];
		OUT_PORT_4_11[ connected = "1"];
		OUT_PORT_5_11[ connected = "1"];
		OUT_PORT_6_11[ connected = "1"];
		OUT_PORT_7_11[ connected = "1"];
		OUT_PORT_8_11[ connected = "1"];
		OUT_PORT_9_11[ connected = "1"];
		OUT_PORT_10_11[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](OUT_PORT_9_11.OUT1 -> IN_1_0_l_12 , OUT_PORT_6_11.OUT1 -> IN_2_0_l_12 , OUT_PORT_8_11.OUT1 -> IN_4_0_l_12 , OUT_PORT_4_11.OUT1 -> IN_1_1_l_12 , OUT_PORT_1_11.OUT1 -> IN_2_1_l_12 , OUT_PORT_7_11.OUT1 -> IN_3_1_l_12 , OUT_PORT_10_11.OUT1 -> IN_6_1_l_12 , OUT_PORT_3_11.OUT1 -> IN_1_5_l_12 , OUT_PORT_5_11.OUT1 -> IN_2_5_l_12 , OUT_PORT_0_11.OUT1 -> IN_3_5_l_12 , OUT_PORT_2_11.OUT1 -> IN_6_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_12.OUT1 -> IN1);
		add OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_12.OUT1 -> IN1);
		add OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_12.OUT1 -> IN1);
		add OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_12.OUT1 -> IN1);
		add OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_12.OUT1 -> IN1);
		add OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_12.OUT1 -> IN1);
		add OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_12.OUT1 -> IN1);
		add OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_12.OUT1 -> IN1);
		add OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_12.OUT1 -> IN1);
		add OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_12.OUT1 -> IN1);
		add OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_12.OUT1 -> IN1);
		}

	rule pattern_connect_11_13 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_11.OUT1 -> IN1);
			OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_11.OUT1 -> IN1);
			OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_11.OUT1 -> IN1);
			OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_11.OUT1 -> IN1);
			OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_11.OUT1 -> IN1);
			OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_11.OUT1 -> IN1);
			OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_11.OUT1 -> IN1);
			OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_11.OUT1 -> IN1);
			OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_11.OUT1 -> IN1);
			OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_11.OUT1 -> IN1);
			OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_11.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		OUT_PORT_0_11[ connected = "1"];
		OUT_PORT_1_11[ connected = "1"];
		OUT_PORT_2_11[ connected = "1"];
		OUT_PORT_3_11[ connected = "1"];
		OUT_PORT_4_11[ connected = "1"];
		OUT_PORT_5_11[ connected = "1"];
		OUT_PORT_6_11[ connected = "1"];
		OUT_PORT_7_11[ connected = "1"];
		OUT_PORT_8_11[ connected = "1"];
		OUT_PORT_9_11[ connected = "1"];
		OUT_PORT_10_11[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](OUT_PORT_5_11.OUT1 -> IN_1_2_l_13 , OUT_PORT_3_11.OUT1 -> IN_2_2_l_13 , OUT_PORT_4_11.OUT1 -> G1_3_l_13 , OUT_PORT_8_11.OUT1 -> G2_3_l_13 , OUT_PORT_6_11.OUT1 -> IN_2_3_l_13 , OUT_PORT_0_11.OUT1 -> IN_4_3_l_13 , OUT_PORT_2_11.OUT1 -> IN_5_3_l_13 , OUT_PORT_7_11.OUT1 -> IN_7_3_l_13 , OUT_PORT_10_11.OUT1 -> IN_8_3_l_13 , OUT_PORT_1_11.OUT1 -> IN_10_3_l_13 , OUT_PORT_9_11.OUT1 -> IN_11_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_13.OUT1 -> IN1);
		add OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_13.OUT1 -> IN1);
		add OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_13.OUT1 -> IN1);
		add OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_13.OUT1 -> IN1);
		add OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_13.OUT1 -> IN1);
		add OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_13.OUT1 -> IN1);
		add OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_13.OUT1 -> IN1);
		add OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_13.OUT1 -> IN1);
		add OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_13.OUT1 -> IN1);
		add OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_13.OUT1 -> IN1);
		add OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_13.OUT1 -> IN1);
		}

	rule pattern_connect_11_14 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_11.OUT1 -> IN1);
			OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_11.OUT1 -> IN1);
			OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_11.OUT1 -> IN1);
			OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_11.OUT1 -> IN1);
			OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_11.OUT1 -> IN1);
			OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_11.OUT1 -> IN1);
			OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_11.OUT1 -> IN1);
			OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_11.OUT1 -> IN1);
			OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_11.OUT1 -> IN1);
			OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_11.OUT1 -> IN1);
			OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_11.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		OUT_PORT_0_11[ connected = "1"];
		OUT_PORT_1_11[ connected = "1"];
		OUT_PORT_2_11[ connected = "1"];
		OUT_PORT_3_11[ connected = "1"];
		OUT_PORT_4_11[ connected = "1"];
		OUT_PORT_5_11[ connected = "1"];
		OUT_PORT_6_11[ connected = "1"];
		OUT_PORT_7_11[ connected = "1"];
		OUT_PORT_8_11[ connected = "1"];
		OUT_PORT_9_11[ connected = "1"];
		OUT_PORT_10_11[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](OUT_PORT_10_11.OUT1 -> IN_1_0_l_14 , OUT_PORT_9_11.OUT1 -> IN_2_0_l_14 , OUT_PORT_5_11.OUT1 -> IN_4_0_l_14 , OUT_PORT_0_11.OUT1 -> IN_1_1_l_14 , OUT_PORT_2_11.OUT1 -> IN_2_1_l_14 , OUT_PORT_8_11.OUT1 -> IN_3_1_l_14 , OUT_PORT_4_11.OUT1 -> IN_6_1_l_14 , OUT_PORT_3_11.OUT1 -> IN_1_5_l_14 , OUT_PORT_7_11.OUT1 -> IN_2_5_l_14 , OUT_PORT_1_11.OUT1 -> IN_3_5_l_14 , OUT_PORT_6_11.OUT1 -> IN_6_5_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_14.OUT1 -> IN1);
		add OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_14.OUT1 -> IN1);
		add OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_14.OUT1 -> IN1);
		add OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_14.OUT1 -> IN1);
		add OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_14.OUT1 -> IN1);
		add OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_14.OUT1 -> IN1);
		add OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_14.OUT1 -> IN1);
		add OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_14.OUT1 -> IN1);
		add OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_14.OUT1 -> IN1);
		add OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_14.OUT1 -> IN1);
		add OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_14.OUT1 -> IN1);
		}

	rule pattern_connect_12_0 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_12.OUT1 -> IN1);
			OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_12.OUT1 -> IN1);
			OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_12.OUT1 -> IN1);
			OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_12.OUT1 -> IN1);
			OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_12.OUT1 -> IN1);
			OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_12.OUT1 -> IN1);
			OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_12.OUT1 -> IN1);
			OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_12.OUT1 -> IN1);
			OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_12.OUT1 -> IN1);
			OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_12.OUT1 -> IN1);
			OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_12.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		OUT_PORT_0_12[ connected = "1"];
		OUT_PORT_1_12[ connected = "1"];
		OUT_PORT_2_12[ connected = "1"];
		OUT_PORT_3_12[ connected = "1"];
		OUT_PORT_4_12[ connected = "1"];
		OUT_PORT_5_12[ connected = "1"];
		OUT_PORT_6_12[ connected = "1"];
		OUT_PORT_7_12[ connected = "1"];
		OUT_PORT_8_12[ connected = "1"];
		OUT_PORT_9_12[ connected = "1"];
		OUT_PORT_10_12[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](OUT_PORT_1_12.OUT1 -> IN_1_0_l_0 , OUT_PORT_8_12.OUT1 -> IN_2_0_l_0 , OUT_PORT_4_12.OUT1 -> IN_4_0_l_0 , OUT_PORT_0_12.OUT1 -> IN_1_1_l_0 , OUT_PORT_6_12.OUT1 -> IN_2_1_l_0 , OUT_PORT_10_12.OUT1 -> IN_3_1_l_0 , OUT_PORT_5_12.OUT1 -> IN_6_1_l_0 , OUT_PORT_9_12.OUT1 -> IN_1_5_l_0 , OUT_PORT_7_12.OUT1 -> IN_2_5_l_0 , OUT_PORT_3_12.OUT1 -> IN_3_5_l_0 , OUT_PORT_2_12.OUT1 -> IN_6_5_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_0.OUT1 -> IN1);
		add OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_0.OUT1 -> IN1);
		add OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_0.OUT1 -> IN1);
		add OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_0.OUT1 -> IN1);
		add OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_0.OUT1 -> IN1);
		add OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_0.OUT1 -> IN1);
		add OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_0.OUT1 -> IN1);
		add OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_0.OUT1 -> IN1);
		add OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_0.OUT1 -> IN1);
		add OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_0.OUT1 -> IN1);
		add OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_0.OUT1 -> IN1);
		}

	rule pattern_connect_12_1 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_12.OUT1 -> IN1);
			OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_12.OUT1 -> IN1);
			OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_12.OUT1 -> IN1);
			OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_12.OUT1 -> IN1);
			OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_12.OUT1 -> IN1);
			OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_12.OUT1 -> IN1);
			OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_12.OUT1 -> IN1);
			OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_12.OUT1 -> IN1);
			OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_12.OUT1 -> IN1);
			OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_12.OUT1 -> IN1);
			OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_12.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		OUT_PORT_0_12[ connected = "1"];
		OUT_PORT_1_12[ connected = "1"];
		OUT_PORT_2_12[ connected = "1"];
		OUT_PORT_3_12[ connected = "1"];
		OUT_PORT_4_12[ connected = "1"];
		OUT_PORT_5_12[ connected = "1"];
		OUT_PORT_6_12[ connected = "1"];
		OUT_PORT_7_12[ connected = "1"];
		OUT_PORT_8_12[ connected = "1"];
		OUT_PORT_9_12[ connected = "1"];
		OUT_PORT_10_12[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](OUT_PORT_8_12.OUT1 -> IN_1_2_l_1 , OUT_PORT_3_12.OUT1 -> IN_2_2_l_1 , OUT_PORT_10_12.OUT1 -> G1_3_l_1 , OUT_PORT_0_12.OUT1 -> G2_3_l_1 , OUT_PORT_7_12.OUT1 -> IN_2_3_l_1 , OUT_PORT_4_12.OUT1 -> IN_4_3_l_1 , OUT_PORT_5_12.OUT1 -> IN_5_3_l_1 , OUT_PORT_6_12.OUT1 -> IN_7_3_l_1 , OUT_PORT_2_12.OUT1 -> IN_8_3_l_1 , OUT_PORT_9_12.OUT1 -> IN_10_3_l_1 , OUT_PORT_1_12.OUT1 -> IN_11_3_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_1.OUT1 -> IN1);
		add OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_1.OUT1 -> IN1);
		add OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_1.OUT1 -> IN1);
		add OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_1.OUT1 -> IN1);
		add OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_1.OUT1 -> IN1);
		add OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_1.OUT1 -> IN1);
		add OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_1.OUT1 -> IN1);
		add OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_1.OUT1 -> IN1);
		add OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_1.OUT1 -> IN1);
		add OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_1.OUT1 -> IN1);
		add OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_1.OUT1 -> IN1);
		}

	rule pattern_connect_12_2 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_12.OUT1 -> IN1);
			OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_12.OUT1 -> IN1);
			OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_12.OUT1 -> IN1);
			OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_12.OUT1 -> IN1);
			OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_12.OUT1 -> IN1);
			OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_12.OUT1 -> IN1);
			OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_12.OUT1 -> IN1);
			OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_12.OUT1 -> IN1);
			OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_12.OUT1 -> IN1);
			OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_12.OUT1 -> IN1);
			OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_12.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		OUT_PORT_0_12[ connected = "1"];
		OUT_PORT_1_12[ connected = "1"];
		OUT_PORT_2_12[ connected = "1"];
		OUT_PORT_3_12[ connected = "1"];
		OUT_PORT_4_12[ connected = "1"];
		OUT_PORT_5_12[ connected = "1"];
		OUT_PORT_6_12[ connected = "1"];
		OUT_PORT_7_12[ connected = "1"];
		OUT_PORT_8_12[ connected = "1"];
		OUT_PORT_9_12[ connected = "1"];
		OUT_PORT_10_12[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](OUT_PORT_8_12.OUT1 -> IN_1_2_l_2 , OUT_PORT_6_12.OUT1 -> IN_2_2_l_2 , OUT_PORT_10_12.OUT1 -> G1_3_l_2 , OUT_PORT_7_12.OUT1 -> G2_3_l_2 , OUT_PORT_3_12.OUT1 -> IN_2_3_l_2 , OUT_PORT_0_12.OUT1 -> IN_4_3_l_2 , OUT_PORT_2_12.OUT1 -> IN_5_3_l_2 , OUT_PORT_4_12.OUT1 -> IN_7_3_l_2 , OUT_PORT_9_12.OUT1 -> IN_8_3_l_2 , OUT_PORT_1_12.OUT1 -> IN_10_3_l_2 , OUT_PORT_5_12.OUT1 -> IN_11_3_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_2.OUT1 -> IN1);
		add OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_2.OUT1 -> IN1);
		add OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_2.OUT1 -> IN1);
		add OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_2.OUT1 -> IN1);
		add OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_2.OUT1 -> IN1);
		add OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_2.OUT1 -> IN1);
		add OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_2.OUT1 -> IN1);
		add OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_2.OUT1 -> IN1);
		add OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_2.OUT1 -> IN1);
		add OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_2.OUT1 -> IN1);
		add OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_2.OUT1 -> IN1);
		}

	rule pattern_connect_12_3 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_12.OUT1 -> IN1);
			OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_12.OUT1 -> IN1);
			OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_12.OUT1 -> IN1);
			OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_12.OUT1 -> IN1);
			OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_12.OUT1 -> IN1);
			OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_12.OUT1 -> IN1);
			OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_12.OUT1 -> IN1);
			OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_12.OUT1 -> IN1);
			OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_12.OUT1 -> IN1);
			OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_12.OUT1 -> IN1);
			OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_12.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		OUT_PORT_0_12[ connected = "1"];
		OUT_PORT_1_12[ connected = "1"];
		OUT_PORT_2_12[ connected = "1"];
		OUT_PORT_3_12[ connected = "1"];
		OUT_PORT_4_12[ connected = "1"];
		OUT_PORT_5_12[ connected = "1"];
		OUT_PORT_6_12[ connected = "1"];
		OUT_PORT_7_12[ connected = "1"];
		OUT_PORT_8_12[ connected = "1"];
		OUT_PORT_9_12[ connected = "1"];
		OUT_PORT_10_12[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](OUT_PORT_8_12.OUT1 -> IN_1_0_l_3 , OUT_PORT_6_12.OUT1 -> IN_2_0_l_3 , OUT_PORT_5_12.OUT1 -> IN_4_0_l_3 , OUT_PORT_10_12.OUT1 -> G18_4_l_3 , OUT_PORT_1_12.OUT1 -> G15_4_l_3 , OUT_PORT_7_12.OUT1 -> IN_1_4_l_3 , OUT_PORT_9_12.OUT1 -> IN_4_4_l_3 , OUT_PORT_0_12.OUT1 -> IN_5_4_l_3 , OUT_PORT_3_12.OUT1 -> IN_7_4_l_3 , OUT_PORT_4_12.OUT1 -> IN_9_4_l_3 , OUT_PORT_2_12.OUT1 -> IN_10_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_3.OUT1 -> IN1);
		add OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_3.OUT1 -> IN1);
		add OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_3.OUT1 -> IN1);
		add OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_3.OUT1 -> IN1);
		add OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_3.OUT1 -> IN1);
		add OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_3.OUT1 -> IN1);
		add OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_3.OUT1 -> IN1);
		add OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_3.OUT1 -> IN1);
		add OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_3.OUT1 -> IN1);
		add OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_3.OUT1 -> IN1);
		add OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_3.OUT1 -> IN1);
		}

	rule pattern_connect_12_4 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_12.OUT1 -> IN1);
			OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_12.OUT1 -> IN1);
			OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_12.OUT1 -> IN1);
			OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_12.OUT1 -> IN1);
			OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_12.OUT1 -> IN1);
			OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_12.OUT1 -> IN1);
			OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_12.OUT1 -> IN1);
			OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_12.OUT1 -> IN1);
			OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_12.OUT1 -> IN1);
			OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_12.OUT1 -> IN1);
			OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_12.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		OUT_PORT_0_12[ connected = "1"];
		OUT_PORT_1_12[ connected = "1"];
		OUT_PORT_2_12[ connected = "1"];
		OUT_PORT_3_12[ connected = "1"];
		OUT_PORT_4_12[ connected = "1"];
		OUT_PORT_5_12[ connected = "1"];
		OUT_PORT_6_12[ connected = "1"];
		OUT_PORT_7_12[ connected = "1"];
		OUT_PORT_8_12[ connected = "1"];
		OUT_PORT_9_12[ connected = "1"];
		OUT_PORT_10_12[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](OUT_PORT_6_12.OUT1 -> IN_1_0_l_4 , OUT_PORT_7_12.OUT1 -> IN_2_0_l_4 , OUT_PORT_1_12.OUT1 -> IN_4_0_l_4 , OUT_PORT_3_12.OUT1 -> G18_4_l_4 , OUT_PORT_10_12.OUT1 -> G15_4_l_4 , OUT_PORT_4_12.OUT1 -> IN_1_4_l_4 , OUT_PORT_8_12.OUT1 -> IN_4_4_l_4 , OUT_PORT_9_12.OUT1 -> IN_5_4_l_4 , OUT_PORT_5_12.OUT1 -> IN_7_4_l_4 , OUT_PORT_2_12.OUT1 -> IN_9_4_l_4 , OUT_PORT_0_12.OUT1 -> IN_10_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_4.OUT1 -> IN1);
		add OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_4.OUT1 -> IN1);
		add OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_4.OUT1 -> IN1);
		add OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_4.OUT1 -> IN1);
		add OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_4.OUT1 -> IN1);
		add OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_4.OUT1 -> IN1);
		add OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_4.OUT1 -> IN1);
		add OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_4.OUT1 -> IN1);
		add OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_4.OUT1 -> IN1);
		add OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_4.OUT1 -> IN1);
		add OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_4.OUT1 -> IN1);
		}

	rule pattern_connect_12_5 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_12.OUT1 -> IN1);
			OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_12.OUT1 -> IN1);
			OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_12.OUT1 -> IN1);
			OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_12.OUT1 -> IN1);
			OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_12.OUT1 -> IN1);
			OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_12.OUT1 -> IN1);
			OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_12.OUT1 -> IN1);
			OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_12.OUT1 -> IN1);
			OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_12.OUT1 -> IN1);
			OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_12.OUT1 -> IN1);
			OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_12.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		OUT_PORT_0_12[ connected = "1"];
		OUT_PORT_1_12[ connected = "1"];
		OUT_PORT_2_12[ connected = "1"];
		OUT_PORT_3_12[ connected = "1"];
		OUT_PORT_4_12[ connected = "1"];
		OUT_PORT_5_12[ connected = "1"];
		OUT_PORT_6_12[ connected = "1"];
		OUT_PORT_7_12[ connected = "1"];
		OUT_PORT_8_12[ connected = "1"];
		OUT_PORT_9_12[ connected = "1"];
		OUT_PORT_10_12[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](OUT_PORT_10_12.OUT1 -> IN_1_2_l_5 , OUT_PORT_7_12.OUT1 -> IN_2_2_l_5 , OUT_PORT_8_12.OUT1 -> G1_3_l_5 , OUT_PORT_5_12.OUT1 -> G2_3_l_5 , OUT_PORT_4_12.OUT1 -> IN_2_3_l_5 , OUT_PORT_9_12.OUT1 -> IN_4_3_l_5 , OUT_PORT_6_12.OUT1 -> IN_5_3_l_5 , OUT_PORT_1_12.OUT1 -> IN_7_3_l_5 , OUT_PORT_0_12.OUT1 -> IN_8_3_l_5 , OUT_PORT_2_12.OUT1 -> IN_10_3_l_5 , OUT_PORT_3_12.OUT1 -> IN_11_3_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_5.OUT1 -> IN1);
		add OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_5.OUT1 -> IN1);
		add OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_5.OUT1 -> IN1);
		add OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_5.OUT1 -> IN1);
		add OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_5.OUT1 -> IN1);
		add OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_5.OUT1 -> IN1);
		add OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_5.OUT1 -> IN1);
		add OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_5.OUT1 -> IN1);
		add OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_5.OUT1 -> IN1);
		add OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_5.OUT1 -> IN1);
		add OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_5.OUT1 -> IN1);
		}

	rule pattern_connect_12_6 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_12.OUT1 -> IN1);
			OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_12.OUT1 -> IN1);
			OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_12.OUT1 -> IN1);
			OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_12.OUT1 -> IN1);
			OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_12.OUT1 -> IN1);
			OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_12.OUT1 -> IN1);
			OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_12.OUT1 -> IN1);
			OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_12.OUT1 -> IN1);
			OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_12.OUT1 -> IN1);
			OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_12.OUT1 -> IN1);
			OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_12.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		OUT_PORT_0_12[ connected = "1"];
		OUT_PORT_1_12[ connected = "1"];
		OUT_PORT_2_12[ connected = "1"];
		OUT_PORT_3_12[ connected = "1"];
		OUT_PORT_4_12[ connected = "1"];
		OUT_PORT_5_12[ connected = "1"];
		OUT_PORT_6_12[ connected = "1"];
		OUT_PORT_7_12[ connected = "1"];
		OUT_PORT_8_12[ connected = "1"];
		OUT_PORT_9_12[ connected = "1"];
		OUT_PORT_10_12[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](OUT_PORT_8_12.OUT1 -> IN_1_2_l_6 , OUT_PORT_9_12.OUT1 -> IN_2_2_l_6 , OUT_PORT_0_12.OUT1 -> G1_3_l_6 , OUT_PORT_2_12.OUT1 -> G2_3_l_6 , OUT_PORT_1_12.OUT1 -> IN_2_3_l_6 , OUT_PORT_7_12.OUT1 -> IN_4_3_l_6 , OUT_PORT_6_12.OUT1 -> IN_5_3_l_6 , OUT_PORT_4_12.OUT1 -> IN_7_3_l_6 , OUT_PORT_3_12.OUT1 -> IN_8_3_l_6 , OUT_PORT_5_12.OUT1 -> IN_10_3_l_6 , OUT_PORT_10_12.OUT1 -> IN_11_3_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_6.OUT1 -> IN1);
		add OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_6.OUT1 -> IN1);
		add OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_6.OUT1 -> IN1);
		add OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_6.OUT1 -> IN1);
		add OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_6.OUT1 -> IN1);
		add OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_6.OUT1 -> IN1);
		add OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_6.OUT1 -> IN1);
		add OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_6.OUT1 -> IN1);
		add OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_6.OUT1 -> IN1);
		add OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_6.OUT1 -> IN1);
		add OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_6.OUT1 -> IN1);
		}

	rule pattern_connect_12_7 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_12.OUT1 -> IN1);
			OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_12.OUT1 -> IN1);
			OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_12.OUT1 -> IN1);
			OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_12.OUT1 -> IN1);
			OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_12.OUT1 -> IN1);
			OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_12.OUT1 -> IN1);
			OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_12.OUT1 -> IN1);
			OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_12.OUT1 -> IN1);
			OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_12.OUT1 -> IN1);
			OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_12.OUT1 -> IN1);
			OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_12.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		OUT_PORT_0_12[ connected = "1"];
		OUT_PORT_1_12[ connected = "1"];
		OUT_PORT_2_12[ connected = "1"];
		OUT_PORT_3_12[ connected = "1"];
		OUT_PORT_4_12[ connected = "1"];
		OUT_PORT_5_12[ connected = "1"];
		OUT_PORT_6_12[ connected = "1"];
		OUT_PORT_7_12[ connected = "1"];
		OUT_PORT_8_12[ connected = "1"];
		OUT_PORT_9_12[ connected = "1"];
		OUT_PORT_10_12[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](OUT_PORT_6_12.OUT1 -> IN_1_0_l_7 , OUT_PORT_0_12.OUT1 -> IN_2_0_l_7 , OUT_PORT_10_12.OUT1 -> IN_4_0_l_7 , OUT_PORT_3_12.OUT1 -> G18_4_l_7 , OUT_PORT_5_12.OUT1 -> G15_4_l_7 , OUT_PORT_8_12.OUT1 -> IN_1_4_l_7 , OUT_PORT_7_12.OUT1 -> IN_4_4_l_7 , OUT_PORT_4_12.OUT1 -> IN_5_4_l_7 , OUT_PORT_1_12.OUT1 -> IN_7_4_l_7 , OUT_PORT_2_12.OUT1 -> IN_9_4_l_7 , OUT_PORT_9_12.OUT1 -> IN_10_4_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_7.OUT1 -> IN1);
		add OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_7.OUT1 -> IN1);
		add OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_7.OUT1 -> IN1);
		add OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_7.OUT1 -> IN1);
		add OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_7.OUT1 -> IN1);
		add OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_7.OUT1 -> IN1);
		add OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_7.OUT1 -> IN1);
		add OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_7.OUT1 -> IN1);
		add OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_7.OUT1 -> IN1);
		add OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_7.OUT1 -> IN1);
		add OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_7.OUT1 -> IN1);
		}

	rule pattern_connect_12_8 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_12.OUT1 -> IN1);
			OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_12.OUT1 -> IN1);
			OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_12.OUT1 -> IN1);
			OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_12.OUT1 -> IN1);
			OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_12.OUT1 -> IN1);
			OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_12.OUT1 -> IN1);
			OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_12.OUT1 -> IN1);
			OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_12.OUT1 -> IN1);
			OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_12.OUT1 -> IN1);
			OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_12.OUT1 -> IN1);
			OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_12.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		OUT_PORT_0_12[ connected = "1"];
		OUT_PORT_1_12[ connected = "1"];
		OUT_PORT_2_12[ connected = "1"];
		OUT_PORT_3_12[ connected = "1"];
		OUT_PORT_4_12[ connected = "1"];
		OUT_PORT_5_12[ connected = "1"];
		OUT_PORT_6_12[ connected = "1"];
		OUT_PORT_7_12[ connected = "1"];
		OUT_PORT_8_12[ connected = "1"];
		OUT_PORT_9_12[ connected = "1"];
		OUT_PORT_10_12[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](OUT_PORT_5_12.OUT1 -> IN_1_0_l_8 , OUT_PORT_1_12.OUT1 -> IN_2_0_l_8 , OUT_PORT_4_12.OUT1 -> IN_4_0_l_8 , OUT_PORT_9_12.OUT1 -> IN_1_1_l_8 , OUT_PORT_6_12.OUT1 -> IN_2_1_l_8 , OUT_PORT_8_12.OUT1 -> IN_3_1_l_8 , OUT_PORT_10_12.OUT1 -> IN_6_1_l_8 , OUT_PORT_7_12.OUT1 -> IN_1_5_l_8 , OUT_PORT_3_12.OUT1 -> IN_2_5_l_8 , OUT_PORT_2_12.OUT1 -> IN_3_5_l_8 , OUT_PORT_0_12.OUT1 -> IN_6_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_8.OUT1 -> IN1);
		add OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_8.OUT1 -> IN1);
		add OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_8.OUT1 -> IN1);
		add OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_8.OUT1 -> IN1);
		add OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_8.OUT1 -> IN1);
		add OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_8.OUT1 -> IN1);
		add OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_8.OUT1 -> IN1);
		add OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_8.OUT1 -> IN1);
		add OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_8.OUT1 -> IN1);
		add OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_8.OUT1 -> IN1);
		add OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_8.OUT1 -> IN1);
		}

	rule pattern_connect_12_9 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_12.OUT1 -> IN1);
			OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_12.OUT1 -> IN1);
			OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_12.OUT1 -> IN1);
			OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_12.OUT1 -> IN1);
			OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_12.OUT1 -> IN1);
			OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_12.OUT1 -> IN1);
			OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_12.OUT1 -> IN1);
			OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_12.OUT1 -> IN1);
			OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_12.OUT1 -> IN1);
			OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_12.OUT1 -> IN1);
			OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_12.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		OUT_PORT_0_12[ connected = "1"];
		OUT_PORT_1_12[ connected = "1"];
		OUT_PORT_2_12[ connected = "1"];
		OUT_PORT_3_12[ connected = "1"];
		OUT_PORT_4_12[ connected = "1"];
		OUT_PORT_5_12[ connected = "1"];
		OUT_PORT_6_12[ connected = "1"];
		OUT_PORT_7_12[ connected = "1"];
		OUT_PORT_8_12[ connected = "1"];
		OUT_PORT_9_12[ connected = "1"];
		OUT_PORT_10_12[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](OUT_PORT_8_12.OUT1 -> IN_1_0_l_9 , OUT_PORT_4_12.OUT1 -> IN_2_0_l_9 , OUT_PORT_6_12.OUT1 -> IN_4_0_l_9 , OUT_PORT_7_12.OUT1 -> G18_4_l_9 , OUT_PORT_3_12.OUT1 -> G15_4_l_9 , OUT_PORT_10_12.OUT1 -> IN_1_4_l_9 , OUT_PORT_2_12.OUT1 -> IN_4_4_l_9 , OUT_PORT_9_12.OUT1 -> IN_5_4_l_9 , OUT_PORT_1_12.OUT1 -> IN_7_4_l_9 , OUT_PORT_5_12.OUT1 -> IN_9_4_l_9 , OUT_PORT_0_12.OUT1 -> IN_10_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_9.OUT1 -> IN1);
		add OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_9.OUT1 -> IN1);
		add OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_9.OUT1 -> IN1);
		add OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_9.OUT1 -> IN1);
		add OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_9.OUT1 -> IN1);
		add OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_9.OUT1 -> IN1);
		add OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_9.OUT1 -> IN1);
		add OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_9.OUT1 -> IN1);
		add OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_9.OUT1 -> IN1);
		add OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_9.OUT1 -> IN1);
		add OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_9.OUT1 -> IN1);
		}

	rule pattern_connect_12_10 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_12.OUT1 -> IN1);
			OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_12.OUT1 -> IN1);
			OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_12.OUT1 -> IN1);
			OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_12.OUT1 -> IN1);
			OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_12.OUT1 -> IN1);
			OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_12.OUT1 -> IN1);
			OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_12.OUT1 -> IN1);
			OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_12.OUT1 -> IN1);
			OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_12.OUT1 -> IN1);
			OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_12.OUT1 -> IN1);
			OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_12.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		OUT_PORT_0_12[ connected = "1"];
		OUT_PORT_1_12[ connected = "1"];
		OUT_PORT_2_12[ connected = "1"];
		OUT_PORT_3_12[ connected = "1"];
		OUT_PORT_4_12[ connected = "1"];
		OUT_PORT_5_12[ connected = "1"];
		OUT_PORT_6_12[ connected = "1"];
		OUT_PORT_7_12[ connected = "1"];
		OUT_PORT_8_12[ connected = "1"];
		OUT_PORT_9_12[ connected = "1"];
		OUT_PORT_10_12[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](OUT_PORT_10_12.OUT1 -> IN_1_0_l_10 , OUT_PORT_5_12.OUT1 -> IN_2_0_l_10 , OUT_PORT_3_12.OUT1 -> IN_4_0_l_10 , OUT_PORT_1_12.OUT1 -> G18_4_l_10 , OUT_PORT_0_12.OUT1 -> G15_4_l_10 , OUT_PORT_8_12.OUT1 -> IN_1_4_l_10 , OUT_PORT_4_12.OUT1 -> IN_4_4_l_10 , OUT_PORT_2_12.OUT1 -> IN_5_4_l_10 , OUT_PORT_9_12.OUT1 -> IN_7_4_l_10 , OUT_PORT_7_12.OUT1 -> IN_9_4_l_10 , OUT_PORT_6_12.OUT1 -> IN_10_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_10.OUT1 -> IN1);
		add OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_10.OUT1 -> IN1);
		add OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_10.OUT1 -> IN1);
		add OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_10.OUT1 -> IN1);
		add OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_10.OUT1 -> IN1);
		add OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_10.OUT1 -> IN1);
		add OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_10.OUT1 -> IN1);
		add OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_10.OUT1 -> IN1);
		add OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_10.OUT1 -> IN1);
		add OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_10.OUT1 -> IN1);
		add OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_10.OUT1 -> IN1);
		}

	rule pattern_connect_12_11 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_12.OUT1 -> IN1);
			OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_12.OUT1 -> IN1);
			OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_12.OUT1 -> IN1);
			OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_12.OUT1 -> IN1);
			OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_12.OUT1 -> IN1);
			OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_12.OUT1 -> IN1);
			OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_12.OUT1 -> IN1);
			OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_12.OUT1 -> IN1);
			OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_12.OUT1 -> IN1);
			OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_12.OUT1 -> IN1);
			OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_12.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		OUT_PORT_0_12[ connected = "1"];
		OUT_PORT_1_12[ connected = "1"];
		OUT_PORT_2_12[ connected = "1"];
		OUT_PORT_3_12[ connected = "1"];
		OUT_PORT_4_12[ connected = "1"];
		OUT_PORT_5_12[ connected = "1"];
		OUT_PORT_6_12[ connected = "1"];
		OUT_PORT_7_12[ connected = "1"];
		OUT_PORT_8_12[ connected = "1"];
		OUT_PORT_9_12[ connected = "1"];
		OUT_PORT_10_12[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](OUT_PORT_7_12.OUT1 -> IN_1_0_l_11 , OUT_PORT_6_12.OUT1 -> IN_2_0_l_11 , OUT_PORT_0_12.OUT1 -> IN_4_0_l_11 , OUT_PORT_9_12.OUT1 -> IN_1_1_l_11 , OUT_PORT_3_12.OUT1 -> IN_2_1_l_11 , OUT_PORT_4_12.OUT1 -> IN_3_1_l_11 , OUT_PORT_10_12.OUT1 -> IN_6_1_l_11 , OUT_PORT_1_12.OUT1 -> IN_1_5_l_11 , OUT_PORT_5_12.OUT1 -> IN_2_5_l_11 , OUT_PORT_2_12.OUT1 -> IN_3_5_l_11 , OUT_PORT_8_12.OUT1 -> IN_6_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_11.OUT1 -> IN1);
		add OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_11.OUT1 -> IN1);
		add OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_11.OUT1 -> IN1);
		add OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_11.OUT1 -> IN1);
		add OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_11.OUT1 -> IN1);
		add OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_11.OUT1 -> IN1);
		add OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_11.OUT1 -> IN1);
		add OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_11.OUT1 -> IN1);
		add OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_11.OUT1 -> IN1);
		add OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_11.OUT1 -> IN1);
		add OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_11.OUT1 -> IN1);
		}

	rule pattern_connect_12_13 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_12.OUT1 -> IN1);
			OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_12.OUT1 -> IN1);
			OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_12.OUT1 -> IN1);
			OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_12.OUT1 -> IN1);
			OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_12.OUT1 -> IN1);
			OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_12.OUT1 -> IN1);
			OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_12.OUT1 -> IN1);
			OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_12.OUT1 -> IN1);
			OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_12.OUT1 -> IN1);
			OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_12.OUT1 -> IN1);
			OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_12.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		OUT_PORT_0_12[ connected = "1"];
		OUT_PORT_1_12[ connected = "1"];
		OUT_PORT_2_12[ connected = "1"];
		OUT_PORT_3_12[ connected = "1"];
		OUT_PORT_4_12[ connected = "1"];
		OUT_PORT_5_12[ connected = "1"];
		OUT_PORT_6_12[ connected = "1"];
		OUT_PORT_7_12[ connected = "1"];
		OUT_PORT_8_12[ connected = "1"];
		OUT_PORT_9_12[ connected = "1"];
		OUT_PORT_10_12[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](OUT_PORT_9_12.OUT1 -> IN_1_2_l_13 , OUT_PORT_8_12.OUT1 -> IN_2_2_l_13 , OUT_PORT_10_12.OUT1 -> G1_3_l_13 , OUT_PORT_4_12.OUT1 -> G2_3_l_13 , OUT_PORT_1_12.OUT1 -> IN_2_3_l_13 , OUT_PORT_6_12.OUT1 -> IN_4_3_l_13 , OUT_PORT_3_12.OUT1 -> IN_5_3_l_13 , OUT_PORT_5_12.OUT1 -> IN_7_3_l_13 , OUT_PORT_0_12.OUT1 -> IN_8_3_l_13 , OUT_PORT_7_12.OUT1 -> IN_10_3_l_13 , OUT_PORT_2_12.OUT1 -> IN_11_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_13.OUT1 -> IN1);
		add OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_13.OUT1 -> IN1);
		add OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_13.OUT1 -> IN1);
		add OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_13.OUT1 -> IN1);
		add OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_13.OUT1 -> IN1);
		add OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_13.OUT1 -> IN1);
		add OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_13.OUT1 -> IN1);
		add OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_13.OUT1 -> IN1);
		add OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_13.OUT1 -> IN1);
		add OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_13.OUT1 -> IN1);
		add OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_13.OUT1 -> IN1);
		}

	rule pattern_connect_12_14 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_12.OUT1 -> IN1);
			OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_12.OUT1 -> IN1);
			OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_12.OUT1 -> IN1);
			OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_12.OUT1 -> IN1);
			OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_12.OUT1 -> IN1);
			OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_12.OUT1 -> IN1);
			OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_12.OUT1 -> IN1);
			OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_12.OUT1 -> IN1);
			OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_12.OUT1 -> IN1);
			OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_12.OUT1 -> IN1);
			OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_12.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		OUT_PORT_0_12[ connected = "1"];
		OUT_PORT_1_12[ connected = "1"];
		OUT_PORT_2_12[ connected = "1"];
		OUT_PORT_3_12[ connected = "1"];
		OUT_PORT_4_12[ connected = "1"];
		OUT_PORT_5_12[ connected = "1"];
		OUT_PORT_6_12[ connected = "1"];
		OUT_PORT_7_12[ connected = "1"];
		OUT_PORT_8_12[ connected = "1"];
		OUT_PORT_9_12[ connected = "1"];
		OUT_PORT_10_12[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](OUT_PORT_3_12.OUT1 -> IN_1_0_l_14 , OUT_PORT_4_12.OUT1 -> IN_2_0_l_14 , OUT_PORT_8_12.OUT1 -> IN_4_0_l_14 , OUT_PORT_5_12.OUT1 -> IN_1_1_l_14 , OUT_PORT_1_12.OUT1 -> IN_2_1_l_14 , OUT_PORT_2_12.OUT1 -> IN_3_1_l_14 , OUT_PORT_9_12.OUT1 -> IN_6_1_l_14 , OUT_PORT_10_12.OUT1 -> IN_1_5_l_14 , OUT_PORT_7_12.OUT1 -> IN_2_5_l_14 , OUT_PORT_0_12.OUT1 -> IN_3_5_l_14 , OUT_PORT_6_12.OUT1 -> IN_6_5_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_14.OUT1 -> IN1);
		add OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_14.OUT1 -> IN1);
		add OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_14.OUT1 -> IN1);
		add OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_14.OUT1 -> IN1);
		add OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_14.OUT1 -> IN1);
		add OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_14.OUT1 -> IN1);
		add OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_14.OUT1 -> IN1);
		add OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_14.OUT1 -> IN1);
		add OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_14.OUT1 -> IN1);
		add OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_14.OUT1 -> IN1);
		add OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_14.OUT1 -> IN1);
		}

	rule pattern_connect_13_0 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_13.OUT1 -> IN1);
			OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_13.OUT1 -> IN1);
			OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_13.OUT1 -> IN1);
			OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_13.OUT1 -> IN1);
			OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_13.OUT1 -> IN1);
			OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_13.OUT1 -> IN1);
			OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_13.OUT1 -> IN1);
			OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_13.OUT1 -> IN1);
			OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_13.OUT1 -> IN1);
			OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_13.OUT1 -> IN1);
			OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_13.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		OUT_PORT_0_13[ connected = "1"];
		OUT_PORT_1_13[ connected = "1"];
		OUT_PORT_2_13[ connected = "1"];
		OUT_PORT_3_13[ connected = "1"];
		OUT_PORT_4_13[ connected = "1"];
		OUT_PORT_5_13[ connected = "1"];
		OUT_PORT_6_13[ connected = "1"];
		OUT_PORT_7_13[ connected = "1"];
		OUT_PORT_8_13[ connected = "1"];
		OUT_PORT_9_13[ connected = "1"];
		OUT_PORT_10_13[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](OUT_PORT_2_13.OUT1 -> IN_1_0_l_0 , OUT_PORT_8_13.OUT1 -> IN_2_0_l_0 , OUT_PORT_4_13.OUT1 -> IN_4_0_l_0 , OUT_PORT_6_13.OUT1 -> IN_1_1_l_0 , OUT_PORT_5_13.OUT1 -> IN_2_1_l_0 , OUT_PORT_10_13.OUT1 -> IN_3_1_l_0 , OUT_PORT_9_13.OUT1 -> IN_6_1_l_0 , OUT_PORT_7_13.OUT1 -> IN_1_5_l_0 , OUT_PORT_0_13.OUT1 -> IN_2_5_l_0 , OUT_PORT_1_13.OUT1 -> IN_3_5_l_0 , OUT_PORT_3_13.OUT1 -> IN_6_5_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_0.OUT1 -> IN1);
		add OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_0.OUT1 -> IN1);
		add OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_0.OUT1 -> IN1);
		add OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_0.OUT1 -> IN1);
		add OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_0.OUT1 -> IN1);
		add OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_0.OUT1 -> IN1);
		add OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_0.OUT1 -> IN1);
		add OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_0.OUT1 -> IN1);
		add OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_0.OUT1 -> IN1);
		add OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_0.OUT1 -> IN1);
		add OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_0.OUT1 -> IN1);
		}

	rule pattern_connect_13_1 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_13.OUT1 -> IN1);
			OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_13.OUT1 -> IN1);
			OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_13.OUT1 -> IN1);
			OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_13.OUT1 -> IN1);
			OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_13.OUT1 -> IN1);
			OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_13.OUT1 -> IN1);
			OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_13.OUT1 -> IN1);
			OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_13.OUT1 -> IN1);
			OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_13.OUT1 -> IN1);
			OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_13.OUT1 -> IN1);
			OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_13.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		OUT_PORT_0_13[ connected = "1"];
		OUT_PORT_1_13[ connected = "1"];
		OUT_PORT_2_13[ connected = "1"];
		OUT_PORT_3_13[ connected = "1"];
		OUT_PORT_4_13[ connected = "1"];
		OUT_PORT_5_13[ connected = "1"];
		OUT_PORT_6_13[ connected = "1"];
		OUT_PORT_7_13[ connected = "1"];
		OUT_PORT_8_13[ connected = "1"];
		OUT_PORT_9_13[ connected = "1"];
		OUT_PORT_10_13[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](OUT_PORT_2_13.OUT1 -> IN_1_2_l_1 , OUT_PORT_3_13.OUT1 -> IN_2_2_l_1 , OUT_PORT_9_13.OUT1 -> G1_3_l_1 , OUT_PORT_5_13.OUT1 -> G2_3_l_1 , OUT_PORT_1_13.OUT1 -> IN_2_3_l_1 , OUT_PORT_8_13.OUT1 -> IN_4_3_l_1 , OUT_PORT_0_13.OUT1 -> IN_5_3_l_1 , OUT_PORT_7_13.OUT1 -> IN_7_3_l_1 , OUT_PORT_4_13.OUT1 -> IN_8_3_l_1 , OUT_PORT_10_13.OUT1 -> IN_10_3_l_1 , OUT_PORT_6_13.OUT1 -> IN_11_3_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_1.OUT1 -> IN1);
		add OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_1.OUT1 -> IN1);
		add OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_1.OUT1 -> IN1);
		add OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_1.OUT1 -> IN1);
		add OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_1.OUT1 -> IN1);
		add OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_1.OUT1 -> IN1);
		add OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_1.OUT1 -> IN1);
		add OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_1.OUT1 -> IN1);
		add OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_1.OUT1 -> IN1);
		add OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_1.OUT1 -> IN1);
		add OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_1.OUT1 -> IN1);
		}

	rule pattern_connect_13_2 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_13.OUT1 -> IN1);
			OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_13.OUT1 -> IN1);
			OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_13.OUT1 -> IN1);
			OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_13.OUT1 -> IN1);
			OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_13.OUT1 -> IN1);
			OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_13.OUT1 -> IN1);
			OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_13.OUT1 -> IN1);
			OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_13.OUT1 -> IN1);
			OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_13.OUT1 -> IN1);
			OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_13.OUT1 -> IN1);
			OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_13.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		OUT_PORT_0_13[ connected = "1"];
		OUT_PORT_1_13[ connected = "1"];
		OUT_PORT_2_13[ connected = "1"];
		OUT_PORT_3_13[ connected = "1"];
		OUT_PORT_4_13[ connected = "1"];
		OUT_PORT_5_13[ connected = "1"];
		OUT_PORT_6_13[ connected = "1"];
		OUT_PORT_7_13[ connected = "1"];
		OUT_PORT_8_13[ connected = "1"];
		OUT_PORT_9_13[ connected = "1"];
		OUT_PORT_10_13[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](OUT_PORT_3_13.OUT1 -> IN_1_2_l_2 , OUT_PORT_9_13.OUT1 -> IN_2_2_l_2 , OUT_PORT_5_13.OUT1 -> G1_3_l_2 , OUT_PORT_6_13.OUT1 -> G2_3_l_2 , OUT_PORT_8_13.OUT1 -> IN_2_3_l_2 , OUT_PORT_1_13.OUT1 -> IN_4_3_l_2 , OUT_PORT_4_13.OUT1 -> IN_5_3_l_2 , OUT_PORT_0_13.OUT1 -> IN_7_3_l_2 , OUT_PORT_2_13.OUT1 -> IN_8_3_l_2 , OUT_PORT_10_13.OUT1 -> IN_10_3_l_2 , OUT_PORT_7_13.OUT1 -> IN_11_3_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_2.OUT1 -> IN1);
		add OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_2.OUT1 -> IN1);
		add OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_2.OUT1 -> IN1);
		add OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_2.OUT1 -> IN1);
		add OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_2.OUT1 -> IN1);
		add OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_2.OUT1 -> IN1);
		add OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_2.OUT1 -> IN1);
		add OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_2.OUT1 -> IN1);
		add OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_2.OUT1 -> IN1);
		add OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_2.OUT1 -> IN1);
		add OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_2.OUT1 -> IN1);
		}

	rule pattern_connect_13_3 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_13.OUT1 -> IN1);
			OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_13.OUT1 -> IN1);
			OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_13.OUT1 -> IN1);
			OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_13.OUT1 -> IN1);
			OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_13.OUT1 -> IN1);
			OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_13.OUT1 -> IN1);
			OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_13.OUT1 -> IN1);
			OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_13.OUT1 -> IN1);
			OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_13.OUT1 -> IN1);
			OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_13.OUT1 -> IN1);
			OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_13.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		OUT_PORT_0_13[ connected = "1"];
		OUT_PORT_1_13[ connected = "1"];
		OUT_PORT_2_13[ connected = "1"];
		OUT_PORT_3_13[ connected = "1"];
		OUT_PORT_4_13[ connected = "1"];
		OUT_PORT_5_13[ connected = "1"];
		OUT_PORT_6_13[ connected = "1"];
		OUT_PORT_7_13[ connected = "1"];
		OUT_PORT_8_13[ connected = "1"];
		OUT_PORT_9_13[ connected = "1"];
		OUT_PORT_10_13[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](OUT_PORT_8_13.OUT1 -> IN_1_0_l_3 , OUT_PORT_7_13.OUT1 -> IN_2_0_l_3 , OUT_PORT_4_13.OUT1 -> IN_4_0_l_3 , OUT_PORT_6_13.OUT1 -> G18_4_l_3 , OUT_PORT_3_13.OUT1 -> G15_4_l_3 , OUT_PORT_9_13.OUT1 -> IN_1_4_l_3 , OUT_PORT_2_13.OUT1 -> IN_4_4_l_3 , OUT_PORT_10_13.OUT1 -> IN_5_4_l_3 , OUT_PORT_5_13.OUT1 -> IN_7_4_l_3 , OUT_PORT_1_13.OUT1 -> IN_9_4_l_3 , OUT_PORT_0_13.OUT1 -> IN_10_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_3.OUT1 -> IN1);
		add OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_3.OUT1 -> IN1);
		add OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_3.OUT1 -> IN1);
		add OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_3.OUT1 -> IN1);
		add OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_3.OUT1 -> IN1);
		add OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_3.OUT1 -> IN1);
		add OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_3.OUT1 -> IN1);
		add OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_3.OUT1 -> IN1);
		add OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_3.OUT1 -> IN1);
		add OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_3.OUT1 -> IN1);
		add OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_3.OUT1 -> IN1);
		}

	rule pattern_connect_13_4 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_13.OUT1 -> IN1);
			OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_13.OUT1 -> IN1);
			OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_13.OUT1 -> IN1);
			OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_13.OUT1 -> IN1);
			OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_13.OUT1 -> IN1);
			OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_13.OUT1 -> IN1);
			OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_13.OUT1 -> IN1);
			OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_13.OUT1 -> IN1);
			OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_13.OUT1 -> IN1);
			OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_13.OUT1 -> IN1);
			OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_13.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		OUT_PORT_0_13[ connected = "1"];
		OUT_PORT_1_13[ connected = "1"];
		OUT_PORT_2_13[ connected = "1"];
		OUT_PORT_3_13[ connected = "1"];
		OUT_PORT_4_13[ connected = "1"];
		OUT_PORT_5_13[ connected = "1"];
		OUT_PORT_6_13[ connected = "1"];
		OUT_PORT_7_13[ connected = "1"];
		OUT_PORT_8_13[ connected = "1"];
		OUT_PORT_9_13[ connected = "1"];
		OUT_PORT_10_13[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](OUT_PORT_0_13.OUT1 -> IN_1_0_l_4 , OUT_PORT_10_13.OUT1 -> IN_2_0_l_4 , OUT_PORT_1_13.OUT1 -> IN_4_0_l_4 , OUT_PORT_3_13.OUT1 -> G18_4_l_4 , OUT_PORT_6_13.OUT1 -> G15_4_l_4 , OUT_PORT_9_13.OUT1 -> IN_1_4_l_4 , OUT_PORT_7_13.OUT1 -> IN_4_4_l_4 , OUT_PORT_8_13.OUT1 -> IN_5_4_l_4 , OUT_PORT_4_13.OUT1 -> IN_7_4_l_4 , OUT_PORT_2_13.OUT1 -> IN_9_4_l_4 , OUT_PORT_5_13.OUT1 -> IN_10_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_4.OUT1 -> IN1);
		add OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_4.OUT1 -> IN1);
		add OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_4.OUT1 -> IN1);
		add OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_4.OUT1 -> IN1);
		add OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_4.OUT1 -> IN1);
		add OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_4.OUT1 -> IN1);
		add OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_4.OUT1 -> IN1);
		add OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_4.OUT1 -> IN1);
		add OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_4.OUT1 -> IN1);
		add OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_4.OUT1 -> IN1);
		add OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_4.OUT1 -> IN1);
		}

	rule pattern_connect_13_5 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_13.OUT1 -> IN1);
			OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_13.OUT1 -> IN1);
			OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_13.OUT1 -> IN1);
			OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_13.OUT1 -> IN1);
			OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_13.OUT1 -> IN1);
			OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_13.OUT1 -> IN1);
			OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_13.OUT1 -> IN1);
			OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_13.OUT1 -> IN1);
			OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_13.OUT1 -> IN1);
			OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_13.OUT1 -> IN1);
			OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_13.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		OUT_PORT_0_13[ connected = "1"];
		OUT_PORT_1_13[ connected = "1"];
		OUT_PORT_2_13[ connected = "1"];
		OUT_PORT_3_13[ connected = "1"];
		OUT_PORT_4_13[ connected = "1"];
		OUT_PORT_5_13[ connected = "1"];
		OUT_PORT_6_13[ connected = "1"];
		OUT_PORT_7_13[ connected = "1"];
		OUT_PORT_8_13[ connected = "1"];
		OUT_PORT_9_13[ connected = "1"];
		OUT_PORT_10_13[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](OUT_PORT_10_13.OUT1 -> IN_1_2_l_5 , OUT_PORT_4_13.OUT1 -> IN_2_2_l_5 , OUT_PORT_1_13.OUT1 -> G1_3_l_5 , OUT_PORT_8_13.OUT1 -> G2_3_l_5 , OUT_PORT_0_13.OUT1 -> IN_2_3_l_5 , OUT_PORT_6_13.OUT1 -> IN_4_3_l_5 , OUT_PORT_2_13.OUT1 -> IN_5_3_l_5 , OUT_PORT_9_13.OUT1 -> IN_7_3_l_5 , OUT_PORT_3_13.OUT1 -> IN_8_3_l_5 , OUT_PORT_5_13.OUT1 -> IN_10_3_l_5 , OUT_PORT_7_13.OUT1 -> IN_11_3_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_5.OUT1 -> IN1);
		add OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_5.OUT1 -> IN1);
		add OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_5.OUT1 -> IN1);
		add OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_5.OUT1 -> IN1);
		add OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_5.OUT1 -> IN1);
		add OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_5.OUT1 -> IN1);
		add OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_5.OUT1 -> IN1);
		add OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_5.OUT1 -> IN1);
		add OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_5.OUT1 -> IN1);
		add OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_5.OUT1 -> IN1);
		add OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_5.OUT1 -> IN1);
		}

	rule pattern_connect_13_6 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_13.OUT1 -> IN1);
			OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_13.OUT1 -> IN1);
			OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_13.OUT1 -> IN1);
			OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_13.OUT1 -> IN1);
			OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_13.OUT1 -> IN1);
			OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_13.OUT1 -> IN1);
			OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_13.OUT1 -> IN1);
			OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_13.OUT1 -> IN1);
			OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_13.OUT1 -> IN1);
			OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_13.OUT1 -> IN1);
			OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_13.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		OUT_PORT_0_13[ connected = "1"];
		OUT_PORT_1_13[ connected = "1"];
		OUT_PORT_2_13[ connected = "1"];
		OUT_PORT_3_13[ connected = "1"];
		OUT_PORT_4_13[ connected = "1"];
		OUT_PORT_5_13[ connected = "1"];
		OUT_PORT_6_13[ connected = "1"];
		OUT_PORT_7_13[ connected = "1"];
		OUT_PORT_8_13[ connected = "1"];
		OUT_PORT_9_13[ connected = "1"];
		OUT_PORT_10_13[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](OUT_PORT_5_13.OUT1 -> IN_1_2_l_6 , OUT_PORT_3_13.OUT1 -> IN_2_2_l_6 , OUT_PORT_0_13.OUT1 -> G1_3_l_6 , OUT_PORT_6_13.OUT1 -> G2_3_l_6 , OUT_PORT_10_13.OUT1 -> IN_2_3_l_6 , OUT_PORT_2_13.OUT1 -> IN_4_3_l_6 , OUT_PORT_7_13.OUT1 -> IN_5_3_l_6 , OUT_PORT_9_13.OUT1 -> IN_7_3_l_6 , OUT_PORT_8_13.OUT1 -> IN_8_3_l_6 , OUT_PORT_1_13.OUT1 -> IN_10_3_l_6 , OUT_PORT_4_13.OUT1 -> IN_11_3_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_6.OUT1 -> IN1);
		add OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_6.OUT1 -> IN1);
		add OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_6.OUT1 -> IN1);
		add OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_6.OUT1 -> IN1);
		add OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_6.OUT1 -> IN1);
		add OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_6.OUT1 -> IN1);
		add OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_6.OUT1 -> IN1);
		add OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_6.OUT1 -> IN1);
		add OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_6.OUT1 -> IN1);
		add OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_6.OUT1 -> IN1);
		add OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_6.OUT1 -> IN1);
		}

	rule pattern_connect_13_7 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_13.OUT1 -> IN1);
			OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_13.OUT1 -> IN1);
			OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_13.OUT1 -> IN1);
			OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_13.OUT1 -> IN1);
			OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_13.OUT1 -> IN1);
			OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_13.OUT1 -> IN1);
			OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_13.OUT1 -> IN1);
			OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_13.OUT1 -> IN1);
			OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_13.OUT1 -> IN1);
			OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_13.OUT1 -> IN1);
			OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_13.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		OUT_PORT_0_13[ connected = "1"];
		OUT_PORT_1_13[ connected = "1"];
		OUT_PORT_2_13[ connected = "1"];
		OUT_PORT_3_13[ connected = "1"];
		OUT_PORT_4_13[ connected = "1"];
		OUT_PORT_5_13[ connected = "1"];
		OUT_PORT_6_13[ connected = "1"];
		OUT_PORT_7_13[ connected = "1"];
		OUT_PORT_8_13[ connected = "1"];
		OUT_PORT_9_13[ connected = "1"];
		OUT_PORT_10_13[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](OUT_PORT_3_13.OUT1 -> IN_1_0_l_7 , OUT_PORT_6_13.OUT1 -> IN_2_0_l_7 , OUT_PORT_4_13.OUT1 -> IN_4_0_l_7 , OUT_PORT_5_13.OUT1 -> G18_4_l_7 , OUT_PORT_9_13.OUT1 -> G15_4_l_7 , OUT_PORT_0_13.OUT1 -> IN_1_4_l_7 , OUT_PORT_2_13.OUT1 -> IN_4_4_l_7 , OUT_PORT_10_13.OUT1 -> IN_5_4_l_7 , OUT_PORT_1_13.OUT1 -> IN_7_4_l_7 , OUT_PORT_7_13.OUT1 -> IN_9_4_l_7 , OUT_PORT_8_13.OUT1 -> IN_10_4_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_7.OUT1 -> IN1);
		add OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_7.OUT1 -> IN1);
		add OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_7.OUT1 -> IN1);
		add OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_7.OUT1 -> IN1);
		add OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_7.OUT1 -> IN1);
		add OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_7.OUT1 -> IN1);
		add OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_7.OUT1 -> IN1);
		add OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_7.OUT1 -> IN1);
		add OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_7.OUT1 -> IN1);
		add OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_7.OUT1 -> IN1);
		add OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_7.OUT1 -> IN1);
		}

	rule pattern_connect_13_8 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_13.OUT1 -> IN1);
			OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_13.OUT1 -> IN1);
			OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_13.OUT1 -> IN1);
			OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_13.OUT1 -> IN1);
			OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_13.OUT1 -> IN1);
			OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_13.OUT1 -> IN1);
			OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_13.OUT1 -> IN1);
			OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_13.OUT1 -> IN1);
			OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_13.OUT1 -> IN1);
			OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_13.OUT1 -> IN1);
			OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_13.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		OUT_PORT_0_13[ connected = "1"];
		OUT_PORT_1_13[ connected = "1"];
		OUT_PORT_2_13[ connected = "1"];
		OUT_PORT_3_13[ connected = "1"];
		OUT_PORT_4_13[ connected = "1"];
		OUT_PORT_5_13[ connected = "1"];
		OUT_PORT_6_13[ connected = "1"];
		OUT_PORT_7_13[ connected = "1"];
		OUT_PORT_8_13[ connected = "1"];
		OUT_PORT_9_13[ connected = "1"];
		OUT_PORT_10_13[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](OUT_PORT_2_13.OUT1 -> IN_1_0_l_8 , OUT_PORT_10_13.OUT1 -> IN_2_0_l_8 , OUT_PORT_3_13.OUT1 -> IN_4_0_l_8 , OUT_PORT_0_13.OUT1 -> IN_1_1_l_8 , OUT_PORT_5_13.OUT1 -> IN_2_1_l_8 , OUT_PORT_1_13.OUT1 -> IN_3_1_l_8 , OUT_PORT_4_13.OUT1 -> IN_6_1_l_8 , OUT_PORT_8_13.OUT1 -> IN_1_5_l_8 , OUT_PORT_6_13.OUT1 -> IN_2_5_l_8 , OUT_PORT_7_13.OUT1 -> IN_3_5_l_8 , OUT_PORT_9_13.OUT1 -> IN_6_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_8.OUT1 -> IN1);
		add OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_8.OUT1 -> IN1);
		add OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_8.OUT1 -> IN1);
		add OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_8.OUT1 -> IN1);
		add OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_8.OUT1 -> IN1);
		add OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_8.OUT1 -> IN1);
		add OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_8.OUT1 -> IN1);
		add OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_8.OUT1 -> IN1);
		add OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_8.OUT1 -> IN1);
		add OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_8.OUT1 -> IN1);
		add OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_8.OUT1 -> IN1);
		}

	rule pattern_connect_13_9 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_13.OUT1 -> IN1);
			OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_13.OUT1 -> IN1);
			OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_13.OUT1 -> IN1);
			OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_13.OUT1 -> IN1);
			OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_13.OUT1 -> IN1);
			OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_13.OUT1 -> IN1);
			OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_13.OUT1 -> IN1);
			OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_13.OUT1 -> IN1);
			OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_13.OUT1 -> IN1);
			OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_13.OUT1 -> IN1);
			OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_13.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		OUT_PORT_0_13[ connected = "1"];
		OUT_PORT_1_13[ connected = "1"];
		OUT_PORT_2_13[ connected = "1"];
		OUT_PORT_3_13[ connected = "1"];
		OUT_PORT_4_13[ connected = "1"];
		OUT_PORT_5_13[ connected = "1"];
		OUT_PORT_6_13[ connected = "1"];
		OUT_PORT_7_13[ connected = "1"];
		OUT_PORT_8_13[ connected = "1"];
		OUT_PORT_9_13[ connected = "1"];
		OUT_PORT_10_13[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](OUT_PORT_3_13.OUT1 -> IN_1_0_l_9 , OUT_PORT_4_13.OUT1 -> IN_2_0_l_9 , OUT_PORT_5_13.OUT1 -> IN_4_0_l_9 , OUT_PORT_6_13.OUT1 -> G18_4_l_9 , OUT_PORT_8_13.OUT1 -> G15_4_l_9 , OUT_PORT_0_13.OUT1 -> IN_1_4_l_9 , OUT_PORT_1_13.OUT1 -> IN_4_4_l_9 , OUT_PORT_10_13.OUT1 -> IN_5_4_l_9 , OUT_PORT_2_13.OUT1 -> IN_7_4_l_9 , OUT_PORT_9_13.OUT1 -> IN_9_4_l_9 , OUT_PORT_7_13.OUT1 -> IN_10_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_9.OUT1 -> IN1);
		add OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_9.OUT1 -> IN1);
		add OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_9.OUT1 -> IN1);
		add OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_9.OUT1 -> IN1);
		add OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_9.OUT1 -> IN1);
		add OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_9.OUT1 -> IN1);
		add OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_9.OUT1 -> IN1);
		add OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_9.OUT1 -> IN1);
		add OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_9.OUT1 -> IN1);
		add OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_9.OUT1 -> IN1);
		add OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_9.OUT1 -> IN1);
		}

	rule pattern_connect_13_10 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_13.OUT1 -> IN1);
			OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_13.OUT1 -> IN1);
			OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_13.OUT1 -> IN1);
			OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_13.OUT1 -> IN1);
			OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_13.OUT1 -> IN1);
			OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_13.OUT1 -> IN1);
			OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_13.OUT1 -> IN1);
			OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_13.OUT1 -> IN1);
			OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_13.OUT1 -> IN1);
			OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_13.OUT1 -> IN1);
			OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_13.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		OUT_PORT_0_13[ connected = "1"];
		OUT_PORT_1_13[ connected = "1"];
		OUT_PORT_2_13[ connected = "1"];
		OUT_PORT_3_13[ connected = "1"];
		OUT_PORT_4_13[ connected = "1"];
		OUT_PORT_5_13[ connected = "1"];
		OUT_PORT_6_13[ connected = "1"];
		OUT_PORT_7_13[ connected = "1"];
		OUT_PORT_8_13[ connected = "1"];
		OUT_PORT_9_13[ connected = "1"];
		OUT_PORT_10_13[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](OUT_PORT_3_13.OUT1 -> IN_1_0_l_10 , OUT_PORT_4_13.OUT1 -> IN_2_0_l_10 , OUT_PORT_7_13.OUT1 -> IN_4_0_l_10 , OUT_PORT_5_13.OUT1 -> G18_4_l_10 , OUT_PORT_6_13.OUT1 -> G15_4_l_10 , OUT_PORT_0_13.OUT1 -> IN_1_4_l_10 , OUT_PORT_10_13.OUT1 -> IN_4_4_l_10 , OUT_PORT_8_13.OUT1 -> IN_5_4_l_10 , OUT_PORT_9_13.OUT1 -> IN_7_4_l_10 , OUT_PORT_1_13.OUT1 -> IN_9_4_l_10 , OUT_PORT_2_13.OUT1 -> IN_10_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_10.OUT1 -> IN1);
		add OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_10.OUT1 -> IN1);
		add OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_10.OUT1 -> IN1);
		add OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_10.OUT1 -> IN1);
		add OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_10.OUT1 -> IN1);
		add OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_10.OUT1 -> IN1);
		add OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_10.OUT1 -> IN1);
		add OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_10.OUT1 -> IN1);
		add OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_10.OUT1 -> IN1);
		add OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_10.OUT1 -> IN1);
		add OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_10.OUT1 -> IN1);
		}

	rule pattern_connect_13_11 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_13.OUT1 -> IN1);
			OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_13.OUT1 -> IN1);
			OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_13.OUT1 -> IN1);
			OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_13.OUT1 -> IN1);
			OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_13.OUT1 -> IN1);
			OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_13.OUT1 -> IN1);
			OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_13.OUT1 -> IN1);
			OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_13.OUT1 -> IN1);
			OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_13.OUT1 -> IN1);
			OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_13.OUT1 -> IN1);
			OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_13.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		OUT_PORT_0_13[ connected = "1"];
		OUT_PORT_1_13[ connected = "1"];
		OUT_PORT_2_13[ connected = "1"];
		OUT_PORT_3_13[ connected = "1"];
		OUT_PORT_4_13[ connected = "1"];
		OUT_PORT_5_13[ connected = "1"];
		OUT_PORT_6_13[ connected = "1"];
		OUT_PORT_7_13[ connected = "1"];
		OUT_PORT_8_13[ connected = "1"];
		OUT_PORT_9_13[ connected = "1"];
		OUT_PORT_10_13[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](OUT_PORT_0_13.OUT1 -> IN_1_0_l_11 , OUT_PORT_1_13.OUT1 -> IN_2_0_l_11 , OUT_PORT_4_13.OUT1 -> IN_4_0_l_11 , OUT_PORT_5_13.OUT1 -> IN_1_1_l_11 , OUT_PORT_10_13.OUT1 -> IN_2_1_l_11 , OUT_PORT_2_13.OUT1 -> IN_3_1_l_11 , OUT_PORT_7_13.OUT1 -> IN_6_1_l_11 , OUT_PORT_8_13.OUT1 -> IN_1_5_l_11 , OUT_PORT_6_13.OUT1 -> IN_2_5_l_11 , OUT_PORT_3_13.OUT1 -> IN_3_5_l_11 , OUT_PORT_9_13.OUT1 -> IN_6_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_11.OUT1 -> IN1);
		add OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_11.OUT1 -> IN1);
		add OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_11.OUT1 -> IN1);
		add OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_11.OUT1 -> IN1);
		add OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_11.OUT1 -> IN1);
		add OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_11.OUT1 -> IN1);
		add OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_11.OUT1 -> IN1);
		add OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_11.OUT1 -> IN1);
		add OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_11.OUT1 -> IN1);
		add OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_11.OUT1 -> IN1);
		add OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_11.OUT1 -> IN1);
		}

	rule pattern_connect_13_12 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_13.OUT1 -> IN1);
			OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_13.OUT1 -> IN1);
			OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_13.OUT1 -> IN1);
			OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_13.OUT1 -> IN1);
			OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_13.OUT1 -> IN1);
			OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_13.OUT1 -> IN1);
			OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_13.OUT1 -> IN1);
			OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_13.OUT1 -> IN1);
			OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_13.OUT1 -> IN1);
			OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_13.OUT1 -> IN1);
			OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_13.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		OUT_PORT_0_13[ connected = "1"];
		OUT_PORT_1_13[ connected = "1"];
		OUT_PORT_2_13[ connected = "1"];
		OUT_PORT_3_13[ connected = "1"];
		OUT_PORT_4_13[ connected = "1"];
		OUT_PORT_5_13[ connected = "1"];
		OUT_PORT_6_13[ connected = "1"];
		OUT_PORT_7_13[ connected = "1"];
		OUT_PORT_8_13[ connected = "1"];
		OUT_PORT_9_13[ connected = "1"];
		OUT_PORT_10_13[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](OUT_PORT_2_13.OUT1 -> IN_1_0_l_12 , OUT_PORT_4_13.OUT1 -> IN_2_0_l_12 , OUT_PORT_7_13.OUT1 -> IN_4_0_l_12 , OUT_PORT_0_13.OUT1 -> IN_1_1_l_12 , OUT_PORT_8_13.OUT1 -> IN_2_1_l_12 , OUT_PORT_9_13.OUT1 -> IN_3_1_l_12 , OUT_PORT_3_13.OUT1 -> IN_6_1_l_12 , OUT_PORT_5_13.OUT1 -> IN_1_5_l_12 , OUT_PORT_10_13.OUT1 -> IN_2_5_l_12 , OUT_PORT_6_13.OUT1 -> IN_3_5_l_12 , OUT_PORT_1_13.OUT1 -> IN_6_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_12.OUT1 -> IN1);
		add OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_12.OUT1 -> IN1);
		add OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_12.OUT1 -> IN1);
		add OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_12.OUT1 -> IN1);
		add OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_12.OUT1 -> IN1);
		add OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_12.OUT1 -> IN1);
		add OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_12.OUT1 -> IN1);
		add OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_12.OUT1 -> IN1);
		add OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_12.OUT1 -> IN1);
		add OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_12.OUT1 -> IN1);
		add OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_12.OUT1 -> IN1);
		}

	rule pattern_connect_13_14 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_13.OUT1 -> IN1);
			OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_13.OUT1 -> IN1);
			OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_13.OUT1 -> IN1);
			OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_13.OUT1 -> IN1);
			OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_13.OUT1 -> IN1);
			OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_13.OUT1 -> IN1);
			OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_13.OUT1 -> IN1);
			OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_13.OUT1 -> IN1);
			OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_13.OUT1 -> IN1);
			OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_13.OUT1 -> IN1);
			OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_13.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		OUT_PORT_0_13[ connected = "1"];
		OUT_PORT_1_13[ connected = "1"];
		OUT_PORT_2_13[ connected = "1"];
		OUT_PORT_3_13[ connected = "1"];
		OUT_PORT_4_13[ connected = "1"];
		OUT_PORT_5_13[ connected = "1"];
		OUT_PORT_6_13[ connected = "1"];
		OUT_PORT_7_13[ connected = "1"];
		OUT_PORT_8_13[ connected = "1"];
		OUT_PORT_9_13[ connected = "1"];
		OUT_PORT_10_13[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](OUT_PORT_10_13.OUT1 -> IN_1_0_l_14 , OUT_PORT_5_13.OUT1 -> IN_2_0_l_14 , OUT_PORT_0_13.OUT1 -> IN_4_0_l_14 , OUT_PORT_4_13.OUT1 -> IN_1_1_l_14 , OUT_PORT_2_13.OUT1 -> IN_2_1_l_14 , OUT_PORT_9_13.OUT1 -> IN_3_1_l_14 , OUT_PORT_3_13.OUT1 -> IN_6_1_l_14 , OUT_PORT_8_13.OUT1 -> IN_1_5_l_14 , OUT_PORT_1_13.OUT1 -> IN_2_5_l_14 , OUT_PORT_7_13.OUT1 -> IN_3_5_l_14 , OUT_PORT_6_13.OUT1 -> IN_6_5_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_14.OUT1 -> IN1);
		add OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_14.OUT1 -> IN1);
		add OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_14.OUT1 -> IN1);
		add OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_14.OUT1 -> IN1);
		add OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_14.OUT1 -> IN1);
		add OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_14.OUT1 -> IN1);
		add OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_14.OUT1 -> IN1);
		add OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_14.OUT1 -> IN1);
		add OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_14.OUT1 -> IN1);
		add OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_14.OUT1 -> IN1);
		add OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_14.OUT1 -> IN1);
		}

	rule pattern_connect_14_0 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_14.OUT1 -> IN1);
			OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_14.OUT1 -> IN1);
			OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_14.OUT1 -> IN1);
			OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_14.OUT1 -> IN1);
			OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_14.OUT1 -> IN1);
			OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_14.OUT1 -> IN1);
			OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_14.OUT1 -> IN1);
			OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_14.OUT1 -> IN1);
			OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_14.OUT1 -> IN1);
			OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_14.OUT1 -> IN1);
			OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_14.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		OUT_PORT_0_14[ connected = "1"];
		OUT_PORT_1_14[ connected = "1"];
		OUT_PORT_2_14[ connected = "1"];
		OUT_PORT_3_14[ connected = "1"];
		OUT_PORT_4_14[ connected = "1"];
		OUT_PORT_5_14[ connected = "1"];
		OUT_PORT_6_14[ connected = "1"];
		OUT_PORT_7_14[ connected = "1"];
		OUT_PORT_8_14[ connected = "1"];
		OUT_PORT_9_14[ connected = "1"];
		OUT_PORT_10_14[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](OUT_PORT_2_14.OUT1 -> IN_1_0_l_0 , OUT_PORT_9_14.OUT1 -> IN_2_0_l_0 , OUT_PORT_0_14.OUT1 -> IN_4_0_l_0 , OUT_PORT_1_14.OUT1 -> IN_1_1_l_0 , OUT_PORT_7_14.OUT1 -> IN_2_1_l_0 , OUT_PORT_4_14.OUT1 -> IN_3_1_l_0 , OUT_PORT_5_14.OUT1 -> IN_6_1_l_0 , OUT_PORT_8_14.OUT1 -> IN_1_5_l_0 , OUT_PORT_3_14.OUT1 -> IN_2_5_l_0 , OUT_PORT_10_14.OUT1 -> IN_3_5_l_0 , OUT_PORT_6_14.OUT1 -> IN_6_5_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_0.OUT1 -> IN1);
		add OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_0.OUT1 -> IN1);
		add OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_0.OUT1 -> IN1);
		add OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_0.OUT1 -> IN1);
		add OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_0.OUT1 -> IN1);
		add OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_0.OUT1 -> IN1);
		add OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_0.OUT1 -> IN1);
		add OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_0.OUT1 -> IN1);
		add OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_0.OUT1 -> IN1);
		add OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_0.OUT1 -> IN1);
		add OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_0.OUT1 -> IN1);
		}

	rule pattern_connect_14_1 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_14.OUT1 -> IN1);
			OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_14.OUT1 -> IN1);
			OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_14.OUT1 -> IN1);
			OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_14.OUT1 -> IN1);
			OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_14.OUT1 -> IN1);
			OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_14.OUT1 -> IN1);
			OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_14.OUT1 -> IN1);
			OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_14.OUT1 -> IN1);
			OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_14.OUT1 -> IN1);
			OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_14.OUT1 -> IN1);
			OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_14.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		OUT_PORT_0_14[ connected = "1"];
		OUT_PORT_1_14[ connected = "1"];
		OUT_PORT_2_14[ connected = "1"];
		OUT_PORT_3_14[ connected = "1"];
		OUT_PORT_4_14[ connected = "1"];
		OUT_PORT_5_14[ connected = "1"];
		OUT_PORT_6_14[ connected = "1"];
		OUT_PORT_7_14[ connected = "1"];
		OUT_PORT_8_14[ connected = "1"];
		OUT_PORT_9_14[ connected = "1"];
		OUT_PORT_10_14[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](OUT_PORT_6_14.OUT1 -> IN_1_2_l_1 , OUT_PORT_10_14.OUT1 -> IN_2_2_l_1 , OUT_PORT_0_14.OUT1 -> G1_3_l_1 , OUT_PORT_2_14.OUT1 -> G2_3_l_1 , OUT_PORT_7_14.OUT1 -> IN_2_3_l_1 , OUT_PORT_4_14.OUT1 -> IN_4_3_l_1 , OUT_PORT_3_14.OUT1 -> IN_5_3_l_1 , OUT_PORT_9_14.OUT1 -> IN_7_3_l_1 , OUT_PORT_5_14.OUT1 -> IN_8_3_l_1 , OUT_PORT_1_14.OUT1 -> IN_10_3_l_1 , OUT_PORT_8_14.OUT1 -> IN_11_3_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_1.OUT1 -> IN1);
		add OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_1.OUT1 -> IN1);
		add OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_1.OUT1 -> IN1);
		add OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_1.OUT1 -> IN1);
		add OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_1.OUT1 -> IN1);
		add OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_1.OUT1 -> IN1);
		add OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_1.OUT1 -> IN1);
		add OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_1.OUT1 -> IN1);
		add OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_1.OUT1 -> IN1);
		add OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_1.OUT1 -> IN1);
		add OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_1.OUT1 -> IN1);
		}

	rule pattern_connect_14_2 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_14.OUT1 -> IN1);
			OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_14.OUT1 -> IN1);
			OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_14.OUT1 -> IN1);
			OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_14.OUT1 -> IN1);
			OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_14.OUT1 -> IN1);
			OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_14.OUT1 -> IN1);
			OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_14.OUT1 -> IN1);
			OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_14.OUT1 -> IN1);
			OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_14.OUT1 -> IN1);
			OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_14.OUT1 -> IN1);
			OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_14.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		OUT_PORT_0_14[ connected = "1"];
		OUT_PORT_1_14[ connected = "1"];
		OUT_PORT_2_14[ connected = "1"];
		OUT_PORT_3_14[ connected = "1"];
		OUT_PORT_4_14[ connected = "1"];
		OUT_PORT_5_14[ connected = "1"];
		OUT_PORT_6_14[ connected = "1"];
		OUT_PORT_7_14[ connected = "1"];
		OUT_PORT_8_14[ connected = "1"];
		OUT_PORT_9_14[ connected = "1"];
		OUT_PORT_10_14[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](OUT_PORT_4_14.OUT1 -> IN_1_2_l_2 , OUT_PORT_0_14.OUT1 -> IN_2_2_l_2 , OUT_PORT_2_14.OUT1 -> G1_3_l_2 , OUT_PORT_1_14.OUT1 -> G2_3_l_2 , OUT_PORT_7_14.OUT1 -> IN_2_3_l_2 , OUT_PORT_6_14.OUT1 -> IN_4_3_l_2 , OUT_PORT_8_14.OUT1 -> IN_5_3_l_2 , OUT_PORT_10_14.OUT1 -> IN_7_3_l_2 , OUT_PORT_9_14.OUT1 -> IN_8_3_l_2 , OUT_PORT_5_14.OUT1 -> IN_10_3_l_2 , OUT_PORT_3_14.OUT1 -> IN_11_3_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_2.OUT1 -> IN1);
		add OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_2.OUT1 -> IN1);
		add OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_2.OUT1 -> IN1);
		add OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_2.OUT1 -> IN1);
		add OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_2.OUT1 -> IN1);
		add OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_2.OUT1 -> IN1);
		add OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_2.OUT1 -> IN1);
		add OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_2.OUT1 -> IN1);
		add OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_2.OUT1 -> IN1);
		add OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_2.OUT1 -> IN1);
		add OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_2.OUT1 -> IN1);
		}

	rule pattern_connect_14_3 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_14.OUT1 -> IN1);
			OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_14.OUT1 -> IN1);
			OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_14.OUT1 -> IN1);
			OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_14.OUT1 -> IN1);
			OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_14.OUT1 -> IN1);
			OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_14.OUT1 -> IN1);
			OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_14.OUT1 -> IN1);
			OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_14.OUT1 -> IN1);
			OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_14.OUT1 -> IN1);
			OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_14.OUT1 -> IN1);
			OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_14.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		OUT_PORT_0_14[ connected = "1"];
		OUT_PORT_1_14[ connected = "1"];
		OUT_PORT_2_14[ connected = "1"];
		OUT_PORT_3_14[ connected = "1"];
		OUT_PORT_4_14[ connected = "1"];
		OUT_PORT_5_14[ connected = "1"];
		OUT_PORT_6_14[ connected = "1"];
		OUT_PORT_7_14[ connected = "1"];
		OUT_PORT_8_14[ connected = "1"];
		OUT_PORT_9_14[ connected = "1"];
		OUT_PORT_10_14[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](OUT_PORT_3_14.OUT1 -> IN_1_0_l_3 , OUT_PORT_10_14.OUT1 -> IN_2_0_l_3 , OUT_PORT_8_14.OUT1 -> IN_4_0_l_3 , OUT_PORT_9_14.OUT1 -> G18_4_l_3 , OUT_PORT_4_14.OUT1 -> G15_4_l_3 , OUT_PORT_2_14.OUT1 -> IN_1_4_l_3 , OUT_PORT_7_14.OUT1 -> IN_4_4_l_3 , OUT_PORT_1_14.OUT1 -> IN_5_4_l_3 , OUT_PORT_5_14.OUT1 -> IN_7_4_l_3 , OUT_PORT_0_14.OUT1 -> IN_9_4_l_3 , OUT_PORT_6_14.OUT1 -> IN_10_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_3.OUT1 -> IN1);
		add OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_3.OUT1 -> IN1);
		add OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_3.OUT1 -> IN1);
		add OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_3.OUT1 -> IN1);
		add OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_3.OUT1 -> IN1);
		add OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_3.OUT1 -> IN1);
		add OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_3.OUT1 -> IN1);
		add OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_3.OUT1 -> IN1);
		add OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_3.OUT1 -> IN1);
		add OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_3.OUT1 -> IN1);
		add OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_3.OUT1 -> IN1);
		}

	rule pattern_connect_14_4 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_14.OUT1 -> IN1);
			OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_14.OUT1 -> IN1);
			OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_14.OUT1 -> IN1);
			OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_14.OUT1 -> IN1);
			OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_14.OUT1 -> IN1);
			OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_14.OUT1 -> IN1);
			OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_14.OUT1 -> IN1);
			OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_14.OUT1 -> IN1);
			OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_14.OUT1 -> IN1);
			OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_14.OUT1 -> IN1);
			OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_14.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		OUT_PORT_0_14[ connected = "1"];
		OUT_PORT_1_14[ connected = "1"];
		OUT_PORT_2_14[ connected = "1"];
		OUT_PORT_3_14[ connected = "1"];
		OUT_PORT_4_14[ connected = "1"];
		OUT_PORT_5_14[ connected = "1"];
		OUT_PORT_6_14[ connected = "1"];
		OUT_PORT_7_14[ connected = "1"];
		OUT_PORT_8_14[ connected = "1"];
		OUT_PORT_9_14[ connected = "1"];
		OUT_PORT_10_14[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](OUT_PORT_5_14.OUT1 -> IN_1_0_l_4 , OUT_PORT_6_14.OUT1 -> IN_2_0_l_4 , OUT_PORT_2_14.OUT1 -> IN_4_0_l_4 , OUT_PORT_8_14.OUT1 -> G18_4_l_4 , OUT_PORT_4_14.OUT1 -> G15_4_l_4 , OUT_PORT_0_14.OUT1 -> IN_1_4_l_4 , OUT_PORT_3_14.OUT1 -> IN_4_4_l_4 , OUT_PORT_10_14.OUT1 -> IN_5_4_l_4 , OUT_PORT_9_14.OUT1 -> IN_7_4_l_4 , OUT_PORT_7_14.OUT1 -> IN_9_4_l_4 , OUT_PORT_1_14.OUT1 -> IN_10_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_4.OUT1 -> IN1);
		add OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_4.OUT1 -> IN1);
		add OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_4.OUT1 -> IN1);
		add OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_4.OUT1 -> IN1);
		add OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_4.OUT1 -> IN1);
		add OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_4.OUT1 -> IN1);
		add OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_4.OUT1 -> IN1);
		add OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_4.OUT1 -> IN1);
		add OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_4.OUT1 -> IN1);
		add OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_4.OUT1 -> IN1);
		add OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_4.OUT1 -> IN1);
		}

	rule pattern_connect_14_5 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_14.OUT1 -> IN1);
			OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_14.OUT1 -> IN1);
			OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_14.OUT1 -> IN1);
			OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_14.OUT1 -> IN1);
			OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_14.OUT1 -> IN1);
			OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_14.OUT1 -> IN1);
			OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_14.OUT1 -> IN1);
			OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_14.OUT1 -> IN1);
			OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_14.OUT1 -> IN1);
			OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_14.OUT1 -> IN1);
			OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_14.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		OUT_PORT_0_14[ connected = "1"];
		OUT_PORT_1_14[ connected = "1"];
		OUT_PORT_2_14[ connected = "1"];
		OUT_PORT_3_14[ connected = "1"];
		OUT_PORT_4_14[ connected = "1"];
		OUT_PORT_5_14[ connected = "1"];
		OUT_PORT_6_14[ connected = "1"];
		OUT_PORT_7_14[ connected = "1"];
		OUT_PORT_8_14[ connected = "1"];
		OUT_PORT_9_14[ connected = "1"];
		OUT_PORT_10_14[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](OUT_PORT_9_14.OUT1 -> IN_1_2_l_5 , OUT_PORT_6_14.OUT1 -> IN_2_2_l_5 , OUT_PORT_10_14.OUT1 -> G1_3_l_5 , OUT_PORT_1_14.OUT1 -> G2_3_l_5 , OUT_PORT_5_14.OUT1 -> IN_2_3_l_5 , OUT_PORT_8_14.OUT1 -> IN_4_3_l_5 , OUT_PORT_4_14.OUT1 -> IN_5_3_l_5 , OUT_PORT_2_14.OUT1 -> IN_7_3_l_5 , OUT_PORT_0_14.OUT1 -> IN_8_3_l_5 , OUT_PORT_3_14.OUT1 -> IN_10_3_l_5 , OUT_PORT_7_14.OUT1 -> IN_11_3_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_5.OUT1 -> IN1);
		add OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_5.OUT1 -> IN1);
		add OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_5.OUT1 -> IN1);
		add OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_5.OUT1 -> IN1);
		add OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_5.OUT1 -> IN1);
		add OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_5.OUT1 -> IN1);
		add OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_5.OUT1 -> IN1);
		add OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_5.OUT1 -> IN1);
		add OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_5.OUT1 -> IN1);
		add OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_5.OUT1 -> IN1);
		add OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_5.OUT1 -> IN1);
		}

	rule pattern_connect_14_6 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_14.OUT1 -> IN1);
			OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_14.OUT1 -> IN1);
			OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_14.OUT1 -> IN1);
			OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_14.OUT1 -> IN1);
			OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_14.OUT1 -> IN1);
			OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_14.OUT1 -> IN1);
			OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_14.OUT1 -> IN1);
			OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_14.OUT1 -> IN1);
			OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_14.OUT1 -> IN1);
			OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_14.OUT1 -> IN1);
			OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_14.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		OUT_PORT_0_14[ connected = "1"];
		OUT_PORT_1_14[ connected = "1"];
		OUT_PORT_2_14[ connected = "1"];
		OUT_PORT_3_14[ connected = "1"];
		OUT_PORT_4_14[ connected = "1"];
		OUT_PORT_5_14[ connected = "1"];
		OUT_PORT_6_14[ connected = "1"];
		OUT_PORT_7_14[ connected = "1"];
		OUT_PORT_8_14[ connected = "1"];
		OUT_PORT_9_14[ connected = "1"];
		OUT_PORT_10_14[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](OUT_PORT_4_14.OUT1 -> IN_1_2_l_6 , OUT_PORT_9_14.OUT1 -> IN_2_2_l_6 , OUT_PORT_10_14.OUT1 -> G1_3_l_6 , OUT_PORT_1_14.OUT1 -> G2_3_l_6 , OUT_PORT_7_14.OUT1 -> IN_2_3_l_6 , OUT_PORT_8_14.OUT1 -> IN_4_3_l_6 , OUT_PORT_6_14.OUT1 -> IN_5_3_l_6 , OUT_PORT_5_14.OUT1 -> IN_7_3_l_6 , OUT_PORT_0_14.OUT1 -> IN_8_3_l_6 , OUT_PORT_3_14.OUT1 -> IN_10_3_l_6 , OUT_PORT_2_14.OUT1 -> IN_11_3_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_6.OUT1 -> IN1);
		add OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_6.OUT1 -> IN1);
		add OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_6.OUT1 -> IN1);
		add OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_6.OUT1 -> IN1);
		add OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_6.OUT1 -> IN1);
		add OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_6.OUT1 -> IN1);
		add OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_6.OUT1 -> IN1);
		add OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_6.OUT1 -> IN1);
		add OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_6.OUT1 -> IN1);
		add OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_6.OUT1 -> IN1);
		add OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_6.OUT1 -> IN1);
		}

	rule pattern_connect_14_7 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_14.OUT1 -> IN1);
			OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_14.OUT1 -> IN1);
			OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_14.OUT1 -> IN1);
			OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_14.OUT1 -> IN1);
			OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_14.OUT1 -> IN1);
			OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_14.OUT1 -> IN1);
			OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_14.OUT1 -> IN1);
			OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_14.OUT1 -> IN1);
			OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_14.OUT1 -> IN1);
			OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_14.OUT1 -> IN1);
			OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_14.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		OUT_PORT_0_14[ connected = "1"];
		OUT_PORT_1_14[ connected = "1"];
		OUT_PORT_2_14[ connected = "1"];
		OUT_PORT_3_14[ connected = "1"];
		OUT_PORT_4_14[ connected = "1"];
		OUT_PORT_5_14[ connected = "1"];
		OUT_PORT_6_14[ connected = "1"];
		OUT_PORT_7_14[ connected = "1"];
		OUT_PORT_8_14[ connected = "1"];
		OUT_PORT_9_14[ connected = "1"];
		OUT_PORT_10_14[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](OUT_PORT_10_14.OUT1 -> IN_1_0_l_7 , OUT_PORT_1_14.OUT1 -> IN_2_0_l_7 , OUT_PORT_7_14.OUT1 -> IN_4_0_l_7 , OUT_PORT_5_14.OUT1 -> G18_4_l_7 , OUT_PORT_0_14.OUT1 -> G15_4_l_7 , OUT_PORT_6_14.OUT1 -> IN_1_4_l_7 , OUT_PORT_9_14.OUT1 -> IN_4_4_l_7 , OUT_PORT_2_14.OUT1 -> IN_5_4_l_7 , OUT_PORT_4_14.OUT1 -> IN_7_4_l_7 , OUT_PORT_8_14.OUT1 -> IN_9_4_l_7 , OUT_PORT_3_14.OUT1 -> IN_10_4_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_7.OUT1 -> IN1);
		add OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_7.OUT1 -> IN1);
		add OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_7.OUT1 -> IN1);
		add OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_7.OUT1 -> IN1);
		add OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_7.OUT1 -> IN1);
		add OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_7.OUT1 -> IN1);
		add OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_7.OUT1 -> IN1);
		add OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_7.OUT1 -> IN1);
		add OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_7.OUT1 -> IN1);
		add OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_7.OUT1 -> IN1);
		add OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_7.OUT1 -> IN1);
		}

	rule pattern_connect_14_8 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_14.OUT1 -> IN1);
			OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_14.OUT1 -> IN1);
			OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_14.OUT1 -> IN1);
			OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_14.OUT1 -> IN1);
			OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_14.OUT1 -> IN1);
			OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_14.OUT1 -> IN1);
			OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_14.OUT1 -> IN1);
			OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_14.OUT1 -> IN1);
			OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_14.OUT1 -> IN1);
			OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_14.OUT1 -> IN1);
			OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_14.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		OUT_PORT_0_14[ connected = "1"];
		OUT_PORT_1_14[ connected = "1"];
		OUT_PORT_2_14[ connected = "1"];
		OUT_PORT_3_14[ connected = "1"];
		OUT_PORT_4_14[ connected = "1"];
		OUT_PORT_5_14[ connected = "1"];
		OUT_PORT_6_14[ connected = "1"];
		OUT_PORT_7_14[ connected = "1"];
		OUT_PORT_8_14[ connected = "1"];
		OUT_PORT_9_14[ connected = "1"];
		OUT_PORT_10_14[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](OUT_PORT_1_14.OUT1 -> IN_1_0_l_8 , OUT_PORT_10_14.OUT1 -> IN_2_0_l_8 , OUT_PORT_7_14.OUT1 -> IN_4_0_l_8 , OUT_PORT_2_14.OUT1 -> IN_1_1_l_8 , OUT_PORT_4_14.OUT1 -> IN_2_1_l_8 , OUT_PORT_3_14.OUT1 -> IN_3_1_l_8 , OUT_PORT_8_14.OUT1 -> IN_6_1_l_8 , OUT_PORT_6_14.OUT1 -> IN_1_5_l_8 , OUT_PORT_5_14.OUT1 -> IN_2_5_l_8 , OUT_PORT_9_14.OUT1 -> IN_3_5_l_8 , OUT_PORT_0_14.OUT1 -> IN_6_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_8.OUT1 -> IN1);
		add OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_8.OUT1 -> IN1);
		add OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_8.OUT1 -> IN1);
		add OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_8.OUT1 -> IN1);
		add OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_8.OUT1 -> IN1);
		add OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_8.OUT1 -> IN1);
		add OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_8.OUT1 -> IN1);
		add OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_8.OUT1 -> IN1);
		add OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_8.OUT1 -> IN1);
		add OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_8.OUT1 -> IN1);
		add OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_8.OUT1 -> IN1);
		}

	rule pattern_connect_14_9 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_14.OUT1 -> IN1);
			OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_14.OUT1 -> IN1);
			OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_14.OUT1 -> IN1);
			OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_14.OUT1 -> IN1);
			OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_14.OUT1 -> IN1);
			OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_14.OUT1 -> IN1);
			OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_14.OUT1 -> IN1);
			OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_14.OUT1 -> IN1);
			OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_14.OUT1 -> IN1);
			OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_14.OUT1 -> IN1);
			OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_14.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		OUT_PORT_0_14[ connected = "1"];
		OUT_PORT_1_14[ connected = "1"];
		OUT_PORT_2_14[ connected = "1"];
		OUT_PORT_3_14[ connected = "1"];
		OUT_PORT_4_14[ connected = "1"];
		OUT_PORT_5_14[ connected = "1"];
		OUT_PORT_6_14[ connected = "1"];
		OUT_PORT_7_14[ connected = "1"];
		OUT_PORT_8_14[ connected = "1"];
		OUT_PORT_9_14[ connected = "1"];
		OUT_PORT_10_14[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](OUT_PORT_8_14.OUT1 -> IN_1_0_l_9 , OUT_PORT_10_14.OUT1 -> IN_2_0_l_9 , OUT_PORT_9_14.OUT1 -> IN_4_0_l_9 , OUT_PORT_4_14.OUT1 -> G18_4_l_9 , OUT_PORT_2_14.OUT1 -> G15_4_l_9 , OUT_PORT_6_14.OUT1 -> IN_1_4_l_9 , OUT_PORT_7_14.OUT1 -> IN_4_4_l_9 , OUT_PORT_3_14.OUT1 -> IN_5_4_l_9 , OUT_PORT_1_14.OUT1 -> IN_7_4_l_9 , OUT_PORT_0_14.OUT1 -> IN_9_4_l_9 , OUT_PORT_5_14.OUT1 -> IN_10_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_9.OUT1 -> IN1);
		add OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_9.OUT1 -> IN1);
		add OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_9.OUT1 -> IN1);
		add OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_9.OUT1 -> IN1);
		add OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_9.OUT1 -> IN1);
		add OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_9.OUT1 -> IN1);
		add OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_9.OUT1 -> IN1);
		add OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_9.OUT1 -> IN1);
		add OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_9.OUT1 -> IN1);
		add OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_9.OUT1 -> IN1);
		add OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_9.OUT1 -> IN1);
		}

	rule pattern_connect_14_10 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_14.OUT1 -> IN1);
			OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_14.OUT1 -> IN1);
			OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_14.OUT1 -> IN1);
			OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_14.OUT1 -> IN1);
			OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_14.OUT1 -> IN1);
			OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_14.OUT1 -> IN1);
			OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_14.OUT1 -> IN1);
			OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_14.OUT1 -> IN1);
			OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_14.OUT1 -> IN1);
			OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_14.OUT1 -> IN1);
			OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_14.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		OUT_PORT_0_14[ connected = "1"];
		OUT_PORT_1_14[ connected = "1"];
		OUT_PORT_2_14[ connected = "1"];
		OUT_PORT_3_14[ connected = "1"];
		OUT_PORT_4_14[ connected = "1"];
		OUT_PORT_5_14[ connected = "1"];
		OUT_PORT_6_14[ connected = "1"];
		OUT_PORT_7_14[ connected = "1"];
		OUT_PORT_8_14[ connected = "1"];
		OUT_PORT_9_14[ connected = "1"];
		OUT_PORT_10_14[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](OUT_PORT_10_14.OUT1 -> IN_1_0_l_10 , OUT_PORT_5_14.OUT1 -> IN_2_0_l_10 , OUT_PORT_8_14.OUT1 -> IN_4_0_l_10 , OUT_PORT_7_14.OUT1 -> G18_4_l_10 , OUT_PORT_3_14.OUT1 -> G15_4_l_10 , OUT_PORT_9_14.OUT1 -> IN_1_4_l_10 , OUT_PORT_0_14.OUT1 -> IN_4_4_l_10 , OUT_PORT_6_14.OUT1 -> IN_5_4_l_10 , OUT_PORT_2_14.OUT1 -> IN_7_4_l_10 , OUT_PORT_4_14.OUT1 -> IN_9_4_l_10 , OUT_PORT_1_14.OUT1 -> IN_10_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_10.OUT1 -> IN1);
		add OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_10.OUT1 -> IN1);
		add OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_10.OUT1 -> IN1);
		add OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_10.OUT1 -> IN1);
		add OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_10.OUT1 -> IN1);
		add OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_10.OUT1 -> IN1);
		add OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_10.OUT1 -> IN1);
		add OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_10.OUT1 -> IN1);
		add OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_10.OUT1 -> IN1);
		add OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_10.OUT1 -> IN1);
		add OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_10.OUT1 -> IN1);
		}

	rule pattern_connect_14_11 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_14.OUT1 -> IN1);
			OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_14.OUT1 -> IN1);
			OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_14.OUT1 -> IN1);
			OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_14.OUT1 -> IN1);
			OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_14.OUT1 -> IN1);
			OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_14.OUT1 -> IN1);
			OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_14.OUT1 -> IN1);
			OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_14.OUT1 -> IN1);
			OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_14.OUT1 -> IN1);
			OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_14.OUT1 -> IN1);
			OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_14.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		OUT_PORT_0_14[ connected = "1"];
		OUT_PORT_1_14[ connected = "1"];
		OUT_PORT_2_14[ connected = "1"];
		OUT_PORT_3_14[ connected = "1"];
		OUT_PORT_4_14[ connected = "1"];
		OUT_PORT_5_14[ connected = "1"];
		OUT_PORT_6_14[ connected = "1"];
		OUT_PORT_7_14[ connected = "1"];
		OUT_PORT_8_14[ connected = "1"];
		OUT_PORT_9_14[ connected = "1"];
		OUT_PORT_10_14[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](OUT_PORT_9_14.OUT1 -> IN_1_0_l_11 , OUT_PORT_10_14.OUT1 -> IN_2_0_l_11 , OUT_PORT_1_14.OUT1 -> IN_4_0_l_11 , OUT_PORT_8_14.OUT1 -> IN_1_1_l_11 , OUT_PORT_2_14.OUT1 -> IN_2_1_l_11 , OUT_PORT_0_14.OUT1 -> IN_3_1_l_11 , OUT_PORT_5_14.OUT1 -> IN_6_1_l_11 , OUT_PORT_7_14.OUT1 -> IN_1_5_l_11 , OUT_PORT_4_14.OUT1 -> IN_2_5_l_11 , OUT_PORT_6_14.OUT1 -> IN_3_5_l_11 , OUT_PORT_3_14.OUT1 -> IN_6_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_11.OUT1 -> IN1);
		add OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_11.OUT1 -> IN1);
		add OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_11.OUT1 -> IN1);
		add OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_11.OUT1 -> IN1);
		add OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_11.OUT1 -> IN1);
		add OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_11.OUT1 -> IN1);
		add OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_11.OUT1 -> IN1);
		add OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_11.OUT1 -> IN1);
		add OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_11.OUT1 -> IN1);
		add OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_11.OUT1 -> IN1);
		add OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_11.OUT1 -> IN1);
		}

	rule pattern_connect_14_12 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_14.OUT1 -> IN1);
			OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_14.OUT1 -> IN1);
			OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_14.OUT1 -> IN1);
			OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_14.OUT1 -> IN1);
			OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_14.OUT1 -> IN1);
			OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_14.OUT1 -> IN1);
			OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_14.OUT1 -> IN1);
			OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_14.OUT1 -> IN1);
			OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_14.OUT1 -> IN1);
			OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_14.OUT1 -> IN1);
			OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_14.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		OUT_PORT_0_14[ connected = "1"];
		OUT_PORT_1_14[ connected = "1"];
		OUT_PORT_2_14[ connected = "1"];
		OUT_PORT_3_14[ connected = "1"];
		OUT_PORT_4_14[ connected = "1"];
		OUT_PORT_5_14[ connected = "1"];
		OUT_PORT_6_14[ connected = "1"];
		OUT_PORT_7_14[ connected = "1"];
		OUT_PORT_8_14[ connected = "1"];
		OUT_PORT_9_14[ connected = "1"];
		OUT_PORT_10_14[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](OUT_PORT_3_14.OUT1 -> IN_1_0_l_12 , OUT_PORT_6_14.OUT1 -> IN_2_0_l_12 , OUT_PORT_7_14.OUT1 -> IN_4_0_l_12 , OUT_PORT_8_14.OUT1 -> IN_1_1_l_12 , OUT_PORT_10_14.OUT1 -> IN_2_1_l_12 , OUT_PORT_9_14.OUT1 -> IN_3_1_l_12 , OUT_PORT_5_14.OUT1 -> IN_6_1_l_12 , OUT_PORT_2_14.OUT1 -> IN_1_5_l_12 , OUT_PORT_0_14.OUT1 -> IN_2_5_l_12 , OUT_PORT_1_14.OUT1 -> IN_3_5_l_12 , OUT_PORT_4_14.OUT1 -> IN_6_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_12.OUT1 -> IN1);
		add OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_12.OUT1 -> IN1);
		add OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_12.OUT1 -> IN1);
		add OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_12.OUT1 -> IN1);
		add OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_12.OUT1 -> IN1);
		add OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_12.OUT1 -> IN1);
		add OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_12.OUT1 -> IN1);
		add OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_12.OUT1 -> IN1);
		add OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_12.OUT1 -> IN1);
		add OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_12.OUT1 -> IN1);
		add OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_12.OUT1 -> IN1);
		}

	rule pattern_connect_14_13 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
			R_0_l R_G[ gateType = "R"](OUT_PORT_0_14.OUT1 -> IN1);
			OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
			R_1_l R_G[ gateType = "R"](OUT_PORT_1_14.OUT1 -> IN1);
			OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
			R_2_l R_G[ gateType = "R"](OUT_PORT_2_14.OUT1 -> IN1);
			OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
			R_3_l R_G[ gateType = "R"](OUT_PORT_3_14.OUT1 -> IN1);
			OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
			R_4_l R_G[ gateType = "R"](OUT_PORT_4_14.OUT1 -> IN1);
			OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
			R_5_l R_G[ gateType = "R"](OUT_PORT_5_14.OUT1 -> IN1);
			OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
			R_6_l R_G[ gateType = "R"](OUT_PORT_6_14.OUT1 -> IN1);
			OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
			R_7_l R_G[ gateType = "R"](OUT_PORT_7_14.OUT1 -> IN1);
			OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
			R_8_l R_G[ gateType = "R"](OUT_PORT_8_14.OUT1 -> IN1);
			OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
			R_9_l R_G[ gateType = "R"](OUT_PORT_9_14.OUT1 -> IN1);
			OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
			R_10_l R_G[ gateType = "R"](OUT_PORT_10_14.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		OUT_PORT_0_14[ connected = "1"];
		OUT_PORT_1_14[ connected = "1"];
		OUT_PORT_2_14[ connected = "1"];
		OUT_PORT_3_14[ connected = "1"];
		OUT_PORT_4_14[ connected = "1"];
		OUT_PORT_5_14[ connected = "1"];
		OUT_PORT_6_14[ connected = "1"];
		OUT_PORT_7_14[ connected = "1"];
		OUT_PORT_8_14[ connected = "1"];
		OUT_PORT_9_14[ connected = "1"];
		OUT_PORT_10_14[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](OUT_PORT_6_14.OUT1 -> IN_1_2_l_13 , OUT_PORT_7_14.OUT1 -> IN_2_2_l_13 , OUT_PORT_3_14.OUT1 -> G1_3_l_13 , OUT_PORT_10_14.OUT1 -> G2_3_l_13 , OUT_PORT_8_14.OUT1 -> IN_2_3_l_13 , OUT_PORT_1_14.OUT1 -> IN_4_3_l_13 , OUT_PORT_2_14.OUT1 -> IN_5_3_l_13 , OUT_PORT_9_14.OUT1 -> IN_7_3_l_13 , OUT_PORT_4_14.OUT1 -> IN_8_3_l_13 , OUT_PORT_5_14.OUT1 -> IN_10_3_l_13 , OUT_PORT_0_14.OUT1 -> IN_11_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_13.OUT1 -> IN1);
		add OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_13.OUT1 -> IN1);
		add OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_13.OUT1 -> IN1);
		add OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_13.OUT1 -> IN1);
		add OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_13.OUT1 -> IN1);
		add OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_13.OUT1 -> IN1);
		add OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](OUT_PORT_6_13.OUT1 -> IN1);
		add OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](OUT_PORT_7_13.OUT1 -> IN1);
		add OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](OUT_PORT_8_13.OUT1 -> IN1);
		add OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
		add R_9 R_G[ gateType = "T"](OUT_PORT_9_13.OUT1 -> IN1);
		add OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
		add R_10 R_G[ gateType = "T"](OUT_PORT_10_13.OUT1 -> IN1);
		}

	rule pattern_clear_0 {
		sub {
			P_inst_0 PAT_0[ connected = "1"];
			OUT_PORT_0_0 IC_INSTANCE[ connected = "1"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_0.OUT1 -> IN1);
			OUT_PORT_1_0 IC_INSTANCE[ connected = "1"](P_inst_0.G78_3_r_0 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_0.OUT1 -> IN1);
			OUT_PORT_2_0 IC_INSTANCE[ connected = "1"](P_inst_0.n_576_3_r_0 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_0.OUT1 -> IN1);
			OUT_PORT_3_0 IC_INSTANCE[ connected = "1"](P_inst_0.n_102_3_r_0 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_0.OUT1 -> IN1);
			OUT_PORT_4_0 IC_INSTANCE[ connected = "1"](P_inst_0.n_547_3_r_0 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_0.OUT1 -> IN1);
			OUT_PORT_5_0 IC_INSTANCE[ connected = "1"](P_inst_0.G42_4_r_0 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_0.OUT1 -> IN1);
			OUT_PORT_6_0 IC_INSTANCE[ connected = "1"](P_inst_0.n_572_4_r_0 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_0.OUT1 -> IN1);
			OUT_PORT_7_0 IC_INSTANCE[ connected = "1"](P_inst_0.n_573_4_r_0 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_0.OUT1 -> IN1);
			OUT_PORT_8_0 IC_INSTANCE[ connected = "1"](P_inst_0.n_549_4_r_0 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_0.OUT1 -> IN1);
			OUT_PORT_9_0 IC_INSTANCE[ connected = "1"](P_inst_0.n_569_4_r_0 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_0.OUT1 -> IN1);
			OUT_PORT_10_0 IC_INSTANCE[ connected = "1"](P_inst_0.n_452_4_r_0 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_0.OUT1 -> IN1);
		}
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_0.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_0.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_0.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_0.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_0.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_0.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_0.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_0.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_0.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_0.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_0.OUT1 -> IN1);
	}

	rule final_layer_pattern_clear_0 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			OUT_PORT_0_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_429_or_0_3_r_0 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_0.OUT1 -> IN1);
			OUT_PORT_1_0 IC_INSTANCE[ connected = "0"](P_inst_0.G78_3_r_0 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_0.OUT1 -> IN1);
			OUT_PORT_2_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_576_3_r_0 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_0.OUT1 -> IN1);
			OUT_PORT_3_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_102_3_r_0 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_0.OUT1 -> IN1);
			OUT_PORT_4_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_547_3_r_0 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_0.OUT1 -> IN1);
			OUT_PORT_5_0 IC_INSTANCE[ connected = "0"](P_inst_0.G42_4_r_0 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_0.OUT1 -> IN1);
			OUT_PORT_6_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_572_4_r_0 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_0.OUT1 -> IN1);
			OUT_PORT_7_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_573_4_r_0 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_0.OUT1 -> IN1);
			OUT_PORT_8_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_549_4_r_0 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_0.OUT1 -> IN1);
			OUT_PORT_9_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_569_4_r_0 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_0.OUT1 -> IN1);
			OUT_PORT_10_0 IC_INSTANCE[ connected = "0"](P_inst_0.n_452_4_r_0 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_0.OUT1 -> IN1);
		}
			P_inst_0[ connected = "1"];
		OUT_PORT_0_0[ connected = "1"];
		OUT_PORT_1_0[ connected = "1"];
		OUT_PORT_2_0[ connected = "1"];
		OUT_PORT_3_0[ connected = "1"];
		OUT_PORT_4_0[ connected = "1"];
		OUT_PORT_5_0[ connected = "1"];
		OUT_PORT_6_0[ connected = "1"];
		OUT_PORT_7_0[ connected = "1"];
		OUT_PORT_8_0[ connected = "1"];
		OUT_PORT_9_0[ connected = "1"];
		OUT_PORT_10_0[ connected = "1"];
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_0.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_0.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_0.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_0.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_0.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_0.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_0.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_0.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_0.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_0.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_0.OUT1 -> IN1);
	}

	rule pattern_clear_1 {
		sub {
			P_inst_1 PAT_1[ connected = "1"];
			OUT_PORT_0_1 IC_INSTANCE[ connected = "1"](P_inst_1.ACVQN2_0_r_1 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_1.OUT1 -> IN1);
			OUT_PORT_1_1 IC_INSTANCE[ connected = "1"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_1.OUT1 -> IN1);
			OUT_PORT_2_1 IC_INSTANCE[ connected = "1"](P_inst_1.G199_1_r_1 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_1.OUT1 -> IN1);
			OUT_PORT_3_1 IC_INSTANCE[ connected = "1"](P_inst_1.G214_1_r_1 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_1.OUT1 -> IN1);
			OUT_PORT_4_1 IC_INSTANCE[ connected = "1"](P_inst_1.ACVQN1_2_r_1 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_1.OUT1 -> IN1);
			OUT_PORT_5_1 IC_INSTANCE[ connected = "1"](P_inst_1.P6_2_r_1 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_1.OUT1 -> IN1);
			OUT_PORT_6_1 IC_INSTANCE[ connected = "1"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_1.OUT1 -> IN1);
			OUT_PORT_7_1 IC_INSTANCE[ connected = "1"](P_inst_1.G78_3_r_1 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_1.OUT1 -> IN1);
			OUT_PORT_8_1 IC_INSTANCE[ connected = "1"](P_inst_1.n_576_3_r_1 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_1.OUT1 -> IN1);
			OUT_PORT_9_1 IC_INSTANCE[ connected = "1"](P_inst_1.n_102_3_r_1 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_1.OUT1 -> IN1);
			OUT_PORT_10_1 IC_INSTANCE[ connected = "1"](P_inst_1.n_547_3_r_1 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_1.OUT1 -> IN1);
		}
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_1.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_1.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_1.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_1.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_1.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_1.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_1.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_1.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_1.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_1.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_1.OUT1 -> IN1);
	}

	rule final_layer_pattern_clear_1 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			OUT_PORT_0_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN2_0_r_1 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_1.OUT1 -> IN1);
			OUT_PORT_1_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_266_and_0_0_r_1 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_1.OUT1 -> IN1);
			OUT_PORT_2_1 IC_INSTANCE[ connected = "0"](P_inst_1.G199_1_r_1 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_1.OUT1 -> IN1);
			OUT_PORT_3_1 IC_INSTANCE[ connected = "0"](P_inst_1.G214_1_r_1 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_1.OUT1 -> IN1);
			OUT_PORT_4_1 IC_INSTANCE[ connected = "0"](P_inst_1.ACVQN1_2_r_1 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_1.OUT1 -> IN1);
			OUT_PORT_5_1 IC_INSTANCE[ connected = "0"](P_inst_1.P6_2_r_1 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_1.OUT1 -> IN1);
			OUT_PORT_6_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_429_or_0_3_r_1 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_1.OUT1 -> IN1);
			OUT_PORT_7_1 IC_INSTANCE[ connected = "0"](P_inst_1.G78_3_r_1 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_1.OUT1 -> IN1);
			OUT_PORT_8_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_576_3_r_1 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_1.OUT1 -> IN1);
			OUT_PORT_9_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_102_3_r_1 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_1.OUT1 -> IN1);
			OUT_PORT_10_1 IC_INSTANCE[ connected = "0"](P_inst_1.n_547_3_r_1 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_1.OUT1 -> IN1);
		}
			P_inst_1[ connected = "1"];
		OUT_PORT_0_1[ connected = "1"];
		OUT_PORT_1_1[ connected = "1"];
		OUT_PORT_2_1[ connected = "1"];
		OUT_PORT_3_1[ connected = "1"];
		OUT_PORT_4_1[ connected = "1"];
		OUT_PORT_5_1[ connected = "1"];
		OUT_PORT_6_1[ connected = "1"];
		OUT_PORT_7_1[ connected = "1"];
		OUT_PORT_8_1[ connected = "1"];
		OUT_PORT_9_1[ connected = "1"];
		OUT_PORT_10_1[ connected = "1"];
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_1.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_1.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_1.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_1.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_1.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_1.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_1.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_1.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_1.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_1.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_1.OUT1 -> IN1);
	}

	rule pattern_clear_2 {
		sub {
			P_inst_2 PAT_2[ connected = "1"];
			OUT_PORT_0_2 IC_INSTANCE[ connected = "1"](P_inst_2.ACVQN2_0_r_2 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_2.OUT1 -> IN1);
			OUT_PORT_1_2 IC_INSTANCE[ connected = "1"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_2.OUT1 -> IN1);
			OUT_PORT_2_2 IC_INSTANCE[ connected = "1"](P_inst_2.G199_1_r_2 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_2.OUT1 -> IN1);
			OUT_PORT_3_2 IC_INSTANCE[ connected = "1"](P_inst_2.G214_1_r_2 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_2.OUT1 -> IN1);
			OUT_PORT_4_2 IC_INSTANCE[ connected = "1"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_2.OUT1 -> IN1);
			OUT_PORT_5_2 IC_INSTANCE[ connected = "1"](P_inst_2.G78_3_r_2 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_2.OUT1 -> IN1);
			OUT_PORT_6_2 IC_INSTANCE[ connected = "1"](P_inst_2.n_576_3_r_2 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_2.OUT1 -> IN1);
			OUT_PORT_7_2 IC_INSTANCE[ connected = "1"](P_inst_2.n_102_3_r_2 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_2.OUT1 -> IN1);
			OUT_PORT_8_2 IC_INSTANCE[ connected = "1"](P_inst_2.n_547_3_r_2 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_2.OUT1 -> IN1);
			OUT_PORT_9_2 IC_INSTANCE[ connected = "1"](P_inst_2.n_42_5_r_2 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_2.OUT1 -> IN1);
			OUT_PORT_10_2 IC_INSTANCE[ connected = "1"](P_inst_2.G199_5_r_2 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_2.OUT1 -> IN1);
		}
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_2.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_2.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_2.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_2.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_2.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_2.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_2.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_2.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_2.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_2.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_2.OUT1 -> IN1);
	}

	rule final_layer_pattern_clear_2 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			OUT_PORT_0_2 IC_INSTANCE[ connected = "0"](P_inst_2.ACVQN2_0_r_2 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_2.OUT1 -> IN1);
			OUT_PORT_1_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_266_and_0_0_r_2 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_2.OUT1 -> IN1);
			OUT_PORT_2_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_1_r_2 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_2.OUT1 -> IN1);
			OUT_PORT_3_2 IC_INSTANCE[ connected = "0"](P_inst_2.G214_1_r_2 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_2.OUT1 -> IN1);
			OUT_PORT_4_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_429_or_0_3_r_2 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_2.OUT1 -> IN1);
			OUT_PORT_5_2 IC_INSTANCE[ connected = "0"](P_inst_2.G78_3_r_2 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_2.OUT1 -> IN1);
			OUT_PORT_6_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_576_3_r_2 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_2.OUT1 -> IN1);
			OUT_PORT_7_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_102_3_r_2 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_2.OUT1 -> IN1);
			OUT_PORT_8_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_547_3_r_2 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_2.OUT1 -> IN1);
			OUT_PORT_9_2 IC_INSTANCE[ connected = "0"](P_inst_2.n_42_5_r_2 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_2.OUT1 -> IN1);
			OUT_PORT_10_2 IC_INSTANCE[ connected = "0"](P_inst_2.G199_5_r_2 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_2.OUT1 -> IN1);
		}
			P_inst_2[ connected = "1"];
		OUT_PORT_0_2[ connected = "1"];
		OUT_PORT_1_2[ connected = "1"];
		OUT_PORT_2_2[ connected = "1"];
		OUT_PORT_3_2[ connected = "1"];
		OUT_PORT_4_2[ connected = "1"];
		OUT_PORT_5_2[ connected = "1"];
		OUT_PORT_6_2[ connected = "1"];
		OUT_PORT_7_2[ connected = "1"];
		OUT_PORT_8_2[ connected = "1"];
		OUT_PORT_9_2[ connected = "1"];
		OUT_PORT_10_2[ connected = "1"];
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_2.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_2.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_2.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_2.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_2.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_2.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_2.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_2.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_2.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_2.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_2.OUT1 -> IN1);
	}

	rule pattern_clear_3 {
		sub {
			P_inst_3 PAT_3[ connected = "1"];
			OUT_PORT_0_3 IC_INSTANCE[ connected = "1"](P_inst_3.ACVQN2_0_r_3 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_3.OUT1 -> IN1);
			OUT_PORT_1_3 IC_INSTANCE[ connected = "1"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_3.OUT1 -> IN1);
			OUT_PORT_2_3 IC_INSTANCE[ connected = "1"](P_inst_3.G199_1_r_3 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_3.OUT1 -> IN1);
			OUT_PORT_3_3 IC_INSTANCE[ connected = "1"](P_inst_3.G214_1_r_3 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_3.OUT1 -> IN1);
			OUT_PORT_4_3 IC_INSTANCE[ connected = "1"](P_inst_3.ACVQN1_2_r_3 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_3.OUT1 -> IN1);
			OUT_PORT_5_3 IC_INSTANCE[ connected = "1"](P_inst_3.P6_2_r_3 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_3.OUT1 -> IN1);
			OUT_PORT_6_3 IC_INSTANCE[ connected = "1"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_3.OUT1 -> IN1);
			OUT_PORT_7_3 IC_INSTANCE[ connected = "1"](P_inst_3.G78_3_r_3 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_3.OUT1 -> IN1);
			OUT_PORT_8_3 IC_INSTANCE[ connected = "1"](P_inst_3.n_576_3_r_3 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_3.OUT1 -> IN1);
			OUT_PORT_9_3 IC_INSTANCE[ connected = "1"](P_inst_3.n_102_3_r_3 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_3.OUT1 -> IN1);
			OUT_PORT_10_3 IC_INSTANCE[ connected = "1"](P_inst_3.n_547_3_r_3 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_3.OUT1 -> IN1);
		}
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_3.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_3.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_3.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_3.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_3.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_3.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_3.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_3.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_3.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_3.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_3.OUT1 -> IN1);
	}

	rule final_layer_pattern_clear_3 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			OUT_PORT_0_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN2_0_r_3 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_3.OUT1 -> IN1);
			OUT_PORT_1_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_266_and_0_0_r_3 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_3.OUT1 -> IN1);
			OUT_PORT_2_3 IC_INSTANCE[ connected = "0"](P_inst_3.G199_1_r_3 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_3.OUT1 -> IN1);
			OUT_PORT_3_3 IC_INSTANCE[ connected = "0"](P_inst_3.G214_1_r_3 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_3.OUT1 -> IN1);
			OUT_PORT_4_3 IC_INSTANCE[ connected = "0"](P_inst_3.ACVQN1_2_r_3 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_3.OUT1 -> IN1);
			OUT_PORT_5_3 IC_INSTANCE[ connected = "0"](P_inst_3.P6_2_r_3 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_3.OUT1 -> IN1);
			OUT_PORT_6_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_429_or_0_3_r_3 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_3.OUT1 -> IN1);
			OUT_PORT_7_3 IC_INSTANCE[ connected = "0"](P_inst_3.G78_3_r_3 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_3.OUT1 -> IN1);
			OUT_PORT_8_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_576_3_r_3 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_3.OUT1 -> IN1);
			OUT_PORT_9_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_102_3_r_3 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_3.OUT1 -> IN1);
			OUT_PORT_10_3 IC_INSTANCE[ connected = "0"](P_inst_3.n_547_3_r_3 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_3.OUT1 -> IN1);
		}
			P_inst_3[ connected = "1"];
		OUT_PORT_0_3[ connected = "1"];
		OUT_PORT_1_3[ connected = "1"];
		OUT_PORT_2_3[ connected = "1"];
		OUT_PORT_3_3[ connected = "1"];
		OUT_PORT_4_3[ connected = "1"];
		OUT_PORT_5_3[ connected = "1"];
		OUT_PORT_6_3[ connected = "1"];
		OUT_PORT_7_3[ connected = "1"];
		OUT_PORT_8_3[ connected = "1"];
		OUT_PORT_9_3[ connected = "1"];
		OUT_PORT_10_3[ connected = "1"];
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_3.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_3.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_3.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_3.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_3.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_3.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_3.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_3.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_3.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_3.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_3.OUT1 -> IN1);
	}

	rule pattern_clear_4 {
		sub {
			P_inst_4 PAT_4[ connected = "1"];
			OUT_PORT_0_4 IC_INSTANCE[ connected = "1"](P_inst_4.ACVQN2_0_r_4 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_4.OUT1 -> IN1);
			OUT_PORT_1_4 IC_INSTANCE[ connected = "1"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_4.OUT1 -> IN1);
			OUT_PORT_2_4 IC_INSTANCE[ connected = "1"](P_inst_4.ACVQN1_2_r_4 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_4.OUT1 -> IN1);
			OUT_PORT_3_4 IC_INSTANCE[ connected = "1"](P_inst_4.P6_2_r_4 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_4.OUT1 -> IN1);
			OUT_PORT_4_4 IC_INSTANCE[ connected = "1"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_4.OUT1 -> IN1);
			OUT_PORT_5_4 IC_INSTANCE[ connected = "1"](P_inst_4.G78_3_r_4 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_4.OUT1 -> IN1);
			OUT_PORT_6_4 IC_INSTANCE[ connected = "1"](P_inst_4.n_576_3_r_4 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_4.OUT1 -> IN1);
			OUT_PORT_7_4 IC_INSTANCE[ connected = "1"](P_inst_4.n_102_3_r_4 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_4.OUT1 -> IN1);
			OUT_PORT_8_4 IC_INSTANCE[ connected = "1"](P_inst_4.n_547_3_r_4 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_4.OUT1 -> IN1);
			OUT_PORT_9_4 IC_INSTANCE[ connected = "1"](P_inst_4.n_42_5_r_4 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_4.OUT1 -> IN1);
			OUT_PORT_10_4 IC_INSTANCE[ connected = "1"](P_inst_4.G199_5_r_4 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_4.OUT1 -> IN1);
		}
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_4.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_4.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_4.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_4.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_4.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_4.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_4.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_4.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_4.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_4.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_4.OUT1 -> IN1);
	}

	rule final_layer_pattern_clear_4 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			OUT_PORT_0_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN2_0_r_4 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_4.OUT1 -> IN1);
			OUT_PORT_1_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_266_and_0_0_r_4 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_4.OUT1 -> IN1);
			OUT_PORT_2_4 IC_INSTANCE[ connected = "0"](P_inst_4.ACVQN1_2_r_4 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_4.OUT1 -> IN1);
			OUT_PORT_3_4 IC_INSTANCE[ connected = "0"](P_inst_4.P6_2_r_4 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_4.OUT1 -> IN1);
			OUT_PORT_4_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_429_or_0_3_r_4 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_4.OUT1 -> IN1);
			OUT_PORT_5_4 IC_INSTANCE[ connected = "0"](P_inst_4.G78_3_r_4 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_4.OUT1 -> IN1);
			OUT_PORT_6_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_576_3_r_4 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_4.OUT1 -> IN1);
			OUT_PORT_7_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_102_3_r_4 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_4.OUT1 -> IN1);
			OUT_PORT_8_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_547_3_r_4 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_4.OUT1 -> IN1);
			OUT_PORT_9_4 IC_INSTANCE[ connected = "0"](P_inst_4.n_42_5_r_4 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_4.OUT1 -> IN1);
			OUT_PORT_10_4 IC_INSTANCE[ connected = "0"](P_inst_4.G199_5_r_4 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_4.OUT1 -> IN1);
		}
			P_inst_4[ connected = "1"];
		OUT_PORT_0_4[ connected = "1"];
		OUT_PORT_1_4[ connected = "1"];
		OUT_PORT_2_4[ connected = "1"];
		OUT_PORT_3_4[ connected = "1"];
		OUT_PORT_4_4[ connected = "1"];
		OUT_PORT_5_4[ connected = "1"];
		OUT_PORT_6_4[ connected = "1"];
		OUT_PORT_7_4[ connected = "1"];
		OUT_PORT_8_4[ connected = "1"];
		OUT_PORT_9_4[ connected = "1"];
		OUT_PORT_10_4[ connected = "1"];
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_4.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_4.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_4.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_4.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_4.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_4.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_4.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_4.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_4.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_4.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_4.OUT1 -> IN1);
	}

	rule pattern_clear_5 {
		sub {
			P_inst_5 PAT_5[ connected = "1"];
			OUT_PORT_0_5 IC_INSTANCE[ connected = "1"](P_inst_5.G199_1_r_5 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_5.OUT1 -> IN1);
			OUT_PORT_1_5 IC_INSTANCE[ connected = "1"](P_inst_5.G214_1_r_5 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_5.OUT1 -> IN1);
			OUT_PORT_2_5 IC_INSTANCE[ connected = "1"](P_inst_5.ACVQN1_2_r_5 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_5.OUT1 -> IN1);
			OUT_PORT_3_5 IC_INSTANCE[ connected = "1"](P_inst_5.P6_2_r_5 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_5.OUT1 -> IN1);
			OUT_PORT_4_5 IC_INSTANCE[ connected = "1"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_5.OUT1 -> IN1);
			OUT_PORT_5_5 IC_INSTANCE[ connected = "1"](P_inst_5.G78_3_r_5 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_5.OUT1 -> IN1);
			OUT_PORT_6_5 IC_INSTANCE[ connected = "1"](P_inst_5.n_576_3_r_5 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_5.OUT1 -> IN1);
			OUT_PORT_7_5 IC_INSTANCE[ connected = "1"](P_inst_5.n_102_3_r_5 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_5.OUT1 -> IN1);
			OUT_PORT_8_5 IC_INSTANCE[ connected = "1"](P_inst_5.n_547_3_r_5 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_5.OUT1 -> IN1);
			OUT_PORT_9_5 IC_INSTANCE[ connected = "1"](P_inst_5.n_42_5_r_5 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_5.OUT1 -> IN1);
			OUT_PORT_10_5 IC_INSTANCE[ connected = "1"](P_inst_5.G199_5_r_5 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_5.OUT1 -> IN1);
		}
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_5.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_5.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_5.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_5.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_5.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_5.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_5.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_5.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_5.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_5.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_5.OUT1 -> IN1);
	}

	rule final_layer_pattern_clear_5 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			OUT_PORT_0_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_1_r_5 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_5.OUT1 -> IN1);
			OUT_PORT_1_5 IC_INSTANCE[ connected = "0"](P_inst_5.G214_1_r_5 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_5.OUT1 -> IN1);
			OUT_PORT_2_5 IC_INSTANCE[ connected = "0"](P_inst_5.ACVQN1_2_r_5 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_5.OUT1 -> IN1);
			OUT_PORT_3_5 IC_INSTANCE[ connected = "0"](P_inst_5.P6_2_r_5 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_5.OUT1 -> IN1);
			OUT_PORT_4_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_429_or_0_3_r_5 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_5.OUT1 -> IN1);
			OUT_PORT_5_5 IC_INSTANCE[ connected = "0"](P_inst_5.G78_3_r_5 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_5.OUT1 -> IN1);
			OUT_PORT_6_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_576_3_r_5 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_5.OUT1 -> IN1);
			OUT_PORT_7_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_102_3_r_5 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_5.OUT1 -> IN1);
			OUT_PORT_8_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_547_3_r_5 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_5.OUT1 -> IN1);
			OUT_PORT_9_5 IC_INSTANCE[ connected = "0"](P_inst_5.n_42_5_r_5 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_5.OUT1 -> IN1);
			OUT_PORT_10_5 IC_INSTANCE[ connected = "0"](P_inst_5.G199_5_r_5 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_5.OUT1 -> IN1);
		}
			P_inst_5[ connected = "1"];
		OUT_PORT_0_5[ connected = "1"];
		OUT_PORT_1_5[ connected = "1"];
		OUT_PORT_2_5[ connected = "1"];
		OUT_PORT_3_5[ connected = "1"];
		OUT_PORT_4_5[ connected = "1"];
		OUT_PORT_5_5[ connected = "1"];
		OUT_PORT_6_5[ connected = "1"];
		OUT_PORT_7_5[ connected = "1"];
		OUT_PORT_8_5[ connected = "1"];
		OUT_PORT_9_5[ connected = "1"];
		OUT_PORT_10_5[ connected = "1"];
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_5.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_5.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_5.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_5.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_5.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_5.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_5.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_5.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_5.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_5.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_5.OUT1 -> IN1);
	}

	rule pattern_clear_6 {
		sub {
			P_inst_6 PAT_6[ connected = "1"];
			OUT_PORT_0_6 IC_INSTANCE[ connected = "1"](P_inst_6.ACVQN2_0_r_6 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_6.OUT1 -> IN1);
			OUT_PORT_1_6 IC_INSTANCE[ connected = "1"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_6.OUT1 -> IN1);
			OUT_PORT_2_6 IC_INSTANCE[ connected = "1"](P_inst_6.ACVQN1_2_r_6 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_6.OUT1 -> IN1);
			OUT_PORT_3_6 IC_INSTANCE[ connected = "1"](P_inst_6.P6_2_r_6 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_6.OUT1 -> IN1);
			OUT_PORT_4_6 IC_INSTANCE[ connected = "1"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_6.OUT1 -> IN1);
			OUT_PORT_5_6 IC_INSTANCE[ connected = "1"](P_inst_6.G78_3_r_6 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_6.OUT1 -> IN1);
			OUT_PORT_6_6 IC_INSTANCE[ connected = "1"](P_inst_6.n_576_3_r_6 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_6.OUT1 -> IN1);
			OUT_PORT_7_6 IC_INSTANCE[ connected = "1"](P_inst_6.n_102_3_r_6 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_6.OUT1 -> IN1);
			OUT_PORT_8_6 IC_INSTANCE[ connected = "1"](P_inst_6.n_547_3_r_6 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_6.OUT1 -> IN1);
			OUT_PORT_9_6 IC_INSTANCE[ connected = "1"](P_inst_6.n_42_5_r_6 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_6.OUT1 -> IN1);
			OUT_PORT_10_6 IC_INSTANCE[ connected = "1"](P_inst_6.G199_5_r_6 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_6.OUT1 -> IN1);
		}
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_6.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_6.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_6.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_6.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_6.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_6.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_6.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_6.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_6.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_6.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_6.OUT1 -> IN1);
	}

	rule final_layer_pattern_clear_6 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			OUT_PORT_0_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN2_0_r_6 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_6.OUT1 -> IN1);
			OUT_PORT_1_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_266_and_0_0_r_6 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_6.OUT1 -> IN1);
			OUT_PORT_2_6 IC_INSTANCE[ connected = "0"](P_inst_6.ACVQN1_2_r_6 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_6.OUT1 -> IN1);
			OUT_PORT_3_6 IC_INSTANCE[ connected = "0"](P_inst_6.P6_2_r_6 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_6.OUT1 -> IN1);
			OUT_PORT_4_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_429_or_0_3_r_6 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_6.OUT1 -> IN1);
			OUT_PORT_5_6 IC_INSTANCE[ connected = "0"](P_inst_6.G78_3_r_6 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_6.OUT1 -> IN1);
			OUT_PORT_6_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_576_3_r_6 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_6.OUT1 -> IN1);
			OUT_PORT_7_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_102_3_r_6 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_6.OUT1 -> IN1);
			OUT_PORT_8_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_547_3_r_6 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_6.OUT1 -> IN1);
			OUT_PORT_9_6 IC_INSTANCE[ connected = "0"](P_inst_6.n_42_5_r_6 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_6.OUT1 -> IN1);
			OUT_PORT_10_6 IC_INSTANCE[ connected = "0"](P_inst_6.G199_5_r_6 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_6.OUT1 -> IN1);
		}
			P_inst_6[ connected = "1"];
		OUT_PORT_0_6[ connected = "1"];
		OUT_PORT_1_6[ connected = "1"];
		OUT_PORT_2_6[ connected = "1"];
		OUT_PORT_3_6[ connected = "1"];
		OUT_PORT_4_6[ connected = "1"];
		OUT_PORT_5_6[ connected = "1"];
		OUT_PORT_6_6[ connected = "1"];
		OUT_PORT_7_6[ connected = "1"];
		OUT_PORT_8_6[ connected = "1"];
		OUT_PORT_9_6[ connected = "1"];
		OUT_PORT_10_6[ connected = "1"];
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_6.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_6.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_6.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_6.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_6.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_6.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_6.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_6.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_6.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_6.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_6.OUT1 -> IN1);
	}

	rule pattern_clear_7 {
		sub {
			P_inst_7 PAT_7[ connected = "1"];
			OUT_PORT_0_7 IC_INSTANCE[ connected = "1"](P_inst_7.ACVQN2_0_r_7 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_7.OUT1 -> IN1);
			OUT_PORT_1_7 IC_INSTANCE[ connected = "1"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_7.OUT1 -> IN1);
			OUT_PORT_2_7 IC_INSTANCE[ connected = "1"](P_inst_7.G199_1_r_7 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_7.OUT1 -> IN1);
			OUT_PORT_3_7 IC_INSTANCE[ connected = "1"](P_inst_7.G214_1_r_7 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_7.OUT1 -> IN1);
			OUT_PORT_4_7 IC_INSTANCE[ connected = "1"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_7.OUT1 -> IN1);
			OUT_PORT_5_7 IC_INSTANCE[ connected = "1"](P_inst_7.G78_3_r_7 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_7.OUT1 -> IN1);
			OUT_PORT_6_7 IC_INSTANCE[ connected = "1"](P_inst_7.n_576_3_r_7 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_7.OUT1 -> IN1);
			OUT_PORT_7_7 IC_INSTANCE[ connected = "1"](P_inst_7.n_102_3_r_7 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_7.OUT1 -> IN1);
			OUT_PORT_8_7 IC_INSTANCE[ connected = "1"](P_inst_7.n_547_3_r_7 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_7.OUT1 -> IN1);
			OUT_PORT_9_7 IC_INSTANCE[ connected = "1"](P_inst_7.n_42_5_r_7 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_7.OUT1 -> IN1);
			OUT_PORT_10_7 IC_INSTANCE[ connected = "1"](P_inst_7.G199_5_r_7 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_7.OUT1 -> IN1);
		}
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_7.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_7.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_7.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_7.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_7.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_7.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_7.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_7.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_7.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_7.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_7.OUT1 -> IN1);
	}

	rule final_layer_pattern_clear_7 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			OUT_PORT_0_7 IC_INSTANCE[ connected = "0"](P_inst_7.ACVQN2_0_r_7 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_7.OUT1 -> IN1);
			OUT_PORT_1_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_266_and_0_0_r_7 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_7.OUT1 -> IN1);
			OUT_PORT_2_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_1_r_7 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_7.OUT1 -> IN1);
			OUT_PORT_3_7 IC_INSTANCE[ connected = "0"](P_inst_7.G214_1_r_7 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_7.OUT1 -> IN1);
			OUT_PORT_4_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_429_or_0_3_r_7 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_7.OUT1 -> IN1);
			OUT_PORT_5_7 IC_INSTANCE[ connected = "0"](P_inst_7.G78_3_r_7 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_7.OUT1 -> IN1);
			OUT_PORT_6_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_576_3_r_7 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_7.OUT1 -> IN1);
			OUT_PORT_7_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_102_3_r_7 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_7.OUT1 -> IN1);
			OUT_PORT_8_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_547_3_r_7 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_7.OUT1 -> IN1);
			OUT_PORT_9_7 IC_INSTANCE[ connected = "0"](P_inst_7.n_42_5_r_7 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_7.OUT1 -> IN1);
			OUT_PORT_10_7 IC_INSTANCE[ connected = "0"](P_inst_7.G199_5_r_7 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_7.OUT1 -> IN1);
		}
			P_inst_7[ connected = "1"];
		OUT_PORT_0_7[ connected = "1"];
		OUT_PORT_1_7[ connected = "1"];
		OUT_PORT_2_7[ connected = "1"];
		OUT_PORT_3_7[ connected = "1"];
		OUT_PORT_4_7[ connected = "1"];
		OUT_PORT_5_7[ connected = "1"];
		OUT_PORT_6_7[ connected = "1"];
		OUT_PORT_7_7[ connected = "1"];
		OUT_PORT_8_7[ connected = "1"];
		OUT_PORT_9_7[ connected = "1"];
		OUT_PORT_10_7[ connected = "1"];
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_7.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_7.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_7.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_7.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_7.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_7.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_7.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_7.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_7.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_7.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_7.OUT1 -> IN1);
	}

	rule pattern_clear_8 {
		sub {
			P_inst_8 PAT_8[ connected = "1"];
			OUT_PORT_0_8 IC_INSTANCE[ connected = "1"](P_inst_8.ACVQN2_0_r_8 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_8.OUT1 -> IN1);
			OUT_PORT_1_8 IC_INSTANCE[ connected = "1"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_8.OUT1 -> IN1);
			OUT_PORT_2_8 IC_INSTANCE[ connected = "1"](P_inst_8.ACVQN1_2_r_8 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_8.OUT1 -> IN1);
			OUT_PORT_3_8 IC_INSTANCE[ connected = "1"](P_inst_8.P6_2_r_8 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_8.OUT1 -> IN1);
			OUT_PORT_4_8 IC_INSTANCE[ connected = "1"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_8.OUT1 -> IN1);
			OUT_PORT_5_8 IC_INSTANCE[ connected = "1"](P_inst_8.G78_3_r_8 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_8.OUT1 -> IN1);
			OUT_PORT_6_8 IC_INSTANCE[ connected = "1"](P_inst_8.n_576_3_r_8 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_8.OUT1 -> IN1);
			OUT_PORT_7_8 IC_INSTANCE[ connected = "1"](P_inst_8.n_102_3_r_8 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_8.OUT1 -> IN1);
			OUT_PORT_8_8 IC_INSTANCE[ connected = "1"](P_inst_8.n_547_3_r_8 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_8.OUT1 -> IN1);
			OUT_PORT_9_8 IC_INSTANCE[ connected = "1"](P_inst_8.n_42_5_r_8 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_8.OUT1 -> IN1);
			OUT_PORT_10_8 IC_INSTANCE[ connected = "1"](P_inst_8.G199_5_r_8 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_8.OUT1 -> IN1);
		}
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_8.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_8.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_8.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_8.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_8.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_8.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_8.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_8.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_8.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_8.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_8.OUT1 -> IN1);
	}

	rule final_layer_pattern_clear_8 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			OUT_PORT_0_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN2_0_r_8 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_8.OUT1 -> IN1);
			OUT_PORT_1_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_266_and_0_0_r_8 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_8.OUT1 -> IN1);
			OUT_PORT_2_8 IC_INSTANCE[ connected = "0"](P_inst_8.ACVQN1_2_r_8 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_8.OUT1 -> IN1);
			OUT_PORT_3_8 IC_INSTANCE[ connected = "0"](P_inst_8.P6_2_r_8 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_8.OUT1 -> IN1);
			OUT_PORT_4_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_429_or_0_3_r_8 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_8.OUT1 -> IN1);
			OUT_PORT_5_8 IC_INSTANCE[ connected = "0"](P_inst_8.G78_3_r_8 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_8.OUT1 -> IN1);
			OUT_PORT_6_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_576_3_r_8 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_8.OUT1 -> IN1);
			OUT_PORT_7_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_102_3_r_8 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_8.OUT1 -> IN1);
			OUT_PORT_8_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_547_3_r_8 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_8.OUT1 -> IN1);
			OUT_PORT_9_8 IC_INSTANCE[ connected = "0"](P_inst_8.n_42_5_r_8 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_8.OUT1 -> IN1);
			OUT_PORT_10_8 IC_INSTANCE[ connected = "0"](P_inst_8.G199_5_r_8 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_8.OUT1 -> IN1);
		}
			P_inst_8[ connected = "1"];
		OUT_PORT_0_8[ connected = "1"];
		OUT_PORT_1_8[ connected = "1"];
		OUT_PORT_2_8[ connected = "1"];
		OUT_PORT_3_8[ connected = "1"];
		OUT_PORT_4_8[ connected = "1"];
		OUT_PORT_5_8[ connected = "1"];
		OUT_PORT_6_8[ connected = "1"];
		OUT_PORT_7_8[ connected = "1"];
		OUT_PORT_8_8[ connected = "1"];
		OUT_PORT_9_8[ connected = "1"];
		OUT_PORT_10_8[ connected = "1"];
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_8.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_8.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_8.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_8.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_8.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_8.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_8.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_8.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_8.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_8.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_8.OUT1 -> IN1);
	}

	rule pattern_clear_9 {
		sub {
			P_inst_9 PAT_9[ connected = "1"];
			OUT_PORT_0_9 IC_INSTANCE[ connected = "1"](P_inst_9.G199_1_r_9 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_9.OUT1 -> IN1);
			OUT_PORT_1_9 IC_INSTANCE[ connected = "1"](P_inst_9.G214_1_r_9 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_9.OUT1 -> IN1);
			OUT_PORT_2_9 IC_INSTANCE[ connected = "1"](P_inst_9.ACVQN1_2_r_9 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_9.OUT1 -> IN1);
			OUT_PORT_3_9 IC_INSTANCE[ connected = "1"](P_inst_9.P6_2_r_9 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_9.OUT1 -> IN1);
			OUT_PORT_4_9 IC_INSTANCE[ connected = "1"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_9.OUT1 -> IN1);
			OUT_PORT_5_9 IC_INSTANCE[ connected = "1"](P_inst_9.G78_3_r_9 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_9.OUT1 -> IN1);
			OUT_PORT_6_9 IC_INSTANCE[ connected = "1"](P_inst_9.n_576_3_r_9 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_9.OUT1 -> IN1);
			OUT_PORT_7_9 IC_INSTANCE[ connected = "1"](P_inst_9.n_102_3_r_9 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_9.OUT1 -> IN1);
			OUT_PORT_8_9 IC_INSTANCE[ connected = "1"](P_inst_9.n_547_3_r_9 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_9.OUT1 -> IN1);
			OUT_PORT_9_9 IC_INSTANCE[ connected = "1"](P_inst_9.n_42_5_r_9 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_9.OUT1 -> IN1);
			OUT_PORT_10_9 IC_INSTANCE[ connected = "1"](P_inst_9.G199_5_r_9 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_9.OUT1 -> IN1);
		}
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_9.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_9.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_9.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_9.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_9.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_9.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_9.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_9.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_9.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_9.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_9.OUT1 -> IN1);
	}

	rule final_layer_pattern_clear_9 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			OUT_PORT_0_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_1_r_9 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_9.OUT1 -> IN1);
			OUT_PORT_1_9 IC_INSTANCE[ connected = "0"](P_inst_9.G214_1_r_9 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_9.OUT1 -> IN1);
			OUT_PORT_2_9 IC_INSTANCE[ connected = "0"](P_inst_9.ACVQN1_2_r_9 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_9.OUT1 -> IN1);
			OUT_PORT_3_9 IC_INSTANCE[ connected = "0"](P_inst_9.P6_2_r_9 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_9.OUT1 -> IN1);
			OUT_PORT_4_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_429_or_0_3_r_9 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_9.OUT1 -> IN1);
			OUT_PORT_5_9 IC_INSTANCE[ connected = "0"](P_inst_9.G78_3_r_9 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_9.OUT1 -> IN1);
			OUT_PORT_6_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_576_3_r_9 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_9.OUT1 -> IN1);
			OUT_PORT_7_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_102_3_r_9 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_9.OUT1 -> IN1);
			OUT_PORT_8_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_547_3_r_9 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_9.OUT1 -> IN1);
			OUT_PORT_9_9 IC_INSTANCE[ connected = "0"](P_inst_9.n_42_5_r_9 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_9.OUT1 -> IN1);
			OUT_PORT_10_9 IC_INSTANCE[ connected = "0"](P_inst_9.G199_5_r_9 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_9.OUT1 -> IN1);
		}
			P_inst_9[ connected = "1"];
		OUT_PORT_0_9[ connected = "1"];
		OUT_PORT_1_9[ connected = "1"];
		OUT_PORT_2_9[ connected = "1"];
		OUT_PORT_3_9[ connected = "1"];
		OUT_PORT_4_9[ connected = "1"];
		OUT_PORT_5_9[ connected = "1"];
		OUT_PORT_6_9[ connected = "1"];
		OUT_PORT_7_9[ connected = "1"];
		OUT_PORT_8_9[ connected = "1"];
		OUT_PORT_9_9[ connected = "1"];
		OUT_PORT_10_9[ connected = "1"];
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_9.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_9.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_9.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_9.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_9.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_9.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_9.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_9.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_9.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_9.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_9.OUT1 -> IN1);
	}

	rule pattern_clear_10 {
		sub {
			P_inst_10 PAT_10[ connected = "1"];
			OUT_PORT_0_10 IC_INSTANCE[ connected = "1"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_10.OUT1 -> IN1);
			OUT_PORT_1_10 IC_INSTANCE[ connected = "1"](P_inst_10.G78_3_r_10 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_10.OUT1 -> IN1);
			OUT_PORT_2_10 IC_INSTANCE[ connected = "1"](P_inst_10.n_576_3_r_10 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_10.OUT1 -> IN1);
			OUT_PORT_3_10 IC_INSTANCE[ connected = "1"](P_inst_10.n_102_3_r_10 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_10.OUT1 -> IN1);
			OUT_PORT_4_10 IC_INSTANCE[ connected = "1"](P_inst_10.n_547_3_r_10 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_10.OUT1 -> IN1);
			OUT_PORT_5_10 IC_INSTANCE[ connected = "1"](P_inst_10.G42_4_r_10 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_10.OUT1 -> IN1);
			OUT_PORT_6_10 IC_INSTANCE[ connected = "1"](P_inst_10.n_572_4_r_10 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_10.OUT1 -> IN1);
			OUT_PORT_7_10 IC_INSTANCE[ connected = "1"](P_inst_10.n_573_4_r_10 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_10.OUT1 -> IN1);
			OUT_PORT_8_10 IC_INSTANCE[ connected = "1"](P_inst_10.n_549_4_r_10 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_10.OUT1 -> IN1);
			OUT_PORT_9_10 IC_INSTANCE[ connected = "1"](P_inst_10.n_569_4_r_10 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_10.OUT1 -> IN1);
			OUT_PORT_10_10 IC_INSTANCE[ connected = "1"](P_inst_10.n_452_4_r_10 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_10.OUT1 -> IN1);
		}
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_10.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_10.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_10.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_10.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_10.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_10.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_10.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_10.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_10.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_10.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_10.OUT1 -> IN1);
	}

	rule final_layer_pattern_clear_10 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			OUT_PORT_0_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_429_or_0_3_r_10 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_10.OUT1 -> IN1);
			OUT_PORT_1_10 IC_INSTANCE[ connected = "0"](P_inst_10.G78_3_r_10 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_10.OUT1 -> IN1);
			OUT_PORT_2_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_576_3_r_10 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_10.OUT1 -> IN1);
			OUT_PORT_3_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_102_3_r_10 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_10.OUT1 -> IN1);
			OUT_PORT_4_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_547_3_r_10 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_10.OUT1 -> IN1);
			OUT_PORT_5_10 IC_INSTANCE[ connected = "0"](P_inst_10.G42_4_r_10 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_10.OUT1 -> IN1);
			OUT_PORT_6_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_572_4_r_10 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_10.OUT1 -> IN1);
			OUT_PORT_7_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_573_4_r_10 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_10.OUT1 -> IN1);
			OUT_PORT_8_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_549_4_r_10 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_10.OUT1 -> IN1);
			OUT_PORT_9_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_569_4_r_10 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_10.OUT1 -> IN1);
			OUT_PORT_10_10 IC_INSTANCE[ connected = "0"](P_inst_10.n_452_4_r_10 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_10.OUT1 -> IN1);
		}
			P_inst_10[ connected = "1"];
		OUT_PORT_0_10[ connected = "1"];
		OUT_PORT_1_10[ connected = "1"];
		OUT_PORT_2_10[ connected = "1"];
		OUT_PORT_3_10[ connected = "1"];
		OUT_PORT_4_10[ connected = "1"];
		OUT_PORT_5_10[ connected = "1"];
		OUT_PORT_6_10[ connected = "1"];
		OUT_PORT_7_10[ connected = "1"];
		OUT_PORT_8_10[ connected = "1"];
		OUT_PORT_9_10[ connected = "1"];
		OUT_PORT_10_10[ connected = "1"];
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_10.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_10.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_10.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_10.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_10.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_10.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_10.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_10.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_10.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_10.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_10.OUT1 -> IN1);
	}

	rule pattern_clear_11 {
		sub {
			P_inst_11 PAT_11[ connected = "1"];
			OUT_PORT_0_11 IC_INSTANCE[ connected = "1"](P_inst_11.G199_1_r_11 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_11.OUT1 -> IN1);
			OUT_PORT_1_11 IC_INSTANCE[ connected = "1"](P_inst_11.G214_1_r_11 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_11.OUT1 -> IN1);
			OUT_PORT_2_11 IC_INSTANCE[ connected = "1"](P_inst_11.ACVQN1_2_r_11 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_11.OUT1 -> IN1);
			OUT_PORT_3_11 IC_INSTANCE[ connected = "1"](P_inst_11.P6_2_r_11 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_11.OUT1 -> IN1);
			OUT_PORT_4_11 IC_INSTANCE[ connected = "1"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_11.OUT1 -> IN1);
			OUT_PORT_5_11 IC_INSTANCE[ connected = "1"](P_inst_11.G78_3_r_11 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_11.OUT1 -> IN1);
			OUT_PORT_6_11 IC_INSTANCE[ connected = "1"](P_inst_11.n_576_3_r_11 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_11.OUT1 -> IN1);
			OUT_PORT_7_11 IC_INSTANCE[ connected = "1"](P_inst_11.n_102_3_r_11 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_11.OUT1 -> IN1);
			OUT_PORT_8_11 IC_INSTANCE[ connected = "1"](P_inst_11.n_547_3_r_11 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_11.OUT1 -> IN1);
			OUT_PORT_9_11 IC_INSTANCE[ connected = "1"](P_inst_11.n_42_5_r_11 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_11.OUT1 -> IN1);
			OUT_PORT_10_11 IC_INSTANCE[ connected = "1"](P_inst_11.G199_5_r_11 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_11.OUT1 -> IN1);
		}
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_11.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_11.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_11.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_11.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_11.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_11.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_11.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_11.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_11.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_11.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_11.OUT1 -> IN1);
	}

	rule final_layer_pattern_clear_11 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			OUT_PORT_0_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_1_r_11 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_11.OUT1 -> IN1);
			OUT_PORT_1_11 IC_INSTANCE[ connected = "0"](P_inst_11.G214_1_r_11 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_11.OUT1 -> IN1);
			OUT_PORT_2_11 IC_INSTANCE[ connected = "0"](P_inst_11.ACVQN1_2_r_11 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_11.OUT1 -> IN1);
			OUT_PORT_3_11 IC_INSTANCE[ connected = "0"](P_inst_11.P6_2_r_11 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_11.OUT1 -> IN1);
			OUT_PORT_4_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_429_or_0_3_r_11 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_11.OUT1 -> IN1);
			OUT_PORT_5_11 IC_INSTANCE[ connected = "0"](P_inst_11.G78_3_r_11 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_11.OUT1 -> IN1);
			OUT_PORT_6_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_576_3_r_11 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_11.OUT1 -> IN1);
			OUT_PORT_7_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_102_3_r_11 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_11.OUT1 -> IN1);
			OUT_PORT_8_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_547_3_r_11 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_11.OUT1 -> IN1);
			OUT_PORT_9_11 IC_INSTANCE[ connected = "0"](P_inst_11.n_42_5_r_11 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_11.OUT1 -> IN1);
			OUT_PORT_10_11 IC_INSTANCE[ connected = "0"](P_inst_11.G199_5_r_11 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_11.OUT1 -> IN1);
		}
			P_inst_11[ connected = "1"];
		OUT_PORT_0_11[ connected = "1"];
		OUT_PORT_1_11[ connected = "1"];
		OUT_PORT_2_11[ connected = "1"];
		OUT_PORT_3_11[ connected = "1"];
		OUT_PORT_4_11[ connected = "1"];
		OUT_PORT_5_11[ connected = "1"];
		OUT_PORT_6_11[ connected = "1"];
		OUT_PORT_7_11[ connected = "1"];
		OUT_PORT_8_11[ connected = "1"];
		OUT_PORT_9_11[ connected = "1"];
		OUT_PORT_10_11[ connected = "1"];
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_11.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_11.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_11.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_11.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_11.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_11.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_11.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_11.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_11.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_11.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_11.OUT1 -> IN1);
	}

	rule pattern_clear_12 {
		sub {
			P_inst_12 PAT_12[ connected = "1"];
			OUT_PORT_0_12 IC_INSTANCE[ connected = "1"](P_inst_12.ACVQN2_0_r_12 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_12.OUT1 -> IN1);
			OUT_PORT_1_12 IC_INSTANCE[ connected = "1"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_12.OUT1 -> IN1);
			OUT_PORT_2_12 IC_INSTANCE[ connected = "1"](P_inst_12.G199_1_r_12 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_12.OUT1 -> IN1);
			OUT_PORT_3_12 IC_INSTANCE[ connected = "1"](P_inst_12.G214_1_r_12 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_12.OUT1 -> IN1);
			OUT_PORT_4_12 IC_INSTANCE[ connected = "1"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_12.OUT1 -> IN1);
			OUT_PORT_5_12 IC_INSTANCE[ connected = "1"](P_inst_12.G78_3_r_12 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_12.OUT1 -> IN1);
			OUT_PORT_6_12 IC_INSTANCE[ connected = "1"](P_inst_12.n_576_3_r_12 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_12.OUT1 -> IN1);
			OUT_PORT_7_12 IC_INSTANCE[ connected = "1"](P_inst_12.n_102_3_r_12 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_12.OUT1 -> IN1);
			OUT_PORT_8_12 IC_INSTANCE[ connected = "1"](P_inst_12.n_547_3_r_12 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_12.OUT1 -> IN1);
			OUT_PORT_9_12 IC_INSTANCE[ connected = "1"](P_inst_12.n_42_5_r_12 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_12.OUT1 -> IN1);
			OUT_PORT_10_12 IC_INSTANCE[ connected = "1"](P_inst_12.G199_5_r_12 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_12.OUT1 -> IN1);
		}
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_12.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_12.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_12.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_12.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_12.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_12.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_12.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_12.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_12.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_12.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_12.OUT1 -> IN1);
	}

	rule final_layer_pattern_clear_12 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			OUT_PORT_0_12 IC_INSTANCE[ connected = "0"](P_inst_12.ACVQN2_0_r_12 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_12.OUT1 -> IN1);
			OUT_PORT_1_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_266_and_0_0_r_12 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_12.OUT1 -> IN1);
			OUT_PORT_2_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_1_r_12 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_12.OUT1 -> IN1);
			OUT_PORT_3_12 IC_INSTANCE[ connected = "0"](P_inst_12.G214_1_r_12 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_12.OUT1 -> IN1);
			OUT_PORT_4_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_429_or_0_3_r_12 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_12.OUT1 -> IN1);
			OUT_PORT_5_12 IC_INSTANCE[ connected = "0"](P_inst_12.G78_3_r_12 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_12.OUT1 -> IN1);
			OUT_PORT_6_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_576_3_r_12 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_12.OUT1 -> IN1);
			OUT_PORT_7_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_102_3_r_12 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_12.OUT1 -> IN1);
			OUT_PORT_8_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_547_3_r_12 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_12.OUT1 -> IN1);
			OUT_PORT_9_12 IC_INSTANCE[ connected = "0"](P_inst_12.n_42_5_r_12 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_12.OUT1 -> IN1);
			OUT_PORT_10_12 IC_INSTANCE[ connected = "0"](P_inst_12.G199_5_r_12 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_12.OUT1 -> IN1);
		}
			P_inst_12[ connected = "1"];
		OUT_PORT_0_12[ connected = "1"];
		OUT_PORT_1_12[ connected = "1"];
		OUT_PORT_2_12[ connected = "1"];
		OUT_PORT_3_12[ connected = "1"];
		OUT_PORT_4_12[ connected = "1"];
		OUT_PORT_5_12[ connected = "1"];
		OUT_PORT_6_12[ connected = "1"];
		OUT_PORT_7_12[ connected = "1"];
		OUT_PORT_8_12[ connected = "1"];
		OUT_PORT_9_12[ connected = "1"];
		OUT_PORT_10_12[ connected = "1"];
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_12.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_12.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_12.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_12.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_12.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_12.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_12.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_12.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_12.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_12.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_12.OUT1 -> IN1);
	}

	rule pattern_clear_13 {
		sub {
			P_inst_13 PAT_13[ connected = "1"];
			OUT_PORT_0_13 IC_INSTANCE[ connected = "1"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_13.OUT1 -> IN1);
			OUT_PORT_1_13 IC_INSTANCE[ connected = "1"](P_inst_13.G78_3_r_13 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_13.OUT1 -> IN1);
			OUT_PORT_2_13 IC_INSTANCE[ connected = "1"](P_inst_13.n_576_3_r_13 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_13.OUT1 -> IN1);
			OUT_PORT_3_13 IC_INSTANCE[ connected = "1"](P_inst_13.n_102_3_r_13 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_13.OUT1 -> IN1);
			OUT_PORT_4_13 IC_INSTANCE[ connected = "1"](P_inst_13.n_547_3_r_13 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_13.OUT1 -> IN1);
			OUT_PORT_5_13 IC_INSTANCE[ connected = "1"](P_inst_13.G42_4_r_13 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_13.OUT1 -> IN1);
			OUT_PORT_6_13 IC_INSTANCE[ connected = "1"](P_inst_13.n_572_4_r_13 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_13.OUT1 -> IN1);
			OUT_PORT_7_13 IC_INSTANCE[ connected = "1"](P_inst_13.n_573_4_r_13 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_13.OUT1 -> IN1);
			OUT_PORT_8_13 IC_INSTANCE[ connected = "1"](P_inst_13.n_549_4_r_13 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_13.OUT1 -> IN1);
			OUT_PORT_9_13 IC_INSTANCE[ connected = "1"](P_inst_13.n_569_4_r_13 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_13.OUT1 -> IN1);
			OUT_PORT_10_13 IC_INSTANCE[ connected = "1"](P_inst_13.n_452_4_r_13 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_13.OUT1 -> IN1);
		}
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_13.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_13.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_13.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_13.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_13.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_13.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_13.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_13.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_13.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_13.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_13.OUT1 -> IN1);
	}

	rule final_layer_pattern_clear_13 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			OUT_PORT_0_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_429_or_0_3_r_13 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_13.OUT1 -> IN1);
			OUT_PORT_1_13 IC_INSTANCE[ connected = "0"](P_inst_13.G78_3_r_13 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_13.OUT1 -> IN1);
			OUT_PORT_2_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_576_3_r_13 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_13.OUT1 -> IN1);
			OUT_PORT_3_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_102_3_r_13 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_13.OUT1 -> IN1);
			OUT_PORT_4_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_547_3_r_13 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_13.OUT1 -> IN1);
			OUT_PORT_5_13 IC_INSTANCE[ connected = "0"](P_inst_13.G42_4_r_13 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_13.OUT1 -> IN1);
			OUT_PORT_6_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_572_4_r_13 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_13.OUT1 -> IN1);
			OUT_PORT_7_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_573_4_r_13 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_13.OUT1 -> IN1);
			OUT_PORT_8_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_549_4_r_13 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_13.OUT1 -> IN1);
			OUT_PORT_9_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_569_4_r_13 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_13.OUT1 -> IN1);
			OUT_PORT_10_13 IC_INSTANCE[ connected = "0"](P_inst_13.n_452_4_r_13 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_13.OUT1 -> IN1);
		}
			P_inst_13[ connected = "1"];
		OUT_PORT_0_13[ connected = "1"];
		OUT_PORT_1_13[ connected = "1"];
		OUT_PORT_2_13[ connected = "1"];
		OUT_PORT_3_13[ connected = "1"];
		OUT_PORT_4_13[ connected = "1"];
		OUT_PORT_5_13[ connected = "1"];
		OUT_PORT_6_13[ connected = "1"];
		OUT_PORT_7_13[ connected = "1"];
		OUT_PORT_8_13[ connected = "1"];
		OUT_PORT_9_13[ connected = "1"];
		OUT_PORT_10_13[ connected = "1"];
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_13.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_13.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_13.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_13.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_13.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_13.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_13.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_13.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_13.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_13.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_13.OUT1 -> IN1);
	}

	rule pattern_clear_14 {
		sub {
			P_inst_14 PAT_14[ connected = "1"];
			OUT_PORT_0_14 IC_INSTANCE[ connected = "1"](P_inst_14.ACVQN2_0_r_14 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_14.OUT1 -> IN1);
			OUT_PORT_1_14 IC_INSTANCE[ connected = "1"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_14.OUT1 -> IN1);
			OUT_PORT_2_14 IC_INSTANCE[ connected = "1"](P_inst_14.G199_1_r_14 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_14.OUT1 -> IN1);
			OUT_PORT_3_14 IC_INSTANCE[ connected = "1"](P_inst_14.G214_1_r_14 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_14.OUT1 -> IN1);
			OUT_PORT_4_14 IC_INSTANCE[ connected = "1"](P_inst_14.ACVQN1_2_r_14 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_14.OUT1 -> IN1);
			OUT_PORT_5_14 IC_INSTANCE[ connected = "1"](P_inst_14.P6_2_r_14 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_14.OUT1 -> IN1);
			OUT_PORT_6_14 IC_INSTANCE[ connected = "1"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_14.OUT1 -> IN1);
			OUT_PORT_7_14 IC_INSTANCE[ connected = "1"](P_inst_14.G78_3_r_14 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_14.OUT1 -> IN1);
			OUT_PORT_8_14 IC_INSTANCE[ connected = "1"](P_inst_14.n_576_3_r_14 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_14.OUT1 -> IN1);
			OUT_PORT_9_14 IC_INSTANCE[ connected = "1"](P_inst_14.n_102_3_r_14 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_14.OUT1 -> IN1);
			OUT_PORT_10_14 IC_INSTANCE[ connected = "1"](P_inst_14.n_547_3_r_14 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_14.OUT1 -> IN1);
		}
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_14.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_14.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_14.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_14.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_14.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_14.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_14.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_14.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_14.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_14.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_14.OUT1 -> IN1);
	}

	rule final_layer_pattern_clear_14 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			OUT_PORT_0_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN2_0_r_14 -> IN1);
			R_0 R_G[ gateType = "R"](OUT_PORT_0_14.OUT1 -> IN1);
			OUT_PORT_1_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_266_and_0_0_r_14 -> IN1);
			R_1 R_G[ gateType = "R"](OUT_PORT_1_14.OUT1 -> IN1);
			OUT_PORT_2_14 IC_INSTANCE[ connected = "0"](P_inst_14.G199_1_r_14 -> IN1);
			R_2 R_G[ gateType = "R"](OUT_PORT_2_14.OUT1 -> IN1);
			OUT_PORT_3_14 IC_INSTANCE[ connected = "0"](P_inst_14.G214_1_r_14 -> IN1);
			R_3 R_G[ gateType = "R"](OUT_PORT_3_14.OUT1 -> IN1);
			OUT_PORT_4_14 IC_INSTANCE[ connected = "0"](P_inst_14.ACVQN1_2_r_14 -> IN1);
			R_4 R_G[ gateType = "R"](OUT_PORT_4_14.OUT1 -> IN1);
			OUT_PORT_5_14 IC_INSTANCE[ connected = "0"](P_inst_14.P6_2_r_14 -> IN1);
			R_5 R_G[ gateType = "R"](OUT_PORT_5_14.OUT1 -> IN1);
			OUT_PORT_6_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_429_or_0_3_r_14 -> IN1);
			R_6 R_G[ gateType = "R"](OUT_PORT_6_14.OUT1 -> IN1);
			OUT_PORT_7_14 IC_INSTANCE[ connected = "0"](P_inst_14.G78_3_r_14 -> IN1);
			R_7 R_G[ gateType = "R"](OUT_PORT_7_14.OUT1 -> IN1);
			OUT_PORT_8_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_576_3_r_14 -> IN1);
			R_8 R_G[ gateType = "R"](OUT_PORT_8_14.OUT1 -> IN1);
			OUT_PORT_9_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_102_3_r_14 -> IN1);
			R_9 R_G[ gateType = "R"](OUT_PORT_9_14.OUT1 -> IN1);
			OUT_PORT_10_14 IC_INSTANCE[ connected = "0"](P_inst_14.n_547_3_r_14 -> IN1);
			R_10 R_G[ gateType = "R"](OUT_PORT_10_14.OUT1 -> IN1);
		}
			P_inst_14[ connected = "1"];
		OUT_PORT_0_14[ connected = "1"];
		OUT_PORT_1_14[ connected = "1"];
		OUT_PORT_2_14[ connected = "1"];
		OUT_PORT_3_14[ connected = "1"];
		OUT_PORT_4_14[ connected = "1"];
		OUT_PORT_5_14[ connected = "1"];
		OUT_PORT_6_14[ connected = "1"];
		OUT_PORT_7_14[ connected = "1"];
		OUT_PORT_8_14[ connected = "1"];
		OUT_PORT_9_14[ connected = "1"];
		OUT_PORT_10_14[ connected = "1"];
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_14.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_14.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_14.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_14.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_14.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_14.OUT1 -> IN1);
		del R_6 R_G[ gateType = "R"](OUT_PORT_6_14.OUT1 -> IN1);
		del R_7 R_G[ gateType = "R"](OUT_PORT_7_14.OUT1 -> IN1);
		del R_8 R_G[ gateType = "R"](OUT_PORT_8_14.OUT1 -> IN1);
		del R_9 R_G[ gateType = "R"](OUT_PORT_9_14.OUT1 -> IN1);
		del R_10 R_G[ gateType = "R"](OUT_PORT_10_14.OUT1 -> IN1);
	}

	rule r_attribute_change {
		sub {
			R_G_1 R_G[gateType = "T"];
		}
		R_G_1 [gateType = "R"];
	}

	rule rule_clear {
		sub {
			R_G_1 R_G[gateType = "T"];
		}
		del R_G_1 R_G[gateType = "T"];
	}

	rule input_attribute_change {
		sub {
			IN_1 INPUT_G[ gateType = "INPUT" , connected = "1"];
		}
		IN_1 [ gateType = "INPUT" , connected = "0"];
	}

	rulesequence {
		subsequence : 1 {
			Input_Init : 561;
		}
		subsequence : 1 {
			Clock_Init : 1;
		}
		subsequence : 1 {
			Reset_Init : 1;
		}
		subsequence : 1 {
			input_connect_5 : 1;
			r_attribute_change : *;
			pattern_connect_5_1 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_1_5 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_5_2 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_2_12 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_12_5 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_5_14 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_14_13 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_13_14 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_14_13 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_13_0 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_0_1 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_1 : 1;
			input_connect_8 : 1;
			r_attribute_change : *;
			pattern_connect_8_3 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_3_14 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			pattern_connect_14_2 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_2_6 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_6_0 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_0_2 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_2_13 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_13_2 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_2_5 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_5_11 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_11_3 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_3 : 1;
			input_connect_12 : 1;
			r_attribute_change : *;
			pattern_connect_12_9 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_9_1 : 1;
			pattern_clear_9 : 1;
			r_attribute_change : *;
			pattern_connect_1_5 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_5_11 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_11_10 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_10_6 : 1;
			pattern_clear_10 : 1;
			r_attribute_change : *;
			pattern_connect_6_8 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_8_0 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_0_11 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_11_5 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_5_6 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_6 : 1;
			input_connect_6 : 1;
			r_attribute_change : *;
			pattern_connect_6_12 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_12_3 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_3_11 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			pattern_connect_11_8 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_8_12 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_12_8 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_8_5 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_5_13 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_13_14 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_14_3 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_3_5 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_5 : 1;
			input_connect_8 : 1;
			r_attribute_change : *;
			pattern_connect_8_12 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_12_14 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_14_1 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_1_2 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_2_5 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_5_1 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_1_5 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_5_3 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_3_8 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			pattern_connect_8_11 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_11_3 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_3 : 1;
			input_connect_7 : 1;
			r_attribute_change : *;
			pattern_connect_7_11 : 1;
			pattern_clear_7 : 1;
			r_attribute_change : *;
			pattern_connect_11_13 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_13_8 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_8_13 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_13_9 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_9_6 : 1;
			pattern_clear_9 : 1;
			r_attribute_change : *;
			pattern_connect_6_11 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_11_14 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_14_2 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_2_5 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_5_8 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_8 : 1;
			input_connect_6 : 1;
			r_attribute_change : *;
			pattern_connect_6_8 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_8_6 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_6_1 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_1_3 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_3_8 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			pattern_connect_8_11 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_11_14 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_14_5 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_5_12 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_12_1 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_1_8 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_8 : 1;
			input_connect_3 : 1;
			r_attribute_change : *;
			pattern_connect_3_6 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			pattern_connect_6_8 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_8_6 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_6_5 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_5_13 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_13_2 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_2_13 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_13_6 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_6_8 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_8_5 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_5_0 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_0 : 1;
			input_connect_13 : 1;
			r_attribute_change : *;
			pattern_connect_13_1 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_1_14 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_14_3 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_3_1 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			pattern_connect_1_12 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_12_13 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_13_5 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_5_14 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_14_12 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_12_5 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_5_2 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_2 : 1;
			input_connect_2 : 1;
			r_attribute_change : *;
			pattern_connect_2_8 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_8_0 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_0_6 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_6_12 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_12_8 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_8_5 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_5_3 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_3_1 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			pattern_connect_1_11 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_11_13 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_13_11 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_11 : 1;
			input_connect_14 : 1;
			r_attribute_change : *;
			pattern_connect_14_5 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_5_13 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_13_0 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_0_14 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_14_3 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_3_8 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			pattern_connect_8_4 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_4_11 : 1;
			pattern_clear_4 : 1;
			r_attribute_change : *;
			pattern_connect_11_1 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_1_13 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_13_11 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_11 : 1;
			input_connect_8 : 1;
			r_attribute_change : *;
			pattern_connect_8_1 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_1_13 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_13_9 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_9_6 : 1;
			pattern_clear_9 : 1;
			r_attribute_change : *;
			pattern_connect_6_14 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_14_12 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_12_13 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_13_12 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_12_2 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_2_0 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_0_8 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_8 : 1;
			input_connect_11 : 1;
			r_attribute_change : *;
			pattern_connect_11_5 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_5_6 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_6_14 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_14_4 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_4_8 : 1;
			pattern_clear_4 : 1;
			r_attribute_change : *;
			pattern_connect_8_7 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_7_1 : 1;
			pattern_clear_7 : 1;
			r_attribute_change : *;
			pattern_connect_1_6 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_6_8 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_8_11 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_11_13 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_13 : 1;
			input_connect_12 : 1;
			r_attribute_change : *;
			pattern_connect_12_2 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_2_13 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_13_8 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_8_13 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_13_5 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_5_1 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_1_5 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_5_6 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_6_1 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_1_14 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_14_9 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_9 : 1;
			input_connect_8 : 1;
			r_attribute_change : *;
			pattern_connect_8_6 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_6_13 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_13_1 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_1_3 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_3_1 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			pattern_connect_1_14 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_14_2 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_2_11 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_11_12 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_12_6 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_6_5 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_5 : 1;
			input_connect_0 : 1;
			r_attribute_change : *;
			pattern_connect_0_1 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_1_5 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_5_2 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_2_6 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_6_13 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_13_1 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_1_11 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_11_4 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_4_11 : 1;
			pattern_clear_4 : 1;
			r_attribute_change : *;
			pattern_connect_11_8 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_8_12 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_12 : 1;
			input_connect_11 : 1;
			r_attribute_change : *;
			pattern_connect_11_12 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_12_13 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_13_2 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_2_1 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_1_5 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_5_12 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_12_6 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_6_5 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_5_13 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_13_5 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_5_10 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_10 : 1;
			input_connect_7 : 1;
			r_attribute_change : *;
			pattern_connect_7_11 : 1;
			pattern_clear_7 : 1;
			r_attribute_change : *;
			pattern_connect_11_3 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_3_6 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			pattern_connect_6_12 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_12_8 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_8_5 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_5_2 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_2_1 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_1_13 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_13_4 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_4_1 : 1;
			pattern_clear_4 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_1 : 1;
			input_connect_12 : 1;
			r_attribute_change : *;
			pattern_connect_12_11 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_11_13 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_13_6 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_6_2 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_2_6 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_6_5 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_5_12 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_12_11 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_11_1 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_1_6 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_6_11 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_11 : 1;
			input_connect_3 : 1;
			r_attribute_change : *;
			pattern_connect_3_1 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			pattern_connect_1_12 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_12_13 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_13_0 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_0_6 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_6_5 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_5_3 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_3_8 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			pattern_connect_8_0 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_0_1 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_1_3 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_3 : 1;
			input_connect_5 : 1;
			r_attribute_change : *;
			pattern_connect_5_1 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_1_8 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_8_13 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_13_1 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_1_9 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_9_0 : 1;
			pattern_clear_9 : 1;
			r_attribute_change : *;
			pattern_connect_0_8 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_8_13 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_13_5 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_5_8 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_8_0 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_0 : 1;
			input_connect_2 : 1;
			r_attribute_change : *;
			pattern_connect_2_0 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_0_7 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_7_11 : 1;
			pattern_clear_7 : 1;
			r_attribute_change : *;
			pattern_connect_11_7 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_7_5 : 1;
			pattern_clear_7 : 1;
			r_attribute_change : *;
			pattern_connect_5_1 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_1_6 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_6_13 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_13_4 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_4_1 : 1;
			pattern_clear_4 : 1;
			r_attribute_change : *;
			pattern_connect_1_2 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_2 : 1;
			input_connect_14 : 1;
			r_attribute_change : *;
			pattern_connect_14_12 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_12_11 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_11_1 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_1_7 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_7_5 : 1;
			pattern_clear_7 : 1;
			r_attribute_change : *;
			pattern_connect_5_2 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_2_13 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_13_12 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_12_5 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_5_1 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_1_5 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_5 : 1;
			input_connect_0 : 1;
			r_attribute_change : *;
			pattern_connect_0_5 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_5_7 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_7_13 : 1;
			pattern_clear_7 : 1;
			r_attribute_change : *;
			pattern_connect_13_3 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_3_14 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			pattern_connect_14_0 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_0_5 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_5_12 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_12_7 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_7_6 : 1;
			pattern_clear_7 : 1;
			r_attribute_change : *;
			pattern_connect_6_5 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_5 : 1;
			input_connect_2 : 1;
			r_attribute_change : *;
			pattern_connect_2_12 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_12_6 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_6_0 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_0_6 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_6_1 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_1_14 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_14_5 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_5_8 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_8_0 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_0_14 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_14_8 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_8 : 1;
			input_connect_5 : 1;
			r_attribute_change : *;
			pattern_connect_5_6 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_6_5 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_5_3 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_3_1 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			pattern_connect_1_0 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_0_5 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_5_3 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_3_5 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			pattern_connect_5_11 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_11_3 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_3_5 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_5 : 1;
			input_connect_13 : 1;
			r_attribute_change : *;
			pattern_connect_13_1 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_1_6 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_6_2 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_2_6 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_6_13 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_13_11 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_11_1 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_1_13 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_13_11 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_11_5 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_5_6 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_6 : 1;
			input_connect_14 : 1;
			r_attribute_change : *;
			pattern_connect_14_5 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_5_6 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_6_0 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_0_3 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_3_12 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			pattern_connect_12_7 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_7_3 : 1;
			pattern_clear_7 : 1;
			r_attribute_change : *;
			pattern_connect_3_14 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			pattern_connect_14_6 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_6_1 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_1_3 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_3 : 1;
			input_connect_5 : 1;
			r_attribute_change : *;
			pattern_connect_5_6 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_6_3 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_3_5 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			pattern_connect_5_6 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_6_11 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_11_1 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_1_6 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_6_1 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_1_13 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_13_11 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_11_1 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_1 : 1;
			input_connect_13 : 1;
			r_attribute_change : *;
			pattern_connect_13_3 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_3_0 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			pattern_connect_0_5 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_5_1 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_1_4 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_4_5 : 1;
			pattern_clear_4 : 1;
			r_attribute_change : *;
			pattern_connect_5_8 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_8_0 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_0_12 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_12_2 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_2_0 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_0 : 1;
			input_connect_13 : 1;
			r_attribute_change : *;
			pattern_connect_13_0 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_0_3 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_3_1 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			pattern_connect_1_13 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_13_1 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_1_11 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_11_8 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_8_13 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_13_6 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_6_8 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_8_5 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_5 : 1;
			input_connect_6 : 1;
			r_attribute_change : *;
			pattern_connect_6_5 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_5_2 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_2_14 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_14_5 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_5_11 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_11_0 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_0_8 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_8_6 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_6_7 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_7_14 : 1;
			pattern_clear_7 : 1;
			r_attribute_change : *;
			pattern_connect_14_8 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_8 : 1;
			input_connect_5 : 1;
			r_attribute_change : *;
			pattern_connect_5_1 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_1_2 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_2_5 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_5_1 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_1_13 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_13_1 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_1_0 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_0_3 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_3_11 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			pattern_connect_11_8 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_8_5 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_5 : 1;
			input_connect_1 : 1;
			r_attribute_change : *;
			pattern_connect_1_12 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_12_1 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_1_6 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_6_11 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_11_12 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_12_5 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_5_9 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_9_6 : 1;
			pattern_clear_9 : 1;
			r_attribute_change : *;
			pattern_connect_6_1 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_1_5 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_5_2 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_2 : 1;
			input_connect_5 : 1;
			r_attribute_change : *;
			pattern_connect_5_11 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_11_5 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_5_2 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_2_6 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_6_11 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_11_1 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_1_8 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_8_0 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_0_13 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_13_12 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_12_0 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_0 : 1;
			input_connect_10 : 1;
			r_attribute_change : *;
			pattern_connect_10_5 : 1;
			pattern_clear_10 : 1;
			r_attribute_change : *;
			pattern_connect_5_6 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_6_11 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_11_1 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_1_13 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_13_0 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_0_5 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_5_1 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_1_6 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_6_0 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_0_6 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_6 : 1;
			input_connect_14 : 1;
			r_attribute_change : *;
			pattern_connect_14_4 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_4_6 : 1;
			pattern_clear_4 : 1;
			r_attribute_change : *;
			pattern_connect_6_8 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_8_13 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_13_1 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_1_5 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_5_6 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_6_11 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_11_8 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_8_13 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_13_11 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_11 : 1;
			input_connect_5 : 1;
			r_attribute_change : *;
			pattern_connect_5_13 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_13_11 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_11_8 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_8_6 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_6_1 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_1_11 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_11_1 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_1_5 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_5_6 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_6_3 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_3_8 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_8 : 1;
			input_connect_9 : 1;
			r_attribute_change : *;
			pattern_connect_9_0 : 1;
			pattern_clear_9 : 1;
			r_attribute_change : *;
			pattern_connect_0_14 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_14_1 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_1_7 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_7_8 : 1;
			pattern_clear_7 : 1;
			r_attribute_change : *;
			pattern_connect_8_5 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_5_11 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_11_13 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_13_5 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_5_13 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_13_5 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_5 : 1;
			input_connect_6 : 1;
			r_attribute_change : *;
			pattern_connect_6_2 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_2_3 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_3_12 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			pattern_connect_12_0 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_0_1 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_1_5 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_5_13 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_13_2 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_2_11 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_11_8 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_8_11 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_11 : 1;
			input_connect_2 : 1;
			r_attribute_change : *;
			pattern_connect_2_6 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_6_8 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_8_1 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_1_14 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_14_6 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_6_8 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_8_14 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_14_1 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_1_8 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_8_11 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_11_4 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_4 : 1;
			input_connect_9 : 1;
			r_attribute_change : *;
			pattern_connect_9_8 : 1;
			pattern_clear_9 : 1;
			r_attribute_change : *;
			pattern_connect_8_1 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_1_5 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_5_1 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_1_5 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_5_12 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_12_5 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_5_0 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_0_3 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_3_5 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			pattern_connect_5_0 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_0 : 1;
			input_connect_6 : 1;
			r_attribute_change : *;
			pattern_connect_6_5 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_5_11 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_11_14 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_14_2 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_2_9 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_9_0 : 1;
			pattern_clear_9 : 1;
			r_attribute_change : *;
			pattern_connect_0_1 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_1_4 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_4_8 : 1;
			pattern_clear_4 : 1;
			r_attribute_change : *;
			pattern_connect_8_5 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_5_8 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_8 : 1;
			input_connect_2 : 1;
			r_attribute_change : *;
			pattern_connect_2_6 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_6_0 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_0_1 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_1_12 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_12_2 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_2_0 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_0_11 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_11_1 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_1_0 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_0_1 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_1_13 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_13 : 1;
			input_connect_13 : 1;
			r_attribute_change : *;
			pattern_connect_13_6 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_6_3 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_3_10 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			pattern_connect_10_12 : 1;
			pattern_clear_10 : 1;
			r_attribute_change : *;
			pattern_connect_12_2 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_2_5 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_5_2 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_2_8 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_8_13 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_13_1 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_1_11 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_11 : 1;
			input_connect_5 : 1;
			r_attribute_change : *;
			pattern_connect_5_14 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_14_11 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_11_2 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_2_14 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_14_5 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_5_1 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_1_2 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_2_5 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_5_8 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_8_11 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_11_5 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_5 : 1;
			input_connect_12 : 1;
			r_attribute_change : *;
			pattern_connect_12_11 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_11_10 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_10_13 : 1;
			pattern_clear_10 : 1;
			r_attribute_change : *;
			pattern_connect_13_6 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_6_8 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_8_14 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_14_1 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_1_0 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_0_3 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_3_5 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			pattern_connect_5_13 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_13 : 1;
			input_connect_7 : 1;
			r_attribute_change : *;
			pattern_connect_7_0 : 1;
			pattern_clear_7 : 1;
			r_attribute_change : *;
			pattern_connect_0_8 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_8_2 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_2_5 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_5_11 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_11_9 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_9_14 : 1;
			pattern_clear_9 : 1;
			r_attribute_change : *;
			pattern_connect_14_12 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_12_11 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_11_7 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_7_11 : 1;
			pattern_clear_7 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_11 : 1;
			input_connect_14 : 1;
			r_attribute_change : *;
			pattern_connect_14_6 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_6_5 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_5_11 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_11_3 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_3_2 : 1;
			pattern_clear_3 : 1;
			r_attribute_change : *;
			pattern_connect_2_11 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_11_0 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_0_5 : 1;
			pattern_clear_0 : 1;
			r_attribute_change : *;
			pattern_connect_5_1 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_1_8 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_8_1 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_1 : 1;
			input_connect_14 : 1;
			r_attribute_change : *;
			pattern_connect_14_8 : 1;
			pattern_clear_14 : 1;
			r_attribute_change : *;
			pattern_connect_8_12 : 1;
			pattern_clear_8 : 1;
			r_attribute_change : *;
			pattern_connect_12_13 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_13_5 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_5_6 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_6_2 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_2_7 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_7_1 : 1;
			pattern_clear_7 : 1;
			r_attribute_change : *;
			pattern_connect_1_6 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_6_13 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_13_1 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_1 : 1;
			input_connect_2 : 1;
			r_attribute_change : *;
			pattern_connect_2_6 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_6_5 : 1;
			pattern_clear_6 : 1;
			r_attribute_change : *;
			pattern_connect_5_1 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_1_2 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_2_12 : 1;
			pattern_clear_2 : 1;
			r_attribute_change : *;
			pattern_connect_12_1 : 1;
			pattern_clear_12 : 1;
			r_attribute_change : *;
			pattern_connect_1_11 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_11_1 : 1;
			pattern_clear_11 : 1;
			r_attribute_change : *;
			pattern_connect_1_13 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			pattern_connect_13_1 : 1;
			pattern_clear_13 : 1;
			r_attribute_change : *;
			pattern_connect_1_14 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_14 : 1;
		}
		subsequence : 1 {
			primary_input_connected_pattern_substitute_0 : *;
			primary_input_connected_pattern_substitute_1 : *;
			primary_input_connected_pattern_substitute_2 : *;
			primary_input_connected_pattern_substitute_3 : *;
			primary_input_connected_pattern_substitute_4 : *;
			primary_input_connected_pattern_substitute_5 : *;
			primary_input_connected_pattern_substitute_6 : *;
			primary_input_connected_pattern_substitute_7 : *;
			primary_input_connected_pattern_substitute_8 : *;
			primary_input_connected_pattern_substitute_9 : *;
			primary_input_connected_pattern_substitute_10 : *;
			primary_input_connected_pattern_substitute_11 : *;
			primary_input_connected_pattern_substitute_12 : *;
			primary_input_connected_pattern_substitute_13 : *;
			primary_input_connected_pattern_substitute_14 : *;
			pattern_substitute_0 : *;
			pattern_substitute_1 : *;
			pattern_substitute_2 : *;
			pattern_substitute_3 : *;
			pattern_substitute_4 : *;
			pattern_substitute_5 : *;
			pattern_substitute_6 : *;
			pattern_substitute_7 : *;
			pattern_substitute_8 : *;
			pattern_substitute_9 : *;
			pattern_substitute_10 : *;
			pattern_substitute_11 : *;
			pattern_substitute_12 : *;
			pattern_substitute_13 : *;
			pattern_substitute_14 : *;
			pattern_substitute_0 : *;
			pattern_substitute_1 : *;
			pattern_substitute_2 : *;
			pattern_substitute_3 : *;
			pattern_substitute_4 : *;
			pattern_substitute_5 : *;
			pattern_substitute_6 : *;
			pattern_substitute_7 : *;
			pattern_substitute_8 : *;
			pattern_substitute_9 : *;
			pattern_substitute_10 : *;
			pattern_substitute_11 : *;
			pattern_substitute_12 : *;
			pattern_substitute_13 : *;
			pattern_substitute_14 : *;
			pattern_substitute_0 : *;
			pattern_substitute_1 : *;
			pattern_substitute_2 : *;
			pattern_substitute_3 : *;
			pattern_substitute_4 : *;
			pattern_substitute_5 : *;
			pattern_substitute_6 : *;
			pattern_substitute_7 : *;
			pattern_substitute_8 : *;
			pattern_substitute_9 : *;
			pattern_substitute_10 : *;
			pattern_substitute_11 : *;
			pattern_substitute_12 : *;
			pattern_substitute_13 : *;
			pattern_substitute_14 : *;
			pattern_substitute_0 : *;
			pattern_substitute_1 : *;
			pattern_substitute_2 : *;
			pattern_substitute_3 : *;
			pattern_substitute_4 : *;
			pattern_substitute_5 : *;
			pattern_substitute_6 : *;
			pattern_substitute_7 : *;
			pattern_substitute_8 : *;
			pattern_substitute_9 : *;
			pattern_substitute_10 : *;
			pattern_substitute_11 : *;
			pattern_substitute_12 : *;
			pattern_substitute_13 : *;
			pattern_substitute_14 : *;
			pattern_substitute_0 : *;
			pattern_substitute_1 : *;
			pattern_substitute_2 : *;
			pattern_substitute_3 : *;
			pattern_substitute_4 : *;
			pattern_substitute_5 : *;
			pattern_substitute_6 : *;
			pattern_substitute_7 : *;
			pattern_substitute_8 : *;
			pattern_substitute_9 : *;
			pattern_substitute_10 : *;
			pattern_substitute_11 : *;
			pattern_substitute_12 : *;
			pattern_substitute_13 : *;
			pattern_substitute_14 : *;
			pattern_substitute_0 : *;
			pattern_substitute_1 : *;
			pattern_substitute_2 : *;
			pattern_substitute_3 : *;
			pattern_substitute_4 : *;
			pattern_substitute_5 : *;
			pattern_substitute_6 : *;
			pattern_substitute_7 : *;
			pattern_substitute_8 : *;
			pattern_substitute_9 : *;
			pattern_substitute_10 : *;
			pattern_substitute_11 : *;
			pattern_substitute_12 : *;
			pattern_substitute_13 : *;
			pattern_substitute_14 : *;
			pattern_substitute_0 : *;
			pattern_substitute_1 : *;
			pattern_substitute_2 : *;
			pattern_substitute_3 : *;
			pattern_substitute_4 : *;
			pattern_substitute_5 : *;
			pattern_substitute_6 : *;
			pattern_substitute_7 : *;
			pattern_substitute_8 : *;
			pattern_substitute_9 : *;
			pattern_substitute_10 : *;
			pattern_substitute_11 : *;
			pattern_substitute_12 : *;
			pattern_substitute_13 : *;
			pattern_substitute_14 : *;
			pattern_substitute_0 : *;
			pattern_substitute_1 : *;
			pattern_substitute_2 : *;
			pattern_substitute_3 : *;
			pattern_substitute_4 : *;
			pattern_substitute_5 : *;
			pattern_substitute_6 : *;
			pattern_substitute_7 : *;
			pattern_substitute_8 : *;
			pattern_substitute_9 : *;
			pattern_substitute_10 : *;
			pattern_substitute_11 : *;
			pattern_substitute_12 : *;
			pattern_substitute_13 : *;
			pattern_substitute_14 : *;
			pattern_substitute_0 : *;
			pattern_substitute_1 : *;
			pattern_substitute_2 : *;
			pattern_substitute_3 : *;
			pattern_substitute_4 : *;
			pattern_substitute_5 : *;
			pattern_substitute_6 : *;
			pattern_substitute_7 : *;
			pattern_substitute_8 : *;
			pattern_substitute_9 : *;
			pattern_substitute_10 : *;
			pattern_substitute_11 : *;
			pattern_substitute_12 : *;
			pattern_substitute_13 : *;
			pattern_substitute_14 : *;
			pattern_substitute_0 : *;
			pattern_substitute_1 : *;
			pattern_substitute_2 : *;
			pattern_substitute_3 : *;
			pattern_substitute_4 : *;
			pattern_substitute_5 : *;
			pattern_substitute_6 : *;
			pattern_substitute_7 : *;
			pattern_substitute_8 : *;
			pattern_substitute_9 : *;
			pattern_substitute_10 : *;
			pattern_substitute_11 : *;
			pattern_substitute_12 : *;
			pattern_substitute_13 : *;
			pattern_substitute_14 : *;
			pattern_substitute_0 : *;
			pattern_substitute_1 : *;
			pattern_substitute_2 : *;
			pattern_substitute_3 : *;
			pattern_substitute_4 : *;
			pattern_substitute_5 : *;
			pattern_substitute_6 : *;
			pattern_substitute_7 : *;
			pattern_substitute_8 : *;
			pattern_substitute_9 : *;
			pattern_substitute_10 : *;
			pattern_substitute_11 : *;
			pattern_substitute_12 : *;
			pattern_substitute_13 : *;
			pattern_substitute_14 : *;
			nt_connected_IC__instance_removal : *;
		}
	}
}