parent	,	V_120
best_parent	,	V_125
clk_register	,	V_184
bcm2835_mark_sdc_parent_critical	,	F_84
bcm2835_pll_debug_init	,	F_35
spin_lock_init	,	F_89
bcm2835_clock_wait_busy	,	F_55
"timeout waiting for !BUSY\n"	,	L_2
shift	,	V_148
source_pll	,	V_146
"timeout waiting for OSCCOUNT\n"	,	L_1
CM_SRC_BITS	,	V_15
is_vpu_clock	,	V_159
bcm2835_pll_data	,	V_38
bcm2835_pll_divider_set_rate	,	F_42
dev	,	V_19
pdiv	,	V_47
fb_prediv_mask	,	V_60
clk_rate_request	,	V_123
ctl	,	V_113
bcm2835_clock_choose_div	,	F_48
GENMASK	,	F_49
bcm2835_clock_on	,	F_57
fixed_divider	,	V_145
ARRAY_SIZE	,	F_72
CM_TCNTCTL	,	V_12
div_reg	,	V_111
reference_enable_mask	,	V_80
"uart1_pclk not registered\n"	,	L_11
cm_reg	,	V_91
set3	,	V_78
devm_kasprintf	,	F_78
"a2w_ctrl"	,	L_16
bcm2835_pll_divider_get_rate	,	F_39
clk_get_parent	,	F_85
ktime_add_ns	,	F_8
bcm2835_pll_rate_from_divisors	,	F_26
divider_name	,	V_144
of_clk_hw_onecell_get	,	V_186
CLK_SET_RATE_GATE	,	V_162
do_div	,	F_25
bcm2835_cprman	,	V_1
regdump	,	V_27
clk_hw_get_parent_by_index	,	F_63
bcm2835_pll_get_rate	,	F_29
a2w_reg	,	V_86
sdc	,	V_168
bcm2835_clock_get_rate	,	F_54
bcm2835_pll_choose_ndiv_and_fdiv	,	F_24
using_prediv	,	V_51
bcm2835_clock_set_rate	,	F_60
pr_err	,	F_20
CM_PLL_ANARST	,	V_62
CM_DIV_FRAC_MASK	,	V_115
set1	,	V_76
of_node	,	V_181
GFP_KERNEL	,	V_30
set0	,	V_74
clk_hw_get_name	,	F_32
device	,	V_171
clk_hw_get_num_parents	,	F_68
bcm2835_init_clocks	,	F_17
bcm2835_pll_divider_off	,	F_40
fdiv	,	V_45
bcm2835_measure_tcnt_mux	,	F_5
a2w_ctl	,	V_71
bcm2835_debugfs_regset	,	F_14
cprman_read	,	F_3
bcm2835_clock_choose_div_and_prate	,	F_62
bcm2835_clock_determine_rate	,	F_66
tcnt_mux	,	V_7
min	,	F_44
CM_PASSWORD	,	V_5
CLK_IS_CRITICAL	,	V_164
bcm2835_gate_data	,	V_166
bcm2835_clock	,	V_97
of_clk_parent_fill	,	F_92
bcm2835_register_clock	,	F_81
clk_hw	,	V_33
bcm2835_clk_is_pllc	,	F_61
devm_ioremap_resource	,	F_91
u8	,	T_6
devm_clk_hw_register	,	F_76
"apb_pclk"	,	L_4
A2W_PLL_CTRL_NDIV_MASK	,	V_54
i	,	V_67
bcm2835_clock_is_on	,	F_47
regs	,	V_6
cm	,	V_94
j	,	V_156
"ana0"	,	L_18
asize	,	V_177
set_rate_parent	,	V_121
real_parent_names	,	V_138
A2W_PLL_CTRL_PDIV_SHIFT	,	V_57
max_t	,	F_51
load_mask	,	V_92
CM_SRC_MASK	,	V_14
CM_SRC_SHIFT	,	V_133
platform_device	,	V_169
ERR_PTR	,	F_79
ktime_get	,	F_9
CM_GATE	,	V_112
A2W_PLL_FRAC_MASK	,	V_53
mdelay	,	F_7
bcm2835_debugfs_clock_reg32	,	V_134
unused_frac_mask	,	V_102
max_rate	,	V_49
bcm2835_pll_divider	,	V_83
best_rate	,	V_118
reg	,	V_3
max_fb_rate	,	V_72
bcm2835_pll_round_rate	,	F_27
rem	,	V_106
req	,	V_124
ret	,	V_35
res	,	V_174
A2W_PLL_FRAC_BITS	,	V_46
bcm2835_pll_divider_is_on	,	F_37
count	,	V_9
"%s: couldn't lock PLL\n"	,	L_14
recalc_rate	,	V_90
bcm2835_clock_off	,	F_56
ETIMEDOUT	,	V_66
CLK_SET_PARENT_GATE	,	V_163
ops	,	V_140
name	,	V_81
CLK_IGNORE_UNUSED	,	V_143
current_parent_is_pllc	,	V_126
platform_get_resource	,	F_90
bcm2835_register_pll_divider	,	F_77
desc	,	V_176
A2W_XOSC_CTRL	,	V_79
CM_ENABLE	,	V_100
"frac"	,	L_17
parent_idx	,	V_116
clk_hw_register_clkdev	,	F_21
timeout	,	V_10
dev_err	,	F_11
bcm2835_clock_rate_from_divisor	,	F_53
A2W_PLL_DIV_BITS	,	V_96
rate	,	V_42
divider	,	V_84
kzalloc	,	F_75
clk_register_gate	,	F_83
cprman	,	V_2
cprman_parent_names	,	V_158
clk_desc_array	,	V_178
cm_ctrl_reg	,	V_61
ktime_after	,	F_10
clk_divider_ops	,	V_88
min_rate	,	V_48
bcm2835_pll_divider_from_hw	,	F_36
clk_hw_get_rate	,	F_59
A2W_PLL_CTRL_PDIV_MASK	,	V_56
CM_LOCK	,	V_64
mask1	,	V_75
spin_unlock	,	F_13
dentry	,	V_26
mask0	,	V_73
mask3	,	V_77
BIT	,	F_50
bcm2835_pll_divider_data	,	V_85
parent_names	,	V_137
"uart1_pclk alias not registered\n"	,	L_13
bcm2835_pll_divider_on	,	F_41
int_bits	,	V_110
debugfs_create_regset32	,	F_16
DIV_ROUND_UP_ULL	,	F_43
base	,	V_23
ENOMEM	,	V_31
cprman_write	,	F_1
"uart0_pclk not registered\n"	,	L_7
bcm2835_clock_from_hw	,	F_46
mindiv	,	V_107
bcm2835_pll_is_on	,	F_22
CM_OSCCOUNT	,	V_17
regset	,	V_29
bcm2835_pll_write_ana	,	F_33
dev_info	,	F_58
bcm2835_clk_desc	,	V_175
lock_mask	,	V_65
hw	,	V_34
prate	,	V_117
"regdump"	,	L_3
round_up	,	V_101
bcm2835_pll_off	,	F_30
CM_KILL	,	V_13
bcm2835_vpu_clock_is_on	,	F_73
lock	,	V_152
clk_hw_get_parent	,	F_67
bcm2835_register_gate	,	F_82
clamp	,	F_28
val	,	V_4
init	,	V_136
CM_GATE_BIT	,	V_167
maxdiv	,	V_108
clk	,	V_165
bcm2835_clock_get_parent	,	F_70
best_prate	,	V_127
bcm2835_pll	,	V_36
index	,	V_131
"uart0_pclk alias not registered\n"	,	L_9
clk_hw_register_fixed_factor	,	F_80
A2W_PLL_CTRL_PWRDN	,	V_63
ENODEV	,	V_182
hws	,	V_172
A2W_PLL_CTRL_PRST_DISABLE	,	V_41
flags	,	V_142
bcm2835_clk_probe	,	F_88
"pllc"	,	L_25
out	,	V_20
ndiv	,	V_44
"a2w"	,	L_23
bcm2835_clock_data	,	V_98
bcm2835_clock_set_parent	,	F_69
a2wctrl	,	V_50
bcm2835_pll_on	,	F_31
table	,	V_153
clk_prepare_enable	,	F_87
is_mash_clock	,	V_109
max_div	,	V_95
ctl_reg	,	V_99
clk_hw_register_fixed_rate	,	F_18
num_parents	,	V_139
"%s_prediv"	,	L_27
CM_TCNTCNT	,	V_22
A2W_PLL_CHANNEL_DISABLE	,	V_87
EINVAL	,	V_128
bcm2835_pll_divider_round_rate	,	F_38
CLK_SET_RATE_PARENT	,	V_154
bcm2835_vpu_clock_clk_ops	,	V_160
__init	,	T_4
width	,	V_150
"clk %s: rate %ld, measure %ld\n"	,	L_24
bcm2835_pll_divider_debug_init	,	F_45
data	,	V_39
bcm2835_clock_clk_ops	,	V_161
"cm"	,	L_22
best_parent_hw	,	V_129
num	,	V_183
ktime_t	,	T_2
size_t	,	T_3
"ana1"	,	L_19
clk_init_data	,	V_135
CLK_DIVIDER_MAX_AT_ZERO	,	V_151
nregs	,	V_25
onecell	,	V_179
A2W_PLL_DIV_SHIFT	,	V_149
pdev	,	V_170
u32	,	T_1
"apb_pclk not registered\n"	,	L_5
tmp_rate	,	V_122
regs_lock	,	V_11
"20201000.uart"	,	L_8
A2W_PLL_CTRL_NDIV_SHIFT	,	V_55
debugfs_regset32	,	V_28
use_fb_prediv	,	V_69
CM_FRAC	,	V_114
S_IRUGO	,	V_32
offset	,	V_82
resource	,	V_173
frac_reg	,	V_52
a2w_ctrl_reg	,	V_40
frac_bits	,	V_104
"20215000.uart"	,	L_12
CM_DIV_FRAC_BITS	,	V_103
best_parent_rate	,	V_130
"ana2"	,	L_20
PTR_ERR	,	F_86
CM_BUSY	,	V_21
ana_reg_base	,	V_58
bcm2835_register_pll	,	F_74
round_rate	,	V_89
parents	,	V_155
platform_set_drvdata	,	F_93
devm_kzalloc	,	F_15
do_ana_setup_first	,	V_70
curdiv	,	V_119
num_mux_parents	,	V_157
LOCK_TIMEOUT_NS	,	V_18
bcm2835_pll_set_rate	,	F_34
"uart1_pclk"	,	L_10
"ana3"	,	L_21
hold_mask	,	V_93
CM_TCNT_SRC1_SHIFT	,	V_16
parent_rate	,	V_43
ana	,	V_59
osccount	,	V_8
spin_lock	,	F_6
"cm_ctrl"	,	L_15
IORESOURCE_MEM	,	V_180
"frac bits are not used when propagating rate change"	,	L_26
bcm2835_clock_debug_init	,	F_71
"uart0_pclk"	,	L_6
temp	,	V_105
bcm2835_pll_divider_clk_ops	,	V_147
readl	,	F_4
writel	,	F_2
src	,	V_132
dev_warn	,	F_64
pll	,	V_37
container_of	,	F_23
u64	,	T_5
clk_hw_round_rate	,	F_65
BCM2835_CLOCK_SDRAM	,	V_185
debugfs_reg32	,	V_24
min_t	,	F_52
bcm2835_pll_clk_ops	,	V_141
was_using_prediv	,	V_68
of_clk_add_hw_provider	,	F_94
cpu_relax	,	F_12
IS_ERR	,	F_19
