/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:        allregs_s.i
 * Purpose:     Independent register descriptions.
 */

#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    { /* SOC_REG_INT_S1V_CONFIGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x18000000,
        0,
        2,
        soc_ESCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        5,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_S1V_CONFIG_BCM56334_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x18000000,
        0,
        3,
        soc_S1V_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        33,
    },
#endif /* chips */

#if defined(BCM_56624_B0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_S1V_CONFIG_BCM56624_B0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x18000000,
        0,
        3,
        soc_S1V_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        5,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_S1V_CONFIG_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x18000000,
        0,
        3,
        soc_S1V_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        21,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_S1V_COSMASKr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x18000020,
        0,
        2,
        soc_S1V_COSMASKr_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        5,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_S1V_COSMASK_BCM56334_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x18000020,
        0,
        2,
        soc_S1V_COSMASKr_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        33,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_S1V_COSMASK_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x18000020,
        0,
        2,
        soc_S1V_COSMASKr_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        21,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_S1V_COSWEIGHTSr */
        soc_block_list[5],
        soc_portreg,
        16,
        0x18000010,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_COSWEIGHTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        5,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_S1V_COSWEIGHTS_BCM56334_A0r */
        soc_block_list[5],
        soc_portreg,
        16,
        0x18000010,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_COSWEIGHTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        33,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_S1V_COSWEIGHTS_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        16,
        0x18000010,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_COSWEIGHTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        21,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_S1V_MINSPCONFIGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x18000030,
        0,
        1,
        soc_S1V_MINSPCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        5,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_S1V_MINSPCONFIG_BCM56334_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x18000030,
        0,
        1,
        soc_S1V_MINSPCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        33,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_S1V_MINSPCONFIG_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x18000030,
        0,
        1,
        soc_S1V_MINSPCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        21,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_S1V_WDRRCOUNTr */
        soc_block_list[5],
        soc_portreg,
        16,
        0x18000040,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        3,
        soc_WDRRCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        5,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_S1V_WDRRCOUNT_BCM56334_A0r */
        soc_block_list[5],
        soc_portreg,
        16,
        0x18000040,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        3,
        soc_WDRRCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        33,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_S1V_WDRRCOUNT_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        16,
        0x18000040,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        3,
        soc_WDRRCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        21,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_S2_CONFIGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x1a000000,
        0,
        1,
        soc_S2_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        39,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_S2_COSMASKr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x1a0000b0,
        0,
        1,
        soc_S2_COSMASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        39,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_S2_COSWEIGHTSr */
        soc_block_list[5],
        soc_portreg,
        12,
        0x1a000010,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_S2_COSWEIGHTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        39,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_S2_MAXBUCKETr */
        soc_block_list[5],
        soc_portreg,
        4,
        0xa000470,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_MAXBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        40,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_S2_MAXBUCKETCONFIG_64r */
        soc_block_list[5],
        soc_portreg,
        4,
        0xa000460,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        4,
        soc_MAXBUCKETCONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        40,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_S2_MINBUCKETr */
        soc_block_list[5],
        soc_portreg,
        4,
        0xa000450,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_MINBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        40,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_S2_MINBUCKETCONFIG_64r */
        soc_block_list[5],
        soc_portreg,
        4,
        0xa000440,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        4,
        soc_MINBUCKETCONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        40,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_S2_MINSPCONFIGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x1a0000c0,
        0,
        1,
        soc_S2_MINSPCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        39,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_S2_S3_ROUTINGr */
        soc_block_list[5],
        soc_portreg,
        3,
        0x1a0000e0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        9,
        soc_S2_S3_ROUTINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00001fff)
        -1,
        39,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_S2_WERRCOUNTr */
        soc_block_list[5],
        soc_portreg,
        12,
        0x1a0000d0,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_S2_WERRCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        39,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_S3_CONFIGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x19000000,
        0,
        2,
        soc_S3_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        39,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_S3_CONFIG_MCr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x19000001,
        0,
        2,
        soc_S3_CONFIG_MCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        39,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_S3_COSMASKr */
        soc_block_list[5],
        soc_portreg,
        4,
        0x190000b0,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_S3_COSMASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        39,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_S3_COSMASK_MCr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x190000bf,
        0,
        1,
        soc_S3_COSMASK_MCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        39,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_S3_COSWEIGHTSr */
        soc_block_list[5],
        soc_portreg,
        72,
        0x19000010,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_S2_COSWEIGHTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        47,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_S3_MAXBUCKETr */
        soc_block_list[5],
        soc_portreg,
        4,
        0xa000430,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_MAXBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        40,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_S3_MAXBUCKETCONFIG_64r */
        soc_block_list[5],
        soc_portreg,
        4,
        0xa000420,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        4,
        soc_MAXBUCKETCONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        40,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_S3_MINBUCKETr */
        soc_block_list[5],
        soc_portreg,
        4,
        0xa000410,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_MINBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        40,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_S3_MINBUCKETCONFIG_64r */
        soc_block_list[5],
        soc_portreg,
        4,
        0xa000400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        4,
        soc_MINBUCKETCONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        40,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_S3_MINSPCONFIGr */
        soc_block_list[5],
        soc_portreg,
        4,
        0x190000c0,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_S3_MINSPCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        39,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_S3_MINSPCONFIG_MCr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x190000cf,
        0,
        1,
        soc_S3_MINSPCONFIG_MCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        39,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_S3_WERRCOUNTr */
        soc_block_list[5],
        soc_portreg,
        72,
        0x190000d0,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_S2_WERRCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        47,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_SA1_ECC_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80028,
        0,
        1,
        soc_RXSASTATSINVALIDPKTS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_SA2_ECC_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80029,
        0,
        1,
        soc_RXSASTATSINVALIDPKTS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_SAFC_PRI2COS_MAPPING_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80038,
        0,
        8,
        soc_SAFC_PRI2COS_MAPPING_1r_fields,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_SAFC_PRI2COS_MAPPING_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80039,
        0,
        8,
        soc_SAFC_PRI2COS_MAPPING_2r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_SAFC_RX_CONFIG_XPORT0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8003a,
        0,
        18,
        soc_SAFC_RX_CONFIG_XPORT0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_SAFC_RX_CONFIG_XPORT1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8003b,
        0,
        18,
        soc_SAFC_RX_CONFIG_XPORT0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_SAFC_RX_CONFIG_XPORT2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8003c,
        0,
        18,
        soc_SAFC_RX_CONFIG_XPORT0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_SAFC_RX_CONFIG_XPORT3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8003d,
        0,
        18,
        soc_SAFC_RX_CONFIG_XPORT0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SAMSBr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3ab1,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_SAMSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SA_LOOKUP_TYPEr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x15,
        0,
        1,
        soc_SA_LOOKUP_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_SBS_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080600,
        0,
        1,
        soc_EGR_SBS_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_SBS_CONTROL_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x10080600,
        0,
        1,
        soc_EGR_SBS_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SBS_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x10080720,
        0,
        1,
        soc_EGR_SBS_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SBS_CONTROL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x4b180000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_SBS_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SB_DEBUG_QS_CIr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80016,
        0,
        5,
        soc_CI0_TX_SB_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SB_DEBUG_RB_CIr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80018,
        0,
        5,
        soc_CI0_TX_SB_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SB_DEBUG_TX_CIr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80017,
        0,
        5,
        soc_CI0_TX_SB_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SCHEDULEDREJECTBUFFERTHRESHOLDr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5874,
        0,
        2,
        soc_SCHEDULEDREJECTBUFFERTHRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SCHEDULEDREJECTDESCRIPTORTHRESHOLDr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5875,
        0,
        2,
        soc_SCHEDULEDREJECTDESCRIPTORTHRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SCHEDULER_CONFIGURATION_REGISTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x4301,
        0,
        5,
        soc_SCHEDULER_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x81110010, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SCHEDULER_COUNTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x4261,
        0,
        2,
        soc_SCHEDULER_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SCHHTH_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5932,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_SCHHTH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x01ff01ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SCHHTH_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5934,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_SCHHTH_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x01ff01ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SCHHTH_2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5936,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_SCHHTH_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x01ff01ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SCHLTH_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x592c,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_SCHHTH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x01ff01ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SCHLTH_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x592e,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_SCHHTH_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x01ff01ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SCHLTH_2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5930,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_SCHHTH_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x01ff01ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_ASSIGNED_CREDIT_CONFIGURATIONr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x12a,
        0,
        1,
        soc_SCH_ASSIGNED_CREDIT_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_ASSIGNED_CREDIT_CONFIGURATION_1r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x125,
        0,
        1,
        soc_SCH_ASSIGNED_CREDIT_CONFIGURATION_1r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_ASSIGNED_CREDIT_CONFIGURATION_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x121,
        0,
        1,
        soc_SCH_ASSIGNED_CREDIT_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_ATTEMPTTO_ACTIVATE_ASHAPERWITH_BAD_PARAMETERSr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x152,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_ATTEMPTTO_ACTIVATE_ASHAPERWITH_BAD_PARAMETERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_ATTEMPT_TO_ACTIVATE_A_SHAPER_WITH_BAD_PARAMETERSr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xe9,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_ATTEMPT_TO_ACTIVATE_A_SHAPER_WITH_BAD_PARAMETERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_ATTEMPT_TO_ACTIVATE_BAD_FLOW_PARAMSr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x151,
        SOC_REG_FLAG_RO,
        4,
        soc_SCH_ATTEMPT_TO_ACTIVATE_BAD_FLOW_PARAMSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8111ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_ATTEMPT_TO_ACTIVATE_FLOW___SCHEDULER_WITH_BAD_PARAMETERSr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xe8,
        SOC_REG_FLAG_RO,
        4,
        soc_SCH_ATTEMPT_TO_ACTIVATE_FLOW___SCHEDULER_WITH_BAD_PARAMETERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8111ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_CIR_SHAPERS_CONFIGURATIONr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x12b,
        0,
        2,
        soc_SCH_CIR_SHAPERS_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_CIR_SHAPERS_CONFIGURATION_1r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x126,
        0,
        2,
        soc_SCH_CIR_SHAPERS_CONFIGURATION_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_CIR_SHAPERS_CONFIGURATION_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x122,
        0,
        2,
        soc_SCH_CIR_SHAPERS_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_CREDIT_COUNTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xe0,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_CREDIT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_CREDIT_COUNTER_CONFIGURATION_REG_1r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x104,
        0,
        1,
        soc_SCH_CREDIT_COUNTER_CONFIGURATION_REG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_CREDIT_COUNTER_CONFIGURATION_REG_2r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x105,
        0,
        5,
        soc_SCH_CREDIT_COUNTER_CONFIGURATION_REG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x811107ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_CREDIT_COUNTER_CONFIGURATION_REG_1_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x105,
        0,
        1,
        soc_SCH_CREDIT_COUNTER_CONFIGURATION_REG_1_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_CREDIT_COUNTER_CONFIGURATION_REG_2_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x106,
        0,
        4,
        soc_SCH_CREDIT_COUNTER_CONFIGURATION_REG_2_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x011107ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_CREDIT_SCHEDULER_COUNTER_IN_THE_CML_CONFIGURATIONr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x106,
        0,
        3,
        soc_SCH_CREDIT_SCHEDULER_COUNTER_IN_THE_CML_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff7fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_DBG_CML_CREDIT_SCHEDULER_COUNTER_CONFIGURATIONr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x107,
        0,
        2,
        soc_SCH_DBG_CML_CREDIT_SCHEDULER_COUNTER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_DBG_CML_SCHEDULER_COUNTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x14b,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_DBG_CML_SCHEDULER_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_DBG_CREDIT_COUNTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x14a,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_DBG_CREDIT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_DBG_DVS_CREDIT_COUNTER_CONFIGURATIONr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x134,
        0,
        6,
        soc_SCH_DBG_DVS_CREDIT_COUNTER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0337f0ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_DBG_DVS_FC_COUNTERS_CONFIGURATIONr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x135,
        0,
        7,
        soc_SCH_DBG_DVS_FC_COUNTERS_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x780fdfff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_DBG_DVS_FLOW_CONTROL_COUNTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x15c,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_DBG_DVS_FLOW_CONTROL_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_DBG_DVS_LINK_STATUSr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x15d,
        SOC_REG_FLAG_RO,
        6,
        soc_SCH_DBG_DVS_LINK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ff7fc3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_DBG_DVS_RCI_COUNTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x15b,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_DBG_DVS_RCI_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_DBG_DVS_RCI_COUNTERS_CONFIGURATIONr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x136,
        0,
        1,
        soc_SCH_DBG_DVS_RCI_COUNTERS_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_DBG_SMP_MESSAGE_COUNTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x14f,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_DBG_SMP_MESSAGE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_DBG_SMP_MESSAGE_COUNTER_CONFIGURATIONr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x108,
        0,
        4,
        soc_SCH_DBG_SMP_MESSAGE_COUNTER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x31ffff1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_DELETE_MECHANISM_CONFIGURATION_REGISTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x10a,
        0,
        3,
        soc_SCH_DELETE_MECHANISM_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x000a0800, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f3ff7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SCH_DEVICE_SCHEDULERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x4323,
        0,
        2,
        soc_SCH_DEVICE_SCHEDULERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff03ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_DVS_CONFIGr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x118,
        0,
        7,
        soc_SCH_DVS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x07040810, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3fff10, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_DVS_CONFIG_0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x120,
        0,
        1,
        soc_SCH_DVS_CONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_DVS_CONFIG_1r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x122,
        0,
        6,
        soc_SCH_DVS_CONFIG_1r_fields,
        SOC_RESET_VAL_DEC(0x07040810, 0x00000000)
        SOC_RESET_MASK_DEC(0xff37ff10, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_DVS_CREDIT_COUNTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xf0,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_DVS_CREDIT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_DVS_CREDIT_COUNTER_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x15a,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_DVS_CREDIT_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_DVS_CREDIT_COUNTER_CONFIGURATION_REGISTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x19a,
        0,
        7,
        soc_SCH_DVS_CREDIT_COUNTER_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8331f0ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_DVS_CREDIT_SHARE_CONFIGURATIONr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x12b,
        0,
        3,
        soc_SCH_DVS_CREDIT_SHARE_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00100400, 0x00000000)
        SOC_RESET_MASK_DEC(0x3ffffc01, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_DVS_FC_COUNTERS_CONFIGURATION_REGISTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x19b,
        0,
        8,
        soc_SCH_DVS_FC_COUNTERS_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfbffdfff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_DVS_FLOW_CONTROL_COUNTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xf2,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_DVS_FLOW_CONTROL_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_DVS_LINK_STATUSr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xf3,
        SOC_REG_FLAG_RO,
        3,
        soc_SCH_DVS_LINK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000773f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_DVS_NIF_CONFIGr */
        soc_block_list[48],
        soc_genreg,
        4,
        0x114,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_SCH_DVS_NIF_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_DVS_RCI_COUNTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xf1,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_DVS_RCI_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_DVS_RCI_COUNTERS_CONFIGURATION_REGISTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x19c,
        0,
        4,
        soc_SCH_DVS_RCI_COUNTERS_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x80000711, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_DVS_WEIGHT_CONFIGr */
        soc_block_list[48],
        soc_genreg,
        4,
        0x123,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_SCH_DVS_WEIGHT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff03ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_DVS_WEIGHT_CONFIG_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        4,
        0x11a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_SCH_DVS_WEIGHT_CONFIG_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010001, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff03ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_DVS_WEIGHT_ENABLEr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x11e,
        0,
        1,
        soc_SCH_DVS_WEIGHT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_ECC_1B_ERR_ADDRr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x95,
        SOC_REG_FLAG_RO,
        2,
        soc_FMAC_ECC_1B_ERR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_ECC_1B_ERR_CNTr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_ECC_1B_ERR_CNT_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_ECC_1B_ERR_INTERRUPT_MASK_REGISTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x17,
        SOC_REG_FLAG_INTERRUPT,
        11,
        soc_SCH_ECC_1B_ERR_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_ECC_1B_ERR_INTERRUPT_REGISTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        11,
        soc_SCH_ECC_1B_ERR_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_ECC_2B_ERR_ADDRr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x97,
        SOC_REG_FLAG_RO,
        2,
        soc_FMAC_ECC_2B_ERR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_ECC_2B_ERR_CNTr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_ECC_2B_ERR_CNT_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_ECC_2B_ERR_INTERRUPT_MASK_REGISTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x18,
        SOC_REG_FLAG_INTERRUPT,
        11,
        soc_SCH_ECC_2B_ERR_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_SCH_ECC_2B_ERR_INTERRUPT_MASK_REGISTER_BCM88202_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x18,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        11,
        soc_SCH_ECC_2B_ERR_INTERRUPT_MASK_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_ECC_2B_ERR_INTERRUPT_REGISTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x8,
        SOC_REG_FLAG_INTERRUPT,
        11,
        soc_SCH_ECC_2B_ERR_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_ECC_ERR_1B_INITIATEr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xa4,
        0,
        12,
        soc_SCH_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_ECC_ERR_1B_INITIATE_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xa4,
        SOC_REG_FLAG_64_BITS,
        40,
        soc_SCH_ECC_ERR_1B_INITIATE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        40,
        soc_SCH_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_ECC_ERR_2B_INITIATEr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xa6,
        0,
        12,
        soc_SCH_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_ECC_ERR_2B_INITIATE_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xa6,
        SOC_REG_FLAG_64_BITS,
        40,
        soc_SCH_ECC_ERR_2B_INITIATE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        40,
        soc_SCH_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_ECC_INTERRUPT_REGISTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_CFC_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_CFC_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_ERROR_INITIATION_DATAr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_CFC_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_ERROR_INITIATION_DATA_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_CFC_ERROR_INITIATION_DATA_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x43a6,
        0,
        8,
        soc_SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_FORCE_PORT_FC_REGISTERr */
        soc_block_list[48],
        soc_genreg,
        8,
        0x1b0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_SCH_FORCE_PORT_FC_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_FORCE_PORT_FC_REGISTER_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        8,
        0x13f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_SCH_FORCE_PORT_FC_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_FSF_COMPOSITE_CONFIGURATIONr */
        soc_block_list[48],
        soc_genreg,
        2,
        0x114,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_SCH_FSF_COMPOSITE_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_FSF_COMPOSITE_CONFIGURATION_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        2,
        0x10e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_SCH_FSF_COMPOSITE_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_GLOBAL_MEM_OPTIONSr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_CFC_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_GLOBAL_TIMER_ACTIVATION_REGISTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_SCH_GLOBAL_TIMER_ACTIVATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_GLOBAL_TIMER_CONFIGURATION_REGISTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x88,
        0,
        2,
        soc_SCH_GLOBAL_TIMER_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0xa3c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_SCH_GLOBAL_TIMER_CONFIGURATION_REGISTER_BCM88202_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x88,
        0,
        2,
        soc_SCH_GLOBAL_TIMER_CONFIGURATION_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x9ad27480, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_GTIMER_CONFIGURATIONr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CGM_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_GTIMER_TRIGGERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_CFC_GTIMER_TRIGGER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_HR_PRIORITY_MASKr */
        soc_block_list[48],
        soc_genreg,
        4,
        0x130,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_SCH_HR_PRIORITY_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_INCORRECT_STATUS_MESSAGEr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x14c,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        9,
        soc_SCH_INCORRECT_STATUS_MESSAGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_INCORRECT_STATUS_MESSAGE___REGISTER_1r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xe4,
        SOC_REG_FLAG_RO,
        5,
        soc_SCH_INCORRECT_STATUS_MESSAGE___REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xcff1ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_INCORRECT_STATUS_MESSAGE___REGISTER_2r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xe5,
        SOC_REG_FLAG_RO,
        3,
        soc_SCH_INCORRECT_STATUS_MESSAGE___REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SCH_INDIRECTCOMMANDr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x4240,
        0,
        1,
        soc_RTP_INDIRECTCOMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SCH_INDIRECTCOMMANDADDRESSr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x4241,
        0,
        2,
        soc_CFC_INDIRECTCOMMANDADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SCH_INDIRECTCOMMANDRDDATAr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x4230,
        SOC_REG_FLAG_RO,
        1,
        soc_OLP_INDIRECTCOMMANDRDDATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SCH_INDIRECTCOMMANDWRDATAr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x4220,
        0,
        1,
        soc_OLP_INDIRECTCOMMANDWRDATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_INDIRECT_COMMANDr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x80,
        0,
        1,
        soc_SCH_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_CFC_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_INDIRECT_COMMAND_ADDRESS_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_CFC_INDIRECT_COMMAND_ADDRESS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_INDIRECT_COMMAND_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_CGM_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CFC_INDIRECT_COMMAND_DATA_INCREMENT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[48],
        soc_genreg,
        4,
        0x60,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_SCH_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_CGM_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_CFC_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[48],
        soc_genreg,
        4,
        0x20,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_SCH_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_CGM_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_CFC_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_INDIRECT_WR_MASKr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x40,
        0,
        1,
        soc_IHB_INDIRECT_WR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_INGRESS_SHAPING_PORT_CONFIGURATIONr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x1a2,
        0,
        2,
        soc_SCH_INGRESS_SHAPING_PORT_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000010ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_INGRESS_SHAPING_PORT_CONFIGURATION_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x139,
        0,
        2,
        soc_SCH_INGRESS_SHAPING_PORT_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000010ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_INTERRUPT_MASK_REGISTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x10,
        0,
        20,
        soc_SCH_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1111ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_SCH_INTERRUPT_MASK_REGISTER_BCM88202_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x10,
        0,
        20,
        soc_SCH_INTERRUPT_MASK_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1111ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_INTERRUPT_MASK_REGISTER_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x10,
        0,
        19,
        soc_SCH_INTERRUPT_MASK_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_INTERRUPT_REGISTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        20,
        soc_SCH_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1111ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_INTERRUPT_REGISTER_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        19,
        soc_SCH_INTERRUPT_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_INTERRUPT_REGISTER_TESTr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x1f,
        SOC_REG_FLAG_INTERRUPT,
        1,
        soc_SCH_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_INTERRUPT_REGISTER_TEST_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_ECI_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_LAST_FLOW_RESTART_EVENTr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xea,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_LAST_FLOW_RESTART_EVENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_LAST_FLOW_RESTART_EVENT_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x153,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_LAST_FLOW_RESTART_EVENT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_LINKS_MASKr */
        soc_block_list[48],
        soc_genreg,
        2,
        0x12e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_SCH_LINKS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_MAX_PORT_QUEUE_SIZECOUNTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x166,
        SOC_REG_FLAG_RO,
        3,
        soc_SCH_MAX_PORT_QUEUE_SIZECOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff1fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_MAX_PORT_QUEUE_SIZE_COUNTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xfc,
        SOC_REG_FLAG_RO,
        3,
        soc_SCH_MAX_PORT_QUEUE_SIZE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff1fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_OOB_FC_CONFIGURATION_REGISTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x147,
        0,
        6,
        soc_SCH_OOB_FC_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x0020fff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_OOB_FC_STATUS_REGISTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x148,
        SOC_REG_FLAG_RO,
        3,
        soc_SCH_OOB_FC_STATUS_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_PARITY_ERR_ADDRr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x99,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_PARITY_ERR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_PARITY_ERR_CNTr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_PARITY_ERR_CNT_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_DRCA_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_PAR_ERR_INITIATEr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xaa,
        0,
        27,
        soc_SCH_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_PAR_ERR_INITIATE_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xaa,
        0,
        11,
        soc_SCH_PAR_ERR_INITIATE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x19,
        SOC_REG_FLAG_INTERRUPT,
        27,
        soc_SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x07ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_SCH_PAR_ERR_INTERRUPT_MASK_REGISTER_BCM88202_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x19,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        27,
        soc_SCH_PAR_ERR_INTERRUPT_MASK_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x07ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_PAR_ERR_INTERRUPT_REGISTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x9,
        SOC_REG_FLAG_INTERRUPT,
        27,
        soc_SCH_PAR_ERR_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_PAR_ERR_MEM_MASKr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xa0,
        0,
        13,
        soc_SCH_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_PIR_SHAPERS_CONFIGURATIONr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x12c,
        0,
        2,
        soc_SCH_PIR_SHAPERS_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_PIR_SHAPERS_CONFIGURATION_1r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x127,
        0,
        2,
        soc_SCH_PIR_SHAPERS_CONFIGURATION_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_PIR_SHAPERS_CONFIGURATION_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x123,
        0,
        2,
        soc_SCH_PIR_SHAPERS_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_PS_1P_PRIORITY_MODE_REGISTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x12e,
        0,
        1,
        soc_SCH_PS_1P_PRIORITY_MODE_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_PS_1P_PRIORITY_MODE_REGISTER_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x129,
        0,
        1,
        soc_SCH_PS_1P_PRIORITY_MODE_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_PS_2P_PRIORITY_MODE_REGISTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x12f,
        0,
        1,
        soc_SCH_PS_2P_PRIORITY_MODE_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_PS_2P_PRIORITY_MODE_REGISTER_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x12a,
        0,
        1,
        soc_SCH_PS_2P_PRIORITY_MODE_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_PS_CALENDAR_SELECTr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x11f,
        0,
        3,
        soc_SCH_PS_CALENDAR_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_RCI_DECREMENT_VALUESr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x128,
        0,
        8,
        soc_SCH_RCI_DECREMENT_VALUESr_fields,
        SOC_RESET_VAL_DEC(0x44222111, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_RCI_PARAMSr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x127,
        0,
        4,
        soc_SCH_RCI_PARAMSr_fields,
        SOC_RESET_VAL_DEC(0x00004100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000f7f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_RCI_PARAMS_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x149,
        0,
        2,
        soc_SCH_RCI_PARAMS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REBOUNDED_CREDIT_CONFIGURATIONr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x129,
        0,
        1,
        soc_SCH_REBOUNDED_CREDIT_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REBOUNDED_CREDIT_CONFIGURATION_1r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x124,
        0,
        1,
        soc_SCH_REBOUNDED_CREDIT_CONFIGURATION_1r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REBOUNDED_CREDIT_CONFIGURATION_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x120,
        0,
        1,
        soc_SCH_REBOUNDED_CREDIT_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_0085r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_CFC_REG_0085_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_0090r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_CFC_REG_0090_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_090r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_SCH_REG_090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_0091r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_CFC_REG_0091_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_091r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_SCH_REG_091r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_0092r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_CFC_REG_0092_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_092r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_SCH_REG_092r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_0093r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_CFC_REG_0093_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_093r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_SCH_REG_093r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_0103r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x103,
        0,
        4,
        soc_SCH_REG_0103r_fields,
        SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3331ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_103r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x103,
        0,
        4,
        soc_SCH_REG_103r_fields,
        SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3331ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_0104r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x104,
        0,
        7,
        soc_SCH_REG_0104r_fields,
        SOC_RESET_VAL_DEC(0x040d33a5, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_0109r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x109,
        0,
        5,
        soc_SCH_REG_0109r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_0112r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x112,
        0,
        5,
        soc_SCH_REG_0112r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_0113r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x113,
        0,
        2,
        soc_SCH_REG_0113r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0011ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_0119r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x119,
        0,
        8,
        soc_SCH_REG_0119r_fields,
        SOC_RESET_VAL_DEC(0x10000cc4, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_0128r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x128,
        0,
        9,
        soc_SCH_REG_0128r_fields,
        SOC_RESET_VAL_DEC(0x000001bf, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_0150r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x150,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_REG_028Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_0154r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x154,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_REG_028Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_0156r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x156,
        SOC_REG_FLAG_RO,
        1,
        soc_SCH_REG_0156r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_0157r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x157,
        SOC_REG_FLAG_RO,
        4,
        soc_SCH_REG_0157r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_0158r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x158,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_SCH_REG_0158r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_0160r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x160,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_REG_015Fr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_0161r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x161,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_REG_015Fr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_0162r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x162,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_REG_028Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_0163r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x163,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_REG_028Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_0164r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x164,
        SOC_REG_FLAG_RO,
        3,
        soc_SCH_REG_0164r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80037fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_0167r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x167,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_REG_028Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_0168r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x168,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        9,
        soc_SCH_REG_0168r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_213r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x213,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_REG_0086r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_215r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x215,
        0,
        2,
        soc_CFC_REG_0085r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_00ADr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_CFC_REG_00ADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_00AEr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_CFC_REG_00AE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_00B0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_00B1r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_00B2r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_00B3r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_00B4r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xb4,
        0,
        1,
        soc_DRCA_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_00B5r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xb5,
        SOC_REG_FLAG_RO,
        3,
        soc_DRCA_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_00B6r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_DRCA_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_00B7r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        1,
        soc_DRCA_REG_00B3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_00B8r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_00B9r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_SCH_REG_00B4_BCM88202_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xb4,
        0,
        1,
        soc_EGQ_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x1ad27480, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_00B4_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_00B5_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_00B6_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_00B7_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_00BAr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_00BBr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_00BCr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_DRCA_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_SCH_REG_00BC_BCM88202_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_EGQ_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x1ad27480, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_00BC_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_00BDr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_DRCA_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_00BD_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_00BEr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xbe,
        0,
        1,
        soc_DRCA_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_00BE_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_00BFr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xbf,
        SOC_REG_FLAG_RO,
        1,
        soc_DRCA_REG_00B3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_012Cr */
        soc_block_list[48],
        soc_genreg,
        2,
        0x12c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_SCH_REG_012Cr_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_013Ar */
        soc_block_list[48],
        soc_genreg,
        1,
        0x13a,
        0,
        10,
        soc_SCH_REG_013Ar_fields,
        SOC_RESET_VAL_DEC(0x30773383, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0ff77f7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_013Br */
        soc_block_list[48],
        soc_genreg,
        1,
        0x13b,
        0,
        20,
        soc_SCH_REG_013Br_fields,
        SOC_RESET_VAL_DEC(0x013f3f3f, 0x00000000)
        SOC_RESET_MASK_DEC(0x813f3f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_013Dr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x13d,
        0,
        9,
        soc_SCH_REG_013Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x733dffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_015Er */
        soc_block_list[48],
        soc_genreg,
        1,
        0x15e,
        SOC_REG_FLAG_RO,
        18,
        soc_SCH_REG_015Er_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00777777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_REG_015Fr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x15f,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_REG_015Fr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_SCH_REG_0AEr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xae,
        SOC_REG_FLAG_SIGNAL,
        4,
        soc_SCH_REG_0AEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_0AFr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_CRPS_REG_00AFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_SCH_REG_0AF_BCM88202_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_SCH_REG_0AFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_0E7r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xe7,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0197r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_0EBr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xeb,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0197r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_0EDr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xed,
        SOC_REG_FLAG_RO,
        1,
        soc_SCH_REG_0EDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_0EEr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xee,
        SOC_REG_FLAG_RO,
        4,
        soc_SCH_REG_0EEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_0F4r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xf4,
        SOC_REG_FLAG_RO,
        18,
        soc_SCH_REG_0F4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00777777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_0F5r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xf5,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_REG_0F5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_0F6r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xf6,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_REG_0F5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_0F7r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xf7,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_REG_0F5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_0F8r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xf8,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0197r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_0F9r */
        soc_block_list[48],
        soc_genreg,
        1,
        0xf9,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0197r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_0FAr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xfa,
        SOC_REG_FLAG_RO,
        3,
        soc_SCH_REG_0FAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80037fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_0FDr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xfd,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0197r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_0FEr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xfe,
        SOC_REG_FLAG_RO,
        7,
        soc_SCH_REG_0FEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0f111f37, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_0FFr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xff,
        SOC_REG_FLAG_RO,
        3,
        soc_SCH_REG_0FFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfff1ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_10Ar */
        soc_block_list[48],
        soc_genreg,
        1,
        0x10a,
        0,
        6,
        soc_SCH_REG_10Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x81ffff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_10Br */
        soc_block_list[48],
        soc_genreg,
        1,
        0x10b,
        0,
        2,
        soc_SCH_REG_10Br_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ff7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_11Cr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x11c,
        0,
        3,
        soc_SCH_REG_11Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_11Dr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x11d,
        0,
        3,
        soc_SCH_REG_11Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f11ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_12Dr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x12d,
        0,
        6,
        soc_SCH_REG_12Dr_fields,
        SOC_RESET_VAL_DEC(0x00001111, 0x00000000)
        SOC_RESET_MASK_DEC(0x00111111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_1A8r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x1a8,
        0,
        9,
        soc_SCH_REG_1A8r_fields,
        SOC_RESET_VAL_DEC(0x30773383, 0x00000000)
        SOC_RESET_MASK_DEC(0x70ff77f7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_1A9r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x1a9,
        0,
        20,
        soc_SCH_REG_1A9r_fields,
        SOC_RESET_VAL_DEC(0x013f3f3f, 0x00000000)
        SOC_RESET_MASK_DEC(0x813f3f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_1ACr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x1ac,
        0,
        10,
        soc_SCH_REG_1ACr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf33dffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_1BCr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x1bc,
        0,
        7,
        soc_SCH_REG_1BCr_fields,
        SOC_RESET_VAL_DEC(0x0020fff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_REG_2AFr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x2af,
        0,
        2,
        soc_FDR_REG_00CFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_RETURNED_CREDITS_CFG_REGISTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x1ad,
        0,
        3,
        soc_SCH_RETURNED_CREDITS_CFG_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0011fff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_RETURNED_CREDITS_CFG_REGISTER_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x13e,
        0,
        3,
        soc_SCH_RETURNED_CREDITS_CFG_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0011fff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_SBUS_BROADCAST_IDr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_CGM_SBUS_BROADCAST_ID_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_SBUS_LAST_IN_CHAINr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x214,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CGM_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_SBUS_LAST_IN_CHAIN_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_CFC_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_SCHEDULER_CONFIGURATION_REGISTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x101,
        0,
        19,
        soc_SCH_SCHEDULER_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x025e0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0013, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_SCHEDULER_CONFIGURATION_REGISTER_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x101,
        0,
        20,
        soc_SCH_SCHEDULER_CONFIGURATION_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x02570420, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0720, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_SCHEDULER_COUNTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xe1,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_SCHEDULER_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_SCHEDULER_NOT_VALIDr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xfb,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_SCHEDULER_NOT_VALIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_SCHEDULER_NOT_VALID_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x165,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_SCHEDULER_NOT_VALID_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTER_0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x1a0,
        0,
        4,
        soc_SCH_SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x10ff10ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTER_1r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x1a1,
        0,
        4,
        soc_SCH_SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x10ff10ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTER_0_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x137,
        0,
        4,
        soc_SCH_SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTER_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x10ff10ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTER_1_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x138,
        0,
        4,
        soc_SCH_SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTER_1_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x10ff10ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_SCL_SMP_MESSAGESr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x155,
        SOC_REG_FLAG_RO,
        5,
        soc_SCH_SCL_SMP_MESSAGESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8171ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_SCL___SMP_MESSAGESr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xec,
        SOC_REG_FLAG_RO,
        5,
        soc_SCH_SCL___SMP_MESSAGESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8171ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_SELECT_FLOW_TO_QUEUE_MAPPINGr */
        soc_block_list[48],
        soc_genreg,
        2,
        0x116,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_SCH_SELECT_FLOW_TO_QUEUE_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_SELECT_FLOW_TO_QUEUE_MAPPING_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        2,
        0x110,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_SCH_SELECT_FLOW_TO_QUEUE_MAPPING_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_SHAPER_CONFIGURATION_REGISTER_1r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x102,
        0,
        7,
        soc_SCH_SHAPER_CONFIGURATION_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x04108300, 0x00000000)
        SOC_RESET_MASK_DEC(0x3ff3fff7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_SHAPER_CONFIGURATION_REGISTER_1_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x102,
        0,
        10,
        soc_SCH_SHAPER_CONFIGURATION_REGISTER_1_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ff7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_SMP_BACK_UP_MESSAGESr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x1aa,
        0,
        4,
        soc_SCH_SMP_BACK_UP_MESSAGESr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000013ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_SMP_BACK_UP_MESSAGES_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x13c,
        0,
        4,
        soc_SCH_SMP_BACK_UP_MESSAGES_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000013ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_SMP_MESSAGE_COUNTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0xe6,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_SMP_MESSAGE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_SMP_MESSAGE_COUNTER_AND_STATUS_CONFIGURATIONr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x107,
        0,
        6,
        soc_SCH_SMP_MESSAGE_COUNTER_AND_STATUS_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x40000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf1ffff1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_SWITCH_CIR_EIR_IN_DUAL_SHAPERSr */
        soc_block_list[48],
        soc_genreg,
        2,
        0x10c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_SCH_SWITCH_CIR_EIR_IN_DUAL_SHAPERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_SWITCH_CIR_EIR_IN_DUAL_SHAPERS_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        2,
        0x10b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_SCH_SWITCH_CIR_EIR_IN_DUAL_SHAPERS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_SCH_SYSTEM_RED_CONFIGURATIONr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x10f,
        0,
        4,
        soc_SCH_SYSTEM_RED_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x131fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SCH_SYSTEM_RED_CONFIGURATION_BCM88670_A0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x10d,
        0,
        4,
        soc_SCH_SYSTEM_RED_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x131fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SCIFCONTROLr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4860,
        0,
        5,
        soc_SCIFCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f77, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SCIFSTATUSr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4861,
        SOC_REG_FLAG_RO,
        4,
        soc_SCIFSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000011f7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SCL___SMP_MESSAGESr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x426c,
        0,
        5,
        soc_SCL___SMP_MESSAGESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8113ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_SCQM_QGRPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x52002000,
        0,
        2,
        soc_SCQM_QGRPr_fields,
        SOC_RESET_VAL_DEC(0x000000d4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SCQM_QGRP_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56003000,
        0,
        2,
        soc_SCQM_QGRP_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000dd, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SCRATCHPAD0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1d9,
        0,
        1,
        soc_SCRATCHPAD0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SCRATCHPAD1r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1da,
        0,
        1,
        soc_SCRATCHPAD1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_SC_BYTE_METER_CONFIGr */
        soc_block_list[6],
        soc_portreg,
        1,
        0xb00000b,
        0,
        3,
        soc_SC_BYTE_METER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000006, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_SC_BYTE_METER_CONFIG_BCM53314_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xc00000b,
        0,
        3,
        soc_SC_BYTE_METER_CONFIG_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_SC_BYTE_METER_CONFIG_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xc00000b,
        0,
        3,
        soc_SC_BYTE_METER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000006, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_CMD_INJECT_CTRL0r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x8001e,
        0,
        6,
        soc_SC_CMD_INJECT_CTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffc1f5, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_CMD_INJECT_CTRL1r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x8001f,
        0,
        2,
        soc_SC_CMD_INJECT_CTRL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_CMD_INJECT_CTRL2r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80020,
        0,
        1,
        soc_SC_CMD_INJECT_CTRL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_CMD_INJECT_DATA0r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80021,
        0,
        1,
        soc_SC_CMD_INJECT_DATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_CMD_INJECT_DATA1r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80022,
        0,
        1,
        soc_SC_CMD_INJECT_DATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_CMD_INJECT_DATA2r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80023,
        0,
        1,
        soc_SC_CMD_INJECT_DATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_CMD_INJECT_DATA3r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80024,
        0,
        1,
        soc_SC_CMD_INJECT_DATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_CMD_INJECT_DATA4r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80025,
        0,
        1,
        soc_SC_CMD_INJECT_DATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_CMD_INJECT_DATA5r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80026,
        0,
        1,
        soc_SC_CMD_INJECT_DATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_CMD_INJECT_DATA6r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80027,
        0,
        1,
        soc_SC_CMD_INJECT_DATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_CMD_INJECT_DATA7r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80028,
        0,
        1,
        soc_SC_CMD_INJECT_DATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_CMD_INJECT_DATA8r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80029,
        0,
        1,
        soc_SC_CMD_INJECT_DATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_CMD_INJECT_DATA9r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x8002a,
        0,
        1,
        soc_SC_CMD_INJECT_DATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_CONFIG0r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80001,
        0,
        11,
        soc_SC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x06018020, 0x00000000)
        SOC_RESET_MASK_DEC(0x47c3fffb, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_CONFIG1r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80002,
        0,
        10,
        soc_SC_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00018000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_CONFIG2r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80003,
        0,
        2,
        soc_SC_CONFIG2r_fields,
        SOC_RESET_VAL_DEC(0x00200060, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_CONFIG3r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80004,
        0,
        2,
        soc_SC_CONFIG3r_fields,
        SOC_RESET_VAL_DEC(0x00640120, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_CONFIG_TDMCALSWAPr */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80005,
        0,
        5,
        soc_SC_CONFIG_TDMCALSWAPr_fields,
        SOC_RESET_VAL_DEC(0x0000fff8, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_DEBUG_CMD_CODE0r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x8002b,
        0,
        4,
        soc_SC_DEBUG_CMD_CODE0r_fields,
        SOC_RESET_VAL_DEC(0xab5560ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_DEBUG_CMD_CODE1r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x8002c,
        0,
        3,
        soc_SC_DEBUG_CMD_CODE1r_fields,
        SOC_RESET_VAL_DEC(0x009ff06f, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_DEBUG_CMD_CODE2r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x8002d,
        0,
        3,
        soc_SC_DEBUG_CMD_CODE2r_fields,
        SOC_RESET_VAL_DEC(0x000f5aa5, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_ECC_DEBUGr */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80012,
        0,
        2,
        soc_SC_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_ECC_ERROR0r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80013,
        0,
        2,
        soc_SC_ECC_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_ECC_ERROR0_MASKr */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80014,
        0,
        2,
        soc_SC_ECC_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_ECC_STATUS0r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80015,
        0,
        1,
        soc_SC_ECC_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_ERROR0r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80016,
        0,
        2,
        soc_SC_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_ERROR1r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80018,
        0,
        11,
        soc_SC_ERROR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffe03, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_ERROR2r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x8001a,
        0,
        8,
        soc_SC_ERROR2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_ERROR0_MASKr */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80017,
        0,
        2,
        soc_SC_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_ERROR1_MASKr */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80019,
        0,
        11,
        soc_SC_ERROR1_MASKr_fields,
        SOC_RESET_VAL_DEC(0xfffffe03, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffe03, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_ERROR2_MASKr */
        soc_block_list[16],
        soc_genreg,
        1,
        0x8001b,
        0,
        8,
        soc_SC_ERROR2_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_LINK_ENABLE_REMAP0r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80008,
        0,
        6,
        soc_SC_LINK_ENABLE_REMAP0r_fields,
        SOC_RESET_VAL_DEC(0x0a418820, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_LINK_ENABLE_REMAP1r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80009,
        0,
        6,
        soc_SC_LINK_ENABLE_REMAP1r_fields,
        SOC_RESET_VAL_DEC(0x16a4a0e6, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_LINK_ENABLE_REMAP2r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x8000a,
        0,
        6,
        soc_SC_LINK_ENABLE_REMAP2r_fields,
        SOC_RESET_VAL_DEC(0x2307b9ac, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_LINK_ENABLE_REMAP3r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x8000b,
        0,
        6,
        soc_SC_LINK_ENABLE_REMAP3r_fields,
        SOC_RESET_VAL_DEC(0x2f6ad272, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_LINK_STATUS_REMAP0r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x8000c,
        0,
        6,
        soc_SC_LINK_STATUS_REMAP0r_fields,
        SOC_RESET_VAL_DEC(0x0a418820, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_LINK_STATUS_REMAP1r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x8000d,
        0,
        6,
        soc_SC_LINK_STATUS_REMAP1r_fields,
        SOC_RESET_VAL_DEC(0x16a4a0e6, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_LINK_STATUS_REMAP2r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x8000e,
        0,
        6,
        soc_SC_LINK_STATUS_REMAP2r_fields,
        SOC_RESET_VAL_DEC(0x2307b9ac, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_LINK_STATUS_REMAP3r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x8000f,
        0,
        6,
        soc_SC_LINK_STATUS_REMAP3r_fields,
        SOC_RESET_VAL_DEC(0x2f6ad272, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_LINK_STATUS_REMAP4r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80010,
        0,
        6,
        soc_SC_LINK_STATUS_REMAP4r_fields,
        SOC_RESET_VAL_DEC(0x3bcdeb38, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_LINK_STATUS_REMAP5r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80011,
        0,
        2,
        soc_SC_LINK_STATUS_REMAP5r_fields,
        SOC_RESET_VAL_DEC(0x000003fe, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_SFI_PAUSE_STATUS0r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x8003f,
        0,
        1,
        soc_SC_SFI_PAUSE_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_SFI_PAUSE_STATUS1r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80040,
        0,
        1,
        soc_SC_SFI_PAUSE_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_STATUS0r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x8001c,
        0,
        3,
        soc_SC_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff02, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_STATUS1r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x8001d,
        0,
        3,
        soc_SC_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_STATUS_TDMCALSWAP0r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80006,
        0,
        6,
        soc_SC_STATUS_TDMCALSWAP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_STATUS_TDMCALSWAP1r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80007,
        0,
        2,
        soc_SC_STATUS_TDMCALSWAP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_SW_RESETr */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80000,
        0,
        10,
        soc_SC_SW_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00002001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SFI_ERROR0r */
        soc_block_list[16],
        soc_genreg,
        22,
        0x800af,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_ARRAY2,
        3,
        soc_SC_TOP_SFI_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SFI_ERROR0_MASKr */
        soc_block_list[16],
        soc_genreg,
        22,
        0x800b0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_ARRAY2,
        3,
        soc_SC_TOP_SFI_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SFI_NUM_REMAP0r */
        soc_block_list[16],
        soc_genreg,
        22,
        0x80057,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_SC_TOP_SFI_NUM_REMAP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SFI_PORT_CONFIG0r */
        soc_block_list[16],
        soc_genreg,
        22,
        0x80041,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_SC_TOP_SFI_PORT_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SFI_RX_SOT_CNTr */
        soc_block_list[16],
        soc_genreg,
        22,
        0x80099,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_SC_TOP_SFI_RX_SOT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SFI_RX_TEST_CNTr */
        soc_block_list[16],
        soc_genreg,
        22,
        0x80083,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_SC_TOP_SFI_RX_TEST_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SFI_TX_TEST_CNTr */
        soc_block_list[16],
        soc_genreg,
        22,
        0x8006d,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_SC_TOP_SFI_TX_TEST_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SI_CONFIG0r */
        soc_block_list[16],
        soc_genreg,
        12,
        0x800db,
        SOC_REG_FLAG_ARRAY,
        16,
        soc_SC_TOP_SI_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003bff7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SI_CONFIG1r */
        soc_block_list[16],
        soc_genreg,
        12,
        0x800e7,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_SC_TOP_SI_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000095, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SI_CONFIG2r */
        soc_block_list[16],
        soc_genreg,
        12,
        0x800f3,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_SC_TOP_SI_CONFIG2r_fields,
        SOC_RESET_VAL_DEC(0x0003ff00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SI_CONFIG3r */
        soc_block_list[16],
        soc_genreg,
        12,
        0x800ff,
        SOC_REG_FLAG_ARRAY,
        6,
        soc_SC_TOP_SI_CONFIG3r_fields,
        SOC_RESET_VAL_DEC(0x80140002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0072, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SI_DEBUG0r */
        soc_block_list[16],
        soc_genreg,
        12,
        0x8016b,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_SC_TOP_SI_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000ff3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SI_DEBUG1r */
        soc_block_list[16],
        soc_genreg,
        12,
        0x80177,
        SOC_REG_FLAG_ARRAY,
        6,
        soc_SC_TOP_SI_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000050, 0x00000000)
        SOC_RESET_MASK_DEC(0x010103ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SI_ECC_DEBUGr */
        soc_block_list[16],
        soc_genreg,
        12,
        0x801b3,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_SC_TOP_SI_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SI_ECC_ERRORr */
        soc_block_list[16],
        soc_genreg,
        12,
        0x801bf,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_ARRAY2,
        4,
        soc_SC_TOP_SI_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SI_ECC_ERROR_MASKr */
        soc_block_list[16],
        soc_genreg,
        12,
        0x801c0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_ARRAY2,
        4,
        soc_SC_TOP_SI_ECC_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SI_ECC_STATUSr */
        soc_block_list[16],
        soc_genreg,
        12,
        0x801d7,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_SC_TOP_SI_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SI_ERROR0r */
        soc_block_list[16],
        soc_genreg,
        12,
        0x80117,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_ARRAY2,
        10,
        soc_SC_TOP_SI_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SI_ERROR1r */
        soc_block_list[16],
        soc_genreg,
        12,
        0x8012f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_ARRAY2,
        8,
        soc_SC_TOP_SI_ERROR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SI_ERROR0_MASKr */
        soc_block_list[16],
        soc_genreg,
        12,
        0x80118,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_ARRAY2,
        1,
        soc_SC_TOP_SI_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x01ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SI_ERROR1_MASKr */
        soc_block_list[16],
        soc_genreg,
        12,
        0x80130,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_ARRAY2,
        1,
        soc_SC_TOP_SI_ERROR1_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SI_MEM_DEBUGr */
        soc_block_list[16],
        soc_genreg,
        12,
        0x801e3,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_SC_TOP_SI_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SI_PRBS_STATUSr */
        soc_block_list[16],
        soc_genreg,
        12,
        0x80147,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_SC_TOP_SI_PRBS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SI_SD_CONFIGr */
        soc_block_list[16],
        soc_genreg,
        12,
        0x80183,
        SOC_REG_FLAG_ARRAY,
        6,
        soc_SC_TOP_SI_SD_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000019, 0x00000000)
        SOC_RESET_MASK_DEC(0x1000003b, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SI_SD_PLL_CONFIGr */
        soc_block_list[16],
        soc_genreg,
        12,
        0x8018f,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_SC_TOP_SI_SD_PLL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000027f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SI_SD_RESETr */
        soc_block_list[16],
        soc_genreg,
        12,
        0x8019b,
        SOC_REG_FLAG_ARRAY,
        6,
        soc_SC_TOP_SI_SD_RESETr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SI_SD_STATUSr */
        soc_block_list[16],
        soc_genreg,
        12,
        0x801a7,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        9,
        soc_SC_TOP_SI_SD_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000700, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SI_STATEr */
        soc_block_list[16],
        soc_genreg,
        12,
        0x80153,
        SOC_REG_FLAG_ARRAY,
        18,
        soc_SC_TOP_SI_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SI_STATUS0r */
        soc_block_list[16],
        soc_genreg,
        12,
        0x8010b,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_SC_TOP_SI_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TOP_SI_STICKY_STATEr */
        soc_block_list[16],
        soc_genreg,
        12,
        0x8015f,
        SOC_REG_FLAG_ARRAY,
        18,
        soc_SC_TOP_SI_STICKY_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00004040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TRACE_IF_QS_SC_PU_CAPT_0r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x8003e,
        0,
        1,
        soc_SC_TRACE_IF_QS_SC_PU_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TRACE_IF_QS_SC_PU_CONTROLr */
        soc_block_list[16],
        soc_genreg,
        1,
        0x8003a,
        0,
        2,
        soc_SC_TRACE_IF_QS_SC_PU_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003fffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TRACE_IF_QS_SC_PU_COUNTERr */
        soc_block_list[16],
        soc_genreg,
        1,
        0x8003b,
        0,
        1,
        soc_CI_DEBUG_TRACE_RB_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TRACE_IF_QS_SC_PU_MASK0_FIELDr */
        soc_block_list[16],
        soc_genreg,
        1,
        0x8003d,
        0,
        1,
        soc_SC_TRACE_IF_QS_SC_PU_MASK0_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x07ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TRACE_IF_QS_SC_PU_VALUE0_FIELDr */
        soc_block_list[16],
        soc_genreg,
        1,
        0x8003c,
        0,
        1,
        soc_SC_TRACE_IF_QS_SC_PU_VALUE0_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TRACE_IF_SI_SC_RX_PORT0_CAPT_0r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80034,
        0,
        1,
        soc_SC_TRACE_IF_SI_SC_RX_PORT0_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TRACE_IF_SI_SC_RX_PORT0_CONTROLr */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80030,
        0,
        2,
        soc_SC_TRACE_IF_QS_SC_PU_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003fffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TRACE_IF_SI_SC_RX_PORT0_COUNTERr */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80031,
        0,
        1,
        soc_CI_DEBUG_TRACE_RB_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TRACE_IF_SI_SC_RX_PORT0_MASK0_FIELDr */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80033,
        0,
        1,
        soc_SC_TRACE_IF_SI_SC_RX_PORT0_MASK0_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TRACE_IF_SI_SC_RX_PORT0_VALUE0_FIELDr */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80032,
        0,
        1,
        soc_SC_TRACE_IF_SI_SC_RX_PORT0_VALUE0_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TRACE_IF_SI_SC_RX_PORT1_CAPT_0r */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80039,
        0,
        1,
        soc_SC_TRACE_IF_SI_SC_RX_PORT1_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TRACE_IF_SI_SC_RX_PORT1_CONTROLr */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80035,
        0,
        2,
        soc_SC_TRACE_IF_QS_SC_PU_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003fffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TRACE_IF_SI_SC_RX_PORT1_COUNTERr */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80036,
        0,
        1,
        soc_CI_DEBUG_TRACE_RB_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TRACE_IF_SI_SC_RX_PORT1_MASK0_FIELDr */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80038,
        0,
        1,
        soc_SC_TRACE_IF_SI_SC_RX_PORT1_MASK0_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TRACE_IF_SI_SC_RX_PORT1_VALUE0_FIELDr */
        soc_block_list[16],
        soc_genreg,
        1,
        0x80037,
        0,
        1,
        soc_SC_TRACE_IF_SI_SC_RX_PORT1_VALUE0_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TRACE_IF_STATUSr */
        soc_block_list[16],
        soc_genreg,
        1,
        0x8002e,
        0,
        3,
        soc_SC_TRACE_IF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SC_TRACE_IF_STATUS_MASKr */
        soc_block_list[16],
        soc_genreg,
        1,
        0x8002f,
        0,
        3,
        soc_SC_TRACE_IF_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_ADMAADDR0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18041058,
        0,
        1,
        soc_SDIO0_EMMCSDXC_ADMAADDR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_ADMAERRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18041054,
        SOC_REG_FLAG_RO,
        3,
        soc_SDIO0_EMMCSDXC_ADMAERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_ARGr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18041008,
        0,
        1,
        soc_SDIO0_EMMCSDXC_ARGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_BLOCKr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18041004,
        0,
        4,
        soc_SDIO0_EMMCSDXC_BLOCKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_BOOTTIMEOUTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18041070,
        0,
        1,
        soc_SDIO0_EMMCSDXC_BOOTTIMEOUTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_BUFDATr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18041020,
        0,
        1,
        soc_SDIO0_EMMCSDXC_BUFDATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_CAPABILITIES1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18041040,
        SOC_REG_FLAG_RO,
        16,
        soc_SDIO0_EMMCSDXC_CAPABILITIES1r_fields,
        SOC_RESET_VAL_DEC(0x00e934b4, 0x00000000)
        SOC_RESET_MASK_DEC(0xf7efffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_CAPABILITIES2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18041044,
        SOC_REG_FLAG_RO,
        13,
        soc_SDIO0_EMMCSDXC_CAPABILITIES2r_fields,
        SOC_RESET_VAL_DEC(0x03000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffef7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_CMDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804100c,
        0,
        12,
        soc_SDIO0_EMMCSDXC_CMDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3ffbffbf, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_CMDENTSTATr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18041050,
        0,
        19,
        soc_SDIO0_EMMCSDXC_CMDENTSTATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xd3ff00ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18041028,
        0,
        22,
        soc_SDIO0_EMMCSDXC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_CTRL1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804102c,
        0,
        11,
        soc_SDIO0_EMMCSDXC_CTRL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x070fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_DBGSELr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18041074,
        0,
        2,
        soc_SDIO0_EMMCSDXC_DBGSELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_ERRSTATr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804103c,
        0,
        14,
        soc_SDIO0_EMMCSDXC_ERRSTATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0ff00ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_HCVERSIRQr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180410fc,
        SOC_REG_FLAG_RO,
        4,
        soc_SDIO0_EMMCSDXC_HCVERSIRQr_fields,
        SOC_RESET_VAL_DEC(0xac020000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_INTRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18041030,
        SOC_REG_FLAG_RO,
        29,
        soc_SDIO0_EMMCSDXC_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_INTREN1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18041034,
        0,
        29,
        soc_SDIO0_EMMCSDXC_INTREN1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_INTREN2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18041038,
        0,
        29,
        soc_SDIO0_EMMCSDXC_INTREN2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_MAX_A1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18041048,
        SOC_REG_FLAG_RO,
        4,
        soc_SDIO0_EMMCSDXC_MAX_A1r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_MAX_A2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804104c,
        SOC_REG_FLAG_RO,
        1,
        soc_CMICD_S0_IDM_IDM_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_PRESETVAL1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18041060,
        SOC_REG_FLAG_RO,
        7,
        soc_SDIO0_EMMCSDXC_PRESETVAL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc7ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_PRESETVAL2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18041064,
        SOC_REG_FLAG_RO,
        7,
        soc_SDIO0_EMMCSDXC_PRESETVAL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc7ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_PRESETVAL3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18041068,
        SOC_REG_FLAG_RO,
        7,
        soc_SDIO0_EMMCSDXC_PRESETVAL3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc7ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_PRESETVAL4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804106c,
        SOC_REG_FLAG_RO,
        7,
        soc_SDIO0_EMMCSDXC_PRESETVAL4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc7ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_PSTATEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18041024,
        SOC_REG_FLAG_RO,
        16,
        soc_SDIO0_EMMCSDXC_PSTATEr_fields,
        SOC_RESET_VAL_DEC(0x1ffc0000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff0fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_RESP0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18041010,
        SOC_REG_FLAG_RO,
        1,
        soc_SDIO0_EMMCSDXC_RESP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_RESP2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18041014,
        SOC_REG_FLAG_RO,
        1,
        soc_SDIO0_EMMCSDXC_RESP2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_RESP4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18041018,
        SOC_REG_FLAG_RO,
        1,
        soc_SDIO0_EMMCSDXC_RESP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_RESP6r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804101c,
        SOC_REG_FLAG_RO,
        1,
        soc_SDIO0_EMMCSDXC_RESP6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_SBUSCTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180410e0,
        0,
        7,
        soc_SDIO0_EMMCSDXC_SBUSCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f777f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_SPI_INTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180410f0,
        0,
        2,
        soc_SDIO0_EMMCSDXC_SPI_INTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO0_EMMCSDXC_SYSADDRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18041000,
        0,
        1,
        soc_SDIO0_EMMCSDXC_SYSADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_ADMAADDR0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18043058,
        0,
        1,
        soc_SDIO0_EMMCSDXC_ADMAADDR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_ADMAERRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18043054,
        SOC_REG_FLAG_RO,
        3,
        soc_SDIO0_EMMCSDXC_ADMAERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_ARGr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18043008,
        0,
        1,
        soc_SDIO0_EMMCSDXC_ARGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_BLOCKr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18043004,
        0,
        4,
        soc_SDIO0_EMMCSDXC_BLOCKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_BOOTTIMEOUTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18043070,
        0,
        1,
        soc_SDIO0_EMMCSDXC_BOOTTIMEOUTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_BUFDATr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18043020,
        0,
        1,
        soc_SDIO0_EMMCSDXC_BUFDATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_CAPABILITIES1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18043040,
        SOC_REG_FLAG_RO,
        16,
        soc_SDIO0_EMMCSDXC_CAPABILITIES1r_fields,
        SOC_RESET_VAL_DEC(0x00e934b4, 0x00000000)
        SOC_RESET_MASK_DEC(0xf7efffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_CAPABILITIES2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18043044,
        SOC_REG_FLAG_RO,
        13,
        soc_SDIO0_EMMCSDXC_CAPABILITIES2r_fields,
        SOC_RESET_VAL_DEC(0x03000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffef7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_CMDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804300c,
        0,
        12,
        soc_SDIO0_EMMCSDXC_CMDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3ffbffbf, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_CMDENTSTATr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18043050,
        0,
        19,
        soc_SDIO0_EMMCSDXC_CMDENTSTATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xd3ff00ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18043028,
        0,
        22,
        soc_SDIO0_EMMCSDXC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_CTRL1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804302c,
        0,
        11,
        soc_SDIO0_EMMCSDXC_CTRL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x070fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_DBGSELr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18043074,
        0,
        2,
        soc_SDIO0_EMMCSDXC_DBGSELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_ERRSTATr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804303c,
        0,
        14,
        soc_SDIO0_EMMCSDXC_ERRSTATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0ff00ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_HCVERSIRQr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180430fc,
        SOC_REG_FLAG_RO,
        4,
        soc_SDIO0_EMMCSDXC_HCVERSIRQr_fields,
        SOC_RESET_VAL_DEC(0xac020000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_INTRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18043030,
        SOC_REG_FLAG_RO,
        29,
        soc_SDIO0_EMMCSDXC_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_INTREN1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18043034,
        0,
        29,
        soc_SDIO0_EMMCSDXC_INTREN1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_INTREN2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18043038,
        0,
        29,
        soc_SDIO0_EMMCSDXC_INTREN2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_MAX_A1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18043048,
        SOC_REG_FLAG_RO,
        4,
        soc_SDIO0_EMMCSDXC_MAX_A1r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_MAX_A2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804304c,
        SOC_REG_FLAG_RO,
        1,
        soc_CMICD_S0_IDM_IDM_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_PRESETVAL1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18043060,
        SOC_REG_FLAG_RO,
        7,
        soc_SDIO0_EMMCSDXC_PRESETVAL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc7ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_PRESETVAL2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18043064,
        SOC_REG_FLAG_RO,
        7,
        soc_SDIO0_EMMCSDXC_PRESETVAL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc7ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_PRESETVAL3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18043068,
        SOC_REG_FLAG_RO,
        7,
        soc_SDIO0_EMMCSDXC_PRESETVAL3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc7ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_PRESETVAL4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804306c,
        SOC_REG_FLAG_RO,
        7,
        soc_SDIO0_EMMCSDXC_PRESETVAL4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc7ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_PSTATEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18043024,
        SOC_REG_FLAG_RO,
        16,
        soc_SDIO0_EMMCSDXC_PSTATEr_fields,
        SOC_RESET_VAL_DEC(0x1ffc0000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff0fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_RESP0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18043010,
        SOC_REG_FLAG_RO,
        1,
        soc_SDIO0_EMMCSDXC_RESP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_RESP2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18043014,
        SOC_REG_FLAG_RO,
        1,
        soc_SDIO0_EMMCSDXC_RESP2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_RESP4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18043018,
        SOC_REG_FLAG_RO,
        1,
        soc_SDIO0_EMMCSDXC_RESP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_RESP6r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804301c,
        SOC_REG_FLAG_RO,
        1,
        soc_SDIO0_EMMCSDXC_RESP6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_SBUSCTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180430e0,
        0,
        7,
        soc_SDIO0_EMMCSDXC_SBUSCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f777f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_SPI_INTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180430f0,
        0,
        2,
        soc_SDIO0_EMMCSDXC_SPI_INTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO1_EMMCSDXC_SYSADDRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18043000,
        0,
        1,
        soc_SDIO0_EMMCSDXC_SYSADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO_IDM0_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18116a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO_IDM0_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18116800,
        0,
        2,
        soc_AMAC_IDM0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO_IDM0_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18116804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO_IDM0_IO_CONTROL_DIRECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18116408,
        0,
        12,
        soc_SDIO_IDM0_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO_IDM1_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18117a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO_IDM1_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18117800,
        0,
        2,
        soc_AMAC_IDM0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO_IDM1_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18117804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDIO_IDM1_IO_CONTROL_DIRECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18117408,
        0,
        12,
        soc_SDIO_IDM0_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_SDROM_REMAP_SELECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18140e04,
        0,
        2,
        soc_SDROM_REMAP_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDROM_REMAP_SELECT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18122e04,
        0,
        2,
        soc_SDROM_REMAP_SELECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_SDROM_REMAP_SELECT_ENABLEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18140e00,
        0,
        2,
        soc_SDROM_REMAP_SELECT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SDROM_REMAP_SELECT_ENABLE_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18122e00,
        0,
        2,
        soc_SDROM_REMAP_SELECT_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SELECTOUTPUTOFSYNCHRONOUSETHERNETPADSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x3d,
        0,
        8,
        soc_SELECTOUTPUTOFSYNCHRONOUSETHERNETPADSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f7777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SELECT_FLOW_TO_QUEUE_MAPPINGr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x430e,
        0,
        1,
        soc_SELECT_FLOW_TO_QUEUE_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SEMOPCODEOFFSET_0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3abd,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_SEMOPCODEOFFSET_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SEMOPCODEOFFSET_1r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3abf,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_SEMOPCODEOFFSET_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SEMOPCODEOFFSET_2r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3ac1,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_SEMOPCODEOFFSET_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SEMOPCODEUSAGEr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6198,
        0,
        2,
        soc_SEMOPCODEUSAGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SEQUENCEEXPECTEDr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6211,
        SOC_REG_FLAG_RO,
        1,
        soc_SEQUENCEEXPECTEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SEQUENCETXr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6210,
        SOC_REG_FLAG_RO,
        1,
        soc_SEQUENCETXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SERVICETYPEVALUESr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6183,
        0,
        2,
        soc_SERVICETYPEVALUESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000077, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SERVICE_COS_MAP_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e014800,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SERVICE_COS_MAP_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e014900,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SERVICE_COS_MAP_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e014a00,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_CONFIG_REGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000000,
        0,
        3,
        soc_SER_CONFIG_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_CONFIG_REG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000000,
        0,
        3,
        soc_SER_CONFIG_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_ERROR_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2012300,
        0,
        2,
        soc_SER_ERROR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_ERROR_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2012400,
        0,
        1,
        soc_SER_ERROR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_ERROR_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2014300,
        0,
        2,
        soc_SER_ERROR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_ERROR_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2014400,
        0,
        1,
        soc_SER_ERROR_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_MISSED_EVENTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2012500,
        0,
        1,
        soc_MOD_FIFO_CNT_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_MISSED_EVENT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2014500,
        0,
        1,
        soc_MOD_FIFO_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_0_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008300,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_0_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000300,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_0_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002300,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_0_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000300,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_0_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200a300,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_0_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006300,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_0_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004300,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_0_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200a300,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_0_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200a400,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_0_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200a500,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_0_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200a600,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200c300,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_0_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200c400,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_0_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200c500,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_0_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200c600,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_0_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008300,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_0_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006300,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_0_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004300,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_0_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002300,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_10_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008d00,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_10_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000d00,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_10_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002d00,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_10_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000d00,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_10_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200ad00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_10_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006d00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_10_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004d00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_10_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200cb00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_10_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200cc00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_10_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200cd00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_10_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200ce00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_10_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200eb00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_10_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200ec00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_10_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200ed00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_10_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200ee00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_10_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008d00,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_10_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006d00,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_10_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004d00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_10_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002d00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_11_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008e00,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_11_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000e00,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_11_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002e00,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_11_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000e00,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_11_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200ae00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_11_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006e00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_11_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004e00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_11_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200cf00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_11_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200d000,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_11_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200d100,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_11_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200d200,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_11_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200ef00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_11_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200f000,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_11_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200f100,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_11_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200f200,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_11_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008e00,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_11_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006e00,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_11_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004e00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_11_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002e00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_12_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008f00,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_12_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000f00,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_12_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002f00,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_12_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000f00,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_12_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200af00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_12_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006f00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_12_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004f00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_12_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200d300,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_12_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200d400,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_12_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200d500,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_12_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200d600,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_12_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200f300,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_12_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200f400,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_12_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200f500,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_12_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200f600,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_12_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008f00,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_12_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006f00,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_12_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004f00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_12_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002f00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_13_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009000,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_13_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001000,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_13_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003000,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_13_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001000,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_13_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200b000,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_13_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007000,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_13_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005000,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_13_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200d700,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_13_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200d800,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_13_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200d900,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_13_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200da00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_13_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200f700,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_13_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200f800,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_13_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200f900,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_13_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200fa00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_13_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009000,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_13_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007000,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_13_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005000,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_13_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003000,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_14_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009100,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_14_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001100,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_14_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003100,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_14_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001100,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_14_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200b100,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_14_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007100,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_14_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005100,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_14_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200db00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_14_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200dc00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_14_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200dd00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_14_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200de00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_14_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200fb00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_14_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200fc00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_14_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200fd00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_14_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200fe00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_14_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009100,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_14_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007100,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_14_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005100,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_14_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003100,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_15_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009200,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_15_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001200,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_15_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003200,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_15_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001200,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_15_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200b200,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_15_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007200,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_15_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005200,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_15_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200df00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_15_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200e000,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_15_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200e100,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_15_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200e200,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_15_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200ff00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_15_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010000,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_15_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010100,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_15_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010200,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_15_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009200,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_15_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007200,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_15_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005200,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_15_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003200,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_16_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009300,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_16_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001300,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_16_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003300,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_16_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001300,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_16_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200b300,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_16_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007300,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_16_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005300,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_16_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200e300,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_16_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200e400,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_16_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200e500,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_16_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200e600,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_16_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010300,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_16_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010400,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_16_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010500,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_16_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010600,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_16_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009300,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_16_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007300,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_16_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005300,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_16_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003300,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_17_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009400,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_17_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001400,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_17_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003400,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_17_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001400,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_17_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200b400,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_17_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007400,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_17_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005400,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_17_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200e700,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_17_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200e800,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_17_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200e900,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_17_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200ea00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_17_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010700,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_17_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010800,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_17_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010900,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_17_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010a00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_17_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009400,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_17_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007400,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_17_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005400,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_17_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003400,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_18_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009500,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_18_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001500,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_18_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003500,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_18_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001500,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_18_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200b500,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_18_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007500,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_18_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005500,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_18_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200eb00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_18_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200ec00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_18_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200ed00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_18_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200ee00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_18_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010b00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_18_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010c00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_18_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010d00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_18_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010e00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_18_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009500,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_18_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007500,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_18_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005500,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_18_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003500,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_19_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009600,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_19_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001600,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_19_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003600,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_19_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001600,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_19_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200b600,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_19_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007600,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_19_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005600,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_19_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200ef00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_19_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200f000,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_19_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200f100,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_19_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200f200,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_19_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010f00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_19_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011000,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_19_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011100,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_19_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011200,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_19_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009600,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_19_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007600,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_19_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005600,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_19_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003600,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_1_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008400,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_1_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000400,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_1_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002400,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_1_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000400,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_1_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200a400,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_1_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006400,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_1_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004400,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_1_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200a700,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_1_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200a800,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_1_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200a900,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_1_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200aa00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_1_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200c700,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_1_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200c800,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_1_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200c900,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_1_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200ca00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_1_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008400,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_1_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006400,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_1_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004400,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_1_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002400,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_20_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009700,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_20_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001700,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_20_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003700,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_20_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001700,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_20_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200b700,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_20_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007700,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_20_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005700,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_20_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200f300,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_20_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200f400,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_20_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200f500,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_20_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200f600,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_20_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011300,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_20_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011400,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_20_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011500,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_20_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011600,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_20_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009700,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_20_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007700,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_20_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005700,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_20_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003700,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_21_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009800,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_21_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001800,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_21_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003800,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_21_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001800,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_21_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200b800,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_21_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007800,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_21_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005800,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_21_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200f700,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_21_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200f800,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_21_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200f900,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_21_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200fa00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_21_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011700,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_21_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011800,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_21_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011900,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_21_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011a00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_21_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009800,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_21_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007800,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_21_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005800,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_21_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003800,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_22_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009900,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_22_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001900,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_22_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003900,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_22_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001900,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_22_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200b900,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_22_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007900,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_22_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005900,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_22_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200fb00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_22_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200fc00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_22_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200fd00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_22_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200fe00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_22_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011b00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_22_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011c00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_22_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011d00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_22_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011e00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_22_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009900,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_22_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007900,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_22_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005900,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_22_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003900,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_23_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009a00,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_23_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001a00,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_23_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003a00,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_23_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001a00,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_23_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200ba00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_23_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007a00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_23_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005a00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_23_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200ff00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_23_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010000,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_23_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010100,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_23_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010200,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_23_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011f00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_23_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2012000,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_23_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2012100,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_23_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2012200,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_23_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009a00,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_23_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007a00,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_23_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005a00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_23_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003a00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_24_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009b00,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_24_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001b00,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_24_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003b00,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_24_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001b00,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_24_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200bb00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_24_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007b00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_24_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005b00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_24_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010300,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_24_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010400,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_24_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010500,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_24_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010600,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_24_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2012300,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_24_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2012400,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_24_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2012500,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_24_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2012600,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_24_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009b00,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_24_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007b00,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_24_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005b00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_24_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003b00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_25_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009c00,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_25_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001c00,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_25_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003c00,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_25_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001c00,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_25_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200bc00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_25_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007c00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_25_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005c00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_25_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010700,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_25_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010800,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_25_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010900,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_25_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010a00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_25_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2012700,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_25_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2012800,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_25_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2012900,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_25_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2012a00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_25_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009c00,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_25_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007c00,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_25_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005c00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_25_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003c00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_26_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009d00,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_26_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001d00,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_26_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003d00,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_26_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001d00,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_26_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200bd00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_26_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007d00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_26_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005d00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_26_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010b00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_26_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010c00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_26_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010d00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_26_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010e00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_26_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2012b00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_26_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2012c00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_26_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2012d00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_26_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2012e00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_26_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009d00,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_26_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007d00,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_26_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005d00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_26_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003d00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_27_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009e00,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_27_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001e00,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_27_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003e00,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_27_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001e00,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_27_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200be00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_27_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007e00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_27_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005e00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_27_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2010f00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_27_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011000,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_27_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011100,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_27_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011200,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_27_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2012f00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_27_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2013000,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_27_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2013100,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_27_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2013200,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_27_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009e00,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_27_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007e00,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_27_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005e00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_27_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003e00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_28_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009f00,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_28_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001f00,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_28_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003f00,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_28_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2001f00,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_28_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200bf00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_28_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007f00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_28_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005f00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_28_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011300,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_28_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011400,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_28_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011500,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_28_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011600,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_28_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2013300,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_28_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2013400,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_28_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2013500,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_28_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2013600,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_28_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2009f00,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_28_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2007f00,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_28_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2005f00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_28_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2003f00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_29_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200a000,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_29_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002000,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_29_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004000,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_29_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002000,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_29_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200c000,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_29_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008000,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_29_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006000,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_29_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011700,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_29_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011800,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_29_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011900,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_29_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011a00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_29_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2013700,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_29_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2013800,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_29_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2013900,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_29_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2013a00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_29_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200a000,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_29_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008000,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_29_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006000,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_29_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004000,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_2_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008500,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_2_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000500,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_2_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002500,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_2_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000500,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_2_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200a500,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_2_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006500,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_2_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004500,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_2_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200ab00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_2_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200ac00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_2_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200ad00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_2_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200ae00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_2_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200cb00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_2_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200cc00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_2_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200cd00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_2_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200ce00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_2_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008500,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_2_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006500,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_2_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004500,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_2_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002500,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_30_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200a100,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_30_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002100,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_30_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004100,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_30_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002100,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_30_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200c100,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_30_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008100,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_30_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006100,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_30_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011b00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_30_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011c00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_30_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011d00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_30_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011e00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_30_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2013b00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_30_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2013c00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_30_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2013d00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_30_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2013e00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_30_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200a100,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_30_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008100,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_30_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006100,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_30_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004100,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_31_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200a200,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_31_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002200,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_31_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004200,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_31_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002200,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_31_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200c200,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_31_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008200,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_31_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006200,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_31_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2011f00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_31_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2012000,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_31_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2012100,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_31_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2012200,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_31_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2013f00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_31_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2014000,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_31_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2014100,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_31_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2014200,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_31_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200a200,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_31_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008200,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_31_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006200,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_31_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004200,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_3_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008600,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_3_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000600,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_3_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002600,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_3_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000600,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_3_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200a600,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_3_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006600,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_3_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004600,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_3_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200af00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_3_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200b000,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_3_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200b100,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_3_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200b200,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_3_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200cf00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_3_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200d000,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_3_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200d100,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_3_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200d200,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_3_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008600,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_3_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006600,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_3_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004600,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_3_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002600,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_4_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008700,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_4_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000700,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_4_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002700,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_4_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000700,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_4_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200a700,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_4_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006700,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_4_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004700,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_4_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200b300,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_4_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200b400,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_4_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200b500,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_4_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200b600,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_4_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200d300,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_4_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200d400,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_4_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200d500,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_4_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200d600,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_4_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008700,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_4_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006700,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_4_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004700,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_4_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002700,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_5_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008800,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_5_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000800,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_5_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002800,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_5_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000800,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_5_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200a800,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_5_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006800,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_5_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004800,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_5_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200b700,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_5_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200b800,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_5_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200b900,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_5_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200ba00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_5_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200d700,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_5_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200d800,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_5_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200d900,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_5_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200da00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_5_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008800,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_5_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006800,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_5_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004800,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_5_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002800,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_6_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008900,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_6_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000900,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_6_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002900,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_6_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000900,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_6_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200a900,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_6_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006900,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_6_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004900,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_6_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200bb00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_6_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200bc00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_6_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200bd00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_6_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200be00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_6_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200db00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_6_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200dc00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_6_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200dd00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_6_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200de00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_6_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008900,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_6_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006900,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_6_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004900,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_6_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002900,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_7_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008a00,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_7_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000a00,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_7_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002a00,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_7_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000a00,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_7_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200aa00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_7_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006a00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_7_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004a00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_7_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200bf00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_7_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200c000,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_7_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200c100,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_7_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200c200,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_7_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200df00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_7_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200e000,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_7_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200e100,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_7_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200e200,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_7_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008a00,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_7_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006a00,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_7_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004a00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_7_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002a00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_8_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008b00,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_8_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000b00,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_8_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002b00,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_8_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000b00,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_8_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200ab00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_8_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006b00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_8_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004b00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_8_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200c300,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_8_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200c400,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_8_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200c500,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_8_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200c600,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_8_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200e300,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_8_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200e400,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_8_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200e500,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_8_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200e600,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_8_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008b00,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_8_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006b00,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_8_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004b00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_8_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002b00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_9_ADDR_BITSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008c00,
        0,
        1,
        soc_SER_RANGE_0_ADDR_BITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_9_ADDR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000c00,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_9_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002c00,
        0,
        5,
        soc_SER_RANGE_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_9_CONFIG_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000c00,
        0,
        5,
        soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_9_DISABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200ac00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_9_ENDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006c00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_9_END_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004c00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_9_PROT_WORD_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200c700,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_9_PROT_WORD_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200c800,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_9_PROT_WORD_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200c900,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_9_PROT_WORD_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200ca00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_9_PROT_WORD_0_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200e700,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_9_PROT_WORD_1_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200e800,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_9_PROT_WORD_2_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200e900,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_9_PROT_WORD_3_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x200ea00,
        0,
        2,
        soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_9_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2008c00,
        0,
        1,
        soc_SER_RANGE_0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_9_RESULT_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2006c00,
        0,
        1,
        soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_9_STARTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2004c00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_9_START_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2002c00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RANGE_ENABLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000200,
        0,
        1,
        soc_SER_RANGE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RANGE_ENABLE_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000200,
        0,
        1,
        soc_SER_RANGE_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RESULT_MEM_LVMr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2014700,
        0,
        1,
        soc_SER_RESULT_MEM_LVMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RESULT_MEM_PDAr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2012700,
        0,
        1,
        soc_SER_RESULT_MEM_PDAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RESULT_MEM_TMr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2012600,
        0,
        1,
        soc_SER_RESULT_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RESULT_MEM_TM_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2014600,
        0,
        1,
        soc_ICFG_A_9_JTAG_CONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_SER_RING_ERR_CTRLr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000100,
        0,
        1,
        soc_AXP_CH_MMU_REQ_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SER_RING_ERR_CTRL_BCM53400_A0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x2000100,
        0,
        1,
        soc_SER_RING_ERR_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SETFTMHVERSIONr */
        soc_block_list[54],
        soc_genreg,
        1,
        0x2504,
        0,
        1,
        soc_SETFTMHVERSIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMC1C1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b50,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMC1C2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b52,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMC2C1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b54,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMC2C2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b56,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMC3C1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b58,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMC3C2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b5a,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMC4C1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b5c,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMC4C2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b5e,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMDH1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b40,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMDH2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b42,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMG1C1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b60,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMG1C2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b62,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMG2C1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b64,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMG2C2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b66,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMG3C1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b68,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMG3C2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b6a,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMG4C1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b6c,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMG4C2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b6e,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMG5C1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b70,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMG5C2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b72,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMG6C1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b74,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMG6C2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b76,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMG7C1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b78,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMG7C2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b7a,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMG8C1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b7c,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMG8C2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b7e,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMSP1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b3c,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SEVPMSP2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b3e,
        0,
        1,
        soc_SEVPMC1C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_SFD_OFFSETr */
        soc_block_list[156],
        soc_portreg,
        1,
        0x210,
        0,
        1,
        soc_SFD_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_SFD_OFFSET_BCM56224_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x110,
        0,
        1,
        soc_SFD_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_SFD_OFFSET_BCM56820_A0r */
        soc_block_list[157],
        soc_portreg,
        1,
        0x210,
        0,
        1,
        soc_SFD_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_SFD_OFFSET_BCM88670_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x11000,
        0,
        1,
        soc_SFD_OFFSET_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SFI_ERROR0r */
        soc_block_list[30],
        soc_genreg,
        24,
        0x80084,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_ARRAY2,
        3,
        soc_SC_TOP_SFI_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SFI_ERROR0_MASKr */
        soc_block_list[30],
        soc_genreg,
        24,
        0x80085,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_ARRAY2,
        3,
        soc_SC_TOP_SFI_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SFI_NUM_REMAP0r */
        soc_block_list[30],
        soc_genreg,
        24,
        0x80024,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_SC_TOP_SFI_NUM_REMAP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SFI_PAUSE_STATUS0r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80001,
        0,
        1,
        soc_SC_SFI_PAUSE_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SFI_PAUSE_STATUS1r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80002,
        0,
        1,
        soc_SC_SFI_PAUSE_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SFI_PORT_CONFIG0r */
        soc_block_list[30],
        soc_genreg,
        24,
        0x8000c,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_SC_TOP_SFI_PORT_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SFI_RX_SOT_CNTr */
        soc_block_list[30],
        soc_genreg,
        24,
        0x8006c,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_SC_TOP_SFI_RX_SOT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SFI_RX_TEST_CNTr */
        soc_block_list[30],
        soc_genreg,
        24,
        0x80054,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_SC_TOP_SFI_RX_TEST_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SFI_TOP_CONFIG0r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80000,
        0,
        7,
        soc_SFI_TOP_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000021, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SFI_TX_TEST_CNTr */
        soc_block_list[30],
        soc_genreg,
        24,
        0x8003c,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_SC_TOP_SFI_TX_TEST_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_SFLOW_EGR_RAND_SEEDr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080117,
        0,
        1,
        soc_SFLOW_EGR_RAND_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SFLOW_EGR_RAND_SEED_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42002900,
        0,
        1,
        soc_SFLOW_EGR_RAND_SEED_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_SFLOW_EGR_RAND_SEED_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108008d,
        0,
        1,
        soc_SFLOW_EGR_RAND_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SFLOW_EGR_RAND_SEED_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46002900,
        0,
        1,
        soc_SFLOW_EGR_RAND_SEED_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_SFLOW_EGR_RAND_SEED_BCM56218_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080127,
        0,
        1,
        soc_SFLOW_EGR_RAND_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_SFLOW_EGR_RAND_SEED_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080127,
        0,
        1,
        soc_SFLOW_EGR_RAND_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SFLOW_EGR_RAND_SEED_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e004800,
        0,
        1,
        soc_SFLOW_EGR_RAND_SEED_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_SFLOW_EGR_RAND_SEED_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080021,
        0,
        1,
        soc_SFLOW_EGR_RAND_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SFLOW_EGR_RAND_SEED_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080021,
        0,
        1,
        soc_SFLOW_EGR_RAND_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_SFLOW_EGR_RAND_SEED_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a000800,
        0,
        1,
        soc_SFLOW_EGR_RAND_SEED_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_SFLOW_EGR_RAND_SEED_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080621,
        0,
        1,
        soc_SFLOW_EGR_RAND_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_SFLOW_EGR_RAND_SEED_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080633,
        0,
        1,
        soc_SFLOW_EGR_RAND_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SFLOW_EGR_RAND_SEED_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080627,
        0,
        1,
        soc_SFLOW_EGR_RAND_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SFLOW_EGR_RAND_SEED_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46002700,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_SFLOW_EGR_RAND_SEED_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_SFLOW_EGR_THRESHOLDr */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000107,
        0,
        2,
        soc_SFLOW_EGR_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SFLOW_EGR_THRESHOLD_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40001a00,
        0,
        2,
        soc_SFLOW_EGR_THRESHOLD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_SFLOW_EGR_THRESHOLD_BCM56142_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x1100007e,
        0,
        2,
        soc_SFLOW_EGR_THRESHOLD_BCM56624_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SFLOW_EGR_THRESHOLD_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44001a00,
        0,
        2,
        soc_SFLOW_EGR_THRESHOLD_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_SFLOW_EGR_THRESHOLD_BCM56218_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00010c,
        0,
        2,
        soc_SFLOW_EGR_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_SFLOW_EGR_THRESHOLD_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf00010c,
        0,
        2,
        soc_SFLOW_EGR_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SFLOW_EGR_THRESHOLD_BCM56450_A0r */
        soc_block_list[6],
        soc_ppportreg,
        1,
        0x3c004200,
        0,
        2,
        soc_SFLOW_EGR_THRESHOLD_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        74,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    { /* SOC_REG_INT_SFLOW_EGR_THRESHOLD_BCM56624_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000061,
        0,
        2,
        soc_SFLOW_EGR_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_SFLOW_EGR_THRESHOLD_BCM56624_B0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000061,
        0,
        2,
        soc_SFLOW_EGR_THRESHOLD_BCM56624_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SFLOW_EGR_THRESHOLD_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000061,
        0,
        2,
        soc_SFLOW_EGR_THRESHOLD_BCM56624_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_SFLOW_EGR_THRESHOLD_BCM56640_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x38000200,
        0,
        2,
        soc_SFLOW_EGR_THRESHOLD_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_SFLOW_EGR_THRESHOLD_BCM56800_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000661,
        0,
        2,
        soc_SFLOW_EGR_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_SFLOW_EGR_THRESHOLD_BCM56820_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000661,
        0,
        2,
        soc_SFLOW_EGR_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SFLOW_EGR_THRESHOLD_BCM56840_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000661,
        0,
        2,
        soc_SFLOW_EGR_THRESHOLD_BCM56624_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SFLOW_EGR_THRESHOLD_BCM56850_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44006100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_SFLOW_EGR_THRESHOLD_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_SFLOW_ING_RAND_SEEDr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080116,
        0,
        1,
        soc_SFLOW_ING_RAND_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SFLOW_ING_RAND_SEED_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42002800,
        0,
        1,
        soc_SFLOW_ING_RAND_SEED_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_SFLOW_ING_RAND_SEED_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108008c,
        0,
        1,
        soc_SFLOW_ING_RAND_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SFLOW_ING_RAND_SEED_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46002800,
        0,
        1,
        soc_SFLOW_ING_RAND_SEED_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_SFLOW_ING_RAND_SEED_BCM56218_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080126,
        0,
        1,
        soc_SFLOW_ING_RAND_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_SFLOW_ING_RAND_SEED_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080126,
        0,
        1,
        soc_SFLOW_ING_RAND_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SFLOW_ING_RAND_SEED_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e004700,
        0,
        1,
        soc_SFLOW_ING_RAND_SEED_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_SFLOW_ING_RAND_SEED_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080020,
        0,
        1,
        soc_SFLOW_ING_RAND_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SFLOW_ING_RAND_SEED_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080020,
        0,
        1,
        soc_SFLOW_ING_RAND_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_SFLOW_ING_RAND_SEED_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a000700,
        0,
        1,
        soc_SFLOW_ING_RAND_SEED_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_SFLOW_ING_RAND_SEED_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080620,
        0,
        1,
        soc_SFLOW_ING_RAND_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_SFLOW_ING_RAND_SEED_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080632,
        0,
        1,
        soc_SFLOW_ING_RAND_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SFLOW_ING_RAND_SEED_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080626,
        0,
        1,
        soc_SFLOW_ING_RAND_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SFLOW_ING_RAND_SEED_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46002600,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_SFLOW_ING_RAND_SEED_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_SFLOW_ING_THRESHOLDr */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000106,
        0,
        2,
        soc_SFLOW_EGR_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SFLOW_ING_THRESHOLD_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40001900,
        0,
        2,
        soc_SFLOW_EGR_THRESHOLD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_SFLOW_ING_THRESHOLD_BCM56142_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x1100007d,
        0,
        2,
        soc_SFLOW_EGR_THRESHOLD_BCM56624_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SFLOW_ING_THRESHOLD_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44001900,
        0,
        2,
        soc_SFLOW_EGR_THRESHOLD_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_SFLOW_ING_THRESHOLD_BCM56218_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00010b,
        0,
        2,
        soc_SFLOW_EGR_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_SFLOW_ING_THRESHOLD_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf00010b,
        0,
        2,
        soc_SFLOW_EGR_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SFLOW_ING_THRESHOLD_BCM56450_A0r */
        soc_block_list[6],
        soc_ppportreg,
        1,
        0x3c004100,
        0,
        3,
        soc_SFLOW_ING_THRESHOLD_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        74,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    { /* SOC_REG_INT_SFLOW_ING_THRESHOLD_BCM56624_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000060,
        0,
        2,
        soc_SFLOW_EGR_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_SFLOW_ING_THRESHOLD_BCM56624_B0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000060,
        0,
        2,
        soc_SFLOW_EGR_THRESHOLD_BCM56624_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SFLOW_ING_THRESHOLD_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000060,
        0,
        2,
        soc_SFLOW_EGR_THRESHOLD_BCM56624_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_SFLOW_ING_THRESHOLD_BCM56640_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x38000100,
        0,
        2,
        soc_SFLOW_EGR_THRESHOLD_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_SFLOW_ING_THRESHOLD_BCM56800_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000060,
        0,
        2,
        soc_SFLOW_EGR_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_SFLOW_ING_THRESHOLD_BCM56820_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000060,
        0,
        2,
        soc_SFLOW_EGR_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SFLOW_ING_THRESHOLD_BCM56840_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000660,
        0,
        2,
        soc_SFLOW_EGR_THRESHOLD_BCM56624_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SFLOW_ING_THRESHOLD_BCM56850_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44006000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_SFLOW_ING_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SFLOW_ING_THRESHOLD_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e01aa00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SFLOW_ING_THRESHOLD_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e01ab00,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SFLOW_ING_THRESHOLD_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e01ac00,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SF_TRACE_IF_CAPT_0r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80009,
        0,
        10,
        soc_SF_TRACE_IF_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SF_TRACE_IF_CAPT_1r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x8000a,
        0,
        10,
        soc_SF_TRACE_IF_CAPT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SF_TRACE_IF_CAPT_2r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x8000b,
        0,
        5,
        soc_SF_TRACE_IF_CAPT_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SF_TRACE_IF_CONTROLr */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80003,
        0,
        2,
        soc_SF_TRACE_IF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SF_TRACE_IF_COUNTERr */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80004,
        0,
        1,
        soc_EB_TRACE_IF_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SF_TRACE_IF_FIELD_MASK0r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80005,
        0,
        5,
        soc_SF_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SF_TRACE_IF_FIELD_VALUE0r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80006,
        0,
        5,
        soc_SF_TRACE_IF_FIELD_VALUE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SF_TRACE_IF_STATUSr */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80007,
        0,
        1,
        soc_EB_TRACE_IF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SF_TRACE_IF_STATUS_MASKr */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80008,
        0,
        1,
        soc_EB_TRACE_IF_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SGMIIPORTDELAYr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59f0,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_SGMIIPORTDELAYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SHAPER01CALr */
        soc_block_list[55],
        soc_genreg,
        1,
        0x950,
        0,
        2,
        soc_SHAPER01CALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SHAPER01DELAYr */
        soc_block_list[55],
        soc_genreg,
        1,
        0x940,
        0,
        2,
        soc_SHAPER01DELAYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SHAPER01MAXCREDITr */
        soc_block_list[55],
        soc_genreg,
        1,
        0x930,
        0,
        2,
        soc_SHAPER01MAXCREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SHAPER23CALr */
        soc_block_list[55],
        soc_genreg,
        1,
        0x951,
        0,
        2,
        soc_SHAPER23CALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SHAPER23DELAYr */
        soc_block_list[55],
        soc_genreg,
        1,
        0x941,
        0,
        2,
        soc_SHAPER23DELAYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SHAPER23MAXCREDITr */
        soc_block_list[55],
        soc_genreg,
        1,
        0x931,
        0,
        2,
        soc_SHAPER23MAXCREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SHAPER45CALr */
        soc_block_list[55],
        soc_genreg,
        1,
        0x952,
        0,
        2,
        soc_SHAPER45CALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SHAPER45DELAYr */
        soc_block_list[55],
        soc_genreg,
        1,
        0x942,
        0,
        2,
        soc_SHAPER45DELAYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SHAPER45MAXCREDITr */
        soc_block_list[55],
        soc_genreg,
        1,
        0x932,
        0,
        2,
        soc_SHAPER45MAXCREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SHAPER4SLOWSTARTCALr */
        soc_block_list[55],
        soc_genreg,
        1,
        0x955,
        0,
        2,
        soc_SHAPER4SLOWSTARTCALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SHAPER4SLOWSTARTDELAYr */
        soc_block_list[55],
        soc_genreg,
        1,
        0x945,
        0,
        2,
        soc_SHAPER4SLOWSTARTDELAYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SHAPER5SLOWSTARTCALr */
        soc_block_list[55],
        soc_genreg,
        1,
        0x956,
        0,
        2,
        soc_SHAPER5SLOWSTARTCALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SHAPER5SLOWSTARTDELAYr */
        soc_block_list[55],
        soc_genreg,
        1,
        0x946,
        0,
        2,
        soc_SHAPER5SLOWSTARTDELAYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SHAPER67CALr */
        soc_block_list[55],
        soc_genreg,
        1,
        0x953,
        0,
        2,
        soc_SHAPER67CALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SHAPER67DELAYr */
        soc_block_list[55],
        soc_genreg,
        1,
        0x943,
        0,
        2,
        soc_SHAPER67DELAYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SHAPER67MAXCREDITr */
        soc_block_list[55],
        soc_genreg,
        1,
        0x933,
        0,
        2,
        soc_SHAPER67MAXCREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SHAPER8CALr */
        soc_block_list[55],
        soc_genreg,
        1,
        0x954,
        0,
        1,
        soc_SHAPER8CALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SHAPER8DELAYr */
        soc_block_list[55],
        soc_genreg,
        1,
        0x944,
        0,
        1,
        soc_SHAPER8DELAYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SHAPER8MAXCREDITr */
        soc_block_list[55],
        soc_genreg,
        1,
        0x934,
        0,
        1,
        soc_SHAPER8MAXCREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SHAPER_CONFIGURATION_REGISTER_1r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x4302,
        0,
        2,
        soc_SHAPER_CONFIGURATION_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3ff3ff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SHAPER_EVENT_BLOCKr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80023,
        0,
        1,
        soc_BAA_EVENT_BLOCKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SHAPER_LOOP_SIZEr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8001e,
        0,
        2,
        soc_SHAPER_LOOP_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SHAPER_QUEUE_FABRIC_RANGE_ENDr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80022,
        0,
        1,
        soc_SHAPER_QUEUE_FABRIC_RANGE_ENDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SHAPER_QUEUE_FABRIC_RANGE_STARTr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80021,
        0,
        2,
        soc_SHAPER_QUEUE_FABRIC_RANGE_STARTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SHAPER_QUEUE_LOCAL_RANGE_ENDr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80020,
        0,
        1,
        soc_SHAPER_QUEUE_FABRIC_RANGE_ENDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SHAPER_QUEUE_LOCAL_RANGE_STARTr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8001f,
        0,
        2,
        soc_SHAPER_QUEUE_FABRIC_RANGE_STARTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SHAPING_CONTROLr */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa0005c0,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EAV_MAXBUCKET_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SHAPING_MODEr */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa0000c0,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EAV_MAXBUCKET_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SHAPING_MODE_24Qr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa080100,
        0,
        15,
        soc_EAV_MAXBUCKET_24Qr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SHARED_POOL_CTRLr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x175000,
        0,
        3,
        soc_SHARED_POOL_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00ff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SHARED_TABLE_HASH_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5a000000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_SHARED_TABLE_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0fc30c30, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SHIMLAYERTRANSLATIONMULTICASTCLASSMAPPINGTABLEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x587a,
        0,
        1,
        soc_SHIMLAYERTRANSLATIONMULTICASTCLASSMAPPINGTABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_SIMPLEREDCONFIGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x88,
        0,
        8,
        soc_SIMPLEREDCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_SIMPLEREDCONFIG_BCM53314_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x93,
        0,
        4,
        soc_SIMPLEREDCONFIG_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_SIMPLEREDCONFIG_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x1dc,
        0,
        8,
        soc_SIMPLEREDCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SIMPLEREDCONFIG_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x1dc00,
        0,
        8,
        soc_SIMPLEREDCONFIG_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_SIMPLEREDCONFIG_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x93,
        0,
        8,
        soc_SIMPLEREDCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SI_CONFIG0r */
        soc_block_list[30],
        soc_genreg,
        12,
        0x800b4,
        SOC_REG_FLAG_ARRAY,
        16,
        soc_SC_TOP_SI_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003bff7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SI_CONFIG1r */
        soc_block_list[30],
        soc_genreg,
        12,
        0x800c0,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_SC_TOP_SI_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000095, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SI_CONFIG2r */
        soc_block_list[30],
        soc_genreg,
        12,
        0x800cc,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_SC_TOP_SI_CONFIG2r_fields,
        SOC_RESET_VAL_DEC(0x0003ff00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SI_CONFIG3r */
        soc_block_list[30],
        soc_genreg,
        12,
        0x800d8,
        SOC_REG_FLAG_ARRAY,
        6,
        soc_SC_TOP_SI_CONFIG3r_fields,
        SOC_RESET_VAL_DEC(0x80140002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0072, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SI_DEBUG0r */
        soc_block_list[30],
        soc_genreg,
        12,
        0x80144,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_SC_TOP_SI_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000ff3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SI_DEBUG1r */
        soc_block_list[30],
        soc_genreg,
        12,
        0x80150,
        SOC_REG_FLAG_ARRAY,
        6,
        soc_SC_TOP_SI_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000050, 0x00000000)
        SOC_RESET_MASK_DEC(0x010103ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SI_ECC_DEBUGr */
        soc_block_list[30],
        soc_genreg,
        12,
        0x8018c,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_SC_TOP_SI_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SI_ECC_ERRORr */
        soc_block_list[30],
        soc_genreg,
        12,
        0x80198,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_ARRAY2,
        4,
        soc_SC_TOP_SI_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SI_ECC_ERROR_MASKr */
        soc_block_list[30],
        soc_genreg,
        12,
        0x80199,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_ARRAY2,
        4,
        soc_SC_TOP_SI_ECC_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SI_ECC_STATUSr */
        soc_block_list[30],
        soc_genreg,
        12,
        0x801b0,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_SC_TOP_SI_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SI_ERROR0r */
        soc_block_list[30],
        soc_genreg,
        12,
        0x800f0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_ARRAY2,
        10,
        soc_SC_TOP_SI_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SI_ERROR1r */
        soc_block_list[30],
        soc_genreg,
        12,
        0x80108,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_ARRAY2,
        8,
        soc_SC_TOP_SI_ERROR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SI_ERROR0_MASKr */
        soc_block_list[30],
        soc_genreg,
        12,
        0x800f1,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_ARRAY2,
        1,
        soc_SC_TOP_SI_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x01ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SI_ERROR1_MASKr */
        soc_block_list[30],
        soc_genreg,
        12,
        0x80109,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_ARRAY2,
        1,
        soc_SC_TOP_SI_ERROR1_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SI_MEM_DEBUGr */
        soc_block_list[30],
        soc_genreg,
        12,
        0x801bc,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_SC_TOP_SI_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SI_PRBS_STATUSr */
        soc_block_list[30],
        soc_genreg,
        12,
        0x80120,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_SC_TOP_SI_PRBS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SI_SD_CONFIGr */
        soc_block_list[30],
        soc_genreg,
        12,
        0x8015c,
        SOC_REG_FLAG_ARRAY,
        6,
        soc_SC_TOP_SI_SD_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000019, 0x00000000)
        SOC_RESET_MASK_DEC(0x1000003b, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SI_SD_PLL_CONFIGr */
        soc_block_list[30],
        soc_genreg,
        12,
        0x80168,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_SC_TOP_SI_SD_PLL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000027f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SI_SD_RESETr */
        soc_block_list[30],
        soc_genreg,
        12,
        0x80174,
        SOC_REG_FLAG_ARRAY,
        6,
        soc_SC_TOP_SI_SD_RESETr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SI_SD_STATUSr */
        soc_block_list[30],
        soc_genreg,
        12,
        0x80180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        9,
        soc_SC_TOP_SI_SD_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000700, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SI_STATEr */
        soc_block_list[30],
        soc_genreg,
        12,
        0x8012c,
        SOC_REG_FLAG_ARRAY,
        18,
        soc_SC_TOP_SI_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SI_STATUS0r */
        soc_block_list[30],
        soc_genreg,
        12,
        0x800e4,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_SC_TOP_SI_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SI_STICKY_STATEr */
        soc_block_list[30],
        soc_genreg,
        12,
        0x80138,
        SOC_REG_FLAG_ARRAY,
        18,
        soc_SC_TOP_SI_STICKY_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00004040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_SLOT_REQ_INTERFACEr */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe000d00,
        0,
        7,
        soc_SLOT_REQ_INTERFACEr_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SLOWSTARTCFGTIMERPERIODr */
        soc_block_list[55],
        soc_genreg,
        1,
        0x968,
        0,
        6,
        soc_SLOWSTARTCFGTIMERPERIODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xdf1f1f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_AXIIC_SMAU_M0_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805c128,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_AXIIC_SMAU_M0_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805c124,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_AXIIC_SMAU_M0_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805c12c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_AXIIC_SMAU_M0_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805c11c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_AXIIC_SMAU_M0_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805c118,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_AXIIC_SMAU_M0_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805c120,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_AXIIC_SMAU_M0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805c108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_AXIIC_SMAU_M0_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805c134,
        0,
        4,
        soc_AXIIC_AMAC_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_AXIIC_SMAU_M0_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805c114,
        0,
        3,
        soc_AXIIC_AMAC_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_AXIIC_SMAU_M0_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805c110,
        0,
        6,
        soc_AXIIC_AMAC_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_AXIIC_SMAU_M0_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805c10c,
        0,
        9,
        soc_AXIIC_AMAC_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_AXIIC_SMAU_M0_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805c138,
        0,
        8,
        soc_AXIIC_AMAC_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_AXIIC_SMAU_M0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805c100,
        0,
        2,
        soc_SMAUIC_AXIIC_SMAU_M0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_AXIIC_SMAU_M0_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805c130,
        0,
        4,
        soc_AXIIC_AMAC_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_AXIIC_SMAU_M0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805c104,
        0,
        2,
        soc_SMAUIC_AXIIC_SMAU_M0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_COMPONENT_ID0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8001ff0,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_COMPONENT_ID0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_COMPONENT_ID1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8001ff4,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_COMPONENT_ID1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_COMPONENT_ID2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8001ff8,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_COMPONENT_ID2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_COMPONENT_ID3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8001ffc,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_COMPONENT_ID3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_DDR_S0_FN_MOD_BM_ISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8026008,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_DDR_S1_FN_MOD_BM_ISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8003008,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_DDR_S2_FN_MOD_BM_ISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8007008,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_DS_0_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf810890c,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_DS_0_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8108904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_DS_0_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8108900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_DS_0_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf810891c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_DS_0_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8108914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_DS_0_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8108908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_DS_0_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8108a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_DS_0_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8108808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_DS_0_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8108804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_DS_0_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf810880c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_IHOST_M1_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805e128,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_IHOST_M1_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805e124,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_IHOST_M1_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805e12c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_IHOST_M1_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805e11c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_IHOST_M1_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805e118,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_IHOST_M1_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805e120,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_IHOST_M1_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805e108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_IHOST_M1_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805e134,
        0,
        4,
        soc_AXIIC_AMAC_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_IHOST_M1_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805e114,
        0,
        3,
        soc_AXIIC_AMAC_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_IHOST_M1_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805e110,
        0,
        6,
        soc_AXIIC_AMAC_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_IHOST_M1_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805e10c,
        0,
        9,
        soc_AXIIC_AMAC_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_IHOST_M1_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805e138,
        0,
        8,
        soc_AXIIC_AMAC_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_IHOST_M1_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805e100,
        0,
        2,
        soc_SMAUIC_IHOST_M1_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_IHOST_M1_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805e130,
        0,
        4,
        soc_AXIIC_AMAC_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_IHOST_M1_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805e104,
        0,
        2,
        soc_SMAUIC_IHOST_M1_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_PERIPHERAL_ID0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8001fe0,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_PERIPHERAL_ID1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8001fe4,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000b3, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_PERIPHERAL_ID2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8001fe8,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_PERIPHERAL_ID3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8001fec,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_PERIPHERAL_ID4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8001fd0,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID4_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_PERIPHERAL_ID5r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8001fd4,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID5_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_PERIPHERAL_ID6r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8001fd8,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID6_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_PERIPHERAL_ID7r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8001fdc,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID7_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_SMAU_CRYPTO_FN_MOD_BM_ISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8025008,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_SMAU_CRYPTO_M0_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805d128,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_SMAU_CRYPTO_M0_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805d124,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_SMAU_CRYPTO_M0_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805d12c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_SMAU_CRYPTO_M0_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805d11c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_SMAU_CRYPTO_M0_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805d118,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_SMAU_CRYPTO_M0_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805d120,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_SMAU_CRYPTO_M0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805d108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_SMAU_CRYPTO_M0_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805d134,
        0,
        4,
        soc_AXIIC_AMAC_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_SMAU_CRYPTO_M0_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805d114,
        0,
        3,
        soc_AXIIC_AMAC_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_SMAU_CRYPTO_M0_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805d110,
        0,
        6,
        soc_AXIIC_AMAC_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_SMAU_CRYPTO_M0_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805d10c,
        0,
        9,
        soc_AXIIC_AMAC_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_SMAU_CRYPTO_M0_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805d138,
        0,
        8,
        soc_AXIIC_AMAC_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_SMAU_CRYPTO_M0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805d100,
        0,
        2,
        soc_SMAUIC_SMAU_CRYPTO_M0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_SMAU_CRYPTO_M0_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805d130,
        0,
        4,
        soc_AXIIC_AMAC_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAUIC_SMAU_CRYPTO_M0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf805d104,
        0,
        2,
        soc_SMAUIC_SMAU_CRYPTO_M0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CACHE_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015100,
        0,
        4,
        soc_SMAU_CACHE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000105, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000707, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CACHE_CTRL_DEBUG1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015120,
        0,
        4,
        soc_SMAU_CACHE_CTRL_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CACHE_CTRL_DEBUG2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015124,
        0,
        1,
        soc_DMU_PCU_DEBUG_BUS_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CACHE_CTRL_DEBUG3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015128,
        SOC_REG_FLAG_RO,
        1,
        soc_SMAU_CACHE_CTRL_DEBUG3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CACHE_CTRL_STATUS1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015104,
        0,
        2,
        soc_SMAU_CACHE_CTRL_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CACHE_CTRL_STATUS2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015108,
        0,
        2,
        soc_SMAU_CACHE_CTRL_STATUS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CACHE_CTRL_STATUS3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801510c,
        0,
        1,
        soc_SMAU_CACHE_CTRL_STATUS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CACHE_ECC_STATUS1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015110,
        0,
        2,
        soc_SMAU_CACHE_ECC_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CACHE_ECC_STATUS2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015114,
        SOC_REG_FLAG_RO,
        1,
        soc_SMAU_CACHE_ECC_STATUS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CACHE_ECC_STATUS3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015118,
        SOC_REG_FLAG_RO,
        4,
        soc_SMAU_CACHE_ECC_STATUS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CACHE_ECC_STATUS4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801511c,
        SOC_REG_FLAG_RO,
        2,
        soc_SMAU_CACHE_ECC_STATUS4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180150f4,
        0,
        1,
        soc_SMAU_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CRYPTO_AXI_PARAMSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015560,
        0,
        6,
        soc_SMAU_CRYPTO_AXI_PARAMSr_fields,
        SOC_RESET_VAL_DEC(0x03fc2001, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CRYPTO_DEBUG_SEL0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180155a0,
        0,
        2,
        soc_SMAU_CRYPTO_DEBUG_SEL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CRYPTO_M0_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf810ba00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CRYPTO_M0_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf810b800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CRYPTO_M0_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf810b804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CRYPTO_PARAMS_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015514,
        0,
        2,
        soc_SMAU_CRYPTO_PARAMS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000101, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CRYPTO_S0_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf810090c,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CRYPTO_S0_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8100904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CRYPTO_S0_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8100900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CRYPTO_S0_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf810091c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CRYPTO_S0_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8100914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CRYPTO_S0_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8100908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CRYPTO_S0_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8100a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CRYPTO_S0_IDM_IO_CONTROL_DIRECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8100408,
        0,
        1,
        soc_SMAU_CRYPTO_S0_IDM_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CRYPTO_S0_IDM_IO_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8100500,
        SOC_REG_FLAG_RO,
        1,
        soc_SMAU_CRYPTO_S0_IDM_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CRYPTO_S0_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8100800,
        0,
        1,
        soc_APBX_IDM_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CRYPTO_S0_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8100808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CRYPTO_S0_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8100804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_CRYPTO_S0_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf810080c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_ADDR_SCRAMBLER_WINDOW0_LUT0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015604,
        0,
        1,
        soc_SMAU_DDR_ADDR_SCRAMBLER_WINDOW0_LUT0r_fields,
        SOC_RESET_VAL_DEC(0x6371df09, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_ADDR_SCRAMBLER_WINDOW0_LUT1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015608,
        0,
        1,
        soc_SMAU_DDR_ADDR_SCRAMBLER_WINDOW0_LUT1r_fields,
        SOC_RESET_VAL_DEC(0xc254ab8e, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_ADDR_SCRAMBLER_WINDOW1_LUT0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801560c,
        0,
        1,
        soc_SMAU_DDR_ADDR_SCRAMBLER_WINDOW1_LUT0r_fields,
        SOC_RESET_VAL_DEC(0xc8fd3e26, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_ADDR_SCRAMBLER_WINDOW1_LUT1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015610,
        0,
        1,
        soc_SMAU_DDR_ADDR_SCRAMBLER_WINDOW1_LUT1r_fields,
        SOC_RESET_VAL_DEC(0xb579a410, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_ADDR_SCRAMBLER_WINDOW2_LUT0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015614,
        0,
        1,
        soc_SMAU_DDR_ADDR_SCRAMBLER_WINDOW2_LUT0r_fields,
        SOC_RESET_VAL_DEC(0x1d237bf5, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_ADDR_SCRAMBLER_WINDOW2_LUT1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015618,
        0,
        1,
        soc_SMAU_DDR_ADDR_SCRAMBLER_WINDOW2_LUT1r_fields,
        SOC_RESET_VAL_DEC(0x40cae968, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_ADDR_SCRAMBLER_WINDOW3_LUT0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801561c,
        0,
        1,
        soc_SMAU_DDR_ADDR_SCRAMBLER_WINDOW3_LUT0r_fields,
        SOC_RESET_VAL_DEC(0xec03a87d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_ADDR_SCRAMBLER_WINDOW3_LUT1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015620,
        0,
        1,
        soc_SMAU_DDR_ADDR_SCRAMBLER_WINDOW3_LUT1r_fields,
        SOC_RESET_VAL_DEC(0x426f1b95, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_ADDR_SCRAMBLER_WINDOW4_LUT0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015624,
        0,
        1,
        soc_SMAU_DDR_ADDR_SCRAMBLER_WINDOW4_LUT0r_fields,
        SOC_RESET_VAL_DEC(0x52367014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_AES_KEY_ENGINE0_WORD0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015260,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_AES_KEY_ENGINE0_WORD1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015264,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_AES_KEY_ENGINE0_WORD2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015268,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_AES_KEY_ENGINE0_WORD3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801526c,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_AES_KEY_ENGINE0_WORD4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015270,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_AES_KEY_ENGINE0_WORD5r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015274,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_AES_KEY_ENGINE0_WORD6r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015278,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_AES_KEY_ENGINE0_WORD7r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801527c,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_AES_KEY_ENGINE1_WORD0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015280,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_AES_KEY_ENGINE1_WORD1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015284,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_AES_KEY_ENGINE1_WORD2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015288,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_AES_KEY_ENGINE1_WORD3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801528c,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_AES_KEY_ENGINE1_WORD4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015290,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_AES_KEY_ENGINE1_WORD5r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015294,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_AES_KEY_ENGINE1_WORD6r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015298,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_AES_KEY_ENGINE1_WORD7r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801529c,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_ARD_AAD_WORD0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180152b0,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_ARD_AAD_WORD1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180152b4,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_ARD_AAD_WORD2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180152b8,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_ARD_AAD_WORD3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180152bc,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_CW0_DATA_WINDOW_BASEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015208,
        0,
        1,
        soc_SMAU_DDR_CW0_DATA_WINDOW_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_CW0_DATA_WINDOW_ENDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801520c,
        0,
        1,
        soc_SMAU_DDR_CW0_DATA_WINDOW_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_CW0_HASH_WINDOW_BASEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015210,
        0,
        1,
        soc_SMAU_DDR_CW0_DATA_WINDOW_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_CW0_HASH_WINDOW_ENDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015214,
        0,
        1,
        soc_SMAU_DDR_CW0_DATA_WINDOW_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_CW0_PARAMSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015248,
        0,
        7,
        soc_SMAU_DDR_CW0_PARAMSr_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01011703, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_CW1_DATA_WINDOW_BASEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015218,
        0,
        1,
        soc_SMAU_DDR_CW0_DATA_WINDOW_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_CW1_DATA_WINDOW_ENDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801521c,
        0,
        1,
        soc_SMAU_DDR_CW0_DATA_WINDOW_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_CW1_HASH_WINDOW_BASEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015220,
        0,
        1,
        soc_SMAU_DDR_CW0_DATA_WINDOW_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_CW1_HASH_WINDOW_ENDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015224,
        0,
        1,
        soc_SMAU_DDR_CW0_DATA_WINDOW_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_CW1_PARAMSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801524c,
        0,
        7,
        soc_SMAU_DDR_CW1_PARAMSr_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01011703, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_CW2_DATA_WINDOW_BASEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015228,
        0,
        1,
        soc_SMAU_DDR_CW0_DATA_WINDOW_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_CW2_DATA_WINDOW_ENDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801522c,
        0,
        1,
        soc_SMAU_DDR_CW0_DATA_WINDOW_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_CW2_HASH_WINDOW_BASEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015230,
        0,
        1,
        soc_SMAU_DDR_CW0_DATA_WINDOW_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_CW2_HASH_WINDOW_ENDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015234,
        0,
        1,
        soc_SMAU_DDR_CW0_DATA_WINDOW_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_CW2_PARAMSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015250,
        0,
        7,
        soc_SMAU_DDR_CW2_PARAMSr_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01011703, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_CW3_DATA_WINDOW_BASEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015238,
        0,
        1,
        soc_SMAU_DDR_CW0_DATA_WINDOW_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_CW3_DATA_WINDOW_ENDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801523c,
        0,
        1,
        soc_SMAU_DDR_CW0_DATA_WINDOW_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_CW3_HASH_WINDOW_BASEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015240,
        0,
        1,
        soc_SMAU_DDR_CW0_DATA_WINDOW_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_CW3_HASH_WINDOW_ENDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015244,
        0,
        1,
        soc_SMAU_DDR_CW0_DATA_WINDOW_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_CW3_PARAMSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015254,
        0,
        7,
        soc_SMAU_DDR_CW3_PARAMSr_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01011703, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_CW_INIT_COUNTERr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180152c0,
        0,
        1,
        soc_SMAU_DDR_CW_INIT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_CW_LOAD_INIT_COUNTERr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180152c4,
        0,
        1,
        soc_SMAU_DDR_CW_LOAD_INIT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_DATA_SCRAMBLER_MASH_FUNCTIONr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015628,
        0,
        1,
        soc_SMAU_DDR_DATA_SCRAMBLER_MASH_FUNCTIONr_fields,
        SOC_RESET_VAL_DEC(0x00c9b64e, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_HSALT_WORD0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180152a0,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_HSALT_WORD1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180152a4,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_HSALT_WORD2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180152a8,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_HSALT_WORD3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180152ac,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_SCRAMBLER_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015600,
        0,
        11,
        soc_SMAU_DDR_SCRAMBLER_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007071f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_TZ_BASEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015200,
        0,
        2,
        soc_SMAU_DDR_TZ_BASEr_fields,
        SOC_RESET_VAL_DEC(0x60000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DDR_TZ_ENDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015204,
        0,
        1,
        soc_SMAU_DDR_TZ_ENDr_fields,
        SOC_RESET_VAL_DEC(0xdffff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DEBUG_DECRYPTION_ADDR_CHANNELr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015a34,
        SOC_REG_FLAG_RO,
        9,
        soc_SMAU_DEBUG_DECRYPTION_ADDR_CHANNELr_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff3f83, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DEBUG_DECRYPTION_TOPr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015a30,
        SOC_REG_FLAG_RO,
        5,
        soc_SMAU_DEBUG_DECRYPTION_TOPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff00ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DEBUG_ENCRYPTION_TOPr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015a20,
        SOC_REG_FLAG_RO,
        5,
        soc_SMAU_DEBUG_ENCRYPTION_TOPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff00b7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DEBUG_ENCRYPTION_WR_RESPr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015a24,
        SOC_REG_FLAG_RO,
        4,
        soc_SMAU_DEBUG_ENCRYPTION_WR_RESPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff00b3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DEBUG_INV_RD_DATA_CONVr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015a14,
        SOC_REG_FLAG_RO,
        3,
        soc_SMAU_DEBUG_INV_RD_DATA_CONVr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000083, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DEBUG_INV_WR_TRANS_CONVr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015a10,
        SOC_REG_FLAG_RO,
        3,
        soc_SMAU_DEBUG_INV_WR_TRANS_CONVr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0083, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DEBUG_RD_DATA_CONVr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015a08,
        SOC_REG_FLAG_RO,
        3,
        soc_SMAU_DEBUG_RD_DATA_CONVr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0081, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DEBUG_RD_TRANS_CONVr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015a04,
        SOC_REG_FLAG_RO,
        3,
        soc_SMAU_DEBUG_INV_WR_TRANS_CONVr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0083, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DEBUG_WR_TRANS_CONVr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015a00,
        SOC_REG_FLAG_RO,
        3,
        soc_SMAU_DEBUG_WR_TRANS_CONVr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0087, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DECRYPTION_LFSR_POLYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015528,
        0,
        1,
        soc_SMAU_DECRYPTION_LFSR_POLYr_fields,
        SOC_RESET_VAL_DEC(0xd0000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DECRYPTION_LFSR_SEEDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015520,
        0,
        1,
        soc_SMAU_DDR_CW_INIT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DECRYPTION_LOAD_LFSR_SEEDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015524,
        0,
        1,
        soc_SMAU_DDR_CW_LOAD_INIT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_DECRYPTION_PARAMSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015530,
        0,
        6,
        soc_SMAU_DECRYPTION_PARAMSr_fields,
        SOC_RESET_VAL_DEC(0x20020200, 0x00000000)
        SOC_RESET_MASK_DEC(0xf1030301, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_ENCRYPTION_LFSR_POLYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801550c,
        0,
        1,
        soc_SMAU_DECRYPTION_LFSR_POLYr_fields,
        SOC_RESET_VAL_DEC(0xd0000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_ENCRYPTION_LFSR_SEEDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015504,
        0,
        1,
        soc_SMAU_DDR_CW_INIT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_ENCRYPTION_LOAD_LFSR_SEEDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015508,
        0,
        1,
        soc_SMAU_DDR_CW_LOAD_INIT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_ENCRYPTION_PARAMSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015510,
        0,
        6,
        soc_SMAU_ENCRYPTION_PARAMSr_fields,
        SOC_RESET_VAL_DEC(0x40000200, 0x00000000)
        SOC_RESET_MASK_DEC(0xf1110301, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH0_TZ_BASEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015300,
        0,
        2,
        soc_SMAU_FLASH0_TZ_BASEr_fields,
        SOC_RESET_VAL_DEC(0xfff90001, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH0_TZ_ENDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015304,
        0,
        1,
        soc_SMAU_FLASH0_TZ_ENDr_fields,
        SOC_RESET_VAL_DEC(0xfffff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH1_TZ_BASEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015308,
        0,
        2,
        soc_SMAU_FLASH1_TZ_BASEr_fields,
        SOC_RESET_VAL_DEC(0xf0000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH1_TZ_ENDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801530c,
        0,
        1,
        soc_SMAU_FLASH1_TZ_ENDr_fields,
        SOC_RESET_VAL_DEC(0xf3fff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH2_TZ_BASEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015310,
        0,
        2,
        soc_SMAU_FLASH2_TZ_BASEr_fields,
        SOC_RESET_VAL_DEC(0xe0000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH2_TZ_ENDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015314,
        0,
        1,
        soc_SMAU_FLASH2_TZ_ENDr_fields,
        SOC_RESET_VAL_DEC(0xe7fff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH3_TZ_BASEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015318,
        0,
        2,
        soc_SMAU_FLASH3_TZ_BASEr_fields,
        SOC_RESET_VAL_DEC(0xe8000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH3_TZ_ENDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801531c,
        0,
        1,
        soc_SMAU_FLASH3_TZ_ENDr_fields,
        SOC_RESET_VAL_DEC(0xeffff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW0_DATA_WINDOW_BASEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015320,
        0,
        1,
        soc_SMAU_DDR_CW0_DATA_WINDOW_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW0_DATA_WINDOW_ENDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015324,
        0,
        1,
        soc_SMAU_DDR_CW0_DATA_WINDOW_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW0_PARAMSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015340,
        0,
        5,
        soc_SMAU_FLASH_CW0_PARAMSr_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00011303, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW1_AES_KEY_ENGINE0_WORD0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015400,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW1_AES_KEY_ENGINE0_WORD1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015404,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW1_AES_KEY_ENGINE0_WORD2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015408,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW1_AES_KEY_ENGINE0_WORD3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801540c,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW1_AES_KEY_ENGINE0_WORD4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015410,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW1_AES_KEY_ENGINE0_WORD5r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015414,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW1_AES_KEY_ENGINE0_WORD6r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015418,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW1_AES_KEY_ENGINE0_WORD7r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801541c,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW1_AES_KEY_ENGINE1_WORD0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015420,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW1_AES_KEY_ENGINE1_WORD1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015424,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW1_AES_KEY_ENGINE1_WORD2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015428,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW1_AES_KEY_ENGINE1_WORD3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801542c,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW1_AES_KEY_ENGINE1_WORD4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015430,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW1_AES_KEY_ENGINE1_WORD5r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015434,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW1_AES_KEY_ENGINE1_WORD6r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015438,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW1_AES_KEY_ENGINE1_WORD7r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801543c,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW1_DATA_WINDOW_BASEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015328,
        0,
        1,
        soc_SMAU_DDR_CW0_DATA_WINDOW_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW1_DATA_WINDOW_ENDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801532c,
        0,
        1,
        soc_SMAU_DDR_CW0_DATA_WINDOW_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW1_PARAMSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015344,
        0,
        5,
        soc_SMAU_FLASH_CW1_PARAMSr_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00011303, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW2_AES_KEY_ENGINE0_WORD0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015440,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW2_AES_KEY_ENGINE0_WORD1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015444,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW2_AES_KEY_ENGINE0_WORD2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015448,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW2_AES_KEY_ENGINE0_WORD3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801544c,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW2_AES_KEY_ENGINE0_WORD4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015450,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW2_AES_KEY_ENGINE0_WORD5r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015454,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW2_AES_KEY_ENGINE0_WORD6r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015458,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW2_AES_KEY_ENGINE0_WORD7r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801545c,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW2_AES_KEY_ENGINE1_WORD0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015460,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW2_AES_KEY_ENGINE1_WORD1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015464,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW2_AES_KEY_ENGINE1_WORD2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015468,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW2_AES_KEY_ENGINE1_WORD3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801546c,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW2_AES_KEY_ENGINE1_WORD4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015470,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW2_AES_KEY_ENGINE1_WORD5r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015474,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW2_AES_KEY_ENGINE1_WORD6r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015478,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW2_AES_KEY_ENGINE1_WORD7r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801547c,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW2_DATA_WINDOW_BASEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015330,
        0,
        1,
        soc_SMAU_DDR_CW0_DATA_WINDOW_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW2_DATA_WINDOW_ENDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015334,
        0,
        1,
        soc_SMAU_DDR_CW0_DATA_WINDOW_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW2_PARAMSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015348,
        0,
        5,
        soc_SMAU_FLASH_CW2_PARAMSr_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00011303, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW3_AES_KEY_ENGINE0_WORD0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015480,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW3_AES_KEY_ENGINE0_WORD1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015484,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW3_AES_KEY_ENGINE0_WORD2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015488,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW3_AES_KEY_ENGINE0_WORD3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801548c,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW3_AES_KEY_ENGINE0_WORD4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015490,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW3_AES_KEY_ENGINE0_WORD5r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015494,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW3_AES_KEY_ENGINE0_WORD6r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015498,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW3_AES_KEY_ENGINE0_WORD7r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801549c,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW3_AES_KEY_ENGINE1_WORD0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180154a0,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW3_AES_KEY_ENGINE1_WORD1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180154a4,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW3_AES_KEY_ENGINE1_WORD2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180154a8,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW3_AES_KEY_ENGINE1_WORD3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180154ac,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW3_AES_KEY_ENGINE1_WORD4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180154b0,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW3_AES_KEY_ENGINE1_WORD5r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180154b4,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW3_AES_KEY_ENGINE1_WORD6r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180154b8,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW3_AES_KEY_ENGINE1_WORD7r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180154bc,
        0,
        1,
        soc_PAXB_0_CFG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW3_DATA_WINDOW_BASEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015338,
        0,
        1,
        soc_SMAU_DDR_CW0_DATA_WINDOW_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW3_DATA_WINDOW_ENDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801533c,
        0,
        1,
        soc_SMAU_DDR_CW0_DATA_WINDOW_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_FLASH_CW3_PARAMSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801534c,
        0,
        5,
        soc_SMAU_FLASH_CW3_PARAMSr_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00011303, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_IHOST_AXI_PARAMSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180150c0,
        0,
        2,
        soc_SMAU_IHOST_AXI_PARAMSr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_INTERRUPT_ENABLEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015028,
        0,
        6,
        soc_SMAU_INTERRUPT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015024,
        0,
        6,
        soc_SMAU_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_MEM_TM0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801512c,
        0,
        2,
        soc_SMAU_MEM_TM0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff03ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_MEM_TM1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015130,
        0,
        1,
        soc_SMAU_MEM_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_PW_BASEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180154f0,
        0,
        1,
        soc_SMAU_DDR_CW0_DATA_WINDOW_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_PW_ENDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180154f4,
        0,
        1,
        soc_SMAU_DDR_CW0_DATA_WINDOW_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_PW_VALIDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180154f8,
        0,
        1,
        soc_SMAU_PW_VALIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_S0_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810b90c,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_S0_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810b904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_S0_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810b900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_S0_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810b91c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_S0_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810b914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_S0_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810b908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_S0_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810ba00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_S0_IDM_IO_CONTROL_DIRECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810b408,
        0,
        1,
        soc_APBX_IDM_IDM_IO_CONTROL_DIRECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_S0_IDM_IO_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810b500,
        SOC_REG_FLAG_RO,
        1,
        soc_CMICD_S0_IDM_IDM_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_S0_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810b800,
        0,
        1,
        soc_APBX_IDM_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_S0_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810b808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_S0_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810b804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_S0_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810b80c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_SMAU_CIDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18015500,
        0,
        1,
        soc_SMAU_DDR_CW_INIT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_SMAU_NIC_IDM_TZ_BASEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180150a0,
        0,
        2,
        soc_SMAU_SMAU_NIC_IDM_TZ_BASEr_fields,
        SOC_RESET_VAL_DEC(0xf8000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_SMAU_NIC_IDM_TZ_ENDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180150a4,
        0,
        1,
        soc_SMAU_SMAU_NIC_IDM_TZ_ENDr_fields,
        SOC_RESET_VAL_DEC(0xf810b000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SMAU_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180150f0,
        SOC_REG_FLAG_RO,
        1,
        soc_SMAU_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_SMBUS_TIMING_CONFIG_2r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0xb0,
        0,
        4,
        soc_SMBUS_TIMING_CONFIG_2r_fields,
        SOC_RESET_VAL_DEC(0x0a113843, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_88670_A0) || \
    defined(BCM_88950_A0)
    { /* SOC_REG_INT_SMBUS_TIMING_CONFIG_2_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0xb0,
        0,
        4,
        soc_SMBUS_TIMING_CONFIG_2_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0a113843, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_SMMEMDEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a002d00,
        0,
        2,
        soc_PKTHDRMEMDEBUG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SMP_MESSAGE_COUNTERr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x4266,
        0,
        2,
        soc_SMP_MESSAGE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SMP_MESSAGE_COUNTER_AND_STATUS_CONFIGURATIONr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x4307,
        0,
        5,
        soc_SMP_MESSAGE_COUNTER_AND_STATUS_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x83ffff1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_SM_NLF_MTU_CHECKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000e00,
        0,
        2,
        soc_SM_NLF_MTU_CHECKr_fields,
        SOC_RESET_VAL_DEC(0x000f2000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SNAT_DISCARDSr */
        soc_block_list[6],
        soc_genreg,
        4,
        0x46008400,
        SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_DNAT_DISCARDSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SNAT_TRANSLATIONSr */
        soc_block_list[6],
        soc_genreg,
        4,
        0x46008000,
        SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_DNAT_DISCARDSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SNAT_TRANSLATIONS_NEEDEDr */
        soc_block_list[6],
        soc_genreg,
        4,
        0x46008800,
        SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_DNAT_DISCARDSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SNOOPSIZEr */
        soc_block_list[51],
        soc_genreg,
        1,
        0x2b06,
        0,
        1,
        soc_SNOOPSIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_SOFTRESETPBMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80035,
        SOC_REG_FLAG_RO,
        1,
        soc_SOFTRESETPBMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_SOFTRESETPBM_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8002c,
        SOC_REG_FLAG_RO,
        1,
        soc_SOFTRESETPBM_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOFTRESETPBM_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2028500,
        SOC_REG_FLAG_RO,
        1,
        soc_SOFTRESETPBM_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_SOFTRESETPBM_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80044,
        SOC_REG_FLAG_RO,
        1,
        soc_SOFTRESETPBM_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SOFTRESETPBM_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2028500,
        SOC_REG_FLAG_RO,
        1,
        soc_SOFTRESETPBM_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_SOFTRESETPBM_BCM56218_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8003a,
        SOC_REG_FLAG_RO,
        1,
        soc_SOFTRESETPBM_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_SOFTRESETPBM_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8002c,
        SOC_REG_FLAG_RO,
        1,
        soc_SOFTRESETPBM_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_SOFTRESETPBM_BCM56514_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80045,
        SOC_REG_FLAG_RO,
        1,
        soc_SOFTRESETPBMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_SOFTRESETPBM_HIr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8003b,
        SOC_REG_FLAG_RO,
        1,
        soc_SOFTRESETPBM_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SOME_RDI_DEFECT_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa08001c,
        0,
        4,
        soc_SOME_RDI_DEFECT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOME_RDI_DEFECT_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x32000600,
        0,
        4,
        soc_SOME_RDI_DEFECT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SOME_RDI_DEFECT_STATUS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36000600,
        0,
        4,
        soc_SOME_RDI_DEFECT_STATUS_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_SOME_RDI_DEFECT_STATUS_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd08001c,
        0,
        4,
        soc_SOME_RDI_DEFECT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SOME_RDI_DEFECT_STATUS_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080610,
        0,
        4,
        soc_SOME_RDI_DEFECT_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SOME_RDI_DEFECT_STATUS_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e001000,
        0,
        4,
        soc_SOME_RDI_DEFECT_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_SOME_RDI_DEFECT_STATUS_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a000a00,
        0,
        4,
        soc_SOME_RDI_DEFECT_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SOME_RMEP_CCM_DEFECT_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa08001e,
        0,
        4,
        soc_SOME_RDI_DEFECT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOME_RMEP_CCM_DEFECT_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x32000700,
        0,
        4,
        soc_SOME_RDI_DEFECT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SOME_RMEP_CCM_DEFECT_STATUS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36000700,
        0,
        4,
        soc_SOME_RDI_DEFECT_STATUS_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_SOME_RMEP_CCM_DEFECT_STATUS_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd08001e,
        0,
        4,
        soc_SOME_RDI_DEFECT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SOME_RMEP_CCM_DEFECT_STATUS_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080611,
        0,
        4,
        soc_SOME_RDI_DEFECT_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SOME_RMEP_CCM_DEFECT_STATUS_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e001100,
        0,
        4,
        soc_SOME_RDI_DEFECT_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_SOME_RMEP_CCM_DEFECT_STATUS_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a000b00,
        0,
        4,
        soc_SOME_RDI_DEFECT_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOTP_REGS_CHIP_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1803504c,
        0,
        7,
        soc_SOTP_REGS_CHIP_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOTP_REGS_OTP_ADDRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1803500c,
        0,
        1,
        soc_SOTP_REGS_OTP_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffc0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOTP_REGS_OTP_BAD_ADDRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18035034,
        0,
        1,
        soc_SOTP_REGS_OTP_BAD_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOTP_REGS_OTP_CTRL_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18035010,
        0,
        2,
        soc_SOTP_REGS_OTP_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOTP_REGS_OTP_ECCCNTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18035030,
        0,
        1,
        soc_SOTP_REGS_OTP_ECCCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOTP_REGS_OTP_PROG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18035000,
        0,
        18,
        soc_SOTP_REGS_OTP_PROG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x000a0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffbfdf77, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOTP_REGS_OTP_RDDATA_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18035020,
        0,
        1,
        soc_SOTP_REGS_OTP_RDDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOTP_REGS_OTP_RDDATA_1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18035024,
        0,
        2,
        soc_SOTP_REGS_OTP_RDDATA_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOTP_REGS_OTP_RD_LOCKr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1803503c,
        0,
        1,
        soc_SOTP_REGS_OTP_RD_LOCKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOTP_REGS_OTP_STATUS_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18035018,
        SOC_REG_FLAG_RO,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOTP_REGS_OTP_STATUS_1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1803501c,
        0,
        13,
        soc_SOTP_REGS_OTP_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3ff30002, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOTP_REGS_OTP_WRDATA_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18035004,
        0,
        1,
        soc_SOTP_REGS_OTP_WRDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOTP_REGS_OTP_WRDATA_1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18035008,
        0,
        2,
        soc_SOTP_REGS_OTP_WRDATA_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOTP_REGS_OTP_WR_LOCKr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18035038,
        0,
        1,
        soc_SOTP_REGS_OTP_RD_LOCKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOTP_REGS_ROM_BLOCK_ENDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18035044,
        0,
        1,
        soc_SMAU_DDR_CW_INIT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOTP_REGS_ROM_BLOCK_STARTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18035040,
        0,
        1,
        soc_SMAU_DDR_CW_INIT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOTP_REGS_SMAU_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18035048,
        0,
        2,
        soc_SOTP_REGS_SMAU_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOTP_REGS_SOTP_CHIP_STATESr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18035028,
        SOC_REG_FLAG_RO,
        10,
        soc_SOTP_REGS_SOTP_CHIP_STATESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003017f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOTP_REGS_SR_STATE_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18035050,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOTP_REGS_SR_STATE_1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18035054,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOTP_REGS_SR_STATE_2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18035058,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOTP_REGS_SR_STATE_3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1803505c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOTP_REGS_SR_STATE_4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18035060,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOTP_REGS_SR_STATE_5r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18035064,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOTP_REGS_SR_STATE_6r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18035068,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOTP_REGS_SR_STATE_7r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1803506c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SOURCE_TRUNK_MAP_MODVIEW_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080d0a,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SOURCE_TRUNK_MAP_MODVIEW_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6010a00,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SOURCE_TRUNK_MAP_MODVIEW_PARITY_CONTROL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7030000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080d0b,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6010b00,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080d0c,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6010c00,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SOURCE_TRUNK_MAP_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa010500,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOURCE_TRUNK_MAP_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa010500,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_SOURCE_TRUNK_MAP_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208011a,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SOURCE_TRUNK_MAP_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa010600,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SOURCE_TRUNK_MAP_PARITY_STATUS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa010600,
        0,
        3,
        soc_AXP_WTX_DSCP_MAP_PAR_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_SOURCE_VP_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080126,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_SOURCE_VP_PARITY_CONTROL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608013e,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SOURCE_VP_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16010c00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SOURCE_VP_PARITY_CONTROL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080166,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SOURCE_VP_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080d0c,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SOURCE_VP_PARITY_CONTROL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x53050000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_SOURCE_VP_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080127,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SOURCE_VP_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080167,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_SOURCE_VP_PARITY_STATUS_INTR_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608013f,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SOURCE_VP_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16010d00,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_SOURCE_VP_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080d0d,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_B0)
    { /* SOC_REG_INT_SOURCE_VP_PARITY_STATUS_INTR_BCM56840_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080d0d,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SOURCE_VP_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080168,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SOURCE_VP_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16010e00,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_SOURCE_VP_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080d0e,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_B0)
    { /* SOC_REG_INT_SOURCE_VP_PARITY_STATUS_NACK_BCM56840_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080d0e,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_SOURCE_VP_PDA_CONTROL_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16010a00,
        0,
        2,
        soc_L3_DEFIP_DATA_PDA_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_SOURCE_VP_PDA_CONTROL_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16010b00,
        0,
        2,
        soc_L3_DEFIP_DATA_PDA_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_SOURCE_VP_PDA_CONTROL_0_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16010a00,
        0,
        1,
        soc_LMEP_DA_PDA_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_SOURCE_VP_PDA_CONTROL_1_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16010b00,
        0,
        1,
        soc_SOURCE_VP_PDA_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SP0_POOL_MODEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2080133,
        0,
        1,
        soc_CMIC_LED_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_SPARE_NLF_MTU_CHECKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2001000,
        0,
        2,
        soc_SPARE_NLF_MTU_CHECKr_fields,
        SOC_RESET_VAL_DEC(0x000fa000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SPAUIPORTDELAYr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59ee,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_SPAUIPORTDELAYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SPAUISELr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59eb,
        0,
        2,
        soc_SPAUISELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SPAUI_EXTENSIONS1r */
        soc_block_list[50],
        soc_genreg,
        1,
        0x520e,
        0,
        17,
        soc_SPAUI_EXTENSIONS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7707fffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SPAUI_EXTENSIONS2r */
        soc_block_list[50],
        soc_genreg,
        1,
        0x520f,
        0,
        17,
        soc_SPAUI_EXTENSIONS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SPAUI_INSERTIDLECONFIGr */
        soc_block_list[50],
        soc_genreg,
        1,
        0x5210,
        0,
        2,
        soc_SPAUI_INSERTIDLECONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x30ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SPEED_LIMIT_ENTRY0_PHYSICAL_PORT_NUMBERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2051800,
        0,
        2,
        soc_SPEED_LIMIT_ENTRY0_PHYSICAL_PORT_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SPEED_LIMIT_ENTRY10_PHYSICAL_PORT_NUMBERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2054000,
        0,
        2,
        soc_SPEED_LIMIT_ENTRY10_PHYSICAL_PORT_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SPEED_LIMIT_ENTRY11_PHYSICAL_PORT_NUMBERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2054400,
        0,
        2,
        soc_SPEED_LIMIT_ENTRY11_PHYSICAL_PORT_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x00000019, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SPEED_LIMIT_ENTRY12_PHYSICAL_PORT_NUMBERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2054800,
        0,
        2,
        soc_SPEED_LIMIT_ENTRY12_PHYSICAL_PORT_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x0000001a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SPEED_LIMIT_ENTRY13_PHYSICAL_PORT_NUMBERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2054c00,
        0,
        2,
        soc_SPEED_LIMIT_ENTRY13_PHYSICAL_PORT_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x0000001b, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SPEED_LIMIT_ENTRY14_PHYSICAL_PORT_NUMBERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2055000,
        0,
        2,
        soc_SPEED_LIMIT_ENTRY14_PHYSICAL_PORT_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x0000001c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SPEED_LIMIT_ENTRY15_PHYSICAL_PORT_NUMBERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2055400,
        0,
        2,
        soc_SPEED_LIMIT_ENTRY15_PHYSICAL_PORT_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x0000001d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SPEED_LIMIT_ENTRY16_PHYSICAL_PORT_NUMBERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2055800,
        0,
        2,
        soc_SPEED_LIMIT_ENTRY16_PHYSICAL_PORT_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SPEED_LIMIT_ENTRY17_PHYSICAL_PORT_NUMBERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2055c00,
        0,
        2,
        soc_SPEED_LIMIT_ENTRY17_PHYSICAL_PORT_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SPEED_LIMIT_ENTRY18_PHYSICAL_PORT_NUMBERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2056000,
        0,
        2,
        soc_SPEED_LIMIT_ENTRY18_PHYSICAL_PORT_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SPEED_LIMIT_ENTRY19_PHYSICAL_PORT_NUMBERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2056400,
        0,
        2,
        soc_SPEED_LIMIT_ENTRY19_PHYSICAL_PORT_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x00000021, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SPEED_LIMIT_ENTRY1_PHYSICAL_PORT_NUMBERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2051c00,
        0,
        2,
        soc_SPEED_LIMIT_ENTRY1_PHYSICAL_PORT_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SPEED_LIMIT_ENTRY20_PHYSICAL_PORT_NUMBERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2056800,
        0,
        2,
        soc_SPEED_LIMIT_ENTRY20_PHYSICAL_PORT_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x00000022, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SPEED_LIMIT_ENTRY21_PHYSICAL_PORT_NUMBERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2056c00,
        0,
        2,
        soc_SPEED_LIMIT_ENTRY21_PHYSICAL_PORT_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x00000023, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SPEED_LIMIT_ENTRY22_PHYSICAL_PORT_NUMBERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2057000,
        0,
        2,
        soc_SPEED_LIMIT_ENTRY22_PHYSICAL_PORT_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x00000024, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SPEED_LIMIT_ENTRY23_PHYSICAL_PORT_NUMBERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2057400,
        0,
        2,
        soc_SPEED_LIMIT_ENTRY23_PHYSICAL_PORT_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x00000025, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SPEED_LIMIT_ENTRY2_PHYSICAL_PORT_NUMBERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2052000,
        0,
        2,
        soc_SPEED_LIMIT_ENTRY2_PHYSICAL_PORT_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SPEED_LIMIT_ENTRY3_PHYSICAL_PORT_NUMBERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2052400,
        0,
        2,
        soc_SPEED_LIMIT_ENTRY3_PHYSICAL_PORT_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SPEED_LIMIT_ENTRY4_PHYSICAL_PORT_NUMBERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2052800,
        0,
        2,
        soc_SPEED_LIMIT_ENTRY4_PHYSICAL_PORT_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x00000012, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SPEED_LIMIT_ENTRY5_PHYSICAL_PORT_NUMBERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2052c00,
        0,
        2,
        soc_SPEED_LIMIT_ENTRY5_PHYSICAL_PORT_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x00000013, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SPEED_LIMIT_ENTRY6_PHYSICAL_PORT_NUMBERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2053000,
        0,
        2,
        soc_SPEED_LIMIT_ENTRY6_PHYSICAL_PORT_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SPEED_LIMIT_ENTRY7_PHYSICAL_PORT_NUMBERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2053400,
        0,
        2,
        soc_SPEED_LIMIT_ENTRY7_PHYSICAL_PORT_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x00000015, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SPEED_LIMIT_ENTRY8_PHYSICAL_PORT_NUMBERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2053800,
        0,
        2,
        soc_SPEED_LIMIT_ENTRY8_PHYSICAL_PORT_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x00000016, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SPEED_LIMIT_ENTRY9_PHYSICAL_PORT_NUMBERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2053c00,
        0,
        2,
        soc_SPEED_LIMIT_ENTRY9_PHYSICAL_PORT_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x00000017, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_SPORT_CTL_REGr */
        soc_block_list[13],
        soc_genreg,
        1,
        0x80c00,
        0,
        1,
        soc_SPORT_CTL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SPORT_CTL_REG_BCM56634_A0r */
        soc_block_list[13],
        soc_genreg,
        1,
        0x80f00,
        0,
        1,
        soc_SPORT_CTL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SPORT_ECC_CONTROLr */
        soc_block_list[13],
        soc_genreg,
        1,
        0x80f01,
        0,
        2,
        soc_SPORT_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SPORT_FORCE_DOUBLE_BIT_ERRORr */
        soc_block_list[13],
        soc_genreg,
        1,
        0x80f02,
        0,
        2,
        soc_SPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SPORT_FORCE_SINGLE_BIT_ERRORr */
        soc_block_list[13],
        soc_genreg,
        1,
        0x80f03,
        0,
        2,
        soc_SPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SPORT_INTR_ENABLEr */
        soc_block_list[13],
        soc_genreg,
        1,
        0x80f07,
        0,
        2,
        soc_SPORT_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SPORT_INTR_STATUSr */
        soc_block_list[13],
        soc_genreg,
        1,
        0x80f06,
        SOC_REG_FLAG_RO,
        2,
        soc_SPORT_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SPORT_RX_FIFO_MEM_ECC_STATUSr */
        soc_block_list[13],
        soc_genreg,
        1,
        0x80f05,
        0,
        4,
        soc_SPORT_RX_FIFO_MEM_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SPORT_TX_FIFO_MEM_ECC_STATUSr */
        soc_block_list[13],
        soc_genreg,
        1,
        0x80f04,
        0,
        4,
        soc_SPORT_RX_FIFO_MEM_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SPP_CFG_FIFO_THRESHr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8000d,
        0,
        1,
        soc_SPP_CFG_FIFO_THRESHr_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SPP_CFG_NO_OVERRIDEr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8000e,
        0,
        2,
        soc_SPP_CFG_NO_OVERRIDEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SPP_PRIORITY0r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8000f,
        0,
        8,
        soc_SPP_PRIORITY0r_fields,
        SOC_RESET_VAL_DEC(0xfedc3210, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_SPP_PRIORITY1r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80010,
        0,
        8,
        soc_SPP_PRIORITY1r_fields,
        SOC_RESET_VAL_DEC(0xba987654, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SPRDLYr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6219,
        0,
        1,
        soc_SPRDLYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SPRDLYFRACTIONr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6218,
        0,
        1,
        soc_SPRDLYFRACTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM1_TCID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80c3c,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM1_TCID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81c3c,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM1_TCID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82c3c,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM1_TCID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83c3c,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM1_TCID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84c3c,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM1_TCID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85c3c,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM1_TCID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86c3c,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM1_TCID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87c3c,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM1_TCID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88c3c,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM1_TCID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89c3c,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM1_TCID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8ac3c,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM1_TCID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8bc3c,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM1_TCID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8cc3c,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM1_TCID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8dc3c,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM1_TCID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8ec3c,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM1_TCID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8fc3c,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM2_TCID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80c3e,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM2_TCID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81c3e,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM2_TCID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82c3e,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM2_TCID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83c3e,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM2_TCID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84c3e,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM2_TCID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85c3e,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM2_TCID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86c3e,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM2_TCID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87c3e,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM2_TCID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88c3e,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM2_TCID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89c3e,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM2_TCID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8ac3e,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM2_TCID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8bc3e,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM2_TCID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8cc3e,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM2_TCID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8dc3e,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM2_TCID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8ec3e,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SQFSUM2_TCID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8fc3e,
        SOC_REG_FLAG_RO,
        1,
        soc_SQFSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_SRAM_0_ECC_ERROR_ADDRESSr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006030,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_0_ECC_ERROR_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SRAM_0_ECC_ERROR_ADDRESS_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006030,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_0_ECC_ERROR_ADDRESS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_SRAM_0_ECC_ERROR_ADDRESS_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006030,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_0_ECC_ERROR_ADDRESS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_SRAM_0_ECC_ERROR_STATUSr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006050,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_SRAM_0_ECC_ERROR_STATUS_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006050,
        SOC_REG_FLAG_RO,
        4,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_SRAM_0_ECC_ERROR_STATUS_BCM56440_B0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006050,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM56440_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_SRAM_0_ECC_ERROR_STATUS_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006050,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_SRAM_0_ECC_ERROR_STATUS_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006050,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_SRAM_1_ECC_ERROR_ADDRESSr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006034,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_1_ECC_ERROR_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SRAM_1_ECC_ERROR_ADDRESS_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006034,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_1_ECC_ERROR_ADDRESS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_SRAM_1_ECC_ERROR_ADDRESS_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006034,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_1_ECC_ERROR_ADDRESS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_SRAM_1_ECC_ERROR_STATUSr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006054,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_SRAM_1_ECC_ERROR_STATUS_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006054,
        SOC_REG_FLAG_RO,
        4,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_SRAM_1_ECC_ERROR_STATUS_BCM56440_B0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006054,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM56440_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_SRAM_1_ECC_ERROR_STATUS_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006054,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_SRAM_1_ECC_ERROR_STATUS_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006054,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_SRAM_2_ECC_ERROR_ADDRESSr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006038,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_2_ECC_ERROR_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SRAM_2_ECC_ERROR_ADDRESS_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006038,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_2_ECC_ERROR_ADDRESS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_SRAM_2_ECC_ERROR_ADDRESS_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006038,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_2_ECC_ERROR_ADDRESS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_SRAM_2_ECC_ERROR_STATUSr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006058,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_SRAM_2_ECC_ERROR_STATUS_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006058,
        SOC_REG_FLAG_RO,
        4,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_SRAM_2_ECC_ERROR_STATUS_BCM56440_B0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006058,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM56440_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_SRAM_2_ECC_ERROR_STATUS_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006058,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_SRAM_2_ECC_ERROR_STATUS_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006058,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_SRAM_3_ECC_ERROR_ADDRESSr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700603c,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_3_ECC_ERROR_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SRAM_3_ECC_ERROR_ADDRESS_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700603c,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_3_ECC_ERROR_ADDRESS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_SRAM_3_ECC_ERROR_ADDRESS_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700603c,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_3_ECC_ERROR_ADDRESS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_SRAM_3_ECC_ERROR_STATUSr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700605c,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_SRAM_3_ECC_ERROR_STATUS_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700605c,
        SOC_REG_FLAG_RO,
        4,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_SRAM_3_ECC_ERROR_STATUS_BCM56440_B0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700605c,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM56440_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_SRAM_3_ECC_ERROR_STATUS_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700605c,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_SRAM_3_ECC_ERROR_STATUS_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700605c,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_SRAM_4_ECC_ERROR_ADDRESSr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006040,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_4_ECC_ERROR_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SRAM_4_ECC_ERROR_ADDRESS_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006040,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_4_ECC_ERROR_ADDRESS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_SRAM_4_ECC_ERROR_ADDRESS_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006040,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_4_ECC_ERROR_ADDRESS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_SRAM_4_ECC_ERROR_STATUSr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006060,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_SRAM_4_ECC_ERROR_STATUS_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006060,
        SOC_REG_FLAG_RO,
        4,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_SRAM_4_ECC_ERROR_STATUS_BCM56440_B0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006060,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM56440_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_SRAM_4_ECC_ERROR_STATUS_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006060,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_SRAM_4_ECC_ERROR_STATUS_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006060,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_SRAM_5_ECC_ERROR_ADDRESSr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006044,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_5_ECC_ERROR_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SRAM_5_ECC_ERROR_ADDRESS_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006044,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_5_ECC_ERROR_ADDRESS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_SRAM_5_ECC_ERROR_ADDRESS_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006044,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_5_ECC_ERROR_ADDRESS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_SRAM_5_ECC_ERROR_STATUSr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006064,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_SRAM_5_ECC_ERROR_STATUS_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006064,
        SOC_REG_FLAG_RO,
        4,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_SRAM_5_ECC_ERROR_STATUS_BCM56440_B0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006064,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM56440_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_SRAM_5_ECC_ERROR_STATUS_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006064,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_SRAM_5_ECC_ERROR_STATUS_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006064,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_SRAM_6_ECC_ERROR_ADDRESSr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006048,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_6_ECC_ERROR_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SRAM_6_ECC_ERROR_ADDRESS_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006048,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_6_ECC_ERROR_ADDRESS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_SRAM_6_ECC_ERROR_ADDRESS_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006048,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_6_ECC_ERROR_ADDRESS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_SRAM_6_ECC_ERROR_STATUSr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006068,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_SRAM_6_ECC_ERROR_STATUS_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006068,
        SOC_REG_FLAG_RO,
        4,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_SRAM_6_ECC_ERROR_STATUS_BCM56440_B0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006068,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM56440_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_SRAM_6_ECC_ERROR_STATUS_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006068,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_SRAM_6_ECC_ERROR_STATUS_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006068,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_SRAM_7_ECC_ERROR_ADDRESSr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700604c,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_7_ECC_ERROR_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SRAM_7_ECC_ERROR_ADDRESS_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700604c,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_7_ECC_ERROR_ADDRESS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_SRAM_7_ECC_ERROR_ADDRESS_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700604c,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_7_ECC_ERROR_ADDRESS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_SRAM_7_ECC_ERROR_STATUSr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700606c,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_SRAM_7_ECC_ERROR_STATUS_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700606c,
        SOC_REG_FLAG_RO,
        4,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_SRAM_7_ECC_ERROR_STATUS_BCM56440_B0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700606c,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM56440_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_SRAM_7_ECC_ERROR_STATUS_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700606c,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_SRAM_7_ECC_ERROR_STATUS_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700606c,
        SOC_REG_FLAG_RO,
        5,
        soc_SRAM_0_ECC_ERROR_STATUS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_SRAM_ECC_INTR_CLEARr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70060c8,
        0,
        21,
        soc_SRAM_ECC_INTR_CLEARr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_SRAM_ECC_INTR_CLEAR_BCM56440_B0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70060c8,
        0,
        21,
        soc_SRAM_ECC_INTR_CLEAR_BCM56440_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_SRAM_ECC_INTR_CLEAR_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70060c8,
        0,
        21,
        soc_SRAM_ECC_INTR_CLEAR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_SRAM_ECC_INTR_CLEAR_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70060c8,
        0,
        21,
        soc_SRAM_ECC_INTR_CLEAR_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_MEM_ARRAY_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18022060,
        0,
        2,
        soc_SRAM_MEM_ARRAY_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff03ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_MEM_ARRAY_CTRL_2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18022064,
        0,
        2,
        soc_SRAM_MEM_ARRAY_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff03ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_MEM_ARRAY_CTRL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804e060,
        0,
        1,
        soc_SRAM_MEM_ARRAY_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_MEM_ARRAY_CTRL_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e060,
        0,
        4,
        soc_SRAM_MEM_ARRAY_CTRL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_MEM_BAD_ADDRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802200c,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_MEM_BAD_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_MEM_BAD_ADDR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804e00c,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_MEM_BAD_ADDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_MEM_BAD_ADDR_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e00c,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_MEM_BAD_ADDR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_MEM_BAD_CMDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18022010,
        0,
        9,
        soc_SRAM_MEM_BAD_CMDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f0fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_MEM_BAD_CMD_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804e010,
        0,
        9,
        soc_SRAM_MEM_BAD_CMD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f0fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_MEM_BAD_CMD_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e010,
        0,
        9,
        soc_SRAM_MEM_BAD_CMD_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f0fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_MEM_BAD_DATAr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18022014,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_MEM_BAD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_MEM_BAD_DATA_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804e014,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_MEM_BAD_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_MEM_BAD_DATA_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e014,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_MEM_BAD_DATA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_MEM_BAD_ECCr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18022018,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_MEM_BAD_ECCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_MEM_BAD_ECC_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804e018,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_MEM_BAD_ECC_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_MEM_BAD_ECC_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e018,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_MEM_BAD_ECC_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_MEM_CNTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18022004,
        0,
        2,
        soc_SRAM_MEM_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_MEM_CNT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804e004,
        0,
        2,
        soc_SRAM_MEM_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_MEM_CNT_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e004,
        0,
        2,
        soc_SRAM_MEM_CNT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_MEM_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18022008,
        0,
        2,
        soc_SRAM_MEM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000013, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_MEM_CTRL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804e008,
        0,
        2,
        soc_SRAM_MEM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000013, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_MEM_CTRL_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e008,
        0,
        2,
        soc_SRAM_MEM_CTRL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000013, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_BASE0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e020,
        0,
        1,
        soc_SRAM_MEM_OPEN_BASE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffe0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_BASE1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e030,
        0,
        1,
        soc_SRAM_MEM_OPEN_BASE1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffe0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_BASE2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e040,
        0,
        1,
        soc_SRAM_MEM_OPEN_BASE2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffe0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_BASE3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e050,
        0,
        1,
        soc_SRAM_MEM_OPEN_BASE3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffe0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_BASE0_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804e020,
        0,
        1,
        soc_SRAM_MEM_OPEN_BASE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_BASE0_BCM56150_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e020,
        0,
        1,
        soc_SRAM_MEM_OPEN_BASE0_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_BASE1_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804e030,
        0,
        1,
        soc_SRAM_MEM_OPEN_BASE1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_BASE1_BCM56150_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e030,
        0,
        1,
        soc_SRAM_MEM_OPEN_BASE1_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_BASE2_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804e040,
        0,
        1,
        soc_SRAM_MEM_OPEN_BASE2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_BASE2_BCM56150_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e040,
        0,
        1,
        soc_SRAM_MEM_OPEN_BASE2_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_BASE3_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804e050,
        0,
        1,
        soc_SRAM_MEM_OPEN_BASE3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_BASE3_BCM56150_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e050,
        0,
        1,
        soc_SRAM_MEM_OPEN_BASE3_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_BASE_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18022020,
        0,
        1,
        soc_SRAM_MEM_OPEN_BASE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffe0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_BASE_1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18022030,
        0,
        1,
        soc_SRAM_MEM_OPEN_BASE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffe0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_BASE_2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18022040,
        0,
        1,
        soc_SRAM_MEM_OPEN_BASE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffe0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_BASE_3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18022050,
        0,
        1,
        soc_SRAM_MEM_OPEN_BASE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffe0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_ENA0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e028,
        0,
        1,
        soc_SRAM_MEM_OPEN_ENA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_ENA1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e038,
        0,
        1,
        soc_SRAM_MEM_OPEN_ENA1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_ENA2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e048,
        0,
        1,
        soc_SRAM_MEM_OPEN_ENA2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_ENA3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e058,
        0,
        1,
        soc_SRAM_MEM_OPEN_ENA3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_ENA0_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804e028,
        0,
        1,
        soc_SRAM_MEM_OPEN_ENA0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_ENA1_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804e038,
        0,
        1,
        soc_SRAM_MEM_OPEN_ENA1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_ENA2_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804e048,
        0,
        1,
        soc_SRAM_MEM_OPEN_ENA2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_ENA3_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804e058,
        0,
        1,
        soc_SRAM_MEM_OPEN_ENA3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_ENA_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18022028,
        0,
        1,
        soc_SRAM_MEM_OPEN_ENA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_ENA_1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18022038,
        0,
        1,
        soc_SRAM_MEM_OPEN_ENA_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_ENA_2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18022048,
        0,
        1,
        soc_SRAM_MEM_OPEN_ENA_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_ENA_3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18022058,
        0,
        1,
        soc_SRAM_MEM_OPEN_ENA_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_END0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e024,
        0,
        1,
        soc_SRAM_MEM_OPEN_END0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffe0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_END1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e034,
        0,
        1,
        soc_SRAM_MEM_OPEN_END1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffe0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_END2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e044,
        0,
        1,
        soc_SRAM_MEM_OPEN_END2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffe0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_END3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e054,
        0,
        1,
        soc_SRAM_MEM_OPEN_END3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffe0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_END0_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804e024,
        0,
        1,
        soc_SRAM_MEM_OPEN_END0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_END0_BCM56150_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e024,
        0,
        1,
        soc_SRAM_MEM_OPEN_END0_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_END1_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804e034,
        0,
        1,
        soc_SRAM_MEM_OPEN_END1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_END1_BCM56150_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e034,
        0,
        1,
        soc_SRAM_MEM_OPEN_END1_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_END2_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804e044,
        0,
        1,
        soc_SRAM_MEM_OPEN_END2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_END2_BCM56150_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e044,
        0,
        1,
        soc_SRAM_MEM_OPEN_END2_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_END3_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804e054,
        0,
        1,
        soc_SRAM_MEM_OPEN_END3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_END3_BCM56150_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e054,
        0,
        1,
        soc_SRAM_MEM_OPEN_END3_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_END_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18022024,
        0,
        1,
        soc_SRAM_MEM_OPEN_END_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffe0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_END_1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18022034,
        0,
        1,
        soc_SRAM_MEM_OPEN_END_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffe0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_END_2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18022044,
        0,
        1,
        soc_SRAM_MEM_OPEN_END_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffe0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_MEM_OPEN_END_3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18022054,
        0,
        1,
        soc_SRAM_MEM_OPEN_END_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffe0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_MEM_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18022000,
        0,
        8,
        soc_SRAM_MEM_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x04000400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_MEM_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804e000,
        0,
        8,
        soc_SRAM_MEM_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00200600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SRAM_MEM_STATUS_BCM56150_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e000,
        0,
        7,
        soc_SRAM_MEM_STATUS_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_MEM_STATUS_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802e000,
        0,
        7,
        soc_SRAM_MEM_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x02000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_S0_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1812090c,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_S0_IDM_ERROR_LOG_ADDR_LSB_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811b90c,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_S0_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18120904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_S0_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811b904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_S0_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18120900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_S0_IDM_ERROR_LOG_CONTROL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811b900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_S0_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1812091c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_S0_IDM_ERROR_LOG_FLAGS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811b91c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_S0_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18120914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_S0_IDM_ERROR_LOG_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811b914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_S0_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18120908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_S0_IDM_ERROR_LOG_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811b908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_S0_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18120a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_S0_IDM_INTERRUPT_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811ba00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_S0_IDM_IO_CONTROL_DIRECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18120408,
        0,
        4,
        soc_SRAM_S0_IDM_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_S0_IDM_IO_CONTROL_DIRECT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811b408,
        0,
        4,
        soc_SRAM_S_0_IDM_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff00c1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_S0_IDM_IO_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18120500,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_S0_IDM_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_S0_IDM_IO_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811b500,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_S0_IDM_IO_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SRAM_S0_IDM_IO_STATUS_BCM56150_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18120500,
        SOC_REG_FLAG_RO,
        1,
        soc_DDR_S2_IDM_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_S0_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18120800,
        0,
        1,
        soc_ROM_S0_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_S0_IDM_RESET_CONTROL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811b800,
        0,
        1,
        soc_APBX_IDM_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_S0_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18120808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_S0_IDM_RESET_READ_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811b808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_S0_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18120804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_S0_IDM_RESET_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811b804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRAM_S0_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1812080c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRAM_S0_IDM_RESET_WRITE_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811b80c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_S_0_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811490c,
        SOC_REG_FLAG_RO,
        1,
        soc_APBX_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_S_0_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18114904,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_S_0_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18114900,
        0,
        7,
        soc_APBX_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_S_0_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811491c,
        SOC_REG_FLAG_RO,
        11,
        soc_APBX_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_S_0_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18114914,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_S_0_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18114908,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_S_0_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18114a00,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_S_0_IDM_IO_CONTROL_DIRECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18114408,
        0,
        4,
        soc_SRAM_S_0_IDM_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff00c1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_S_0_IDM_IO_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18114500,
        SOC_REG_FLAG_RO,
        1,
        soc_SRAM_S_0_IDM_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_S_0_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18114800,
        0,
        1,
        soc_ROM_S_0_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_S_0_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18114808,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_S_0_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18114804,
        SOC_REG_FLAG_RO,
        5,
        soc_APBX_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_SRAM_S_0_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811480c,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRC_INTFr */
        soc_block_list[5],
        soc_genreg,
        16,
        0x56001300,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_SRC_INTFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_SRC_MODID_BLOCK_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080ce4,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRC_MODID_BLOCK_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42012000,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_SRC_MODID_BLOCK_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080ce5,
        SOC_REG_FLAG_RO,
        2,
        soc_L2MC_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SRC_MODID_BLOCK_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42012100,
        0,
        3,
        soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SRC_MODID_EGRESS_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08027f,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SRC_MODID_EGRESS_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d4e,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRC_MODID_EGRESS_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e014e00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SRC_MODID_EGRESS_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d4c,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SRC_MODID_EGRESS_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080280,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SRC_MODID_EGRESS_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d4f,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRC_MODID_EGRESS_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e014f00,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SRC_MODID_EGRESS_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d4d,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SRC_MODID_EGRESS_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080281,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SRC_MODID_EGRESS_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d50,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRC_MODID_EGRESS_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e015000,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SRC_MODID_EGRESS_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d4e,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SRC_MODID_EGRESS_SELr */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000068,
        0,
        2,
        soc_SRC_MODID_EGRESS_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRC_MODID_EGRESS_SEL_BCM56450_A0r */
        soc_block_list[6],
        soc_ppportreg,
        1,
        0x3c004500,
        0,
        2,
        soc_SRC_MODID_EGRESS_SEL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        74,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_SRC_MODID_EGRESS_SEL_BCM56640_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x38000500,
        0,
        2,
        soc_SRC_MODID_EGRESS_SEL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SRC_MODID_EGRESS_SEL_BCM56840_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000668,
        0,
        2,
        soc_SRC_MODID_EGRESS_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SRC_MODID_EGRESS_SEL_BCM56850_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44006800,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_SRC_MODID_EGRESS_SEL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SRC_MODID_INGRESS_BLOCK_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08027c,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SRC_MODID_INGRESS_BLOCK_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d4b,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRC_MODID_INGRESS_BLOCK_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e014b00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SRC_MODID_INGRESS_BLOCK_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d49,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08027d,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d4c,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e014c00,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d4a,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08027e,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d4d,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e014d00,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d4b,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_SRC_MOD_IDr */
        soc_block_list[5],
        soc_genreg,
        16,
        0x52001000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_SRC_MOD_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SRC_TRUNK_ECC_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208012b,
        0,
        1,
        soc_EGR_INITBUF_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRC_TRUNK_ECC_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa011800,
        0,
        1,
        soc_IARB_HDR_ECC_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SRC_TRUNK_ECC_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080d18,
        0,
        1,
        soc_IARB_HDR_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SRC_TRUNK_ECC_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208012c,
        0,
        4,
        soc_SRC_TRUNK_ECC_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SRC_TRUNK_ECC_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080d19,
        0,
        4,
        soc_SRC_TRUNK_ECC_STATUS_INTR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRC_TRUNK_ECC_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa011900,
        0,
        4,
        soc_SRC_TRUNK_ECC_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SRC_TRUNK_ECC_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080d19,
        0,
        4,
        soc_SRC_TRUNK_ECC_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SRC_TRUNK_ECC_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208012d,
        0,
        4,
        soc_SRC_TRUNK_ECC_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SRC_TRUNK_ECC_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080d1a,
        0,
        4,
        soc_SRC_TRUNK_ECC_STATUS_INTR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SRC_TRUNK_ECC_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa011a00,
        0,
        4,
        soc_SRC_TRUNK_ECC_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SRC_TRUNK_ECC_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080d1a,
        0,
        4,
        soc_SRC_TRUNK_ECC_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_SRC_TRUNK_MAP_PDA_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa010b00,
        0,
        1,
        soc_SRC_TRUNK_MAP_PDA_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_SRC_TRUNK_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080c34,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_SRC_TRUNK_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080c35,
        SOC_REG_FLAG_RO,
        2,
        soc_EGR_MASK_PARITY_STATUS_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0CMUCFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4910,
        0,
        1,
        soc_SRD0CMUCFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0CMUCFGBr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4911,
        0,
        1,
        soc_SRD0CMUCFGBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0CMUSTATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4912,
        SOC_REG_FLAG_RO,
        1,
        soc_SRD0CMUSTATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0LN0CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4900,
        0,
        1,
        soc_SRD0LN0CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0LN0EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4902,
        0,
        1,
        soc_SRD0LN0EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0LN0STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4901,
        0,
        1,
        soc_SRD0LN0STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0LN1CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4904,
        0,
        1,
        soc_SRD0LN1CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0LN1EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4906,
        0,
        1,
        soc_SRD0LN1EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0LN1STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4905,
        0,
        1,
        soc_SRD0LN1STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0LN2CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4908,
        0,
        1,
        soc_SRD0LN2CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0LN2EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x490a,
        0,
        1,
        soc_SRD0LN2EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0LN2STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4909,
        0,
        1,
        soc_SRD0LN2STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0LN3CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x490c,
        0,
        1,
        soc_SRD0LN3CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0LN3EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x490e,
        0,
        1,
        soc_SRD0LN3EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0LN3STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x490d,
        0,
        1,
        soc_SRD0LN3STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0_CMU_CFGAr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5110,
        0,
        1,
        soc_SRD0_CMU_CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0_CMU_CFGBr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5111,
        0,
        1,
        soc_SRD0_CMU_CFGBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0_CMU_STATr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5112,
        SOC_REG_FLAG_RO,
        1,
        soc_SRD0_CMU_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0_LN0_CFGAr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5100,
        0,
        1,
        soc_SRD0_LN0_CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0_LN0_EBISTr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5102,
        0,
        1,
        soc_SRD0_LN0_EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0_LN0_STATr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5101,
        0,
        1,
        soc_SRD0_LN0_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0_LN1_CFGAr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5104,
        0,
        1,
        soc_SRD0_LN1_CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0_LN1_EBISTr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5106,
        0,
        1,
        soc_SRD0_LN1_EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0_LN1_STATr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5105,
        0,
        1,
        soc_SRD0_LN1_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0_LN2_CFGAr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5108,
        0,
        1,
        soc_SRD0_LN2_CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0_LN2_EBISTr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x510a,
        0,
        1,
        soc_SRD0_LN2_EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0_LN2_STATr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5109,
        0,
        1,
        soc_SRD0_LN2_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0_LN3_CFGAr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x510c,
        0,
        1,
        soc_SRD0_LN3_CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0_LN3_EBISTr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x510e,
        0,
        1,
        soc_SRD0_LN3_EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD0_LN3_STATr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x510d,
        0,
        1,
        soc_SRD0_LN3_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1CMUCFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4930,
        0,
        1,
        soc_SRD1CMUCFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1CMUCFGBr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4931,
        0,
        1,
        soc_SRD1CMUCFGBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1CMUSTATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4932,
        SOC_REG_FLAG_RO,
        1,
        soc_SRD1CMUSTATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1LN0CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4920,
        0,
        1,
        soc_SRD1LN0CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1LN0EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4922,
        0,
        1,
        soc_SRD1LN0EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1LN0STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4921,
        0,
        1,
        soc_SRD1LN0STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1LN1CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4924,
        0,
        1,
        soc_SRD1LN1CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1LN1EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4926,
        0,
        1,
        soc_SRD1LN1EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1LN1STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4925,
        0,
        1,
        soc_SRD1LN1STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1LN2CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4928,
        0,
        1,
        soc_SRD1LN2CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1LN2EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x492a,
        0,
        1,
        soc_SRD1LN2EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1LN2STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4929,
        0,
        1,
        soc_SRD1LN2STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1LN3CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x492c,
        0,
        1,
        soc_SRD1LN3CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1LN3EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x492e,
        0,
        1,
        soc_SRD1LN3EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1LN3STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x492d,
        0,
        1,
        soc_SRD1LN3STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1_CMU_CFGAr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5130,
        0,
        1,
        soc_SRD1_CMU_CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1_CMU_CFGBr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5131,
        0,
        1,
        soc_SRD1_CMU_CFGBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1_CMU_STATr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5132,
        SOC_REG_FLAG_RO,
        1,
        soc_SRD1_CMU_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1_LN0_CFGAr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5120,
        0,
        1,
        soc_SRD1_LN0_CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1_LN0_EBISTr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5122,
        0,
        1,
        soc_SRD1_LN0_EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1_LN0_STATr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5121,
        0,
        1,
        soc_SRD1_LN0_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1_LN1_CFGAr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5124,
        0,
        1,
        soc_SRD1_LN1_CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1_LN1_EBISTr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5126,
        0,
        1,
        soc_SRD1_LN1_EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1_LN1_STATr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5125,
        0,
        1,
        soc_SRD1_LN1_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1_LN2_CFGAr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5128,
        0,
        1,
        soc_SRD1_LN2_CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1_LN2_EBISTr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x512a,
        0,
        1,
        soc_SRD1_LN2_EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1_LN2_STATr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5129,
        0,
        1,
        soc_SRD1_LN2_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1_LN3_CFGAr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x512c,
        0,
        1,
        soc_SRD1_LN3_CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1_LN3_EBISTr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x512e,
        0,
        1,
        soc_SRD1_LN3_EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD1_LN3_STATr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x512d,
        0,
        1,
        soc_SRD1_LN3_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2CMUCFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4950,
        0,
        1,
        soc_SRD2CMUCFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2CMUCFGBr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4951,
        0,
        1,
        soc_SRD2CMUCFGBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2CMUSTATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4952,
        SOC_REG_FLAG_RO,
        1,
        soc_SRD2CMUSTATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2LN0CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4940,
        0,
        1,
        soc_SRD2LN0CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2LN0EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4942,
        0,
        1,
        soc_SRD2LN0EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2LN0STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4941,
        0,
        1,
        soc_SRD2LN0STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2LN1CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4944,
        0,
        1,
        soc_SRD2LN1CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2LN1EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4946,
        0,
        1,
        soc_SRD2LN1EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2LN1STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4945,
        0,
        1,
        soc_SRD2LN1STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2LN2CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4948,
        0,
        1,
        soc_SRD2LN2CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2LN2EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x494a,
        0,
        1,
        soc_SRD2LN2EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2LN2STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4949,
        0,
        1,
        soc_SRD2LN2STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2LN3CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x494c,
        0,
        1,
        soc_SRD2LN3CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2LN3EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x494e,
        0,
        1,
        soc_SRD2LN3EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2LN3STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x494d,
        0,
        1,
        soc_SRD2LN3STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2_CMU_CFGAr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5150,
        0,
        1,
        soc_SRD2_CMU_CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2_CMU_CFGBr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5151,
        0,
        1,
        soc_SRD2_CMU_CFGBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2_CMU_STATr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5152,
        SOC_REG_FLAG_RO,
        1,
        soc_SRD2_CMU_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2_LN0_CFGAr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5140,
        0,
        1,
        soc_SRD2_LN0_CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2_LN0_EBISTr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5142,
        0,
        1,
        soc_SRD2_LN0_EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2_LN0_STATr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5141,
        0,
        1,
        soc_SRD2_LN0_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2_LN1_CFGAr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5144,
        0,
        1,
        soc_SRD2_LN1_CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2_LN1_EBISTr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5146,
        0,
        1,
        soc_SRD2_LN1_EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2_LN1_STATr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5145,
        0,
        1,
        soc_SRD2_LN1_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2_LN2_CFGAr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5148,
        0,
        1,
        soc_SRD2_LN2_CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2_LN2_EBISTr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x514a,
        0,
        1,
        soc_SRD2_LN2_EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2_LN2_STATr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5149,
        0,
        1,
        soc_SRD2_LN2_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2_LN3_CFGAr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x514c,
        0,
        1,
        soc_SRD2_LN3_CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2_LN3_EBISTr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x514e,
        0,
        1,
        soc_SRD2_LN3_EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD2_LN3_STATr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x514d,
        0,
        1,
        soc_SRD2_LN3_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3CMUCFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4970,
        0,
        1,
        soc_SRD3CMUCFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3CMUCFGBr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4971,
        0,
        1,
        soc_SRD3CMUCFGBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3CMUSTATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4972,
        SOC_REG_FLAG_RO,
        1,
        soc_SRD3CMUSTATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3LN0CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4960,
        0,
        1,
        soc_SRD3LN0CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3LN0EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4962,
        0,
        1,
        soc_SRD3LN0EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3LN0STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4961,
        0,
        1,
        soc_SRD3LN0STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3LN1CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4964,
        0,
        1,
        soc_SRD3LN1CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3LN1EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4966,
        0,
        1,
        soc_SRD3LN1EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3LN1STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4965,
        0,
        1,
        soc_SRD3LN1STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3LN2CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4968,
        0,
        1,
        soc_SRD3LN2CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3LN2EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x496a,
        0,
        1,
        soc_SRD3LN2EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3LN2STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4969,
        0,
        1,
        soc_SRD3LN2STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3LN3CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x496c,
        0,
        1,
        soc_SRD3LN3CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3LN3EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x496e,
        0,
        1,
        soc_SRD3LN3EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3LN3STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x496d,
        0,
        1,
        soc_SRD3LN3STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3_CMU_CFGAr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5170,
        0,
        1,
        soc_SRD3_CMU_CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3_CMU_CFGBr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5171,
        0,
        1,
        soc_SRD3_CMU_CFGBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3_CMU_STATr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5172,
        SOC_REG_FLAG_RO,
        1,
        soc_SRD3_CMU_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3_LN0_CFGAr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5160,
        0,
        1,
        soc_SRD3_LN0_CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3_LN0_EBISTr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5162,
        0,
        1,
        soc_SRD3_LN0_EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3_LN0_STATr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5161,
        0,
        1,
        soc_SRD3_LN0_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3_LN1_CFGAr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5164,
        0,
        1,
        soc_SRD3_LN1_CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3_LN1_EBISTr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5166,
        0,
        1,
        soc_SRD3_LN1_EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3_LN1_STATr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5165,
        0,
        1,
        soc_SRD3_LN1_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3_LN2_CFGAr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5168,
        0,
        1,
        soc_SRD3_LN2_CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3_LN2_EBISTr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x516a,
        0,
        1,
        soc_SRD3_LN2_EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3_LN2_STATr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5169,
        0,
        1,
        soc_SRD3_LN2_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3_LN3_CFGAr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x516c,
        0,
        1,
        soc_SRD3_LN3_CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3_LN3_EBISTr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x516e,
        0,
        1,
        soc_SRD3_LN3_EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD3_LN3_STATr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x516d,
        0,
        1,
        soc_SRD3_LN3_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD4CMUCFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4990,
        0,
        1,
        soc_SRD4CMUCFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD4CMUCFGBr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4991,
        0,
        1,
        soc_SRD4CMUCFGBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD4CMUSTATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4992,
        SOC_REG_FLAG_RO,
        1,
        soc_SRD4CMUSTATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD4LN0CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4980,
        0,
        1,
        soc_SRD4LN0CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD4LN0EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4982,
        0,
        1,
        soc_SRD4LN0EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD4LN0STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4981,
        0,
        1,
        soc_SRD4LN0STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD4LN1CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4984,
        0,
        1,
        soc_SRD4LN1CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD4LN1EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4986,
        0,
        1,
        soc_SRD4LN1EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD4LN1STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4985,
        0,
        1,
        soc_SRD4LN1STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD4LN2CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4988,
        0,
        1,
        soc_SRD4LN2CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD4LN2EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x498a,
        0,
        1,
        soc_SRD4LN2EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD4LN2STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4989,
        0,
        1,
        soc_SRD4LN2STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD4LN3CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x498c,
        0,
        1,
        soc_SRD4LN3CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD4LN3EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x498e,
        0,
        1,
        soc_SRD4LN3EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD4LN3STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x498d,
        0,
        1,
        soc_SRD4LN3STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD5CMUCFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49b0,
        0,
        1,
        soc_SRD5CMUCFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD5CMUCFGBr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49b1,
        0,
        1,
        soc_SRD5CMUCFGBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD5CMUSTATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49b2,
        SOC_REG_FLAG_RO,
        1,
        soc_SRD5CMUSTATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD5LN0CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49a0,
        0,
        1,
        soc_SRD5LN0CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD5LN0EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49a2,
        0,
        1,
        soc_SRD5LN0EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD5LN0STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49a1,
        0,
        1,
        soc_SRD5LN0STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD5LN1CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49a4,
        0,
        1,
        soc_SRD5LN1CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD5LN1EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49a6,
        0,
        1,
        soc_SRD5LN1EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD5LN1STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49a5,
        0,
        1,
        soc_SRD5LN1STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD5LN2CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49a8,
        0,
        1,
        soc_SRD5LN2CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD5LN2EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49aa,
        0,
        1,
        soc_SRD5LN2EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD5LN2STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49a9,
        0,
        1,
        soc_SRD5LN2STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD5LN3CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49ac,
        0,
        1,
        soc_SRD5LN3CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD5LN3EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49ae,
        0,
        1,
        soc_SRD5LN3EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD5LN3STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49ad,
        0,
        1,
        soc_SRD5LN3STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD6CMUCFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49d0,
        0,
        1,
        soc_SRD6CMUCFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD6CMUCFGBr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49d1,
        0,
        1,
        soc_SRD6CMUCFGBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD6CMUSTATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49d2,
        SOC_REG_FLAG_RO,
        1,
        soc_SRD6CMUSTATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD6LN0CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49c0,
        0,
        1,
        soc_SRD6LN0CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD6LN0EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49c2,
        0,
        1,
        soc_SRD6LN0EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD6LN0STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49c1,
        0,
        1,
        soc_SRD6LN0STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD6LN1CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49c4,
        0,
        1,
        soc_SRD6LN1CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD6LN1EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49c6,
        0,
        1,
        soc_SRD6LN1EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD6LN1STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49c5,
        0,
        1,
        soc_SRD6LN1STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD6LN2CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49c8,
        0,
        1,
        soc_SRD6LN2CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD6LN2EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49ca,
        0,
        1,
        soc_SRD6LN2EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD6LN2STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49c9,
        0,
        1,
        soc_SRD6LN2STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD6LN3CFGAr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49cc,
        0,
        1,
        soc_SRD6LN3CFGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD6LN3EBISTr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49ce,
        0,
        1,
        soc_SRD6LN3EBISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRD6LN3STATr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49cd,
        0,
        1,
        soc_SRD6LN3STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRDAEPBOPr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4979,
        0,
        1,
        soc_SRDAEPBOPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRDAEPBRDr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x497a,
        SOC_REG_FLAG_RO,
        1,
        soc_SRDAEPBRDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRDAIPUCFGr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4978,
        0,
        1,
        soc_SRDAIPUCFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRDBEPBOPr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49f9,
        0,
        1,
        soc_SRDBEPBOPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRDBEPBRDr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49fa,
        SOC_REG_FLAG_RO,
        1,
        soc_SRDBEPBRDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRDBIPUCFGr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x49f8,
        0,
        1,
        soc_SRDBIPUCFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRDEPBOPr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5179,
        0,
        1,
        soc_SRDEPBOPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRDEPBRDr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x517a,
        SOC_REG_FLAG_RO,
        1,
        soc_SRDEPBRDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRDINTERRUPTMASKREGISTERr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5011,
        0,
        3,
        soc_SRDINTERRUPTMASKREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRDINTERRUPTREGISTERr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5001,
        0,
        3,
        soc_SRDINTERRUPTREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRDIPUCFGr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5178,
        0,
        1,
        soc_SRDIPUCFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRDLANEINTERRUPTMASKREGISTERr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5011,
        0,
        1,
        soc_SRDLANEINTERRUPTMASKREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SRDLANEINTERRUPTREGISTERr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5001,
        SOC_REG_FLAG_RO,
        1,
        soc_SRDLANEINTERRUPTREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_SRP_CONTROL_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208001a,
        0,
        1,
        soc_SRP_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_SRP_CONTROL_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208001b,
        0,
        2,
        soc_SRP_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SRP_CONTROL_1_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080045,
        0,
        1,
        soc_SRP_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_SRP_CONTROL_1_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa002300,
        0,
        1,
        soc_SRP_CONTROL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SRP_CONTROL_1_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080645,
        0,
        1,
        soc_SRP_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SRP_CONTROL_1_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa004500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_SRP_CONTROL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SRP_CONTROL_2_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080046,
        0,
        2,
        soc_SRP_CONTROL_2_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_SRP_CONTROL_2_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa002400,
        0,
        2,
        soc_SRP_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SRP_CONTROL_2_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080646,
        0,
        2,
        soc_SRP_CONTROL_2_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SRP_CONTROL_2_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa004600,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_SRP_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STACKINGROUTEHISTORYSELECTr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6112,
        0,
        8,
        soc_STACKINGROUTEHISTORYSELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_BANK_COLUMN_DISABLEr */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe009700,
        0,
        5,
        soc_STAGE0_BANK_COLUMN_DISABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_BANK_SIZEr */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe009300,
        0,
        5,
        soc_STAGE0_BANK_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_HASH_OFFSETr */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe001200,
        0,
        5,
        soc_STAGE0_HASH_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x30c30c30, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_0r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe001e00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_1r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe001f00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_2r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe002000,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_3r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe002100,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_4r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe002200,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_5r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe002300,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_6r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe002400,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_7r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe002500,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_8r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe002600,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_9r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe002700,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_10r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe002800,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_11r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe002900,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_12r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe002a00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_13r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe002b00,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_14r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe002c00,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_15r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe002d00,
        0,
        4,
        soc_STAGE0_MEMORY_CONTROL_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_16r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe002e00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_16r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_17r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe002f00,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_17r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_18r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe003000,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_18r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_19r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe003100,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_19r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_20r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe003200,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_20r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_21r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe003300,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_22r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe003400,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_22r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_23r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe003500,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_24r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe003600,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_24r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_25r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe003700,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_25r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_26r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe003800,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_26r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE0_MEMORY_CONTROL_27r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe003900,
        0,
        4,
        soc_STAGE0_MEMORY_CONTROL_27r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_BANK_COLUMN_DISABLEr */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe009800,
        0,
        5,
        soc_STAGE0_BANK_COLUMN_DISABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_BANK_SIZEr */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe009400,
        0,
        5,
        soc_STAGE0_BANK_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_HASH_OFFSETr */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe001300,
        0,
        5,
        soc_STAGE0_HASH_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x30c30c30, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_0r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe003a00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_1r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe003b00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_2r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe003c00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_3r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe003d00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_4r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe003e00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_5r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe003f00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_6r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe004000,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_7r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe004100,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_8r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe004200,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_9r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe004300,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_10r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe004400,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_11r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe004500,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_12r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe004600,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_13r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe004700,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_14r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe004800,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_15r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe004900,
        0,
        4,
        soc_STAGE0_MEMORY_CONTROL_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_16r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe004a00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_16r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_17r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe004b00,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_17r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_18r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe004c00,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_18r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_19r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe004d00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_19r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_20r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe004e00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_20r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_21r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe004f00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_22r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe005000,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_22r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_23r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe005100,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_24r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe005200,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_24r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_25r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe005300,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_25r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_26r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe005400,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_26r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE1_MEMORY_CONTROL_27r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe005500,
        0,
        4,
        soc_STAGE0_MEMORY_CONTROL_27r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_BANK_COLUMN_DISABLEr */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe009900,
        0,
        5,
        soc_STAGE0_BANK_COLUMN_DISABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_BANK_SIZEr */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe009500,
        0,
        5,
        soc_STAGE0_BANK_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_HASH_OFFSETr */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe001400,
        0,
        5,
        soc_STAGE0_HASH_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x30c30c30, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_0r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe005600,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_1r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe005700,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_2r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe005800,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_3r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe005900,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_4r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe005a00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_5r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe005b00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_6r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe005c00,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_7r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe005d00,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_8r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe005e00,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_9r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe005f00,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_10r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe006000,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_11r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe006100,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_12r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe006200,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_13r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe006300,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_14r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe006400,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_15r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe006500,
        0,
        4,
        soc_STAGE0_MEMORY_CONTROL_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_16r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe006600,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_16r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_17r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe006700,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_17r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_18r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe006800,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_18r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_19r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe006900,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_19r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_20r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe006a00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_20r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_21r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe006b00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_22r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe006c00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_22r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_23r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe006d00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_24r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe006e00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_24r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_25r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe006f00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_25r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_26r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe007000,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_26r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE2_MEMORY_CONTROL_27r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe007100,
        0,
        4,
        soc_STAGE0_MEMORY_CONTROL_27r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_BANK_COLUMN_DISABLEr */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe009a00,
        0,
        5,
        soc_STAGE0_BANK_COLUMN_DISABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_BANK_SIZEr */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe009600,
        0,
        5,
        soc_STAGE0_BANK_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_HASH_OFFSETr */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe001500,
        0,
        5,
        soc_STAGE0_HASH_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x30c30c30, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_0r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe007200,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_1r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe007300,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_2r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe007400,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_3r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe007500,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_4r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe007600,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_5r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe007700,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_6r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe007800,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_7r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe007900,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_8r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe007a00,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_9r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe007b00,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_10r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe007c00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_11r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe007d00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_12r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe007e00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_13r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe007f00,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_14r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe008000,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_15r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe008100,
        0,
        4,
        soc_STAGE0_MEMORY_CONTROL_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_16r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe008200,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_16r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_17r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe008300,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_17r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_18r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe008400,
        0,
        3,
        soc_STAGE0_MEMORY_CONTROL_18r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_19r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe008500,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_19r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_20r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe008600,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_20r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_21r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe008700,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_22r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe008800,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_22r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_23r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe008900,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_24r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe008a00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_24r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_25r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe008b00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_25r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_26r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe008c00,
        0,
        2,
        soc_STAGE0_MEMORY_CONTROL_26r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STAGE3_MEMORY_CONTROL_27r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe008d00,
        0,
        4,
        soc_STAGE0_MEMORY_CONTROL_27r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_STAGE_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80143,
        0,
        7,
        soc_STAGE_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STAMPINGFABRICHEADERENABLEr */
        soc_block_list[55],
        soc_genreg,
        1,
        0x970,
        0,
        5,
        soc_STAMPINGFABRICHEADERENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_START_BY_START_ERRORr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080004,
        0,
        1,
        soc_START_BY_START_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_START_BY_START_ERROR0_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080005,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_START_BY_START_ERROR0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_START_BY_START_ERROR0_64_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080006,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_START_BY_START_ERROR0_64_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_START_BY_START_ERROR0_64_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000800,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_START_BY_START_ERROR0_64_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_START_BY_START_ERROR1_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080006,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_START_BY_START_ERROR0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_START_BY_START_ERROR_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010000,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_START_BY_START_ERROR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_START_BY_START_ERROR_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32011000,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_START_BY_START_ERROR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_START_BY_START_ERROR_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080004,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_START_BY_START_ERROR_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_START_BY_START_ERROR_64_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080004,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_START_BY_START_ERROR_64_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_START_BY_START_ERROR_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010000,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_START_BY_START_ERROR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_START_BY_START_ERR_STATr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080006,
        0,
        1,
        soc_START_BY_START_ERR_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_START_BY_START_ERR_STAT_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08000b,
        0,
        1,
        soc_MISSING_START_ERR_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STATCNT75PPORT0_31INTERRUPTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a02,
        0,
        1,
        soc_STATCNT75PPORT0_31INTERRUPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STATCNT75PPORT0_31INTMASKREGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a12,
        0,
        1,
        soc_STATCNT75PPORT0_31INTMASKREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STATCNT75PPORT32_63INTERRUPTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a03,
        0,
        1,
        soc_STATCNT75PPORT32_63INTERRUPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STATCNT75PPORT32_63INTMASKREGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a13,
        0,
        1,
        soc_STATCNT75PPORT32_63INTMASKREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STATIFBIST1r */
        soc_block_list[49],
        soc_genreg,
        1,
        0x528,
        0,
        4,
        soc_STATIFBIST1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001fbfd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STATIFBISTPATERN0r */
        soc_block_list[49],
        soc_genreg,
        1,
        0x529,
        0,
        1,
        soc_STATIFBISTPATERN0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STATIFBISTPATERN1r */
        soc_block_list[49],
        soc_genreg,
        1,
        0x52a,
        0,
        1,
        soc_STATIFBISTPATERN1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STATINTERRUPTMASKREGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a11,
        0,
        7,
        soc_STATINTERRUPTMASKREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STATINTERRUPTREGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a01,
        0,
        7,
        soc_STATINTERRUPTREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STATISTICSKEYSELECTr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x610f,
        0,
        8,
        soc_STATISTICSKEYSELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STATISTICSKEYSHIFTREG0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6113,
        0,
        4,
        soc_STATISTICSKEYSHIFTREG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STATISTICSKEYSHIFTREG1r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6114,
        0,
        4,
        soc_STATISTICSKEYSHIFTREG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STATISTICSREADCOUNTERr */
        soc_block_list[50],
        soc_genreg,
        1,
        0x5216,
        SOC_REG_FLAG_RO,
        1,
        soc_STATISTICSREADCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STATISTICSREADLSBr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ad4,
        SOC_REG_FLAG_RO,
        1,
        soc_STATISTICSREADLSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STATISTICSREADMSBr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ad5,
        SOC_REG_FLAG_RO,
        3,
        soc_STATISTICSREADMSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STATISTICSREPORTCONFIGURATIONSr */
        soc_block_list[49],
        soc_genreg,
        1,
        0x49b,
        0,
        12,
        soc_STATISTICSREPORTCONFIGURATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STATISTICSRXBINNINGr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ad1,
        0,
        3,
        soc_STATISTICSRXBINNINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x013fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STATISTICSRXBURSTSERRCNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ad9,
        0,
        2,
        soc_STATISTICSRXBURSTSERRCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STATISTICSRXBURSTSOKCNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ad8,
        0,
        2,
        soc_STATISTICSRXBURSTSOKCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STATISTICSRXFRAMEERRCNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ad6,
        0,
        5,
        soc_STATISTICSRXFRAMEERRCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03f7ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STATISTICSSTATUSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ad2,
        SOC_REG_FLAG_RO,
        3,
        soc_STATISTICSSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STATISTICSTAGCONFIGURATIONr */
        soc_block_list[49],
        soc_genreg,
        1,
        0x49a,
        0,
        3,
        soc_STATISTICSTAGCONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STATISTICSTXBURSTSCNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ada,
        0,
        2,
        soc_STATISTICSTXBURSTSCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STATISTICSTXFRAMEERRCNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ad7,
        0,
        5,
        soc_STATISTICSTXFRAMEERRCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03f7ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STL_GROUP_CONFIG0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x43a0,
        0,
        16,
        soc_STL_GROUP_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STL_GROUP_CONFIG1r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x43a1,
        0,
        16,
        soc_STL_GROUP_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STL_GROUP_CONFIG2r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x43a2,
        0,
        16,
        soc_STL_GROUP_CONFIG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STL_GROUP_CONFIG3r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x43a3,
        0,
        16,
        soc_STL_GROUP_CONFIG3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STL_GROUP_CONFIG4r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x43a4,
        0,
        16,
        soc_STL_GROUP_CONFIG4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STL_GROUP_CONFIG5r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x43a5,
        0,
        1,
        soc_STL_GROUP_CONFIG5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_STOREDCREDITSUSAGECONFIGURATIONr */
        soc_block_list[52],
        soc_genreg,
        1,
        0x31a,
        0,
        2,
        soc_STOREDCREDITSUSAGECONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_STORM_CONTROL_METER_CONFIGr */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000002,
        0,
        8,
        soc_STORM_CONTROL_METER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00001100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_STORM_CONTROL_METER_CONFIG_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x34000200,
        0,
        8,
        soc_STORM_CONTROL_METER_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_STORM_CONTROL_METER_CONFIG_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x38000200,
        0,
        8,
        soc_STORM_CONTROL_METER_CONFIG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_STORM_CONTROL_METER_CONFIG_BCM56450_A0r */
        soc_block_list[6],
        soc_ppportreg,
        1,
        0x30000200,
        0,
        8,
        soc_STORM_CONTROL_METER_CONFIG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        74,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_STORM_CONTROL_METER_CONFIG_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xb000002,
        0,
        8,
        soc_STORM_CONTROL_METER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00001100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STORM_CONTROL_METER_CONFIG_BCM56640_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x2c000200,
        0,
        8,
        soc_STORM_CONTROL_METER_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00040100, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_STORM_CONTROL_METER_CONFIG_BCM56820_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xc000002,
        0,
        8,
        soc_STORM_CONTROL_METER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00001100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_STORM_CONTROL_METER_CONFIG_BCM56840_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xc000602,
        0,
        8,
        soc_STORM_CONTROL_METER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00001100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_STORM_CONTROL_METER_CONFIG_BCM56850_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x38000200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        10,
        soc_STORM_CONTROL_METER_CONFIG_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_STORM_CONTROL_METER_CONFIG_BCM88732_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x6000071,
        0,
        5,
        soc_STORM_CONTROL_METER_CONFIG_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_STORM_CONTROL_METER_MAPPINGr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080001,
        0,
        6,
        soc_STORM_CONTROL_METER_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x00000954, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_STORM_CONTROL_METER_MAPPING_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36000100,
        0,
        6,
        soc_STORM_CONTROL_METER_MAPPING_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000954, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_STORM_CONTROL_METER_MAPPING_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a000100,
        0,
        6,
        soc_STORM_CONTROL_METER_MAPPING_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000954, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_STORM_CONTROL_METER_MAPPING_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x32000100,
        0,
        6,
        soc_STORM_CONTROL_METER_MAPPING_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000954, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_STORM_CONTROL_METER_MAPPING_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080001,
        0,
        6,
        soc_STORM_CONTROL_METER_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x00000954, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_STORM_CONTROL_METER_MAPPING_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e000100,
        0,
        6,
        soc_STORM_CONTROL_METER_MAPPING_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000954, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_STORM_CONTROL_METER_MAPPING_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xc080601,
        0,
        6,
        soc_STORM_CONTROL_METER_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x00000954, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_STORM_CONTROL_METER_MAPPING_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a000100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        6,
        soc_STORM_CONTROL_METER_MAPPING_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000954, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_STORM_CONTROL_METER_MAPPING_BCM88732_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080070,
        0,
        3,
        soc_STORM_CONTROL_METER_MAPPING_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000024, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_STSOSPER1_SI_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x802c8,
        0,
        3,
        soc_STSOSPER1_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_STSOSPER1_SI_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x812c8,
        0,
        3,
        soc_STSOSPER1_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_STSOSPER2_SI_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x802ca,
        0,
        1,
        soc_STSOSPER2_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_STSOSPER2_SI_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x812ca,
        0,
        1,
        soc_STSOSPER2_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ST_TRANS_TBL_ECC_ERR1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56002600,
        0,
        3,
        soc_ST_TRANS_TBL_ECC_ERR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ST_TRANS_TBL_ECC_ERR2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56002700,
        0,
        3,
        soc_ST_TRANS_TBL_ECC_ERR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SUBPORT_TAG_TO_PP_PORT_MAP_CAM_BIST_CONFIGr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6010f00,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SUBPORT_TAG_TO_PP_PORT_MAP_CAM_BIST_DBG_DATAr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6011000,
        SOC_REG_FLAG_WO,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SUBPORT_TAG_TO_PP_PORT_MAP_CAM_BIST_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6010e00,
        SOC_REG_FLAG_RO,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SUBPORT_TAG_TO_PP_PORT_MAP_CAM_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6010d00,
        0,
        3,
        soc_VLAN_SUBNET_CAM_DBGCTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SUBPORT_TAG_TO_PP_PORT_MAP_DATA_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6011100,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SUBPORT_TAG_TO_PP_PORT_MAP_DATA_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6011200,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SUBPORT_TAG_TO_PP_PORT_MAP_DATA_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6011300,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SUBPORT_TAG_TPID_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2001300,
        0,
        1,
        soc_EGR_OUTER_TPID_0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SUBPORT_TAG_TPID_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2001400,
        0,
        1,
        soc_EGR_OUTER_TPID_0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SUBPORT_TAG_TPID_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2001500,
        0,
        1,
        soc_EGR_OUTER_TPID_0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SUBPORT_TAG_TPID_3r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2001600,
        0,
        1,
        soc_EGR_OUTER_TPID_0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_SUSPEND_WAMU_PQr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000100,
        0,
        2,
        soc_SUSPEND_WAMU_PQr_fields,
        SOC_RESET_VAL_DEC(0x00000041, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SVEMCAMENTRIESCOUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a71,
        SOC_REG_FLAG_RO,
        1,
        soc_SVEMCAMENTRIESCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SVEMDIAGNOSTICSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a64,
        0,
        3,
        soc_SVEMDIAGNOSTICSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SVEMDIAGNOSTICSINDEXr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a65,
        0,
        1,
        soc_SVEMDIAGNOSTICSINDEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SVEMDIAGNOSTICSKEYr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a66,
        0,
        1,
        soc_SVEMDIAGNOSTICSKEYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SVEMDIAGNOSTICSLOOKUPRESULTr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a67,
        SOC_REG_FLAG_RO,
        3,
        soc_SVEMDIAGNOSTICSLOOKUPRESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SVEMDIAGNOSTICSREADRESULTr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a68,
        SOC_REG_FLAG_RO,
        2,
        soc_SVEMDIAGNOSTICSREADRESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SVEMEMCDEFRAGCONFIGURATIONREGISTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a69,
        0,
        3,
        soc_SVEMEMCDEFRAGCONFIGURATIONREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SVEMENTRIESCOUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a70,
        SOC_REG_FLAG_RO,
        1,
        soc_SVEMENTRIESCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SVEMERRORCAMTABLEFULLCOUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a6e,
        0,
        2,
        soc_SVEMERRORCAMTABLEFULLCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SVEMERRORDELETEUNKNOWNKEYCOUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a6c,
        0,
        2,
        soc_SVEMERRORDELETEUNKNOWNKEYCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SVEMERRORREACHEDMAXENTRYLIMITCOUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a6d,
        0,
        2,
        soc_SVEMERRORREACHEDMAXENTRYLIMITCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SVEMKEYTABLEENTRYLIMITr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a62,
        0,
        1,
        soc_SVEMKEYTABLEENTRYLIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SVEMLASTLOOKUPEGRESSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a53,
        SOC_REG_FLAG_RO,
        3,
        soc_SVEMLASTLOOKUPEGRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SVEMLASTLOOKUPLARGEEMr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a54,
        SOC_REG_FLAG_RO,
        3,
        soc_SVEMLASTLOOKUPLARGEEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SVEMLOOKUPARBITEREGRESSLOOKUPCOUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a51,
        0,
        2,
        soc_SVEMLOOKUPARBITEREGRESSLOOKUPCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SVEMLOOKUPARBITERLARGEEMLOOKUPCOUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a52,
        0,
        2,
        soc_SVEMLOOKUPARBITERLARGEEMLOOKUPCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SVEMMANAGEMENTUNITCONFIGURATIONREGISTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a60,
        0,
        2,
        soc_SVEMMANAGEMENTUNITCONFIGURATIONREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000011, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SVEMMANAGEMENTUNITFAILUREr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a63,
        0,
        3,
        soc_SVEMMANAGEMENTUNITFAILUREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SVEMREQUESTSCOUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a6a,
        0,
        2,
        soc_SVEMREQUESTSCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SVEMRESETSTATUSREGISTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a5a,
        SOC_REG_FLAG_RO,
        1,
        soc_SVEMRESETSTATUSREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SVEMWARNINGINSERTEDEXISTINGCOUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a6f,
        0,
        2,
        soc_SVEMWARNINGINSERTEDEXISTINGCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_SW1_RAM_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08015f,
        0,
        4,
        soc_SW1_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SW1_RAM_DBGCTRL2_64r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3b010000,
        SOC_REG_FLAG_64_BITS |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        12,
        soc_SW1_RAM_DBGCTRL2_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SW1_RAM_DBGCTRL_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xc080d01,
        0,
        7,
        soc_SW1_RAM_DBGCTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_SW1_RAM_DBGCTRL_3r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e010200,
        0,
        1,
        soc_SW1_RAM_DBGCTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SW1_RAM_DBGCTRL_64r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3b000000,
        SOC_REG_FLAG_64_BITS |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        12,
        soc_SW1_RAM_DBGCTRL_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SW1_RAM_DBGCTRL_2_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36010100,
        0,
        2,
        soc_SW1_RAM_DBGCTRL_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_SW1_RAM_DBGCTRL_2_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e010100,
        0,
        13,
        soc_SW1_RAM_DBGCTRL_2_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SW1_RAM_DBGCTRL_2_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x32010100,
        0,
        7,
        soc_SW1_RAM_DBGCTRL_2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_SW1_RAM_DBGCTRL_2_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e010100,
        0,
        12,
        soc_SW1_RAM_DBGCTRL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SW1_RAM_DBGCTRL_3_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36010200,
        0,
        2,
        soc_SW1_RAM_DBGCTRL_3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_SW1_RAM_DBGCTRL_3_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e010200,
        0,
        8,
        soc_SW1_RAM_DBGCTRL_3_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SW1_RAM_DBGCTRL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36010000,
        0,
        2,
        soc_SW1_RAM_DBGCTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_SW1_RAM_DBGCTRL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080160,
        0,
        2,
        soc_SW1_RAM_DBGCTRL_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SW1_RAM_DBGCTRL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010000,
        0,
        2,
        soc_SW1_RAM_DBGCTRL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_SW1_RAM_DBGCTRL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080183,
        0,
        3,
        soc_SW1_RAM_DBGCTRL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SW1_RAM_DBGCTRL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x32010000,
        0,
        6,
        soc_SW1_RAM_DBGCTRL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SW1_RAM_DBGCTRL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb0801c5,
        0,
        4,
        soc_SW1_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_SW1_RAM_DBGCTRL_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e010000,
        0,
        6,
        soc_SW1_RAM_DBGCTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SW1_RAM_DBGCTRL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xc080d00,
        0,
        6,
        soc_SW1_RAM_DBGCTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SW2_EOP_BUFFER_A_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe0802a9,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SW2_EOP_BUFFER_A_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d78,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SW2_EOP_BUFFER_A_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e017b00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SW2_EOP_BUFFER_A_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d79,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SW2_EOP_BUFFER_A_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe0802aa,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SW2_EOP_BUFFER_A_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d79,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SW2_EOP_BUFFER_A_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e017c00,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SW2_EOP_BUFFER_A_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d7a,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SW2_EOP_BUFFER_B_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe0802ab,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SW2_EOP_BUFFER_B_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d7a,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SW2_EOP_BUFFER_B_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e017d00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SW2_EOP_BUFFER_B_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d7b,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SW2_EOP_BUFFER_B_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe0802ac,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SW2_EOP_BUFFER_B_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d7b,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SW2_EOP_BUFFER_B_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e017e00,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SW2_EOP_BUFFER_B_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d7c,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SW2_EOP_BUFFER_C_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe0802ad,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SW2_EOP_BUFFER_C_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e017f00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SW2_EOP_BUFFER_C_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d7d,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SW2_EOP_BUFFER_C_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe0802ae,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SW2_EOP_BUFFER_C_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e018000,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SW2_EOP_BUFFER_C_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d7e,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_SW2_FP_DST_ACTION_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080055,
        0,
        7,
        soc_SW2_FP_DST_ACTION_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SW2_FP_DST_ACTION_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42003400,
        0,
        8,
        soc_SW2_FP_DST_ACTION_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_SW2_FP_DST_ACTION_CONTROL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x110800a0,
        0,
        7,
        soc_SW2_FP_DST_ACTION_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SW2_FP_DST_ACTION_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46003400,
        0,
        7,
        soc_SW2_FP_DST_ACTION_CONTROL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_SW2_FP_DST_ACTION_CONTROL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080056,
        0,
        7,
        soc_SW2_FP_DST_ACTION_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SW2_FP_DST_ACTION_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e004d00,
        0,
        8,
        soc_SW2_FP_DST_ACTION_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SW2_FP_DST_ACTION_CONTROL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080065,
        0,
        7,
        soc_SW2_FP_DST_ACTION_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_SW2_FP_DST_ACTION_CONTROL_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a000f00,
        0,
        8,
        soc_SW2_FP_DST_ACTION_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_SW2_FP_DST_ACTION_CONTROL_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf08068e,
        0,
        7,
        soc_SW2_FP_DST_ACTION_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_SW2_FP_DST_ACTION_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080665,
        0,
        7,
        soc_SW2_FP_DST_ACTION_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_B0)
    { /* SOC_REG_INT_SW2_FP_DST_ACTION_CONTROL_BCM56840_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080665,
        0,
        8,
        soc_SW2_FP_DST_ACTION_CONTROL_BCM56840_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SW2_FP_DST_ACTION_CONTROL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46006900,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_SW2_FP_DST_ACTION_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_SW2_FP_DST_ACTION_CONTROL_BCM88732_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080074,
        0,
        5,
        soc_SW2_FP_DST_ACTION_CONTROL_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000073, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_SW2_HW_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080652,
        0,
        3,
        soc_SW2_HW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SW2_HW_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42003000,
        0,
        4,
        soc_SW2_HW_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_SW2_HW_CONTROL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108009c,
        0,
        4,
        soc_SW2_HW_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SW2_HW_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46003000,
        0,
        4,
        soc_SW2_HW_CONTROL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SW2_HW_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e004a00,
        0,
        1,
        soc_SW2_HW_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_SW2_HW_CONTROL_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080052,
        0,
        4,
        soc_SW2_HW_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SW2_HW_CONTROL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080062,
        0,
        2,
        soc_SW2_HW_CONTROL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_SW2_HW_CONTROL_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a000c00,
        0,
        2,
        soc_SW2_HW_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_SW2_HW_CONTROL_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080682,
        0,
        4,
        soc_SW2_HW_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SW2_HW_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080662,
        0,
        1,
        soc_SW2_HW_CONTROL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SW2_HW_CONTROL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46006200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_SW2_HW_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_SW2_OAM_LM_COUNTERS_PDA_CONTROL0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010a00,
        0,
        2,
        soc_SW2_OAM_LM_COUNTERS_PDA_CONTROL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_SW2_OAM_LM_COUNTERS_PDA_CONTROL1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010b00,
        0,
        2,
        soc_SW2_OAM_LM_COUNTERS_PDA_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_SW2_OAM_LM_COUNTERS_PDA_CONTROL0_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010a00,
        0,
        4,
        soc_SW2_OAM_LM_COUNTERS_PDA_CONTROL0_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_SW2_OAM_LM_COUNTERS_PDA_CONTROL1_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010b00,
        0,
        4,
        soc_SW2_OAM_LM_COUNTERS_PDA_CONTROL1_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d09,
        0,
        7,
        soc_SW2_RAM_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080c50,
        0,
        8,
        soc_SW2_RAM_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080c51,
        0,
        2,
        soc_SW2_RAM_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_3r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080181,
        0,
        8,
        soc_SW2_RAM_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_4r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080182,
        0,
        1,
        soc_SW2_RAM_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_5r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080247,
        0,
        7,
        soc_SW2_RAM_CONTROL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_6r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d0f,
        0,
        6,
        soc_SW2_RAM_CONTROL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_7r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d10,
        0,
        5,
        soc_SW2_RAM_CONTROL_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_8r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d11,
        0,
        7,
        soc_SW2_RAM_CONTROL_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_0_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010100,
        0,
        11,
        soc_SW2_RAM_CONTROL_0_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_0_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d0f,
        0,
        7,
        soc_SW2_RAM_CONTROL_0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_0_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e010f00,
        0,
        7,
        soc_SW2_RAM_CONTROL_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_0_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010100,
        0,
        8,
        soc_SW2_RAM_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_0_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x47000000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_SW2_RAM_CONTROL_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_1_64r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42010400,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_SW2_RAM_CONTROL_1_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_1_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080182,
        0,
        9,
        soc_SW2_RAM_CONTROL_1_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_1_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46010400,
        0,
        4,
        soc_SW2_RAM_CONTROL_1_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_1_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x110801ae,
        0,
        9,
        soc_SW2_RAM_CONTROL_1_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_1_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d10,
        0,
        7,
        soc_SW2_RAM_CONTROL_1_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_1_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e011000,
        0,
        7,
        soc_SW2_RAM_CONTROL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_1_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108017f,
        0,
        9,
        soc_SW2_RAM_CONTROL_1_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_1_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080243,
        0,
        11,
        soc_SW2_RAM_CONTROL_1_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_1_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010200,
        0,
        7,
        soc_SW2_RAM_CONTROL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_1_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080c80,
        0,
        7,
        soc_SW2_RAM_CONTROL_1_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_1_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d0a,
        0,
        7,
        soc_SW2_RAM_CONTROL_1_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_1_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x47010000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        7,
        soc_SW2_RAM_CONTROL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_2_64r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42010500,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_SW2_RAM_CONTROL_2_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_2_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080183,
        0,
        4,
        soc_SW2_RAM_CONTROL_2_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_2_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46010500,
        0,
        1,
        soc_SW2_RAM_CONTROL_2_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_2_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x110801af,
        0,
        4,
        soc_SW2_RAM_CONTROL_2_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_2_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010300,
        0,
        11,
        soc_SW2_RAM_CONTROL_2_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_2_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d11,
        0,
        5,
        soc_SW2_RAM_CONTROL_2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_2_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e011100,
        0,
        8,
        soc_SW2_RAM_CONTROL_2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_2_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080180,
        0,
        4,
        soc_SW2_RAM_CONTROL_2_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_2_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080244,
        0,
        5,
        soc_SW2_RAM_CONTROL_2_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_2_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010300,
        0,
        10,
        soc_SW2_RAM_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_2_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080c81,
        0,
        4,
        soc_SW2_RAM_CONTROL_2_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_2_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d0b,
        0,
        8,
        soc_SW2_RAM_CONTROL_2_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_2_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x47020000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_SW2_RAM_CONTROL_2_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_3_64r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42010600,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_SW2_RAM_CONTROL_3_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_3_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080184,
        0,
        8,
        soc_SW2_RAM_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_3_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46010600,
        0,
        2,
        soc_SW2_RAM_CONTROL_3_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_3_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x110801b0,
        0,
        8,
        soc_SW2_RAM_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_3_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010400,
        0,
        10,
        soc_SW2_RAM_CONTROL_3_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_3_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d12,
        0,
        6,
        soc_SW2_RAM_CONTROL_3_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_3_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e011200,
        0,
        6,
        soc_SW2_RAM_CONTROL_3_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_3_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080245,
        0,
        8,
        soc_SW2_RAM_CONTROL_3_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_3_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010400,
        0,
        7,
        soc_SW2_RAM_CONTROL_3_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_3_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080cd0,
        0,
        12,
        soc_SW2_RAM_CONTROL_3_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_3_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d0c,
        0,
        7,
        soc_SW2_RAM_CONTROL_3_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_3_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x47030000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        7,
        soc_SW2_RAM_CONTROL_3_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_4_64r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42010700,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_SW2_RAM_CONTROL_4_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_4_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080185,
        0,
        1,
        soc_SW2_RAM_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_4_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46010700,
        0,
        1,
        soc_SW2_RAM_CONTROL_4_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_4_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x110801b1,
        0,
        1,
        soc_SW2_RAM_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_4_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010500,
        0,
        22,
        soc_SW2_RAM_CONTROL_4_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_4_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d13,
        0,
        8,
        soc_SW2_RAM_CONTROL_4_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_4_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e011300,
        0,
        9,
        soc_SW2_RAM_CONTROL_4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_4_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080246,
        0,
        12,
        soc_SW2_RAM_CONTROL_4_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_4_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010500,
        0,
        21,
        soc_SW2_RAM_CONTROL_4_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_4_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d0d,
        0,
        22,
        soc_SW2_RAM_CONTROL_4_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_4_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x47040000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        18,
        soc_SW2_RAM_CONTROL_4_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_5_64r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42010800,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_SW2_RAM_CONTROL_5_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_5_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080186,
        0,
        2,
        soc_SW2_RAM_CONTROL_5_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_5_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46010800,
        0,
        2,
        soc_SW2_RAM_CONTROL_5_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_5_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x110801b2,
        0,
        1,
        soc_SW2_RAM_CONTROL_5_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_5_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010600,
        0,
        11,
        soc_SW2_RAM_CONTROL_5_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_5_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010600,
        0,
        9,
        soc_SW2_RAM_CONTROL_5_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_5_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d0e,
        0,
        9,
        soc_SW2_RAM_CONTROL_5_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_5_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x47050000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        11,
        soc_SW2_RAM_CONTROL_5_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_6_64r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42010900,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_SW2_RAM_CONTROL_6_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_6_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010700,
        0,
        8,
        soc_SW2_RAM_CONTROL_6_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_6_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d14,
        0,
        3,
        soc_SW2_RAM_CONTROL_6_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_6_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e011400,
        0,
        3,
        soc_SW2_RAM_CONTROL_6_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_6_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010700,
        0,
        6,
        soc_SW2_RAM_CONTROL_6_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_6_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x47060000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        6,
        soc_SW2_RAM_CONTROL_6_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_7_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010800,
        0,
        10,
        soc_SW2_RAM_CONTROL_7_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_7_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d15,
        0,
        2,
        soc_SW2_RAM_CONTROL_7_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_7_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e011500,
        0,
        2,
        soc_SW2_RAM_CONTROL_7_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_7_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010800,
        0,
        2,
        soc_SW2_RAM_CONTROL_7_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_7_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x47070000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        9,
        soc_SW2_RAM_CONTROL_7_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_8_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010900,
        0,
        8,
        soc_SW2_RAM_CONTROL_8_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_8_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d16,
        0,
        10,
        soc_SW2_RAM_CONTROL_8_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_8_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e011600,
        0,
        10,
        soc_SW2_RAM_CONTROL_8_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_8_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010900,
        0,
        7,
        soc_SW2_RAM_CONTROL_8_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SW2_RAM_CONTROL_8_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x47080000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        10,
        soc_SW2_RAM_CONTROL_8_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SWITCH_CIR_EIR_IN_DUAL_SHAPERSr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x430c,
        0,
        1,
        soc_SWITCH_CIR_EIR_IN_DUAL_SHAPERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SYNCCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6081,
        0,
        1,
        soc_SYNCCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SYSBRG1_SI_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x802a0,
        0,
        1,
        soc_PCBRG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SYSBRG1_SI_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x812a0,
        0,
        1,
        soc_PCBRG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SYSBRG2_SI_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x802a2,
        0,
        1,
        soc_PCBRG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SYSBRG2_SI_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x812a2,
        0,
        1,
        soc_PCBRG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SYSCLKCFG1_SI_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8020c,
        0,
        1,
        soc_SYSCLKCFG1_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SYSCLKCFG1_SI_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8120c,
        0,
        1,
        soc_SYSCLKCFG1_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SYSCLKCFG2_SI_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80240,
        0,
        3,
        soc_SYSCLKCFG2_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SYSCLKCFG2_SI_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81240,
        0,
        3,
        soc_SYSCLKCFG2_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SYSCLTS1_SI_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8022c,
        SOC_REG_FLAG_RO,
        1,
        soc_SYSCLTS1_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SYSCLTS1_SI_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8122c,
        SOC_REG_FLAG_RO,
        1,
        soc_SYSCLTS1_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SYSCLTS2_SI_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8022e,
        SOC_REG_FLAG_RO,
        1,
        soc_SYSCLTS1_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SYSCLTS2_SI_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8122e,
        SOC_REG_FLAG_RO,
        1,
        soc_SYSCLTS1_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SYSTEMREDAGINGCONFIGURATIONr */
        soc_block_list[52],
        soc_genreg,
        1,
        0x317,
        0,
        1,
        soc_SYSTEMREDAGINGCONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SYSTEM_CONFIG_MODVIEW_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080d07,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SYSTEM_CONFIG_MODVIEW_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6010700,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SYSTEM_CONFIG_MODVIEW_PARITY_CONTROL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7020000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080d08,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6010800,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080d09,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6010900,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SYSTEM_CONFIG_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x108010d,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SYSTEM_CONFIG_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6010400,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SYSTEM_CONFIG_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080d04,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SYSTEM_CONFIG_PARITY_CONTROL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7010000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SYSTEM_CONFIG_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x108010e,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SYSTEM_CONFIG_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6010500,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SYSTEM_CONFIG_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080d05,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SYSTEM_CONFIG_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x108010f,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SYSTEM_CONFIG_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6010600,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SYSTEM_CONFIG_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080d06,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SYSTEM_CONFIG_TABLE_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6010400,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SYSTEM_CONFIG_TABLE_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6010500,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SYSTEM_HEADERS_CONFIGURATIONS0REGISTERr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x16,
        0,
        5,
        soc_SYSTEM_HEADERS_CONFIGURATIONS0REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_SYSTEM_RECYCLE_PORTr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x180000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_SYSTEM_RECYCLE_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_SYSTEM_RED_CONFIGURATIONr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x430f,
        0,
        4,
        soc_SYSTEM_RED_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x131fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SYSTSO1_SI_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x802c0,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SYSTSO1_SI_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x812c0,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SYSTSO2_SI_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x802c2,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SYSTSO2_SI_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x812c2,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SYSTSOFPH_SI_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x802c4,
        SOC_REG_FLAG_RO,
        2,
        soc_SYSTSOFPH_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SYSTSOFPH_SI_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x812c4,
        SOC_REG_FLAG_RO,
        2,
        soc_SYSTSOFPH_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_SYS_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080000,
        0,
        1,
        soc_SYS_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_SYS_CONTROL_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x82000000,
        0,
        1,
        soc_SYS_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_SYS_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x20080000,
        0,
        1,
        soc_SYS_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_SYS_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8a000000,
        0,
        1,
        soc_SYS_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_SYS_CONTROL_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080000,
        0,
        2,
        soc_SYS_CONTROL_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_SYS_MAC_ACTIONr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb08000a,
        0,
        3,
        soc_SYS_MAC_ACTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_SYS_MAC_ACTION_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xc08000a,
        0,
        3,
        soc_SYS_MAC_ACTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_SYS_MAC_COUNTr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608000e,
        0,
        1,
        soc_SYS_MAC_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_SYS_MAC_COUNT_BCM53314_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080009,
        0,
        1,
        soc_SYS_MAC_COUNT_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SYS_MAC_COUNT_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e000200,
        0,
        1,
        soc_SYS_MAC_COUNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SYS_MAC_COUNT_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e000200,
        0,
        1,
        soc_SYS_MAC_COUNT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_SYS_MAC_COUNT_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080009,
        0,
        1,
        soc_SYS_MAC_COUNT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_SYS_MAC_COUNT_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080016,
        0,
        1,
        soc_SYS_MAC_COUNT_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SYS_MAC_COUNT_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080616,
        0,
        1,
        soc_SYS_MAC_COUNT_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SYS_MAC_COUNT_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a000100,
        0,
        1,
        soc_RXLP_DFC_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_SYS_MAC_COUNT_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080016,
        0,
        2,
        soc_SYS_MAC_COUNT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_SYS_MAC_COUNT_BCM56640_A0r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe000000,
        0,
        1,
        soc_SYS_MAC_COUNT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_SYS_MAC_LIMITr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608000f,
        0,
        1,
        soc_SYS_MAC_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_SYS_MAC_LIMIT_BCM53314_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608000a,
        0,
        1,
        soc_SYS_MAC_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_SYS_MAC_LIMIT_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608000a,
        0,
        1,
        soc_SYS_MAC_LIMIT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_SYS_MAC_LIMIT_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080017,
        0,
        4,
        soc_SYS_MAC_LIMIT_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_SYS_MAC_LIMIT_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e000300,
        0,
        4,
        soc_SYS_MAC_LIMIT_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_SYS_MAC_LIMIT_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e000300,
        0,
        4,
        soc_SYS_MAC_LIMIT_CONTROL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_SYS_MAC_LIMIT_CONTROL_BCM56340_A0r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe000100,
        0,
        5,
        soc_SYS_MAC_LIMIT_CONTROL_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_SYS_MAC_LIMIT_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080617,
        0,
        4,
        soc_SYS_MAC_LIMIT_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_SYS_MAC_LIMIT_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a000200,
        0,
        4,
        soc_SYS_MAC_LIMIT_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_SYS_MAC_LIMIT_CONTROL_BCM56640_A0r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe000100,
        0,
        5,
        soc_SYS_MAC_LIMIT_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

