
*** Running vivado
    with args -log FFT.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FFT.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source FFT.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 310.707 ; gain = 100.477
INFO: [Synth 8-638] synthesizing module 'FFT' [e:/Workspace/Vivado_16.4/2017_10_21_FFT/Design/IP_Core/FFT/FFT/synth/FFT.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'FFT' (44#1) [e:/Workspace/Vivado_16.4/2017_10_21_FFT/Design/IP_Core/FFT/FFT/synth/FFT.vhd:82]
Finished RTL Elaboration : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 480.785 ; gain = 270.555
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 480.785 ; gain = 270.555
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.170 . Memory (MB): peak = 633.559 ; gain = 0.055
Finished Constraint Validation : Time (s): cpu = 00:01:36 ; elapsed = 00:01:42 . Memory (MB): peak = 633.559 ; gain = 423.328
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:36 ; elapsed = 00:01:42 . Memory (MB): peak = 633.559 ; gain = 423.328
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:01:43 . Memory (MB): peak = 633.559 ; gain = 423.328
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:42 ; elapsed = 00:01:50 . Memory (MB): peak = 633.559 ; gain = 423.328
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:01:54 . Memory (MB): peak = 633.559 ; gain = 423.328
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:13 . Memory (MB): peak = 659.496 ; gain = 449.266
Finished Timing Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:02:14 . Memory (MB): peak = 677.156 ; gain = 466.926
Finished Technology Mapping : Time (s): cpu = 00:02:08 ; elapsed = 00:02:16 . Memory (MB): peak = 687.551 ; gain = 477.320
Finished IO Insertion : Time (s): cpu = 00:02:09 ; elapsed = 00:02:18 . Memory (MB): peak = 687.551 ; gain = 477.320
Finished Renaming Generated Instances : Time (s): cpu = 00:02:09 ; elapsed = 00:02:18 . Memory (MB): peak = 687.551 ; gain = 477.320
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:09 ; elapsed = 00:02:18 . Memory (MB): peak = 687.551 ; gain = 477.320
Finished Renaming Generated Ports : Time (s): cpu = 00:02:09 ; elapsed = 00:02:18 . Memory (MB): peak = 687.551 ; gain = 477.320
Finished Handling Custom Attributes : Time (s): cpu = 00:02:09 ; elapsed = 00:02:19 . Memory (MB): peak = 687.551 ; gain = 477.320
Finished Renaming Generated Nets : Time (s): cpu = 00:02:09 ; elapsed = 00:02:19 . Memory (MB): peak = 687.551 ; gain = 477.320

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    16|
|2     |DSP48E1   |     4|
|3     |DSP48E1_1 |     2|
|4     |LUT1      |    13|
|5     |LUT2      |   245|
|6     |LUT3      |   458|
|7     |LUT4      |    80|
|8     |LUT5      |    17|
|9     |LUT6      |   112|
|10    |MUXCY     |   270|
|11    |SRL16E    |   443|
|12    |SRLC32E   |    30|
|13    |XORCY     |   267|
|14    |FD        |     2|
|15    |FDE       |    79|
|16    |FDR       |     6|
|17    |FDRE      |  1635|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:09 ; elapsed = 00:02:19 . Memory (MB): peak = 687.551 ; gain = 477.320
synth_design: Time (s): cpu = 00:02:09 ; elapsed = 00:02:18 . Memory (MB): peak = 687.551 ; gain = 457.148
