#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001b7e8f1ed20 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001b7e8fd8b20_0 .net "PC", 31 0, v000001b7e8f5b250_0;  1 drivers
v000001b7e8fd72c0_0 .var "clk", 0 0;
v000001b7e8fd84e0_0 .net "clkout", 0 0, L_000001b7e8fd9b70;  1 drivers
v000001b7e8fd8800_0 .net "cycles_consumed", 31 0, v000001b7e8fd8120_0;  1 drivers
v000001b7e8fd88a0_0 .var "rst", 0 0;
S_000001b7e8ec5c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001b7e8f1ed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001b7e8f35010 .param/l "RType" 0 4 2, C4<000000>;
P_000001b7e8f35048 .param/l "add" 0 4 5, C4<100000>;
P_000001b7e8f35080 .param/l "addi" 0 4 8, C4<001000>;
P_000001b7e8f350b8 .param/l "addu" 0 4 5, C4<100001>;
P_000001b7e8f350f0 .param/l "and_" 0 4 5, C4<100100>;
P_000001b7e8f35128 .param/l "andi" 0 4 8, C4<001100>;
P_000001b7e8f35160 .param/l "beq" 0 4 10, C4<000100>;
P_000001b7e8f35198 .param/l "bne" 0 4 10, C4<000101>;
P_000001b7e8f351d0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b7e8f35208 .param/l "j" 0 4 12, C4<000010>;
P_000001b7e8f35240 .param/l "jal" 0 4 12, C4<000011>;
P_000001b7e8f35278 .param/l "jr" 0 4 6, C4<001000>;
P_000001b7e8f352b0 .param/l "lw" 0 4 8, C4<100011>;
P_000001b7e8f352e8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b7e8f35320 .param/l "or_" 0 4 5, C4<100101>;
P_000001b7e8f35358 .param/l "ori" 0 4 8, C4<001101>;
P_000001b7e8f35390 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b7e8f353c8 .param/l "sll" 0 4 6, C4<000000>;
P_000001b7e8f35400 .param/l "slt" 0 4 5, C4<101010>;
P_000001b7e8f35438 .param/l "slti" 0 4 8, C4<101010>;
P_000001b7e8f35470 .param/l "srl" 0 4 6, C4<000010>;
P_000001b7e8f354a8 .param/l "sub" 0 4 5, C4<100010>;
P_000001b7e8f354e0 .param/l "subu" 0 4 5, C4<100011>;
P_000001b7e8f35518 .param/l "sw" 0 4 8, C4<101011>;
P_000001b7e8f35550 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b7e8f35588 .param/l "xori" 0 4 8, C4<001110>;
L_000001b7e8fd90f0 .functor NOT 1, v000001b7e8fd88a0_0, C4<0>, C4<0>, C4<0>;
L_000001b7e8fd91d0 .functor NOT 1, v000001b7e8fd88a0_0, C4<0>, C4<0>, C4<0>;
L_000001b7e8fd9240 .functor NOT 1, v000001b7e8fd88a0_0, C4<0>, C4<0>, C4<0>;
L_000001b7e8fd98d0 .functor NOT 1, v000001b7e8fd88a0_0, C4<0>, C4<0>, C4<0>;
L_000001b7e8fd9320 .functor NOT 1, v000001b7e8fd88a0_0, C4<0>, C4<0>, C4<0>;
L_000001b7e8fd9080 .functor NOT 1, v000001b7e8fd88a0_0, C4<0>, C4<0>, C4<0>;
L_000001b7e8fd9160 .functor NOT 1, v000001b7e8fd88a0_0, C4<0>, C4<0>, C4<0>;
L_000001b7e8fd92b0 .functor NOT 1, v000001b7e8fd88a0_0, C4<0>, C4<0>, C4<0>;
L_000001b7e8fd9b70 .functor OR 1, v000001b7e8fd72c0_0, v000001b7e8f262b0_0, C4<0>, C4<0>;
L_000001b7e8fd96a0 .functor OR 1, L_000001b7e9021cb0, L_000001b7e9023970, C4<0>, C4<0>;
L_000001b7e8fd9390 .functor AND 1, L_000001b7e9023150, L_000001b7e9022890, C4<1>, C4<1>;
L_000001b7e8fd9a20 .functor NOT 1, v000001b7e8fd88a0_0, C4<0>, C4<0>, C4<0>;
L_000001b7e8fd9550 .functor OR 1, L_000001b7e9021e90, L_000001b7e9022a70, C4<0>, C4<0>;
L_000001b7e8fd95c0 .functor OR 1, L_000001b7e8fd9550, L_000001b7e9022610, C4<0>, C4<0>;
L_000001b7e8fd8f30 .functor OR 1, L_000001b7e9022ed0, L_000001b7e9035ad0, C4<0>, C4<0>;
L_000001b7e8fd9470 .functor AND 1, L_000001b7e9022e30, L_000001b7e8fd8f30, C4<1>, C4<1>;
L_000001b7e8fd9a90 .functor OR 1, L_000001b7e9035530, L_000001b7e9033cd0, C4<0>, C4<0>;
L_000001b7e8fd9780 .functor AND 1, L_000001b7e9035670, L_000001b7e8fd9a90, C4<1>, C4<1>;
L_000001b7e8fd9630 .functor NOT 1, L_000001b7e8fd9b70, C4<0>, C4<0>, C4<0>;
v000001b7e8f5adf0_0 .net "ALUOp", 3 0, v000001b7e8f26fd0_0;  1 drivers
v000001b7e8f5ae90_0 .net "ALUResult", 31 0, v000001b7e8f5b070_0;  1 drivers
v000001b7e8f5b390_0 .net "ALUSrc", 0 0, v000001b7e8f277f0_0;  1 drivers
v000001b7e8fd50d0_0 .net "ALUin2", 31 0, L_000001b7e9033e10;  1 drivers
v000001b7e8fd57b0_0 .net "MemReadEn", 0 0, v000001b7e8f27610_0;  1 drivers
v000001b7e8fd6570_0 .net "MemWriteEn", 0 0, v000001b7e8f26670_0;  1 drivers
v000001b7e8fd5530_0 .net "MemtoReg", 0 0, v000001b7e8f268f0_0;  1 drivers
v000001b7e8fd6a70_0 .net "PC", 31 0, v000001b7e8f5b250_0;  alias, 1 drivers
v000001b7e8fd5c10_0 .net "PCPlus1", 31 0, L_000001b7e9021fd0;  1 drivers
v000001b7e8fd5f30_0 .net "PCsrc", 0 0, v000001b7e8f5c0b0_0;  1 drivers
v000001b7e8fd4e50_0 .net "RegDst", 0 0, v000001b7e8f26710_0;  1 drivers
v000001b7e8fd53f0_0 .net "RegWriteEn", 0 0, v000001b7e8f26e90_0;  1 drivers
v000001b7e8fd4ef0_0 .net "WriteRegister", 4 0, L_000001b7e90236f0;  1 drivers
v000001b7e8fd6610_0 .net *"_ivl_0", 0 0, L_000001b7e8fd90f0;  1 drivers
L_000001b7e8fd9ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b7e8fd5170_0 .net/2u *"_ivl_10", 4 0, L_000001b7e8fd9ca0;  1 drivers
L_000001b7e8fda090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b7e8fd4db0_0 .net *"_ivl_101", 15 0, L_000001b7e8fda090;  1 drivers
v000001b7e8fd6430_0 .net *"_ivl_102", 31 0, L_000001b7e90221b0;  1 drivers
L_000001b7e8fda0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b7e8fd62f0_0 .net *"_ivl_105", 25 0, L_000001b7e8fda0d8;  1 drivers
L_000001b7e8fda120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b7e8fd5fd0_0 .net/2u *"_ivl_106", 31 0, L_000001b7e8fda120;  1 drivers
v000001b7e8fd4f90_0 .net *"_ivl_108", 0 0, L_000001b7e9023150;  1 drivers
L_000001b7e8fda168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001b7e8fd6750_0 .net/2u *"_ivl_110", 5 0, L_000001b7e8fda168;  1 drivers
v000001b7e8fd67f0_0 .net *"_ivl_112", 0 0, L_000001b7e9022890;  1 drivers
v000001b7e8fd5490_0 .net *"_ivl_115", 0 0, L_000001b7e8fd9390;  1 drivers
v000001b7e8fd6890_0 .net *"_ivl_116", 47 0, L_000001b7e9023790;  1 drivers
L_000001b7e8fda1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b7e8fd5850_0 .net *"_ivl_119", 15 0, L_000001b7e8fda1b0;  1 drivers
L_000001b7e8fd9ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b7e8fd64d0_0 .net/2u *"_ivl_12", 5 0, L_000001b7e8fd9ce8;  1 drivers
v000001b7e8fd6250_0 .net *"_ivl_120", 47 0, L_000001b7e9021df0;  1 drivers
L_000001b7e8fda1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b7e8fd58f0_0 .net *"_ivl_123", 15 0, L_000001b7e8fda1f8;  1 drivers
v000001b7e8fd5670_0 .net *"_ivl_125", 0 0, L_000001b7e90231f0;  1 drivers
v000001b7e8fd6930_0 .net *"_ivl_126", 31 0, L_000001b7e9023470;  1 drivers
v000001b7e8fd69d0_0 .net *"_ivl_128", 47 0, L_000001b7e9021d50;  1 drivers
v000001b7e8fd66b0_0 .net *"_ivl_130", 47 0, L_000001b7e9023330;  1 drivers
v000001b7e8fd6b10_0 .net *"_ivl_132", 47 0, L_000001b7e9022250;  1 drivers
v000001b7e8fd55d0_0 .net *"_ivl_134", 47 0, L_000001b7e90222f0;  1 drivers
v000001b7e8fd4c70_0 .net *"_ivl_14", 0 0, L_000001b7e8fd7040;  1 drivers
v000001b7e8fd4d10_0 .net *"_ivl_140", 0 0, L_000001b7e8fd9a20;  1 drivers
L_000001b7e8fda288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b7e8fd5030_0 .net/2u *"_ivl_142", 31 0, L_000001b7e8fda288;  1 drivers
L_000001b7e8fda360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001b7e8fd5210_0 .net/2u *"_ivl_146", 5 0, L_000001b7e8fda360;  1 drivers
v000001b7e8fd52b0_0 .net *"_ivl_148", 0 0, L_000001b7e9021e90;  1 drivers
L_000001b7e8fda3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001b7e8fd6070_0 .net/2u *"_ivl_150", 5 0, L_000001b7e8fda3a8;  1 drivers
v000001b7e8fd5350_0 .net *"_ivl_152", 0 0, L_000001b7e9022a70;  1 drivers
v000001b7e8fd5710_0 .net *"_ivl_155", 0 0, L_000001b7e8fd9550;  1 drivers
L_000001b7e8fda3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001b7e8fd5990_0 .net/2u *"_ivl_156", 5 0, L_000001b7e8fda3f0;  1 drivers
v000001b7e8fd5a30_0 .net *"_ivl_158", 0 0, L_000001b7e9022610;  1 drivers
L_000001b7e8fd9d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001b7e8fd5ad0_0 .net/2u *"_ivl_16", 4 0, L_000001b7e8fd9d30;  1 drivers
v000001b7e8fd5b70_0 .net *"_ivl_161", 0 0, L_000001b7e8fd95c0;  1 drivers
L_000001b7e8fda438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b7e8fd5cb0_0 .net/2u *"_ivl_162", 15 0, L_000001b7e8fda438;  1 drivers
v000001b7e8fd5d50_0 .net *"_ivl_164", 31 0, L_000001b7e9022b10;  1 drivers
v000001b7e8fd5df0_0 .net *"_ivl_167", 0 0, L_000001b7e9022d90;  1 drivers
v000001b7e8fd5e90_0 .net *"_ivl_168", 15 0, L_000001b7e9023ab0;  1 drivers
v000001b7e8fd6110_0 .net *"_ivl_170", 31 0, L_000001b7e9023b50;  1 drivers
v000001b7e8fd61b0_0 .net *"_ivl_174", 31 0, L_000001b7e9022cf0;  1 drivers
L_000001b7e8fda480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b7e8fd6390_0 .net *"_ivl_177", 25 0, L_000001b7e8fda480;  1 drivers
L_000001b7e8fda4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b7e8f5d760_0 .net/2u *"_ivl_178", 31 0, L_000001b7e8fda4c8;  1 drivers
v000001b7e8f5cfe0_0 .net *"_ivl_180", 0 0, L_000001b7e9022e30;  1 drivers
L_000001b7e8fda510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b7e8f5d940_0 .net/2u *"_ivl_182", 5 0, L_000001b7e8fda510;  1 drivers
v000001b7e8f5c540_0 .net *"_ivl_184", 0 0, L_000001b7e9022ed0;  1 drivers
L_000001b7e8fda558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b7e8f5ce00_0 .net/2u *"_ivl_186", 5 0, L_000001b7e8fda558;  1 drivers
v000001b7e8f5c360_0 .net *"_ivl_188", 0 0, L_000001b7e9035ad0;  1 drivers
v000001b7e8f5d8a0_0 .net *"_ivl_19", 4 0, L_000001b7e8fd70e0;  1 drivers
v000001b7e8f5cea0_0 .net *"_ivl_191", 0 0, L_000001b7e8fd8f30;  1 drivers
v000001b7e8f5cf40_0 .net *"_ivl_193", 0 0, L_000001b7e8fd9470;  1 drivers
L_000001b7e8fda5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b7e8f5d080_0 .net/2u *"_ivl_194", 5 0, L_000001b7e8fda5a0;  1 drivers
v000001b7e8f5dda0_0 .net *"_ivl_196", 0 0, L_000001b7e90349f0;  1 drivers
L_000001b7e8fda5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b7e8f5c900_0 .net/2u *"_ivl_198", 31 0, L_000001b7e8fda5e8;  1 drivers
L_000001b7e8fd9c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b7e8f5d120_0 .net/2u *"_ivl_2", 5 0, L_000001b7e8fd9c58;  1 drivers
v000001b7e8f5d9e0_0 .net *"_ivl_20", 4 0, L_000001b7e8fd7360;  1 drivers
v000001b7e8f5de40_0 .net *"_ivl_200", 31 0, L_000001b7e9034f90;  1 drivers
v000001b7e8f5dee0_0 .net *"_ivl_204", 31 0, L_000001b7e9034810;  1 drivers
L_000001b7e8fda630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b7e8f5d1c0_0 .net *"_ivl_207", 25 0, L_000001b7e8fda630;  1 drivers
L_000001b7e8fda678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b7e8f5da80_0 .net/2u *"_ivl_208", 31 0, L_000001b7e8fda678;  1 drivers
v000001b7e8f5d3a0_0 .net *"_ivl_210", 0 0, L_000001b7e9035670;  1 drivers
L_000001b7e8fda6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b7e8f5df80_0 .net/2u *"_ivl_212", 5 0, L_000001b7e8fda6c0;  1 drivers
v000001b7e8f5c400_0 .net *"_ivl_214", 0 0, L_000001b7e9035530;  1 drivers
L_000001b7e8fda708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b7e8f5ccc0_0 .net/2u *"_ivl_216", 5 0, L_000001b7e8fda708;  1 drivers
v000001b7e8f5c9a0_0 .net *"_ivl_218", 0 0, L_000001b7e9033cd0;  1 drivers
v000001b7e8f5d260_0 .net *"_ivl_221", 0 0, L_000001b7e8fd9a90;  1 drivers
v000001b7e8f5d620_0 .net *"_ivl_223", 0 0, L_000001b7e8fd9780;  1 drivers
L_000001b7e8fda750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b7e8f5ca40_0 .net/2u *"_ivl_224", 5 0, L_000001b7e8fda750;  1 drivers
v000001b7e8f5c4a0_0 .net *"_ivl_226", 0 0, L_000001b7e9035850;  1 drivers
v000001b7e8f5db20_0 .net *"_ivl_228", 31 0, L_000001b7e9035210;  1 drivers
v000001b7e8f5c5e0_0 .net *"_ivl_24", 0 0, L_000001b7e8fd9240;  1 drivers
L_000001b7e8fd9d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b7e8f5e020_0 .net/2u *"_ivl_26", 4 0, L_000001b7e8fd9d78;  1 drivers
v000001b7e8f5d300_0 .net *"_ivl_29", 4 0, L_000001b7e8fd75e0;  1 drivers
v000001b7e8f5d440_0 .net *"_ivl_32", 0 0, L_000001b7e8fd98d0;  1 drivers
L_000001b7e8fd9dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b7e8f5c860_0 .net/2u *"_ivl_34", 4 0, L_000001b7e8fd9dc0;  1 drivers
v000001b7e8f5c680_0 .net *"_ivl_37", 4 0, L_000001b7e8fd77c0;  1 drivers
v000001b7e8f5e200_0 .net *"_ivl_40", 0 0, L_000001b7e8fd9320;  1 drivers
L_000001b7e8fd9e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b7e8f5d4e0_0 .net/2u *"_ivl_42", 15 0, L_000001b7e8fd9e08;  1 drivers
v000001b7e8f5e0c0_0 .net *"_ivl_45", 15 0, L_000001b7e9023010;  1 drivers
v000001b7e8f5dbc0_0 .net *"_ivl_48", 0 0, L_000001b7e8fd9080;  1 drivers
v000001b7e8f5cae0_0 .net *"_ivl_5", 5 0, L_000001b7e8fd6e60;  1 drivers
L_000001b7e8fd9e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b7e8f5dd00_0 .net/2u *"_ivl_50", 36 0, L_000001b7e8fd9e50;  1 drivers
L_000001b7e8fd9e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b7e8f5c720_0 .net/2u *"_ivl_52", 31 0, L_000001b7e8fd9e98;  1 drivers
v000001b7e8f5c7c0_0 .net *"_ivl_55", 4 0, L_000001b7e9023510;  1 drivers
v000001b7e8f5d800_0 .net *"_ivl_56", 36 0, L_000001b7e9023290;  1 drivers
v000001b7e8f5cb80_0 .net *"_ivl_58", 36 0, L_000001b7e90226b0;  1 drivers
v000001b7e8f5cc20_0 .net *"_ivl_62", 0 0, L_000001b7e8fd9160;  1 drivers
L_000001b7e8fd9ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b7e8f5dc60_0 .net/2u *"_ivl_64", 5 0, L_000001b7e8fd9ee0;  1 drivers
v000001b7e8f5e160_0 .net *"_ivl_67", 5 0, L_000001b7e9022110;  1 drivers
v000001b7e8f5cd60_0 .net *"_ivl_70", 0 0, L_000001b7e8fd92b0;  1 drivers
L_000001b7e8fd9f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b7e8f5d580_0 .net/2u *"_ivl_72", 57 0, L_000001b7e8fd9f28;  1 drivers
L_000001b7e8fd9f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b7e8f5d6c0_0 .net/2u *"_ivl_74", 31 0, L_000001b7e8fd9f70;  1 drivers
v000001b7e8fd6c80_0 .net *"_ivl_77", 25 0, L_000001b7e90230b0;  1 drivers
v000001b7e8fd7180_0 .net *"_ivl_78", 57 0, L_000001b7e90235b0;  1 drivers
v000001b7e8fd7860_0 .net *"_ivl_8", 0 0, L_000001b7e8fd91d0;  1 drivers
v000001b7e8fd8080_0 .net *"_ivl_80", 57 0, L_000001b7e9022930;  1 drivers
L_000001b7e8fd9fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b7e8fd7a40_0 .net/2u *"_ivl_84", 31 0, L_000001b7e8fd9fb8;  1 drivers
L_000001b7e8fda000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b7e8fd7680_0 .net/2u *"_ivl_88", 5 0, L_000001b7e8fda000;  1 drivers
v000001b7e8fd7ae0_0 .net *"_ivl_90", 0 0, L_000001b7e9021cb0;  1 drivers
L_000001b7e8fda048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b7e8fd7900_0 .net/2u *"_ivl_92", 5 0, L_000001b7e8fda048;  1 drivers
v000001b7e8fd8580_0 .net *"_ivl_94", 0 0, L_000001b7e9023970;  1 drivers
v000001b7e8fd86c0_0 .net *"_ivl_97", 0 0, L_000001b7e8fd96a0;  1 drivers
v000001b7e8fd79a0_0 .net *"_ivl_98", 47 0, L_000001b7e9022070;  1 drivers
v000001b7e8fd8440_0 .net "adderResult", 31 0, L_000001b7e9023650;  1 drivers
v000001b7e8fd7c20_0 .net "address", 31 0, L_000001b7e9022430;  1 drivers
v000001b7e8fd74a0_0 .net "clk", 0 0, L_000001b7e8fd9b70;  alias, 1 drivers
v000001b7e8fd8120_0 .var "cycles_consumed", 31 0;
v000001b7e8fd7400_0 .net "extImm", 31 0, L_000001b7e9022bb0;  1 drivers
v000001b7e8fd8940_0 .net "funct", 5 0, L_000001b7e90227f0;  1 drivers
v000001b7e8fd7cc0_0 .net "hlt", 0 0, v000001b7e8f262b0_0;  1 drivers
v000001b7e8fd89e0_0 .net "imm", 15 0, L_000001b7e9021f30;  1 drivers
v000001b7e8fd6d20_0 .net "immediate", 31 0, L_000001b7e9034590;  1 drivers
v000001b7e8fd7220_0 .net "input_clk", 0 0, v000001b7e8fd72c0_0;  1 drivers
v000001b7e8fd81c0_0 .net "instruction", 31 0, L_000001b7e90224d0;  1 drivers
v000001b7e8fd7b80_0 .net "memoryReadData", 31 0, v000001b7e8f5a990_0;  1 drivers
v000001b7e8fd8620_0 .net "nextPC", 31 0, L_000001b7e9022f70;  1 drivers
v000001b7e8fd6dc0_0 .net "opcode", 5 0, L_000001b7e8fd6fa0;  1 drivers
v000001b7e8fd8a80_0 .net "rd", 4 0, L_000001b7e8fd7540;  1 drivers
v000001b7e8fd8300_0 .net "readData1", 31 0, L_000001b7e8fd99b0;  1 drivers
v000001b7e8fd7d60_0 .net "readData1_w", 31 0, L_000001b7e9035030;  1 drivers
v000001b7e8fd8260_0 .net "readData2", 31 0, L_000001b7e8fd94e0;  1 drivers
v000001b7e8fd6f00_0 .net "rs", 4 0, L_000001b7e8fd7720;  1 drivers
v000001b7e8fd7e00_0 .net "rst", 0 0, v000001b7e8fd88a0_0;  1 drivers
v000001b7e8fd7ea0_0 .net "rt", 4 0, L_000001b7e90238d0;  1 drivers
v000001b7e8fd7f40_0 .net "shamt", 31 0, L_000001b7e9022c50;  1 drivers
v000001b7e8fd8760_0 .net "wire_instruction", 31 0, L_000001b7e8fd9400;  1 drivers
v000001b7e8fd7fe0_0 .net "writeData", 31 0, L_000001b7e9034bd0;  1 drivers
v000001b7e8fd83a0_0 .net "zero", 0 0, L_000001b7e9035710;  1 drivers
L_000001b7e8fd6e60 .part L_000001b7e90224d0, 26, 6;
L_000001b7e8fd6fa0 .functor MUXZ 6, L_000001b7e8fd6e60, L_000001b7e8fd9c58, L_000001b7e8fd90f0, C4<>;
L_000001b7e8fd7040 .cmp/eq 6, L_000001b7e8fd6fa0, L_000001b7e8fd9ce8;
L_000001b7e8fd70e0 .part L_000001b7e90224d0, 11, 5;
L_000001b7e8fd7360 .functor MUXZ 5, L_000001b7e8fd70e0, L_000001b7e8fd9d30, L_000001b7e8fd7040, C4<>;
L_000001b7e8fd7540 .functor MUXZ 5, L_000001b7e8fd7360, L_000001b7e8fd9ca0, L_000001b7e8fd91d0, C4<>;
L_000001b7e8fd75e0 .part L_000001b7e90224d0, 21, 5;
L_000001b7e8fd7720 .functor MUXZ 5, L_000001b7e8fd75e0, L_000001b7e8fd9d78, L_000001b7e8fd9240, C4<>;
L_000001b7e8fd77c0 .part L_000001b7e90224d0, 16, 5;
L_000001b7e90238d0 .functor MUXZ 5, L_000001b7e8fd77c0, L_000001b7e8fd9dc0, L_000001b7e8fd98d0, C4<>;
L_000001b7e9023010 .part L_000001b7e90224d0, 0, 16;
L_000001b7e9021f30 .functor MUXZ 16, L_000001b7e9023010, L_000001b7e8fd9e08, L_000001b7e8fd9320, C4<>;
L_000001b7e9023510 .part L_000001b7e90224d0, 6, 5;
L_000001b7e9023290 .concat [ 5 32 0 0], L_000001b7e9023510, L_000001b7e8fd9e98;
L_000001b7e90226b0 .functor MUXZ 37, L_000001b7e9023290, L_000001b7e8fd9e50, L_000001b7e8fd9080, C4<>;
L_000001b7e9022c50 .part L_000001b7e90226b0, 0, 32;
L_000001b7e9022110 .part L_000001b7e90224d0, 0, 6;
L_000001b7e90227f0 .functor MUXZ 6, L_000001b7e9022110, L_000001b7e8fd9ee0, L_000001b7e8fd9160, C4<>;
L_000001b7e90230b0 .part L_000001b7e90224d0, 0, 26;
L_000001b7e90235b0 .concat [ 26 32 0 0], L_000001b7e90230b0, L_000001b7e8fd9f70;
L_000001b7e9022930 .functor MUXZ 58, L_000001b7e90235b0, L_000001b7e8fd9f28, L_000001b7e8fd92b0, C4<>;
L_000001b7e9022430 .part L_000001b7e9022930, 0, 32;
L_000001b7e9021fd0 .arith/sum 32, v000001b7e8f5b250_0, L_000001b7e8fd9fb8;
L_000001b7e9021cb0 .cmp/eq 6, L_000001b7e8fd6fa0, L_000001b7e8fda000;
L_000001b7e9023970 .cmp/eq 6, L_000001b7e8fd6fa0, L_000001b7e8fda048;
L_000001b7e9022070 .concat [ 32 16 0 0], L_000001b7e9022430, L_000001b7e8fda090;
L_000001b7e90221b0 .concat [ 6 26 0 0], L_000001b7e8fd6fa0, L_000001b7e8fda0d8;
L_000001b7e9023150 .cmp/eq 32, L_000001b7e90221b0, L_000001b7e8fda120;
L_000001b7e9022890 .cmp/eq 6, L_000001b7e90227f0, L_000001b7e8fda168;
L_000001b7e9023790 .concat [ 32 16 0 0], L_000001b7e8fd99b0, L_000001b7e8fda1b0;
L_000001b7e9021df0 .concat [ 32 16 0 0], v000001b7e8f5b250_0, L_000001b7e8fda1f8;
L_000001b7e90231f0 .part L_000001b7e9021f30, 15, 1;
LS_000001b7e9023470_0_0 .concat [ 1 1 1 1], L_000001b7e90231f0, L_000001b7e90231f0, L_000001b7e90231f0, L_000001b7e90231f0;
LS_000001b7e9023470_0_4 .concat [ 1 1 1 1], L_000001b7e90231f0, L_000001b7e90231f0, L_000001b7e90231f0, L_000001b7e90231f0;
LS_000001b7e9023470_0_8 .concat [ 1 1 1 1], L_000001b7e90231f0, L_000001b7e90231f0, L_000001b7e90231f0, L_000001b7e90231f0;
LS_000001b7e9023470_0_12 .concat [ 1 1 1 1], L_000001b7e90231f0, L_000001b7e90231f0, L_000001b7e90231f0, L_000001b7e90231f0;
LS_000001b7e9023470_0_16 .concat [ 1 1 1 1], L_000001b7e90231f0, L_000001b7e90231f0, L_000001b7e90231f0, L_000001b7e90231f0;
LS_000001b7e9023470_0_20 .concat [ 1 1 1 1], L_000001b7e90231f0, L_000001b7e90231f0, L_000001b7e90231f0, L_000001b7e90231f0;
LS_000001b7e9023470_0_24 .concat [ 1 1 1 1], L_000001b7e90231f0, L_000001b7e90231f0, L_000001b7e90231f0, L_000001b7e90231f0;
LS_000001b7e9023470_0_28 .concat [ 1 1 1 1], L_000001b7e90231f0, L_000001b7e90231f0, L_000001b7e90231f0, L_000001b7e90231f0;
LS_000001b7e9023470_1_0 .concat [ 4 4 4 4], LS_000001b7e9023470_0_0, LS_000001b7e9023470_0_4, LS_000001b7e9023470_0_8, LS_000001b7e9023470_0_12;
LS_000001b7e9023470_1_4 .concat [ 4 4 4 4], LS_000001b7e9023470_0_16, LS_000001b7e9023470_0_20, LS_000001b7e9023470_0_24, LS_000001b7e9023470_0_28;
L_000001b7e9023470 .concat [ 16 16 0 0], LS_000001b7e9023470_1_0, LS_000001b7e9023470_1_4;
L_000001b7e9021d50 .concat [ 16 32 0 0], L_000001b7e9021f30, L_000001b7e9023470;
L_000001b7e9023330 .arith/sum 48, L_000001b7e9021df0, L_000001b7e9021d50;
L_000001b7e9022250 .functor MUXZ 48, L_000001b7e9023330, L_000001b7e9023790, L_000001b7e8fd9390, C4<>;
L_000001b7e90222f0 .functor MUXZ 48, L_000001b7e9022250, L_000001b7e9022070, L_000001b7e8fd96a0, C4<>;
L_000001b7e9023650 .part L_000001b7e90222f0, 0, 32;
L_000001b7e9022f70 .functor MUXZ 32, L_000001b7e9021fd0, L_000001b7e9023650, v000001b7e8f5c0b0_0, C4<>;
L_000001b7e90224d0 .functor MUXZ 32, L_000001b7e8fd9400, L_000001b7e8fda288, L_000001b7e8fd9a20, C4<>;
L_000001b7e9021e90 .cmp/eq 6, L_000001b7e8fd6fa0, L_000001b7e8fda360;
L_000001b7e9022a70 .cmp/eq 6, L_000001b7e8fd6fa0, L_000001b7e8fda3a8;
L_000001b7e9022610 .cmp/eq 6, L_000001b7e8fd6fa0, L_000001b7e8fda3f0;
L_000001b7e9022b10 .concat [ 16 16 0 0], L_000001b7e9021f30, L_000001b7e8fda438;
L_000001b7e9022d90 .part L_000001b7e9021f30, 15, 1;
LS_000001b7e9023ab0_0_0 .concat [ 1 1 1 1], L_000001b7e9022d90, L_000001b7e9022d90, L_000001b7e9022d90, L_000001b7e9022d90;
LS_000001b7e9023ab0_0_4 .concat [ 1 1 1 1], L_000001b7e9022d90, L_000001b7e9022d90, L_000001b7e9022d90, L_000001b7e9022d90;
LS_000001b7e9023ab0_0_8 .concat [ 1 1 1 1], L_000001b7e9022d90, L_000001b7e9022d90, L_000001b7e9022d90, L_000001b7e9022d90;
LS_000001b7e9023ab0_0_12 .concat [ 1 1 1 1], L_000001b7e9022d90, L_000001b7e9022d90, L_000001b7e9022d90, L_000001b7e9022d90;
L_000001b7e9023ab0 .concat [ 4 4 4 4], LS_000001b7e9023ab0_0_0, LS_000001b7e9023ab0_0_4, LS_000001b7e9023ab0_0_8, LS_000001b7e9023ab0_0_12;
L_000001b7e9023b50 .concat [ 16 16 0 0], L_000001b7e9021f30, L_000001b7e9023ab0;
L_000001b7e9022bb0 .functor MUXZ 32, L_000001b7e9023b50, L_000001b7e9022b10, L_000001b7e8fd95c0, C4<>;
L_000001b7e9022cf0 .concat [ 6 26 0 0], L_000001b7e8fd6fa0, L_000001b7e8fda480;
L_000001b7e9022e30 .cmp/eq 32, L_000001b7e9022cf0, L_000001b7e8fda4c8;
L_000001b7e9022ed0 .cmp/eq 6, L_000001b7e90227f0, L_000001b7e8fda510;
L_000001b7e9035ad0 .cmp/eq 6, L_000001b7e90227f0, L_000001b7e8fda558;
L_000001b7e90349f0 .cmp/eq 6, L_000001b7e8fd6fa0, L_000001b7e8fda5a0;
L_000001b7e9034f90 .functor MUXZ 32, L_000001b7e9022bb0, L_000001b7e8fda5e8, L_000001b7e90349f0, C4<>;
L_000001b7e9034590 .functor MUXZ 32, L_000001b7e9034f90, L_000001b7e9022c50, L_000001b7e8fd9470, C4<>;
L_000001b7e9034810 .concat [ 6 26 0 0], L_000001b7e8fd6fa0, L_000001b7e8fda630;
L_000001b7e9035670 .cmp/eq 32, L_000001b7e9034810, L_000001b7e8fda678;
L_000001b7e9035530 .cmp/eq 6, L_000001b7e90227f0, L_000001b7e8fda6c0;
L_000001b7e9033cd0 .cmp/eq 6, L_000001b7e90227f0, L_000001b7e8fda708;
L_000001b7e9035850 .cmp/eq 6, L_000001b7e8fd6fa0, L_000001b7e8fda750;
L_000001b7e9035210 .functor MUXZ 32, L_000001b7e8fd99b0, v000001b7e8f5b250_0, L_000001b7e9035850, C4<>;
L_000001b7e9035030 .functor MUXZ 32, L_000001b7e9035210, L_000001b7e8fd94e0, L_000001b7e8fd9780, C4<>;
S_000001b7e8f355d0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001b7e8ec5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001b7e8f1a7e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001b7e8fd8c90 .functor NOT 1, v000001b7e8f277f0_0, C4<0>, C4<0>, C4<0>;
v000001b7e8f267b0_0 .net *"_ivl_0", 0 0, L_000001b7e8fd8c90;  1 drivers
v000001b7e8f271b0_0 .net "in1", 31 0, L_000001b7e8fd94e0;  alias, 1 drivers
v000001b7e8f276b0_0 .net "in2", 31 0, L_000001b7e9034590;  alias, 1 drivers
v000001b7e8f26990_0 .net "out", 31 0, L_000001b7e9033e10;  alias, 1 drivers
v000001b7e8f27570_0 .net "s", 0 0, v000001b7e8f277f0_0;  alias, 1 drivers
L_000001b7e9033e10 .functor MUXZ 32, L_000001b7e9034590, L_000001b7e8fd94e0, L_000001b7e8fd8c90, C4<>;
S_000001b7e8ec5db0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001b7e8ec5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001b7e8fd0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001b7e8fd00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001b7e8fd0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001b7e8fd0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001b7e8fd0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001b7e8fd01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001b7e8fd01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001b7e8fd0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001b7e8fd0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b7e8fd0288 .param/l "j" 0 4 12, C4<000010>;
P_000001b7e8fd02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001b7e8fd02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001b7e8fd0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001b7e8fd0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b7e8fd03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001b7e8fd03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001b7e8fd0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b7e8fd0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001b7e8fd0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001b7e8fd04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001b7e8fd04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001b7e8fd0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001b7e8fd0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001b7e8fd0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001b7e8fd05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b7e8fd0608 .param/l "xori" 0 4 8, C4<001110>;
v000001b7e8f26fd0_0 .var "ALUOp", 3 0;
v000001b7e8f277f0_0 .var "ALUSrc", 0 0;
v000001b7e8f27610_0 .var "MemReadEn", 0 0;
v000001b7e8f26670_0 .var "MemWriteEn", 0 0;
v000001b7e8f268f0_0 .var "MemtoReg", 0 0;
v000001b7e8f26710_0 .var "RegDst", 0 0;
v000001b7e8f26e90_0 .var "RegWriteEn", 0 0;
v000001b7e8f27070_0 .net "funct", 5 0, L_000001b7e90227f0;  alias, 1 drivers
v000001b7e8f262b0_0 .var "hlt", 0 0;
v000001b7e8f26a30_0 .net "opcode", 5 0, L_000001b7e8fd6fa0;  alias, 1 drivers
v000001b7e8f26350_0 .net "rst", 0 0, v000001b7e8fd88a0_0;  alias, 1 drivers
E_000001b7e8f1a9e0 .event anyedge, v000001b7e8f26350_0, v000001b7e8f26a30_0, v000001b7e8f27070_0;
S_000001b7e8f969c0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001b7e8ec5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001b7e8f1aaa0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001b7e8fd9400 .functor BUFZ 32, L_000001b7e90233d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b7e8f27250_0 .net "Data_Out", 31 0, L_000001b7e8fd9400;  alias, 1 drivers
v000001b7e8f26b70 .array "InstMem", 0 1023, 31 0;
v000001b7e8f27930_0 .net *"_ivl_0", 31 0, L_000001b7e90233d0;  1 drivers
v000001b7e8f272f0_0 .net *"_ivl_3", 9 0, L_000001b7e9022390;  1 drivers
v000001b7e8f274d0_0 .net *"_ivl_4", 11 0, L_000001b7e90229d0;  1 drivers
L_000001b7e8fda240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b7e8f27bb0_0 .net *"_ivl_7", 1 0, L_000001b7e8fda240;  1 drivers
v000001b7e8f26530_0 .net "addr", 31 0, v000001b7e8f5b250_0;  alias, 1 drivers
v000001b7e8f27750_0 .var/i "i", 31 0;
L_000001b7e90233d0 .array/port v000001b7e8f26b70, L_000001b7e90229d0;
L_000001b7e9022390 .part v000001b7e8f5b250_0, 0, 10;
L_000001b7e90229d0 .concat [ 10 2 0 0], L_000001b7e9022390, L_000001b7e8fda240;
S_000001b7e8f96b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001b7e8ec5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001b7e8fd99b0 .functor BUFZ 32, L_000001b7e9022570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b7e8fd94e0 .functor BUFZ 32, L_000001b7e9022750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b7e8f25ef0_0 .net *"_ivl_0", 31 0, L_000001b7e9022570;  1 drivers
v000001b7e8f25f90_0 .net *"_ivl_10", 6 0, L_000001b7e9023830;  1 drivers
L_000001b7e8fda318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b7e8f058f0_0 .net *"_ivl_13", 1 0, L_000001b7e8fda318;  1 drivers
v000001b7e8f05a30_0 .net *"_ivl_2", 6 0, L_000001b7e9023a10;  1 drivers
L_000001b7e8fda2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b7e8f5aad0_0 .net *"_ivl_5", 1 0, L_000001b7e8fda2d0;  1 drivers
v000001b7e8f5bbb0_0 .net *"_ivl_8", 31 0, L_000001b7e9022750;  1 drivers
v000001b7e8f5b930_0 .net "clk", 0 0, L_000001b7e8fd9b70;  alias, 1 drivers
v000001b7e8f5afd0_0 .var/i "i", 31 0;
v000001b7e8f5b570_0 .net "readData1", 31 0, L_000001b7e8fd99b0;  alias, 1 drivers
v000001b7e8f5be30_0 .net "readData2", 31 0, L_000001b7e8fd94e0;  alias, 1 drivers
v000001b7e8f5bed0_0 .net "readRegister1", 4 0, L_000001b7e8fd7720;  alias, 1 drivers
v000001b7e8f5bc50_0 .net "readRegister2", 4 0, L_000001b7e90238d0;  alias, 1 drivers
v000001b7e8f5bb10 .array "registers", 31 0, 31 0;
v000001b7e8f5b110_0 .net "rst", 0 0, v000001b7e8fd88a0_0;  alias, 1 drivers
v000001b7e8f5b6b0_0 .net "we", 0 0, v000001b7e8f26e90_0;  alias, 1 drivers
v000001b7e8f5a350_0 .net "writeData", 31 0, L_000001b7e9034bd0;  alias, 1 drivers
v000001b7e8f5b9d0_0 .net "writeRegister", 4 0, L_000001b7e90236f0;  alias, 1 drivers
E_000001b7e8f1ade0/0 .event negedge, v000001b7e8f26350_0;
E_000001b7e8f1ade0/1 .event posedge, v000001b7e8f5b930_0;
E_000001b7e8f1ade0 .event/or E_000001b7e8f1ade0/0, E_000001b7e8f1ade0/1;
L_000001b7e9022570 .array/port v000001b7e8f5bb10, L_000001b7e9023a10;
L_000001b7e9023a10 .concat [ 5 2 0 0], L_000001b7e8fd7720, L_000001b7e8fda2d0;
L_000001b7e9022750 .array/port v000001b7e8f5bb10, L_000001b7e9023830;
L_000001b7e9023830 .concat [ 5 2 0 0], L_000001b7e90238d0, L_000001b7e8fda318;
S_000001b7e8ec52e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001b7e8f96b50;
 .timescale 0 0;
v000001b7e8f25e50_0 .var/i "i", 31 0;
S_000001b7e8ec5470 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001b7e8ec5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001b7e8f1a860 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001b7e8fd9940 .functor NOT 1, v000001b7e8f26710_0, C4<0>, C4<0>, C4<0>;
v000001b7e8f5b4d0_0 .net *"_ivl_0", 0 0, L_000001b7e8fd9940;  1 drivers
v000001b7e8f5af30_0 .net "in1", 4 0, L_000001b7e90238d0;  alias, 1 drivers
v000001b7e8f5b430_0 .net "in2", 4 0, L_000001b7e8fd7540;  alias, 1 drivers
v000001b7e8f5ba70_0 .net "out", 4 0, L_000001b7e90236f0;  alias, 1 drivers
v000001b7e8f5a3f0_0 .net "s", 0 0, v000001b7e8f26710_0;  alias, 1 drivers
L_000001b7e90236f0 .functor MUXZ 5, L_000001b7e8fd7540, L_000001b7e90238d0, L_000001b7e8fd9940, C4<>;
S_000001b7e8ead530 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001b7e8ec5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001b7e8f1ab60 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001b7e8fd97f0 .functor NOT 1, v000001b7e8f268f0_0, C4<0>, C4<0>, C4<0>;
v000001b7e8f5bcf0_0 .net *"_ivl_0", 0 0, L_000001b7e8fd97f0;  1 drivers
v000001b7e8f5b7f0_0 .net "in1", 31 0, v000001b7e8f5b070_0;  alias, 1 drivers
v000001b7e8f5a490_0 .net "in2", 31 0, v000001b7e8f5a990_0;  alias, 1 drivers
v000001b7e8f5ab70_0 .net "out", 31 0, L_000001b7e9034bd0;  alias, 1 drivers
v000001b7e8f5a530_0 .net "s", 0 0, v000001b7e8f268f0_0;  alias, 1 drivers
L_000001b7e9034bd0 .functor MUXZ 32, v000001b7e8f5a990_0, v000001b7e8f5b070_0, L_000001b7e8fd97f0, C4<>;
S_000001b7e8ead6c0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001b7e8ec5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001b7e8ef5120 .param/l "ADD" 0 9 12, C4<0000>;
P_000001b7e8ef5158 .param/l "AND" 0 9 12, C4<0010>;
P_000001b7e8ef5190 .param/l "NOR" 0 9 12, C4<0101>;
P_000001b7e8ef51c8 .param/l "OR" 0 9 12, C4<0011>;
P_000001b7e8ef5200 .param/l "SGT" 0 9 12, C4<0111>;
P_000001b7e8ef5238 .param/l "SLL" 0 9 12, C4<1000>;
P_000001b7e8ef5270 .param/l "SLT" 0 9 12, C4<0110>;
P_000001b7e8ef52a8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001b7e8ef52e0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001b7e8ef5318 .param/l "XOR" 0 9 12, C4<0100>;
P_000001b7e8ef5350 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001b7e8ef5388 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001b7e8fda798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b7e8f5a5d0_0 .net/2u *"_ivl_0", 31 0, L_000001b7e8fda798;  1 drivers
v000001b7e8f5b890_0 .net "opSel", 3 0, v000001b7e8f26fd0_0;  alias, 1 drivers
v000001b7e8f5c150_0 .net "operand1", 31 0, L_000001b7e9035030;  alias, 1 drivers
v000001b7e8f5b610_0 .net "operand2", 31 0, L_000001b7e9033e10;  alias, 1 drivers
v000001b7e8f5b070_0 .var "result", 31 0;
v000001b7e8f5b750_0 .net "zero", 0 0, L_000001b7e9035710;  alias, 1 drivers
E_000001b7e8f1aba0 .event anyedge, v000001b7e8f26fd0_0, v000001b7e8f5c150_0, v000001b7e8f26990_0;
L_000001b7e9035710 .cmp/eq 32, v000001b7e8f5b070_0, L_000001b7e8fda798;
S_000001b7e8ef53d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001b7e8ec5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001b7e8fd0650 .param/l "RType" 0 4 2, C4<000000>;
P_000001b7e8fd0688 .param/l "add" 0 4 5, C4<100000>;
P_000001b7e8fd06c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001b7e8fd06f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001b7e8fd0730 .param/l "and_" 0 4 5, C4<100100>;
P_000001b7e8fd0768 .param/l "andi" 0 4 8, C4<001100>;
P_000001b7e8fd07a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001b7e8fd07d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001b7e8fd0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b7e8fd0848 .param/l "j" 0 4 12, C4<000010>;
P_000001b7e8fd0880 .param/l "jal" 0 4 12, C4<000011>;
P_000001b7e8fd08b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001b7e8fd08f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001b7e8fd0928 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b7e8fd0960 .param/l "or_" 0 4 5, C4<100101>;
P_000001b7e8fd0998 .param/l "ori" 0 4 8, C4<001101>;
P_000001b7e8fd09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b7e8fd0a08 .param/l "sll" 0 4 6, C4<000000>;
P_000001b7e8fd0a40 .param/l "slt" 0 4 5, C4<101010>;
P_000001b7e8fd0a78 .param/l "slti" 0 4 8, C4<101010>;
P_000001b7e8fd0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000001b7e8fd0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000001b7e8fd0b20 .param/l "subu" 0 4 5, C4<100011>;
P_000001b7e8fd0b58 .param/l "sw" 0 4 8, C4<101011>;
P_000001b7e8fd0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b7e8fd0bc8 .param/l "xori" 0 4 8, C4<001110>;
v000001b7e8f5c0b0_0 .var "PCsrc", 0 0;
v000001b7e8f5c1f0_0 .net "funct", 5 0, L_000001b7e90227f0;  alias, 1 drivers
v000001b7e8f5a670_0 .net "opcode", 5 0, L_000001b7e8fd6fa0;  alias, 1 drivers
v000001b7e8f5bf70_0 .net "operand1", 31 0, L_000001b7e8fd99b0;  alias, 1 drivers
v000001b7e8f5bd90_0 .net "operand2", 31 0, L_000001b7e9033e10;  alias, 1 drivers
v000001b7e8f5c010_0 .net "rst", 0 0, v000001b7e8fd88a0_0;  alias, 1 drivers
E_000001b7e8f17fa0/0 .event anyedge, v000001b7e8f26350_0, v000001b7e8f26a30_0, v000001b7e8f5b570_0, v000001b7e8f26990_0;
E_000001b7e8f17fa0/1 .event anyedge, v000001b7e8f27070_0;
E_000001b7e8f17fa0 .event/or E_000001b7e8f17fa0/0, E_000001b7e8f17fa0/1;
S_000001b7e8edd7b0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001b7e8ec5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001b7e8f5ac10 .array "DataMem", 0 1023, 31 0;
v000001b7e8f5a710_0 .net "address", 31 0, v000001b7e8f5b070_0;  alias, 1 drivers
v000001b7e8f5a7b0_0 .net "clock", 0 0, L_000001b7e8fd9630;  1 drivers
v000001b7e8f5a850_0 .net "data", 31 0, L_000001b7e8fd94e0;  alias, 1 drivers
v000001b7e8f5a8f0_0 .var/i "i", 31 0;
v000001b7e8f5a990_0 .var "q", 31 0;
v000001b7e8f5aa30_0 .net "rden", 0 0, v000001b7e8f27610_0;  alias, 1 drivers
v000001b7e8f5acb0_0 .net "wren", 0 0, v000001b7e8f26670_0;  alias, 1 drivers
E_000001b7e8f18320 .event posedge, v000001b7e8f5a7b0_0;
S_000001b7e8edd940 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001b7e8ec5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001b7e8f1abe0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001b7e8f5b1b0_0 .net "PCin", 31 0, L_000001b7e9022f70;  alias, 1 drivers
v000001b7e8f5b250_0 .var "PCout", 31 0;
v000001b7e8f5ad50_0 .net "clk", 0 0, L_000001b7e8fd9b70;  alias, 1 drivers
v000001b7e8f5b2f0_0 .net "rst", 0 0, v000001b7e8fd88a0_0;  alias, 1 drivers
    .scope S_000001b7e8ef53d0;
T_0 ;
    %wait E_000001b7e8f17fa0;
    %load/vec4 v000001b7e8f5c010_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b7e8f5c0b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b7e8f5a670_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001b7e8f5bf70_0;
    %load/vec4 v000001b7e8f5bd90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001b7e8f5a670_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001b7e8f5bf70_0;
    %load/vec4 v000001b7e8f5bd90_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001b7e8f5a670_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001b7e8f5a670_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001b7e8f5a670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001b7e8f5c1f0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001b7e8f5c0b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b7e8edd940;
T_1 ;
    %wait E_000001b7e8f1ade0;
    %load/vec4 v000001b7e8f5b2f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b7e8f5b250_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b7e8f5b1b0_0;
    %assign/vec4 v000001b7e8f5b250_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b7e8f969c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b7e8f27750_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001b7e8f27750_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b7e8f27750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f26b70, 0, 4;
    %load/vec4 v000001b7e8f27750_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b7e8f27750_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f26b70, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f26b70, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f26b70, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f26b70, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f26b70, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f26b70, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f26b70, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f26b70, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f26b70, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f26b70, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f26b70, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f26b70, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f26b70, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f26b70, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f26b70, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f26b70, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f26b70, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f26b70, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f26b70, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f26b70, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f26b70, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f26b70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f26b70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f26b70, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f26b70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f26b70, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001b7e8ec5db0;
T_3 ;
    %wait E_000001b7e8f1a9e0;
    %load/vec4 v000001b7e8f26350_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001b7e8f262b0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001b7e8f26fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b7e8f277f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b7e8f26e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b7e8f26670_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b7e8f268f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b7e8f27610_0, 0;
    %assign/vec4 v000001b7e8f26710_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001b7e8f262b0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001b7e8f26fd0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001b7e8f277f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b7e8f26e90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b7e8f26670_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b7e8f268f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b7e8f27610_0, 0, 1;
    %store/vec4 v000001b7e8f26710_0, 0, 1;
    %load/vec4 v000001b7e8f26a30_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7e8f262b0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7e8f26710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7e8f26e90_0, 0;
    %load/vec4 v000001b7e8f27070_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b7e8f26fd0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b7e8f26fd0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b7e8f26fd0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b7e8f26fd0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b7e8f26fd0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b7e8f26fd0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b7e8f26fd0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001b7e8f26fd0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b7e8f26fd0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001b7e8f26fd0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7e8f277f0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b7e8f26fd0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7e8f277f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001b7e8f26fd0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b7e8f26fd0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7e8f26e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7e8f26710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7e8f277f0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7e8f26e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b7e8f26710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7e8f277f0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b7e8f26fd0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7e8f26e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7e8f277f0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b7e8f26fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7e8f26e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7e8f277f0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b7e8f26fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7e8f26e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7e8f277f0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b7e8f26fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7e8f26e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7e8f277f0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7e8f27610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7e8f26e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7e8f277f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7e8f268f0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7e8f26670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7e8f277f0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b7e8f26fd0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b7e8f26fd0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b7e8f96b50;
T_4 ;
    %wait E_000001b7e8f1ade0;
    %fork t_1, S_000001b7e8ec52e0;
    %jmp t_0;
    .scope S_000001b7e8ec52e0;
t_1 ;
    %load/vec4 v000001b7e8f5b110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b7e8f25e50_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001b7e8f25e50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b7e8f25e50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f5bb10, 0, 4;
    %load/vec4 v000001b7e8f25e50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b7e8f25e50_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b7e8f5b6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001b7e8f5a350_0;
    %load/vec4 v000001b7e8f5b9d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f5bb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f5bb10, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001b7e8f96b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b7e8f96b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b7e8f5afd0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001b7e8f5afd0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001b7e8f5afd0_0;
    %ix/getv/s 4, v000001b7e8f5afd0_0;
    %load/vec4a v000001b7e8f5bb10, 4;
    %ix/getv/s 4, v000001b7e8f5afd0_0;
    %load/vec4a v000001b7e8f5bb10, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001b7e8f5afd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b7e8f5afd0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001b7e8ead6c0;
T_6 ;
    %wait E_000001b7e8f1aba0;
    %load/vec4 v000001b7e8f5b890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b7e8f5b070_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001b7e8f5c150_0;
    %load/vec4 v000001b7e8f5b610_0;
    %add;
    %assign/vec4 v000001b7e8f5b070_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001b7e8f5c150_0;
    %load/vec4 v000001b7e8f5b610_0;
    %sub;
    %assign/vec4 v000001b7e8f5b070_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001b7e8f5c150_0;
    %load/vec4 v000001b7e8f5b610_0;
    %and;
    %assign/vec4 v000001b7e8f5b070_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001b7e8f5c150_0;
    %load/vec4 v000001b7e8f5b610_0;
    %or;
    %assign/vec4 v000001b7e8f5b070_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001b7e8f5c150_0;
    %load/vec4 v000001b7e8f5b610_0;
    %xor;
    %assign/vec4 v000001b7e8f5b070_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001b7e8f5c150_0;
    %load/vec4 v000001b7e8f5b610_0;
    %or;
    %inv;
    %assign/vec4 v000001b7e8f5b070_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001b7e8f5c150_0;
    %load/vec4 v000001b7e8f5b610_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001b7e8f5b070_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001b7e8f5b610_0;
    %load/vec4 v000001b7e8f5c150_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001b7e8f5b070_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001b7e8f5c150_0;
    %ix/getv 4, v000001b7e8f5b610_0;
    %shiftl 4;
    %assign/vec4 v000001b7e8f5b070_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001b7e8f5c150_0;
    %ix/getv 4, v000001b7e8f5b610_0;
    %shiftr 4;
    %assign/vec4 v000001b7e8f5b070_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001b7e8edd7b0;
T_7 ;
    %wait E_000001b7e8f18320;
    %load/vec4 v000001b7e8f5aa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001b7e8f5a710_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001b7e8f5ac10, 4;
    %assign/vec4 v000001b7e8f5a990_0, 0;
T_7.0 ;
    %load/vec4 v000001b7e8f5acb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001b7e8f5a850_0;
    %ix/getv 3, v000001b7e8f5a710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f5ac10, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001b7e8edd7b0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b7e8f5a8f0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001b7e8f5a8f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b7e8f5a8f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f5ac10, 0, 4;
    %load/vec4 v000001b7e8f5a8f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b7e8f5a8f0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f5ac10, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f5ac10, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f5ac10, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f5ac10, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f5ac10, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f5ac10, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f5ac10, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f5ac10, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f5ac10, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7e8f5ac10, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001b7e8edd7b0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b7e8f5a8f0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001b7e8f5a8f0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001b7e8f5a8f0_0;
    %load/vec4a v000001b7e8f5ac10, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001b7e8f5a8f0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001b7e8f5a8f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b7e8f5a8f0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001b7e8ec5c20;
T_10 ;
    %wait E_000001b7e8f1ade0;
    %load/vec4 v000001b7e8fd7e00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b7e8fd8120_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b7e8fd8120_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b7e8fd8120_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001b7e8f1ed20;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7e8fd72c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7e8fd88a0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001b7e8f1ed20;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001b7e8fd72c0_0;
    %inv;
    %assign/vec4 v000001b7e8fd72c0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b7e8f1ed20;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7e8fd88a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7e8fd88a0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001b7e8fd8800_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
