// Seed: 3641840837
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  assign module_1.id_1 = 0;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  specify
    (id_7 => id_8) = (id_8, id_8);
  endspecify
endmodule
module module_1 #(
    parameter id_5 = 32'd23
) (
    output supply1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    output wor id_3
);
  wire _id_5;
  assign id_3 = 1;
  wire [1 : id_5] id_6;
  logic id_7;
  logic id_8;
  ;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_8,
      id_6,
      id_7,
      id_7
  );
  assign id_8 = id_5;
endmodule
