Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design cpu.ngc ...
WARNING:NetListWriters:298 - No output is written to cpu.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file cpu.edif ...
ngc2edif: Total memory usage is 82200 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design cpu.ngc ...
WARNING:NetListWriters:298 - No output is written to cpu.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file cpu.edif ...
ngc2edif: Total memory usage is 82456 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design cpu.ngc ...
WARNING:NetListWriters:298 - No output is written to cpu.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus u3/tmpCommand<15 : 0> on block cpu is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus u5/controllerOut<20 : 0> on block cpu is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus u5/controllerOut_mux0013<20 : 0> on
   block cpu is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus u8/immeOut<15 : 0> on block cpu is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file cpu.edif ...
ngc2edif: Total memory usage is 85528 kilobytes

