INFO: [HLS 200-10] Running '/home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'sokrat' on host 'Lenovo-V110' (Linux_x86_64 version 5.4.0-59-generic) on Thu Nov 25 12:30:55 MSK 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/sokrat/project/learn/Hybridsystem/homework/hw5/lab5_z2'
Sourcing Tcl script '/home/sokrat/project/learn/Hybridsystem/homework/hw5/lab5_z2/lab5_z2_prj/solution1/cosim.tcl'
INFO: [HLS 200-10] Opening project '/home/sokrat/project/learn/Hybridsystem/homework/hw5/lab5_z2/lab5_z2_prj'.
INFO: [HLS 200-10] Opening solution '/home/sokrat/project/learn/Hybridsystem/homework/hw5/lab5_z2/lab5_z2_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12t-csg325-1Q'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/home/sokrat/tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_lab5_z2.cpp
   Compiling (apcc) lab5_z2.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'sokrat' on host 'Lenovo-V110' (Linux_x86_64 version 5.4.0-59-generic) on Thu Nov 25 12:31:05 MSK 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/sokrat/project/learn/Hybridsystem/homework/hw5/lab5_z2/lab5_z2_prj/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_sokrat/717911637832666009981
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) lab5_z2_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'sokrat' on host 'Lenovo-V110' (Linux_x86_64 version 5.4.0-59-generic) on Thu Nov 25 12:31:13 MSK 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/sokrat/project/learn/Hybridsystem/homework/hw5/lab5_z2/lab5_z2_prj/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_sokrat/718461637832673152920
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
----------Pass!------------
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_lab5_z2_top glbl -prj lab5_z2.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s lab5_z2 -debug wave 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw5/lab5_z2/lab5_z2_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw5/lab5_z2/lab5_z2_prj/solution1/sim/verilog/lab5_z2.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lab5_z2_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw5/lab5_z2/lab5_z2_prj/solution1/sim/verilog/AESL_automem_d_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_d_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw5/lab5_z2/lab5_z2_prj/solution1/sim/verilog/lab5_z2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_z2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw5/lab5_z2/lab5_z2_prj/solution1/sim/verilog/lab5_z2_mux_432_3bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_z2_mux_432_3bkb
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab5_z2_mux_432_3bkb(ID=1)
Compiling module xil_defaultlib.lab5_z2
Compiling module xil_defaultlib.AESL_automem_d_out
Compiling module xil_defaultlib.apatb_lab5_z2_top
Compiling module work.glbl
Built simulation snapshot lab5_z2

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/sokrat/project/learn/Hybridsystem/homework/hw5/lab5_z2/lab5_z2_prj/solution1/sim/verilog/xsim.dir/lab5_z2/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/sokrat/project/learn/Hybridsystem/homework/hw5/lab5_z2/lab5_z2_prj/solution1/sim/verilog/xsim.dir/lab5_z2/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Nov 25 12:31:34 2021. For additional details about this file, please refer to the WebTalk help file at /home/sokrat/tools/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 25 12:31:34 2021...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/lab5_z2/xsim_script.tcl
# xsim {lab5_z2} -autoloadwcfg -tclbatch {lab5_z2.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source lab5_z2.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set d_out_group [add_wave_group d_out(memory) -into $coutputgroup]
## add_wave /apatb_lab5_z2_top/AESL_inst_lab5_z2/d_out_d0 -into $d_out_group -radix hex
## add_wave /apatb_lab5_z2_top/AESL_inst_lab5_z2/d_out_we0 -into $d_out_group -color #ffff00 -radix hex
## add_wave /apatb_lab5_z2_top/AESL_inst_lab5_z2/d_out_ce0 -into $d_out_group -color #ffff00 -radix hex
## add_wave /apatb_lab5_z2_top/AESL_inst_lab5_z2/d_out_address0 -into $d_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set d_in_group [add_wave_group d_in(wire) -into $cinputgroup]
## add_wave /apatb_lab5_z2_top/AESL_inst_lab5_z2/d_in_3_ap_ack -into $d_in_group -color #ffff00 -radix hex
## add_wave /apatb_lab5_z2_top/AESL_inst_lab5_z2/d_in_3_ap_vld -into $d_in_group -color #ffff00 -radix hex
## add_wave /apatb_lab5_z2_top/AESL_inst_lab5_z2/d_in_3 -into $d_in_group -radix hex
## add_wave /apatb_lab5_z2_top/AESL_inst_lab5_z2/d_in_2_ap_ack -into $d_in_group -color #ffff00 -radix hex
## add_wave /apatb_lab5_z2_top/AESL_inst_lab5_z2/d_in_2_ap_vld -into $d_in_group -color #ffff00 -radix hex
## add_wave /apatb_lab5_z2_top/AESL_inst_lab5_z2/d_in_2 -into $d_in_group -radix hex
## add_wave /apatb_lab5_z2_top/AESL_inst_lab5_z2/d_in_1_ap_ack -into $d_in_group -color #ffff00 -radix hex
## add_wave /apatb_lab5_z2_top/AESL_inst_lab5_z2/d_in_1_ap_vld -into $d_in_group -color #ffff00 -radix hex
## add_wave /apatb_lab5_z2_top/AESL_inst_lab5_z2/d_in_1 -into $d_in_group -radix hex
## add_wave /apatb_lab5_z2_top/AESL_inst_lab5_z2/d_in_0_ap_ack -into $d_in_group -color #ffff00 -radix hex
## add_wave /apatb_lab5_z2_top/AESL_inst_lab5_z2/d_in_0_ap_vld -into $d_in_group -color #ffff00 -radix hex
## add_wave /apatb_lab5_z2_top/AESL_inst_lab5_z2/d_in_0 -into $d_in_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_lab5_z2_top/AESL_inst_lab5_z2/ap_start -into $blocksiggroup
## add_wave /apatb_lab5_z2_top/AESL_inst_lab5_z2/ap_done -into $blocksiggroup
## add_wave /apatb_lab5_z2_top/AESL_inst_lab5_z2/ap_idle -into $blocksiggroup
## add_wave /apatb_lab5_z2_top/AESL_inst_lab5_z2/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_lab5_z2_top/AESL_inst_lab5_z2/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_lab5_z2_top/AESL_inst_lab5_z2/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_lab5_z2_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab5_z2_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab5_z2_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab5_z2_top/LENGTH_d_in_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab5_z2_top/LENGTH_d_in_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab5_z2_top/LENGTH_d_in_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab5_z2_top/LENGTH_d_in_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab5_z2_top/LENGTH_d_out -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_d_out_group [add_wave_group d_out(memory) -into $tbcoutputgroup]
## add_wave /apatb_lab5_z2_top/d_out_d0 -into $tb_d_out_group -radix hex
## add_wave /apatb_lab5_z2_top/d_out_we0 -into $tb_d_out_group -color #ffff00 -radix hex
## add_wave /apatb_lab5_z2_top/d_out_ce0 -into $tb_d_out_group -color #ffff00 -radix hex
## add_wave /apatb_lab5_z2_top/d_out_address0 -into $tb_d_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_d_in_group [add_wave_group d_in(wire) -into $tbcinputgroup]
## add_wave /apatb_lab5_z2_top/d_in_3_ap_ack -into $tb_d_in_group -color #ffff00 -radix hex
## add_wave /apatb_lab5_z2_top/d_in_3_ap_vld -into $tb_d_in_group -color #ffff00 -radix hex
## add_wave /apatb_lab5_z2_top/d_in_3 -into $tb_d_in_group -radix hex
## add_wave /apatb_lab5_z2_top/d_in_2_ap_ack -into $tb_d_in_group -color #ffff00 -radix hex
## add_wave /apatb_lab5_z2_top/d_in_2_ap_vld -into $tb_d_in_group -color #ffff00 -radix hex
## add_wave /apatb_lab5_z2_top/d_in_2 -into $tb_d_in_group -radix hex
## add_wave /apatb_lab5_z2_top/d_in_1_ap_ack -into $tb_d_in_group -color #ffff00 -radix hex
## add_wave /apatb_lab5_z2_top/d_in_1_ap_vld -into $tb_d_in_group -color #ffff00 -radix hex
## add_wave /apatb_lab5_z2_top/d_in_1 -into $tb_d_in_group -radix hex
## add_wave /apatb_lab5_z2_top/d_in_0_ap_ack -into $tb_d_in_group -color #ffff00 -radix hex
## add_wave /apatb_lab5_z2_top/d_in_0_ap_vld -into $tb_d_in_group -color #ffff00 -radix hex
## add_wave /apatb_lab5_z2_top/d_in_0 -into $tb_d_in_group -radix hex
## save_wave_config lab5_z2.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "150000"
// RTL Simulation : 1 / 3 [100.00%] @ "655590000"
// RTL Simulation : 2 / 3 [100.00%] @ "1311010000"
// RTL Simulation : 3 / 3 [100.00%] @ "1966430000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1966510 ns : File "/home/sokrat/project/learn/Hybridsystem/homework/hw5/lab5_z2/lab5_z2_prj/solution1/sim/verilog/lab5_z2.autotb.v" Line 606
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2337.918 ; gain = 8.004 ; free physical = 1418 ; free virtual = 6602
## quit
INFO: [Common 17-206] Exiting xsim at Thu Nov 25 12:31:57 2021...
INFO: [COSIM 212-316] Starting C post checking ...
----------Fail!------------
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
command 'ap_source' returned error code
    while executing
"source /home/sokrat/project/learn/Hybridsystem/homework/hw5/lab5_z2/lab5_z2_prj/solution1/cosim.tcl"
    invoked from within
"hls::main /home/sokrat/project/learn/Hybridsystem/homework/hw5/lab5_z2/lab5_z2_prj/solution1/cosim.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
