$date
	Wed Dec  4 09:34:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module DataMemoryTest $end
$var wire 128 ! out [127:0] $end
$var reg 32 " address [31:0] $end
$var reg 1 # clk $end
$var reg 32 $ inData [31:0] $end
$var reg 1 % writeSig $end
$scope module u_DataMemory $end
$var wire 32 & address [31:0] $end
$var wire 1 # clk $end
$var wire 32 ' inData [31:0] $end
$var wire 1 % writeSig $end
$var reg 32 ( addressTemp [31:0] $end
$var reg 3 ) clock [2:0] $end
$var reg 128 * out [127:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
b0 )
bx (
b111 '
b0 &
1%
b111 $
0#
b0 "
bx !
$end
#50000
b1 )
b0 (
1#
#100000
0#
#150000
b10 )
1#
#200000
b0 )
0#
b1111 $
b1111 '
b10100 "
b10100 &
#250000
b1 )
b10100 (
1#
#300000
0#
#350000
b10 )
1#
#400000
b0 )
0#
b101 "
b101 &
0%
#450000
b1 )
b101 (
1#
#500000
b0 )
0#
b10001 "
b10001 &
#550000
b1 )
b10001 (
1#
#600000
0#
#650000
b10 )
1#
#700000
0#
#750000
b11 )
1#
#800000
0#
#850000
b100 )
1#
#900000
0#
#950000
bx00000000000000000000000000001111xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx !
bx00000000000000000000000000001111xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx *
b10000 (
b101 )
1#
#1000000
0#
#1050000
b110 )
b10001 (
1#
#1100000
0#
#1150000
b111 )
1#
#1200000
0#
#1250000
b0 )
1#
#1300000
0#
