# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do four_bit_usr_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Downloads/digital_design/four_bit_usr {C:/Users/home/Downloads/digital_design/four_bit_usr/four_bit_usr_str.v}
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:59 on Nov 13,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Downloads/digital_design/four_bit_usr" C:/Users/home/Downloads/digital_design/four_bit_usr/four_bit_usr_str.v 
# -- Compiling module four_bit_usr_str
# -- Compiling module four_by_one_mux
# -- Compiling module d_ff
# 
# Top level modules:
# 	four_bit_usr_str
# End time: 21:09:00 on Nov 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Downloads/digital_design/four_bit_usr/four_bit_usr_tb.v
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:35 on Nov 13,2019
# vlog -reportprogress 300 -work work C:/Users/home/Downloads/digital_design/four_bit_usr/four_bit_usr_tb.v 
# -- Compiling module four_bit_usr_tb
# 
# Top level modules:
# 	four_bit_usr_tb
# End time: 21:09:35 on Nov 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.four_bit_usr_tb
# vsim work.four_bit_usr_tb 
# Start time: 21:09:40 on Nov 13,2019
# Loading work.four_bit_usr_tb
# Loading work.four_bit_usr_str
# Loading work.d_ff
# Loading work.four_by_one_mux
add wave -position insertpoint  \
sim:/four_bit_usr_tb/rstn \
sim:/four_bit_usr_tb/clk \
sim:/four_bit_usr_tb/SI \
sim:/four_bit_usr_tb/mode \
sim:/four_bit_usr_tb/par_in \
sim:/four_bit_usr_tb/par_out \
sim:/four_bit_usr_tb/shift_reg \
sim:/four_bit_usr_tb/SO
run
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/four_bit_usr/four_bit_usr_tb.v(29)
#    Time: 1 ns  Iteration: 0  Instance: /four_bit_usr_tb
# 1
# Break in Module four_bit_usr_tb at C:/Users/home/Downloads/digital_design/four_bit_usr/four_bit_usr_tb.v line 29
vlog -O0 -work work C:/Users/home/Downloads/digital_design/four_bit_usr/four_bit_usr_tb.v
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:02 on Nov 13,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Downloads/digital_design/four_bit_usr/four_bit_usr_tb.v 
# -- Compiling module four_bit_usr_tb
# ** Error: C:/Users/home/Downloads/digital_design/four_bit_usr/four_bit_usr_tb.v(29): (vlog-2730) Undefined variable: 'rstb'.
# End time: 21:13:02 on Nov 13,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
restart
run
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/four_bit_usr/four_bit_usr_tb.v(29)
#    Time: 1 ns  Iteration: 0  Instance: /four_bit_usr_tb
# 1
# Break in Module four_bit_usr_tb at C:/Users/home/Downloads/digital_design/four_bit_usr/four_bit_usr_tb.v line 29
vlog -O0 -work work C:/Users/home/Downloads/digital_design/four_bit_usr/four_bit_usr_tb.v
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:22 on Nov 13,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Downloads/digital_design/four_bit_usr/four_bit_usr_tb.v 
# -- Compiling module four_bit_usr_tb
# 
# Top level modules:
# 	four_bit_usr_tb
# End time: 21:13:22 on Nov 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.four_bit_usr_tb
run
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/four_bit_usr/four_bit_usr_tb.v(31)
#    Time: 1 ns  Iteration: 0  Instance: /four_bit_usr_tb
# 1
# Break in Module four_bit_usr_tb at C:/Users/home/Downloads/digital_design/four_bit_usr/four_bit_usr_tb.v line 31
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Downloads/digital_design/four_bit_usr C:/Users/home/Downloads/digital_design/four_bit_usr/four_bit_usr_str.v
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:05 on Nov 13,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Downloads/digital_design/four_bit_usr" C:/Users/home/Downloads/digital_design/four_bit_usr/four_bit_usr_str.v 
# -- Compiling module four_bit_usr_str
# -- Compiling module four_by_one_mux
# -- Compiling module d_ff
# 
# Top level modules:
# 	four_bit_usr_str
# End time: 21:14:05 on Nov 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.four_bit_usr_str
# Loading work.d_ff
# Loading work.four_by_one_mux
run
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/four_bit_usr/four_bit_usr_tb.v(31)
#    Time: 1 ns  Iteration: 0  Instance: /four_bit_usr_tb
# 1
# Break in Module four_bit_usr_tb at C:/Users/home/Downloads/digital_design/four_bit_usr/four_bit_usr_tb.v line 31
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Downloads/digital_design/four_bit_usr C:/Users/home/Downloads/digital_design/four_bit_usr/four_bit_usr_str.v
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:24 on Nov 13,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Downloads/digital_design/four_bit_usr" C:/Users/home/Downloads/digital_design/four_bit_usr/four_bit_usr_str.v 
# -- Compiling module four_bit_usr_str
# -- Compiling module four_by_one_mux
# -- Compiling module d_ff
# 
# Top level modules:
# 	four_bit_usr_str
# End time: 21:16:24 on Nov 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.four_bit_usr_str
# Loading work.d_ff
# Loading work.four_by_one_mux
run
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/four_bit_usr/four_bit_usr_tb.v(31)
#    Time: 1 ns  Iteration: 0  Instance: /four_bit_usr_tb
# 1
# Break in Module four_bit_usr_tb at C:/Users/home/Downloads/digital_design/four_bit_usr/four_bit_usr_tb.v line 31
# End time: 21:17:04 on Nov 13,2019, Elapsed time: 0:07:24
# Errors: 2, Warnings: 0
