Analysis & Synthesis report for projectVGA
Fri Dec 09 18:05:18 2022
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |projectVGA|S
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for vga_adapter:my_vga|altsyncram:VideoMemory|altsyncram_vhg1:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |projectVGA
 17. Parameter Settings for User Entity Instance: vga_adapter:my_vga
 18. Parameter Settings for User Entity Instance: vga_adapter:my_vga|vga_address_translator:user_input_translator
 19. Parameter Settings for User Entity Instance: vga_adapter:my_vga|altsyncram:VideoMemory
 20. Parameter Settings for User Entity Instance: vga_adapter:my_vga|vga_pll:mypll|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: vga_adapter:my_vga|vga_controller:controller
 22. Parameter Settings for User Entity Instance: vga_adapter:my_vga|vga_controller:controller|vga_address_translator:controller_translator
 23. Parameter Settings for Inferred Entity Instance: three_decimal_vals:my_three|lpm_divide:Mod0
 24. Parameter Settings for Inferred Entity Instance: three_decimal_vals:my_three|lpm_divide:Div0
 25. Parameter Settings for Inferred Entity Instance: three_decimal_vals:my_three|lpm_divide:Div1
 26. Parameter Settings for Inferred Entity Instance: three_decimal_vals_score:my_three_score|lpm_divide:Mod0
 27. Parameter Settings for Inferred Entity Instance: three_decimal_vals_score:my_three_score|lpm_divide:Div0
 28. altsyncram Parameter Settings by Entity Instance
 29. altpll Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "vga_adapter:my_vga"
 31. Port Connectivity Checks: "three_decimal_vals_score:my_three_score"
 32. Port Connectivity Checks: "three_decimal_vals:my_three"
 33. Port Connectivity Checks: "lfsr3:my_lfsr_3"
 34. Port Connectivity Checks: "lfsr2:my_lfsr_2"
 35. Port Connectivity Checks: "lfsr:my_lfsr_1"
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages
 39. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 09 18:05:18 2022       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; projectVGA                                  ;
; Top-level Entity Name              ; projectVGA                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 12,481                                      ;
;     Total combinational functions  ; 12,452                                      ;
;     Dedicated logic registers      ; 2,151                                       ;
; Total registers                    ; 2151                                        ;
; Total pins                         ; 78                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 230,400                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; projectVGA         ; projectVGA         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                ; Library ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File   ; C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_pll.v                ;         ;
; vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File        ; C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_controller.v         ;         ;
; vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File        ; C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_address_translator.v ;         ;
; projectVGA.v                         ; yes             ; User Verilog HDL File        ; C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v                         ;         ;
; vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File        ; C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_adapter.v            ;         ;
; lfsr.v                               ; yes             ; User Verilog HDL File        ; C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr.v                               ;         ;
; lfsr2.v                              ; yes             ; User Verilog HDL File        ; C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr2.v                              ;         ;
; lfsr3.v                              ; yes             ; User Verilog HDL File        ; C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr3.v                              ;         ;
; seven_segment.v                      ; yes             ; User Verilog HDL File        ; C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/seven_segment.v                      ;         ;
; three_decimal_vals.v                 ; yes             ; User Verilog HDL File        ; C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v                 ;         ;
; three_decimal_vals_score.v           ; yes             ; User Verilog HDL File        ; C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals_score.v           ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                       ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                          ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                       ;         ;
; aglobal161.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                       ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                        ;         ;
; altrom.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                           ;         ;
; altram.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                           ;         ;
; altdpram.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                         ;         ;
; db/altsyncram_vhg1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/altsyncram_vhg1.tdf               ;         ;
; db/decode_5ua.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/decode_5ua.tdf                    ;         ;
; db/decode_u9a.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/decode_u9a.tdf                    ;         ;
; db/mux_gob.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/mux_gob.tdf                       ;         ;
; altpll.tdf                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf                                           ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_pll.inc                                      ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratixii_pll.inc                                    ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                    ;         ;
; lpm_divide.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf                                       ;         ;
; abs_divider.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/abs_divider.inc                                      ;         ;
; sign_div_unsign.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                  ;         ;
; db/lpm_divide_m9m.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/lpm_divide_m9m.tdf                ;         ;
; db/sign_div_unsign_bkh.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/sign_div_unsign_bkh.tdf           ;         ;
; db/alt_u_div_a4f.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/alt_u_div_a4f.tdf                 ;         ;
; db/add_sub_7pc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/add_sub_7pc.tdf                   ;         ;
; db/add_sub_8pc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/add_sub_8pc.tdf                   ;         ;
; db/lpm_divide_jhm.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/lpm_divide_jhm.tdf                ;         ;
; db/lpm_divide_lhm.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/lpm_divide_lhm.tdf                ;         ;
; db/sign_div_unsign_dkh.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/sign_div_unsign_dkh.tdf           ;         ;
; db/alt_u_div_e4f.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/alt_u_div_e4f.tdf                 ;         ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 12,481    ;
;                                             ;           ;
; Total combinational functions               ; 12452     ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2475      ;
;     -- 3 input functions                    ; 6169      ;
;     -- <=2 input functions                  ; 3808      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2931      ;
;     -- arithmetic mode                      ; 9521      ;
;                                             ;           ;
; Total registers                             ; 2151      ;
;     -- Dedicated logic registers            ; 2151      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 78        ;
; Total memory bits                           ; 230400    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2148      ;
; Total fan-out                               ; 43923     ;
; Average fan-out                             ; 2.97      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                 ; Entity Name              ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |projectVGA                                             ; 12452 (11994)       ; 2151 (2100)               ; 230400      ; 0            ; 0       ; 0         ; 78   ; 0            ; |projectVGA                                                                                                                                         ; projectVGA               ; work         ;
;    |lfsr2:my_lfsr_2|                                    ; 7 (7)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|lfsr2:my_lfsr_2                                                                                                                         ; lfsr2                    ; work         ;
;    |lfsr3:my_lfsr_3|                                    ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|lfsr3:my_lfsr_3                                                                                                                         ; lfsr3                    ; work         ;
;    |lfsr:my_lfsr_1|                                     ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|lfsr:my_lfsr_1                                                                                                                          ; lfsr                     ; work         ;
;    |three_decimal_vals:my_three|                        ; 176 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|three_decimal_vals:my_three                                                                                                             ; three_decimal_vals       ; work         ;
;       |lpm_divide:Div0|                                 ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|three_decimal_vals:my_three|lpm_divide:Div0                                                                                             ; lpm_divide               ; work         ;
;          |lpm_divide_jhm:auto_generated|                ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|three_decimal_vals:my_three|lpm_divide:Div0|lpm_divide_jhm:auto_generated                                                               ; lpm_divide_jhm           ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|three_decimal_vals:my_three|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                   ; sign_div_unsign_bkh      ; work         ;
;                |alt_u_div_a4f:divider|                  ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|three_decimal_vals:my_three|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider             ; alt_u_div_a4f            ; work         ;
;       |lpm_divide:Div1|                                 ; 40 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|three_decimal_vals:my_three|lpm_divide:Div1                                                                                             ; lpm_divide               ; work         ;
;          |lpm_divide_lhm:auto_generated|                ; 40 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|three_decimal_vals:my_three|lpm_divide:Div1|lpm_divide_lhm:auto_generated                                                               ; lpm_divide_lhm           ; work         ;
;             |sign_div_unsign_dkh:divider|               ; 40 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|three_decimal_vals:my_three|lpm_divide:Div1|lpm_divide_lhm:auto_generated|sign_div_unsign_dkh:divider                                   ; sign_div_unsign_dkh      ; work         ;
;                |alt_u_div_e4f:divider|                  ; 40 (40)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|three_decimal_vals:my_three|lpm_divide:Div1|lpm_divide_lhm:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_e4f:divider             ; alt_u_div_e4f            ; work         ;
;       |lpm_divide:Mod0|                                 ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|three_decimal_vals:my_three|lpm_divide:Mod0                                                                                             ; lpm_divide               ; work         ;
;          |lpm_divide_m9m:auto_generated|                ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|three_decimal_vals:my_three|lpm_divide:Mod0|lpm_divide_m9m:auto_generated                                                               ; lpm_divide_m9m           ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|three_decimal_vals:my_three|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                   ; sign_div_unsign_bkh      ; work         ;
;                |alt_u_div_a4f:divider|                  ; 59 (59)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|three_decimal_vals:my_three|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider             ; alt_u_div_a4f            ; work         ;
;       |seven_segment:seven_segment_hun_digit|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|three_decimal_vals:my_three|seven_segment:seven_segment_hun_digit                                                                       ; seven_segment            ; work         ;
;       |seven_segment:seven_segment_one_digit|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|three_decimal_vals:my_three|seven_segment:seven_segment_one_digit                                                                       ; seven_segment            ; work         ;
;       |seven_segment:seven_segment_ten_digit|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|three_decimal_vals:my_three|seven_segment:seven_segment_ten_digit                                                                       ; seven_segment            ; work         ;
;    |three_decimal_vals_score:my_three_score|            ; 129 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|three_decimal_vals_score:my_three_score                                                                                                 ; three_decimal_vals_score ; work         ;
;       |lpm_divide:Div0|                                 ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|three_decimal_vals_score:my_three_score|lpm_divide:Div0                                                                                 ; lpm_divide               ; work         ;
;          |lpm_divide_jhm:auto_generated|                ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|three_decimal_vals_score:my_three_score|lpm_divide:Div0|lpm_divide_jhm:auto_generated                                                   ; lpm_divide_jhm           ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|three_decimal_vals_score:my_three_score|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh      ; work         ;
;                |alt_u_div_a4f:divider|                  ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|three_decimal_vals_score:my_three_score|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider ; alt_u_div_a4f            ; work         ;
;       |lpm_divide:Mod0|                                 ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|three_decimal_vals_score:my_three_score|lpm_divide:Mod0                                                                                 ; lpm_divide               ; work         ;
;          |lpm_divide_m9m:auto_generated|                ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|three_decimal_vals_score:my_three_score|lpm_divide:Mod0|lpm_divide_m9m:auto_generated                                                   ; lpm_divide_m9m           ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|three_decimal_vals_score:my_three_score|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh      ; work         ;
;                |alt_u_div_a4f:divider|                  ; 59 (59)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|three_decimal_vals_score:my_three_score|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider ; alt_u_div_a4f            ; work         ;
;       |seven_segment:seven_segment_one_digit|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|three_decimal_vals_score:my_three_score|seven_segment:seven_segment_one_digit                                                           ; seven_segment            ; work         ;
;       |seven_segment:seven_segment_ten_digit|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|three_decimal_vals_score:my_three_score|seven_segment:seven_segment_ten_digit                                                           ; seven_segment            ; work         ;
;    |vga_adapter:my_vga|                                 ; 137 (2)             ; 34 (0)                    ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|vga_adapter:my_vga                                                                                                                      ; vga_adapter              ; work         ;
;       |altsyncram:VideoMemory|                          ; 47 (0)              ; 8 (0)                     ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|vga_adapter:my_vga|altsyncram:VideoMemory                                                                                               ; altsyncram               ; work         ;
;          |altsyncram_vhg1:auto_generated|               ; 47 (0)              ; 8 (8)                     ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|vga_adapter:my_vga|altsyncram:VideoMemory|altsyncram_vhg1:auto_generated                                                                ; altsyncram_vhg1          ; work         ;
;             |decode_5ua:decode2|                        ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|vga_adapter:my_vga|altsyncram:VideoMemory|altsyncram_vhg1:auto_generated|decode_5ua:decode2                                             ; decode_5ua               ; work         ;
;             |decode_u9a:rden_decode_b|                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|vga_adapter:my_vga|altsyncram:VideoMemory|altsyncram_vhg1:auto_generated|decode_u9a:rden_decode_b                                       ; decode_u9a               ; work         ;
;             |mux_gob:mux3|                              ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|vga_adapter:my_vga|altsyncram:VideoMemory|altsyncram_vhg1:auto_generated|mux_gob:mux3                                                   ; mux_gob                  ; work         ;
;       |vga_address_translator:user_input_translator|    ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|vga_adapter:my_vga|vga_address_translator:user_input_translator                                                                         ; vga_address_translator   ; work         ;
;       |vga_controller:controller|                       ; 68 (48)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|vga_adapter:my_vga|vga_controller:controller                                                                                            ; vga_controller           ; work         ;
;          |vga_address_translator:controller_translator| ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|vga_adapter:my_vga|vga_controller:controller|vga_address_translator:controller_translator                                               ; vga_address_translator   ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|vga_adapter:my_vga|vga_pll:mypll                                                                                                        ; vga_pll                  ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|vga_adapter:my_vga|vga_pll:mypll|altpll:altpll_component                                                                                ; altpll                   ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                          ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; vga_adapter:my_vga|altsyncram:VideoMemory|altsyncram_vhg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 76800        ; 3            ; 76800        ; 3            ; 230400 ; None ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |projectVGA|S                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------+---------------+-----------------+-------------------+----------------+---------------+---------------+---------------+----------------+-----------------------+------------------------+-----------------------+-----------------------+------------------------+-----------------------+------------------------+--------------+------------------+-------------------+---------------------+-----------------------+--------------------+-------------------+-------------------+-------------------+--------------------+-------------------+---------------------+-----------------------+--------------------+-------------------+-------------------+-------------------+--------------------+-------------------+---------------------+-----------------------+--------------------+-------------------+-------------------+-------------------+--------------------+------------+--------------+----------------+-------------+------------+------------+------------+-------------+--------+---------+--------+--------+---------+--------+---------+
; Name                   ; S.BULLET_EXIT ; S.BULLET_BUFFER ; S.BULLET_VELOCITY ; S.BULLET_XCOND ; S.BULLET_YADD ; S.BULLET_XADD ; S.BULLET_DRAW ; S.BULLET_START ; S.END_BACKGROUND_EXIT ; S.END_BACKGROUND_YCOND ; S.END_BACKGROUND_YADD ; S.END_BACKGROUND_XADD ; S.END_BACKGROUND_XCOND ; S.END_BACKGROUND_DRAW ; S.END_BACKGROUND_START ; S.GAME_RESET ; S.COLLISION_COND ; S.OBSTACLE_3_EXIT ; S.OBSTACLE_3_BUFFER ; S.OBSTACLE_3_VELOCITY ; S.OBSTACLE_3_XCOND ; S.OBSTACLE_3_YADD ; S.OBSTACLE_3_XADD ; S.OBSTACLE_3_DRAW ; S.OBSTACLE_3_START ; S.OBSTACLE_2_EXIT ; S.OBSTACLE_2_BUFFER ; S.OBSTACLE_2_VELOCITY ; S.OBSTACLE_2_XCOND ; S.OBSTACLE_2_YADD ; S.OBSTACLE_2_XADD ; S.OBSTACLE_2_DRAW ; S.OBSTACLE_2_START ; S.OBSTACLE_1_EXIT ; S.OBSTACLE_1_BUFFER ; S.OBSTACLE_1_VELOCITY ; S.OBSTACLE_1_XCOND ; S.OBSTACLE_1_YADD ; S.OBSTACLE_1_XADD ; S.OBSTACLE_1_DRAW ; S.OBSTACLE_1_START ; S.CAR_EXIT ; S.CAR_BUFFER ; S.CAR_VELOCITY ; S.CAR_YCOND ; S.CAR_YADD ; S.CAR_XADD ; S.CAR_DRAW ; S.CAR_START ; S.EXIT ; S.YCOND ; S.YADD ; S.XADD ; S.XCOND ; S.DRAW ; S.START ;
+------------------------+---------------+-----------------+-------------------+----------------+---------------+---------------+---------------+----------------+-----------------------+------------------------+-----------------------+-----------------------+------------------------+-----------------------+------------------------+--------------+------------------+-------------------+---------------------+-----------------------+--------------------+-------------------+-------------------+-------------------+--------------------+-------------------+---------------------+-----------------------+--------------------+-------------------+-------------------+-------------------+--------------------+-------------------+---------------------+-----------------------+--------------------+-------------------+-------------------+-------------------+--------------------+------------+--------------+----------------+-------------+------------+------------+------------+-------------+--------+---------+--------+--------+---------+--------+---------+
; S.START                ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 0       ;
; S.DRAW                 ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 1      ; 1       ;
; S.XCOND                ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 1       ; 0      ; 1       ;
; S.XADD                 ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 1      ; 0       ; 0      ; 1       ;
; S.YADD                 ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 1      ; 0      ; 0       ; 0      ; 1       ;
; S.YCOND                ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 1       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.EXIT                 ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 1      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.CAR_START            ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 1           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.CAR_DRAW             ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 1          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.CAR_XADD             ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 1          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.CAR_YADD             ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 1          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.CAR_YCOND            ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 1           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.CAR_VELOCITY         ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 1              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.CAR_BUFFER           ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 1            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.CAR_EXIT             ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 1          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.OBSTACLE_1_START     ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 1                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.OBSTACLE_1_DRAW      ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 1                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.OBSTACLE_1_XADD      ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 1                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.OBSTACLE_1_YADD      ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 1                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.OBSTACLE_1_XCOND     ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 1                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.OBSTACLE_1_VELOCITY  ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 1                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.OBSTACLE_1_BUFFER    ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 1                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.OBSTACLE_1_EXIT      ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 1                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.OBSTACLE_2_START     ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 1                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.OBSTACLE_2_DRAW      ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 1                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.OBSTACLE_2_XADD      ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 1                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.OBSTACLE_2_YADD      ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 1                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.OBSTACLE_2_XCOND     ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 1                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.OBSTACLE_2_VELOCITY  ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 1                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.OBSTACLE_2_BUFFER    ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 1                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.OBSTACLE_2_EXIT      ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 1                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.OBSTACLE_3_START     ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 1                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.OBSTACLE_3_DRAW      ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 1                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.OBSTACLE_3_XADD      ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 1                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.OBSTACLE_3_YADD      ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 1                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.OBSTACLE_3_XCOND     ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 1                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.OBSTACLE_3_VELOCITY  ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 1                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.OBSTACLE_3_BUFFER    ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 1                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.OBSTACLE_3_EXIT      ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 1                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.COLLISION_COND       ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 1                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.GAME_RESET           ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 1            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.END_BACKGROUND_START ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 1                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.END_BACKGROUND_DRAW  ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 1                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.END_BACKGROUND_XCOND ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 1                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.END_BACKGROUND_XADD  ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 1                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.END_BACKGROUND_YADD  ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 1                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.END_BACKGROUND_YCOND ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 1                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.END_BACKGROUND_EXIT  ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 1                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.BULLET_START         ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 1              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.BULLET_DRAW          ; 0             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 1             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.BULLET_XADD          ; 0             ; 0               ; 0                 ; 0              ; 0             ; 1             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.BULLET_YADD          ; 0             ; 0               ; 0                 ; 0              ; 1             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.BULLET_XCOND         ; 0             ; 0               ; 0                 ; 1              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.BULLET_VELOCITY      ; 0             ; 0               ; 1                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.BULLET_BUFFER        ; 0             ; 1               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
; S.BULLET_EXIT          ; 1             ; 0               ; 0                 ; 0              ; 0             ; 0             ; 0             ; 0              ; 0                     ; 0                      ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0            ; 0                ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0                 ; 0                   ; 0                     ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0          ; 0            ; 0              ; 0           ; 0          ; 0          ; 0          ; 0           ; 0      ; 0       ; 0      ; 0      ; 0       ; 0      ; 1       ;
+------------------------+---------------+-----------------+-------------------+----------------+---------------+---------------+---------------+----------------+-----------------------+------------------------+-----------------------+-----------------------+------------------------+-----------------------+------------------------+--------------+------------------+-------------------+---------------------+-----------------------+--------------------+-------------------+-------------------+-------------------+--------------------+-------------------+---------------------+-----------------------+--------------------+-------------------+-------------------+-------------------+--------------------+-------------------+---------------------+-----------------------+--------------------+-------------------+-------------------+-------------------+--------------------+------------+--------------+----------------+-------------+------------+------------+------------+-------------+--------+---------+--------+--------+---------+--------+---------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; bullet_x_delta_next[0..63]              ; Stuck at GND due to stuck port data_in ;
; lfsr:my_lfsr_1|rand[6]                  ; Stuck at VCC due to stuck port data_in ;
; lfsr:my_lfsr_1|rand[4]                  ; Stuck at GND due to stuck port data_in ;
; init_obstacle_1_imageX[8,9,11..63]      ; Merged with init_obstacle_1_imageX[10] ;
; init_obstacle_2_imageX[9,11..63]        ; Merged with init_obstacle_2_imageX[10] ;
; init_obstacle_3_imageX[8,9,11..63]      ; Merged with init_obstacle_3_imageX[10] ;
; init_obstacle_1_imageX[10]              ; Stuck at GND due to stuck port data_in ;
; init_obstacle_2_imageX[10]              ; Stuck at GND due to stuck port data_in ;
; init_obstacle_3_imageX[10]              ; Stuck at GND due to stuck port data_in ;
; S~4                                     ; Lost fanout                            ;
; S~5                                     ; Lost fanout                            ;
; S~6                                     ; Lost fanout                            ;
; S~7                                     ; Lost fanout                            ;
; S~8                                     ; Lost fanout                            ;
; S~9                                     ; Lost fanout                            ;
; S~10                                    ; Lost fanout                            ;
; S~11                                    ; Lost fanout                            ;
; S~12                                    ; Lost fanout                            ;
; S~13                                    ; Lost fanout                            ;
; S~14                                    ; Lost fanout                            ;
; S~15                                    ; Lost fanout                            ;
; S~16                                    ; Lost fanout                            ;
; S~17                                    ; Lost fanout                            ;
; S~18                                    ; Lost fanout                            ;
; S~19                                    ; Lost fanout                            ;
; init_obstacle_1_imageX[6]               ; Stuck at VCC due to stuck port data_in ;
; init_obstacle_1_imageX[4]               ; Stuck at GND due to stuck port data_in ;
; timer[8..63]                            ; Lost fanout                            ;
; score[8..63]                            ; Lost fanout                            ;
; lfsr3:my_lfsr_3|rand[0]                 ; Merged with lfsr3:my_lfsr_3|rand[7]    ;
; Total Number of Removed Registers = 364 ;                                        ;
+-----------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                      ;
+----------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; Register name              ; Reason for Removal        ; Registers Removed due to This Register                                                  ;
+----------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; init_obstacle_1_imageX[10] ; Stuck at GND              ; score[63], score[62], score[61], score[60], score[59], score[58], score[57], score[56], ;
;                            ; due to stuck port data_in ; score[55], score[54], score[53], score[52], score[51], score[50], score[49], score[48], ;
;                            ;                           ; score[47], score[46], score[45], score[44], score[43], score[42], score[41], score[40], ;
;                            ;                           ; score[39], score[38], score[37], score[36], score[35], score[34], score[33], score[32], ;
;                            ;                           ; score[31], score[30], score[29], score[28], score[27], score[26], score[25], score[24], ;
;                            ;                           ; score[23], score[22], score[21], score[20], score[19], score[18], score[17], score[16], ;
;                            ;                           ; score[15], score[14], score[13], score[12], score[11], score[10], score[9], score[8]    ;
; timer[63]                  ; Lost Fanouts              ; timer[62], timer[61], timer[60], timer[59], timer[58], timer[57], timer[56], timer[55], ;
;                            ;                           ; timer[54], timer[53], timer[52], timer[51], timer[50], timer[49], timer[48], timer[47], ;
;                            ;                           ; timer[46], timer[45], timer[44], timer[43], timer[42], timer[41], timer[40], timer[39], ;
;                            ;                           ; timer[38], timer[37], timer[36], timer[35], timer[34], timer[33], timer[32], timer[31], ;
;                            ;                           ; timer[30], timer[29], timer[28], timer[27], timer[26], timer[25], timer[24], timer[23], ;
;                            ;                           ; timer[22], timer[21], timer[20], timer[19], timer[18], timer[17], timer[16], timer[15], ;
;                            ;                           ; timer[14], timer[13], timer[12], timer[11], timer[10], timer[9], timer[8]               ;
; lfsr:my_lfsr_1|rand[6]     ; Stuck at VCC              ; lfsr:my_lfsr_1|rand[4]                                                                  ;
;                            ; due to stuck port data_in ;                                                                                         ;
+----------------------------+---------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2151  ;
; Number of registers using Synchronous Clear  ; 256   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1840  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 552   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; lfsr:my_lfsr_1|rand[0]                 ; 9       ;
; lfsr:my_lfsr_1|rand[1]                 ; 7       ;
; lfsr2:my_lfsr_2|rand[7]                ; 3       ;
; lfsr2:my_lfsr_2|rand[6]                ; 2       ;
; lfsr2:my_lfsr_2|rand[2]                ; 4       ;
; lfsr2:my_lfsr_2|rand[1]                ; 4       ;
; lfsr2:my_lfsr_2|rand[0]                ; 2       ;
; lfsr3:my_lfsr_3|rand[7]                ; 4       ;
; lfsr3:my_lfsr_3|rand[1]                ; 3       ;
; Total number of inverted registers = 9 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |projectVGA|vga_adapter:my_vga|vga_controller:controller|yCounter[0] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |projectVGA|init_obstacle_1_imageX[3]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |projectVGA|init_obstacle_2_imageX[4]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |projectVGA|init_obstacle_3_imageX[2]                                ;
; 6:1                ; 64 bits   ; 256 LEs       ; 64 LEs               ; 192 LEs                ; Yes        ; |projectVGA|obstacle_1_y_delta_next[58]                              ;
; 6:1                ; 64 bits   ; 256 LEs       ; 64 LEs               ; 192 LEs                ; Yes        ; |projectVGA|obstacle_2_y_delta_next[45]                              ;
; 6:1                ; 64 bits   ; 256 LEs       ; 64 LEs               ; 192 LEs                ; Yes        ; |projectVGA|obstacle_3_y_delta_next[15]                              ;
; 8:1                ; 17 bits   ; 85 LEs        ; 85 LEs               ; 0 LEs                  ; Yes        ; |projectVGA|y[6]                                                     ;
; 8:1                ; 64 bits   ; 320 LEs       ; 64 LEs               ; 256 LEs                ; Yes        ; |projectVGA|bullet_y_delta_next[6]                                   ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |projectVGA|car_x_delta_next                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:my_vga|altsyncram:VideoMemory|altsyncram_vhg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |projectVGA                                  ;
+------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name         ; Value                                                            ; Type            ;
+------------------------+------------------------------------------------------------------+-----------------+
; init_car_imageX        ; 0000000000000000000000000000000000000000000000000000000010010110 ; Unsigned Binary ;
; init_car_imageY        ; 0000000000000000000000000000000000000000000000000000000010111110 ; Unsigned Binary ;
; init_obstacle_1_imageY ; 0000000000000000000000000000000000000000000000000000000000000001 ; Unsigned Binary ;
; init_obstacle_2_imageY ; 0000000000000000000000000000000000000000000000000000000000000001 ; Unsigned Binary ;
; init_obstacle_3_imageY ; 0000000000000000000000000000000000000000000000000000000000000001 ; Unsigned Binary ;
; init_bullet_imageY     ; 0000000000000000000000000000000000000000000000000000000011000111 ; Unsigned Binary ;
; carHieght              ; 0000000000000000000000000000000000000000000000000000000000011110 ; Unsigned Binary ;
; carLength              ; 0000000000000000000000000000000000000000000000000000000000001111 ; Unsigned Binary ;
; obstacle_1_Hieght      ; 0000000000000000000000000000000000000000000000000000000000010100 ; Unsigned Binary ;
; obstacle_1_Length      ; 0000000000000000000000000000000000000000000000000000000000101101 ; Unsigned Binary ;
; obstacle_2_Hieght      ; 0000000000000000000000000000000000000000000000000000000000011001 ; Unsigned Binary ;
; obstacle_2_Length      ; 0000000000000000000000000000000000000000000000000000000000011001 ; Unsigned Binary ;
; obstacle_3_Hieght      ; 0000000000000000000000000000000000000000000000000000000000100011 ; Unsigned Binary ;
; obstacle_3_Length      ; 0000000000000000000000000000000000000000000000000000000000010100 ; Unsigned Binary ;
; bulletLength           ; 0000000000000000000000000000000000000000000000000000000000000101 ; Unsigned Binary ;
; bulletHieght           ; 0000000000000000000000000000000000000000000000000000000000000101 ; Unsigned Binary ;
; START                  ; 0000000000000000                                                 ; Unsigned Binary ;
; DRAW                   ; 0000000000000001                                                 ; Unsigned Binary ;
; XCOND                  ; 0000000000000010                                                 ; Unsigned Binary ;
; XADD                   ; 0000000000000011                                                 ; Unsigned Binary ;
; YADD                   ; 0000000000000100                                                 ; Unsigned Binary ;
; YCOND                  ; 0000000000000101                                                 ; Unsigned Binary ;
; EXIT                   ; 0000000000000110                                                 ; Unsigned Binary ;
; CAR_START              ; 0000000000000111                                                 ; Unsigned Binary ;
; CAR_DRAW               ; 0000000000001000                                                 ; Unsigned Binary ;
; CAR_XADD               ; 0000000000001001                                                 ; Unsigned Binary ;
; CAR_YADD               ; 0000000000001010                                                 ; Unsigned Binary ;
; CAR_YCOND              ; 0000000000001011                                                 ; Unsigned Binary ;
; CAR_VELOCITY           ; 0000000000001100                                                 ; Unsigned Binary ;
; CAR_BUFFER             ; 0000000000001101                                                 ; Unsigned Binary ;
; CAR_EXIT               ; 0000000000001110                                                 ; Unsigned Binary ;
; OBSTACLE_1_START       ; 0000000000001111                                                 ; Unsigned Binary ;
; OBSTACLE_1_DRAW        ; 0000000000010000                                                 ; Unsigned Binary ;
; OBSTACLE_1_XADD        ; 0000000000010001                                                 ; Unsigned Binary ;
; OBSTACLE_1_YADD        ; 0000000000010010                                                 ; Unsigned Binary ;
; OBSTACLE_1_XCOND       ; 0000000000010011                                                 ; Unsigned Binary ;
; OBSTACLE_1_VELOCITY    ; 0000000000010100                                                 ; Unsigned Binary ;
; OBSTACLE_1_BUFFER      ; 0000000000010101                                                 ; Unsigned Binary ;
; OBSTACLE_1_EXIT        ; 0000000000010110                                                 ; Unsigned Binary ;
; OBSTACLE_2_START       ; 0000000000010111                                                 ; Unsigned Binary ;
; OBSTACLE_2_DRAW        ; 0000000000011000                                                 ; Unsigned Binary ;
; OBSTACLE_2_XADD        ; 0000000000011001                                                 ; Unsigned Binary ;
; OBSTACLE_2_YADD        ; 0000000000011010                                                 ; Unsigned Binary ;
; OBSTACLE_2_XCOND       ; 0000000000011011                                                 ; Unsigned Binary ;
; OBSTACLE_2_VELOCITY    ; 0000000000011100                                                 ; Unsigned Binary ;
; OBSTACLE_2_BUFFER      ; 0000000000011101                                                 ; Unsigned Binary ;
; OBSTACLE_2_EXIT        ; 0000000000011110                                                 ; Unsigned Binary ;
; OBSTACLE_3_START       ; 0000000000011111                                                 ; Unsigned Binary ;
; OBSTACLE_3_DRAW        ; 0000000000100000                                                 ; Unsigned Binary ;
; OBSTACLE_3_XADD        ; 0000000000100001                                                 ; Unsigned Binary ;
; OBSTACLE_3_YADD        ; 0000000000100010                                                 ; Unsigned Binary ;
; OBSTACLE_3_XCOND       ; 0000000000100011                                                 ; Unsigned Binary ;
; OBSTACLE_3_VELOCITY    ; 0000000000100100                                                 ; Unsigned Binary ;
; OBSTACLE_3_BUFFER      ; 0000000000100101                                                 ; Unsigned Binary ;
; OBSTACLE_3_EXIT        ; 0000000000100110                                                 ; Unsigned Binary ;
; COLLISION_COND         ; 0000000000100111                                                 ; Unsigned Binary ;
; GAME_RESET             ; 0000000000101000                                                 ; Unsigned Binary ;
; END_BACKGROUND_START   ; 0000000000101001                                                 ; Unsigned Binary ;
; END_BACKGROUND_DRAW    ; 0000000000101010                                                 ; Unsigned Binary ;
; END_BACKGROUND_XCOND   ; 0000000000101011                                                 ; Unsigned Binary ;
; END_BACKGROUND_XADD    ; 0000000000101100                                                 ; Unsigned Binary ;
; END_BACKGROUND_YADD    ; 0000000000101101                                                 ; Unsigned Binary ;
; END_BACKGROUND_YCOND   ; 0000000000101110                                                 ; Unsigned Binary ;
; END_BACKGROUND_EXIT    ; 0000000000101111                                                 ; Unsigned Binary ;
; BULLET_START           ; 0000000000110000                                                 ; Unsigned Binary ;
; BULLET_DRAW            ; 0000000000110001                                                 ; Unsigned Binary ;
; BULLET_XADD            ; 0000000000110010                                                 ; Unsigned Binary ;
; BULLET_YADD            ; 0000000000110011                                                 ; Unsigned Binary ;
; BULLET_XCOND           ; 0000000000110100                                                 ; Unsigned Binary ;
; BULLET_VELOCITY        ; 0000000000110101                                                 ; Unsigned Binary ;
; BULLET_BUFFER          ; 0000000000110110                                                 ; Unsigned Binary ;
; BULLET_EXIT            ; 0000000000110111                                                 ; Unsigned Binary ;
+------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:my_vga ;
+-------------------------+----------------+----------------------+
; Parameter Name          ; Value          ; Type                 ;
+-------------------------+----------------+----------------------+
; BITS_PER_COLOUR_CHANNEL ; 1              ; Signed Integer       ;
; MONOCHROME              ; FALSE          ; String               ;
; RESOLUTION              ; 320x240        ; String               ;
; BACKGROUND_IMAGE        ; background.mif ; String               ;
+-------------------------+----------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:my_vga|vga_address_translator:user_input_translator ;
+----------------+---------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                              ;
+----------------+---------+-----------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                            ;
+----------------+---------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:my_vga|altsyncram:VideoMemory ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 3                    ; Signed Integer             ;
; WIDTHAD_A                          ; 17                   ; Signed Integer             ;
; NUMWORDS_A                         ; 76800                ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 3                    ; Signed Integer             ;
; WIDTHAD_B                          ; 17                   ; Signed Integer             ;
; NUMWORDS_B                         ; 76800                ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; background.mif       ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_vhg1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:my_vga|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------------------------+
; Parameter Name                ; Value             ; Type                                              ;
+-------------------------------+-------------------+---------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                           ;
; PLL_TYPE                      ; FAST              ; Untyped                                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                                           ;
; LOCK_LOW                      ; 1                 ; Untyped                                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                           ;
; SKIP_VCO                      ; OFF               ; Untyped                                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                           ;
; BANDWIDTH                     ; 0                 ; Untyped                                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                           ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                           ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                           ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                           ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                           ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                           ;
; VCO_MIN                       ; 0                 ; Untyped                                           ;
; VCO_MAX                       ; 0                 ; Untyped                                           ;
; VCO_CENTER                    ; 0                 ; Untyped                                           ;
; PFD_MIN                       ; 0                 ; Untyped                                           ;
; PFD_MAX                       ; 0                 ; Untyped                                           ;
; M_INITIAL                     ; 0                 ; Untyped                                           ;
; M                             ; 0                 ; Untyped                                           ;
; N                             ; 1                 ; Untyped                                           ;
; M2                            ; 1                 ; Untyped                                           ;
; N2                            ; 1                 ; Untyped                                           ;
; SS                            ; 1                 ; Untyped                                           ;
; C0_HIGH                       ; 0                 ; Untyped                                           ;
; C1_HIGH                       ; 0                 ; Untyped                                           ;
; C2_HIGH                       ; 0                 ; Untyped                                           ;
; C3_HIGH                       ; 0                 ; Untyped                                           ;
; C4_HIGH                       ; 0                 ; Untyped                                           ;
; C5_HIGH                       ; 0                 ; Untyped                                           ;
; C6_HIGH                       ; 0                 ; Untyped                                           ;
; C7_HIGH                       ; 0                 ; Untyped                                           ;
; C8_HIGH                       ; 0                 ; Untyped                                           ;
; C9_HIGH                       ; 0                 ; Untyped                                           ;
; C0_LOW                        ; 0                 ; Untyped                                           ;
; C1_LOW                        ; 0                 ; Untyped                                           ;
; C2_LOW                        ; 0                 ; Untyped                                           ;
; C3_LOW                        ; 0                 ; Untyped                                           ;
; C4_LOW                        ; 0                 ; Untyped                                           ;
; C5_LOW                        ; 0                 ; Untyped                                           ;
; C6_LOW                        ; 0                 ; Untyped                                           ;
; C7_LOW                        ; 0                 ; Untyped                                           ;
; C8_LOW                        ; 0                 ; Untyped                                           ;
; C9_LOW                        ; 0                 ; Untyped                                           ;
; C0_INITIAL                    ; 0                 ; Untyped                                           ;
; C1_INITIAL                    ; 0                 ; Untyped                                           ;
; C2_INITIAL                    ; 0                 ; Untyped                                           ;
; C3_INITIAL                    ; 0                 ; Untyped                                           ;
; C4_INITIAL                    ; 0                 ; Untyped                                           ;
; C5_INITIAL                    ; 0                 ; Untyped                                           ;
; C6_INITIAL                    ; 0                 ; Untyped                                           ;
; C7_INITIAL                    ; 0                 ; Untyped                                           ;
; C8_INITIAL                    ; 0                 ; Untyped                                           ;
; C9_INITIAL                    ; 0                 ; Untyped                                           ;
; C0_MODE                       ; BYPASS            ; Untyped                                           ;
; C1_MODE                       ; BYPASS            ; Untyped                                           ;
; C2_MODE                       ; BYPASS            ; Untyped                                           ;
; C3_MODE                       ; BYPASS            ; Untyped                                           ;
; C4_MODE                       ; BYPASS            ; Untyped                                           ;
; C5_MODE                       ; BYPASS            ; Untyped                                           ;
; C6_MODE                       ; BYPASS            ; Untyped                                           ;
; C7_MODE                       ; BYPASS            ; Untyped                                           ;
; C8_MODE                       ; BYPASS            ; Untyped                                           ;
; C9_MODE                       ; BYPASS            ; Untyped                                           ;
; C0_PH                         ; 0                 ; Untyped                                           ;
; C1_PH                         ; 0                 ; Untyped                                           ;
; C2_PH                         ; 0                 ; Untyped                                           ;
; C3_PH                         ; 0                 ; Untyped                                           ;
; C4_PH                         ; 0                 ; Untyped                                           ;
; C5_PH                         ; 0                 ; Untyped                                           ;
; C6_PH                         ; 0                 ; Untyped                                           ;
; C7_PH                         ; 0                 ; Untyped                                           ;
; C8_PH                         ; 0                 ; Untyped                                           ;
; C9_PH                         ; 0                 ; Untyped                                           ;
; L0_HIGH                       ; 1                 ; Untyped                                           ;
; L1_HIGH                       ; 1                 ; Untyped                                           ;
; G0_HIGH                       ; 1                 ; Untyped                                           ;
; G1_HIGH                       ; 1                 ; Untyped                                           ;
; G2_HIGH                       ; 1                 ; Untyped                                           ;
; G3_HIGH                       ; 1                 ; Untyped                                           ;
; E0_HIGH                       ; 1                 ; Untyped                                           ;
; E1_HIGH                       ; 1                 ; Untyped                                           ;
; E2_HIGH                       ; 1                 ; Untyped                                           ;
; E3_HIGH                       ; 1                 ; Untyped                                           ;
; L0_LOW                        ; 1                 ; Untyped                                           ;
; L1_LOW                        ; 1                 ; Untyped                                           ;
; G0_LOW                        ; 1                 ; Untyped                                           ;
; G1_LOW                        ; 1                 ; Untyped                                           ;
; G2_LOW                        ; 1                 ; Untyped                                           ;
; G3_LOW                        ; 1                 ; Untyped                                           ;
; E0_LOW                        ; 1                 ; Untyped                                           ;
; E1_LOW                        ; 1                 ; Untyped                                           ;
; E2_LOW                        ; 1                 ; Untyped                                           ;
; E3_LOW                        ; 1                 ; Untyped                                           ;
; L0_INITIAL                    ; 1                 ; Untyped                                           ;
; L1_INITIAL                    ; 1                 ; Untyped                                           ;
; G0_INITIAL                    ; 1                 ; Untyped                                           ;
; G1_INITIAL                    ; 1                 ; Untyped                                           ;
; G2_INITIAL                    ; 1                 ; Untyped                                           ;
; G3_INITIAL                    ; 1                 ; Untyped                                           ;
; E0_INITIAL                    ; 1                 ; Untyped                                           ;
; E1_INITIAL                    ; 1                 ; Untyped                                           ;
; E2_INITIAL                    ; 1                 ; Untyped                                           ;
; E3_INITIAL                    ; 1                 ; Untyped                                           ;
; L0_MODE                       ; BYPASS            ; Untyped                                           ;
; L1_MODE                       ; BYPASS            ; Untyped                                           ;
; G0_MODE                       ; BYPASS            ; Untyped                                           ;
; G1_MODE                       ; BYPASS            ; Untyped                                           ;
; G2_MODE                       ; BYPASS            ; Untyped                                           ;
; G3_MODE                       ; BYPASS            ; Untyped                                           ;
; E0_MODE                       ; BYPASS            ; Untyped                                           ;
; E1_MODE                       ; BYPASS            ; Untyped                                           ;
; E2_MODE                       ; BYPASS            ; Untyped                                           ;
; E3_MODE                       ; BYPASS            ; Untyped                                           ;
; L0_PH                         ; 0                 ; Untyped                                           ;
; L1_PH                         ; 0                 ; Untyped                                           ;
; G0_PH                         ; 0                 ; Untyped                                           ;
; G1_PH                         ; 0                 ; Untyped                                           ;
; G2_PH                         ; 0                 ; Untyped                                           ;
; G3_PH                         ; 0                 ; Untyped                                           ;
; E0_PH                         ; 0                 ; Untyped                                           ;
; E1_PH                         ; 0                 ; Untyped                                           ;
; E2_PH                         ; 0                 ; Untyped                                           ;
; E3_PH                         ; 0                 ; Untyped                                           ;
; M_PH                          ; 0                 ; Untyped                                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                           ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                           ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                           ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                    ;
+-------------------------------+-------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:my_vga|vga_controller:controller ;
+-------------------------+------------+----------------------------------------------------+
; Parameter Name          ; Value      ; Type                                               ;
+-------------------------+------------+----------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                     ;
; MONOCHROME              ; FALSE      ; String                                             ;
; RESOLUTION              ; 320x240    ; String                                             ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                    ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                    ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                    ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                    ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                    ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                    ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                    ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                    ;
+-------------------------+------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:my_vga|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                        ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                      ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: three_decimal_vals:my_three|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                            ;
; LPM_WIDTHD             ; 4              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: three_decimal_vals:my_three|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                            ;
; LPM_WIDTHD             ; 4              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: three_decimal_vals:my_three|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                            ;
; LPM_WIDTHD             ; 6              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_lhm ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: three_decimal_vals_score:my_three_score|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: three_decimal_vals_score:my_three_score|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; vga_adapter:my_vga|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 3                                         ;
;     -- NUMWORDS_A                         ; 76800                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 3                                         ;
;     -- NUMWORDS_B                         ; 76800                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                             ;
+-------------------------------+----------------------------------------------------------+
; Name                          ; Value                                                    ;
+-------------------------------+----------------------------------------------------------+
; Number of entity instances    ; 1                                                        ;
; Entity Instance               ; vga_adapter:my_vga|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                   ;
;     -- PLL_TYPE               ; FAST                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                        ;
+-------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:my_vga"                                                                                                                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                          ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; colour ; Input ; Warning  ; Input port expression (6 bits) is wider than the input port (3 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "three_decimal_vals_score:my_three_score"                                                                                                                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (8 bits) it drives.  The 56 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "three_decimal_vals:my_three"                                                                                                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (8 bits) it drives.  The 56 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lfsr3:my_lfsr_3"                                                                                                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rand ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lfsr2:my_lfsr_2"                                                                                                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rand ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lfsr:my_lfsr_1"                                                                                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rand ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 78                          ;
; cycloneiii_ff         ; 2151                        ;
;     CLR               ; 1584                        ;
;     ENA               ; 296                         ;
;     ENA CLR SCLR      ; 256                         ;
;     plain             ; 15                          ;
; cycloneiii_lcell_comb ; 12462                       ;
;     arith             ; 9521                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 3417                        ;
;         3 data inputs ; 6103                        ;
;     normal            ; 2941                        ;
;         0 data inputs ; 29                          ;
;         1 data inputs ; 79                          ;
;         2 data inputs ; 292                         ;
;         3 data inputs ; 66                          ;
;         4 data inputs ; 2475                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 30                          ;
;                       ;                             ;
; Max LUT depth         ; 17.50                       ;
; Average LUT depth     ; 10.94                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:21     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Fri Dec 09 18:04:47 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projectVGA -c projectVGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file projectvga.v
    Info (12023): Found entity 1: projectVGA File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_adapter.v Line: 78
Warning (10463): Verilog HDL Declaration warning at lfsr.v(4): "rand" is SystemVerilog-2005 keyword File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr.v Line: 4
Warning (10229): Verilog HDL Expression warning at lfsr.v(9): truncated literal to match 8 bits File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lfsr.v
    Info (12023): Found entity 1: lfsr File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr.v Line: 1
Warning (10463): Verilog HDL Declaration warning at lfsr2.v(4): "rand" is SystemVerilog-2005 keyword File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr2.v Line: 4
Warning (10229): Verilog HDL Expression warning at lfsr2.v(9): truncated literal to match 8 bits File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr2.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lfsr2.v
    Info (12023): Found entity 1: lfsr2 File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr2.v Line: 1
Warning (10463): Verilog HDL Declaration warning at lfsr3.v(4): "rand" is SystemVerilog-2005 keyword File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr3.v Line: 4
Warning (10229): Verilog HDL Expression warning at lfsr3.v(9): truncated literal to match 8 bits File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr3.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lfsr3.v
    Info (12023): Found entity 1: lfsr3 File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seven_segment.v
    Info (12023): Found entity 1: seven_segment File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/seven_segment.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file three_decimal_vals.v
    Info (12023): Found entity 1: three_decimal_vals File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file three_decimal_vals_score.v
    Info (12023): Found entity 1: three_decimal_vals_score File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals_score.v Line: 1
Info (12127): Elaborating entity "projectVGA" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at projectVGA.v(61): object "shoot_cond" assigned a value but never read File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 61
Warning (10036): Verilog HDL or VHDL warning at projectVGA.v(114): object "car_y_next" assigned a value but never read File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 114
Warning (10036): Verilog HDL or VHDL warning at projectVGA.v(120): object "car_y_delta_next" assigned a value but never read File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 120
Warning (10036): Verilog HDL or VHDL warning at projectVGA.v(123): object "car_y_b" assigned a value but never read File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 123
Warning (10036): Verilog HDL or VHDL warning at projectVGA.v(130): object "obstacle_1_x_next" assigned a value but never read File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 130
Warning (10036): Verilog HDL or VHDL warning at projectVGA.v(136): object "obstacle_1_x_delta_next" assigned a value but never read File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 136
Warning (10036): Verilog HDL or VHDL warning at projectVGA.v(138): object "obstacle_1_x_r" assigned a value but never read File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 138
Warning (10036): Verilog HDL or VHDL warning at projectVGA.v(146): object "obstacle_2_x_next" assigned a value but never read File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 146
Warning (10036): Verilog HDL or VHDL warning at projectVGA.v(152): object "obstacle_2_x_delta_next" assigned a value but never read File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 152
Warning (10036): Verilog HDL or VHDL warning at projectVGA.v(154): object "obstacle_2_x_r" assigned a value but never read File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 154
Warning (10036): Verilog HDL or VHDL warning at projectVGA.v(162): object "obstacle_3_x_next" assigned a value but never read File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 162
Warning (10036): Verilog HDL or VHDL warning at projectVGA.v(168): object "obstacle_3_x_delta_next" assigned a value but never read File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 168
Warning (10036): Verilog HDL or VHDL warning at projectVGA.v(170): object "obstacle_3_x_r" assigned a value but never read File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 170
Warning (10036): Verilog HDL or VHDL warning at projectVGA.v(178): object "bullet_x_next" assigned a value but never read File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 178
Warning (10036): Verilog HDL or VHDL warning at projectVGA.v(186): object "bullet_x_r" assigned a value but never read File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 186
Warning (10230): Verilog HDL assignment warning at projectVGA.v(111): truncated value with size 32 to match size of target (1) File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 111
Warning (10230): Verilog HDL assignment warning at projectVGA.v(502): truncated value with size 64 to match size of target (9) File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 502
Warning (10230): Verilog HDL assignment warning at projectVGA.v(503): truncated value with size 64 to match size of target (8) File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 503
Warning (10230): Verilog HDL assignment warning at projectVGA.v(528): truncated value with size 64 to match size of target (9) File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 528
Warning (10230): Verilog HDL assignment warning at projectVGA.v(529): truncated value with size 64 to match size of target (8) File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 529
Warning (10230): Verilog HDL assignment warning at projectVGA.v(575): truncated value with size 64 to match size of target (9) File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 575
Warning (10230): Verilog HDL assignment warning at projectVGA.v(576): truncated value with size 64 to match size of target (8) File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 576
Warning (10230): Verilog HDL assignment warning at projectVGA.v(607): truncated value with size 64 to match size of target (9) File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 607
Warning (10230): Verilog HDL assignment warning at projectVGA.v(608): truncated value with size 64 to match size of target (8) File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 608
Warning (10230): Verilog HDL assignment warning at projectVGA.v(639): truncated value with size 64 to match size of target (9) File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 639
Warning (10230): Verilog HDL assignment warning at projectVGA.v(640): truncated value with size 64 to match size of target (8) File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 640
Warning (10230): Verilog HDL assignment warning at projectVGA.v(671): truncated value with size 64 to match size of target (9) File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 671
Warning (10230): Verilog HDL assignment warning at projectVGA.v(672): truncated value with size 64 to match size of target (8) File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 672
Warning (10230): Verilog HDL assignment warning at projectVGA.v(897): truncated value with size 64 to match size of target (9) File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 897
Warning (10230): Verilog HDL assignment warning at projectVGA.v(898): truncated value with size 64 to match size of target (8) File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 898
Info (10264): Verilog HDL Case Statement information at projectVGA.v(483): all case item expressions in this case statement are onehot File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 483
Warning (10034): Output port "done" at projectVGA.v(25) has no driver File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 25
Info (12128): Elaborating entity "lfsr" for hierarchy "lfsr:my_lfsr_1" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 40
Warning (10240): Verilog HDL Always Construct warning at lfsr.v(6): inferring latch(es) for variable "rand", which holds its previous value in one or more paths through the always construct File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr.v Line: 6
Info (10041): Inferred latch for "rand[2]" at lfsr.v(6) File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr.v Line: 6
Info (10041): Inferred latch for "rand[3]" at lfsr.v(6) File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr.v Line: 6
Info (12128): Elaborating entity "lfsr2" for hierarchy "lfsr2:my_lfsr_2" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 41
Info (12128): Elaborating entity "lfsr3" for hierarchy "lfsr3:my_lfsr_3" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 42
Warning (10240): Verilog HDL Always Construct warning at lfsr3.v(6): inferring latch(es) for variable "rand", which holds its previous value in one or more paths through the always construct File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr3.v Line: 6
Info (10041): Inferred latch for "rand[2]" at lfsr3.v(6) File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr3.v Line: 6
Info (10041): Inferred latch for "rand[3]" at lfsr3.v(6) File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr3.v Line: 6
Info (12128): Elaborating entity "three_decimal_vals" for hierarchy "three_decimal_vals:my_three" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 43
Warning (10230): Verilog HDL assignment warning at three_decimal_vals.v(14): truncated value with size 32 to match size of target (4) File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v Line: 14
Warning (10230): Verilog HDL assignment warning at three_decimal_vals.v(15): truncated value with size 32 to match size of target (4) File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v Line: 15
Warning (10230): Verilog HDL assignment warning at three_decimal_vals.v(16): truncated value with size 32 to match size of target (4) File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v Line: 16
Info (12128): Elaborating entity "seven_segment" for hierarchy "three_decimal_vals:my_three|seven_segment:seven_segment_one_digit" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v Line: 19
Info (12128): Elaborating entity "three_decimal_vals_score" for hierarchy "three_decimal_vals_score:my_three_score" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 44
Warning (10230): Verilog HDL assignment warning at three_decimal_vals_score.v(12): truncated value with size 32 to match size of target (4) File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals_score.v Line: 12
Warning (10230): Verilog HDL assignment warning at three_decimal_vals_score.v(13): truncated value with size 32 to match size of target (4) File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals_score.v Line: 13
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:my_vga" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 45
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:my_vga|vga_address_translator:user_input_translator" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_adapter.v Line: 193
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:my_vga|altsyncram:VideoMemory" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_adapter.v Line: 214
Info (12130): Elaborated megafunction instantiation "vga_adapter:my_vga|altsyncram:VideoMemory" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_adapter.v Line: 214
Info (12133): Instantiated megafunction "vga_adapter:my_vga|altsyncram:VideoMemory" with the following parameter: File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_adapter.v Line: 214
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "background.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vhg1.tdf
    Info (12023): Found entity 1: altsyncram_vhg1 File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/altsyncram_vhg1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_vhg1" for hierarchy "vga_adapter:my_vga|altsyncram:VideoMemory|altsyncram_vhg1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5ua.tdf
    Info (12023): Found entity 1: decode_5ua File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/decode_5ua.tdf Line: 23
Info (12128): Elaborating entity "decode_5ua" for hierarchy "vga_adapter:my_vga|altsyncram:VideoMemory|altsyncram_vhg1:auto_generated|decode_5ua:decode2" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/altsyncram_vhg1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf
    Info (12023): Found entity 1: decode_u9a File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/decode_u9a.tdf Line: 23
Info (12128): Elaborating entity "decode_u9a" for hierarchy "vga_adapter:my_vga|altsyncram:VideoMemory|altsyncram_vhg1:auto_generated|decode_u9a:rden_decode_b" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/altsyncram_vhg1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/mux_gob.tdf Line: 23
Info (12128): Elaborating entity "mux_gob" for hierarchy "vga_adapter:my_vga|altsyncram:VideoMemory|altsyncram_vhg1:auto_generated|mux_gob:mux3" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/altsyncram_vhg1.tdf Line: 50
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:my_vga|vga_pll:mypll" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_adapter.v Line: 232
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:my_vga|vga_pll:mypll|altpll:altpll_component" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:my_vga|vga_pll:mypll|altpll:altpll_component" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:my_vga|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:my_vga|vga_controller:controller" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_adapter.v Line: 253
Info (278001): Inferred 5 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "three_decimal_vals:my_three|Mod0" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v Line: 14
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "three_decimal_vals:my_three|Div0" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v Line: 15
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "three_decimal_vals:my_three|Div1" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v Line: 16
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "three_decimal_vals_score:my_three_score|Mod0" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals_score.v Line: 12
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "three_decimal_vals_score:my_three_score|Div0" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals_score.v Line: 13
Info (12130): Elaborated megafunction instantiation "three_decimal_vals:my_three|lpm_divide:Mod0" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v Line: 14
Info (12133): Instantiated megafunction "three_decimal_vals:my_three|lpm_divide:Mod0" with the following parameter: File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v Line: 14
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf
    Info (12023): Found entity 1: lpm_divide_m9m File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/lpm_divide_m9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf
    Info (12023): Found entity 1: alt_u_div_a4f File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/alt_u_div_a4f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "three_decimal_vals:my_three|lpm_divide:Div0" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v Line: 15
Info (12133): Instantiated megafunction "three_decimal_vals:my_three|lpm_divide:Div0" with the following parameter: File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v Line: 15
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info (12023): Found entity 1: lpm_divide_jhm File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/lpm_divide_jhm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "three_decimal_vals:my_three|lpm_divide:Div1" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v Line: 16
Info (12133): Instantiated megafunction "three_decimal_vals:my_three|lpm_divide:Div1" with the following parameter: File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v Line: 16
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lhm.tdf
    Info (12023): Found entity 1: lpm_divide_lhm File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/lpm_divide_lhm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dkh File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/sign_div_unsign_dkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf
    Info (12023): Found entity 1: alt_u_div_e4f File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/alt_u_div_e4f.tdf Line: 27
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr.v Line: 11
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 29
    Warning (13410): Pin "done" is stuck at GND File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (17049): 128 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "init_obstacle_3_imageX[6]~34" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 483
    Info (17048): Logic cell "init_obstacle_3_imageX[5]~36" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 483
    Info (17048): Logic cell "init_obstacle_3_imageX[4]~38" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 483
Info (144001): Generated suppressed messages file C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/output_files/projectVGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "plot" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 24
    Warning (15610): No output dependent on input pin "shoot" File: C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v Line: 105
Info (21057): Implemented 12596 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 71 output pins
    Info (21061): Implemented 12487 logic cells
    Info (21064): Implemented 30 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 4862 megabytes
    Info: Processing ended: Fri Dec 09 18:05:18 2022
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/output_files/projectVGA.map.smsg.


