
APP_36_Int-EEPROM.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000033a  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000018  00800060  0000033a  000003ae  2**0
                  CONTENTS, ALLOC, LOAD, DATA

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
   8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
   c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	ea e3       	ldi	r30, 0x3A	; 58
  68:	f3 e0       	ldi	r31, 0x03	; 3
  6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
  70:	a8 37       	cpi	r26, 0x78	; 120
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
  76:	0e 94 41 00 	call	0x82	; 0x82 <main>
  7a:	0c 94 9b 01 	jmp	0x336	; 0x336 <_exit>

0000007e <__bad_interrupt>:
  7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <main>:
  82:	80 e0       	ldi	r24, 0x00	; 0
  84:	60 e0       	ldi	r22, 0x00	; 0
  86:	4f ef       	ldi	r20, 0xFF	; 255
  88:	0e 94 a2 00 	call	0x144	; 0x144 <DIO_void_set_pin_dir>
  8c:	85 e0       	ldi	r24, 0x05	; 5
  8e:	90 e0       	ldi	r25, 0x00	; 0
  90:	61 e0       	ldi	r22, 0x01	; 1
  92:	0e 94 6c 00 	call	0xd8	; 0xd8 <EEPROM_write_data>
  96:	85 e0       	ldi	r24, 0x05	; 5
  98:	90 e0       	ldi	r25, 0x00	; 0
  9a:	0e 94 78 00 	call	0xf0	; 0xf0 <EEPROM_read_data>
  9e:	48 2f       	mov	r20, r24
  a0:	80 e0       	ldi	r24, 0x00	; 0
  a2:	60 e0       	ldi	r22, 0x00	; 0
  a4:	0e 94 55 01 	call	0x2aa	; 0x2aa <DIO_void_assign_pin>
  a8:	80 e1       	ldi	r24, 0x10	; 16
  aa:	97 e2       	ldi	r25, 0x27	; 39
  ac:	28 ec       	ldi	r18, 0xC8	; 200
  ae:	30 e0       	ldi	r19, 0x00	; 0
  b0:	f9 01       	movw	r30, r18
  b2:	31 97       	sbiw	r30, 0x01	; 1
  b4:	f1 f7       	brne	.-4      	; 0xb2 <main+0x30>
  b6:	01 97       	sbiw	r24, 0x01	; 1
  b8:	d9 f7       	brne	.-10     	; 0xb0 <main+0x2e>
  ba:	85 e0       	ldi	r24, 0x05	; 5
  bc:	90 e0       	ldi	r25, 0x00	; 0
  be:	60 e0       	ldi	r22, 0x00	; 0
  c0:	0e 94 6c 00 	call	0xd8	; 0xd8 <EEPROM_write_data>
  c4:	85 e0       	ldi	r24, 0x05	; 5
  c6:	90 e0       	ldi	r25, 0x00	; 0
  c8:	0e 94 78 00 	call	0xf0	; 0xf0 <EEPROM_read_data>
  cc:	48 2f       	mov	r20, r24
  ce:	80 e0       	ldi	r24, 0x00	; 0
  d0:	60 e0       	ldi	r22, 0x00	; 0
  d2:	0e 94 55 01 	call	0x2aa	; 0x2aa <DIO_void_assign_pin>
  d6:	ff cf       	rjmp	.-2      	; 0xd6 <main+0x54>

000000d8 <EEPROM_write_data>:
  d8:	24 e0       	ldi	r18, 0x04	; 4
  da:	80 30       	cpi	r24, 0x00	; 0
  dc:	92 07       	cpc	r25, r18
  de:	38 f4       	brcc	.+14     	; 0xee <EEPROM_write_data+0x16>
  e0:	e1 99       	sbic	0x1c, 1	; 28
  e2:	fe cf       	rjmp	.-4      	; 0xe0 <EEPROM_write_data+0x8>
  e4:	9f bb       	out	0x1f, r25	; 31
  e6:	8e bb       	out	0x1e, r24	; 30
  e8:	6d bb       	out	0x1d, r22	; 29
  ea:	e2 9a       	sbi	0x1c, 2	; 28
  ec:	e1 9a       	sbi	0x1c, 1	; 28
  ee:	08 95       	ret

000000f0 <EEPROM_read_data>:
  f0:	9c 01       	movw	r18, r24
  f2:	e1 99       	sbic	0x1c, 1	; 28
  f4:	fe cf       	rjmp	.-4      	; 0xf2 <EEPROM_read_data+0x2>
  f6:	8e b3       	in	r24, 0x1e	; 30
  f8:	9f b3       	in	r25, 0x1f	; 31
  fa:	82 2b       	or	r24, r18
  fc:	93 2b       	or	r25, r19
  fe:	9f bb       	out	0x1f, r25	; 31
 100:	8e bb       	out	0x1e, r24	; 30
 102:	e0 9a       	sbi	0x1c, 0	; 28
 104:	8d b3       	in	r24, 0x1d	; 29
 106:	08 95       	ret

00000108 <DIO_void_set_port_dir>:
 108:	e8 2f       	mov	r30, r24
 10a:	f0 e0       	ldi	r31, 0x00	; 0
 10c:	ee 0f       	add	r30, r30
 10e:	ff 1f       	adc	r31, r31
 110:	e0 59       	subi	r30, 0x90	; 144
 112:	ff 4f       	sbci	r31, 0xFF	; 255
 114:	01 90       	ld	r0, Z+
 116:	f0 81       	ld	r31, Z
 118:	e0 2d       	mov	r30, r0
 11a:	60 83       	st	Z, r22
 11c:	08 95       	ret

0000011e <DIO_void_set_port_in_pullUp>:
 11e:	e8 2f       	mov	r30, r24
 120:	f0 e0       	ldi	r31, 0x00	; 0
 122:	ee 0f       	add	r30, r30
 124:	ff 1f       	adc	r31, r31
 126:	df 01       	movw	r26, r30
 128:	a0 59       	subi	r26, 0x90	; 144
 12a:	bf 4f       	sbci	r27, 0xFF	; 255
 12c:	0d 90       	ld	r0, X+
 12e:	bc 91       	ld	r27, X
 130:	a0 2d       	mov	r26, r0
 132:	1c 92       	st	X, r1
 134:	e8 59       	subi	r30, 0x98	; 152
 136:	ff 4f       	sbci	r31, 0xFF	; 255
 138:	01 90       	ld	r0, Z+
 13a:	f0 81       	ld	r31, Z
 13c:	e0 2d       	mov	r30, r0
 13e:	8f ef       	ldi	r24, 0xFF	; 255
 140:	80 83       	st	Z, r24
 142:	08 95       	ret

00000144 <DIO_void_set_pin_dir>:
 144:	e8 2f       	mov	r30, r24
 146:	f0 e0       	ldi	r31, 0x00	; 0
 148:	44 23       	and	r20, r20
 14a:	91 f0       	breq	.+36     	; 0x170 <DIO_void_set_pin_dir+0x2c>
 14c:	ee 0f       	add	r30, r30
 14e:	ff 1f       	adc	r31, r31
 150:	e0 59       	subi	r30, 0x90	; 144
 152:	ff 4f       	sbci	r31, 0xFF	; 255
 154:	01 90       	ld	r0, Z+
 156:	f0 81       	ld	r31, Z
 158:	e0 2d       	mov	r30, r0
 15a:	20 81       	ld	r18, Z
 15c:	81 e0       	ldi	r24, 0x01	; 1
 15e:	90 e0       	ldi	r25, 0x00	; 0
 160:	02 c0       	rjmp	.+4      	; 0x166 <DIO_void_set_pin_dir+0x22>
 162:	88 0f       	add	r24, r24
 164:	99 1f       	adc	r25, r25
 166:	6a 95       	dec	r22
 168:	e2 f7       	brpl	.-8      	; 0x162 <DIO_void_set_pin_dir+0x1e>
 16a:	28 2b       	or	r18, r24
 16c:	20 83       	st	Z, r18
 16e:	08 95       	ret
 170:	ee 0f       	add	r30, r30
 172:	ff 1f       	adc	r31, r31
 174:	e0 59       	subi	r30, 0x90	; 144
 176:	ff 4f       	sbci	r31, 0xFF	; 255
 178:	01 90       	ld	r0, Z+
 17a:	f0 81       	ld	r31, Z
 17c:	e0 2d       	mov	r30, r0
 17e:	20 81       	ld	r18, Z
 180:	81 e0       	ldi	r24, 0x01	; 1
 182:	90 e0       	ldi	r25, 0x00	; 0
 184:	02 c0       	rjmp	.+4      	; 0x18a <DIO_void_set_pin_dir+0x46>
 186:	88 0f       	add	r24, r24
 188:	99 1f       	adc	r25, r25
 18a:	6a 95       	dec	r22
 18c:	e2 f7       	brpl	.-8      	; 0x186 <DIO_void_set_pin_dir+0x42>
 18e:	80 95       	com	r24
 190:	82 23       	and	r24, r18
 192:	80 83       	st	Z, r24
 194:	08 95       	ret

00000196 <DIO_void_set_pin_in_pullUP>:
 196:	a8 2f       	mov	r26, r24
 198:	b0 e0       	ldi	r27, 0x00	; 0
 19a:	aa 0f       	add	r26, r26
 19c:	bb 1f       	adc	r27, r27
 19e:	fd 01       	movw	r30, r26
 1a0:	e0 59       	subi	r30, 0x90	; 144
 1a2:	ff 4f       	sbci	r31, 0xFF	; 255
 1a4:	01 90       	ld	r0, Z+
 1a6:	f0 81       	ld	r31, Z
 1a8:	e0 2d       	mov	r30, r0
 1aa:	90 81       	ld	r25, Z
 1ac:	21 e0       	ldi	r18, 0x01	; 1
 1ae:	30 e0       	ldi	r19, 0x00	; 0
 1b0:	02 c0       	rjmp	.+4      	; 0x1b6 <DIO_void_set_pin_in_pullUP+0x20>
 1b2:	22 0f       	add	r18, r18
 1b4:	33 1f       	adc	r19, r19
 1b6:	6a 95       	dec	r22
 1b8:	e2 f7       	brpl	.-8      	; 0x1b2 <DIO_void_set_pin_in_pullUP+0x1c>
 1ba:	82 2f       	mov	r24, r18
 1bc:	80 95       	com	r24
 1be:	89 23       	and	r24, r25
 1c0:	80 83       	st	Z, r24
 1c2:	a8 59       	subi	r26, 0x98	; 152
 1c4:	bf 4f       	sbci	r27, 0xFF	; 255
 1c6:	ed 91       	ld	r30, X+
 1c8:	fc 91       	ld	r31, X
 1ca:	80 81       	ld	r24, Z
 1cc:	82 2b       	or	r24, r18
 1ce:	80 83       	st	Z, r24
 1d0:	08 95       	ret

000001d2 <DIO_void_set_port>:
 1d2:	e8 2f       	mov	r30, r24
 1d4:	f0 e0       	ldi	r31, 0x00	; 0
 1d6:	ee 0f       	add	r30, r30
 1d8:	ff 1f       	adc	r31, r31
 1da:	e8 59       	subi	r30, 0x98	; 152
 1dc:	ff 4f       	sbci	r31, 0xFF	; 255
 1de:	01 90       	ld	r0, Z+
 1e0:	f0 81       	ld	r31, Z
 1e2:	e0 2d       	mov	r30, r0
 1e4:	8f ef       	ldi	r24, 0xFF	; 255
 1e6:	80 83       	st	Z, r24
 1e8:	08 95       	ret

000001ea <DIO_void_clear_port>:
 1ea:	e8 2f       	mov	r30, r24
 1ec:	f0 e0       	ldi	r31, 0x00	; 0
 1ee:	ee 0f       	add	r30, r30
 1f0:	ff 1f       	adc	r31, r31
 1f2:	e8 59       	subi	r30, 0x98	; 152
 1f4:	ff 4f       	sbci	r31, 0xFF	; 255
 1f6:	01 90       	ld	r0, Z+
 1f8:	f0 81       	ld	r31, Z
 1fa:	e0 2d       	mov	r30, r0
 1fc:	10 82       	st	Z, r1
 1fe:	08 95       	ret

00000200 <DIO_void_toggle_port>:
 200:	e8 2f       	mov	r30, r24
 202:	f0 e0       	ldi	r31, 0x00	; 0
 204:	ee 0f       	add	r30, r30
 206:	ff 1f       	adc	r31, r31
 208:	e8 59       	subi	r30, 0x98	; 152
 20a:	ff 4f       	sbci	r31, 0xFF	; 255
 20c:	01 90       	ld	r0, Z+
 20e:	f0 81       	ld	r31, Z
 210:	e0 2d       	mov	r30, r0
 212:	80 81       	ld	r24, Z
 214:	80 95       	com	r24
 216:	80 83       	st	Z, r24
 218:	08 95       	ret

0000021a <DIO_void_assign_port>:
 21a:	e8 2f       	mov	r30, r24
 21c:	f0 e0       	ldi	r31, 0x00	; 0
 21e:	ee 0f       	add	r30, r30
 220:	ff 1f       	adc	r31, r31
 222:	e8 59       	subi	r30, 0x98	; 152
 224:	ff 4f       	sbci	r31, 0xFF	; 255
 226:	01 90       	ld	r0, Z+
 228:	f0 81       	ld	r31, Z
 22a:	e0 2d       	mov	r30, r0
 22c:	60 83       	st	Z, r22
 22e:	08 95       	ret

00000230 <DIO_void_set_pin>:
 230:	e8 2f       	mov	r30, r24
 232:	f0 e0       	ldi	r31, 0x00	; 0
 234:	ee 0f       	add	r30, r30
 236:	ff 1f       	adc	r31, r31
 238:	e8 59       	subi	r30, 0x98	; 152
 23a:	ff 4f       	sbci	r31, 0xFF	; 255
 23c:	01 90       	ld	r0, Z+
 23e:	f0 81       	ld	r31, Z
 240:	e0 2d       	mov	r30, r0
 242:	20 81       	ld	r18, Z
 244:	81 e0       	ldi	r24, 0x01	; 1
 246:	90 e0       	ldi	r25, 0x00	; 0
 248:	02 c0       	rjmp	.+4      	; 0x24e <DIO_void_set_pin+0x1e>
 24a:	88 0f       	add	r24, r24
 24c:	99 1f       	adc	r25, r25
 24e:	6a 95       	dec	r22
 250:	e2 f7       	brpl	.-8      	; 0x24a <DIO_void_set_pin+0x1a>
 252:	28 2b       	or	r18, r24
 254:	20 83       	st	Z, r18
 256:	08 95       	ret

00000258 <DIO_void_clear_pin>:
 258:	e8 2f       	mov	r30, r24
 25a:	f0 e0       	ldi	r31, 0x00	; 0
 25c:	ee 0f       	add	r30, r30
 25e:	ff 1f       	adc	r31, r31
 260:	e8 59       	subi	r30, 0x98	; 152
 262:	ff 4f       	sbci	r31, 0xFF	; 255
 264:	01 90       	ld	r0, Z+
 266:	f0 81       	ld	r31, Z
 268:	e0 2d       	mov	r30, r0
 26a:	20 81       	ld	r18, Z
 26c:	81 e0       	ldi	r24, 0x01	; 1
 26e:	90 e0       	ldi	r25, 0x00	; 0
 270:	02 c0       	rjmp	.+4      	; 0x276 <DIO_void_clear_pin+0x1e>
 272:	88 0f       	add	r24, r24
 274:	99 1f       	adc	r25, r25
 276:	6a 95       	dec	r22
 278:	e2 f7       	brpl	.-8      	; 0x272 <DIO_void_clear_pin+0x1a>
 27a:	80 95       	com	r24
 27c:	82 23       	and	r24, r18
 27e:	80 83       	st	Z, r24
 280:	08 95       	ret

00000282 <DIO_void_toggle_pin>:
 282:	e8 2f       	mov	r30, r24
 284:	f0 e0       	ldi	r31, 0x00	; 0
 286:	ee 0f       	add	r30, r30
 288:	ff 1f       	adc	r31, r31
 28a:	e8 59       	subi	r30, 0x98	; 152
 28c:	ff 4f       	sbci	r31, 0xFF	; 255
 28e:	01 90       	ld	r0, Z+
 290:	f0 81       	ld	r31, Z
 292:	e0 2d       	mov	r30, r0
 294:	20 81       	ld	r18, Z
 296:	81 e0       	ldi	r24, 0x01	; 1
 298:	90 e0       	ldi	r25, 0x00	; 0
 29a:	02 c0       	rjmp	.+4      	; 0x2a0 <DIO_void_toggle_pin+0x1e>
 29c:	88 0f       	add	r24, r24
 29e:	99 1f       	adc	r25, r25
 2a0:	6a 95       	dec	r22
 2a2:	e2 f7       	brpl	.-8      	; 0x29c <DIO_void_toggle_pin+0x1a>
 2a4:	28 27       	eor	r18, r24
 2a6:	20 83       	st	Z, r18
 2a8:	08 95       	ret

000002aa <DIO_void_assign_pin>:
 2aa:	e8 2f       	mov	r30, r24
 2ac:	f0 e0       	ldi	r31, 0x00	; 0
 2ae:	44 23       	and	r20, r20
 2b0:	91 f0       	breq	.+36     	; 0x2d6 <DIO_void_assign_pin+0x2c>
 2b2:	ee 0f       	add	r30, r30
 2b4:	ff 1f       	adc	r31, r31
 2b6:	e8 59       	subi	r30, 0x98	; 152
 2b8:	ff 4f       	sbci	r31, 0xFF	; 255
 2ba:	01 90       	ld	r0, Z+
 2bc:	f0 81       	ld	r31, Z
 2be:	e0 2d       	mov	r30, r0
 2c0:	20 81       	ld	r18, Z
 2c2:	81 e0       	ldi	r24, 0x01	; 1
 2c4:	90 e0       	ldi	r25, 0x00	; 0
 2c6:	02 c0       	rjmp	.+4      	; 0x2cc <DIO_void_assign_pin+0x22>
 2c8:	88 0f       	add	r24, r24
 2ca:	99 1f       	adc	r25, r25
 2cc:	6a 95       	dec	r22
 2ce:	e2 f7       	brpl	.-8      	; 0x2c8 <DIO_void_assign_pin+0x1e>
 2d0:	28 2b       	or	r18, r24
 2d2:	20 83       	st	Z, r18
 2d4:	08 95       	ret
 2d6:	ee 0f       	add	r30, r30
 2d8:	ff 1f       	adc	r31, r31
 2da:	e8 59       	subi	r30, 0x98	; 152
 2dc:	ff 4f       	sbci	r31, 0xFF	; 255
 2de:	01 90       	ld	r0, Z+
 2e0:	f0 81       	ld	r31, Z
 2e2:	e0 2d       	mov	r30, r0
 2e4:	20 81       	ld	r18, Z
 2e6:	81 e0       	ldi	r24, 0x01	; 1
 2e8:	90 e0       	ldi	r25, 0x00	; 0
 2ea:	02 c0       	rjmp	.+4      	; 0x2f0 <DIO_void_assign_pin+0x46>
 2ec:	88 0f       	add	r24, r24
 2ee:	99 1f       	adc	r25, r25
 2f0:	6a 95       	dec	r22
 2f2:	e2 f7       	brpl	.-8      	; 0x2ec <DIO_void_assign_pin+0x42>
 2f4:	80 95       	com	r24
 2f6:	82 23       	and	r24, r18
 2f8:	80 83       	st	Z, r24
 2fa:	08 95       	ret

000002fc <DIO_u8_get_port>:
 2fc:	e8 2f       	mov	r30, r24
 2fe:	f0 e0       	ldi	r31, 0x00	; 0
 300:	ee 0f       	add	r30, r30
 302:	ff 1f       	adc	r31, r31
 304:	e0 5a       	subi	r30, 0xA0	; 160
 306:	ff 4f       	sbci	r31, 0xFF	; 255
 308:	01 90       	ld	r0, Z+
 30a:	f0 81       	ld	r31, Z
 30c:	e0 2d       	mov	r30, r0
 30e:	80 81       	ld	r24, Z
 310:	08 95       	ret

00000312 <DIO_u8_get_pin>:
 312:	e8 2f       	mov	r30, r24
 314:	f0 e0       	ldi	r31, 0x00	; 0
 316:	ee 0f       	add	r30, r30
 318:	ff 1f       	adc	r31, r31
 31a:	e0 5a       	subi	r30, 0xA0	; 160
 31c:	ff 4f       	sbci	r31, 0xFF	; 255
 31e:	01 90       	ld	r0, Z+
 320:	f0 81       	ld	r31, Z
 322:	e0 2d       	mov	r30, r0
 324:	80 81       	ld	r24, Z
 326:	90 e0       	ldi	r25, 0x00	; 0
 328:	02 c0       	rjmp	.+4      	; 0x32e <DIO_u8_get_pin+0x1c>
 32a:	95 95       	asr	r25
 32c:	87 95       	ror	r24
 32e:	6a 95       	dec	r22
 330:	e2 f7       	brpl	.-8      	; 0x32a <DIO_u8_get_pin+0x18>
 332:	81 70       	andi	r24, 0x01	; 1
 334:	08 95       	ret

00000336 <_exit>:
 336:	f8 94       	cli

00000338 <__stop_program>:
 338:	ff cf       	rjmp	.-2      	; 0x338 <__stop_program>
