#Start recording tcl command: 2/17/2022 21:09:04
#Project Location: C:/Users/ShifT/GitHub/POP_timing_FPGA; Project name: POP_timer
prj_project open "C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timer.ldf"
prj_run Export -impl POP_timers_AX2 -task Jedecgen
prj_src remove "C:/Users/ShifT/GitHub/POP_timing_FPGA/extended_counter_testbench/extended_counter_testbench.spf" "C:/Users/ShifT/GitHub/POP_timing_FPGA/POPtimers_testbench/POPtimers_testbench.spf" "C:/Users/ShifT/GitHub/POP_timing_FPGA/top_testbench/top_testbench.spf" "C:/Users/ShifT/GitHub/POP_timing_FPGA/wrapper_testbench/wrapper_testbench.spf"
#Stop recording: 2/17/2022 21:12:43
