

================================================================
== Vivado HLS Report for 'kernel5'
================================================================
* Date:           Fri May  7 23:26:00 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        prj_kernel5
* Solution:       original
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.717 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |        ?|        ?|         7|          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     145|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      2|     293|     280|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      53|    -|
|Register         |        -|      -|     169|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      2|     462|     478|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |kernel5_fadd_32nsbkb_U1  |kernel5_fadd_32nsbkb  |        0|      2|  227|  214|    0|
    |kernel5_fcmp_32nscud_U2  |kernel5_fcmp_32nscud  |        0|      0|   66|   66|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      2|  293|  280|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_fu_215_p2           |     +    |      0|  0|  39|           1|          32|
    |and_ln7_1_fu_182_p2   |    and   |      0|  0|   6|           1|           1|
    |and_ln7_2_fu_187_p2   |    and   |      0|  0|   6|           1|           1|
    |and_ln7_fu_209_p2     |    and   |      0|  0|   6|           1|           1|
    |icmp_ln7_1_fu_164_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln7_2_fu_170_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln7_3_fu_134_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln7_4_fu_203_p2  |   icmp   |      0|  0|  18|          22|           1|
    |icmp_ln7_fu_128_p2    |   icmp   |      0|  0|  11|           8|           2|
    |or_ln7_1_fu_140_p2    |    or    |      0|  0|   6|           1|           1|
    |or_ln7_fu_176_p2      |    or    |      0|  0|   6|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 145|          90|          44|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  44|          9|    1|          9|
    |i_0_reg_90  |   9|          2|   32|         64|
    +------------+----+-----------+-----+-----------+
    |Total       |  53|         11|   33|         73|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |a_load_reg_255    |  32|   0|   32|          0|
    |ap_CS_fsm         |   8|   0|    8|          0|
    |b_load_reg_260    |  32|   0|   32|          0|
    |i_0_reg_90        |  32|   0|   32|          0|
    |i_reg_240         |  32|   0|   32|          0|
    |or_ln7_1_reg_232  |   1|   0|    1|          0|
    |sum_01_reg_78     |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 169|   0|  169|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    kernel5   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    kernel5   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    kernel5   | return value |
|ap_done     | out |    1| ap_ctrl_hs |    kernel5   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    kernel5   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    kernel5   | return value |
|ap_return   | out |   32| ap_ctrl_hs |    kernel5   | return value |
|bound       |  in |   32|   ap_none  |     bound    |    scalar    |
|a_address0  | out |   10|  ap_memory |       a      |     array    |
|a_ce0       | out |    1|  ap_memory |       a      |     array    |
|a_q0        |  in |   32|  ap_memory |       a      |     array    |
|b_address0  | out |   10|  ap_memory |       b      |     array    |
|b_ce0       | out |    1|  ap_memory |       b      |     array    |
|b_q0        |  in |   32|  ap_memory |       b      |     array    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.13>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %bound) nounwind, !map !7"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %a) nounwind, !map !13"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %b) nounwind, !map !19"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !23"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @kernel5_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bound_read = call float @_ssdm_op_Read.ap_auto.float(float %bound) nounwind" [kernel5.cpp:3]   --->   Operation 14 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bitcast_ln7_1 = bitcast float %bound_read to i32" [kernel5.cpp:7]   --->   Operation 15 'bitcast' 'bitcast_ln7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln7_1, i32 23, i32 30)" [kernel5.cpp:7]   --->   Operation 16 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %bitcast_ln7_1 to i23" [kernel5.cpp:7]   --->   Operation 17 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.22ns)   --->   "%icmp_ln7 = icmp ne i8 %tmp_1, -1" [kernel5.cpp:7]   --->   Operation 18 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.51ns)   --->   "%icmp_ln7_3 = icmp eq i23 %trunc_ln7, 0" [kernel5.cpp:7]   --->   Operation 19 'icmp' 'icmp_ln7_3' <Predicate = true> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.61ns)   --->   "%or_ln7_1 = or i1 %icmp_ln7_3, %icmp_ln7" [kernel5.cpp:7]   --->   Operation 20 'or' 'or_ln7_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.06ns)   --->   "br label %1" [kernel5.cpp:7]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 3.34>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sum_01 = phi float [ undef, %0 ], [ %sum, %2 ]"   --->   Operation 22 'phi' 'sum_01' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.34ns)   --->   "%tmp_2 = fcmp olt float %sum_01, %bound_read" [kernel5.cpp:7]   --->   Operation 23 'fcmp' 'tmp_2' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.96>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 24 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%bitcast_ln7 = bitcast float %sum_01 to i32" [kernel5.cpp:7]   --->   Operation 25 'bitcast' 'bitcast_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln7, i32 23, i32 30)" [kernel5.cpp:7]   --->   Operation 26 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln7_1 = trunc i32 %bitcast_ln7 to i23" [kernel5.cpp:7]   --->   Operation 27 'trunc' 'trunc_ln7_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.22ns)   --->   "%icmp_ln7_1 = icmp ne i8 %tmp, -1" [kernel5.cpp:7]   --->   Operation 28 'icmp' 'icmp_ln7_1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.51ns)   --->   "%icmp_ln7_2 = icmp eq i23 %trunc_ln7_1, 0" [kernel5.cpp:7]   --->   Operation 29 'icmp' 'icmp_ln7_2' <Predicate = true> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln7)   --->   "%or_ln7 = or i1 %icmp_ln7_2, %icmp_ln7_1" [kernel5.cpp:7]   --->   Operation 30 'or' 'or_ln7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln7)   --->   "%and_ln7_1 = and i1 %or_ln7, %or_ln7_1" [kernel5.cpp:7]   --->   Operation 31 'and' 'and_ln7_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/2] (3.34ns)   --->   "%tmp_2 = fcmp olt float %sum_01, %bound_read" [kernel5.cpp:7]   --->   Operation 32 'fcmp' 'tmp_2' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln7)   --->   "%and_ln7_2 = and i1 %and_ln7_1, %tmp_2" [kernel5.cpp:7]   --->   Operation 33 'and' 'and_ln7_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_3 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %i_0, i32 10, i32 31)" [kernel5.cpp:7]   --->   Operation 34 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.51ns)   --->   "%icmp_ln7_4 = icmp slt i22 %tmp_3, 1" [kernel5.cpp:7]   --->   Operation 35 'icmp' 'icmp_ln7_4' <Predicate = true> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln7 = and i1 %and_ln7_2, %icmp_ln7_4" [kernel5.cpp:7]   --->   Operation 36 'and' 'and_ln7' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.78ns)   --->   "%i = add nsw i32 1, %i_0" [kernel5.cpp:10]   --->   Operation 37 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %and_ln7, label %2, label %3" [kernel5.cpp:7]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i32 %i_0 to i64" [kernel5.cpp:9]   --->   Operation 39 'sext' 'sext_ln9' <Predicate = (and_ln7)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [1024 x float]* %a, i64 0, i64 %sext_ln9" [kernel5.cpp:9]   --->   Operation 40 'getelementptr' 'a_addr' <Predicate = (and_ln7)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (2.66ns)   --->   "%a_load = load float* %a_addr, align 4" [kernel5.cpp:9]   --->   Operation 41 'load' 'a_load' <Predicate = (and_ln7)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [1024 x float]* %b, i64 0, i64 %sext_ln9" [kernel5.cpp:9]   --->   Operation 42 'getelementptr' 'b_addr' <Predicate = (and_ln7)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (2.66ns)   --->   "%b_load = load float* %b_addr, align 4" [kernel5.cpp:9]   --->   Operation 43 'load' 'b_load' <Predicate = (and_ln7)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "ret float %sum_01" [kernel5.cpp:12]   --->   Operation 44 'ret' <Predicate = (!and_ln7)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 45 [1/2] (2.66ns)   --->   "%a_load = load float* %a_addr, align 4" [kernel5.cpp:9]   --->   Operation 45 'load' 'a_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 46 [1/2] (2.66ns)   --->   "%b_load = load float* %b_addr, align 4" [kernel5.cpp:9]   --->   Operation 46 'load' 'b_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 7.71>
ST_5 : Operation 47 [4/4] (7.71ns)   --->   "%sum = fadd float %a_load, %b_load" [kernel5.cpp:9]   --->   Operation 47 'fadd' 'sum' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.71>
ST_6 : Operation 48 [3/4] (7.71ns)   --->   "%sum = fadd float %a_load, %b_load" [kernel5.cpp:9]   --->   Operation 48 'fadd' 'sum' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.71>
ST_7 : Operation 49 [2/4] (7.71ns)   --->   "%sum = fadd float %a_load, %b_load" [kernel5.cpp:9]   --->   Operation 49 'fadd' 'sum' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.71>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str) nounwind" [kernel5.cpp:8]   --->   Operation 50 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/4] (7.71ns)   --->   "%sum = fadd float %a_load, %b_load" [kernel5.cpp:9]   --->   Operation 51 'fadd' 'sum' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "br label %1" [kernel5.cpp:11]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
spectopmodule_ln0 (spectopmodule) [ 000000000]
bound_read        (read         ) [ 001111111]
bitcast_ln7_1     (bitcast      ) [ 000000000]
tmp_1             (partselect   ) [ 000000000]
trunc_ln7         (trunc        ) [ 000000000]
icmp_ln7          (icmp         ) [ 000000000]
icmp_ln7_3        (icmp         ) [ 000000000]
or_ln7_1          (or           ) [ 001111111]
br_ln7            (br           ) [ 011111111]
sum_01            (phi          ) [ 001100000]
i_0               (phi          ) [ 000100000]
bitcast_ln7       (bitcast      ) [ 000000000]
tmp               (partselect   ) [ 000000000]
trunc_ln7_1       (trunc        ) [ 000000000]
icmp_ln7_1        (icmp         ) [ 000000000]
icmp_ln7_2        (icmp         ) [ 000000000]
or_ln7            (or           ) [ 000000000]
and_ln7_1         (and          ) [ 000000000]
tmp_2             (fcmp         ) [ 000000000]
and_ln7_2         (and          ) [ 000000000]
tmp_3             (partselect   ) [ 000000000]
icmp_ln7_4        (icmp         ) [ 000000000]
and_ln7           (and          ) [ 001111111]
i                 (add          ) [ 011111111]
br_ln7            (br           ) [ 000000000]
sext_ln9          (sext         ) [ 000000000]
a_addr            (getelementptr) [ 000010000]
b_addr            (getelementptr) [ 000010000]
ret_ln12          (ret          ) [ 000000000]
a_load            (load         ) [ 000001111]
b_load            (load         ) [ 000001111]
specloopname_ln8  (specloopname ) [ 000000000]
sum               (fadd         ) [ 011111111]
br_ln11           (br           ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel5_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="bound_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="a_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="32" slack="0"/>
<pin id="56" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="10" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="b_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="32" slack="0"/>
<pin id="69" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="10" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/3 "/>
</bind>
</comp>

<comp id="78" class="1005" name="sum_01_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="1"/>
<pin id="80" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_01 (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="sum_01_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="32" slack="1"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_01/2 "/>
</bind>
</comp>

<comp id="90" class="1005" name="i_0_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="2"/>
<pin id="92" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_0_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="2"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="1"/>
<pin id="103" dir="0" index="1" bw="32" slack="1"/>
<pin id="104" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="1"/>
<pin id="108" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="bitcast_ln7_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln7_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="0" index="3" bw="6" slack="0"/>
<pin id="119" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="trunc_ln7_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln7_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln7_3_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="23" slack="0"/>
<pin id="136" dir="0" index="1" bw="23" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_3/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="or_ln7_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="bitcast_ln7_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln7/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="6" slack="0"/>
<pin id="154" dir="0" index="3" bw="6" slack="0"/>
<pin id="155" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln7_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7_1/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln7_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_1/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln7_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="23" slack="0"/>
<pin id="172" dir="0" index="1" bw="23" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_2/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="or_ln7_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="and_ln7_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="2"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln7_1/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="and_ln7_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln7_2/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_3_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="22" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="5" slack="0"/>
<pin id="197" dir="0" index="3" bw="6" slack="0"/>
<pin id="198" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln7_4_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="22" slack="0"/>
<pin id="205" dir="0" index="1" bw="22" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_4/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="and_ln7_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln7/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="i_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="sext_ln9_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9/3 "/>
</bind>
</comp>

<comp id="227" class="1005" name="bound_read_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="232" class="1005" name="or_ln7_1_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="2"/>
<pin id="234" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln7_1 "/>
</bind>
</comp>

<comp id="240" class="1005" name="i_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="245" class="1005" name="a_addr_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="10" slack="1"/>
<pin id="247" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="250" class="1005" name="b_addr_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="10" slack="1"/>
<pin id="252" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="255" class="1005" name="a_load_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="260" class="1005" name="b_load_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="265" class="1005" name="sum_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="40" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="40" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="82" pin="4"/><net_sink comp="78" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="109"><net_src comp="82" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="46" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="110" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="127"><net_src comp="110" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="114" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="124" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="134" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="128" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="78" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="146" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="163"><net_src comp="146" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="150" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="160" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="164" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="182" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="105" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="94" pin="4"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="207"><net_src comp="193" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="187" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="203" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="94" pin="4"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="94" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="230"><net_src comp="46" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="235"><net_src comp="140" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="243"><net_src comp="215" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="248"><net_src comp="52" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="253"><net_src comp="65" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="258"><net_src comp="59" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="263"><net_src comp="72" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="268"><net_src comp="101" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="82" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: kernel5 : bound | {1 }
	Port: kernel5 : a | {3 4 }
	Port: kernel5 : b | {3 4 }
  - Chain level:
	State 1
		tmp_1 : 1
		trunc_ln7 : 1
		icmp_ln7 : 2
		icmp_ln7_3 : 2
		or_ln7_1 : 3
	State 2
		tmp_2 : 1
	State 3
		tmp : 1
		trunc_ln7_1 : 1
		icmp_ln7_1 : 2
		icmp_ln7_2 : 2
		or_ln7 : 3
		and_ln7_1 : 3
		and_ln7_2 : 3
		tmp_3 : 1
		icmp_ln7_4 : 2
		and_ln7 : 3
		i : 1
		br_ln7 : 3
		sext_ln9 : 1
		a_addr : 2
		a_load : 3
		b_addr : 2
		b_load : 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_101      |    2    |   227   |   214   |
|----------|-----------------------|---------|---------|---------|
|   fcmp   |       grp_fu_105      |    0    |    66   |    66   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln7_fu_128    |    0    |    0    |    11   |
|          |   icmp_ln7_3_fu_134   |    0    |    0    |    18   |
|   icmp   |   icmp_ln7_1_fu_164   |    0    |    0    |    11   |
|          |   icmp_ln7_2_fu_170   |    0    |    0    |    18   |
|          |   icmp_ln7_4_fu_203   |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|    add   |        i_fu_215       |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|          |    and_ln7_1_fu_182   |    0    |    0    |    6    |
|    and   |    and_ln7_2_fu_187   |    0    |    0    |    6    |
|          |     and_ln7_fu_209    |    0    |    0    |    6    |
|----------|-----------------------|---------|---------|---------|
|    or    |    or_ln7_1_fu_140    |    0    |    0    |    6    |
|          |     or_ln7_fu_176     |    0    |    0    |    6    |
|----------|-----------------------|---------|---------|---------|
|   read   | bound_read_read_fu_46 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_1_fu_114     |    0    |    0    |    0    |
|partselect|       tmp_fu_150      |    0    |    0    |    0    |
|          |      tmp_3_fu_193     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |    trunc_ln7_fu_124   |    0    |    0    |    0    |
|          |   trunc_ln7_1_fu_160  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |    sext_ln9_fu_221    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    2    |   293   |   425   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  a_addr_reg_245  |   10   |
|  a_load_reg_255  |   32   |
|  b_addr_reg_250  |   10   |
|  b_load_reg_260  |   32   |
|bound_read_reg_227|   32   |
|    i_0_reg_90    |   32   |
|     i_reg_240    |   32   |
| or_ln7_1_reg_232 |    1   |
|   sum_01_reg_78  |   32   |
|    sum_reg_265   |   32   |
+------------------+--------+
|       Total      |   245  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_72 |  p0  |   2  |  10  |   20   ||    9    |
|   sum_01_reg_78  |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   104  ||  3.183  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   293  |   425  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   27   |
|  Register |    -   |    -   |   245  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   538  |   452  |
+-----------+--------+--------+--------+--------+
