.data
label_271_spilled_v25:
.space 4
label_287_spilled_v19:
.space 4
label_282_spilled_v69:
.space 4
label_272_spilled_v71:
.space 4
label_283_spilled_v50:
.space 4
label_274_spilled_v73:
.space 4
label_289_spilled_v9:
.space 4
label_290_spilled_v10:
.space 4
label_291_spilled_v11:
.space 4
label_293_spilled_v67:
.space 4
label_275_spilled_v26:
.space 4
label_279_spilled_v15:
.space 4
label_280_spilled_v58:
.space 4
label_285_spilled_v53:
.space 4
label_292_spilled_v68:
.space 4
label_273_spilled_v13:
.space 4
label_276_spilled_v14:
.space 4
label_288_spilled_v23:
.space 4
label_277_spilled_v57:
.space 4
label_281_spilled_v27:
.space 4
label_284_spilled_v54:
.space 4
label_278_spilled_v72:
.space 4
label_270_spilled_v56:
.space 4
label_286_spilled_v22:
.space 4
label_316_spilled_v207:
.space 4
label_363_spilled_v145:
.space 4
label_364_spilled_v201:
.space 4
label_330_spilled_v260:
.space 4
label_311_spilled_v248:
.space 4
label_337_spilled_v179:
.space 4
label_326_spilled_v261:
.space 4
label_327_spilled_v193:
.space 4
label_344_spilled_v186:
.space 4
label_331_spilled_v119:
.space 4
label_336_spilled_v134:
.space 4
label_323_spilled_v178:
.space 4
label_369_spilled_v96:
.space 4
label_341_spilled_v227:
.space 4
label_294_spilled_v231:
.space 4
label_306_spilled_v147:
.space 4
label_342_spilled_v247:
.space 4
label_296_spilled_v246:
.space 4
label_332_spilled_v118:
.space 4
label_312_spilled_v117:
.space 4
label_313_spilled_v249:
.space 4
label_351_spilled_v129:
.space 4
label_358_spilled_v190:
.space 4
label_295_spilled_v220:
.space 4
label_345_spilled_v205:
.space 4
label_333_spilled_v103:
.space 4
label_377_spilled_v223:
.space 4
label_353_spilled_v257:
.space 4
label_343_spilled_v232:
.space 4
label_354_spilled_v144:
.space 4
label_324_spilled_v88:
.space 4
label_297_spilled_v243:
.space 4
label_304_spilled_v234:
.space 4
label_301_spilled_v235:
.space 4
label_339_spilled_v218:
.space 4
label_371_spilled_v81:
.space 4
label_376_spilled_v238:
.space 4
label_307_spilled_v233:
.space 4
label_346_spilled_v126:
.space 4
label_368_spilled_v99:
.space 4
label_352_spilled_v130:
.space 4
label_317_spilled_v192:
.space 4
label_355_spilled_v171:
.space 4
label_308_spilled_v132:
.space 4
label_360_spilled_v115:
.space 4
label_309_spilled_v162:
.space 4
label_328_spilled_v208:
.space 4
label_347_spilled_v174:
.space 4
label_365_spilled_v204:
.space 4
label_298_spilled_v229:
.space 4
label_318_spilled_v89:
.space 4
label_348_spilled_v160:
.space 4
label_374_spilled_v245:
.space 4
label_366_spilled_v256:
.space 4
label_361_spilled_v85:
.space 4
label_370_spilled_v84:
.space 4
label_338_spilled_v211:
.space 4
label_335_spilled_v164:
.space 4
label_367_spilled_v255:
.space 4
label_373_spilled_v156:
.space 4
label_319_spilled_v209:
.space 4
label_314_spilled_v177:
.space 4
label_329_spilled_v104:
.space 4
label_362_spilled_v141:
.space 4
label_320_spilled_v194:
.space 4
label_334_spilled_v148:
.space 4
label_372_spilled_v159:
.space 4
label_340_spilled_v242:
.space 4
label_375_spilled_v230:
.space 4
label_310_spilled_v87:
.space 4
label_349_spilled_v114:
.space 4
label_357_spilled_v189:
.space 4
label_299_spilled_v228:
.space 4
label_300_spilled_v250:
.space 4
label_359_spilled_v111:
.space 4
label_321_spilled_v149:
.space 4
label_302_spilled_v219:
.space 4
label_305_spilled_v102:
.space 4
label_315_spilled_v259:
.space 4
label_356_spilled_v175:
.space 4
label_325_spilled_v133:
.space 4
label_303_spilled_v244:
.space 4
label_350_spilled_v100:
.space 4
label_322_spilled_v163:
.space 4
label_389_spilled_v262:
.space 4
label_378_spilled_v371:
.space 4
label_385_spilled_v367:
.space 4
label_383_spilled_v404:
.space 4
label_387_spilled_v386:
.space 4
label_379_spilled_v372:
.space 4
label_381_spilled_v389:
.space 4
label_386_spilled_v381:
.space 4
label_390_spilled_v400:
.space 4
label_388_spilled_v399:
.space 4
label_380_spilled_v390:
.space 4
label_382_spilled_v402:
.space 4
label_384_spilled_v403:
.space 4
label_419_spilled_v405:
.space 4
label_397_spilled_v473:
.space 4
label_402_spilled_v544:
.space 4
label_413_spilled_v413:
.space 4
label_399_spilled_v417:
.space 4
label_406_spilled_v541:
.space 4
label_396_spilled_v498:
.space 4
label_400_spilled_v545:
.space 4
label_403_spilled_v472:
.space 4
label_410_spilled_v467:
.space 4
label_401_spilled_v490:
.space 4
label_405_spilled_v491:
.space 4
label_416_spilled_v485:
.space 4
label_411_spilled_v412:
.space 4
label_391_spilled_v416:
.space 4
label_404_spilled_v497:
.space 4
label_412_spilled_v414:
.space 4
label_420_spilled_v540:
.space 4
label_407_spilled_v493:
.space 4
label_393_spilled_v496:
.space 4
label_409_spilled_v494:
.space 4
label_414_spilled_v468:
.space 4
label_392_spilled_v543:
.space 4
label_418_spilled_v487:
.space 4
label_394_spilled_v471:
.space 4
label_398_spilled_v418:
.space 4
label_408_spilled_v492:
.space 4
label_415_spilled_v469:
.space 4
label_417_spilled_v486:
.space 4
label_395_spilled_v489:
.space 4
label_421_spilled_v619:
.space 4
label_449_spilled_v631:
.space 4
label_426_spilled_v620:
.space 4
label_436_spilled_v562:
.space 4
label_438_spilled_v559:
.space 4
label_435_spilled_v567:
.space 4
label_434_spilled_v621:
.space 4
label_445_spilled_v616:
.space 4
label_428_spilled_v566:
.space 4
label_423_spilled_v565:
.space 4
label_432_spilled_v599:
.space 4
label_450_spilled_v546:
.space 4
label_446_spilled_v617:
.space 4
label_437_spilled_v563:
.space 4
label_443_spilled_v551:
.space 4
label_447_spilled_v596:
.space 4
label_444_spilled_v613:
.space 4
label_431_spilled_v635:
.space 4
label_439_spilled_v550:
.space 4
label_429_spilled_v600:
.space 4
label_422_spilled_v553:
.space 4
label_424_spilled_v598:
.space 4
label_440_spilled_v632:
.space 4
label_448_spilled_v592:
.space 4
label_430_spilled_v636:
.space 4
label_427_spilled_v554:
.space 4
label_433_spilled_v555:
.space 4
label_441_spilled_v595:
.space 4
label_425_spilled_v634:
.space 4
label_442_spilled_v549:
.space 4
label_466_spilled_v677:
.space 4
label_456_spilled_v654:
.space 4
label_459_spilled_v653:
.space 4
label_469_spilled_v655:
.space 4
label_464_spilled_v668:
.space 4
label_467_spilled_v669:
.space 4
label_465_spilled_v650:
.space 4
label_472_spilled_v648:
.space 4
label_474_spilled_v675:
.space 4
label_457_spilled_v680:
.space 4
label_468_spilled_v670:
.space 4
label_452_spilled_v679:
.space 4
label_458_spilled_v660:
.space 4
label_471_spilled_v649:
.space 4
label_473_spilled_v637:
.space 4
label_460_spilled_v674:
.space 4
label_461_spilled_v681:
.space 4
label_462_spilled_v661:
.space 4
label_453_spilled_v672:
.space 4
label_451_spilled_v659:
.space 4
label_463_spilled_v656:
.space 4
label_454_spilled_v652:
.space 4
label_455_spilled_v673:
.space 4
label_470_spilled_v657:
.space 4
label_724_spilled_v1275:
.space 4
label_725_spilled_v1098:
.space 4
label_678_spilled_v882:
.space 4
label_647_spilled_v1561:
.space 4
label_660_spilled_v1452:
.space 4
label_550_spilled_v969:
.space 4
label_492_spilled_v1226:
.space 4
label_493_spilled_v940:
.space 4
label_551_spilled_v1159:
.space 4
label_600_spilled_v1426:
.space 4
label_802_spilled_v1141:
.space 4
label_815_spilled_v908:
.space 4
label_494_spilled_v1143:
.space 4
label_679_spilled_v943:
.space 4
label_680_spilled_v1029:
.space 4
label_552_spilled_v1032:
.space 4
label_535_spilled_v1122:
.space 4
label_483_spilled_v1521:
.space 4
label_627_spilled_v1018:
.space 4
label_816_spilled_v999:
.space 4
label_726_spilled_v1092:
.space 4
label_727_spilled_v1007:
.space 4
label_818_spilled_v971:
.space 4
label_553_spilled_v976:
.space 4
label_661_spilled_v1082:
.space 4
label_477_spilled_v738:
.space 4
label_581_spilled_v1067:
.space 4
label_772_spilled_v922:
.space 4
label_728_spilled_v902:
.space 4
label_774_spilled_v1069:
.space 4
label_775_spilled_v1035:
.space 4
label_648_spilled_v1410:
.space 4
label_677_spilled_v1513:
.space 4
label_829_spilled_v1048:
.space 4
label_536_spilled_v1291:
.space 4
label_730_spilled_v874:
.space 4
label_506_spilled_v982:
.space 4
label_831_spilled_v958:
.space 4
label_475_spilled_v1379:
.space 4
label_601_spilled_v1039:
.space 4
label_602_spilled_v1317:
.space 4
label_731_spilled_v1160:
.space 4
label_582_spilled_v1243:
.space 4
label_777_spilled_v789:
.space 4
label_484_spilled_v1541:
.space 4
label_554_spilled_v1130:
.space 4
label_838_spilled_v1398:
.space 4
label_485_spilled_v1524:
.space 4
label_681_spilled_v952:
.space 4
label_476_spilled_v739:
.space 4
label_757_spilled_v868:
.space 4
label_778_spilled_v771:
.space 4
label_478_spilled_v720:
.space 4
label_780_spilled_v1222:
.space 4
label_604_spilled_v1292:
.space 4
label_537_spilled_v996:
.space 4
label_682_spilled_v1556:
.space 4
label_583_spilled_v1279:
.space 4
label_683_spilled_v1055:
.space 4
label_555_spilled_v886:
.space 4
label_684_spilled_v1120:
.space 4
label_781_spilled_v993:
.space 4
label_783_spilled_v1146:
.space 4
label_479_spilled_v1344:
.space 4
label_605_spilled_v1096:
.space 4
label_761_spilled_v1447:
.space 4
label_606_spilled_v1152:
.space 4
label_808_spilled_v1090:
.space 4
label_839_spilled_v1403:
.space 4
label_821_spilled_v1028:
.space 4
label_538_spilled_v1157:
.space 4
label_824_spilled_v1273:
.space 4
label_662_spilled_v977:
.space 4
label_539_spilled_v975:
.space 4
label_732_spilled_v1422:
.space 4
label_649_spilled_v1131:
.space 4
label_784_spilled_v1162:
.space 4
label_650_spilled_v998:
.space 4
label_507_spilled_v828:
.space 4
label_519_spilled_v1101:
.space 4
label_786_spilled_v1148:
.space 4
label_508_spilled_v1115:
.space 4
label_489_spilled_v1538:
.space 4
label_628_spilled_v1025:
.space 4
label_733_spilled_v930:
.space 4
label_685_spilled_v929:
.space 4
label_686_spilled_v1013:
.space 4
label_771_spilled_v1153:
.space 4
label_584_spilled_v900:
.space 4
label_735_spilled_v1127:
.space 4
label_607_spilled_v991:
.space 4
label_736_spilled_v1282:
.space 4
label_738_spilled_v1099:
.space 4
label_585_spilled_v1074:
.space 4
label_826_spilled_v951:
.space 4
label_687_spilled_v1406:
.space 4
label_509_spilled_v947:
.space 4
label_510_spilled_v1080:
.space 4
label_810_spilled_v1421:
.space 4
label_835_spilled_v1125:
.space 4
label_845_spilled_v1062:
.space 4
label_740_spilled_v1288:
.space 4
label_629_spilled_v1278:
.space 4
label_651_spilled_v1244:
.space 4
label_586_spilled_v1046:
.space 4
label_739_spilled_v1097:
.space 4
label_844_spilled_v1063:
.space 4
label_587_spilled_v948:
.space 4
label_608_spilled_v1095:
.space 4
label_663_spilled_v928:
.space 4
label_688_spilled_v938:
.space 4
label_803_spilled_v1140:
.space 4
label_556_spilled_v830:
.space 4
label_652_spilled_v879:
.space 4
label_820_spilled_v1027:
.space 4
label_520_spilled_v1087:
.space 4
label_841_spilled_v1167:
.space 4
label_557_spilled_v767:
.space 4
label_689_spilled_v966:
.space 4
label_521_spilled_v933:
.space 4
label_609_spilled_v1486:
.space 4
label_690_spilled_v973:
.space 4
label_742_spilled_v1021:
.space 4
label_558_spilled_v1487:
.space 4
label_785_spilled_v1161:
.space 4
label_540_spilled_v1017:
.space 4
label_743_spilled_v1169:
.space 4
label_495_spilled_v1129:
.space 4
label_691_spilled_v1084:
.space 4
label_630_spilled_v1004:
.space 4
label_676_spilled_v1530:
.space 4
label_692_spilled_v1287:
.space 4
label_664_spilled_v1173:
.space 4
label_486_spilled_v1400:
.space 4
label_804_spilled_v1119:
.space 4
label_693_spilled_v901:
.space 4
label_694_spilled_v1078:
.space 4
label_822_spilled_v937:
.space 4
label_559_spilled_v906:
.space 4
label_712_spilled_v1555:
.space 4
label_744_spilled_v945:
.space 4
label_695_spilled_v1034:
.space 4
label_665_spilled_v1040:
.space 4
label_480_spilled_v1384:
.space 4
label_511_spilled_v870:
.space 4
label_588_spilled_v962:
.space 4
label_589_spilled_v1109:
.space 4
label_696_spilled_v980:
.space 4
label_843_spilled_v978:
.space 4
label_522_spilled_v954:
.space 4
label_697_spilled_v1064:
.space 4
label_560_spilled_v1409:
.space 4
label_541_spilled_v1045:
.space 4
label_746_spilled_v1104:
.space 4
label_481_spilled_v722:
.space 4
label_512_spilled_v968:
.space 4
label_788_spilled_v1014:
.space 4
label_523_spilled_v1094:
.space 4
label_698_spilled_v1481:
.space 4
label_813_spilled_v965:
.space 4
label_513_spilled_v1059:
.space 4
label_699_spilled_v923:
.space 4
label_653_spilled_v949:
.space 4
label_748_spilled_v867:
.space 4
label_749_spilled_v895:
.space 4
label_741_spilled_v1289:
.space 4
label_496_spilled_v1450:
.space 4
label_610_spilled_v1117:
.space 4
label_561_spilled_v878:
.space 4
label_654_spilled_v956:
.space 4
label_497_spilled_v1038:
.space 4
label_524_spilled_v877:
.space 4
label_666_spilled_v963:
.space 4
label_562_spilled_v1081:
.space 4
label_498_spilled_v961:
.space 4
label_514_spilled_v1485:
.space 4
label_644_spilled_v1033:
.space 4
label_805_spilled_v1118:
.space 4
label_750_spilled_v1154:
.space 4
label_700_spilled_v826:
.space 4
label_499_spilled_v1031:
.space 4
label_763_spilled_v889:
.space 4
label_674_spilled_v1520:
.space 4
label_631_spilled_v941:
.space 4
label_819_spilled_v972:
.space 4
label_701_spilled_v772:
.space 4
label_833_spilled_v1042:
.space 4
label_563_spilled_v1089:
.space 4
label_751_spilled_v896:
.space 4
label_590_spilled_v1560:
.space 4
label_753_spilled_v1083:
.space 4
label_782_spilled_v994:
.space 4
label_591_spilled_v1451:
.space 4
label_611_spilled_v1053:
.space 4
label_667_spilled_v1103:
.space 4
label_790_spilled_v987:
.space 4
label_747_spilled_v1106:
.space 4
label_525_spilled_v989:
.space 4
label_612_spilled_v1286:
.space 4
label_613_spilled_v1158:
.space 4
label_828_spilled_v1049:
.space 4
label_702_spilled_v1113:
.space 4
label_830_spilled_v957:
.space 4
label_703_spilled_v1057:
.space 4
label_792_spilled_v1070:
.space 4
label_840_spilled_v1168:
.space 4
label_526_spilled_v919:
.space 4
label_849_spilled_v880:
.space 4
label_632_spilled_v1425:
.space 4
label_794_spilled_v1223:
.space 4
label_705_spilled_v915:
.space 4
label_718_spilled_v1238:
.space 4
label_633_spilled_v1144:
.space 4
label_796_spilled_v1022:
.space 4
label_527_spilled_v905:
.space 4
label_592_spilled_v914:
.space 4
label_737_spilled_v1280:
.space 4
label_755_spilled_v1134:
.space 4
label_528_spilled_v1164:
.space 4
label_668_spilled_v1293:
.space 4
label_614_spilled_v1011:
.space 4
label_851_spilled_v1111:
.space 4
label_500_spilled_v766:
.space 4
label_501_spilled_v1073:
.space 4
label_806_spilled_v824:
.space 4
label_529_spilled_v1066:
.space 4
label_756_spilled_v866:
.space 4
label_798_spilled_v1006:
.space 4
label_807_spilled_v825:
.space 4
label_706_spilled_v959:
.space 4
label_655_spilled_v893:
.space 4
label_752_spilled_v894:
.space 4
label_634_spilled_v935:
.space 4
label_800_spilled_v791:
.space 4
label_515_spilled_v1136:
.space 4
label_704_spilled_v1056:
.space 4
label_707_spilled_v1239:
.space 4
label_564_spilled_v1123:
.space 4
label_565_spilled_v1227:
.space 4
label_593_spilled_v871:
.space 4
label_615_spilled_v716:
.space 4
label_566_spilled_v1138:
.space 4
label_708_spilled_v763:
.space 4
label_832_spilled_v1041:
.space 4
label_640_spilled_v1377:
.space 4
label_797_spilled_v1020:
.space 4
label_530_spilled_v1150:
.space 4
label_542_spilled_v1242:
.space 4
label_709_spilled_v1483:
.space 4
label_543_spilled_v1424:
.space 4
label_799_spilled_v1008:
.space 4
label_544_spilled_v793:
.space 4
label_711_spilled_v1557:
.space 4
label_758_spilled_v762:
.space 4
label_812_spilled_v964:
.space 4
label_809_spilled_v1091:
.space 4
label_827_spilled_v950:
.space 4
label_635_spilled_v776:
.space 4
label_502_spilled_v1277:
.space 4
label_710_spilled_v1482:
.space 4
label_641_spilled_v1124:
.space 4
label_776_spilled_v1036:
.space 4
label_490_spilled_v1539:
.space 4
label_617_spilled_v1116:
.space 4
label_675_spilled_v1535:
.space 4
label_482_spilled_v1387:
.space 4
label_773_spilled_v924:
.space 4
label_669_spilled_v1005:
.space 4
label_713_spilled_v1444:
.space 4
label_754_spilled_v1085:
.space 4
label_594_spilled_v997:
.space 4
label_846_spilled_v1132:
.space 4
label_595_spilled_v913:
.space 4
label_487_spilled_v1323:
.space 4
label_545_spilled_v775:
.space 4
label_823_spilled_v936:
.space 4
label_769_spilled_v875:
.space 4
label_850_spilled_v693:
.space 4
label_636_spilled_v1165:
.space 4
label_572_spilled_v1341:
.space 4
label_567_spilled_v872:
.space 4
label_516_spilled_v1052:
.space 4
label_714_spilled_v1281:
.space 4
label_603_spilled_v1320:
.space 4
label_817_spilled_v1000:
.space 4
label_760_spilled_v1448:
.space 4
label_488_spilled_v1522:
.space 4
label_811_spilled_v1419:
.space 4
label_503_spilled_v1010:
.space 4
label_546_spilled_v1003:
.space 4
label_715_spilled_v1050:
.space 4
label_531_spilled_v1171:
.space 4
label_670_spilled_v942:
.space 4
label_645_spilled_v984:
.space 4
label_547_spilled_v891:
.space 4
label_716_spilled_v1105:
.space 4
label_801_spilled_v790:
.space 4
label_596_spilled_v899:
.space 4
label_618_spilled_v1172:
.space 4
label_568_spilled_v983:
.space 4
label_569_spilled_v1110:
.space 4
label_637_spilled_v990:
.space 4
label_656_spilled_v1012:
.space 4
label_619_spilled_v1102:
.space 4
label_671_spilled_v777:
.space 4
label_762_spilled_v888:
.space 4
label_825_spilled_v1274:
.space 4
label_734_spilled_v931:
.space 4
label_548_spilled_v1108:
.space 4
label_597_spilled_v1026:
.space 4
label_672_spilled_v1019:
.space 4
label_532_spilled_v898:
.space 4
label_789_spilled_v1015:
.space 4
label_570_spilled_v1145:
.space 4
label_571_spilled_v1338:
.space 4
label_573_spilled_v1068:
.space 4
label_620_spilled_v1088:
.space 4
label_574_spilled_v1054:
.space 4
label_575_spilled_v921:
.space 4
label_673_spilled_v795:
.space 4
label_717_spilled_v1240:
.space 4
label_764_spilled_v1001:
.space 4
label_549_spilled_v926:
.space 4
label_834_spilled_v1126:
.space 4
label_517_spilled_v912:
.space 4
label_837_spilled_v1076:
.space 4
label_729_spilled_v903:
.space 4
label_848_spilled_v881:
.space 4
label_621_spilled_v1151:
.space 4
label_576_spilled_v892:
.space 4
label_622_spilled_v1285:
.space 4
label_623_spilled_v1061:
.space 4
label_657_spilled_v970:
.space 4
label_842_spilled_v979:
.space 4
label_624_spilled_v1166:
.space 4
label_638_spilled_v920:
.space 4
label_795_spilled_v1224:
.space 4
label_577_spilled_v885:
.space 4
label_745_spilled_v944:
.space 4
label_642_spilled_v907:
.space 4
label_814_spilled_v909:
.space 4
label_533_spilled_v884:
.space 4
label_578_spilled_v1047:
.space 4
label_518_spilled_v1408:
.space 4
label_847_spilled_v1133:
.space 4
label_765_spilled_v916:
.space 4
label_579_spilled_v955:
.space 4
label_767_spilled_v1139:
.space 4
label_598_spilled_v927:
.space 4
label_768_spilled_v873:
.space 4
label_616_spilled_v719:
.space 4
label_770_spilled_v1155:
.space 4
label_643_spilled_v1228:
.space 4
label_836_spilled_v1077:
.space 4
label_491_spilled_v1382:
.space 4
label_599_spilled_v829:
.space 4
label_639_spilled_v934:
.space 4
label_719_spilled_v910:
.space 4
label_766_spilled_v917:
.space 4
label_658_spilled_v1075:
.space 4
label_534_spilled_v1284:
.space 4
label_787_spilled_v1147:
.space 4
label_504_spilled_v1559:
.space 4
label_720_spilled_v992:
.space 4
label_625_spilled_v794:
.space 4
label_721_spilled_v887:
.space 4
label_722_spilled_v985:
.space 4
label_646_spilled_v1380:
.space 4
label_759_spilled_v764:
.space 4
label_659_spilled_v768:
.space 4
label_791_spilled_v986:
.space 4
label_723_spilled_v1043:
.space 4
label_505_spilled_v1024:
.space 4
label_626_spilled_v1060:
.space 4
label_779_spilled_v773:
.space 4
label_793_spilled_v1071:
.space 4
label_580_spilled_v1137:
.space 4

.text
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: jal main
jal main
# Original instruction: li $v0,10
li $v0,10
# Original instruction: syscall
syscall

.text
# BEGIN PROLOGUE
mcmalloc:
# Clearing entire allocated stack frame of size 8
# Mini push for temporary registers
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t0,0($sp)
sw $t0,0($sp)
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t1,0($sp)
sw $t1,0($sp)
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t2,0($sp)
sw $t2,0($sp)
# Mini push END for temporary registers
# Original instruction: li $t0,1
li $t0,1
label_2_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,9
slti $t2,$t0,9
# Original instruction: bne $t2,$zero,label_2_clean_loop
bne $t2,$zero,label_2_clean_loop
label_3_clean_loop_end:
# Mini pop for temporary registers
# Original instruction: lw $t2,0($sp)
lw $t2,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Original instruction: lw $t1,0($sp)
lw $t1,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Original instruction: lw $t0,0($sp)
lw $t0,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Mini pop END for temporary registers
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-8
addiu $sp,$fp,-8
# Original instruction: pushRegisters
# Registers:
addiu $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v0,$sp,0
addi $t0,$sp,0
# END PROLOGUE
# Original instruction: lw $a0,4($fp)
lw $a0,4($fp)
# Original instruction: addi $v0,$zero,9
addi $v0,$zero,9
# Original instruction: syscall
syscall
# Original instruction: sw $v0,0($fp)
sw $v0,0($fp)
# BEGIN EPILOGUE
mcmallocEND:
# Original instruction: addi $sp,v0,0
addi $sp,$t0,0
# Original instruction: popRegisters
# Labels:
# Registers:
lw $t0,0($sp)
addiu $sp,$sp,4
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
read_i:
# Clearing entire allocated stack frame of size 8
# Mini push for temporary registers
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t0,0($sp)
sw $t0,0($sp)
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t1,0($sp)
sw $t1,0($sp)
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t2,0($sp)
sw $t2,0($sp)
# Mini push END for temporary registers
# Original instruction: li $t0,1
li $t0,1
label_6_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,9
slti $t2,$t0,9
# Original instruction: bne $t2,$zero,label_6_clean_loop
bne $t2,$zero,label_6_clean_loop
label_7_clean_loop_end:
# Mini pop for temporary registers
# Original instruction: lw $t2,0($sp)
lw $t2,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Original instruction: lw $t1,0($sp)
lw $t1,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Original instruction: lw $t0,0($sp)
lw $t0,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Mini pop END for temporary registers
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-8
addiu $sp,$fp,-8
# Original instruction: pushRegisters
# Registers:
addiu $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v1,$sp,0
addi $t0,$sp,0
# END PROLOGUE
# Original instruction: addi $v0,$zero,5
addi $v0,$zero,5
# Original instruction: syscall
syscall
# Original instruction: sw $v0,0($fp)
sw $v0,0($fp)
# BEGIN EPILOGUE
read_iEND:
# Original instruction: addi $sp,v1,0
addi $sp,$t0,0
# Original instruction: popRegisters
# Labels:
# Registers:
lw $t0,0($sp)
addiu $sp,$sp,4
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
read_c:
# Clearing entire allocated stack frame of size 8
# Mini push for temporary registers
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t0,0($sp)
sw $t0,0($sp)
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t1,0($sp)
sw $t1,0($sp)
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t2,0($sp)
sw $t2,0($sp)
# Mini push END for temporary registers
# Original instruction: li $t0,1
li $t0,1
label_10_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,9
slti $t2,$t0,9
# Original instruction: bne $t2,$zero,label_10_clean_loop
bne $t2,$zero,label_10_clean_loop
label_11_clean_loop_end:
# Mini pop for temporary registers
# Original instruction: lw $t2,0($sp)
lw $t2,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Original instruction: lw $t1,0($sp)
lw $t1,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Original instruction: lw $t0,0($sp)
lw $t0,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Mini pop END for temporary registers
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-8
addiu $sp,$fp,-8
# Original instruction: pushRegisters
# Registers:
addiu $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v2,$sp,0
addi $t0,$sp,0
# END PROLOGUE
# Original instruction: addi $v0,$zero,12
addi $v0,$zero,12
# Original instruction: syscall
syscall
# Original instruction: sw $v0,0($fp)
sw $v0,0($fp)
# BEGIN EPILOGUE
read_cEND:
# Original instruction: addi $sp,v2,0
addi $sp,$t0,0
# Original instruction: popRegisters
# Labels:
# Registers:
lw $t0,0($sp)
addiu $sp,$sp,4
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
print_c:
# Clearing entire allocated stack frame of size 8
# Mini push for temporary registers
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t0,0($sp)
sw $t0,0($sp)
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t1,0($sp)
sw $t1,0($sp)
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t2,0($sp)
sw $t2,0($sp)
# Mini push END for temporary registers
# Original instruction: li $t0,1
li $t0,1
label_14_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,9
slti $t2,$t0,9
# Original instruction: bne $t2,$zero,label_14_clean_loop
bne $t2,$zero,label_14_clean_loop
label_15_clean_loop_end:
# Mini pop for temporary registers
# Original instruction: lw $t2,0($sp)
lw $t2,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Original instruction: lw $t1,0($sp)
lw $t1,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Original instruction: lw $t0,0($sp)
lw $t0,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Mini pop END for temporary registers
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-8
addiu $sp,$fp,-8
# Original instruction: pushRegisters
# Registers:
addiu $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v3,$sp,0
addi $t0,$sp,0
# END PROLOGUE
# Original instruction: lb $a0,0($fp)
lb $a0,0($fp)
# Original instruction: addi $v0,$zero,11
addi $v0,$zero,11
# Original instruction: syscall
syscall
# BEGIN EPILOGUE
print_cEND:
# Original instruction: addi $sp,v3,0
addi $sp,$t0,0
# Original instruction: popRegisters
# Labels:
# Registers:
lw $t0,0($sp)
addiu $sp,$sp,4
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
print_i:
# Clearing entire allocated stack frame of size 8
# Mini push for temporary registers
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t0,0($sp)
sw $t0,0($sp)
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t1,0($sp)
sw $t1,0($sp)
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t2,0($sp)
sw $t2,0($sp)
# Mini push END for temporary registers
# Original instruction: li $t0,1
li $t0,1
label_18_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,9
slti $t2,$t0,9
# Original instruction: bne $t2,$zero,label_18_clean_loop
bne $t2,$zero,label_18_clean_loop
label_19_clean_loop_end:
# Mini pop for temporary registers
# Original instruction: lw $t2,0($sp)
lw $t2,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Original instruction: lw $t1,0($sp)
lw $t1,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Original instruction: lw $t0,0($sp)
lw $t0,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Mini pop END for temporary registers
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-8
addiu $sp,$fp,-8
# Original instruction: pushRegisters
# Registers:
addiu $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v4,$sp,0
addi $t0,$sp,0
# END PROLOGUE
# Original instruction: lw $a0,0($fp)
lw $a0,0($fp)
# Original instruction: addi $v0,$zero,1
addi $v0,$zero,1
# Original instruction: syscall
syscall
# BEGIN EPILOGUE
print_iEND:
# Original instruction: addi $sp,v4,0
addi $sp,$t0,0
# Original instruction: popRegisters
# Labels:
# Registers:
lw $t0,0($sp)
addiu $sp,$sp,4
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
print_s:
# Clearing entire allocated stack frame of size 8
# Mini push for temporary registers
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t0,0($sp)
sw $t0,0($sp)
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t1,0($sp)
sw $t1,0($sp)
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t2,0($sp)
sw $t2,0($sp)
# Mini push END for temporary registers
# Original instruction: li $t0,1
li $t0,1
label_22_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,9
slti $t2,$t0,9
# Original instruction: bne $t2,$zero,label_22_clean_loop
bne $t2,$zero,label_22_clean_loop
label_23_clean_loop_end:
# Mini pop for temporary registers
# Original instruction: lw $t2,0($sp)
lw $t2,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Original instruction: lw $t1,0($sp)
lw $t1,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Original instruction: lw $t0,0($sp)
lw $t0,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Mini pop END for temporary registers
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-8
addiu $sp,$fp,-8
# Original instruction: pushRegisters
# Registers:
addiu $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v5,$sp,0
addi $t0,$sp,0
# END PROLOGUE
# Original instruction: lw $a0,0($fp)
lw $a0,0($fp)
# Original instruction: addi $v0,$zero,4
addi $v0,$zero,4
# Original instruction: syscall
syscall
# BEGIN EPILOGUE
print_sEND:
# Original instruction: addi $sp,v5,0
addi $sp,$t0,0
# Original instruction: popRegisters
# Labels:
# Registers:
lw $t0,0($sp)
addiu $sp,$sp,4
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
createLinkedList:
# Clearing entire allocated stack frame of size 16
# Mini push for temporary registers
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t0,0($sp)
sw $t0,0($sp)
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t1,0($sp)
sw $t1,0($sp)
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t2,0($sp)
sw $t2,0($sp)
# Mini push END for temporary registers
# Original instruction: li $t0,1
li $t0,1
label_26_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,17
slti $t2,$t0,17
# Original instruction: bne $t2,$zero,label_26_clean_loop
bne $t2,$zero,label_26_clean_loop
label_27_clean_loop_end:
# Mini pop for temporary registers
# Original instruction: lw $t2,0($sp)
lw $t2,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Original instruction: lw $t1,0($sp)
lw $t1,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Original instruction: lw $t0,0($sp)
lw $t0,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Mini pop END for temporary registers
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-16
addiu $sp,$fp,-16
# Original instruction: pushRegisters
# Registers:
addiu $sp,$sp,-4
sw $t0,0($sp)
addiu $sp,$sp,-4
sw $t1,0($sp)
addiu $sp,$sp,-4
sw $t2,0($sp)
addiu $sp,$sp,-4
sw $t3,0($sp)
la $t0,label_286_spilled_v22
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_285_spilled_v53
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_276_spilled_v14
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_277_spilled_v57
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_291_spilled_v11
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_270_spilled_v56
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_283_spilled_v50
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_288_spilled_v23
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_272_spilled_v71
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_289_spilled_v9
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_274_spilled_v73
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_293_spilled_v67
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_275_spilled_v26
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_287_spilled_v19
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_284_spilled_v54
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_281_spilled_v27
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_279_spilled_v15
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_278_spilled_v72
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_273_spilled_v13
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_292_spilled_v68
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_271_spilled_v25
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_280_spilled_v58
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_282_spilled_v69
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_290_spilled_v10
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v6,$sp,0
addi $t1,$sp,0
# END PROLOGUE
# Original instruction: addi v7,$zero,20
addi $t0,$zero,20
# Original instruction: addiu v8,$fp,-16
addiu $t2,$fp,-16
# Loading from v7 from reg into v8
# Original instruction: sw v7,0(v8)
sw $t0,0($t2)
# BEGIN FUNCALL EXPR FOR mcmalloc
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v1622,$fp,-16
addiu $t0,$fp,-16
# Original instruction: la v1623,label_289_spilled_v9
la $t2,label_289_spilled_v9
# Original instruction: sw v1622,0(v1623)
sw $t0,0($t2)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v1625,$sp,0
addi $t0,$sp,0
# Original instruction: la v1626,label_290_spilled_v10
la $t2,label_290_spilled_v10
# Original instruction: sw v1625,0(v1626)
sw $t0,0($t2)
# 
# Loading from v9 from stack into v10
# Original instruction: li v1628,4
li $t0,4
# Original instruction: la v1629,label_291_spilled_v11
la $t2,label_291_spilled_v11
# Original instruction: sw v1628,0(v1629)
sw $t0,0($t2)
# Original instruction: li v12,0
li $t2,0
label_28_mem_copy_loop:
# Original instruction: la v1630,label_291_spilled_v11
la $t0,label_291_spilled_v11
# Original instruction: lw v1630,0(v1630)
lw $t0,0($t0)
# Original instruction: beq v12,v1630,label_29_mem_copy_end
beq $t2,$t0,label_29_mem_copy_end
# Original instruction: la v1624,label_289_spilled_v9
la $t0,label_289_spilled_v9
# Original instruction: lw v1624,0(v1624)
lw $t0,0($t0)
# Original instruction: add v1574,v1624,v12
add $t3,$t0,$t2
# Original instruction: la v1575,label_273_spilled_v13
la $t0,label_273_spilled_v13
# Original instruction: sw v1574,0(v1575)
sw $t3,0($t0)
# Original instruction: la v1576,label_273_spilled_v13
la $t0,label_273_spilled_v13
# Original instruction: lw v1576,0(v1576)
lw $t0,0($t0)
# Original instruction: lb v1592,0(v1576)
lb $t0,0($t0)
# Original instruction: la v1593,label_279_spilled_v15
la $t3,label_279_spilled_v15
# Original instruction: sw v1592,0(v1593)
sw $t0,0($t3)
# Original instruction: la v1627,label_290_spilled_v10
la $t0,label_290_spilled_v10
# Original instruction: lw v1627,0(v1627)
lw $t0,0($t0)
# Original instruction: add v1583,v1627,v12
add $t0,$t0,$t2
# Original instruction: la v1584,label_276_spilled_v14
la $t3,label_276_spilled_v14
# Original instruction: sw v1583,0(v1584)
sw $t0,0($t3)
# Original instruction: la v1585,label_276_spilled_v14
la $t0,label_276_spilled_v14
# Original instruction: lw v1585,0(v1585)
lw $t0,0($t0)
# Original instruction: la v1594,label_279_spilled_v15
la $t3,label_279_spilled_v15
# Original instruction: lw v1594,0(v1594)
lw $t3,0($t3)
# Original instruction: sb v1594,0(v1585)
sb $t3,0($t0)
# Original instruction: addi v12,v12,1
addi $t2,$t2,1
# Original instruction: j label_28_mem_copy_loop
j label_28_mem_copy_loop
label_29_mem_copy_end:
# 
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# GO TO FUNCTION
# Original instruction: jal mcmalloc
jal mcmalloc
# BACK FROM FUNCTION
# Original instruction: addi v16,$sp,0
addi $t0,$sp,0
# Original instruction: lw v17,0(v16)
lw $t2,0($t0)
# Original instruction: addiu v18,$fp,-12
addiu $t0,$fp,-12
# Loading from v17 from reg into v18
# Original instruction: sw v17,0(v18)
sw $t2,0($t0)
# Original instruction: addiu v1616,$fp,4
addiu $t2,$fp,4
# Original instruction: la v1617,label_287_spilled_v19
la $t0,label_287_spilled_v19
# Original instruction: sw v1616,0(v1617)
sw $t2,0($t0)
# Original instruction: addiu v20,$fp,-12
addiu $t0,$fp,-12
# Original instruction: lw v21,0(v20)
lw $t0,0($t0)
# Original instruction: addiu v1613,v21,0
addiu $t0,$t0,0
# Original instruction: la v1614,label_286_spilled_v22
la $t2,label_286_spilled_v22
# Original instruction: sw v1613,0(v1614)
sw $t0,0($t2)
# 
# Loading from v19 from stack into v22
# Original instruction: li v1619,4
li $t2,4
# Original instruction: la v1620,label_288_spilled_v23
la $t0,label_288_spilled_v23
# Original instruction: sw v1619,0(v1620)
sw $t2,0($t0)
# Original instruction: li v24,0
li $t2,0
label_30_mem_copy_loop:
# Original instruction: la v1621,label_288_spilled_v23
la $t0,label_288_spilled_v23
# Original instruction: lw v1621,0(v1621)
lw $t0,0($t0)
# Original instruction: beq v24,v1621,label_31_mem_copy_end
beq $t2,$t0,label_31_mem_copy_end
# Original instruction: la v1618,label_287_spilled_v19
la $t0,label_287_spilled_v19
# Original instruction: lw v1618,0(v1618)
lw $t0,0($t0)
# Original instruction: add v1568,v1618,v24
add $t0,$t0,$t2
# Original instruction: la v1569,label_271_spilled_v25
la $t3,label_271_spilled_v25
# Original instruction: sw v1568,0(v1569)
sw $t0,0($t3)
# Original instruction: la v1570,label_271_spilled_v25
la $t0,label_271_spilled_v25
# Original instruction: lw v1570,0(v1570)
lw $t0,0($t0)
# Original instruction: lb v1598,0(v1570)
lb $t3,0($t0)
# Original instruction: la v1599,label_281_spilled_v27
la $t0,label_281_spilled_v27
# Original instruction: sw v1598,0(v1599)
sw $t3,0($t0)
# Original instruction: la v1615,label_286_spilled_v22
la $t0,label_286_spilled_v22
# Original instruction: lw v1615,0(v1615)
lw $t0,0($t0)
# Original instruction: add v1580,v1615,v24
add $t3,$t0,$t2
# Original instruction: la v1581,label_275_spilled_v26
la $t0,label_275_spilled_v26
# Original instruction: sw v1580,0(v1581)
sw $t3,0($t0)
# Original instruction: la v1582,label_275_spilled_v26
la $t0,label_275_spilled_v26
# Original instruction: lw v1582,0(v1582)
lw $t0,0($t0)
# Original instruction: la v1600,label_281_spilled_v27
la $t3,label_281_spilled_v27
# Original instruction: lw v1600,0(v1600)
lw $t3,0($t3)
# Original instruction: sb v1600,0(v1582)
sb $t3,0($t0)
# Original instruction: addi v24,v24,1
addi $t2,$t2,1
# Original instruction: j label_30_mem_copy_loop
j label_30_mem_copy_loop
label_31_mem_copy_end:
# 
# Original instruction: addi v28,$zero,65
addi $t3,$zero,65
# Original instruction: addiu v29,$fp,4
addiu $t0,$fp,4
# Original instruction: lw v30,0(v29)
lw $t0,0($t0)
# Original instruction: addi v31,$zero,26
addi $t2,$zero,26
# Original instruction: div v30,v31
div $t0,$t2
# Original instruction: mfhi v32
mfhi $t0
# Original instruction: add v33,v28,v32
add $t0,$t3,$t0
# Original instruction: addiu v34,$fp,-12
addiu $t2,$fp,-12
# Original instruction: lw v35,0(v34)
lw $t2,0($t2)
# Original instruction: addiu v36,v35,8
addiu $t2,$t2,8
# Loading from v33 from reg into v36
# Original instruction: sw v33,0(v36)
sw $t0,0($t2)
# Original instruction: addi v37,$zero,1
addi $t2,$zero,1
# Original instruction: addiu v38,$fp,-12
addiu $t0,$fp,-12
# Original instruction: lw v39,0(v38)
lw $t0,0($t0)
# Original instruction: addiu v40,v39,12
addiu $t0,$t0,12
# Loading from v37 from reg into v40
# Original instruction: sw v37,0(v40)
sw $t2,0($t0)
# Original instruction: addiu v41,$fp,4
addiu $t0,$fp,4
# Original instruction: lw v42,0(v41)
lw $t2,0($t0)
# Original instruction: addi v43,$zero,1
addi $t0,$zero,1
# Original instruction: slt v44,v43,v42
slt $t0,$t0,$t2
# Original instruction: beqz v44,label_32_else
beqz $t0,label_32_else
# BEGIN FUNCALL EXPR FOR createLinkedList
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v45,$fp,4
addiu $t0,$fp,4
# Original instruction: lw v46,0(v45)
lw $t2,0($t0)
# Original instruction: addi v47,$zero,1
addi $t0,$zero,1
# Original instruction: sub v48,v46,v47
sub $t2,$t2,$t0
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v49,$sp,0
addi $t0,$sp,0
# Loading from v48 from reg into v49
# Original instruction: sw v48,0(v49)
sw $t2,0($t0)
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# GO TO FUNCTION
# Original instruction: jal createLinkedList
jal createLinkedList
# BACK FROM FUNCTION
# Original instruction: addi v1604,$sp,0
addi $t0,$sp,0
# Original instruction: la v1605,label_283_spilled_v50
la $t2,label_283_spilled_v50
# Original instruction: sw v1604,0(v1605)
sw $t0,0($t2)
# Original instruction: addiu v51,$fp,-12
addiu $t0,$fp,-12
# Original instruction: lw v52,0(v51)
lw $t0,0($t0)
# Original instruction: addiu v1610,v52,4
addiu $t2,$t0,4
# Original instruction: la v1611,label_285_spilled_v53
la $t0,label_285_spilled_v53
# Original instruction: sw v1610,0(v1611)
sw $t2,0($t0)
# 
# Loading from v50 from stack into v53
# Original instruction: li v1607,4
li $t0,4
# Original instruction: la v1608,label_284_spilled_v54
la $t2,label_284_spilled_v54
# Original instruction: sw v1607,0(v1608)
sw $t0,0($t2)
# Original instruction: li v55,0
li $t2,0
label_34_mem_copy_loop:
# Original instruction: la v1609,label_284_spilled_v54
la $t0,label_284_spilled_v54
# Original instruction: lw v1609,0(v1609)
lw $t0,0($t0)
# Original instruction: beq v55,v1609,label_35_mem_copy_end
beq $t2,$t0,label_35_mem_copy_end
# Original instruction: la v1606,label_283_spilled_v50
la $t0,label_283_spilled_v50
# Original instruction: lw v1606,0(v1606)
lw $t0,0($t0)
# Original instruction: add v1565,v1606,v55
add $t3,$t0,$t2
# Original instruction: la v1566,label_270_spilled_v56
la $t0,label_270_spilled_v56
# Original instruction: sw v1565,0(v1566)
sw $t3,0($t0)
# Original instruction: la v1567,label_270_spilled_v56
la $t0,label_270_spilled_v56
# Original instruction: lw v1567,0(v1567)
lw $t0,0($t0)
# Original instruction: lb v1595,0(v1567)
lb $t0,0($t0)
# Original instruction: la v1596,label_280_spilled_v58
la $t3,label_280_spilled_v58
# Original instruction: sw v1595,0(v1596)
sw $t0,0($t3)
# Original instruction: la v1612,label_285_spilled_v53
la $t0,label_285_spilled_v53
# Original instruction: lw v1612,0(v1612)
lw $t0,0($t0)
# Original instruction: add v1586,v1612,v55
add $t3,$t0,$t2
# Original instruction: la v1587,label_277_spilled_v57
la $t0,label_277_spilled_v57
# Original instruction: sw v1586,0(v1587)
sw $t3,0($t0)
# Original instruction: la v1588,label_277_spilled_v57
la $t3,label_277_spilled_v57
# Original instruction: lw v1588,0(v1588)
lw $t3,0($t3)
# Original instruction: la v1597,label_280_spilled_v58
la $t0,label_280_spilled_v58
# Original instruction: lw v1597,0(v1597)
lw $t0,0($t0)
# Original instruction: sb v1597,0(v1588)
sb $t0,0($t3)
# Original instruction: addi v55,v55,1
addi $t2,$t2,1
# Original instruction: j label_34_mem_copy_loop
j label_34_mem_copy_loop
label_35_mem_copy_end:
# 
# Original instruction: addi v59,$zero,1
addi $t2,$zero,1
# Original instruction: addiu v60,$fp,-12
addiu $t0,$fp,-12
# Original instruction: lw v61,0(v60)
lw $t0,0($t0)
# Original instruction: addiu v62,v61,16
addiu $t0,$t0,16
# Loading from v59 from reg into v62
# Original instruction: sw v59,0(v62)
sw $t2,0($t0)
# Original instruction: j label_33_end
j label_33_end
label_32_else:
# Original instruction: addi v63,$zero,0
addi $t2,$zero,0
# Original instruction: addiu v64,$fp,-12
addiu $t0,$fp,-12
# Original instruction: lw v65,0(v64)
lw $t0,0($t0)
# Original instruction: addiu v66,v65,16
addiu $t0,$t0,16
# Loading from v63 from reg into v66
# Original instruction: sw v63,0(v66)
sw $t2,0($t0)
label_33_end:
# Return statement start
# Original instruction: addiu v1634,$fp,-12
addiu $t2,$fp,-12
# Original instruction: la v1635,label_293_spilled_v67
la $t0,label_293_spilled_v67
# Original instruction: sw v1634,0(v1635)
sw $t2,0($t0)
# Original instruction: addiu v1631,$fp,0
addiu $t2,$fp,0
# Original instruction: la v1632,label_292_spilled_v68
la $t0,label_292_spilled_v68
# Original instruction: sw v1631,0(v1632)
sw $t2,0($t0)
# 
# Loading from v67 from stack into v68
# Original instruction: li v1601,4
li $t0,4
# Original instruction: la v1602,label_282_spilled_v69
la $t2,label_282_spilled_v69
# Original instruction: sw v1601,0(v1602)
sw $t0,0($t2)
# Original instruction: li v70,0
li $t2,0
label_36_mem_copy_loop:
# Original instruction: la v1603,label_282_spilled_v69
la $t0,label_282_spilled_v69
# Original instruction: lw v1603,0(v1603)
lw $t0,0($t0)
# Original instruction: beq v70,v1603,label_37_mem_copy_end
beq $t2,$t0,label_37_mem_copy_end
# Original instruction: la v1636,label_293_spilled_v67
la $t0,label_293_spilled_v67
# Original instruction: lw v1636,0(v1636)
lw $t0,0($t0)
# Original instruction: add v1571,v1636,v70
add $t3,$t0,$t2
# Original instruction: la v1572,label_272_spilled_v71
la $t0,label_272_spilled_v71
# Original instruction: sw v1571,0(v1572)
sw $t3,0($t0)
# Original instruction: la v1573,label_272_spilled_v71
la $t0,label_272_spilled_v71
# Original instruction: lw v1573,0(v1573)
lw $t0,0($t0)
# Original instruction: lb v1577,0(v1573)
lb $t0,0($t0)
# Original instruction: la v1578,label_274_spilled_v73
la $t3,label_274_spilled_v73
# Original instruction: sw v1577,0(v1578)
sw $t0,0($t3)
# Original instruction: la v1633,label_292_spilled_v68
la $t0,label_292_spilled_v68
# Original instruction: lw v1633,0(v1633)
lw $t0,0($t0)
# Original instruction: add v1589,v1633,v70
add $t3,$t0,$t2
# Original instruction: la v1590,label_278_spilled_v72
la $t0,label_278_spilled_v72
# Original instruction: sw v1589,0(v1590)
sw $t3,0($t0)
# Original instruction: la v1579,label_274_spilled_v73
la $t3,label_274_spilled_v73
# Original instruction: lw v1579,0(v1579)
lw $t3,0($t3)
# Original instruction: la v1591,label_278_spilled_v72
la $t0,label_278_spilled_v72
# Original instruction: lw v1591,0(v1591)
lw $t0,0($t0)
# Original instruction: sb v1579,0(v1591)
sb $t3,0($t0)
# Original instruction: addi v70,v70,1
addi $t2,$t2,1
# Original instruction: j label_36_mem_copy_loop
j label_36_mem_copy_loop
label_37_mem_copy_end:
# 
# Original instruction: jal createLinkedListEND
jal createLinkedListEND
# Return statement end
# BEGIN EPILOGUE
createLinkedListEND:
# Original instruction: addi $sp,v6,0
addi $sp,$t1,0
# Original instruction: popRegisters
# Labels:
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_290_spilled_v10
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_282_spilled_v69
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_280_spilled_v58
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_271_spilled_v25
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_292_spilled_v68
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_273_spilled_v13
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_278_spilled_v72
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_279_spilled_v15
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_281_spilled_v27
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_284_spilled_v54
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_287_spilled_v19
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_275_spilled_v26
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_293_spilled_v67
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_274_spilled_v73
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_289_spilled_v9
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_272_spilled_v71
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_288_spilled_v23
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_283_spilled_v50
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_270_spilled_v56
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_291_spilled_v11
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_277_spilled_v57
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_276_spilled_v14
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_285_spilled_v53
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_286_spilled_v22
sw $t0,0($t1)
# Registers:
lw $t3,0($sp)
addiu $sp,$sp,4
lw $t2,0($sp)
addiu $sp,$sp,4
lw $t1,0($sp)
addiu $sp,$sp,4
lw $t0,0($sp)
addiu $sp,$sp,4
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
calculateDeterminant:
# Clearing entire allocated stack frame of size 48
# Mini push for temporary registers
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t0,0($sp)
sw $t0,0($sp)
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t1,0($sp)
sw $t1,0($sp)
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t2,0($sp)
sw $t2,0($sp)
# Mini push END for temporary registers
# Original instruction: li $t0,1
li $t0,1
label_40_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,49
slti $t2,$t0,49
# Original instruction: bne $t2,$zero,label_40_clean_loop
bne $t2,$zero,label_40_clean_loop
label_41_clean_loop_end:
# Mini pop for temporary registers
# Original instruction: lw $t2,0($sp)
lw $t2,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Original instruction: lw $t1,0($sp)
lw $t1,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Original instruction: lw $t0,0($sp)
lw $t0,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Mini pop END for temporary registers
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-48
addiu $sp,$fp,-48
# Original instruction: pushRegisters
# Registers:
addiu $sp,$sp,-4
sw $t0,0($sp)
addiu $sp,$sp,-4
sw $t1,0($sp)
addiu $sp,$sp,-4
sw $t2,0($sp)
addiu $sp,$sp,-4
sw $t3,0($sp)
la $t0,label_302_spilled_v219
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_353_spilled_v257
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_303_spilled_v244
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_361_spilled_v85
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_350_spilled_v100
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_351_spilled_v129
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_335_spilled_v164
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_330_spilled_v260
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_326_spilled_v261
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_321_spilled_v149
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_329_spilled_v104
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_309_spilled_v162
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_362_spilled_v141
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_327_spilled_v193
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_297_spilled_v243
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_304_spilled_v234
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_313_spilled_v249
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_377_spilled_v223
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_332_spilled_v118
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_369_spilled_v96
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_322_spilled_v163
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_359_spilled_v111
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_294_spilled_v231
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_333_spilled_v103
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_363_spilled_v145
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_341_spilled_v227
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_347_spilled_v174
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_375_spilled_v230
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_299_spilled_v228
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_371_spilled_v81
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_308_spilled_v132
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_307_spilled_v233
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_340_spilled_v242
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_300_spilled_v250
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_318_spilled_v89
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_345_spilled_v205
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_324_spilled_v88
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_367_spilled_v255
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_339_spilled_v218
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_319_spilled_v209
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_348_spilled_v160
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_296_spilled_v246
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_352_spilled_v130
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_344_spilled_v186
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_338_spilled_v211
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_372_spilled_v159
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_316_spilled_v207
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_314_spilled_v177
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_334_spilled_v148
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_310_spilled_v87
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_301_spilled_v235
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_374_spilled_v245
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_315_spilled_v259
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_325_spilled_v133
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_358_spilled_v190
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_370_spilled_v84
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_328_spilled_v208
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_376_spilled_v238
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_365_spilled_v204
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_311_spilled_v248
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_298_spilled_v229
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_342_spilled_v247
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_354_spilled_v144
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_312_spilled_v117
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_323_spilled_v178
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_364_spilled_v201
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_343_spilled_v232
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_331_spilled_v119
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_366_spilled_v256
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_305_spilled_v102
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_355_spilled_v171
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_317_spilled_v192
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_357_spilled_v189
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_368_spilled_v99
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_349_spilled_v114
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_346_spilled_v126
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_373_spilled_v156
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_306_spilled_v147
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_337_spilled_v179
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_295_spilled_v220
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_336_spilled_v134
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_356_spilled_v175
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_360_spilled_v115
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_320_spilled_v194
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v74,$sp,0
addi $t1,$sp,0
# END PROLOGUE
# Original instruction: addiu v75,$fp,4
addiu $t2,$fp,4
# Original instruction: lw v75,0(v75)
lw $t2,0($t2)
# Original instruction: addi v76,$zero,0
addi $t0,$zero,0
# Original instruction: li v79,12
li $t3,12
# Original instruction: mul v78,v76,v79
mul $t0,$t0,$t3
# Original instruction: add v77,v75,v78
add $t3,$t2,$t0
# Original instruction: addi v80,$zero,0
addi $t2,$zero,0
# Original instruction: li v83,4
li $t0,4
# Original instruction: mul v82,v80,v83
mul $t0,$t2,$t0
# Original instruction: add v1868,v77,v82
add $t0,$t3,$t0
# Original instruction: la v1869,label_371_spilled_v81
la $t2,label_371_spilled_v81
# Original instruction: sw v1868,0(v1869)
sw $t0,0($t2)
# Original instruction: addiu v1865,$fp,-12
addiu $t2,$fp,-12
# Original instruction: la v1866,label_370_spilled_v84
la $t0,label_370_spilled_v84
# Original instruction: sw v1865,0(v1866)
sw $t2,0($t0)
# 
# Loading from v81 from stack into v84
# Original instruction: li v1838,4
li $t2,4
# Original instruction: la v1839,label_361_spilled_v85
la $t0,label_361_spilled_v85
# Original instruction: sw v1838,0(v1839)
sw $t2,0($t0)
# Original instruction: li v86,0
li $t2,0
label_42_mem_copy_loop:
# Original instruction: la v1840,label_361_spilled_v85
la $t0,label_361_spilled_v85
# Original instruction: lw v1840,0(v1840)
lw $t0,0($t0)
# Original instruction: beq v86,v1840,label_43_mem_copy_end
beq $t2,$t0,label_43_mem_copy_end
# Original instruction: la v1870,label_371_spilled_v81
la $t0,label_371_spilled_v81
# Original instruction: lw v1870,0(v1870)
lw $t0,0($t0)
# Original instruction: add v1685,v1870,v86
add $t3,$t0,$t2
# Original instruction: la v1686,label_310_spilled_v87
la $t0,label_310_spilled_v87
# Original instruction: sw v1685,0(v1686)
sw $t3,0($t0)
# Original instruction: la v1687,label_310_spilled_v87
la $t0,label_310_spilled_v87
# Original instruction: lw v1687,0(v1687)
lw $t0,0($t0)
# Original instruction: lb v1709,0(v1687)
lb $t3,0($t0)
# Original instruction: la v1710,label_318_spilled_v89
la $t0,label_318_spilled_v89
# Original instruction: sw v1709,0(v1710)
sw $t3,0($t0)
# Original instruction: la v1867,label_370_spilled_v84
la $t0,label_370_spilled_v84
# Original instruction: lw v1867,0(v1867)
lw $t0,0($t0)
# Original instruction: add v1727,v1867,v86
add $t3,$t0,$t2
# Original instruction: la v1728,label_324_spilled_v88
la $t0,label_324_spilled_v88
# Original instruction: sw v1727,0(v1728)
sw $t3,0($t0)
# Original instruction: la v1711,label_318_spilled_v89
la $t3,label_318_spilled_v89
# Original instruction: lw v1711,0(v1711)
lw $t3,0($t3)
# Original instruction: la v1729,label_324_spilled_v88
la $t0,label_324_spilled_v88
# Original instruction: lw v1729,0(v1729)
lw $t0,0($t0)
# Original instruction: sb v1711,0(v1729)
sb $t3,0($t0)
# Original instruction: addi v86,v86,1
addi $t2,$t2,1
# Original instruction: j label_42_mem_copy_loop
j label_42_mem_copy_loop
label_43_mem_copy_end:
# 
# Original instruction: addiu v90,$fp,4
addiu $t0,$fp,4
# Original instruction: lw v90,0(v90)
lw $t0,0($t0)
# Original instruction: addi v91,$zero,0
addi $t3,$zero,0
# Original instruction: li v94,12
li $t2,12
# Original instruction: mul v93,v91,v94
mul $t2,$t3,$t2
# Original instruction: add v92,v90,v93
add $t2,$t0,$t2
# Original instruction: addi v95,$zero,1
addi $t3,$zero,1
# Original instruction: li v98,4
li $t0,4
# Original instruction: mul v97,v95,v98
mul $t0,$t3,$t0
# Original instruction: add v1862,v92,v97
add $t2,$t2,$t0
# Original instruction: la v1863,label_369_spilled_v96
la $t0,label_369_spilled_v96
# Original instruction: sw v1862,0(v1863)
sw $t2,0($t0)
# Original instruction: addiu v1859,$fp,-16
addiu $t2,$fp,-16
# Original instruction: la v1860,label_368_spilled_v99
la $t0,label_368_spilled_v99
# Original instruction: sw v1859,0(v1860)
sw $t2,0($t0)
# 
# Loading from v96 from stack into v99
# Original instruction: li v1805,4
li $t0,4
# Original instruction: la v1806,label_350_spilled_v100
la $t2,label_350_spilled_v100
# Original instruction: sw v1805,0(v1806)
sw $t0,0($t2)
# Original instruction: li v101,0
li $t2,0
label_44_mem_copy_loop:
# Original instruction: la v1807,label_350_spilled_v100
la $t0,label_350_spilled_v100
# Original instruction: lw v1807,0(v1807)
lw $t0,0($t0)
# Original instruction: beq v101,v1807,label_45_mem_copy_end
beq $t2,$t0,label_45_mem_copy_end
# Original instruction: la v1864,label_369_spilled_v96
la $t0,label_369_spilled_v96
# Original instruction: lw v1864,0(v1864)
lw $t0,0($t0)
# Original instruction: add v1670,v1864,v101
add $t0,$t0,$t2
# Original instruction: la v1671,label_305_spilled_v102
la $t3,label_305_spilled_v102
# Original instruction: sw v1670,0(v1671)
sw $t0,0($t3)
# Original instruction: la v1672,label_305_spilled_v102
la $t0,label_305_spilled_v102
# Original instruction: lw v1672,0(v1672)
lw $t0,0($t0)
# Original instruction: lb v1742,0(v1672)
lb $t0,0($t0)
# Original instruction: la v1743,label_329_spilled_v104
la $t3,label_329_spilled_v104
# Original instruction: sw v1742,0(v1743)
sw $t0,0($t3)
# Original instruction: la v1861,label_368_spilled_v99
la $t0,label_368_spilled_v99
# Original instruction: lw v1861,0(v1861)
lw $t0,0($t0)
# Original instruction: add v1754,v1861,v101
add $t3,$t0,$t2
# Original instruction: la v1755,label_333_spilled_v103
la $t0,label_333_spilled_v103
# Original instruction: sw v1754,0(v1755)
sw $t3,0($t0)
# Original instruction: la v1744,label_329_spilled_v104
la $t0,label_329_spilled_v104
# Original instruction: lw v1744,0(v1744)
lw $t0,0($t0)
# Original instruction: la v1756,label_333_spilled_v103
la $t3,label_333_spilled_v103
# Original instruction: lw v1756,0(v1756)
lw $t3,0($t3)
# Original instruction: sb v1744,0(v1756)
sb $t0,0($t3)
# Original instruction: addi v101,v101,1
addi $t2,$t2,1
# Original instruction: j label_44_mem_copy_loop
j label_44_mem_copy_loop
label_45_mem_copy_end:
# 
# Original instruction: addiu v105,$fp,4
addiu $t2,$fp,4
# Original instruction: lw v105,0(v105)
lw $t2,0($t2)
# Original instruction: addi v106,$zero,0
addi $t0,$zero,0
# Original instruction: li v109,12
li $t3,12
# Original instruction: mul v108,v106,v109
mul $t0,$t0,$t3
# Original instruction: add v107,v105,v108
add $t0,$t2,$t0
# Original instruction: addi v110,$zero,2
addi $t3,$zero,2
# Original instruction: li v113,4
li $t2,4
# Original instruction: mul v112,v110,v113
mul $t2,$t3,$t2
# Original instruction: add v1832,v107,v112
add $t0,$t0,$t2
# Original instruction: la v1833,label_359_spilled_v111
la $t2,label_359_spilled_v111
# Original instruction: sw v1832,0(v1833)
sw $t0,0($t2)
# Original instruction: addiu v1802,$fp,-20
addiu $t0,$fp,-20
# Original instruction: la v1803,label_349_spilled_v114
la $t2,label_349_spilled_v114
# Original instruction: sw v1802,0(v1803)
sw $t0,0($t2)
# 
# Loading from v111 from stack into v114
# Original instruction: li v1835,4
li $t0,4
# Original instruction: la v1836,label_360_spilled_v115
la $t2,label_360_spilled_v115
# Original instruction: sw v1835,0(v1836)
sw $t0,0($t2)
# Original instruction: li v116,0
li $t2,0
label_46_mem_copy_loop:
# Original instruction: la v1837,label_360_spilled_v115
la $t0,label_360_spilled_v115
# Original instruction: lw v1837,0(v1837)
lw $t0,0($t0)
# Original instruction: beq v116,v1837,label_47_mem_copy_end
beq $t2,$t0,label_47_mem_copy_end
# Original instruction: la v1834,label_359_spilled_v111
la $t0,label_359_spilled_v111
# Original instruction: lw v1834,0(v1834)
lw $t0,0($t0)
# Original instruction: add v1691,v1834,v116
add $t0,$t0,$t2
# Original instruction: la v1692,label_312_spilled_v117
la $t3,label_312_spilled_v117
# Original instruction: sw v1691,0(v1692)
sw $t0,0($t3)
# Original instruction: la v1693,label_312_spilled_v117
la $t0,label_312_spilled_v117
# Original instruction: lw v1693,0(v1693)
lw $t0,0($t0)
# Original instruction: lb v1748,0(v1693)
lb $t0,0($t0)
# Original instruction: la v1749,label_331_spilled_v119
la $t3,label_331_spilled_v119
# Original instruction: sw v1748,0(v1749)
sw $t0,0($t3)
# Original instruction: la v1804,label_349_spilled_v114
la $t0,label_349_spilled_v114
# Original instruction: lw v1804,0(v1804)
lw $t0,0($t0)
# Original instruction: add v1751,v1804,v116
add $t3,$t0,$t2
# Original instruction: la v1752,label_332_spilled_v118
la $t0,label_332_spilled_v118
# Original instruction: sw v1751,0(v1752)
sw $t3,0($t0)
# Original instruction: la v1750,label_331_spilled_v119
la $t0,label_331_spilled_v119
# Original instruction: lw v1750,0(v1750)
lw $t0,0($t0)
# Original instruction: la v1753,label_332_spilled_v118
la $t3,label_332_spilled_v118
# Original instruction: lw v1753,0(v1753)
lw $t3,0($t3)
# Original instruction: sb v1750,0(v1753)
sb $t0,0($t3)
# Original instruction: addi v116,v116,1
addi $t2,$t2,1
# Original instruction: j label_46_mem_copy_loop
j label_46_mem_copy_loop
label_47_mem_copy_end:
# 
# Original instruction: addiu v120,$fp,4
addiu $t2,$fp,4
# Original instruction: lw v120,0(v120)
lw $t2,0($t2)
# Original instruction: addi v121,$zero,1
addi $t0,$zero,1
# Original instruction: li v124,12
li $t3,12
# Original instruction: mul v123,v121,v124
mul $t0,$t0,$t3
# Original instruction: add v122,v120,v123
add $t2,$t2,$t0
# Original instruction: addi v125,$zero,0
addi $t0,$zero,0
# Original instruction: li v128,4
li $t3,4
# Original instruction: mul v127,v125,v128
mul $t0,$t0,$t3
# Original instruction: add v1793,v122,v127
add $t0,$t2,$t0
# Original instruction: la v1794,label_346_spilled_v126
la $t2,label_346_spilled_v126
# Original instruction: sw v1793,0(v1794)
sw $t0,0($t2)
# Original instruction: addiu v1808,$fp,-24
addiu $t0,$fp,-24
# Original instruction: la v1809,label_351_spilled_v129
la $t2,label_351_spilled_v129
# Original instruction: sw v1808,0(v1809)
sw $t0,0($t2)
# 
# Loading from v126 from stack into v129
# Original instruction: li v1811,4
li $t2,4
# Original instruction: la v1812,label_352_spilled_v130
la $t0,label_352_spilled_v130
# Original instruction: sw v1811,0(v1812)
sw $t2,0($t0)
# Original instruction: li v131,0
li $t2,0
label_48_mem_copy_loop:
# Original instruction: la v1813,label_352_spilled_v130
la $t0,label_352_spilled_v130
# Original instruction: lw v1813,0(v1813)
lw $t0,0($t0)
# Original instruction: beq v131,v1813,label_49_mem_copy_end
beq $t2,$t0,label_49_mem_copy_end
# Original instruction: la v1795,label_346_spilled_v126
la $t0,label_346_spilled_v126
# Original instruction: lw v1795,0(v1795)
lw $t0,0($t0)
# Original instruction: add v1679,v1795,v131
add $t3,$t0,$t2
# Original instruction: la v1680,label_308_spilled_v132
la $t0,label_308_spilled_v132
# Original instruction: sw v1679,0(v1680)
sw $t3,0($t0)
# Original instruction: la v1681,label_308_spilled_v132
la $t0,label_308_spilled_v132
# Original instruction: lw v1681,0(v1681)
lw $t0,0($t0)
# Original instruction: lb v1763,0(v1681)
lb $t3,0($t0)
# Original instruction: la v1764,label_336_spilled_v134
la $t0,label_336_spilled_v134
# Original instruction: sw v1763,0(v1764)
sw $t3,0($t0)
# Original instruction: la v1810,label_351_spilled_v129
la $t0,label_351_spilled_v129
# Original instruction: lw v1810,0(v1810)
lw $t0,0($t0)
# Original instruction: add v1730,v1810,v131
add $t0,$t0,$t2
# Original instruction: la v1731,label_325_spilled_v133
la $t3,label_325_spilled_v133
# Original instruction: sw v1730,0(v1731)
sw $t0,0($t3)
# Original instruction: la v1732,label_325_spilled_v133
la $t0,label_325_spilled_v133
# Original instruction: lw v1732,0(v1732)
lw $t0,0($t0)
# Original instruction: la v1765,label_336_spilled_v134
la $t3,label_336_spilled_v134
# Original instruction: lw v1765,0(v1765)
lw $t3,0($t3)
# Original instruction: sb v1765,0(v1732)
sb $t3,0($t0)
# Original instruction: addi v131,v131,1
addi $t2,$t2,1
# Original instruction: j label_48_mem_copy_loop
j label_48_mem_copy_loop
label_49_mem_copy_end:
# 
# Original instruction: addiu v135,$fp,4
addiu $t2,$fp,4
# Original instruction: lw v135,0(v135)
lw $t2,0($t2)
# Original instruction: addi v136,$zero,1
addi $t0,$zero,1
# Original instruction: li v139,12
li $t3,12
# Original instruction: mul v138,v136,v139
mul $t0,$t0,$t3
# Original instruction: add v137,v135,v138
add $t0,$t2,$t0
# Original instruction: addi v140,$zero,1
addi $t3,$zero,1
# Original instruction: li v143,4
li $t2,4
# Original instruction: mul v142,v140,v143
mul $t2,$t3,$t2
# Original instruction: add v1841,v137,v142
add $t0,$t0,$t2
# Original instruction: la v1842,label_362_spilled_v141
la $t2,label_362_spilled_v141
# Original instruction: sw v1841,0(v1842)
sw $t0,0($t2)
# Original instruction: addiu v1817,$fp,-28
addiu $t2,$fp,-28
# Original instruction: la v1818,label_354_spilled_v144
la $t0,label_354_spilled_v144
# Original instruction: sw v1817,0(v1818)
sw $t2,0($t0)
# 
# Loading from v141 from stack into v144
# Original instruction: li v1844,4
li $t2,4
# Original instruction: la v1845,label_363_spilled_v145
la $t0,label_363_spilled_v145
# Original instruction: sw v1844,0(v1845)
sw $t2,0($t0)
# Original instruction: li v146,0
li $t2,0
label_50_mem_copy_loop:
# Original instruction: la v1846,label_363_spilled_v145
la $t0,label_363_spilled_v145
# Original instruction: lw v1846,0(v1846)
lw $t0,0($t0)
# Original instruction: beq v146,v1846,label_51_mem_copy_end
beq $t2,$t0,label_51_mem_copy_end
# Original instruction: la v1843,label_362_spilled_v141
la $t0,label_362_spilled_v141
# Original instruction: lw v1843,0(v1843)
lw $t0,0($t0)
# Original instruction: add v1673,v1843,v146
add $t0,$t0,$t2
# Original instruction: la v1674,label_306_spilled_v147
la $t3,label_306_spilled_v147
# Original instruction: sw v1673,0(v1674)
sw $t0,0($t3)
# Original instruction: la v1675,label_306_spilled_v147
la $t0,label_306_spilled_v147
# Original instruction: lw v1675,0(v1675)
lw $t0,0($t0)
# Original instruction: lb v1718,0(v1675)
lb $t3,0($t0)
# Original instruction: la v1719,label_321_spilled_v149
la $t0,label_321_spilled_v149
# Original instruction: sw v1718,0(v1719)
sw $t3,0($t0)
# Original instruction: la v1819,label_354_spilled_v144
la $t0,label_354_spilled_v144
# Original instruction: lw v1819,0(v1819)
lw $t0,0($t0)
# Original instruction: add v1757,v1819,v146
add $t3,$t0,$t2
# Original instruction: la v1758,label_334_spilled_v148
la $t0,label_334_spilled_v148
# Original instruction: sw v1757,0(v1758)
sw $t3,0($t0)
# Original instruction: la v1720,label_321_spilled_v149
la $t0,label_321_spilled_v149
# Original instruction: lw v1720,0(v1720)
lw $t0,0($t0)
# Original instruction: la v1759,label_334_spilled_v148
la $t3,label_334_spilled_v148
# Original instruction: lw v1759,0(v1759)
lw $t3,0($t3)
# Original instruction: sb v1720,0(v1759)
sb $t0,0($t3)
# Original instruction: addi v146,v146,1
addi $t2,$t2,1
# Original instruction: j label_50_mem_copy_loop
j label_50_mem_copy_loop
label_51_mem_copy_end:
# 
# Original instruction: addiu v150,$fp,4
addiu $t0,$fp,4
# Original instruction: lw v150,0(v150)
lw $t0,0($t0)
# Original instruction: addi v151,$zero,1
addi $t2,$zero,1
# Original instruction: li v154,12
li $t3,12
# Original instruction: mul v153,v151,v154
mul $t2,$t2,$t3
# Original instruction: add v152,v150,v153
add $t2,$t0,$t2
# Original instruction: addi v155,$zero,2
addi $t3,$zero,2
# Original instruction: li v158,4
li $t0,4
# Original instruction: mul v157,v155,v158
mul $t0,$t3,$t0
# Original instruction: add v1874,v152,v157
add $t2,$t2,$t0
# Original instruction: la v1875,label_373_spilled_v156
la $t0,label_373_spilled_v156
# Original instruction: sw v1874,0(v1875)
sw $t2,0($t0)
# Original instruction: addiu v1871,$fp,-32
addiu $t0,$fp,-32
# Original instruction: la v1872,label_372_spilled_v159
la $t2,label_372_spilled_v159
# Original instruction: sw v1871,0(v1872)
sw $t0,0($t2)
# 
# Loading from v156 from stack into v159
# Original instruction: li v1799,4
li $t2,4
# Original instruction: la v1800,label_348_spilled_v160
la $t0,label_348_spilled_v160
# Original instruction: sw v1799,0(v1800)
sw $t2,0($t0)
# Original instruction: li v161,0
li $t2,0
label_52_mem_copy_loop:
# Original instruction: la v1801,label_348_spilled_v160
la $t0,label_348_spilled_v160
# Original instruction: lw v1801,0(v1801)
lw $t0,0($t0)
# Original instruction: beq v161,v1801,label_53_mem_copy_end
beq $t2,$t0,label_53_mem_copy_end
# Original instruction: la v1876,label_373_spilled_v156
la $t0,label_373_spilled_v156
# Original instruction: lw v1876,0(v1876)
lw $t0,0($t0)
# Original instruction: add v1682,v1876,v161
add $t0,$t0,$t2
# Original instruction: la v1683,label_309_spilled_v162
la $t3,label_309_spilled_v162
# Original instruction: sw v1682,0(v1683)
sw $t0,0($t3)
# Original instruction: la v1684,label_309_spilled_v162
la $t0,label_309_spilled_v162
# Original instruction: lw v1684,0(v1684)
lw $t0,0($t0)
# Original instruction: lb v1760,0(v1684)
lb $t0,0($t0)
# Original instruction: la v1761,label_335_spilled_v164
la $t3,label_335_spilled_v164
# Original instruction: sw v1760,0(v1761)
sw $t0,0($t3)
# Original instruction: la v1873,label_372_spilled_v159
la $t0,label_372_spilled_v159
# Original instruction: lw v1873,0(v1873)
lw $t0,0($t0)
# Original instruction: add v1721,v1873,v161
add $t0,$t0,$t2
# Original instruction: la v1722,label_322_spilled_v163
la $t3,label_322_spilled_v163
# Original instruction: sw v1721,0(v1722)
sw $t0,0($t3)
# Original instruction: la v1723,label_322_spilled_v163
la $t0,label_322_spilled_v163
# Original instruction: lw v1723,0(v1723)
lw $t0,0($t0)
# Original instruction: la v1762,label_335_spilled_v164
la $t3,label_335_spilled_v164
# Original instruction: lw v1762,0(v1762)
lw $t3,0($t3)
# Original instruction: sb v1762,0(v1723)
sb $t3,0($t0)
# Original instruction: addi v161,v161,1
addi $t2,$t2,1
# Original instruction: j label_52_mem_copy_loop
j label_52_mem_copy_loop
label_53_mem_copy_end:
# 
# Original instruction: addiu v165,$fp,4
addiu $t2,$fp,4
# Original instruction: lw v165,0(v165)
lw $t2,0($t2)
# Original instruction: addi v166,$zero,2
addi $t0,$zero,2
# Original instruction: li v169,12
li $t3,12
# Original instruction: mul v168,v166,v169
mul $t0,$t0,$t3
# Original instruction: add v167,v165,v168
add $t2,$t2,$t0
# Original instruction: addi v170,$zero,0
addi $t0,$zero,0
# Original instruction: li v173,4
li $t3,4
# Original instruction: mul v172,v170,v173
mul $t0,$t0,$t3
# Original instruction: add v1820,v167,v172
add $t0,$t2,$t0
# Original instruction: la v1821,label_355_spilled_v171
la $t2,label_355_spilled_v171
# Original instruction: sw v1820,0(v1821)
sw $t0,0($t2)
# Original instruction: addiu v1796,$fp,-36
addiu $t2,$fp,-36
# Original instruction: la v1797,label_347_spilled_v174
la $t0,label_347_spilled_v174
# Original instruction: sw v1796,0(v1797)
sw $t2,0($t0)
# 
# Loading from v171 from stack into v174
# Original instruction: li v1823,4
li $t2,4
# Original instruction: la v1824,label_356_spilled_v175
la $t0,label_356_spilled_v175
# Original instruction: sw v1823,0(v1824)
sw $t2,0($t0)
# Original instruction: li v176,0
li $t2,0
label_54_mem_copy_loop:
# Original instruction: la v1825,label_356_spilled_v175
la $t0,label_356_spilled_v175
# Original instruction: lw v1825,0(v1825)
lw $t0,0($t0)
# Original instruction: beq v176,v1825,label_55_mem_copy_end
beq $t2,$t0,label_55_mem_copy_end
# Original instruction: la v1822,label_355_spilled_v171
la $t0,label_355_spilled_v171
# Original instruction: lw v1822,0(v1822)
lw $t0,0($t0)
# Original instruction: add v1697,v1822,v176
add $t3,$t0,$t2
# Original instruction: la v1698,label_314_spilled_v177
la $t0,label_314_spilled_v177
# Original instruction: sw v1697,0(v1698)
sw $t3,0($t0)
# Original instruction: la v1699,label_314_spilled_v177
la $t0,label_314_spilled_v177
# Original instruction: lw v1699,0(v1699)
lw $t0,0($t0)
# Original instruction: lb v1766,0(v1699)
lb $t3,0($t0)
# Original instruction: la v1767,label_337_spilled_v179
la $t0,label_337_spilled_v179
# Original instruction: sw v1766,0(v1767)
sw $t3,0($t0)
# Original instruction: la v1798,label_347_spilled_v174
la $t0,label_347_spilled_v174
# Original instruction: lw v1798,0(v1798)
lw $t0,0($t0)
# Original instruction: add v1724,v1798,v176
add $t0,$t0,$t2
# Original instruction: la v1725,label_323_spilled_v178
la $t3,label_323_spilled_v178
# Original instruction: sw v1724,0(v1725)
sw $t0,0($t3)
# Original instruction: la v1726,label_323_spilled_v178
la $t3,label_323_spilled_v178
# Original instruction: lw v1726,0(v1726)
lw $t3,0($t3)
# Original instruction: la v1768,label_337_spilled_v179
la $t0,label_337_spilled_v179
# Original instruction: lw v1768,0(v1768)
lw $t0,0($t0)
# Original instruction: sb v1768,0(v1726)
sb $t0,0($t3)
# Original instruction: addi v176,v176,1
addi $t2,$t2,1
# Original instruction: j label_54_mem_copy_loop
j label_54_mem_copy_loop
label_55_mem_copy_end:
# 
# Original instruction: addiu v180,$fp,4
addiu $t2,$fp,4
# Original instruction: lw v180,0(v180)
lw $t2,0($t2)
# Original instruction: addi v181,$zero,2
addi $t0,$zero,2
# Original instruction: li v184,12
li $t3,12
# Original instruction: mul v183,v181,v184
mul $t0,$t0,$t3
# Original instruction: add v182,v180,v183
add $t3,$t2,$t0
# Original instruction: addi v185,$zero,1
addi $t2,$zero,1
# Original instruction: li v188,4
li $t0,4
# Original instruction: mul v187,v185,v188
mul $t0,$t2,$t0
# Original instruction: add v1787,v182,v187
add $t0,$t3,$t0
# Original instruction: la v1788,label_344_spilled_v186
la $t2,label_344_spilled_v186
# Original instruction: sw v1787,0(v1788)
sw $t0,0($t2)
# Original instruction: addiu v1826,$fp,-40
addiu $t0,$fp,-40
# Original instruction: la v1827,label_357_spilled_v189
la $t2,label_357_spilled_v189
# Original instruction: sw v1826,0(v1827)
sw $t0,0($t2)
# 
# Loading from v186 from stack into v189
# Original instruction: li v1829,4
li $t2,4
# Original instruction: la v1830,label_358_spilled_v190
la $t0,label_358_spilled_v190
# Original instruction: sw v1829,0(v1830)
sw $t2,0($t0)
# Original instruction: li v191,0
li $t2,0
label_56_mem_copy_loop:
# Original instruction: la v1831,label_358_spilled_v190
la $t0,label_358_spilled_v190
# Original instruction: lw v1831,0(v1831)
lw $t0,0($t0)
# Original instruction: beq v191,v1831,label_57_mem_copy_end
beq $t2,$t0,label_57_mem_copy_end
# Original instruction: la v1789,label_344_spilled_v186
la $t0,label_344_spilled_v186
# Original instruction: lw v1789,0(v1789)
lw $t0,0($t0)
# Original instruction: add v1706,v1789,v191
add $t3,$t0,$t2
# Original instruction: la v1707,label_317_spilled_v192
la $t0,label_317_spilled_v192
# Original instruction: sw v1706,0(v1707)
sw $t3,0($t0)
# Original instruction: la v1708,label_317_spilled_v192
la $t0,label_317_spilled_v192
# Original instruction: lw v1708,0(v1708)
lw $t0,0($t0)
# Original instruction: lb v1715,0(v1708)
lb $t0,0($t0)
# Original instruction: la v1716,label_320_spilled_v194
la $t3,label_320_spilled_v194
# Original instruction: sw v1715,0(v1716)
sw $t0,0($t3)
# Original instruction: la v1828,label_357_spilled_v189
la $t0,label_357_spilled_v189
# Original instruction: lw v1828,0(v1828)
lw $t0,0($t0)
# Original instruction: add v1736,v1828,v191
add $t0,$t0,$t2
# Original instruction: la v1737,label_327_spilled_v193
la $t3,label_327_spilled_v193
# Original instruction: sw v1736,0(v1737)
sw $t0,0($t3)
# Original instruction: la v1717,label_320_spilled_v194
la $t3,label_320_spilled_v194
# Original instruction: lw v1717,0(v1717)
lw $t3,0($t3)
# Original instruction: la v1738,label_327_spilled_v193
la $t0,label_327_spilled_v193
# Original instruction: lw v1738,0(v1738)
lw $t0,0($t0)
# Original instruction: sb v1717,0(v1738)
sb $t3,0($t0)
# Original instruction: addi v191,v191,1
addi $t2,$t2,1
# Original instruction: j label_56_mem_copy_loop
j label_56_mem_copy_loop
label_57_mem_copy_end:
# 
# Original instruction: addiu v195,$fp,4
addiu $t3,$fp,4
# Original instruction: lw v195,0(v195)
lw $t3,0($t3)
# Original instruction: addi v196,$zero,2
addi $t0,$zero,2
# Original instruction: li v199,12
li $t2,12
# Original instruction: mul v198,v196,v199
mul $t0,$t0,$t2
# Original instruction: add v197,v195,v198
add $t2,$t3,$t0
# Original instruction: addi v200,$zero,2
addi $t0,$zero,2
# Original instruction: li v203,4
li $t3,4
# Original instruction: mul v202,v200,v203
mul $t0,$t0,$t3
# Original instruction: add v1847,v197,v202
add $t0,$t2,$t0
# Original instruction: la v1848,label_364_spilled_v201
la $t2,label_364_spilled_v201
# Original instruction: sw v1847,0(v1848)
sw $t0,0($t2)
# Original instruction: addiu v1850,$fp,-44
addiu $t0,$fp,-44
# Original instruction: la v1851,label_365_spilled_v204
la $t2,label_365_spilled_v204
# Original instruction: sw v1850,0(v1851)
sw $t0,0($t2)
# 
# Loading from v201 from stack into v204
# Original instruction: li v1790,4
li $t0,4
# Original instruction: la v1791,label_345_spilled_v205
la $t2,label_345_spilled_v205
# Original instruction: sw v1790,0(v1791)
sw $t0,0($t2)
# Original instruction: li v206,0
li $t2,0
label_58_mem_copy_loop:
# Original instruction: la v1792,label_345_spilled_v205
la $t0,label_345_spilled_v205
# Original instruction: lw v1792,0(v1792)
lw $t0,0($t0)
# Original instruction: beq v206,v1792,label_59_mem_copy_end
beq $t2,$t0,label_59_mem_copy_end
# Original instruction: la v1849,label_364_spilled_v201
la $t0,label_364_spilled_v201
# Original instruction: lw v1849,0(v1849)
lw $t0,0($t0)
# Original instruction: add v1703,v1849,v206
add $t0,$t0,$t2
# Original instruction: la v1704,label_316_spilled_v207
la $t3,label_316_spilled_v207
# Original instruction: sw v1703,0(v1704)
sw $t0,0($t3)
# Original instruction: la v1705,label_316_spilled_v207
la $t0,label_316_spilled_v207
# Original instruction: lw v1705,0(v1705)
lw $t0,0($t0)
# Original instruction: lb v1712,0(v1705)
lb $t0,0($t0)
# Original instruction: la v1713,label_319_spilled_v209
la $t3,label_319_spilled_v209
# Original instruction: sw v1712,0(v1713)
sw $t0,0($t3)
# Original instruction: la v1852,label_365_spilled_v204
la $t0,label_365_spilled_v204
# Original instruction: lw v1852,0(v1852)
lw $t0,0($t0)
# Original instruction: add v1739,v1852,v206
add $t0,$t0,$t2
# Original instruction: la v1740,label_328_spilled_v208
la $t3,label_328_spilled_v208
# Original instruction: sw v1739,0(v1740)
sw $t0,0($t3)
# Original instruction: la v1714,label_319_spilled_v209
la $t0,label_319_spilled_v209
# Original instruction: lw v1714,0(v1714)
lw $t0,0($t0)
# Original instruction: la v1741,label_328_spilled_v208
la $t3,label_328_spilled_v208
# Original instruction: lw v1741,0(v1741)
lw $t3,0($t3)
# Original instruction: sb v1714,0(v1741)
sb $t0,0($t3)
# Original instruction: addi v206,v206,1
addi $t2,$t2,1
# Original instruction: j label_58_mem_copy_loop
j label_58_mem_copy_loop
label_59_mem_copy_end:
# 
# Original instruction: addiu v210,$fp,-12
addiu $t0,$fp,-12
# Original instruction: lw v1769,0(v210)
lw $t2,0($t0)
# Original instruction: la v1770,label_338_spilled_v211
la $t0,label_338_spilled_v211
# Original instruction: sw v1769,0(v1770)
sw $t2,0($t0)
# Original instruction: addiu v212,$fp,-28
addiu $t0,$fp,-28
# Original instruction: lw v213,0(v212)
lw $t2,0($t0)
# Original instruction: addiu v214,$fp,-44
addiu $t0,$fp,-44
# Original instruction: lw v215,0(v214)
lw $t0,0($t0)
# Original instruction: mul v216,v213,v215
mul $t2,$t2,$t0
# Original instruction: addiu v217,$fp,-32
addiu $t0,$fp,-32
# Original instruction: lw v1772,0(v217)
lw $t0,0($t0)
# Original instruction: la v1773,label_339_spilled_v218
la $t3,label_339_spilled_v218
# Original instruction: sw v1772,0(v1773)
sw $t0,0($t3)
# Original instruction: addiu v1661,$fp,-40
addiu $t0,$fp,-40
# Original instruction: la v1662,label_302_spilled_v219
la $t3,label_302_spilled_v219
# Original instruction: sw v1661,0(v1662)
sw $t0,0($t3)
# Original instruction: la v1663,label_302_spilled_v219
la $t0,label_302_spilled_v219
# Original instruction: lw v1663,0(v1663)
lw $t0,0($t0)
# Original instruction: lw v1640,0(v1663)
lw $t3,0($t0)
# Original instruction: la v1641,label_295_spilled_v220
la $t0,label_295_spilled_v220
# Original instruction: sw v1640,0(v1641)
sw $t3,0($t0)
# Original instruction: la v1642,label_295_spilled_v220
la $t3,label_295_spilled_v220
# Original instruction: lw v1642,0(v1642)
lw $t3,0($t3)
# Original instruction: la v1774,label_339_spilled_v218
la $t0,label_339_spilled_v218
# Original instruction: lw v1774,0(v1774)
lw $t0,0($t0)
# Original instruction: mul v221,v1774,v1642
mul $t0,$t0,$t3
# Original instruction: sub v222,v216,v221
sub $t0,$t2,$t0
# Original instruction: la v1771,label_338_spilled_v211
la $t2,label_338_spilled_v211
# Original instruction: lw v1771,0(v1771)
lw $t2,0($t2)
# Original instruction: mul v1886,v1771,v222
mul $t2,$t2,$t0
# Original instruction: la v1887,label_377_spilled_v223
la $t0,label_377_spilled_v223
# Original instruction: sw v1886,0(v1887)
sw $t2,0($t0)
# Original instruction: addiu v224,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v225,0(v224)
lw $t0,0($t0)
# Original instruction: addiu v226,$fp,-24
addiu $t2,$fp,-24
# Original instruction: lw v1778,0(v226)
lw $t2,0($t2)
# Original instruction: la v1779,label_341_spilled_v227
la $t3,label_341_spilled_v227
# Original instruction: sw v1778,0(v1779)
sw $t2,0($t3)
# Original instruction: addiu v1652,$fp,-44
addiu $t3,$fp,-44
# Original instruction: la v1653,label_299_spilled_v228
la $t2,label_299_spilled_v228
# Original instruction: sw v1652,0(v1653)
sw $t3,0($t2)
# Original instruction: la v1654,label_299_spilled_v228
la $t2,label_299_spilled_v228
# Original instruction: lw v1654,0(v1654)
lw $t2,0($t2)
# Original instruction: lw v1649,0(v1654)
lw $t3,0($t2)
# Original instruction: la v1650,label_298_spilled_v229
la $t2,label_298_spilled_v229
# Original instruction: sw v1649,0(v1650)
sw $t3,0($t2)
# Original instruction: la v1651,label_298_spilled_v229
la $t3,label_298_spilled_v229
# Original instruction: lw v1651,0(v1651)
lw $t3,0($t3)
# Original instruction: la v1780,label_341_spilled_v227
la $t2,label_341_spilled_v227
# Original instruction: lw v1780,0(v1780)
lw $t2,0($t2)
# Original instruction: mul v1880,v1780,v1651
mul $t2,$t2,$t3
# Original instruction: la v1881,label_375_spilled_v230
la $t3,label_375_spilled_v230
# Original instruction: sw v1880,0(v1881)
sw $t2,0($t3)
# Original instruction: addiu v1637,$fp,-32
addiu $t2,$fp,-32
# Original instruction: la v1638,label_294_spilled_v231
la $t3,label_294_spilled_v231
# Original instruction: sw v1637,0(v1638)
sw $t2,0($t3)
# Original instruction: la v1639,label_294_spilled_v231
la $t2,label_294_spilled_v231
# Original instruction: lw v1639,0(v1639)
lw $t2,0($t2)
# Original instruction: lw v1784,0(v1639)
lw $t3,0($t2)
# Original instruction: la v1785,label_343_spilled_v232
la $t2,label_343_spilled_v232
# Original instruction: sw v1784,0(v1785)
sw $t3,0($t2)
# Original instruction: addiu v1676,$fp,-36
addiu $t2,$fp,-36
# Original instruction: la v1677,label_307_spilled_v233
la $t3,label_307_spilled_v233
# Original instruction: sw v1676,0(v1677)
sw $t2,0($t3)
# Original instruction: la v1678,label_307_spilled_v233
la $t2,label_307_spilled_v233
# Original instruction: lw v1678,0(v1678)
lw $t2,0($t2)
# Original instruction: lw v1667,0(v1678)
lw $t2,0($t2)
# Original instruction: la v1668,label_304_spilled_v234
la $t3,label_304_spilled_v234
# Original instruction: sw v1667,0(v1668)
sw $t2,0($t3)
# Original instruction: la v1669,label_304_spilled_v234
la $t2,label_304_spilled_v234
# Original instruction: lw v1669,0(v1669)
lw $t2,0($t2)
# Original instruction: la v1786,label_343_spilled_v232
la $t3,label_343_spilled_v232
# Original instruction: lw v1786,0(v1786)
lw $t3,0($t3)
# Original instruction: mul v1658,v1786,v1669
mul $t2,$t3,$t2
# Original instruction: la v1659,label_301_spilled_v235
la $t3,label_301_spilled_v235
# Original instruction: sw v1658,0(v1659)
sw $t2,0($t3)
# Original instruction: la v1660,label_301_spilled_v235
la $t2,label_301_spilled_v235
# Original instruction: lw v1660,0(v1660)
lw $t2,0($t2)
# Original instruction: la v1882,label_375_spilled_v230
la $t3,label_375_spilled_v230
# Original instruction: lw v1882,0(v1882)
lw $t3,0($t3)
# Original instruction: sub v236,v1882,v1660
sub $t2,$t3,$t2
# Original instruction: mul v237,v225,v236
mul $t2,$t0,$t2
# Original instruction: la v1888,label_377_spilled_v223
la $t0,label_377_spilled_v223
# Original instruction: lw v1888,0(v1888)
lw $t0,0($t0)
# Original instruction: sub v1883,v1888,v237
sub $t0,$t0,$t2
# Original instruction: la v1884,label_376_spilled_v238
la $t2,label_376_spilled_v238
# Original instruction: sw v1883,0(v1884)
sw $t0,0($t2)
# Original instruction: addiu v239,$fp,-20
addiu $t0,$fp,-20
# Original instruction: lw v240,0(v239)
lw $t2,0($t0)
# Original instruction: addiu v241,$fp,-24
addiu $t0,$fp,-24
# Original instruction: lw v1775,0(v241)
lw $t0,0($t0)
# Original instruction: la v1776,label_340_spilled_v242
la $t3,label_340_spilled_v242
# Original instruction: sw v1775,0(v1776)
sw $t0,0($t3)
# Original instruction: addiu v1646,$fp,-40
addiu $t0,$fp,-40
# Original instruction: la v1647,label_297_spilled_v243
la $t3,label_297_spilled_v243
# Original instruction: sw v1646,0(v1647)
sw $t0,0($t3)
# Original instruction: la v1648,label_297_spilled_v243
la $t0,label_297_spilled_v243
# Original instruction: lw v1648,0(v1648)
lw $t0,0($t0)
# Original instruction: lw v1664,0(v1648)
lw $t3,0($t0)
# Original instruction: la v1665,label_303_spilled_v244
la $t0,label_303_spilled_v244
# Original instruction: sw v1664,0(v1665)
sw $t3,0($t0)
# Original instruction: la v1666,label_303_spilled_v244
la $t3,label_303_spilled_v244
# Original instruction: lw v1666,0(v1666)
lw $t3,0($t3)
# Original instruction: la v1777,label_340_spilled_v242
la $t0,label_340_spilled_v242
# Original instruction: lw v1777,0(v1777)
lw $t0,0($t0)
# Original instruction: mul v1877,v1777,v1666
mul $t3,$t0,$t3
# Original instruction: la v1878,label_374_spilled_v245
la $t0,label_374_spilled_v245
# Original instruction: sw v1877,0(v1878)
sw $t3,0($t0)
# Original instruction: addiu v1643,$fp,-28
addiu $t3,$fp,-28
# Original instruction: la v1644,label_296_spilled_v246
la $t0,label_296_spilled_v246
# Original instruction: sw v1643,0(v1644)
sw $t3,0($t0)
# Original instruction: la v1645,label_296_spilled_v246
la $t0,label_296_spilled_v246
# Original instruction: lw v1645,0(v1645)
lw $t0,0($t0)
# Original instruction: lw v1781,0(v1645)
lw $t3,0($t0)
# Original instruction: la v1782,label_342_spilled_v247
la $t0,label_342_spilled_v247
# Original instruction: sw v1781,0(v1782)
sw $t3,0($t0)
# Original instruction: addiu v1688,$fp,-36
addiu $t0,$fp,-36
# Original instruction: la v1689,label_311_spilled_v248
la $t3,label_311_spilled_v248
# Original instruction: sw v1688,0(v1689)
sw $t0,0($t3)
# Original instruction: la v1690,label_311_spilled_v248
la $t0,label_311_spilled_v248
# Original instruction: lw v1690,0(v1690)
lw $t0,0($t0)
# Original instruction: lw v1694,0(v1690)
lw $t0,0($t0)
# Original instruction: la v1695,label_313_spilled_v249
la $t3,label_313_spilled_v249
# Original instruction: sw v1694,0(v1695)
sw $t0,0($t3)
# Original instruction: la v1696,label_313_spilled_v249
la $t3,label_313_spilled_v249
# Original instruction: lw v1696,0(v1696)
lw $t3,0($t3)
# Original instruction: la v1783,label_342_spilled_v247
la $t0,label_342_spilled_v247
# Original instruction: lw v1783,0(v1783)
lw $t0,0($t0)
# Original instruction: mul v1655,v1783,v1696
mul $t0,$t0,$t3
# Original instruction: la v1656,label_300_spilled_v250
la $t3,label_300_spilled_v250
# Original instruction: sw v1655,0(v1656)
sw $t0,0($t3)
# Original instruction: la v1657,label_300_spilled_v250
la $t0,label_300_spilled_v250
# Original instruction: lw v1657,0(v1657)
lw $t0,0($t0)
# Original instruction: la v1879,label_374_spilled_v245
la $t3,label_374_spilled_v245
# Original instruction: lw v1879,0(v1879)
lw $t3,0($t3)
# Original instruction: sub v251,v1879,v1657
sub $t0,$t3,$t0
# Original instruction: mul v252,v240,v251
mul $t2,$t2,$t0
# Original instruction: la v1885,label_376_spilled_v238
la $t0,label_376_spilled_v238
# Original instruction: lw v1885,0(v1885)
lw $t0,0($t0)
# Original instruction: add v253,v1885,v252
add $t0,$t0,$t2
# Original instruction: addiu v254,$fp,-48
addiu $t2,$fp,-48
# Loading from v253 from reg into v254
# Original instruction: sw v253,0(v254)
sw $t0,0($t2)
# Return statement start
# Original instruction: addiu v1856,$fp,-48
addiu $t2,$fp,-48
# Original instruction: la v1857,label_367_spilled_v255
la $t0,label_367_spilled_v255
# Original instruction: sw v1856,0(v1857)
sw $t2,0($t0)
# Original instruction: addiu v1853,$fp,0
addiu $t2,$fp,0
# Original instruction: la v1854,label_366_spilled_v256
la $t0,label_366_spilled_v256
# Original instruction: sw v1853,0(v1854)
sw $t2,0($t0)
# 
# Loading from v255 from stack into v256
# Original instruction: li v1814,4
li $t2,4
# Original instruction: la v1815,label_353_spilled_v257
la $t0,label_353_spilled_v257
# Original instruction: sw v1814,0(v1815)
sw $t2,0($t0)
# Original instruction: li v258,0
li $t2,0
label_60_mem_copy_loop:
# Original instruction: la v1816,label_353_spilled_v257
la $t0,label_353_spilled_v257
# Original instruction: lw v1816,0(v1816)
lw $t0,0($t0)
# Original instruction: beq v258,v1816,label_61_mem_copy_end
beq $t2,$t0,label_61_mem_copy_end
# Original instruction: la v1858,label_367_spilled_v255
la $t0,label_367_spilled_v255
# Original instruction: lw v1858,0(v1858)
lw $t0,0($t0)
# Original instruction: add v1700,v1858,v258
add $t3,$t0,$t2
# Original instruction: la v1701,label_315_spilled_v259
la $t0,label_315_spilled_v259
# Original instruction: sw v1700,0(v1701)
sw $t3,0($t0)
# Original instruction: la v1702,label_315_spilled_v259
la $t0,label_315_spilled_v259
# Original instruction: lw v1702,0(v1702)
lw $t0,0($t0)
# Original instruction: lb v1733,0(v1702)
lb $t3,0($t0)
# Original instruction: la v1734,label_326_spilled_v261
la $t0,label_326_spilled_v261
# Original instruction: sw v1733,0(v1734)
sw $t3,0($t0)
# Original instruction: la v1855,label_366_spilled_v256
la $t0,label_366_spilled_v256
# Original instruction: lw v1855,0(v1855)
lw $t0,0($t0)
# Original instruction: add v1745,v1855,v258
add $t0,$t0,$t2
# Original instruction: la v1746,label_330_spilled_v260
la $t3,label_330_spilled_v260
# Original instruction: sw v1745,0(v1746)
sw $t0,0($t3)
# Original instruction: la v1735,label_326_spilled_v261
la $t3,label_326_spilled_v261
# Original instruction: lw v1735,0(v1735)
lw $t3,0($t3)
# Original instruction: la v1747,label_330_spilled_v260
la $t0,label_330_spilled_v260
# Original instruction: lw v1747,0(v1747)
lw $t0,0($t0)
# Original instruction: sb v1735,0(v1747)
sb $t3,0($t0)
# Original instruction: addi v258,v258,1
addi $t2,$t2,1
# Original instruction: j label_60_mem_copy_loop
j label_60_mem_copy_loop
label_61_mem_copy_end:
# 
# Original instruction: jal calculateDeterminantEND
jal calculateDeterminantEND
# Return statement end
# BEGIN EPILOGUE
calculateDeterminantEND:
# Original instruction: addi $sp,v74,0
addi $sp,$t1,0
# Original instruction: popRegisters
# Labels:
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_320_spilled_v194
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_360_spilled_v115
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_356_spilled_v175
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_336_spilled_v134
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_295_spilled_v220
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_337_spilled_v179
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_306_spilled_v147
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_373_spilled_v156
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_346_spilled_v126
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_349_spilled_v114
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_368_spilled_v99
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_357_spilled_v189
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_317_spilled_v192
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_355_spilled_v171
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_305_spilled_v102
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_366_spilled_v256
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_331_spilled_v119
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_343_spilled_v232
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_364_spilled_v201
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_323_spilled_v178
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_312_spilled_v117
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_354_spilled_v144
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_342_spilled_v247
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_298_spilled_v229
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_311_spilled_v248
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_365_spilled_v204
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_376_spilled_v238
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_328_spilled_v208
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_370_spilled_v84
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_358_spilled_v190
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_325_spilled_v133
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_315_spilled_v259
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_374_spilled_v245
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_301_spilled_v235
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_310_spilled_v87
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_334_spilled_v148
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_314_spilled_v177
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_316_spilled_v207
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_372_spilled_v159
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_338_spilled_v211
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_344_spilled_v186
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_352_spilled_v130
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_296_spilled_v246
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_348_spilled_v160
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_319_spilled_v209
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_339_spilled_v218
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_367_spilled_v255
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_324_spilled_v88
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_345_spilled_v205
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_318_spilled_v89
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_300_spilled_v250
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_340_spilled_v242
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_307_spilled_v233
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_308_spilled_v132
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_371_spilled_v81
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_299_spilled_v228
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_375_spilled_v230
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_347_spilled_v174
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_341_spilled_v227
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_363_spilled_v145
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_333_spilled_v103
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_294_spilled_v231
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_359_spilled_v111
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_322_spilled_v163
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_369_spilled_v96
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_332_spilled_v118
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_377_spilled_v223
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_313_spilled_v249
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_304_spilled_v234
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_297_spilled_v243
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_327_spilled_v193
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_362_spilled_v141
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_309_spilled_v162
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_329_spilled_v104
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_321_spilled_v149
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_326_spilled_v261
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_330_spilled_v260
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_335_spilled_v164
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_351_spilled_v129
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_350_spilled_v100
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_361_spilled_v85
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_303_spilled_v244
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_353_spilled_v257
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_302_spilled_v219
sw $t0,0($t1)
# Registers:
lw $t3,0($sp)
addiu $sp,$sp,4
lw $t2,0($sp)
addiu $sp,$sp,4
lw $t1,0($sp)
addiu $sp,$sp,4
lw $t0,0($sp)
addiu $sp,$sp,4
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
complexComputation:
# Clearing entire allocated stack frame of size 72
# Mini push for temporary registers
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t0,0($sp)
sw $t0,0($sp)
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t1,0($sp)
sw $t1,0($sp)
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t2,0($sp)
sw $t2,0($sp)
# Mini push END for temporary registers
# Original instruction: li $t0,1
li $t0,1
label_64_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,73
slti $t2,$t0,73
# Original instruction: bne $t2,$zero,label_64_clean_loop
bne $t2,$zero,label_64_clean_loop
label_65_clean_loop_end:
# Mini pop for temporary registers
# Original instruction: lw $t2,0($sp)
lw $t2,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Original instruction: lw $t1,0($sp)
lw $t1,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Original instruction: lw $t0,0($sp)
lw $t0,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Mini pop END for temporary registers
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-72
addiu $sp,$fp,-72
# Original instruction: pushRegisters
# Registers:
addiu $sp,$sp,-4
sw $t0,0($sp)
addiu $sp,$sp,-4
sw $t1,0($sp)
addiu $sp,$sp,-4
sw $t2,0($sp)
addiu $sp,$sp,-4
sw $t3,0($sp)
la $t0,label_390_spilled_v400
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_383_spilled_v404
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_379_spilled_v372
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_389_spilled_v262
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_378_spilled_v371
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_384_spilled_v403
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_385_spilled_v367
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_387_spilled_v386
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_380_spilled_v390
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_382_spilled_v402
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_381_spilled_v389
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_388_spilled_v399
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_386_spilled_v381
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v1922,$sp,0
addi $t1,$sp,0
# Original instruction: la v1923,label_389_spilled_v262
la $t0,label_389_spilled_v262
# Original instruction: sw v1922,0(v1923)
sw $t1,0($t0)
# END PROLOGUE
# Original instruction: addiu v263,$fp,40
addiu $t0,$fp,40
# Original instruction: lw v264,0(v263)
lw $t1,0($t0)
# Original instruction: addiu v265,$fp,36
addiu $t0,$fp,36
# Original instruction: lw v266,0(v265)
lw $t0,0($t0)
# Original instruction: add v267,v264,v266
add $t1,$t1,$t0
# Original instruction: addiu v268,$fp,-12
addiu $t0,$fp,-12
# Loading from v267 from reg into v268
# Original instruction: sw v267,0(v268)
sw $t1,0($t0)
# Original instruction: addiu v269,$fp,32
addiu $t0,$fp,32
# Original instruction: lw v270,0(v269)
lw $t1,0($t0)
# Original instruction: addiu v271,$fp,28
addiu $t0,$fp,28
# Original instruction: lw v272,0(v271)
lw $t0,0($t0)
# Original instruction: sub v273,v270,v272
sub $t0,$t1,$t0
# Original instruction: addiu v274,$fp,-16
addiu $t1,$fp,-16
# Loading from v273 from reg into v274
# Original instruction: sw v273,0(v274)
sw $t0,0($t1)
# Original instruction: addiu v275,$fp,24
addiu $t0,$fp,24
# Original instruction: lw v276,0(v275)
lw $t1,0($t0)
# Original instruction: addiu v277,$fp,20
addiu $t0,$fp,20
# Original instruction: lw v278,0(v277)
lw $t0,0($t0)
# Original instruction: mul v279,v276,v278
mul $t1,$t1,$t0
# Original instruction: addiu v280,$fp,-20
addiu $t0,$fp,-20
# Loading from v279 from reg into v280
# Original instruction: sw v279,0(v280)
sw $t1,0($t0)
# Original instruction: addiu v281,$fp,16
addiu $t0,$fp,16
# Original instruction: lw v282,0(v281)
lw $t1,0($t0)
# Original instruction: addi v283,$zero,2
addi $t0,$zero,2
# Original instruction: div v282,v283
div $t1,$t0
# Original instruction: mflo v284
mflo $t1
# Original instruction: addiu v285,$fp,-24
addiu $t0,$fp,-24
# Loading from v284 from reg into v285
# Original instruction: sw v284,0(v285)
sw $t1,0($t0)
# Original instruction: addiu v286,$fp,12
addiu $t0,$fp,12
# Original instruction: lw v287,0(v286)
lw $t0,0($t0)
# Original instruction: addi v288,$zero,5
addi $t1,$zero,5
# Original instruction: div v287,v288
div $t0,$t1
# Original instruction: mfhi v289
mfhi $t1
# Original instruction: addiu v290,$fp,-28
addiu $t0,$fp,-28
# Loading from v289 from reg into v290
# Original instruction: sw v289,0(v290)
sw $t1,0($t0)
# Original instruction: addiu v291,$fp,8
addiu $t0,$fp,8
# Original instruction: lw v292,0(v291)
lw $t1,0($t0)
# Original instruction: addiu v293,$fp,4
addiu $t0,$fp,4
# Original instruction: lw v294,0(v293)
lw $t0,0($t0)
# Original instruction: add v295,v292,v294
add $t0,$t1,$t0
# Original instruction: addiu v296,$fp,-32
addiu $t1,$fp,-32
# Loading from v295 from reg into v296
# Original instruction: sw v295,0(v296)
sw $t0,0($t1)
# Original instruction: addiu v297,$fp,-12
addiu $t0,$fp,-12
# Original instruction: lw v298,0(v297)
lw $t1,0($t0)
# Original instruction: addiu v299,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v300,0(v299)
lw $t0,0($t0)
# Original instruction: mul v301,v298,v300
mul $t1,$t1,$t0
# Original instruction: addiu v302,$fp,-36
addiu $t0,$fp,-36
# Loading from v301 from reg into v302
# Original instruction: sw v301,0(v302)
sw $t1,0($t0)
# Original instruction: addiu v303,$fp,-20
addiu $t0,$fp,-20
# Original instruction: lw v304,0(v303)
lw $t1,0($t0)
# Original instruction: addiu v305,$fp,-24
addiu $t0,$fp,-24
# Original instruction: lw v306,0(v305)
lw $t0,0($t0)
# Original instruction: add v307,v304,v306
add $t0,$t1,$t0
# Original instruction: addiu v308,$fp,-40
addiu $t1,$fp,-40
# Loading from v307 from reg into v308
# Original instruction: sw v307,0(v308)
sw $t0,0($t1)
# Original instruction: addiu v309,$fp,-28
addiu $t0,$fp,-28
# Original instruction: lw v310,0(v309)
lw $t1,0($t0)
# Original instruction: addiu v311,$fp,-32
addiu $t0,$fp,-32
# Original instruction: lw v312,0(v311)
lw $t0,0($t0)
# Original instruction: sub v313,v310,v312
sub $t1,$t1,$t0
# Original instruction: addiu v314,$fp,-44
addiu $t0,$fp,-44
# Loading from v313 from reg into v314
# Original instruction: sw v313,0(v314)
sw $t1,0($t0)
# Original instruction: addiu v315,$fp,-36
addiu $t0,$fp,-36
# Original instruction: lw v316,0(v315)
lw $t1,0($t0)
# Original instruction: addiu v317,$fp,-40
addiu $t0,$fp,-40
# Original instruction: lw v318,0(v317)
lw $t0,0($t0)
# Original instruction: div v316,v318
div $t1,$t0
# Original instruction: mflo v319
mflo $t1
# Original instruction: addiu v320,$fp,-48
addiu $t0,$fp,-48
# Loading from v319 from reg into v320
# Original instruction: sw v319,0(v320)
sw $t1,0($t0)
# Original instruction: addiu v321,$fp,-44
addiu $t0,$fp,-44
# Original instruction: lw v322,0(v321)
lw $t1,0($t0)
# Original instruction: addiu v323,$fp,40
addiu $t0,$fp,40
# Original instruction: lw v324,0(v323)
lw $t0,0($t0)
# Original instruction: mul v325,v322,v324
mul $t1,$t1,$t0
# Original instruction: addiu v326,$fp,-52
addiu $t0,$fp,-52
# Loading from v325 from reg into v326
# Original instruction: sw v325,0(v326)
sw $t1,0($t0)
# Original instruction: addiu v327,$fp,-48
addiu $t0,$fp,-48
# Original instruction: lw v328,0(v327)
lw $t1,0($t0)
# Original instruction: addiu v329,$fp,36
addiu $t0,$fp,36
# Original instruction: lw v330,0(v329)
lw $t0,0($t0)
# Original instruction: add v331,v328,v330
add $t0,$t1,$t0
# Original instruction: addiu v332,$fp,-56
addiu $t1,$fp,-56
# Loading from v331 from reg into v332
# Original instruction: sw v331,0(v332)
sw $t0,0($t1)
# Original instruction: addiu v333,$fp,-52
addiu $t0,$fp,-52
# Original instruction: lw v334,0(v333)
lw $t0,0($t0)
# Original instruction: addiu v335,$fp,32
addiu $t1,$fp,32
# Original instruction: lw v336,0(v335)
lw $t1,0($t1)
# Original instruction: sub v337,v334,v336
sub $t0,$t0,$t1
# Original instruction: addiu v338,$fp,-60
addiu $t1,$fp,-60
# Loading from v337 from reg into v338
# Original instruction: sw v337,0(v338)
sw $t0,0($t1)
# Original instruction: addiu v339,$fp,-56
addiu $t0,$fp,-56
# Original instruction: lw v340,0(v339)
lw $t1,0($t0)
# Original instruction: addiu v341,$fp,28
addiu $t0,$fp,28
# Original instruction: lw v342,0(v341)
lw $t0,0($t0)
# Original instruction: mul v343,v340,v342
mul $t1,$t1,$t0
# Original instruction: addiu v344,$fp,-64
addiu $t0,$fp,-64
# Loading from v343 from reg into v344
# Original instruction: sw v343,0(v344)
sw $t1,0($t0)
# Original instruction: addiu v345,$fp,-60
addiu $t0,$fp,-60
# Original instruction: lw v346,0(v345)
lw $t1,0($t0)
# Original instruction: addiu v347,$fp,-64
addiu $t0,$fp,-64
# Original instruction: lw v348,0(v347)
lw $t0,0($t0)
# Original instruction: add v349,v346,v348
add $t0,$t1,$t0
# Original instruction: addiu v350,$fp,-68
addiu $t1,$fp,-68
# Loading from v349 from reg into v350
# Original instruction: sw v349,0(v350)
sw $t0,0($t1)
# Original instruction: addiu v351,$fp,-12
addiu $t0,$fp,-12
# Original instruction: lw v352,0(v351)
lw $t1,0($t0)
# Original instruction: addiu v353,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v354,0(v353)
lw $t0,0($t0)
# Original instruction: add v355,v352,v354
add $t0,$t1,$t0
# Original instruction: addiu v356,$fp,-20
addiu $t1,$fp,-20
# Original instruction: lw v357,0(v356)
lw $t1,0($t1)
# Original instruction: addiu v358,$fp,-24
addiu $t2,$fp,-24
# Original instruction: lw v359,0(v358)
lw $t2,0($t2)
# Original instruction: sub v360,v357,v359
sub $t1,$t1,$t2
# Original instruction: mul v361,v355,v360
mul $t1,$t0,$t1
# Original instruction: addiu v362,$fp,-28
addiu $t0,$fp,-28
# Original instruction: lw v363,0(v362)
lw $t2,0($t0)
# Original instruction: addiu v364,$fp,-32
addiu $t0,$fp,-32
# Original instruction: lw v365,0(v364)
lw $t0,0($t0)
# Original instruction: mul v366,v363,v365
mul $t0,$t2,$t0
# Original instruction: add v1910,v361,v366
add $t1,$t1,$t0
# Original instruction: la v1911,label_385_spilled_v367
la $t0,label_385_spilled_v367
# Original instruction: sw v1910,0(v1911)
sw $t1,0($t0)
# Original instruction: addiu v368,$fp,-36
addiu $t0,$fp,-36
# Original instruction: lw v369,0(v368)
lw $t1,0($t0)
# Original instruction: addiu v370,$fp,-40
addiu $t0,$fp,-40
# Original instruction: lw v1889,0(v370)
lw $t2,0($t0)
# Original instruction: la v1890,label_378_spilled_v371
la $t0,label_378_spilled_v371
# Original instruction: sw v1889,0(v1890)
sw $t2,0($t0)
# Original instruction: addi v1892,$zero,1
addi $t2,$zero,1
# Original instruction: la v1893,label_379_spilled_v372
la $t0,label_379_spilled_v372
# Original instruction: sw v1892,0(v1893)
sw $t2,0($t0)
# Original instruction: la v1891,label_378_spilled_v371
la $t2,label_378_spilled_v371
# Original instruction: lw v1891,0(v1891)
lw $t2,0($t2)
# Original instruction: la v1894,label_379_spilled_v372
la $t0,label_379_spilled_v372
# Original instruction: lw v1894,0(v1894)
lw $t0,0($t0)
# Original instruction: add v373,v1891,v1894
add $t0,$t2,$t0
# Original instruction: div v369,v373
div $t1,$t0
# Original instruction: mflo v374
mflo $t0
# Original instruction: la v1912,label_385_spilled_v367
la $t1,label_385_spilled_v367
# Original instruction: lw v1912,0(v1912)
lw $t1,0($t1)
# Original instruction: sub v375,v1912,v374
sub $t0,$t1,$t0
# Original instruction: addiu v376,$fp,-44
addiu $t1,$fp,-44
# Original instruction: lw v377,0(v376)
lw $t1,0($t1)
# Original instruction: addiu v378,$fp,-48
addiu $t2,$fp,-48
# Original instruction: lw v379,0(v378)
lw $t2,0($t2)
# Original instruction: mul v380,v377,v379
mul $t1,$t1,$t2
# Original instruction: add v1913,v375,v380
add $t0,$t0,$t1
# Original instruction: la v1914,label_386_spilled_v381
la $t1,label_386_spilled_v381
# Original instruction: sw v1913,0(v1914)
sw $t0,0($t1)
# Original instruction: addiu v382,$fp,-52
addiu $t0,$fp,-52
# Original instruction: lw v383,0(v382)
lw $t1,0($t0)
# Original instruction: addiu v384,$fp,-56
addiu $t0,$fp,-56
# Original instruction: lw v385,0(v384)
lw $t0,0($t0)
# Original instruction: add v1916,v383,v385
add $t0,$t1,$t0
# Original instruction: la v1917,label_387_spilled_v386
la $t1,label_387_spilled_v386
# Original instruction: sw v1916,0(v1917)
sw $t0,0($t1)
# Original instruction: addiu v387,$fp,-60
addiu $t0,$fp,-60
# Original instruction: lw v388,0(v387)
lw $t1,0($t0)
# Original instruction: addiu v1898,$fp,-64
addiu $t0,$fp,-64
# Original instruction: la v1899,label_381_spilled_v389
la $t2,label_381_spilled_v389
# Original instruction: sw v1898,0(v1899)
sw $t0,0($t2)
# Original instruction: la v1900,label_381_spilled_v389
la $t0,label_381_spilled_v389
# Original instruction: lw v1900,0(v1900)
lw $t0,0($t0)
# Original instruction: lw v1895,0(v1900)
lw $t2,0($t0)
# Original instruction: la v1896,label_380_spilled_v390
la $t0,label_380_spilled_v390
# Original instruction: sw v1895,0(v1896)
sw $t2,0($t0)
# Original instruction: la v1897,label_380_spilled_v390
la $t0,label_380_spilled_v390
# Original instruction: lw v1897,0(v1897)
lw $t0,0($t0)
# Original instruction: sub v391,v388,v1897
sub $t1,$t1,$t0
# Original instruction: la v1918,label_387_spilled_v386
la $t0,label_387_spilled_v386
# Original instruction: lw v1918,0(v1918)
lw $t0,0($t0)
# Original instruction: mul v392,v1918,v391
mul $t0,$t0,$t1
# Original instruction: la v1915,label_386_spilled_v381
la $t1,label_386_spilled_v381
# Original instruction: lw v1915,0(v1915)
lw $t1,0($t1)
# Original instruction: sub v393,v1915,v392
sub $t0,$t1,$t0
# Original instruction: addiu v394,$fp,-68
addiu $t1,$fp,-68
# Original instruction: lw v395,0(v394)
lw $t1,0($t1)
# Original instruction: add v396,v393,v395
add $t0,$t0,$t1
# Original instruction: addiu v397,$fp,-72
addiu $t1,$fp,-72
# Loading from v396 from reg into v397
# Original instruction: sw v396,0(v397)
sw $t0,0($t1)
# Return statement start
# Original instruction: addiu v398,$fp,-72
addiu $t0,$fp,-72
# Original instruction: addiu v1919,$fp,0
addiu $t2,$fp,0
# Original instruction: la v1920,label_388_spilled_v399
la $t1,label_388_spilled_v399
# Original instruction: sw v1919,0(v1920)
sw $t2,0($t1)
# 
# Loading from v398 from stack into v399
# Original instruction: li v1925,4
li $t1,4
# Original instruction: la v1926,label_390_spilled_v400
la $t2,label_390_spilled_v400
# Original instruction: sw v1925,0(v1926)
sw $t1,0($t2)
# Original instruction: li v401,0
li $t2,0
label_66_mem_copy_loop:
# Original instruction: la v1927,label_390_spilled_v400
la $t1,label_390_spilled_v400
# Original instruction: lw v1927,0(v1927)
lw $t1,0($t1)
# Original instruction: beq v401,v1927,label_67_mem_copy_end
beq $t2,$t1,label_67_mem_copy_end
# Original instruction: add v1901,v398,v401
add $t3,$t0,$t2
# Original instruction: la v1902,label_382_spilled_v402
la $t1,label_382_spilled_v402
# Original instruction: sw v1901,0(v1902)
sw $t3,0($t1)
# Original instruction: la v1903,label_382_spilled_v402
la $t1,label_382_spilled_v402
# Original instruction: lw v1903,0(v1903)
lw $t1,0($t1)
# Original instruction: lb v1904,0(v1903)
lb $t1,0($t1)
# Original instruction: la v1905,label_383_spilled_v404
la $t3,label_383_spilled_v404
# Original instruction: sw v1904,0(v1905)
sw $t1,0($t3)
# Original instruction: la v1921,label_388_spilled_v399
la $t1,label_388_spilled_v399
# Original instruction: lw v1921,0(v1921)
lw $t1,0($t1)
# Original instruction: add v1907,v1921,v401
add $t3,$t1,$t2
# Original instruction: la v1908,label_384_spilled_v403
la $t1,label_384_spilled_v403
# Original instruction: sw v1907,0(v1908)
sw $t3,0($t1)
# Original instruction: la v1906,label_383_spilled_v404
la $t3,label_383_spilled_v404
# Original instruction: lw v1906,0(v1906)
lw $t3,0($t3)
# Original instruction: la v1909,label_384_spilled_v403
la $t1,label_384_spilled_v403
# Original instruction: lw v1909,0(v1909)
lw $t1,0($t1)
# Original instruction: sb v1906,0(v1909)
sb $t3,0($t1)
# Original instruction: addi v401,v401,1
addi $t2,$t2,1
# Original instruction: j label_66_mem_copy_loop
j label_66_mem_copy_loop
label_67_mem_copy_end:
# 
# Original instruction: jal complexComputationEND
jal complexComputationEND
# Return statement end
# BEGIN EPILOGUE
complexComputationEND:
# Original instruction: la v1924,label_389_spilled_v262
la $t0,label_389_spilled_v262
# Original instruction: lw v1924,0(v1924)
lw $t0,0($t0)
# Original instruction: addi $sp,v1924,0
addi $sp,$t0,0
# Original instruction: popRegisters
# Labels:
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_386_spilled_v381
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_388_spilled_v399
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_381_spilled_v389
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_382_spilled_v402
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_380_spilled_v390
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_387_spilled_v386
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_385_spilled_v367
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_384_spilled_v403
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_378_spilled_v371
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_389_spilled_v262
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_379_spilled_v372
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_383_spilled_v404
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_390_spilled_v400
sw $t0,0($t1)
# Registers:
lw $t3,0($sp)
addiu $sp,$sp,4
lw $t2,0($sp)
addiu $sp,$sp,4
lw $t1,0($sp)
addiu $sp,$sp,4
lw $t0,0($sp)
addiu $sp,$sp,4
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
stressFibonacci:
# Clearing entire allocated stack frame of size 52
# Mini push for temporary registers
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t0,0($sp)
sw $t0,0($sp)
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t1,0($sp)
sw $t1,0($sp)
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t2,0($sp)
sw $t2,0($sp)
# Mini push END for temporary registers
# Original instruction: li $t0,1
li $t0,1
label_70_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,53
slti $t2,$t0,53
# Original instruction: bne $t2,$zero,label_70_clean_loop
bne $t2,$zero,label_70_clean_loop
label_71_clean_loop_end:
# Mini pop for temporary registers
# Original instruction: lw $t2,0($sp)
lw $t2,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Original instruction: lw $t1,0($sp)
lw $t1,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Original instruction: lw $t0,0($sp)
lw $t0,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Mini pop END for temporary registers
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-52
addiu $sp,$fp,-52
# Original instruction: pushRegisters
# Registers:
addiu $sp,$sp,-4
sw $t0,0($sp)
addiu $sp,$sp,-4
sw $t1,0($sp)
addiu $sp,$sp,-4
sw $t2,0($sp)
addiu $sp,$sp,-4
sw $t3,0($sp)
la $t0,label_397_spilled_v473
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_414_spilled_v468
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_405_spilled_v491
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_420_spilled_v540
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_391_spilled_v416
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_401_spilled_v490
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_395_spilled_v489
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_417_spilled_v486
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_410_spilled_v467
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_392_spilled_v543
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_393_spilled_v496
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_407_spilled_v493
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_409_spilled_v494
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_394_spilled_v471
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_411_spilled_v412
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_418_spilled_v487
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_400_spilled_v545
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_413_spilled_v413
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_416_spilled_v485
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_415_spilled_v469
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_399_spilled_v417
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_419_spilled_v405
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_396_spilled_v498
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_402_spilled_v544
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_403_spilled_v472
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_406_spilled_v541
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_412_spilled_v414
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_408_spilled_v492
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_404_spilled_v497
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_398_spilled_v418
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v2012,$sp,0
addi $t1,$sp,0
# Original instruction: la v2013,label_419_spilled_v405
la $t0,label_419_spilled_v405
# Original instruction: sw v2012,0(v2013)
sw $t1,0($t0)
# END PROLOGUE
# Original instruction: addiu v406,$fp,4
addiu $t0,$fp,4
# Original instruction: lw v407,0(v406)
lw $t1,0($t0)
# Original instruction: addi v408,$zero,1
addi $t0,$zero,1
# Original instruction: slt v410,v408,v407
slt $t0,$t0,$t1
# Original instruction: addi v411,$zero,1
addi $t1,$zero,1
# Original instruction: sub v409,v411,v410
sub $t0,$t1,$t0
# Original instruction: beqz v409,label_72_else
beqz $t0,label_72_else
# Return statement start
# Original instruction: addiu v1988,$fp,4
addiu $t1,$fp,4
# Original instruction: la v1989,label_411_spilled_v412
la $t0,label_411_spilled_v412
# Original instruction: sw v1988,0(v1989)
sw $t1,0($t0)
# Original instruction: addiu v1994,$fp,0
addiu $t1,$fp,0
# Original instruction: la v1995,label_413_spilled_v413
la $t0,label_413_spilled_v413
# Original instruction: sw v1994,0(v1995)
sw $t1,0($t0)
# 
# Loading from v412 from stack into v413
# Original instruction: li v1991,4
li $t1,4
# Original instruction: la v1992,label_412_spilled_v414
la $t0,label_412_spilled_v414
# Original instruction: sw v1991,0(v1992)
sw $t1,0($t0)
# Original instruction: li v415,0
li $t2,0
label_74_mem_copy_loop:
# Original instruction: la v1993,label_412_spilled_v414
la $t0,label_412_spilled_v414
# Original instruction: lw v1993,0(v1993)
lw $t0,0($t0)
# Original instruction: beq v415,v1993,label_75_mem_copy_end
beq $t2,$t0,label_75_mem_copy_end
# Original instruction: la v1990,label_411_spilled_v412
la $t0,label_411_spilled_v412
# Original instruction: lw v1990,0(v1990)
lw $t0,0($t0)
# Original instruction: add v1928,v1990,v415
add $t0,$t0,$t2
# Original instruction: la v1929,label_391_spilled_v416
la $t1,label_391_spilled_v416
# Original instruction: sw v1928,0(v1929)
sw $t0,0($t1)
# Original instruction: la v1930,label_391_spilled_v416
la $t0,label_391_spilled_v416
# Original instruction: lw v1930,0(v1930)
lw $t0,0($t0)
# Original instruction: lb v1949,0(v1930)
lb $t1,0($t0)
# Original instruction: la v1950,label_398_spilled_v418
la $t0,label_398_spilled_v418
# Original instruction: sw v1949,0(v1950)
sw $t1,0($t0)
# Original instruction: la v1996,label_413_spilled_v413
la $t0,label_413_spilled_v413
# Original instruction: lw v1996,0(v1996)
lw $t0,0($t0)
# Original instruction: add v1952,v1996,v415
add $t0,$t0,$t2
# Original instruction: la v1953,label_399_spilled_v417
la $t1,label_399_spilled_v417
# Original instruction: sw v1952,0(v1953)
sw $t0,0($t1)
# Original instruction: la v1951,label_398_spilled_v418
la $t1,label_398_spilled_v418
# Original instruction: lw v1951,0(v1951)
lw $t1,0($t1)
# Original instruction: la v1954,label_399_spilled_v417
la $t0,label_399_spilled_v417
# Original instruction: lw v1954,0(v1954)
lw $t0,0($t0)
# Original instruction: sb v1951,0(v1954)
sb $t1,0($t0)
# Original instruction: addi v415,v415,1
addi $t2,$t2,1
# Original instruction: j label_74_mem_copy_loop
j label_74_mem_copy_loop
label_75_mem_copy_end:
# 
# Original instruction: jal stressFibonacciEND
jal stressFibonacciEND
# Return statement end
# Original instruction: j label_73_end
j label_73_end
label_72_else:
label_73_end:
# Original instruction: addi v419,$zero,0
addi $t1,$zero,0
# Original instruction: addiu v420,$fp,-12
addiu $t0,$fp,-12
# Loading from v419 from reg into v420
# Original instruction: sw v419,0(v420)
sw $t1,0($t0)
# Original instruction: addi v421,$zero,1
addi $t1,$zero,1
# Original instruction: addiu v422,$fp,-16
addiu $t0,$fp,-16
# Loading from v421 from reg into v422
# Original instruction: sw v421,0(v422)
sw $t1,0($t0)
# Original instruction: addi v423,$zero,2
addi $t0,$zero,2
# Original instruction: addiu v424,$fp,-20
addiu $t1,$fp,-20
# Loading from v423 from reg into v424
# Original instruction: sw v423,0(v424)
sw $t0,0($t1)
# Original instruction: addiu v425,$fp,-12
addiu $t0,$fp,-12
# Original instruction: lw v426,0(v425)
lw $t0,0($t0)
# Original instruction: addiu v427,$fp,-16
addiu $t1,$fp,-16
# Original instruction: lw v428,0(v427)
lw $t1,0($t1)
# Original instruction: add v429,v426,v428
add $t0,$t0,$t1
# Original instruction: addiu v430,$fp,-24
addiu $t1,$fp,-24
# Loading from v429 from reg into v430
# Original instruction: sw v429,0(v430)
sw $t0,0($t1)
# Original instruction: addiu v431,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v432,0(v431)
lw $t1,0($t0)
# Original instruction: addiu v433,$fp,-24
addiu $t0,$fp,-24
# Original instruction: lw v434,0(v433)
lw $t0,0($t0)
# Original instruction: add v435,v432,v434
add $t0,$t1,$t0
# Original instruction: addiu v436,$fp,-28
addiu $t1,$fp,-28
# Loading from v435 from reg into v436
# Original instruction: sw v435,0(v436)
sw $t0,0($t1)
# Original instruction: addiu v437,$fp,-20
addiu $t0,$fp,-20
# Original instruction: lw v438,0(v437)
lw $t1,0($t0)
# Original instruction: addiu v439,$fp,-28
addiu $t0,$fp,-28
# Original instruction: lw v440,0(v439)
lw $t0,0($t0)
# Original instruction: add v441,v438,v440
add $t0,$t1,$t0
# Original instruction: addiu v442,$fp,-32
addiu $t1,$fp,-32
# Loading from v441 from reg into v442
# Original instruction: sw v441,0(v442)
sw $t0,0($t1)
# Original instruction: addiu v443,$fp,-24
addiu $t0,$fp,-24
# Original instruction: lw v444,0(v443)
lw $t1,0($t0)
# Original instruction: addiu v445,$fp,-32
addiu $t0,$fp,-32
# Original instruction: lw v446,0(v445)
lw $t0,0($t0)
# Original instruction: add v447,v444,v446
add $t1,$t1,$t0
# Original instruction: addiu v448,$fp,-36
addiu $t0,$fp,-36
# Loading from v447 from reg into v448
# Original instruction: sw v447,0(v448)
sw $t1,0($t0)
# Original instruction: addiu v449,$fp,-28
addiu $t0,$fp,-28
# Original instruction: lw v450,0(v449)
lw $t1,0($t0)
# Original instruction: addiu v451,$fp,-36
addiu $t0,$fp,-36
# Original instruction: lw v452,0(v451)
lw $t0,0($t0)
# Original instruction: add v453,v450,v452
add $t0,$t1,$t0
# Original instruction: addiu v454,$fp,-40
addiu $t1,$fp,-40
# Loading from v453 from reg into v454
# Original instruction: sw v453,0(v454)
sw $t0,0($t1)
# Original instruction: addiu v455,$fp,-32
addiu $t0,$fp,-32
# Original instruction: lw v456,0(v455)
lw $t1,0($t0)
# Original instruction: addiu v457,$fp,-40
addiu $t0,$fp,-40
# Original instruction: lw v458,0(v457)
lw $t0,0($t0)
# Original instruction: add v459,v456,v458
add $t0,$t1,$t0
# Original instruction: addiu v460,$fp,-44
addiu $t1,$fp,-44
# Loading from v459 from reg into v460
# Original instruction: sw v459,0(v460)
sw $t0,0($t1)
# Original instruction: addiu v461,$fp,-36
addiu $t0,$fp,-36
# Original instruction: lw v462,0(v461)
lw $t0,0($t0)
# Original instruction: addiu v463,$fp,-44
addiu $t1,$fp,-44
# Original instruction: lw v464,0(v463)
lw $t1,0($t1)
# Original instruction: add v465,v462,v464
add $t1,$t0,$t1
# Original instruction: addiu v466,$fp,-48
addiu $t0,$fp,-48
# Loading from v465 from reg into v466
# Original instruction: sw v465,0(v466)
sw $t1,0($t0)
# Original instruction: addiu v1985,$fp,-16
addiu $t0,$fp,-16
# Original instruction: la v1986,label_410_spilled_v467
la $t1,label_410_spilled_v467
# Original instruction: sw v1985,0(v1986)
sw $t0,0($t1)
# Original instruction: addiu v1997,$fp,-52
addiu $t0,$fp,-52
# Original instruction: la v1998,label_414_spilled_v468
la $t1,label_414_spilled_v468
# Original instruction: sw v1997,0(v1998)
sw $t0,0($t1)
# 
# Loading from v467 from stack into v468
# Original instruction: li v2000,4
li $t1,4
# Original instruction: la v2001,label_415_spilled_v469
la $t0,label_415_spilled_v469
# Original instruction: sw v2000,0(v2001)
sw $t1,0($t0)
# Original instruction: li v470,0
li $t1,0
label_77_mem_copy_loop:
# Original instruction: la v2002,label_415_spilled_v469
la $t0,label_415_spilled_v469
# Original instruction: lw v2002,0(v2002)
lw $t0,0($t0)
# Original instruction: beq v470,v2002,label_78_mem_copy_end
beq $t1,$t0,label_78_mem_copy_end
# Original instruction: la v1987,label_410_spilled_v467
la $t0,label_410_spilled_v467
# Original instruction: lw v1987,0(v1987)
lw $t0,0($t0)
# Original instruction: add v1937,v1987,v470
add $t2,$t0,$t1
# Original instruction: la v1938,label_394_spilled_v471
la $t0,label_394_spilled_v471
# Original instruction: sw v1937,0(v1938)
sw $t2,0($t0)
# Original instruction: la v1939,label_394_spilled_v471
la $t0,label_394_spilled_v471
# Original instruction: lw v1939,0(v1939)
lw $t0,0($t0)
# Original instruction: lb v1946,0(v1939)
lb $t0,0($t0)
# Original instruction: la v1947,label_397_spilled_v473
la $t2,label_397_spilled_v473
# Original instruction: sw v1946,0(v1947)
sw $t0,0($t2)
# Original instruction: la v1999,label_414_spilled_v468
la $t0,label_414_spilled_v468
# Original instruction: lw v1999,0(v1999)
lw $t0,0($t0)
# Original instruction: add v1964,v1999,v470
add $t0,$t0,$t1
# Original instruction: la v1965,label_403_spilled_v472
la $t2,label_403_spilled_v472
# Original instruction: sw v1964,0(v1965)
sw $t0,0($t2)
# Original instruction: la v1948,label_397_spilled_v473
la $t2,label_397_spilled_v473
# Original instruction: lw v1948,0(v1948)
lw $t2,0($t2)
# Original instruction: la v1966,label_403_spilled_v472
la $t0,label_403_spilled_v472
# Original instruction: lw v1966,0(v1966)
lw $t0,0($t0)
# Original instruction: sb v1948,0(v1966)
sb $t2,0($t0)
# Original instruction: addi v470,v470,1
addi $t1,$t1,1
# Original instruction: j label_77_mem_copy_loop
j label_77_mem_copy_loop
label_78_mem_copy_end:
# 
label_79_while_start:
# Original instruction: addiu v474,$fp,-20
addiu $t0,$fp,-20
# Original instruction: lw v475,0(v474)
lw $t1,0($t0)
# Original instruction: addiu v476,$fp,4
addiu $t0,$fp,4
# Original instruction: lw v477,0(v476)
lw $t0,0($t0)
# Original instruction: slt v478,v475,v477
slt $t0,$t1,$t0
# Original instruction: beqz v478,label_80_while_end
beqz $t0,label_80_while_end
# Original instruction: addiu v479,$fp,-12
addiu $t0,$fp,-12
# Original instruction: lw v480,0(v479)
lw $t1,0($t0)
# Original instruction: addiu v481,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v482,0(v481)
lw $t0,0($t0)
# Original instruction: add v483,v480,v482
add $t1,$t1,$t0
# Original instruction: addiu v484,$fp,-52
addiu $t0,$fp,-52
# Loading from v483 from reg into v484
# Original instruction: sw v483,0(v484)
sw $t1,0($t0)
# Original instruction: addiu v2003,$fp,-16
addiu $t0,$fp,-16
# Original instruction: la v2004,label_416_spilled_v485
la $t1,label_416_spilled_v485
# Original instruction: sw v2003,0(v2004)
sw $t0,0($t1)
# Original instruction: addiu v2006,$fp,-12
addiu $t0,$fp,-12
# Original instruction: la v2007,label_417_spilled_v486
la $t1,label_417_spilled_v486
# Original instruction: sw v2006,0(v2007)
sw $t0,0($t1)
# 
# Loading from v485 from stack into v486
# Original instruction: li v2009,4
li $t1,4
# Original instruction: la v2010,label_418_spilled_v487
la $t0,label_418_spilled_v487
# Original instruction: sw v2009,0(v2010)
sw $t1,0($t0)
# Original instruction: li v488,0
li $t1,0
label_81_mem_copy_loop:
# Original instruction: la v2011,label_418_spilled_v487
la $t0,label_418_spilled_v487
# Original instruction: lw v2011,0(v2011)
lw $t0,0($t0)
# Original instruction: beq v488,v2011,label_82_mem_copy_end
beq $t1,$t0,label_82_mem_copy_end
# Original instruction: la v2005,label_416_spilled_v485
la $t0,label_416_spilled_v485
# Original instruction: lw v2005,0(v2005)
lw $t0,0($t0)
# Original instruction: add v1940,v2005,v488
add $t0,$t0,$t1
# Original instruction: la v1941,label_395_spilled_v489
la $t2,label_395_spilled_v489
# Original instruction: sw v1940,0(v1941)
sw $t0,0($t2)
# Original instruction: la v1942,label_395_spilled_v489
la $t0,label_395_spilled_v489
# Original instruction: lw v1942,0(v1942)
lw $t0,0($t0)
# Original instruction: lb v1970,0(v1942)
lb $t0,0($t0)
# Original instruction: la v1971,label_405_spilled_v491
la $t2,label_405_spilled_v491
# Original instruction: sw v1970,0(v1971)
sw $t0,0($t2)
# Original instruction: la v2008,label_417_spilled_v486
la $t0,label_417_spilled_v486
# Original instruction: lw v2008,0(v2008)
lw $t0,0($t0)
# Original instruction: add v1958,v2008,v488
add $t0,$t0,$t1
# Original instruction: la v1959,label_401_spilled_v490
la $t2,label_401_spilled_v490
# Original instruction: sw v1958,0(v1959)
sw $t0,0($t2)
# Original instruction: la v1960,label_401_spilled_v490
la $t0,label_401_spilled_v490
# Original instruction: lw v1960,0(v1960)
lw $t0,0($t0)
# Original instruction: la v1972,label_405_spilled_v491
la $t2,label_405_spilled_v491
# Original instruction: lw v1972,0(v1972)
lw $t2,0($t2)
# Original instruction: sb v1972,0(v1960)
sb $t2,0($t0)
# Original instruction: addi v488,v488,1
addi $t1,$t1,1
# Original instruction: j label_81_mem_copy_loop
j label_81_mem_copy_loop
label_82_mem_copy_end:
# 
# Original instruction: addiu v1979,$fp,-52
addiu $t1,$fp,-52
# Original instruction: la v1980,label_408_spilled_v492
la $t0,label_408_spilled_v492
# Original instruction: sw v1979,0(v1980)
sw $t1,0($t0)
# Original instruction: addiu v1976,$fp,-16
addiu $t1,$fp,-16
# Original instruction: la v1977,label_407_spilled_v493
la $t0,label_407_spilled_v493
# Original instruction: sw v1976,0(v1977)
sw $t1,0($t0)
# 
# Loading from v492 from stack into v493
# Original instruction: li v1982,4
li $t1,4
# Original instruction: la v1983,label_409_spilled_v494
la $t0,label_409_spilled_v494
# Original instruction: sw v1982,0(v1983)
sw $t1,0($t0)
# Original instruction: li v495,0
li $t1,0
label_83_mem_copy_loop:
# Original instruction: la v1984,label_409_spilled_v494
la $t0,label_409_spilled_v494
# Original instruction: lw v1984,0(v1984)
lw $t0,0($t0)
# Original instruction: beq v495,v1984,label_84_mem_copy_end
beq $t1,$t0,label_84_mem_copy_end
# Original instruction: la v1981,label_408_spilled_v492
la $t0,label_408_spilled_v492
# Original instruction: lw v1981,0(v1981)
lw $t0,0($t0)
# Original instruction: add v1934,v1981,v495
add $t2,$t0,$t1
# Original instruction: la v1935,label_393_spilled_v496
la $t0,label_393_spilled_v496
# Original instruction: sw v1934,0(v1935)
sw $t2,0($t0)
# Original instruction: la v1936,label_393_spilled_v496
la $t0,label_393_spilled_v496
# Original instruction: lw v1936,0(v1936)
lw $t0,0($t0)
# Original instruction: lb v1943,0(v1936)
lb $t2,0($t0)
# Original instruction: la v1944,label_396_spilled_v498
la $t0,label_396_spilled_v498
# Original instruction: sw v1943,0(v1944)
sw $t2,0($t0)
# Original instruction: la v1978,label_407_spilled_v493
la $t0,label_407_spilled_v493
# Original instruction: lw v1978,0(v1978)
lw $t0,0($t0)
# Original instruction: add v1967,v1978,v495
add $t2,$t0,$t1
# Original instruction: la v1968,label_404_spilled_v497
la $t0,label_404_spilled_v497
# Original instruction: sw v1967,0(v1968)
sw $t2,0($t0)
# Original instruction: la v1945,label_396_spilled_v498
la $t0,label_396_spilled_v498
# Original instruction: lw v1945,0(v1945)
lw $t0,0($t0)
# Original instruction: la v1969,label_404_spilled_v497
la $t2,label_404_spilled_v497
# Original instruction: lw v1969,0(v1969)
lw $t2,0($t2)
# Original instruction: sb v1945,0(v1969)
sb $t0,0($t2)
# Original instruction: addi v495,v495,1
addi $t1,$t1,1
# Original instruction: j label_83_mem_copy_loop
j label_83_mem_copy_loop
label_84_mem_copy_end:
# 
# Original instruction: addiu v499,$fp,-12
addiu $t0,$fp,-12
# Original instruction: lw v500,0(v499)
lw $t0,0($t0)
# Original instruction: addi v501,$zero,2
addi $t1,$zero,2
# Original instruction: mul v502,v500,v501
mul $t1,$t0,$t1
# Original instruction: addiu v503,$fp,-24
addiu $t0,$fp,-24
# Loading from v502 from reg into v503
# Original instruction: sw v502,0(v503)
sw $t1,0($t0)
# Original instruction: addiu v504,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v505,0(v504)
lw $t0,0($t0)
# Original instruction: addi v506,$zero,3
addi $t1,$zero,3
# Original instruction: mul v507,v505,v506
mul $t1,$t0,$t1
# Original instruction: addiu v508,$fp,-28
addiu $t0,$fp,-28
# Loading from v507 from reg into v508
# Original instruction: sw v507,0(v508)
sw $t1,0($t0)
# Original instruction: addiu v509,$fp,-20
addiu $t0,$fp,-20
# Original instruction: lw v510,0(v509)
lw $t1,0($t0)
# Original instruction: addi v511,$zero,4
addi $t0,$zero,4
# Original instruction: mul v512,v510,v511
mul $t1,$t1,$t0
# Original instruction: addiu v513,$fp,-32
addiu $t0,$fp,-32
# Loading from v512 from reg into v513
# Original instruction: sw v512,0(v513)
sw $t1,0($t0)
# Original instruction: addiu v514,$fp,-24
addiu $t0,$fp,-24
# Original instruction: lw v515,0(v514)
lw $t1,0($t0)
# Original instruction: addi v516,$zero,5
addi $t0,$zero,5
# Original instruction: mul v517,v515,v516
mul $t0,$t1,$t0
# Original instruction: addiu v518,$fp,-36
addiu $t1,$fp,-36
# Loading from v517 from reg into v518
# Original instruction: sw v517,0(v518)
sw $t0,0($t1)
# Original instruction: addiu v519,$fp,-28
addiu $t0,$fp,-28
# Original instruction: lw v520,0(v519)
lw $t1,0($t0)
# Original instruction: addi v521,$zero,2
addi $t0,$zero,2
# Original instruction: div v520,v521
div $t1,$t0
# Original instruction: mflo v522
mflo $t0
# Original instruction: addiu v523,$fp,-40
addiu $t1,$fp,-40
# Loading from v522 from reg into v523
# Original instruction: sw v522,0(v523)
sw $t0,0($t1)
# Original instruction: addiu v524,$fp,-32
addiu $t0,$fp,-32
# Original instruction: lw v525,0(v524)
lw $t1,0($t0)
# Original instruction: addi v526,$zero,3
addi $t0,$zero,3
# Original instruction: div v525,v526
div $t1,$t0
# Original instruction: mflo v527
mflo $t0
# Original instruction: addiu v528,$fp,-44
addiu $t1,$fp,-44
# Loading from v527 from reg into v528
# Original instruction: sw v527,0(v528)
sw $t0,0($t1)
# Original instruction: addiu v529,$fp,-36
addiu $t0,$fp,-36
# Original instruction: lw v530,0(v529)
lw $t0,0($t0)
# Original instruction: addi v531,$zero,4
addi $t1,$zero,4
# Original instruction: div v530,v531
div $t0,$t1
# Original instruction: mflo v532
mflo $t0
# Original instruction: addiu v533,$fp,-48
addiu $t1,$fp,-48
# Loading from v532 from reg into v533
# Original instruction: sw v532,0(v533)
sw $t0,0($t1)
# Original instruction: addiu v534,$fp,-20
addiu $t0,$fp,-20
# Original instruction: lw v535,0(v534)
lw $t1,0($t0)
# Original instruction: addi v536,$zero,1
addi $t0,$zero,1
# Original instruction: add v537,v535,v536
add $t0,$t1,$t0
# Original instruction: addiu v538,$fp,-20
addiu $t1,$fp,-20
# Loading from v537 from reg into v538
# Original instruction: sw v537,0(v538)
sw $t0,0($t1)
# Original instruction: j label_79_while_start
j label_79_while_start
label_80_while_end:
# Return statement start
# Original instruction: addiu v539,$fp,-16
addiu $t1,$fp,-16
# Original instruction: addiu v2015,$fp,0
addiu $t0,$fp,0
# Original instruction: la v2016,label_420_spilled_v540
la $t2,label_420_spilled_v540
# Original instruction: sw v2015,0(v2016)
sw $t0,0($t2)
# 
# Loading from v539 from stack into v540
# Original instruction: li v1973,4
li $t0,4
# Original instruction: la v1974,label_406_spilled_v541
la $t2,label_406_spilled_v541
# Original instruction: sw v1973,0(v1974)
sw $t0,0($t2)
# Original instruction: li v542,0
li $t2,0
label_85_mem_copy_loop:
# Original instruction: la v1975,label_406_spilled_v541
la $t0,label_406_spilled_v541
# Original instruction: lw v1975,0(v1975)
lw $t0,0($t0)
# Original instruction: beq v542,v1975,label_86_mem_copy_end
beq $t2,$t0,label_86_mem_copy_end
# Original instruction: add v1931,v539,v542
add $t0,$t1,$t2
# Original instruction: la v1932,label_392_spilled_v543
la $t3,label_392_spilled_v543
# Original instruction: sw v1931,0(v1932)
sw $t0,0($t3)
# Original instruction: la v1933,label_392_spilled_v543
la $t0,label_392_spilled_v543
# Original instruction: lw v1933,0(v1933)
lw $t0,0($t0)
# Original instruction: lb v1955,0(v1933)
lb $t0,0($t0)
# Original instruction: la v1956,label_400_spilled_v545
la $t3,label_400_spilled_v545
# Original instruction: sw v1955,0(v1956)
sw $t0,0($t3)
# Original instruction: la v2017,label_420_spilled_v540
la $t0,label_420_spilled_v540
# Original instruction: lw v2017,0(v2017)
lw $t0,0($t0)
# Original instruction: add v1961,v2017,v542
add $t0,$t0,$t2
# Original instruction: la v1962,label_402_spilled_v544
la $t3,label_402_spilled_v544
# Original instruction: sw v1961,0(v1962)
sw $t0,0($t3)
# Original instruction: la v1957,label_400_spilled_v545
la $t0,label_400_spilled_v545
# Original instruction: lw v1957,0(v1957)
lw $t0,0($t0)
# Original instruction: la v1963,label_402_spilled_v544
la $t3,label_402_spilled_v544
# Original instruction: lw v1963,0(v1963)
lw $t3,0($t3)
# Original instruction: sb v1957,0(v1963)
sb $t0,0($t3)
# Original instruction: addi v542,v542,1
addi $t2,$t2,1
# Original instruction: j label_85_mem_copy_loop
j label_85_mem_copy_loop
label_86_mem_copy_end:
# 
# Original instruction: jal stressFibonacciEND
jal stressFibonacciEND
# Return statement end
# BEGIN EPILOGUE
stressFibonacciEND:
# Original instruction: la v2014,label_419_spilled_v405
la $t0,label_419_spilled_v405
# Original instruction: lw v2014,0(v2014)
lw $t0,0($t0)
# Original instruction: addi $sp,v2014,0
addi $sp,$t0,0
# Original instruction: popRegisters
# Labels:
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_398_spilled_v418
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_404_spilled_v497
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_408_spilled_v492
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_412_spilled_v414
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_406_spilled_v541
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_403_spilled_v472
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_402_spilled_v544
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_396_spilled_v498
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_419_spilled_v405
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_399_spilled_v417
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_415_spilled_v469
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_416_spilled_v485
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_413_spilled_v413
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_400_spilled_v545
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_418_spilled_v487
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_411_spilled_v412
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_394_spilled_v471
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_409_spilled_v494
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_407_spilled_v493
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_393_spilled_v496
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_392_spilled_v543
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_410_spilled_v467
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_417_spilled_v486
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_395_spilled_v489
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_401_spilled_v490
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_391_spilled_v416
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_420_spilled_v540
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_405_spilled_v491
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_414_spilled_v468
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_397_spilled_v473
sw $t0,0($t1)
# Registers:
lw $t3,0($sp)
addiu $sp,$sp,4
lw $t2,0($sp)
addiu $sp,$sp,4
lw $t1,0($sp)
addiu $sp,$sp,4
lw $t0,0($sp)
addiu $sp,$sp,4
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
createTree:
# Clearing entire allocated stack frame of size 16
# Mini push for temporary registers
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t0,0($sp)
sw $t0,0($sp)
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t1,0($sp)
sw $t1,0($sp)
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t2,0($sp)
sw $t2,0($sp)
# Mini push END for temporary registers
# Original instruction: li $t0,1
li $t0,1
label_88_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,17
slti $t2,$t0,17
# Original instruction: bne $t2,$zero,label_88_clean_loop
bne $t2,$zero,label_88_clean_loop
label_89_clean_loop_end:
# Mini pop for temporary registers
# Original instruction: lw $t2,0($sp)
lw $t2,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Original instruction: lw $t1,0($sp)
lw $t1,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Original instruction: lw $t0,0($sp)
lw $t0,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Mini pop END for temporary registers
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-16
addiu $sp,$fp,-16
# Original instruction: pushRegisters
# Registers:
addiu $sp,$sp,-4
sw $t0,0($sp)
addiu $sp,$sp,-4
sw $t1,0($sp)
addiu $sp,$sp,-4
sw $t2,0($sp)
addiu $sp,$sp,-4
sw $t3,0($sp)
la $t0,label_426_spilled_v620
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_423_spilled_v565
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_442_spilled_v549
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_436_spilled_v562
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_428_spilled_v566
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_444_spilled_v613
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_448_spilled_v592
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_430_spilled_v636
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_422_spilled_v553
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_445_spilled_v616
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_432_spilled_v599
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_438_spilled_v559
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_429_spilled_v600
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_433_spilled_v555
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_425_spilled_v634
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_427_spilled_v554
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_443_spilled_v551
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_441_spilled_v595
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_424_spilled_v598
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_447_spilled_v596
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_435_spilled_v567
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_439_spilled_v550
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_421_spilled_v619
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_434_spilled_v621
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_449_spilled_v631
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_450_spilled_v546
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_446_spilled_v617
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_431_spilled_v635
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_437_spilled_v563
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_440_spilled_v632
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v2105,$sp,0
addi $t1,$sp,0
# Original instruction: la v2106,label_450_spilled_v546
la $t0,label_450_spilled_v546
# Original instruction: sw v2105,0(v2106)
sw $t1,0($t0)
# END PROLOGUE
# Original instruction: addi v547,$zero,20
addi $t0,$zero,20
# Original instruction: addiu v548,$fp,-16
addiu $t1,$fp,-16
# Loading from v547 from reg into v548
# Original instruction: sw v547,0(v548)
sw $t0,0($t1)
# BEGIN FUNCALL EXPR FOR mcmalloc
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v2081,$fp,-16
addiu $t0,$fp,-16
# Original instruction: la v2082,label_442_spilled_v549
la $t1,label_442_spilled_v549
# Original instruction: sw v2081,0(v2082)
sw $t0,0($t1)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v2072,$sp,0
addi $t1,$sp,0
# Original instruction: la v2073,label_439_spilled_v550
la $t0,label_439_spilled_v550
# Original instruction: sw v2072,0(v2073)
sw $t1,0($t0)
# 
# Loading from v549 from stack into v550
# Original instruction: li v2084,4
li $t0,4
# Original instruction: la v2085,label_443_spilled_v551
la $t1,label_443_spilled_v551
# Original instruction: sw v2084,0(v2085)
sw $t0,0($t1)
# Original instruction: li v552,0
li $t1,0
label_90_mem_copy_loop:
# Original instruction: la v2086,label_443_spilled_v551
la $t0,label_443_spilled_v551
# Original instruction: lw v2086,0(v2086)
lw $t0,0($t0)
# Original instruction: beq v552,v2086,label_91_mem_copy_end
beq $t1,$t0,label_91_mem_copy_end
# Original instruction: la v2083,label_442_spilled_v549
la $t0,label_442_spilled_v549
# Original instruction: lw v2083,0(v2083)
lw $t0,0($t0)
# Original instruction: add v2021,v2083,v552
add $t0,$t0,$t1
# Original instruction: la v2022,label_422_spilled_v553
la $t2,label_422_spilled_v553
# Original instruction: sw v2021,0(v2022)
sw $t0,0($t2)
# Original instruction: la v2023,label_422_spilled_v553
la $t0,label_422_spilled_v553
# Original instruction: lw v2023,0(v2023)
lw $t0,0($t0)
# Original instruction: lb v2054,0(v2023)
lb $t2,0($t0)
# Original instruction: la v2055,label_433_spilled_v555
la $t0,label_433_spilled_v555
# Original instruction: sw v2054,0(v2055)
sw $t2,0($t0)
# Original instruction: la v2074,label_439_spilled_v550
la $t0,label_439_spilled_v550
# Original instruction: lw v2074,0(v2074)
lw $t0,0($t0)
# Original instruction: add v2036,v2074,v552
add $t0,$t0,$t1
# Original instruction: la v2037,label_427_spilled_v554
la $t2,label_427_spilled_v554
# Original instruction: sw v2036,0(v2037)
sw $t0,0($t2)
# Original instruction: la v2038,label_427_spilled_v554
la $t2,label_427_spilled_v554
# Original instruction: lw v2038,0(v2038)
lw $t2,0($t2)
# Original instruction: la v2056,label_433_spilled_v555
la $t0,label_433_spilled_v555
# Original instruction: lw v2056,0(v2056)
lw $t0,0($t0)
# Original instruction: sb v2056,0(v2038)
sb $t0,0($t2)
# Original instruction: addi v552,v552,1
addi $t1,$t1,1
# Original instruction: j label_90_mem_copy_loop
j label_90_mem_copy_loop
label_91_mem_copy_end:
# 
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# GO TO FUNCTION
# Original instruction: jal mcmalloc
jal mcmalloc
# BACK FROM FUNCTION
# Original instruction: addi v556,$sp,0
addi $t0,$sp,0
# Original instruction: lw v557,0(v556)
lw $t0,0($t0)
# Original instruction: addiu v558,$fp,-12
addiu $t1,$fp,-12
# Loading from v557 from reg into v558
# Original instruction: sw v557,0(v558)
sw $t0,0($t1)
# Original instruction: addiu v2069,$fp,4
addiu $t0,$fp,4
# Original instruction: la v2070,label_438_spilled_v559
la $t1,label_438_spilled_v559
# Original instruction: sw v2069,0(v2070)
sw $t0,0($t1)
# Original instruction: addiu v560,$fp,-12
addiu $t0,$fp,-12
# Original instruction: lw v561,0(v560)
lw $t0,0($t0)
# Original instruction: addiu v2063,v561,0
addiu $t1,$t0,0
# Original instruction: la v2064,label_436_spilled_v562
la $t0,label_436_spilled_v562
# Original instruction: sw v2063,0(v2064)
sw $t1,0($t0)
# 
# Loading from v559 from stack into v562
# Original instruction: li v2066,4
li $t0,4
# Original instruction: la v2067,label_437_spilled_v563
la $t1,label_437_spilled_v563
# Original instruction: sw v2066,0(v2067)
sw $t0,0($t1)
# Original instruction: li v564,0
li $t1,0
label_92_mem_copy_loop:
# Original instruction: la v2068,label_437_spilled_v563
la $t0,label_437_spilled_v563
# Original instruction: lw v2068,0(v2068)
lw $t0,0($t0)
# Original instruction: beq v564,v2068,label_93_mem_copy_end
beq $t1,$t0,label_93_mem_copy_end
# Original instruction: la v2071,label_438_spilled_v559
la $t0,label_438_spilled_v559
# Original instruction: lw v2071,0(v2071)
lw $t0,0($t0)
# Original instruction: add v2024,v2071,v564
add $t2,$t0,$t1
# Original instruction: la v2025,label_423_spilled_v565
la $t0,label_423_spilled_v565
# Original instruction: sw v2024,0(v2025)
sw $t2,0($t0)
# Original instruction: la v2026,label_423_spilled_v565
la $t0,label_423_spilled_v565
# Original instruction: lw v2026,0(v2026)
lw $t0,0($t0)
# Original instruction: lb v2060,0(v2026)
lb $t0,0($t0)
# Original instruction: la v2061,label_435_spilled_v567
la $t2,label_435_spilled_v567
# Original instruction: sw v2060,0(v2061)
sw $t0,0($t2)
# Original instruction: la v2065,label_436_spilled_v562
la $t0,label_436_spilled_v562
# Original instruction: lw v2065,0(v2065)
lw $t0,0($t0)
# Original instruction: add v2039,v2065,v564
add $t2,$t0,$t1
# Original instruction: la v2040,label_428_spilled_v566
la $t0,label_428_spilled_v566
# Original instruction: sw v2039,0(v2040)
sw $t2,0($t0)
# Original instruction: la v2041,label_428_spilled_v566
la $t0,label_428_spilled_v566
# Original instruction: lw v2041,0(v2041)
lw $t0,0($t0)
# Original instruction: la v2062,label_435_spilled_v567
la $t2,label_435_spilled_v567
# Original instruction: lw v2062,0(v2062)
lw $t2,0($t2)
# Original instruction: sb v2062,0(v2041)
sb $t2,0($t0)
# Original instruction: addi v564,v564,1
addi $t1,$t1,1
# Original instruction: j label_92_mem_copy_loop
j label_92_mem_copy_loop
label_93_mem_copy_end:
# 
# Original instruction: addiu v568,$fp,8
addiu $t0,$fp,8
# Original instruction: lw v569,0(v568)
lw $t0,0($t0)
# Original instruction: addi v570,$zero,0
addi $t1,$zero,0
# Original instruction: slt v572,v570,v569
slt $t0,$t1,$t0
# Original instruction: addi v573,$zero,1
addi $t1,$zero,1
# Original instruction: sub v571,v573,v572
sub $t0,$t1,$t0
# Original instruction: beqz v571,label_94_else
beqz $t0,label_94_else
# Original instruction: addi v574,$zero,0
addi $t1,$zero,0
# Original instruction: addiu v575,$fp,-12
addiu $t0,$fp,-12
# Original instruction: lw v576,0(v575)
lw $t0,0($t0)
# Original instruction: addiu v577,v576,12
addiu $t0,$t0,12
# Loading from v574 from reg into v577
# Original instruction: sw v574,0(v577)
sw $t1,0($t0)
# Original instruction: addi v578,$zero,0
addi $t0,$zero,0
# Original instruction: addiu v579,$fp,-12
addiu $t1,$fp,-12
# Original instruction: lw v580,0(v579)
lw $t1,0($t1)
# Original instruction: addiu v581,v580,16
addiu $t1,$t1,16
# Loading from v578 from reg into v581
# Original instruction: sw v578,0(v581)
sw $t0,0($t1)
# Original instruction: j label_95_end
j label_95_end
label_94_else:
# BEGIN FUNCALL EXPR FOR createTree
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v582,$fp,8
addiu $t0,$fp,8
# Original instruction: lw v583,0(v582)
lw $t1,0($t0)
# Original instruction: addi v584,$zero,1
addi $t0,$zero,1
# Original instruction: sub v585,v583,v584
sub $t0,$t1,$t0
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v586,$sp,0
addi $t1,$sp,0
# Loading from v585 from reg into v586
# Original instruction: sw v585,0(v586)
sw $t0,0($t1)
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v587,$fp,4
addiu $t0,$fp,4
# Original instruction: lw v588,0(v587)
lw $t0,0($t0)
# Original instruction: addi v589,$zero,2
addi $t1,$zero,2
# Original instruction: mul v590,v588,v589
mul $t0,$t0,$t1
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v591,$sp,0
addi $t1,$sp,0
# Loading from v590 from reg into v591
# Original instruction: sw v590,0(v591)
sw $t0,0($t1)
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# GO TO FUNCTION
# Original instruction: jal createTree
jal createTree
# BACK FROM FUNCTION
# Original instruction: addi v2099,$sp,0
addi $t0,$sp,0
# Original instruction: la v2100,label_448_spilled_v592
la $t1,label_448_spilled_v592
# Original instruction: sw v2099,0(v2100)
sw $t0,0($t1)
# Original instruction: addiu v593,$fp,-12
addiu $t0,$fp,-12
# Original instruction: lw v594,0(v593)
lw $t0,0($t0)
# Original instruction: addiu v2078,v594,4
addiu $t1,$t0,4
# Original instruction: la v2079,label_441_spilled_v595
la $t0,label_441_spilled_v595
# Original instruction: sw v2078,0(v2079)
sw $t1,0($t0)
# 
# Loading from v592 from stack into v595
# Original instruction: li v2096,4
li $t1,4
# Original instruction: la v2097,label_447_spilled_v596
la $t0,label_447_spilled_v596
# Original instruction: sw v2096,0(v2097)
sw $t1,0($t0)
# Original instruction: li v597,0
li $t0,0
label_96_mem_copy_loop:
# Original instruction: la v2098,label_447_spilled_v596
la $t1,label_447_spilled_v596
# Original instruction: lw v2098,0(v2098)
lw $t1,0($t1)
# Original instruction: beq v597,v2098,label_97_mem_copy_end
beq $t0,$t1,label_97_mem_copy_end
# Original instruction: la v2101,label_448_spilled_v592
la $t1,label_448_spilled_v592
# Original instruction: lw v2101,0(v2101)
lw $t1,0($t1)
# Original instruction: add v2027,v2101,v597
add $t2,$t1,$t0
# Original instruction: la v2028,label_424_spilled_v598
la $t1,label_424_spilled_v598
# Original instruction: sw v2027,0(v2028)
sw $t2,0($t1)
# Original instruction: la v2029,label_424_spilled_v598
la $t1,label_424_spilled_v598
# Original instruction: lw v2029,0(v2029)
lw $t1,0($t1)
# Original instruction: lb v2042,0(v2029)
lb $t1,0($t1)
# Original instruction: la v2043,label_429_spilled_v600
la $t2,label_429_spilled_v600
# Original instruction: sw v2042,0(v2043)
sw $t1,0($t2)
# Original instruction: la v2080,label_441_spilled_v595
la $t1,label_441_spilled_v595
# Original instruction: lw v2080,0(v2080)
lw $t1,0($t1)
# Original instruction: add v2051,v2080,v597
add $t2,$t1,$t0
# Original instruction: la v2052,label_432_spilled_v599
la $t1,label_432_spilled_v599
# Original instruction: sw v2051,0(v2052)
sw $t2,0($t1)
# Original instruction: la v2044,label_429_spilled_v600
la $t2,label_429_spilled_v600
# Original instruction: lw v2044,0(v2044)
lw $t2,0($t2)
# Original instruction: la v2053,label_432_spilled_v599
la $t1,label_432_spilled_v599
# Original instruction: lw v2053,0(v2053)
lw $t1,0($t1)
# Original instruction: sb v2044,0(v2053)
sb $t2,0($t1)
# Original instruction: addi v597,v597,1
addi $t0,$t0,1
# Original instruction: j label_96_mem_copy_loop
j label_96_mem_copy_loop
label_97_mem_copy_end:
# 
# BEGIN FUNCALL EXPR FOR createTree
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v601,$fp,8
addiu $t0,$fp,8
# Original instruction: lw v602,0(v601)
lw $t0,0($t0)
# Original instruction: addi v603,$zero,1
addi $t1,$zero,1
# Original instruction: sub v604,v602,v603
sub $t1,$t0,$t1
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v605,$sp,0
addi $t0,$sp,0
# Loading from v604 from reg into v605
# Original instruction: sw v604,0(v605)
sw $t1,0($t0)
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v606,$fp,4
addiu $t0,$fp,4
# Original instruction: lw v607,0(v606)
lw $t1,0($t0)
# Original instruction: addi v608,$zero,2
addi $t0,$zero,2
# Original instruction: mul v609,v607,v608
mul $t1,$t1,$t0
# Original instruction: addi v610,$zero,1
addi $t0,$zero,1
# Original instruction: add v611,v609,v610
add $t1,$t1,$t0
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v612,$sp,0
addi $t0,$sp,0
# Loading from v611 from reg into v612
# Original instruction: sw v611,0(v612)
sw $t1,0($t0)
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# GO TO FUNCTION
# Original instruction: jal createTree
jal createTree
# BACK FROM FUNCTION
# Original instruction: addi v2087,$sp,0
addi $t0,$sp,0
# Original instruction: la v2088,label_444_spilled_v613
la $t1,label_444_spilled_v613
# Original instruction: sw v2087,0(v2088)
sw $t0,0($t1)
# Original instruction: addiu v614,$fp,-12
addiu $t0,$fp,-12
# Original instruction: lw v615,0(v614)
lw $t0,0($t0)
# Original instruction: addiu v2090,v615,8
addiu $t0,$t0,8
# Original instruction: la v2091,label_445_spilled_v616
la $t1,label_445_spilled_v616
# Original instruction: sw v2090,0(v2091)
sw $t0,0($t1)
# 
# Loading from v613 from stack into v616
# Original instruction: li v2093,4
li $t1,4
# Original instruction: la v2094,label_446_spilled_v617
la $t0,label_446_spilled_v617
# Original instruction: sw v2093,0(v2094)
sw $t1,0($t0)
# Original instruction: li v618,0
li $t0,0
label_98_mem_copy_loop:
# Original instruction: la v2095,label_446_spilled_v617
la $t1,label_446_spilled_v617
# Original instruction: lw v2095,0(v2095)
lw $t1,0($t1)
# Original instruction: beq v618,v2095,label_99_mem_copy_end
beq $t0,$t1,label_99_mem_copy_end
# Original instruction: la v2089,label_444_spilled_v613
la $t1,label_444_spilled_v613
# Original instruction: lw v2089,0(v2089)
lw $t1,0($t1)
# Original instruction: add v2018,v2089,v618
add $t2,$t1,$t0
# Original instruction: la v2019,label_421_spilled_v619
la $t1,label_421_spilled_v619
# Original instruction: sw v2018,0(v2019)
sw $t2,0($t1)
# Original instruction: la v2020,label_421_spilled_v619
la $t1,label_421_spilled_v619
# Original instruction: lw v2020,0(v2020)
lw $t1,0($t1)
# Original instruction: lb v2057,0(v2020)
lb $t2,0($t1)
# Original instruction: la v2058,label_434_spilled_v621
la $t1,label_434_spilled_v621
# Original instruction: sw v2057,0(v2058)
sw $t2,0($t1)
# Original instruction: la v2092,label_445_spilled_v616
la $t1,label_445_spilled_v616
# Original instruction: lw v2092,0(v2092)
lw $t1,0($t1)
# Original instruction: add v2033,v2092,v618
add $t2,$t1,$t0
# Original instruction: la v2034,label_426_spilled_v620
la $t1,label_426_spilled_v620
# Original instruction: sw v2033,0(v2034)
sw $t2,0($t1)
# Original instruction: la v2035,label_426_spilled_v620
la $t1,label_426_spilled_v620
# Original instruction: lw v2035,0(v2035)
lw $t1,0($t1)
# Original instruction: la v2059,label_434_spilled_v621
la $t2,label_434_spilled_v621
# Original instruction: lw v2059,0(v2059)
lw $t2,0($t2)
# Original instruction: sb v2059,0(v2035)
sb $t2,0($t1)
# Original instruction: addi v618,v618,1
addi $t0,$t0,1
# Original instruction: j label_98_mem_copy_loop
j label_98_mem_copy_loop
label_99_mem_copy_end:
# 
# Original instruction: addi v622,$zero,1
addi $t0,$zero,1
# Original instruction: addiu v623,$fp,-12
addiu $t1,$fp,-12
# Original instruction: lw v624,0(v623)
lw $t1,0($t1)
# Original instruction: addiu v625,v624,12
addiu $t1,$t1,12
# Loading from v622 from reg into v625
# Original instruction: sw v622,0(v625)
sw $t0,0($t1)
# Original instruction: addi v626,$zero,1
addi $t1,$zero,1
# Original instruction: addiu v627,$fp,-12
addiu $t0,$fp,-12
# Original instruction: lw v628,0(v627)
lw $t0,0($t0)
# Original instruction: addiu v629,v628,16
addiu $t0,$t0,16
# Loading from v626 from reg into v629
# Original instruction: sw v626,0(v629)
sw $t1,0($t0)
label_95_end:
# Return statement start
# Original instruction: addiu v630,$fp,-12
addiu $t1,$fp,-12
# Original instruction: addiu v2102,$fp,0
addiu $t2,$fp,0
# Original instruction: la v2103,label_449_spilled_v631
la $t0,label_449_spilled_v631
# Original instruction: sw v2102,0(v2103)
sw $t2,0($t0)
# 
# Loading from v630 from stack into v631
# Original instruction: li v2075,4
li $t2,4
# Original instruction: la v2076,label_440_spilled_v632
la $t0,label_440_spilled_v632
# Original instruction: sw v2075,0(v2076)
sw $t2,0($t0)
# Original instruction: li v633,0
li $t2,0
label_100_mem_copy_loop:
# Original instruction: la v2077,label_440_spilled_v632
la $t0,label_440_spilled_v632
# Original instruction: lw v2077,0(v2077)
lw $t0,0($t0)
# Original instruction: beq v633,v2077,label_101_mem_copy_end
beq $t2,$t0,label_101_mem_copy_end
# Original instruction: add v2030,v630,v633
add $t0,$t1,$t2
# Original instruction: la v2031,label_425_spilled_v634
la $t3,label_425_spilled_v634
# Original instruction: sw v2030,0(v2031)
sw $t0,0($t3)
# Original instruction: la v2032,label_425_spilled_v634
la $t0,label_425_spilled_v634
# Original instruction: lw v2032,0(v2032)
lw $t0,0($t0)
# Original instruction: lb v2045,0(v2032)
lb $t0,0($t0)
# Original instruction: la v2046,label_430_spilled_v636
la $t3,label_430_spilled_v636
# Original instruction: sw v2045,0(v2046)
sw $t0,0($t3)
# Original instruction: la v2104,label_449_spilled_v631
la $t0,label_449_spilled_v631
# Original instruction: lw v2104,0(v2104)
lw $t0,0($t0)
# Original instruction: add v2048,v2104,v633
add $t0,$t0,$t2
# Original instruction: la v2049,label_431_spilled_v635
la $t3,label_431_spilled_v635
# Original instruction: sw v2048,0(v2049)
sw $t0,0($t3)
# Original instruction: la v2047,label_430_spilled_v636
la $t0,label_430_spilled_v636
# Original instruction: lw v2047,0(v2047)
lw $t0,0($t0)
# Original instruction: la v2050,label_431_spilled_v635
la $t3,label_431_spilled_v635
# Original instruction: lw v2050,0(v2050)
lw $t3,0($t3)
# Original instruction: sb v2047,0(v2050)
sb $t0,0($t3)
# Original instruction: addi v633,v633,1
addi $t2,$t2,1
# Original instruction: j label_100_mem_copy_loop
j label_100_mem_copy_loop
label_101_mem_copy_end:
# 
# Original instruction: jal createTreeEND
jal createTreeEND
# Return statement end
# BEGIN EPILOGUE
createTreeEND:
# Original instruction: la v2107,label_450_spilled_v546
la $t0,label_450_spilled_v546
# Original instruction: lw v2107,0(v2107)
lw $t0,0($t0)
# Original instruction: addi $sp,v2107,0
addi $sp,$t0,0
# Original instruction: popRegisters
# Labels:
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_440_spilled_v632
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_437_spilled_v563
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_431_spilled_v635
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_446_spilled_v617
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_450_spilled_v546
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_449_spilled_v631
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_434_spilled_v621
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_421_spilled_v619
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_439_spilled_v550
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_435_spilled_v567
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_447_spilled_v596
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_424_spilled_v598
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_441_spilled_v595
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_443_spilled_v551
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_427_spilled_v554
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_425_spilled_v634
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_433_spilled_v555
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_429_spilled_v600
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_438_spilled_v559
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_432_spilled_v599
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_445_spilled_v616
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_422_spilled_v553
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_430_spilled_v636
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_448_spilled_v592
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_444_spilled_v613
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_428_spilled_v566
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_436_spilled_v562
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_442_spilled_v549
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_423_spilled_v565
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_426_spilled_v620
sw $t0,0($t1)
# Registers:
lw $t3,0($sp)
addiu $sp,$sp,4
lw $t2,0($sp)
addiu $sp,$sp,4
lw $t1,0($sp)
addiu $sp,$sp,4
lw $t0,0($sp)
addiu $sp,$sp,4
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
sumTree:
# Clearing entire allocated stack frame of size 16
# Mini push for temporary registers
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t0,0($sp)
sw $t0,0($sp)
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t1,0($sp)
sw $t1,0($sp)
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t2,0($sp)
sw $t2,0($sp)
# Mini push END for temporary registers
# Original instruction: li $t0,1
li $t0,1
label_104_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,17
slti $t2,$t0,17
# Original instruction: bne $t2,$zero,label_104_clean_loop
bne $t2,$zero,label_104_clean_loop
label_105_clean_loop_end:
# Mini pop for temporary registers
# Original instruction: lw $t2,0($sp)
lw $t2,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Original instruction: lw $t1,0($sp)
lw $t1,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Original instruction: lw $t0,0($sp)
lw $t0,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Mini pop END for temporary registers
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-16
addiu $sp,$fp,-16
# Original instruction: pushRegisters
# Registers:
addiu $sp,$sp,-4
sw $t0,0($sp)
addiu $sp,$sp,-4
sw $t1,0($sp)
addiu $sp,$sp,-4
sw $t2,0($sp)
addiu $sp,$sp,-4
sw $t3,0($sp)
la $t0,label_461_spilled_v681
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_451_spilled_v659
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_471_spilled_v649
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_460_spilled_v674
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_474_spilled_v675
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_458_spilled_v660
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_454_spilled_v652
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_453_spilled_v672
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_464_spilled_v668
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_470_spilled_v657
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_468_spilled_v670
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_463_spilled_v656
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_472_spilled_v648
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_473_spilled_v637
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_467_spilled_v669
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_466_spilled_v677
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_462_spilled_v661
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_457_spilled_v680
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_452_spilled_v679
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_456_spilled_v654
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_469_spilled_v655
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_455_spilled_v673
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_465_spilled_v650
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_459_spilled_v653
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v2174,$sp,0
addi $t1,$sp,0
# Original instruction: la v2175,label_473_spilled_v637
la $t0,label_473_spilled_v637
# Original instruction: sw v2174,0(v2175)
sw $t1,0($t0)
# END PROLOGUE
# Original instruction: addi v638,$zero,0
addi $t1,$zero,0
# Original instruction: addiu v639,$fp,-12
addiu $t0,$fp,-12
# Loading from v638 from reg into v639
# Original instruction: sw v638,0(v639)
sw $t1,0($t0)
# Original instruction: addi v640,$zero,0
addi $t0,$zero,0
# Original instruction: addiu v641,$fp,-16
addiu $t1,$fp,-16
# Loading from v640 from reg into v641
# Original instruction: sw v640,0(v641)
sw $t0,0($t1)
# Original instruction: addiu v642,$fp,4
addiu $t0,$fp,4
# Original instruction: lw v643,0(v642)
lw $t0,0($t0)
# Original instruction: addiu v644,v643,12
addiu $t0,$t0,12
# Original instruction: lw v645,0(v644)
lw $t0,0($t0)
# Original instruction: beqz v645,label_106_else
beqz $t0,label_106_else
# BEGIN FUNCALL EXPR FOR sumTree
# LOADING ARG: Pointer of ast.StructType@5e0e82ae
# GETTING  VALUE
# Original instruction: addiu v646,$fp,4
addiu $t0,$fp,4
# Original instruction: lw v647,0(v646)
lw $t0,0($t0)
# Original instruction: addiu v2171,v647,4
addiu $t1,$t0,4
# Original instruction: la v2172,label_472_spilled_v648
la $t0,label_472_spilled_v648
# Original instruction: sw v2171,0(v2172)
sw $t1,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v2168,$sp,0
addi $t0,$sp,0
# Original instruction: la v2169,label_471_spilled_v649
la $t1,label_471_spilled_v649
# Original instruction: sw v2168,0(v2169)
sw $t0,0($t1)
# 
# Loading from v648 from stack into v649
# Original instruction: li v2150,4
li $t1,4
# Original instruction: la v2151,label_465_spilled_v650
la $t0,label_465_spilled_v650
# Original instruction: sw v2150,0(v2151)
sw $t1,0($t0)
# Original instruction: li v651,0
li $t1,0
label_108_mem_copy_loop:
# Original instruction: la v2152,label_465_spilled_v650
la $t0,label_465_spilled_v650
# Original instruction: lw v2152,0(v2152)
lw $t0,0($t0)
# Original instruction: beq v651,v2152,label_109_mem_copy_end
beq $t1,$t0,label_109_mem_copy_end
# Original instruction: la v2173,label_472_spilled_v648
la $t0,label_472_spilled_v648
# Original instruction: lw v2173,0(v2173)
lw $t0,0($t0)
# Original instruction: add v2117,v2173,v651
add $t0,$t0,$t1
# Original instruction: la v2118,label_454_spilled_v652
la $t2,label_454_spilled_v652
# Original instruction: sw v2117,0(v2118)
sw $t0,0($t2)
# Original instruction: la v2119,label_454_spilled_v652
la $t0,label_454_spilled_v652
# Original instruction: lw v2119,0(v2119)
lw $t0,0($t0)
# Original instruction: lb v2123,0(v2119)
lb $t0,0($t0)
# Original instruction: la v2124,label_456_spilled_v654
la $t2,label_456_spilled_v654
# Original instruction: sw v2123,0(v2124)
sw $t0,0($t2)
# Original instruction: la v2170,label_471_spilled_v649
la $t0,label_471_spilled_v649
# Original instruction: lw v2170,0(v2170)
lw $t0,0($t0)
# Original instruction: add v2132,v2170,v651
add $t2,$t0,$t1
# Original instruction: la v2133,label_459_spilled_v653
la $t0,label_459_spilled_v653
# Original instruction: sw v2132,0(v2133)
sw $t2,0($t0)
# Original instruction: la v2125,label_456_spilled_v654
la $t2,label_456_spilled_v654
# Original instruction: lw v2125,0(v2125)
lw $t2,0($t2)
# Original instruction: la v2134,label_459_spilled_v653
la $t0,label_459_spilled_v653
# Original instruction: lw v2134,0(v2134)
lw $t0,0($t0)
# Original instruction: sb v2125,0(v2134)
sb $t2,0($t0)
# Original instruction: addi v651,v651,1
addi $t1,$t1,1
# Original instruction: j label_108_mem_copy_loop
j label_108_mem_copy_loop
label_109_mem_copy_end:
# 
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# GO TO FUNCTION
# Original instruction: jal sumTree
jal sumTree
# BACK FROM FUNCTION
# Original instruction: addi v2162,$sp,0
addi $t1,$sp,0
# Original instruction: la v2163,label_469_spilled_v655
la $t0,label_469_spilled_v655
# Original instruction: sw v2162,0(v2163)
sw $t1,0($t0)
# Original instruction: addiu v2144,$fp,-12
addiu $t1,$fp,-12
# Original instruction: la v2145,label_463_spilled_v656
la $t0,label_463_spilled_v656
# Original instruction: sw v2144,0(v2145)
sw $t1,0($t0)
# 
# Loading from v655 from stack into v656
# Original instruction: li v2165,4
li $t1,4
# Original instruction: la v2166,label_470_spilled_v657
la $t0,label_470_spilled_v657
# Original instruction: sw v2165,0(v2166)
sw $t1,0($t0)
# Original instruction: li v658,0
li $t1,0
label_110_mem_copy_loop:
# Original instruction: la v2167,label_470_spilled_v657
la $t0,label_470_spilled_v657
# Original instruction: lw v2167,0(v2167)
lw $t0,0($t0)
# Original instruction: beq v658,v2167,label_111_mem_copy_end
beq $t1,$t0,label_111_mem_copy_end
# Original instruction: la v2164,label_469_spilled_v655
la $t0,label_469_spilled_v655
# Original instruction: lw v2164,0(v2164)
lw $t0,0($t0)
# Original instruction: add v2108,v2164,v658
add $t2,$t0,$t1
# Original instruction: la v2109,label_451_spilled_v659
la $t0,label_451_spilled_v659
# Original instruction: sw v2108,0(v2109)
sw $t2,0($t0)
# Original instruction: la v2110,label_451_spilled_v659
la $t0,label_451_spilled_v659
# Original instruction: lw v2110,0(v2110)
lw $t0,0($t0)
# Original instruction: lb v2141,0(v2110)
lb $t0,0($t0)
# Original instruction: la v2142,label_462_spilled_v661
la $t2,label_462_spilled_v661
# Original instruction: sw v2141,0(v2142)
sw $t0,0($t2)
# Original instruction: la v2146,label_463_spilled_v656
la $t0,label_463_spilled_v656
# Original instruction: lw v2146,0(v2146)
lw $t0,0($t0)
# Original instruction: add v2129,v2146,v658
add $t0,$t0,$t1
# Original instruction: la v2130,label_458_spilled_v660
la $t2,label_458_spilled_v660
# Original instruction: sw v2129,0(v2130)
sw $t0,0($t2)
# Original instruction: la v2131,label_458_spilled_v660
la $t2,label_458_spilled_v660
# Original instruction: lw v2131,0(v2131)
lw $t2,0($t2)
# Original instruction: la v2143,label_462_spilled_v661
la $t0,label_462_spilled_v661
# Original instruction: lw v2143,0(v2143)
lw $t0,0($t0)
# Original instruction: sb v2143,0(v2131)
sb $t0,0($t2)
# Original instruction: addi v658,v658,1
addi $t1,$t1,1
# Original instruction: j label_110_mem_copy_loop
j label_110_mem_copy_loop
label_111_mem_copy_end:
# 
# Original instruction: j label_107_end
j label_107_end
label_106_else:
label_107_end:
# Original instruction: addiu v662,$fp,4
addiu $t0,$fp,4
# Original instruction: lw v663,0(v662)
lw $t0,0($t0)
# Original instruction: addiu v664,v663,16
addiu $t0,$t0,16
# Original instruction: lw v665,0(v664)
lw $t0,0($t0)
# Original instruction: beqz v665,label_112_else
beqz $t0,label_112_else
# BEGIN FUNCALL EXPR FOR sumTree
# LOADING ARG: Pointer of ast.StructType@6771beb3
# GETTING  VALUE
# Original instruction: addiu v666,$fp,4
addiu $t0,$fp,4
# Original instruction: lw v667,0(v666)
lw $t0,0($t0)
# Original instruction: addiu v2147,v667,8
addiu $t0,$t0,8
# Original instruction: la v2148,label_464_spilled_v668
la $t1,label_464_spilled_v668
# Original instruction: sw v2147,0(v2148)
sw $t0,0($t1)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v2156,$sp,0
addi $t0,$sp,0
# Original instruction: la v2157,label_467_spilled_v669
la $t1,label_467_spilled_v669
# Original instruction: sw v2156,0(v2157)
sw $t0,0($t1)
# 
# Loading from v668 from stack into v669
# Original instruction: li v2159,4
li $t0,4
# Original instruction: la v2160,label_468_spilled_v670
la $t1,label_468_spilled_v670
# Original instruction: sw v2159,0(v2160)
sw $t0,0($t1)
# Original instruction: li v671,0
li $t1,0
label_114_mem_copy_loop:
# Original instruction: la v2161,label_468_spilled_v670
la $t0,label_468_spilled_v670
# Original instruction: lw v2161,0(v2161)
lw $t0,0($t0)
# Original instruction: beq v671,v2161,label_115_mem_copy_end
beq $t1,$t0,label_115_mem_copy_end
# Original instruction: la v2149,label_464_spilled_v668
la $t0,label_464_spilled_v668
# Original instruction: lw v2149,0(v2149)
lw $t0,0($t0)
# Original instruction: add v2114,v2149,v671
add $t2,$t0,$t1
# Original instruction: la v2115,label_453_spilled_v672
la $t0,label_453_spilled_v672
# Original instruction: sw v2114,0(v2115)
sw $t2,0($t0)
# Original instruction: la v2116,label_453_spilled_v672
la $t0,label_453_spilled_v672
# Original instruction: lw v2116,0(v2116)
lw $t0,0($t0)
# Original instruction: lb v2135,0(v2116)
lb $t2,0($t0)
# Original instruction: la v2136,label_460_spilled_v674
la $t0,label_460_spilled_v674
# Original instruction: sw v2135,0(v2136)
sw $t2,0($t0)
# Original instruction: la v2158,label_467_spilled_v669
la $t0,label_467_spilled_v669
# Original instruction: lw v2158,0(v2158)
lw $t0,0($t0)
# Original instruction: add v2120,v2158,v671
add $t2,$t0,$t1
# Original instruction: la v2121,label_455_spilled_v673
la $t0,label_455_spilled_v673
# Original instruction: sw v2120,0(v2121)
sw $t2,0($t0)
# Original instruction: la v2122,label_455_spilled_v673
la $t2,label_455_spilled_v673
# Original instruction: lw v2122,0(v2122)
lw $t2,0($t2)
# Original instruction: la v2137,label_460_spilled_v674
la $t0,label_460_spilled_v674
# Original instruction: lw v2137,0(v2137)
lw $t0,0($t0)
# Original instruction: sb v2137,0(v2122)
sb $t0,0($t2)
# Original instruction: addi v671,v671,1
addi $t1,$t1,1
# Original instruction: j label_114_mem_copy_loop
j label_114_mem_copy_loop
label_115_mem_copy_end:
# 
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# GO TO FUNCTION
# Original instruction: jal sumTree
jal sumTree
# BACK FROM FUNCTION
# Original instruction: addi v2177,$sp,0
addi $t1,$sp,0
# Original instruction: la v2178,label_474_spilled_v675
la $t0,label_474_spilled_v675
# Original instruction: sw v2177,0(v2178)
sw $t1,0($t0)
# Original instruction: addiu v676,$fp,-16
addiu $t1,$fp,-16
# 
# Loading from v675 from stack into v676
# Original instruction: li v2153,4
li $t0,4
# Original instruction: la v2154,label_466_spilled_v677
la $t2,label_466_spilled_v677
# Original instruction: sw v2153,0(v2154)
sw $t0,0($t2)
# Original instruction: li v678,0
li $t2,0
label_116_mem_copy_loop:
# Original instruction: la v2155,label_466_spilled_v677
la $t0,label_466_spilled_v677
# Original instruction: lw v2155,0(v2155)
lw $t0,0($t0)
# Original instruction: beq v678,v2155,label_117_mem_copy_end
beq $t2,$t0,label_117_mem_copy_end
# Original instruction: la v2179,label_474_spilled_v675
la $t0,label_474_spilled_v675
# Original instruction: lw v2179,0(v2179)
lw $t0,0($t0)
# Original instruction: add v2111,v2179,v678
add $t0,$t0,$t2
# Original instruction: la v2112,label_452_spilled_v679
la $t3,label_452_spilled_v679
# Original instruction: sw v2111,0(v2112)
sw $t0,0($t3)
# Original instruction: la v2113,label_452_spilled_v679
la $t0,label_452_spilled_v679
# Original instruction: lw v2113,0(v2113)
lw $t0,0($t0)
# Original instruction: lb v2138,0(v2113)
lb $t3,0($t0)
# Original instruction: la v2139,label_461_spilled_v681
la $t0,label_461_spilled_v681
# Original instruction: sw v2138,0(v2139)
sw $t3,0($t0)
# Original instruction: add v2126,v676,v678
add $t3,$t1,$t2
# Original instruction: la v2127,label_457_spilled_v680
la $t0,label_457_spilled_v680
# Original instruction: sw v2126,0(v2127)
sw $t3,0($t0)
# Original instruction: la v2128,label_457_spilled_v680
la $t3,label_457_spilled_v680
# Original instruction: lw v2128,0(v2128)
lw $t3,0($t3)
# Original instruction: la v2140,label_461_spilled_v681
la $t0,label_461_spilled_v681
# Original instruction: lw v2140,0(v2140)
lw $t0,0($t0)
# Original instruction: sb v2140,0(v2128)
sb $t0,0($t3)
# Original instruction: addi v678,v678,1
addi $t2,$t2,1
# Original instruction: j label_116_mem_copy_loop
j label_116_mem_copy_loop
label_117_mem_copy_end:
# 
# Original instruction: j label_113_end
j label_113_end
label_112_else:
label_113_end:
# Return statement start
# Original instruction: addiu v682,$fp,4
addiu $t0,$fp,4
# Original instruction: lw v683,0(v682)
lw $t0,0($t0)
# Original instruction: addiu v684,v683,0
addiu $t0,$t0,0
# Original instruction: lw v685,0(v684)
lw $t1,0($t0)
# Original instruction: addiu v686,$fp,-12
addiu $t0,$fp,-12
# Original instruction: lw v687,0(v686)
lw $t0,0($t0)
# Original instruction: add v688,v685,v687
add $t0,$t1,$t0
# Original instruction: addiu v689,$fp,-16
addiu $t1,$fp,-16
# Original instruction: lw v690,0(v689)
lw $t1,0($t1)
# Original instruction: add v691,v688,v690
add $t1,$t0,$t1
# Original instruction: addiu v692,$fp,0
addiu $t0,$fp,0
# Loading from v691 from reg into v692
# Original instruction: sw v691,0(v692)
sw $t1,0($t0)
# Original instruction: jal sumTreeEND
jal sumTreeEND
# Return statement end
# BEGIN EPILOGUE
sumTreeEND:
# Original instruction: la v2176,label_473_spilled_v637
la $t0,label_473_spilled_v637
# Original instruction: lw v2176,0(v2176)
lw $t0,0($t0)
# Original instruction: addi $sp,v2176,0
addi $sp,$t0,0
# Original instruction: popRegisters
# Labels:
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_459_spilled_v653
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_465_spilled_v650
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_455_spilled_v673
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_469_spilled_v655
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_456_spilled_v654
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_452_spilled_v679
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_457_spilled_v680
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_462_spilled_v661
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_466_spilled_v677
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_467_spilled_v669
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_473_spilled_v637
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_472_spilled_v648
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_463_spilled_v656
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_468_spilled_v670
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_470_spilled_v657
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_464_spilled_v668
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_453_spilled_v672
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_454_spilled_v652
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_458_spilled_v660
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_474_spilled_v675
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_460_spilled_v674
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_471_spilled_v649
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_451_spilled_v659
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_461_spilled_v681
sw $t0,0($t1)
# Registers:
lw $t3,0($sp)
addiu $sp,$sp,4
lw $t2,0($sp)
addiu $sp,$sp,4
lw $t1,0($sp)
addiu $sp,$sp,4
lw $t0,0($sp)
addiu $sp,$sp,4
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
main:
# Clearing entire allocated stack frame of size 272
# Mini push for temporary registers
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t0,0($sp)
sw $t0,0($sp)
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t1,0($sp)
sw $t1,0($sp)
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $t2,0($sp)
sw $t2,0($sp)
# Mini push END for temporary registers
# Original instruction: li $t0,1
li $t0,1
label_119_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,273
slti $t2,$t0,273
# Original instruction: bne $t2,$zero,label_119_clean_loop
bne $t2,$zero,label_119_clean_loop
label_120_clean_loop_end:
# Mini pop for temporary registers
# Original instruction: lw $t2,0($sp)
lw $t2,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Original instruction: lw $t1,0($sp)
lw $t1,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Original instruction: lw $t0,0($sp)
lw $t0,0($sp)
# Original instruction: sw $zero,0($sp)
sw $zero,0($sp)
# Original instruction: addiu $sp,$sp,4
addiu $sp,$sp,4
# Mini pop END for temporary registers
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-272
addiu $sp,$fp,-272
# Original instruction: pushRegisters
# Registers:
addiu $sp,$sp,-4
sw $t0,0($sp)
addiu $sp,$sp,-4
sw $t1,0($sp)
addiu $sp,$sp,-4
sw $t2,0($sp)
addiu $sp,$sp,-4
sw $t3,0($sp)
la $t0,label_536_spilled_v1291
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_634_spilled_v935
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_626_spilled_v1060
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_826_spilled_v951
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_598_spilled_v927
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_842_spilled_v979
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_550_spilled_v969
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_486_spilled_v1400
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_794_spilled_v1223
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_542_spilled_v1242
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_534_spilled_v1284
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_796_spilled_v1022
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_682_spilled_v1556
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_578_spilled_v1047
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_508_spilled_v1115
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_790_spilled_v987
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_747_spilled_v1106
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_579_spilled_v955
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_702_spilled_v1113
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_797_spilled_v1020
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_795_spilled_v1224
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_844_spilled_v1063
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_791_spilled_v986
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_699_spilled_v923
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_712_spilled_v1555
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_483_spilled_v1521
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_651_spilled_v1244
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_758_spilled_v762
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_775_spilled_v1035
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_738_spilled_v1099
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_644_spilled_v1033
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_500_spilled_v766
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_544_spilled_v793
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_568_spilled_v983
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_774_spilled_v1069
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_482_spilled_v1387
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_717_spilled_v1240
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_599_spilled_v829
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_830_spilled_v957
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_603_spilled_v1320
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_654_spilled_v956
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_653_spilled_v949
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_590_spilled_v1560
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_525_spilled_v989
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_816_spilled_v999
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_597_spilled_v1026
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_850_spilled_v693
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_556_spilled_v830
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_616_spilled_v719
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_575_spilled_v921
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_661_spilled_v1082
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_585_spilled_v1074
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_722_spilled_v985
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_704_spilled_v1056
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_562_spilled_v1081
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_551_spilled_v1159
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_659_spilled_v768
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_847_spilled_v1133
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_675_spilled_v1535
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_817_spilled_v1000
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_742_spilled_v1021
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_694_spilled_v1078
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_843_spilled_v978
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_789_spilled_v1015
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_763_spilled_v889
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_586_spilled_v1046
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_754_spilled_v1085
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_629_spilled_v1278
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_764_spilled_v1001
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_569_spilled_v1110
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_798_spilled_v1006
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_564_spilled_v1123
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_506_spilled_v982
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_771_spilled_v1153
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_743_spilled_v1169
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_596_spilled_v899
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_766_spilled_v917
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_537_spilled_v996
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_555_spilled_v886
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_691_spilled_v1084
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_708_spilled_v763
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_656_spilled_v1012
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_731_spilled_v1160
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_756_spilled_v866
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_760_spilled_v1448
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_700_spilled_v826
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_635_spilled_v776
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_810_spilled_v1421
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_524_spilled_v877
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_545_spilled_v775
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_530_spilled_v1150
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_595_spilled_v913
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_693_spilled_v901
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_786_spilled_v1148
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_657_spilled_v970
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_512_spilled_v968
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_752_spilled_v894
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_698_spilled_v1481
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_498_spilled_v961
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_824_spilled_v1273
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_753_spilled_v1083
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_727_spilled_v1007
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_528_spilled_v1164
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_851_spilled_v1111
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_495_spilled_v1129
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_529_spilled_v1066
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_488_spilled_v1522
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_648_spilled_v1410
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_627_spilled_v1018
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_602_spilled_v1317
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_489_spilled_v1538
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_559_spilled_v906
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_548_spilled_v1108
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_806_spilled_v824
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_617_spilled_v1116
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_834_spilled_v1126
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_490_spilled_v1539
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_558_spilled_v1487
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_672_spilled_v1019
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_553_spilled_v976
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_828_spilled_v1049
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_658_spilled_v1075
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_779_spilled_v773
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_666_spilled_v963
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_721_spilled_v887
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_836_spilled_v1077
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_487_spilled_v1323
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_492_spilled_v1226
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_778_spilled_v771
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_567_spilled_v872
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_807_spilled_v825
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_605_spilled_v1096
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_689_spilled_v966
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_491_spilled_v1382
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_765_spilled_v916
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_621_spilled_v1151
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_527_spilled_v905
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_711_spilled_v1557
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_687_spilled_v1406
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_761_spilled_v1447
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_724_spilled_v1275
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_618_spilled_v1172
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_746_spilled_v1104
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_838_spilled_v1398
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_604_spilled_v1292
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_539_spilled_v975
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_665_spilled_v1040
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_662_spilled_v977
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_519_spilled_v1101
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_667_spilled_v1103
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_485_spilled_v1524
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_695_spilled_v1034
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_787_spilled_v1147
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_685_spilled_v929
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_706_spilled_v959
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_645_spilled_v984
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_716_spilled_v1105
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_801_spilled_v790
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_609_spilled_v1486
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_493_spilled_v940
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_607_spilled_v991
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_674_spilled_v1520
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_611_spilled_v1053
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_823_spilled_v936
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_546_spilled_v1003
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_582_spilled_v1243
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_588_spilled_v962
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_718_spilled_v1238
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_577_spilled_v885
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_814_spilled_v909
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_769_spilled_v875
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_808_spilled_v1090
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_650_spilled_v998
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_793_spilled_v1071
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_800_spilled_v791
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_673_spilled_v795
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_649_spilled_v1131
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_845_spilled_v1062
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_811_spilled_v1419
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_840_spilled_v1168
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_628_spilled_v1025
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_740_spilled_v1288
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_570_spilled_v1145
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_818_spilled_v971
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_514_spilled_v1485
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_770_spilled_v1155
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_755_spilled_v1134
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_773_spilled_v924
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_848_spilled_v881
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_759_spilled_v764
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_643_spilled_v1228
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_815_spilled_v908
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_571_spilled_v1338
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_574_spilled_v1054
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_680_spilled_v1029
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_792_spilled_v1070
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_690_spilled_v973
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_663_spilled_v928
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_481_spilled_v722
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_622_spilled_v1285
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_504_spilled_v1559
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_809_spilled_v1091
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_668_spilled_v1293
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_846_spilled_v1132
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_642_spilled_v907
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_677_spilled_v1513
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_612_spilled_v1286
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_580_spilled_v1137
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_531_spilled_v1171
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_591_spilled_v1451
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_781_spilled_v993
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_701_spilled_v772
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_841_spilled_v1167
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_745_spilled_v944
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_757_spilled_v868
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_821_spilled_v1028
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_813_spilled_v965
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_563_spilled_v1089
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_494_spilled_v1143
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_633_spilled_v1144
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_614_spilled_v1011
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_767_spilled_v1139
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_475_spilled_v1379
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_697_spilled_v1064
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_772_spilled_v922
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_783_spilled_v1146
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_540_spilled_v1017
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_705_spilled_v915
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_610_spilled_v1117
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_835_spilled_v1125
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_803_spilled_v1140
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_636_spilled_v1165
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_777_spilled_v789
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_713_spilled_v1444
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_670_spilled_v942
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_541_spilled_v1045
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_725_spilled_v1098
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_676_spilled_v1530
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_572_spilled_v1341
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_520_spilled_v1087
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_513_spilled_v1059
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_692_spilled_v1287
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_557_spilled_v767
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_638_spilled_v920
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_681_spilled_v952
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_479_spilled_v1344
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_521_spilled_v933
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_664_spilled_v1173
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_751_spilled_v896
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_554_spilled_v1130
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_646_spilled_v1380
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_827_spilled_v950
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_849_spilled_v880
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_696_spilled_v980
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_515_spilled_v1136
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_561_spilled_v878
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_768_spilled_v873
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_785_spilled_v1161
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_741_spilled_v1289
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_805_spilled_v1118
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_566_spilled_v1138
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_576_spilled_v892
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_560_spilled_v1409
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_532_spilled_v898
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_728_spilled_v902
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_503_spilled_v1010
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_619_spilled_v1102
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_533_spilled_v884
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_799_spilled_v1008
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_837_spilled_v1076
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_518_spilled_v1408
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_839_spilled_v1403
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_477_spilled_v738
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_709_spilled_v1483
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_573_spilled_v1068
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_749_spilled_v895
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_831_spilled_v958
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_671_spilled_v777
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_733_spilled_v930
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_624_spilled_v1166
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_623_spilled_v1061
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_739_spilled_v1097
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_729_spilled_v903
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_502_spilled_v1277
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_505_spilled_v1024
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_552_spilled_v1032
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_587_spilled_v948
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_594_spilled_v997
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_583_spilled_v1279
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_501_spilled_v1073
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_776_spilled_v1036
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_639_spilled_v934
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_606_spilled_v1152
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_804_spilled_v1119
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_511_spilled_v870
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_833_spilled_v1042
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_615_spilled_v716
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_522_spilled_v954
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_710_spilled_v1482
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_748_spilled_v867
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_543_spilled_v1424
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_478_spilled_v720
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_720_spilled_v992
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_601_spilled_v1039
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_484_spilled_v1541
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_736_spilled_v1282
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_784_spilled_v1162
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_734_spilled_v931
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_684_spilled_v1120
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_549_spilled_v926
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_516_spilled_v1052
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_535_spilled_v1122
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_822_spilled_v937
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_788_spilled_v1014
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_723_spilled_v1043
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_647_spilled_v1561
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_630_spilled_v1004
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_679_spilled_v943
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_509_spilled_v947
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_480_spilled_v1384
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_526_spilled_v919
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_812_spilled_v964
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_608_spilled_v1095
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_507_spilled_v828
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_613_spilled_v1158
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_782_spilled_v994
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_510_spilled_v1080
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_730_spilled_v874
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_825_spilled_v1274
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_538_spilled_v1157
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_737_spilled_v1280
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_802_spilled_v1141
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_820_spilled_v1027
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_686_spilled_v1013
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_496_spilled_v1450
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_715_spilled_v1050
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_631_spilled_v941
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_620_spilled_v1088
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_565_spilled_v1227
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_703_spilled_v1057
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_652_spilled_v879
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_750_spilled_v1154
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_832_spilled_v1041
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_581_spilled_v1067
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_641_spilled_v1124
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_732_spilled_v1422
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_632_spilled_v1425
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_707_spilled_v1239
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_497_spilled_v1038
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_669_spilled_v1005
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_829_spilled_v1048
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_719_spilled_v910
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_523_spilled_v1094
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_640_spilled_v1377
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_688_spilled_v938
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_499_spilled_v1031
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_517_spilled_v912
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_584_spilled_v900
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_593_spilled_v871
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_780_spilled_v1222
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_592_spilled_v914
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_660_spilled_v1452
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_547_spilled_v891
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_600_spilled_v1426
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_714_spilled_v1281
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_735_spilled_v1127
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_726_spilled_v1092
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_637_spilled_v990
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_762_spilled_v888
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_683_spilled_v1055
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_589_spilled_v1109
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_678_spilled_v882
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_655_spilled_v893
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_625_spilled_v794
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_744_spilled_v945
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_476_spilled_v739
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_819_spilled_v972
lw $t0,0($t0)
addiu $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v3305,$sp,0
addi $t0,$sp,0
# Original instruction: la v3306,label_850_spilled_v693
la $t1,label_850_spilled_v693
# Original instruction: sw v3305,0(v3306)
sw $t0,0($t1)
# END PROLOGUE
# Original instruction: addi v694,$zero,0
addi $t0,$zero,0
# Original instruction: addiu v695,$fp,-12
addiu $t1,$fp,-12
# Loading from v694 from reg into v695
# Original instruction: sw v694,0(v695)
sw $t0,0($t1)
# Original instruction: addi v696,$zero,0
addi $t0,$zero,0
# Original instruction: addiu v697,$fp,-16
addiu $t1,$fp,-16
# Loading from v696 from reg into v697
# Original instruction: sw v696,0(v697)
sw $t0,0($t1)
label_121_while_start:
# Original instruction: addiu v698,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v699,0(v698)
lw $t1,0($t0)
# Original instruction: addi v700,$zero,3
addi $t0,$zero,3
# Original instruction: slt v701,v699,v700
slt $t0,$t1,$t0
# Original instruction: beqz v701,label_122_while_end
beqz $t0,label_122_while_end
# Original instruction: addi v702,$zero,0
addi $t0,$zero,0
# Original instruction: addiu v703,$fp,-20
addiu $t1,$fp,-20
# Loading from v702 from reg into v703
# Original instruction: sw v702,0(v703)
sw $t0,0($t1)
label_123_while_start:
# Original instruction: addiu v704,$fp,-20
addiu $t0,$fp,-20
# Original instruction: lw v705,0(v704)
lw $t0,0($t0)
# Original instruction: addi v706,$zero,3
addi $t1,$zero,3
# Original instruction: slt v707,v705,v706
slt $t0,$t0,$t1
# Original instruction: beqz v707,label_124_while_end
beqz $t0,label_124_while_end
# Original instruction: addiu v708,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v709,0(v708)
lw $t1,0($t0)
# Original instruction: addi v710,$zero,3
addi $t0,$zero,3
# Original instruction: mul v711,v709,v710
mul $t1,$t1,$t0
# Original instruction: addiu v712,$fp,-20
addiu $t0,$fp,-20
# Original instruction: lw v713,0(v712)
lw $t0,0($t0)
# Original instruction: add v714,v711,v713
add $t0,$t1,$t0
# Original instruction: addi v715,$zero,1
addi $t1,$zero,1
# Original instruction: add v2600,v714,v715
add $t0,$t0,$t1
# Original instruction: la v2601,label_615_spilled_v716
la $t1,label_615_spilled_v716
# Original instruction: sw v2600,0(v2601)
sw $t0,0($t1)
# Original instruction: addiu v717,$fp,-152
addiu $t0,$fp,-152
# Original instruction: addiu v718,$fp,-16
addiu $t1,$fp,-16
# Original instruction: lw v2603,0(v718)
lw $t2,0($t1)
# Original instruction: la v2604,label_616_spilled_v719
la $t1,label_616_spilled_v719
# Original instruction: sw v2603,0(v2604)
sw $t2,0($t1)
# Original instruction: li v2198,12
li $t1,12
# Original instruction: la v2199,label_481_spilled_v722
la $t2,label_481_spilled_v722
# Original instruction: sw v2198,0(v2199)
sw $t1,0($t2)
# Original instruction: la v2200,label_481_spilled_v722
la $t2,label_481_spilled_v722
# Original instruction: lw v2200,0(v2200)
lw $t2,0($t2)
# Original instruction: la v2605,label_616_spilled_v719
la $t1,label_616_spilled_v719
# Original instruction: lw v2605,0(v2605)
lw $t1,0($t1)
# Original instruction: mul v721,v2605,v2200
mul $t1,$t1,$t2
# Original instruction: add v2189,v717,v721
add $t0,$t0,$t1
# Original instruction: la v2190,label_478_spilled_v720
la $t1,label_478_spilled_v720
# Original instruction: sw v2189,0(v2190)
sw $t0,0($t1)
# Original instruction: addiu v723,$fp,-20
addiu $t0,$fp,-20
# Original instruction: lw v724,0(v723)
lw $t0,0($t0)
# Original instruction: li v727,4
li $t1,4
# Original instruction: mul v726,v724,v727
mul $t1,$t0,$t1
# Original instruction: la v2191,label_478_spilled_v720
la $t0,label_478_spilled_v720
# Original instruction: lw v2191,0(v2191)
lw $t0,0($t0)
# Original instruction: add v725,v2191,v726
add $t0,$t0,$t1
# Loading from v716 from reg into v725
# Original instruction: la v2602,label_615_spilled_v716
la $t1,label_615_spilled_v716
# Original instruction: lw v2602,0(v2602)
lw $t1,0($t1)
# Original instruction: sw v2602,0(v725)
sw $t1,0($t0)
# Original instruction: addiu v728,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v729,0(v728)
lw $t1,0($t0)
# Original instruction: addi v730,$zero,3
addi $t0,$zero,3
# Original instruction: mul v731,v729,v730
mul $t1,$t1,$t0
# Original instruction: addiu v732,$fp,-20
addiu $t0,$fp,-20
# Original instruction: lw v733,0(v732)
lw $t0,0($t0)
# Original instruction: add v734,v731,v733
add $t0,$t1,$t0
# Original instruction: addi v735,$zero,1
addi $t1,$zero,1
# Original instruction: add v736,v734,v735
add $t0,$t0,$t1
# Original instruction: addi v737,$zero,2
addi $t1,$zero,2
# Original instruction: mul v2186,v736,v737
mul $t1,$t0,$t1
# Original instruction: la v2187,label_477_spilled_v738
la $t0,label_477_spilled_v738
# Original instruction: sw v2186,0(v2187)
sw $t1,0($t0)
# Original instruction: addiu v2183,$fp,-188
addiu $t1,$fp,-188
# Original instruction: la v2184,label_476_spilled_v739
la $t0,label_476_spilled_v739
# Original instruction: sw v2183,0(v2184)
sw $t1,0($t0)
# Original instruction: addiu v740,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v741,0(v740)
lw $t0,0($t0)
# Original instruction: li v744,12
li $t1,12
# Original instruction: mul v743,v741,v744
mul $t0,$t0,$t1
# Original instruction: la v2185,label_476_spilled_v739
la $t1,label_476_spilled_v739
# Original instruction: lw v2185,0(v2185)
lw $t1,0($t1)
# Original instruction: add v742,v2185,v743
add $t2,$t1,$t0
# Original instruction: addiu v745,$fp,-20
addiu $t0,$fp,-20
# Original instruction: lw v746,0(v745)
lw $t1,0($t0)
# Original instruction: li v749,4
li $t0,4
# Original instruction: mul v748,v746,v749
mul $t0,$t1,$t0
# Original instruction: add v747,v742,v748
add $t0,$t2,$t0
# Loading from v738 from reg into v747
# Original instruction: la v2188,label_477_spilled_v738
la $t1,label_477_spilled_v738
# Original instruction: lw v2188,0(v2188)
lw $t1,0($t1)
# Original instruction: sw v2188,0(v747)
sw $t1,0($t0)
# Original instruction: addiu v750,$fp,-20
addiu $t0,$fp,-20
# Original instruction: lw v751,0(v750)
lw $t1,0($t0)
# Original instruction: addi v752,$zero,1
addi $t0,$zero,1
# Original instruction: add v753,v751,v752
add $t1,$t1,$t0
# Original instruction: addiu v754,$fp,-20
addiu $t0,$fp,-20
# Loading from v753 from reg into v754
# Original instruction: sw v753,0(v754)
sw $t1,0($t0)
# Original instruction: j label_123_while_start
j label_123_while_start
label_124_while_end:
# Original instruction: addiu v755,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v756,0(v755)
lw $t0,0($t0)
# Original instruction: addi v757,$zero,1
addi $t1,$zero,1
# Original instruction: add v758,v756,v757
add $t1,$t0,$t1
# Original instruction: addiu v759,$fp,-16
addiu $t0,$fp,-16
# Loading from v758 from reg into v759
# Original instruction: sw v758,0(v759)
sw $t1,0($t0)
# Original instruction: j label_121_while_start
j label_121_while_start
label_122_while_end:
# BEGIN FUNCALL EXPR FOR calculateDeterminant
# LOADING ARG: Array of Array of INT
# GETTING  VALUE
# Original instruction: addiu v760,$fp,-152
addiu $t1,$fp,-152
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v761,$sp,0
addi $t0,$sp,0
# Loading from v760 from reg into v761
# Original instruction: sw v760,0(v761)
sw $t1,0($t0)
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# GO TO FUNCTION
# Original instruction: jal calculateDeterminant
jal calculateDeterminant
# BACK FROM FUNCTION
# Original instruction: addi v3029,$sp,0
addi $t0,$sp,0
# Original instruction: la v3030,label_758_spilled_v762
la $t1,label_758_spilled_v762
# Original instruction: sw v3029,0(v3030)
sw $t0,0($t1)
# Original instruction: addiu v2879,$fp,-192
addiu $t1,$fp,-192
# Original instruction: la v2880,label_708_spilled_v763
la $t0,label_708_spilled_v763
# Original instruction: sw v2879,0(v2880)
sw $t1,0($t0)
# 
# Loading from v762 from stack into v763
# Original instruction: li v3032,4
li $t0,4
# Original instruction: la v3033,label_759_spilled_v764
la $t1,label_759_spilled_v764
# Original instruction: sw v3032,0(v3033)
sw $t0,0($t1)
# Original instruction: li v765,0
li $t1,0
label_125_mem_copy_loop:
# Original instruction: la v3034,label_759_spilled_v764
la $t0,label_759_spilled_v764
# Original instruction: lw v3034,0(v3034)
lw $t0,0($t0)
# Original instruction: beq v765,v3034,label_126_mem_copy_end
beq $t1,$t0,label_126_mem_copy_end
# Original instruction: la v3031,label_758_spilled_v762
la $t0,label_758_spilled_v762
# Original instruction: lw v3031,0(v3031)
lw $t0,0($t0)
# Original instruction: add v2255,v3031,v765
add $t2,$t0,$t1
# Original instruction: la v2256,label_500_spilled_v766
la $t0,label_500_spilled_v766
# Original instruction: sw v2255,0(v2256)
sw $t2,0($t0)
# Original instruction: la v2257,label_500_spilled_v766
la $t0,label_500_spilled_v766
# Original instruction: lw v2257,0(v2257)
lw $t0,0($t0)
# Original instruction: lb v2732,0(v2257)
lb $t2,0($t0)
# Original instruction: la v2733,label_659_spilled_v768
la $t0,label_659_spilled_v768
# Original instruction: sw v2732,0(v2733)
sw $t2,0($t0)
# Original instruction: la v2881,label_708_spilled_v763
la $t0,label_708_spilled_v763
# Original instruction: lw v2881,0(v2881)
lw $t0,0($t0)
# Original instruction: add v2426,v2881,v765
add $t0,$t0,$t1
# Original instruction: la v2427,label_557_spilled_v767
la $t2,label_557_spilled_v767
# Original instruction: sw v2426,0(v2427)
sw $t0,0($t2)
# Original instruction: la v2428,label_557_spilled_v767
la $t2,label_557_spilled_v767
# Original instruction: lw v2428,0(v2428)
lw $t2,0($t2)
# Original instruction: la v2734,label_659_spilled_v768
la $t0,label_659_spilled_v768
# Original instruction: lw v2734,0(v2734)
lw $t0,0($t0)
# Original instruction: sb v2734,0(v2428)
sb $t0,0($t2)
# Original instruction: addi v765,v765,1
addi $t1,$t1,1
# Original instruction: j label_125_mem_copy_loop
j label_125_mem_copy_loop
label_126_mem_copy_end:
# 
# BEGIN FUNCALL EXPR FOR calculateDeterminant
# LOADING ARG: Array of Array of INT
# GETTING  VALUE
# Original instruction: addiu v769,$fp,-188
addiu $t0,$fp,-188
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v770,$sp,0
addi $t1,$sp,0
# Loading from v769 from reg into v770
# Original instruction: sw v769,0(v770)
sw $t0,0($t1)
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# GO TO FUNCTION
# Original instruction: jal calculateDeterminant
jal calculateDeterminant
# BACK FROM FUNCTION
# Original instruction: addi v3089,$sp,0
addi $t1,$sp,0
# Original instruction: la v3090,label_778_spilled_v771
la $t0,label_778_spilled_v771
# Original instruction: sw v3089,0(v3090)
sw $t1,0($t0)
# Original instruction: addiu v2858,$fp,-196
addiu $t1,$fp,-196
# Original instruction: la v2859,label_701_spilled_v772
la $t0,label_701_spilled_v772
# Original instruction: sw v2858,0(v2859)
sw $t1,0($t0)
# 
# Loading from v771 from stack into v772
# Original instruction: li v3092,4
li $t1,4
# Original instruction: la v3093,label_779_spilled_v773
la $t0,label_779_spilled_v773
# Original instruction: sw v3092,0(v3093)
sw $t1,0($t0)
# Original instruction: li v774,0
li $t1,0
label_127_mem_copy_loop:
# Original instruction: la v3094,label_779_spilled_v773
la $t0,label_779_spilled_v773
# Original instruction: lw v3094,0(v3094)
lw $t0,0($t0)
# Original instruction: beq v774,v3094,label_128_mem_copy_end
beq $t1,$t0,label_128_mem_copy_end
# Original instruction: la v3091,label_778_spilled_v771
la $t0,label_778_spilled_v771
# Original instruction: lw v3091,0(v3091)
lw $t0,0($t0)
# Original instruction: add v2390,v3091,v774
add $t2,$t0,$t1
# Original instruction: la v2391,label_545_spilled_v775
la $t0,label_545_spilled_v775
# Original instruction: sw v2390,0(v2391)
sw $t2,0($t0)
# Original instruction: la v2392,label_545_spilled_v775
la $t0,label_545_spilled_v775
# Original instruction: lw v2392,0(v2392)
lw $t0,0($t0)
# Original instruction: lb v2768,0(v2392)
lb $t2,0($t0)
# Original instruction: la v2769,label_671_spilled_v777
la $t0,label_671_spilled_v777
# Original instruction: sw v2768,0(v2769)
sw $t2,0($t0)
# Original instruction: la v2860,label_701_spilled_v772
la $t0,label_701_spilled_v772
# Original instruction: lw v2860,0(v2860)
lw $t0,0($t0)
# Original instruction: add v2660,v2860,v774
add $t0,$t0,$t1
# Original instruction: la v2661,label_635_spilled_v776
la $t2,label_635_spilled_v776
# Original instruction: sw v2660,0(v2661)
sw $t0,0($t2)
# Original instruction: la v2662,label_635_spilled_v776
la $t2,label_635_spilled_v776
# Original instruction: lw v2662,0(v2662)
lw $t2,0($t2)
# Original instruction: la v2770,label_671_spilled_v777
la $t0,label_671_spilled_v777
# Original instruction: lw v2770,0(v2770)
lw $t0,0($t0)
# Original instruction: sb v2770,0(v2662)
sb $t0,0($t2)
# Original instruction: addi v774,v774,1
addi $t1,$t1,1
# Original instruction: j label_127_mem_copy_loop
j label_127_mem_copy_loop
label_128_mem_copy_end:
# 
# Original instruction: addiu v778,$fp,-12
addiu $t0,$fp,-12
# Original instruction: lw v779,0(v778)
lw $t1,0($t0)
# Original instruction: addiu v780,$fp,-192
addiu $t0,$fp,-192
# Original instruction: lw v781,0(v780)
lw $t0,0($t0)
# Original instruction: add v782,v779,v781
add $t1,$t1,$t0
# Original instruction: addiu v783,$fp,-196
addiu $t0,$fp,-196
# Original instruction: lw v784,0(v783)
lw $t0,0($t0)
# Original instruction: add v785,v782,v784
add $t0,$t1,$t0
# Original instruction: addiu v786,$fp,-12
addiu $t1,$fp,-12
# Loading from v785 from reg into v786
# Original instruction: sw v785,0(v786)
sw $t0,0($t1)
# BEGIN FUNCALL EXPR FOR createLinkedList
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addi v787,$zero,7
addi $t1,$zero,7
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v788,$sp,0
addi $t0,$sp,0
# Loading from v787 from reg into v788
# Original instruction: sw v787,0(v788)
sw $t1,0($t0)
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# GO TO FUNCTION
# Original instruction: jal createLinkedList
jal createLinkedList
# BACK FROM FUNCTION
# Original instruction: addi v3086,$sp,0
addi $t0,$sp,0
# Original instruction: la v3087,label_777_spilled_v789
la $t1,label_777_spilled_v789
# Original instruction: sw v3086,0(v3087)
sw $t0,0($t1)
# Original instruction: addiu v3158,$fp,-200
addiu $t0,$fp,-200
# Original instruction: la v3159,label_801_spilled_v790
la $t1,label_801_spilled_v790
# Original instruction: sw v3158,0(v3159)
sw $t0,0($t1)
# 
# Loading from v789 from stack into v790
# Original instruction: li v3155,4
li $t0,4
# Original instruction: la v3156,label_800_spilled_v791
la $t1,label_800_spilled_v791
# Original instruction: sw v3155,0(v3156)
sw $t0,0($t1)
# Original instruction: li v792,0
li $t1,0
label_129_mem_copy_loop:
# Original instruction: la v3157,label_800_spilled_v791
la $t0,label_800_spilled_v791
# Original instruction: lw v3157,0(v3157)
lw $t0,0($t0)
# Original instruction: beq v792,v3157,label_130_mem_copy_end
beq $t1,$t0,label_130_mem_copy_end
# Original instruction: la v3088,label_777_spilled_v789
la $t0,label_777_spilled_v789
# Original instruction: lw v3088,0(v3088)
lw $t0,0($t0)
# Original instruction: add v2387,v3088,v792
add $t0,$t0,$t1
# Original instruction: la v2388,label_544_spilled_v793
la $t2,label_544_spilled_v793
# Original instruction: sw v2387,0(v2388)
sw $t0,0($t2)
# Original instruction: la v2389,label_544_spilled_v793
la $t0,label_544_spilled_v793
# Original instruction: lw v2389,0(v2389)
lw $t0,0($t0)
# Original instruction: lb v2774,0(v2389)
lb $t0,0($t0)
# Original instruction: la v2775,label_673_spilled_v795
la $t2,label_673_spilled_v795
# Original instruction: sw v2774,0(v2775)
sw $t0,0($t2)
# Original instruction: la v3160,label_801_spilled_v790
la $t0,label_801_spilled_v790
# Original instruction: lw v3160,0(v3160)
lw $t0,0($t0)
# Original instruction: add v2630,v3160,v792
add $t0,$t0,$t1
# Original instruction: la v2631,label_625_spilled_v794
la $t2,label_625_spilled_v794
# Original instruction: sw v2630,0(v2631)
sw $t0,0($t2)
# Original instruction: la v2632,label_625_spilled_v794
la $t2,label_625_spilled_v794
# Original instruction: lw v2632,0(v2632)
lw $t2,0($t2)
# Original instruction: la v2776,label_673_spilled_v795
la $t0,label_673_spilled_v795
# Original instruction: lw v2776,0(v2776)
lw $t0,0($t0)
# Original instruction: sb v2776,0(v2632)
sb $t0,0($t2)
# Original instruction: addi v792,v792,1
addi $t1,$t1,1
# Original instruction: j label_129_mem_copy_loop
j label_129_mem_copy_loop
label_130_mem_copy_end:
# 
# Original instruction: addi v796,$zero,0
addi $t1,$zero,0
# Original instruction: addiu v797,$fp,-16
addiu $t0,$fp,-16
# Loading from v796 from reg into v797
# Original instruction: sw v796,0(v797)
sw $t1,0($t0)
# Original instruction: addi v798,$zero,7
addi $t1,$zero,7
# Original instruction: addiu v799,$fp,-36
addiu $t0,$fp,-36
# Loading from v798 from reg into v799
# Original instruction: sw v798,0(v799)
sw $t1,0($t0)
label_131_while_start:
# Original instruction: addiu v800,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v801,0(v800)
lw $t1,0($t0)
# Original instruction: addiu v802,$fp,-36
addiu $t0,$fp,-36
# Original instruction: lw v803,0(v802)
lw $t0,0($t0)
# Original instruction: slt v804,v801,v803
slt $t0,$t1,$t0
# Original instruction: beq v804,$zero,label_133_false_and
beq $t0,$zero,label_133_false_and
# Original instruction: addiu v805,$fp,-200
addiu $t0,$fp,-200
# Original instruction: lw v806,0(v805)
lw $t0,0($t0)
# Original instruction: addiu v807,v806,12
addiu $t0,$t0,12
# Original instruction: lw v808,0(v807)
lw $t0,0($t0)
# Original instruction: beq v808,$zero,label_133_false_and
beq $t0,$zero,label_133_false_and
# Original instruction: addi v809,$zero,1
addi $t0,$zero,1
# Original instruction: j label_134_end_and
j label_134_end_and
label_133_false_and:
# Original instruction: addi v809,$zero,0
addi $t0,$zero,0
label_134_end_and:
# Original instruction: beqz v809,label_132_while_end
beqz $t0,label_132_while_end
# Original instruction: addiu v810,$fp,-12
addiu $t0,$fp,-12
# Original instruction: lw v811,0(v810)
lw $t1,0($t0)
# Original instruction: addiu v812,$fp,-200
addiu $t0,$fp,-200
# Original instruction: lw v813,0(v812)
lw $t0,0($t0)
# Original instruction: addiu v814,v813,0
addiu $t0,$t0,0
# Original instruction: lw v815,0(v814)
lw $t0,0($t0)
# Original instruction: add v816,v811,v815
add $t1,$t1,$t0
# Original instruction: addiu v817,$fp,-12
addiu $t0,$fp,-12
# Loading from v816 from reg into v817
# Original instruction: sw v816,0(v817)
sw $t1,0($t0)
# Original instruction: addiu v818,$fp,-200
addiu $t0,$fp,-200
# Original instruction: lw v819,0(v818)
lw $t0,0($t0)
# Original instruction: addiu v820,v819,16
addiu $t0,$t0,16
# Original instruction: lw v821,0(v820)
lw $t0,0($t0)
# Original instruction: beqz v821,label_135_else
beqz $t0,label_135_else
# Original instruction: addiu v822,$fp,-200
addiu $t0,$fp,-200
# Original instruction: lw v823,0(v822)
lw $t0,0($t0)
# Original instruction: addiu v3173,v823,4
addiu $t0,$t0,4
# Original instruction: la v3174,label_806_spilled_v824
la $t1,label_806_spilled_v824
# Original instruction: sw v3173,0(v3174)
sw $t0,0($t1)
# Original instruction: addiu v3176,$fp,-200
addiu $t1,$fp,-200
# Original instruction: la v3177,label_807_spilled_v825
la $t0,label_807_spilled_v825
# Original instruction: sw v3176,0(v3177)
sw $t1,0($t0)
# 
# Loading from v824 from stack into v825
# Original instruction: li v2855,4
li $t1,4
# Original instruction: la v2856,label_700_spilled_v826
la $t0,label_700_spilled_v826
# Original instruction: sw v2855,0(v2856)
sw $t1,0($t0)
# Original instruction: li v827,0
li $t1,0
label_137_mem_copy_loop:
# Original instruction: la v2857,label_700_spilled_v826
la $t0,label_700_spilled_v826
# Original instruction: lw v2857,0(v2857)
lw $t0,0($t0)
# Original instruction: beq v827,v2857,label_138_mem_copy_end
beq $t1,$t0,label_138_mem_copy_end
# Original instruction: la v3175,label_806_spilled_v824
la $t0,label_806_spilled_v824
# Original instruction: lw v3175,0(v3175)
lw $t0,0($t0)
# Original instruction: add v2276,v3175,v827
add $t2,$t0,$t1
# Original instruction: la v2277,label_507_spilled_v828
la $t0,label_507_spilled_v828
# Original instruction: sw v2276,0(v2277)
sw $t2,0($t0)
# Original instruction: la v2278,label_507_spilled_v828
la $t0,label_507_spilled_v828
# Original instruction: lw v2278,0(v2278)
lw $t0,0($t0)
# Original instruction: lb v2423,0(v2278)
lb $t0,0($t0)
# Original instruction: la v2424,label_556_spilled_v830
la $t2,label_556_spilled_v830
# Original instruction: sw v2423,0(v2424)
sw $t0,0($t2)
# Original instruction: la v3178,label_807_spilled_v825
la $t0,label_807_spilled_v825
# Original instruction: lw v3178,0(v3178)
lw $t0,0($t0)
# Original instruction: add v2552,v3178,v827
add $t2,$t0,$t1
# Original instruction: la v2553,label_599_spilled_v829
la $t0,label_599_spilled_v829
# Original instruction: sw v2552,0(v2553)
sw $t2,0($t0)
# Original instruction: la v2425,label_556_spilled_v830
la $t2,label_556_spilled_v830
# Original instruction: lw v2425,0(v2425)
lw $t2,0($t2)
# Original instruction: la v2554,label_599_spilled_v829
la $t0,label_599_spilled_v829
# Original instruction: lw v2554,0(v2554)
lw $t0,0($t0)
# Original instruction: sb v2425,0(v2554)
sb $t2,0($t0)
# Original instruction: addi v827,v827,1
addi $t1,$t1,1
# Original instruction: j label_137_mem_copy_loop
j label_137_mem_copy_loop
label_138_mem_copy_end:
# 
# Original instruction: j label_136_end
j label_136_end
label_135_else:
# Original instruction: j label_132_while_end
j label_132_while_end
label_136_end:
# Original instruction: addiu v831,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v832,0(v831)
lw $t0,0($t0)
# Original instruction: addi v833,$zero,1
addi $t1,$zero,1
# Original instruction: add v834,v832,v833
add $t0,$t0,$t1
# Original instruction: addiu v835,$fp,-16
addiu $t1,$fp,-16
# Loading from v834 from reg into v835
# Original instruction: sw v834,0(v835)
sw $t0,0($t1)
# Original instruction: j label_131_while_start
j label_131_while_start
label_132_while_end:
# Original instruction: addi v836,$zero,10
addi $t0,$zero,10
# Original instruction: addiu v837,$fp,-40
addiu $t1,$fp,-40
# Loading from v836 from reg into v837
# Original instruction: sw v836,0(v837)
sw $t0,0($t1)
# Original instruction: addi v838,$zero,20
addi $t0,$zero,20
# Original instruction: addiu v839,$fp,-44
addiu $t1,$fp,-44
# Loading from v838 from reg into v839
# Original instruction: sw v838,0(v839)
sw $t0,0($t1)
# Original instruction: addi v840,$zero,30
addi $t0,$zero,30
# Original instruction: addiu v841,$fp,-48
addiu $t1,$fp,-48
# Loading from v840 from reg into v841
# Original instruction: sw v840,0(v841)
sw $t0,0($t1)
# Original instruction: addi v842,$zero,40
addi $t0,$zero,40
# Original instruction: addiu v843,$fp,-52
addiu $t1,$fp,-52
# Loading from v842 from reg into v843
# Original instruction: sw v842,0(v843)
sw $t0,0($t1)
# Original instruction: addi v844,$zero,50
addi $t0,$zero,50
# Original instruction: addiu v845,$fp,-56
addiu $t1,$fp,-56
# Loading from v844 from reg into v845
# Original instruction: sw v844,0(v845)
sw $t0,0($t1)
# Original instruction: addi v846,$zero,60
addi $t1,$zero,60
# Original instruction: addiu v847,$fp,-60
addiu $t0,$fp,-60
# Loading from v846 from reg into v847
# Original instruction: sw v846,0(v847)
sw $t1,0($t0)
# Original instruction: addi v848,$zero,70
addi $t1,$zero,70
# Original instruction: addiu v849,$fp,-64
addiu $t0,$fp,-64
# Loading from v848 from reg into v849
# Original instruction: sw v848,0(v849)
sw $t1,0($t0)
# Original instruction: addi v850,$zero,80
addi $t1,$zero,80
# Original instruction: addiu v851,$fp,-68
addiu $t0,$fp,-68
# Loading from v850 from reg into v851
# Original instruction: sw v850,0(v851)
sw $t1,0($t0)
# Original instruction: addi v852,$zero,90
addi $t1,$zero,90
# Original instruction: addiu v853,$fp,-72
addiu $t0,$fp,-72
# Loading from v852 from reg into v853
# Original instruction: sw v852,0(v853)
sw $t1,0($t0)
# Original instruction: addi v854,$zero,100
addi $t1,$zero,100
# Original instruction: addiu v855,$fp,-76
addiu $t0,$fp,-76
# Loading from v854 from reg into v855
# Original instruction: sw v854,0(v855)
sw $t1,0($t0)
# Original instruction: addi v856,$zero,110
addi $t1,$zero,110
# Original instruction: addiu v857,$fp,-80
addiu $t0,$fp,-80
# Loading from v856 from reg into v857
# Original instruction: sw v856,0(v857)
sw $t1,0($t0)
# Original instruction: addi v858,$zero,120
addi $t0,$zero,120
# Original instruction: addiu v859,$fp,-84
addiu $t1,$fp,-84
# Loading from v858 from reg into v859
# Original instruction: sw v858,0(v859)
sw $t0,0($t1)
# Original instruction: addi v860,$zero,130
addi $t0,$zero,130
# Original instruction: addiu v861,$fp,-88
addiu $t1,$fp,-88
# Loading from v860 from reg into v861
# Original instruction: sw v860,0(v861)
sw $t0,0($t1)
# Original instruction: addi v862,$zero,140
addi $t0,$zero,140
# Original instruction: addiu v863,$fp,-92
addiu $t1,$fp,-92
# Loading from v862 from reg into v863
# Original instruction: sw v862,0(v863)
sw $t0,0($t1)
# Original instruction: addi v864,$zero,150
addi $t0,$zero,150
# Original instruction: addiu v865,$fp,-96
addiu $t1,$fp,-96
# Loading from v864 from reg into v865
# Original instruction: sw v864,0(v865)
sw $t0,0($t1)
# BEGIN FUNCALL EXPR FOR complexComputation
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3023,$fp,-40
addiu $t0,$fp,-40
# Original instruction: la v3024,label_756_spilled_v866
la $t1,label_756_spilled_v866
# Original instruction: sw v3023,0(v3024)
sw $t0,0($t1)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v2999,$sp,0
addi $t0,$sp,0
# Original instruction: la v3000,label_748_spilled_v867
la $t1,label_748_spilled_v867
# Original instruction: sw v2999,0(v3000)
sw $t0,0($t1)
# 
# Loading from v866 from stack into v867
# Original instruction: li v3026,4
li $t1,4
# Original instruction: la v3027,label_757_spilled_v868
la $t0,label_757_spilled_v868
# Original instruction: sw v3026,0(v3027)
sw $t1,0($t0)
# Original instruction: li v869,0
li $t1,0
label_139_mem_copy_loop:
# Original instruction: la v3028,label_757_spilled_v868
la $t0,label_757_spilled_v868
# Original instruction: lw v3028,0(v3028)
lw $t0,0($t0)
# Original instruction: beq v869,v3028,label_140_mem_copy_end
beq $t1,$t0,label_140_mem_copy_end
# Original instruction: la v3025,label_756_spilled_v866
la $t0,label_756_spilled_v866
# Original instruction: lw v3025,0(v3025)
lw $t0,0($t0)
# Original instruction: add v2288,v3025,v869
add $t2,$t0,$t1
# Original instruction: la v2289,label_511_spilled_v870
la $t0,label_511_spilled_v870
# Original instruction: sw v2288,0(v2289)
sw $t2,0($t0)
# Original instruction: la v2290,label_511_spilled_v870
la $t0,label_511_spilled_v870
# Original instruction: lw v2290,0(v2290)
lw $t0,0($t0)
# Original instruction: lb v2456,0(v2290)
lb $t0,0($t0)
# Original instruction: la v2457,label_567_spilled_v872
la $t2,label_567_spilled_v872
# Original instruction: sw v2456,0(v2457)
sw $t0,0($t2)
# Original instruction: la v3001,label_748_spilled_v867
la $t0,label_748_spilled_v867
# Original instruction: lw v3001,0(v3001)
lw $t0,0($t0)
# Original instruction: add v2534,v3001,v869
add $t0,$t0,$t1
# Original instruction: la v2535,label_593_spilled_v871
la $t2,label_593_spilled_v871
# Original instruction: sw v2534,0(v2535)
sw $t0,0($t2)
# Original instruction: la v2458,label_567_spilled_v872
la $t0,label_567_spilled_v872
# Original instruction: lw v2458,0(v2458)
lw $t0,0($t0)
# Original instruction: la v2536,label_593_spilled_v871
la $t2,label_593_spilled_v871
# Original instruction: lw v2536,0(v2536)
lw $t2,0($t2)
# Original instruction: sb v2458,0(v2536)
sb $t0,0($t2)
# Original instruction: addi v869,v869,1
addi $t1,$t1,1
# Original instruction: j label_139_mem_copy_loop
j label_139_mem_copy_loop
label_140_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3059,$fp,-44
addiu $t1,$fp,-44
# Original instruction: la v3060,label_768_spilled_v873
la $t0,label_768_spilled_v873
# Original instruction: sw v3059,0(v3060)
sw $t1,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v2945,$sp,0
addi $t0,$sp,0
# Original instruction: la v2946,label_730_spilled_v874
la $t1,label_730_spilled_v874
# Original instruction: sw v2945,0(v2946)
sw $t0,0($t1)
# 
# Loading from v873 from stack into v874
# Original instruction: li v3062,4
li $t1,4
# Original instruction: la v3063,label_769_spilled_v875
la $t0,label_769_spilled_v875
# Original instruction: sw v3062,0(v3063)
sw $t1,0($t0)
# Original instruction: li v876,0
li $t1,0
label_141_mem_copy_loop:
# Original instruction: la v3064,label_769_spilled_v875
la $t0,label_769_spilled_v875
# Original instruction: lw v3064,0(v3064)
lw $t0,0($t0)
# Original instruction: beq v876,v3064,label_142_mem_copy_end
beq $t1,$t0,label_142_mem_copy_end
# Original instruction: la v3061,label_768_spilled_v873
la $t0,label_768_spilled_v873
# Original instruction: lw v3061,0(v3061)
lw $t0,0($t0)
# Original instruction: add v2327,v3061,v876
add $t0,$t0,$t1
# Original instruction: la v2328,label_524_spilled_v877
la $t2,label_524_spilled_v877
# Original instruction: sw v2327,0(v2328)
sw $t0,0($t2)
# Original instruction: la v2329,label_524_spilled_v877
la $t0,label_524_spilled_v877
# Original instruction: lw v2329,0(v2329)
lw $t0,0($t0)
# Original instruction: lb v2711,0(v2329)
lb $t2,0($t0)
# Original instruction: la v2712,label_652_spilled_v879
la $t0,label_652_spilled_v879
# Original instruction: sw v2711,0(v2712)
sw $t2,0($t0)
# Original instruction: la v2947,label_730_spilled_v874
la $t0,label_730_spilled_v874
# Original instruction: lw v2947,0(v2947)
lw $t0,0($t0)
# Original instruction: add v2438,v2947,v876
add $t2,$t0,$t1
# Original instruction: la v2439,label_561_spilled_v878
la $t0,label_561_spilled_v878
# Original instruction: sw v2438,0(v2439)
sw $t2,0($t0)
# Original instruction: la v2440,label_561_spilled_v878
la $t0,label_561_spilled_v878
# Original instruction: lw v2440,0(v2440)
lw $t0,0($t0)
# Original instruction: la v2713,label_652_spilled_v879
la $t2,label_652_spilled_v879
# Original instruction: lw v2713,0(v2713)
lw $t2,0($t2)
# Original instruction: sb v2713,0(v2440)
sb $t2,0($t0)
# Original instruction: addi v876,v876,1
addi $t1,$t1,1
# Original instruction: j label_141_mem_copy_loop
j label_141_mem_copy_loop
label_142_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3302,$fp,-48
addiu $t1,$fp,-48
# Original instruction: la v3303,label_849_spilled_v880
la $t0,label_849_spilled_v880
# Original instruction: sw v3302,0(v3303)
sw $t1,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v3299,$sp,0
addi $t1,$sp,0
# Original instruction: la v3300,label_848_spilled_v881
la $t0,label_848_spilled_v881
# Original instruction: sw v3299,0(v3300)
sw $t1,0($t0)
# 
# Loading from v880 from stack into v881
# Original instruction: li v2789,4
li $t1,4
# Original instruction: la v2790,label_678_spilled_v882
la $t0,label_678_spilled_v882
# Original instruction: sw v2789,0(v2790)
sw $t1,0($t0)
# Original instruction: li v883,0
li $t1,0
label_143_mem_copy_loop:
# Original instruction: la v2791,label_678_spilled_v882
la $t0,label_678_spilled_v882
# Original instruction: lw v2791,0(v2791)
lw $t0,0($t0)
# Original instruction: beq v883,v2791,label_144_mem_copy_end
beq $t1,$t0,label_144_mem_copy_end
# Original instruction: la v3304,label_849_spilled_v880
la $t0,label_849_spilled_v880
# Original instruction: lw v3304,0(v3304)
lw $t0,0($t0)
# Original instruction: add v2354,v3304,v883
add $t0,$t0,$t1
# Original instruction: la v2355,label_533_spilled_v884
la $t2,label_533_spilled_v884
# Original instruction: sw v2354,0(v2355)
sw $t0,0($t2)
# Original instruction: la v2356,label_533_spilled_v884
la $t0,label_533_spilled_v884
# Original instruction: lw v2356,0(v2356)
lw $t0,0($t0)
# Original instruction: lb v2420,0(v2356)
lb $t2,0($t0)
# Original instruction: la v2421,label_555_spilled_v886
la $t0,label_555_spilled_v886
# Original instruction: sw v2420,0(v2421)
sw $t2,0($t0)
# Original instruction: la v3301,label_848_spilled_v881
la $t0,label_848_spilled_v881
# Original instruction: lw v3301,0(v3301)
lw $t0,0($t0)
# Original instruction: add v2486,v3301,v883
add $t0,$t0,$t1
# Original instruction: la v2487,label_577_spilled_v885
la $t2,label_577_spilled_v885
# Original instruction: sw v2486,0(v2487)
sw $t0,0($t2)
# Original instruction: la v2422,label_555_spilled_v886
la $t0,label_555_spilled_v886
# Original instruction: lw v2422,0(v2422)
lw $t0,0($t0)
# Original instruction: la v2488,label_577_spilled_v885
la $t2,label_577_spilled_v885
# Original instruction: lw v2488,0(v2488)
lw $t2,0($t2)
# Original instruction: sb v2422,0(v2488)
sb $t0,0($t2)
# Original instruction: addi v883,v883,1
addi $t1,$t1,1
# Original instruction: j label_143_mem_copy_loop
j label_143_mem_copy_loop
label_144_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v2918,$fp,-52
addiu $t0,$fp,-52
# Original instruction: la v2919,label_721_spilled_v887
la $t1,label_721_spilled_v887
# Original instruction: sw v2918,0(v2919)
sw $t0,0($t1)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v3041,$sp,0
addi $t1,$sp,0
# Original instruction: la v3042,label_762_spilled_v888
la $t0,label_762_spilled_v888
# Original instruction: sw v3041,0(v3042)
sw $t1,0($t0)
# 
# Loading from v887 from stack into v888
# Original instruction: li v3044,4
li $t0,4
# Original instruction: la v3045,label_763_spilled_v889
la $t1,label_763_spilled_v889
# Original instruction: sw v3044,0(v3045)
sw $t0,0($t1)
# Original instruction: li v890,0
li $t1,0
label_145_mem_copy_loop:
# Original instruction: la v3046,label_763_spilled_v889
la $t0,label_763_spilled_v889
# Original instruction: lw v3046,0(v3046)
lw $t0,0($t0)
# Original instruction: beq v890,v3046,label_146_mem_copy_end
beq $t1,$t0,label_146_mem_copy_end
# Original instruction: la v2920,label_721_spilled_v887
la $t0,label_721_spilled_v887
# Original instruction: lw v2920,0(v2920)
lw $t0,0($t0)
# Original instruction: add v2396,v2920,v890
add $t0,$t0,$t1
# Original instruction: la v2397,label_547_spilled_v891
la $t2,label_547_spilled_v891
# Original instruction: sw v2396,0(v2397)
sw $t0,0($t2)
# Original instruction: la v2398,label_547_spilled_v891
la $t0,label_547_spilled_v891
# Original instruction: lw v2398,0(v2398)
lw $t0,0($t0)
# Original instruction: lb v2720,0(v2398)
lb $t2,0($t0)
# Original instruction: la v2721,label_655_spilled_v893
la $t0,label_655_spilled_v893
# Original instruction: sw v2720,0(v2721)
sw $t2,0($t0)
# Original instruction: la v3043,label_762_spilled_v888
la $t0,label_762_spilled_v888
# Original instruction: lw v3043,0(v3043)
lw $t0,0($t0)
# Original instruction: add v2483,v3043,v890
add $t0,$t0,$t1
# Original instruction: la v2484,label_576_spilled_v892
la $t2,label_576_spilled_v892
# Original instruction: sw v2483,0(v2484)
sw $t0,0($t2)
# Original instruction: la v2485,label_576_spilled_v892
la $t2,label_576_spilled_v892
# Original instruction: lw v2485,0(v2485)
lw $t2,0($t2)
# Original instruction: la v2722,label_655_spilled_v893
la $t0,label_655_spilled_v893
# Original instruction: lw v2722,0(v2722)
lw $t0,0($t0)
# Original instruction: sb v2722,0(v2485)
sb $t0,0($t2)
# Original instruction: addi v890,v890,1
addi $t1,$t1,1
# Original instruction: j label_145_mem_copy_loop
j label_145_mem_copy_loop
label_146_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3011,$fp,-56
addiu $t1,$fp,-56
# Original instruction: la v3012,label_752_spilled_v894
la $t0,label_752_spilled_v894
# Original instruction: sw v3011,0(v3012)
sw $t1,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v3002,$sp,0
addi $t0,$sp,0
# Original instruction: la v3003,label_749_spilled_v895
la $t1,label_749_spilled_v895
# Original instruction: sw v3002,0(v3003)
sw $t0,0($t1)
# 
# Loading from v894 from stack into v895
# Original instruction: li v3008,4
li $t1,4
# Original instruction: la v3009,label_751_spilled_v896
la $t0,label_751_spilled_v896
# Original instruction: sw v3008,0(v3009)
sw $t1,0($t0)
# Original instruction: li v897,0
li $t1,0
label_147_mem_copy_loop:
# Original instruction: la v3010,label_751_spilled_v896
la $t0,label_751_spilled_v896
# Original instruction: lw v3010,0(v3010)
lw $t0,0($t0)
# Original instruction: beq v897,v3010,label_148_mem_copy_end
beq $t1,$t0,label_148_mem_copy_end
# Original instruction: la v3013,label_752_spilled_v894
la $t0,label_752_spilled_v894
# Original instruction: lw v3013,0(v3013)
lw $t0,0($t0)
# Original instruction: add v2351,v3013,v897
add $t0,$t0,$t1
# Original instruction: la v2352,label_532_spilled_v898
la $t2,label_532_spilled_v898
# Original instruction: sw v2351,0(v2352)
sw $t0,0($t2)
# Original instruction: la v2353,label_532_spilled_v898
la $t0,label_532_spilled_v898
# Original instruction: lw v2353,0(v2353)
lw $t0,0($t0)
# Original instruction: lb v2507,0(v2353)
lb $t2,0($t0)
# Original instruction: la v2508,label_584_spilled_v900
la $t0,label_584_spilled_v900
# Original instruction: sw v2507,0(v2508)
sw $t2,0($t0)
# Original instruction: la v3004,label_749_spilled_v895
la $t0,label_749_spilled_v895
# Original instruction: lw v3004,0(v3004)
lw $t0,0($t0)
# Original instruction: add v2543,v3004,v897
add $t0,$t0,$t1
# Original instruction: la v2544,label_596_spilled_v899
la $t2,label_596_spilled_v899
# Original instruction: sw v2543,0(v2544)
sw $t0,0($t2)
# Original instruction: la v2509,label_584_spilled_v900
la $t2,label_584_spilled_v900
# Original instruction: lw v2509,0(v2509)
lw $t2,0($t2)
# Original instruction: la v2545,label_596_spilled_v899
la $t0,label_596_spilled_v899
# Original instruction: lw v2545,0(v2545)
lw $t0,0($t0)
# Original instruction: sb v2509,0(v2545)
sb $t2,0($t0)
# Original instruction: addi v897,v897,1
addi $t1,$t1,1
# Original instruction: j label_147_mem_copy_loop
j label_147_mem_copy_loop
label_148_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v2834,$fp,-60
addiu $t0,$fp,-60
# Original instruction: la v2835,label_693_spilled_v901
la $t1,label_693_spilled_v901
# Original instruction: sw v2834,0(v2835)
sw $t0,0($t1)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v2939,$sp,0
addi $t0,$sp,0
# Original instruction: la v2940,label_728_spilled_v902
la $t1,label_728_spilled_v902
# Original instruction: sw v2939,0(v2940)
sw $t0,0($t1)
# 
# Loading from v901 from stack into v902
# Original instruction: li v2942,4
li $t0,4
# Original instruction: la v2943,label_729_spilled_v903
la $t1,label_729_spilled_v903
# Original instruction: sw v2942,0(v2943)
sw $t0,0($t1)
# Original instruction: li v904,0
li $t0,0
label_149_mem_copy_loop:
# Original instruction: la v2944,label_729_spilled_v903
la $t1,label_729_spilled_v903
# Original instruction: lw v2944,0(v2944)
lw $t1,0($t1)
# Original instruction: beq v904,v2944,label_150_mem_copy_end
beq $t0,$t1,label_150_mem_copy_end
# Original instruction: la v2836,label_693_spilled_v901
la $t1,label_693_spilled_v901
# Original instruction: lw v2836,0(v2836)
lw $t1,0($t1)
# Original instruction: add v2336,v2836,v904
add $t1,$t1,$t0
# Original instruction: la v2337,label_527_spilled_v905
la $t2,label_527_spilled_v905
# Original instruction: sw v2336,0(v2337)
sw $t1,0($t2)
# Original instruction: la v2338,label_527_spilled_v905
la $t1,label_527_spilled_v905
# Original instruction: lw v2338,0(v2338)
lw $t1,0($t1)
# Original instruction: lb v2681,0(v2338)
lb $t1,0($t1)
# Original instruction: la v2682,label_642_spilled_v907
la $t2,label_642_spilled_v907
# Original instruction: sw v2681,0(v2682)
sw $t1,0($t2)
# Original instruction: la v2941,label_728_spilled_v902
la $t1,label_728_spilled_v902
# Original instruction: lw v2941,0(v2941)
lw $t1,0($t1)
# Original instruction: add v2432,v2941,v904
add $t2,$t1,$t0
# Original instruction: la v2433,label_559_spilled_v906
la $t1,label_559_spilled_v906
# Original instruction: sw v2432,0(v2433)
sw $t2,0($t1)
# Original instruction: la v2434,label_559_spilled_v906
la $t1,label_559_spilled_v906
# Original instruction: lw v2434,0(v2434)
lw $t1,0($t1)
# Original instruction: la v2683,label_642_spilled_v907
la $t2,label_642_spilled_v907
# Original instruction: lw v2683,0(v2683)
lw $t2,0($t2)
# Original instruction: sb v2683,0(v2434)
sb $t2,0($t1)
# Original instruction: addi v904,v904,1
addi $t0,$t0,1
# Original instruction: j label_149_mem_copy_loop
j label_149_mem_copy_loop
label_150_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3200,$fp,-64
addiu $t0,$fp,-64
# Original instruction: la v3201,label_815_spilled_v908
la $t1,label_815_spilled_v908
# Original instruction: sw v3200,0(v3201)
sw $t0,0($t1)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v3197,$sp,0
addi $t1,$sp,0
# Original instruction: la v3198,label_814_spilled_v909
la $t0,label_814_spilled_v909
# Original instruction: sw v3197,0(v3198)
sw $t1,0($t0)
# 
# Loading from v908 from stack into v909
# Original instruction: li v2912,4
li $t1,4
# Original instruction: la v2913,label_719_spilled_v910
la $t0,label_719_spilled_v910
# Original instruction: sw v2912,0(v2913)
sw $t1,0($t0)
# Original instruction: li v911,0
li $t1,0
label_151_mem_copy_loop:
# Original instruction: la v2914,label_719_spilled_v910
la $t0,label_719_spilled_v910
# Original instruction: lw v2914,0(v2914)
lw $t0,0($t0)
# Original instruction: beq v911,v2914,label_152_mem_copy_end
beq $t1,$t0,label_152_mem_copy_end
# Original instruction: la v3202,label_815_spilled_v908
la $t0,label_815_spilled_v908
# Original instruction: lw v3202,0(v3202)
lw $t0,0($t0)
# Original instruction: add v2306,v3202,v911
add $t2,$t0,$t1
# Original instruction: la v2307,label_517_spilled_v912
la $t0,label_517_spilled_v912
# Original instruction: sw v2306,0(v2307)
sw $t2,0($t0)
# Original instruction: la v2308,label_517_spilled_v912
la $t0,label_517_spilled_v912
# Original instruction: lw v2308,0(v2308)
lw $t0,0($t0)
# Original instruction: lb v2531,0(v2308)
lb $t0,0($t0)
# Original instruction: la v2532,label_592_spilled_v914
la $t2,label_592_spilled_v914
# Original instruction: sw v2531,0(v2532)
sw $t0,0($t2)
# Original instruction: la v3199,label_814_spilled_v909
la $t0,label_814_spilled_v909
# Original instruction: lw v3199,0(v3199)
lw $t0,0($t0)
# Original instruction: add v2540,v3199,v911
add $t2,$t0,$t1
# Original instruction: la v2541,label_595_spilled_v913
la $t0,label_595_spilled_v913
# Original instruction: sw v2540,0(v2541)
sw $t2,0($t0)
# Original instruction: la v2533,label_592_spilled_v914
la $t0,label_592_spilled_v914
# Original instruction: lw v2533,0(v2533)
lw $t0,0($t0)
# Original instruction: la v2542,label_595_spilled_v913
la $t2,label_595_spilled_v913
# Original instruction: lw v2542,0(v2542)
lw $t2,0($t2)
# Original instruction: sb v2533,0(v2542)
sb $t0,0($t2)
# Original instruction: addi v911,v911,1
addi $t1,$t1,1
# Original instruction: j label_151_mem_copy_loop
j label_151_mem_copy_loop
label_152_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v2870,$fp,-68
addiu $t0,$fp,-68
# Original instruction: la v2871,label_705_spilled_v915
la $t1,label_705_spilled_v915
# Original instruction: sw v2870,0(v2871)
sw $t0,0($t1)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v3050,$sp,0
addi $t0,$sp,0
# Original instruction: la v3051,label_765_spilled_v916
la $t1,label_765_spilled_v916
# Original instruction: sw v3050,0(v3051)
sw $t0,0($t1)
# 
# Loading from v915 from stack into v916
# Original instruction: li v3053,4
li $t0,4
# Original instruction: la v3054,label_766_spilled_v917
la $t1,label_766_spilled_v917
# Original instruction: sw v3053,0(v3054)
sw $t0,0($t1)
# Original instruction: li v918,0
li $t1,0
label_153_mem_copy_loop:
# Original instruction: la v3055,label_766_spilled_v917
la $t0,label_766_spilled_v917
# Original instruction: lw v3055,0(v3055)
lw $t0,0($t0)
# Original instruction: beq v918,v3055,label_154_mem_copy_end
beq $t1,$t0,label_154_mem_copy_end
# Original instruction: la v2872,label_705_spilled_v915
la $t0,label_705_spilled_v915
# Original instruction: lw v2872,0(v2872)
lw $t0,0($t0)
# Original instruction: add v2333,v2872,v918
add $t2,$t0,$t1
# Original instruction: la v2334,label_526_spilled_v919
la $t0,label_526_spilled_v919
# Original instruction: sw v2333,0(v2334)
sw $t2,0($t0)
# Original instruction: la v2335,label_526_spilled_v919
la $t0,label_526_spilled_v919
# Original instruction: lw v2335,0(v2335)
lw $t0,0($t0)
# Original instruction: lb v2480,0(v2335)
lb $t2,0($t0)
# Original instruction: la v2481,label_575_spilled_v921
la $t0,label_575_spilled_v921
# Original instruction: sw v2480,0(v2481)
sw $t2,0($t0)
# Original instruction: la v3052,label_765_spilled_v916
la $t0,label_765_spilled_v916
# Original instruction: lw v3052,0(v3052)
lw $t0,0($t0)
# Original instruction: add v2669,v3052,v918
add $t2,$t0,$t1
# Original instruction: la v2670,label_638_spilled_v920
la $t0,label_638_spilled_v920
# Original instruction: sw v2669,0(v2670)
sw $t2,0($t0)
# Original instruction: la v2482,label_575_spilled_v921
la $t0,label_575_spilled_v921
# Original instruction: lw v2482,0(v2482)
lw $t0,0($t0)
# Original instruction: la v2671,label_638_spilled_v920
la $t2,label_638_spilled_v920
# Original instruction: lw v2671,0(v2671)
lw $t2,0($t2)
# Original instruction: sb v2482,0(v2671)
sb $t0,0($t2)
# Original instruction: addi v918,v918,1
addi $t1,$t1,1
# Original instruction: j label_153_mem_copy_loop
j label_153_mem_copy_loop
label_154_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3071,$fp,-72
addiu $t1,$fp,-72
# Original instruction: la v3072,label_772_spilled_v922
la $t0,label_772_spilled_v922
# Original instruction: sw v3071,0(v3072)
sw $t1,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v2852,$sp,0
addi $t1,$sp,0
# Original instruction: la v2853,label_699_spilled_v923
la $t0,label_699_spilled_v923
# Original instruction: sw v2852,0(v2853)
sw $t1,0($t0)
# 
# Loading from v922 from stack into v923
# Original instruction: li v3074,4
li $t0,4
# Original instruction: la v3075,label_773_spilled_v924
la $t1,label_773_spilled_v924
# Original instruction: sw v3074,0(v3075)
sw $t0,0($t1)
# Original instruction: li v925,0
li $t1,0
label_155_mem_copy_loop:
# Original instruction: la v3076,label_773_spilled_v924
la $t0,label_773_spilled_v924
# Original instruction: lw v3076,0(v3076)
lw $t0,0($t0)
# Original instruction: beq v925,v3076,label_156_mem_copy_end
beq $t1,$t0,label_156_mem_copy_end
# Original instruction: la v3073,label_772_spilled_v922
la $t0,label_772_spilled_v922
# Original instruction: lw v3073,0(v3073)
lw $t0,0($t0)
# Original instruction: add v2402,v3073,v925
add $t2,$t0,$t1
# Original instruction: la v2403,label_549_spilled_v926
la $t0,label_549_spilled_v926
# Original instruction: sw v2402,0(v2403)
sw $t2,0($t0)
# Original instruction: la v2404,label_549_spilled_v926
la $t0,label_549_spilled_v926
# Original instruction: lw v2404,0(v2404)
lw $t0,0($t0)
# Original instruction: lb v2744,0(v2404)
lb $t2,0($t0)
# Original instruction: la v2745,label_663_spilled_v928
la $t0,label_663_spilled_v928
# Original instruction: sw v2744,0(v2745)
sw $t2,0($t0)
# Original instruction: la v2854,label_699_spilled_v923
la $t0,label_699_spilled_v923
# Original instruction: lw v2854,0(v2854)
lw $t0,0($t0)
# Original instruction: add v2549,v2854,v925
add $t0,$t0,$t1
# Original instruction: la v2550,label_598_spilled_v927
la $t2,label_598_spilled_v927
# Original instruction: sw v2549,0(v2550)
sw $t0,0($t2)
# Original instruction: la v2551,label_598_spilled_v927
la $t2,label_598_spilled_v927
# Original instruction: lw v2551,0(v2551)
lw $t2,0($t2)
# Original instruction: la v2746,label_663_spilled_v928
la $t0,label_663_spilled_v928
# Original instruction: lw v2746,0(v2746)
lw $t0,0($t0)
# Original instruction: sb v2746,0(v2551)
sb $t0,0($t2)
# Original instruction: addi v925,v925,1
addi $t1,$t1,1
# Original instruction: j label_155_mem_copy_loop
j label_155_mem_copy_loop
label_156_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v2810,$fp,-76
addiu $t0,$fp,-76
# Original instruction: la v2811,label_685_spilled_v929
la $t1,label_685_spilled_v929
# Original instruction: sw v2810,0(v2811)
sw $t0,0($t1)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v2954,$sp,0
addi $t0,$sp,0
# Original instruction: la v2955,label_733_spilled_v930
la $t1,label_733_spilled_v930
# Original instruction: sw v2954,0(v2955)
sw $t0,0($t1)
# 
# Loading from v929 from stack into v930
# Original instruction: li v2957,4
li $t0,4
# Original instruction: la v2958,label_734_spilled_v931
la $t1,label_734_spilled_v931
# Original instruction: sw v2957,0(v2958)
sw $t0,0($t1)
# Original instruction: li v932,0
li $t1,0
label_157_mem_copy_loop:
# Original instruction: la v2959,label_734_spilled_v931
la $t0,label_734_spilled_v931
# Original instruction: lw v2959,0(v2959)
lw $t0,0($t0)
# Original instruction: beq v932,v2959,label_158_mem_copy_end
beq $t1,$t0,label_158_mem_copy_end
# Original instruction: la v2812,label_685_spilled_v929
la $t0,label_685_spilled_v929
# Original instruction: lw v2812,0(v2812)
lw $t0,0($t0)
# Original instruction: add v2318,v2812,v932
add $t2,$t0,$t1
# Original instruction: la v2319,label_521_spilled_v933
la $t0,label_521_spilled_v933
# Original instruction: sw v2318,0(v2319)
sw $t2,0($t0)
# Original instruction: la v2320,label_521_spilled_v933
la $t0,label_521_spilled_v933
# Original instruction: lw v2320,0(v2320)
lw $t0,0($t0)
# Original instruction: lb v2657,0(v2320)
lb $t0,0($t0)
# Original instruction: la v2658,label_634_spilled_v935
la $t2,label_634_spilled_v935
# Original instruction: sw v2657,0(v2658)
sw $t0,0($t2)
# Original instruction: la v2956,label_733_spilled_v930
la $t0,label_733_spilled_v930
# Original instruction: lw v2956,0(v2956)
lw $t0,0($t0)
# Original instruction: add v2672,v2956,v932
add $t2,$t0,$t1
# Original instruction: la v2673,label_639_spilled_v934
la $t0,label_639_spilled_v934
# Original instruction: sw v2672,0(v2673)
sw $t2,0($t0)
# Original instruction: la v2659,label_634_spilled_v935
la $t2,label_634_spilled_v935
# Original instruction: lw v2659,0(v2659)
lw $t2,0($t2)
# Original instruction: la v2674,label_639_spilled_v934
la $t0,label_639_spilled_v934
# Original instruction: lw v2674,0(v2674)
lw $t0,0($t0)
# Original instruction: sb v2659,0(v2674)
sb $t2,0($t0)
# Original instruction: addi v932,v932,1
addi $t1,$t1,1
# Original instruction: j label_157_mem_copy_loop
j label_157_mem_copy_loop
label_158_mem_copy_end:
# 
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# GO TO FUNCTION
# Original instruction: jal complexComputation
jal complexComputation
# BACK FROM FUNCTION
# Original instruction: addi v3224,$sp,0
addi $t0,$sp,0
# Original instruction: la v3225,label_823_spilled_v936
la $t1,label_823_spilled_v936
# Original instruction: sw v3224,0(v3225)
sw $t0,0($t1)
# Original instruction: addiu v3221,$fp,-104
addiu $t1,$fp,-104
# Original instruction: la v3222,label_822_spilled_v937
la $t0,label_822_spilled_v937
# Original instruction: sw v3221,0(v3222)
sw $t1,0($t0)
# 
# Loading from v936 from stack into v937
# Original instruction: li v2819,4
li $t1,4
# Original instruction: la v2820,label_688_spilled_v938
la $t0,label_688_spilled_v938
# Original instruction: sw v2819,0(v2820)
sw $t1,0($t0)
# Original instruction: li v939,0
li $t1,0
label_159_mem_copy_loop:
# Original instruction: la v2821,label_688_spilled_v938
la $t0,label_688_spilled_v938
# Original instruction: lw v2821,0(v2821)
lw $t0,0($t0)
# Original instruction: beq v939,v2821,label_160_mem_copy_end
beq $t1,$t0,label_160_mem_copy_end
# Original instruction: la v3226,label_823_spilled_v936
la $t0,label_823_spilled_v936
# Original instruction: lw v3226,0(v3226)
lw $t0,0($t0)
# Original instruction: add v2234,v3226,v939
add $t0,$t0,$t1
# Original instruction: la v2235,label_493_spilled_v940
la $t2,label_493_spilled_v940
# Original instruction: sw v2234,0(v2235)
sw $t0,0($t2)
# Original instruction: la v2236,label_493_spilled_v940
la $t0,label_493_spilled_v940
# Original instruction: lw v2236,0(v2236)
lw $t0,0($t0)
# Original instruction: lb v2765,0(v2236)
lb $t2,0($t0)
# Original instruction: la v2766,label_670_spilled_v942
la $t0,label_670_spilled_v942
# Original instruction: sw v2765,0(v2766)
sw $t2,0($t0)
# Original instruction: la v3223,label_822_spilled_v937
la $t0,label_822_spilled_v937
# Original instruction: lw v3223,0(v3223)
lw $t0,0($t0)
# Original instruction: add v2648,v3223,v939
add $t0,$t0,$t1
# Original instruction: la v2649,label_631_spilled_v941
la $t2,label_631_spilled_v941
# Original instruction: sw v2648,0(v2649)
sw $t0,0($t2)
# Original instruction: la v2650,label_631_spilled_v941
la $t2,label_631_spilled_v941
# Original instruction: lw v2650,0(v2650)
lw $t2,0($t2)
# Original instruction: la v2767,label_670_spilled_v942
la $t0,label_670_spilled_v942
# Original instruction: lw v2767,0(v2767)
lw $t0,0($t0)
# Original instruction: sb v2767,0(v2650)
sb $t0,0($t2)
# Original instruction: addi v939,v939,1
addi $t1,$t1,1
# Original instruction: j label_159_mem_copy_loop
j label_159_mem_copy_loop
label_160_mem_copy_end:
# 
# BEGIN FUNCALL EXPR FOR complexComputation
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v2792,$fp,-44
addiu $t1,$fp,-44
# Original instruction: la v2793,label_679_spilled_v943
la $t0,label_679_spilled_v943
# Original instruction: sw v2792,0(v2793)
sw $t1,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v2990,$sp,0
addi $t1,$sp,0
# Original instruction: la v2991,label_745_spilled_v944
la $t0,label_745_spilled_v944
# Original instruction: sw v2990,0(v2991)
sw $t1,0($t0)
# 
# Loading from v943 from stack into v944
# Original instruction: li v2987,4
li $t1,4
# Original instruction: la v2988,label_744_spilled_v945
la $t0,label_744_spilled_v945
# Original instruction: sw v2987,0(v2988)
sw $t1,0($t0)
# Original instruction: li v946,0
li $t1,0
label_161_mem_copy_loop:
# Original instruction: la v2989,label_744_spilled_v945
la $t0,label_744_spilled_v945
# Original instruction: lw v2989,0(v2989)
lw $t0,0($t0)
# Original instruction: beq v946,v2989,label_162_mem_copy_end
beq $t1,$t0,label_162_mem_copy_end
# Original instruction: la v2794,label_679_spilled_v943
la $t0,label_679_spilled_v943
# Original instruction: lw v2794,0(v2794)
lw $t0,0($t0)
# Original instruction: add v2282,v2794,v946
add $t0,$t0,$t1
# Original instruction: la v2283,label_509_spilled_v947
la $t2,label_509_spilled_v947
# Original instruction: sw v2282,0(v2283)
sw $t0,0($t2)
# Original instruction: la v2284,label_509_spilled_v947
la $t0,label_509_spilled_v947
# Original instruction: lw v2284,0(v2284)
lw $t0,0($t0)
# Original instruction: lb v2714,0(v2284)
lb $t2,0($t0)
# Original instruction: la v2715,label_653_spilled_v949
la $t0,label_653_spilled_v949
# Original instruction: sw v2714,0(v2715)
sw $t2,0($t0)
# Original instruction: la v2992,label_745_spilled_v944
la $t0,label_745_spilled_v944
# Original instruction: lw v2992,0(v2992)
lw $t0,0($t0)
# Original instruction: add v2516,v2992,v946
add $t2,$t0,$t1
# Original instruction: la v2517,label_587_spilled_v948
la $t0,label_587_spilled_v948
# Original instruction: sw v2516,0(v2517)
sw $t2,0($t0)
# Original instruction: la v2518,label_587_spilled_v948
la $t0,label_587_spilled_v948
# Original instruction: lw v2518,0(v2518)
lw $t0,0($t0)
# Original instruction: la v2716,label_653_spilled_v949
la $t2,label_653_spilled_v949
# Original instruction: lw v2716,0(v2716)
lw $t2,0($t2)
# Original instruction: sb v2716,0(v2518)
sb $t2,0($t0)
# Original instruction: addi v946,v946,1
addi $t1,$t1,1
# Original instruction: j label_161_mem_copy_loop
j label_161_mem_copy_loop
label_162_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3236,$fp,-48
addiu $t1,$fp,-48
# Original instruction: la v3237,label_827_spilled_v950
la $t0,label_827_spilled_v950
# Original instruction: sw v3236,0(v3237)
sw $t1,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v3233,$sp,0
addi $t0,$sp,0
# Original instruction: la v3234,label_826_spilled_v951
la $t1,label_826_spilled_v951
# Original instruction: sw v3233,0(v3234)
sw $t0,0($t1)
# 
# Loading from v950 from stack into v951
# Original instruction: li v2798,4
li $t0,4
# Original instruction: la v2799,label_681_spilled_v952
la $t1,label_681_spilled_v952
# Original instruction: sw v2798,0(v2799)
sw $t0,0($t1)
# Original instruction: li v953,0
li $t1,0
label_163_mem_copy_loop:
# Original instruction: la v2800,label_681_spilled_v952
la $t0,label_681_spilled_v952
# Original instruction: lw v2800,0(v2800)
lw $t0,0($t0)
# Original instruction: beq v953,v2800,label_164_mem_copy_end
beq $t1,$t0,label_164_mem_copy_end
# Original instruction: la v3238,label_827_spilled_v950
la $t0,label_827_spilled_v950
# Original instruction: lw v3238,0(v3238)
lw $t0,0($t0)
# Original instruction: add v2321,v3238,v953
add $t0,$t0,$t1
# Original instruction: la v2322,label_522_spilled_v954
la $t2,label_522_spilled_v954
# Original instruction: sw v2321,0(v2322)
sw $t0,0($t2)
# Original instruction: la v2323,label_522_spilled_v954
la $t0,label_522_spilled_v954
# Original instruction: lw v2323,0(v2323)
lw $t0,0($t0)
# Original instruction: lb v2717,0(v2323)
lb $t2,0($t0)
# Original instruction: la v2718,label_654_spilled_v956
la $t0,label_654_spilled_v956
# Original instruction: sw v2717,0(v2718)
sw $t2,0($t0)
# Original instruction: la v3235,label_826_spilled_v951
la $t0,label_826_spilled_v951
# Original instruction: lw v3235,0(v3235)
lw $t0,0($t0)
# Original instruction: add v2492,v3235,v953
add $t2,$t0,$t1
# Original instruction: la v2493,label_579_spilled_v955
la $t0,label_579_spilled_v955
# Original instruction: sw v2492,0(v2493)
sw $t2,0($t0)
# Original instruction: la v2494,label_579_spilled_v955
la $t2,label_579_spilled_v955
# Original instruction: lw v2494,0(v2494)
lw $t2,0($t2)
# Original instruction: la v2719,label_654_spilled_v956
la $t0,label_654_spilled_v956
# Original instruction: lw v2719,0(v2719)
lw $t0,0($t0)
# Original instruction: sb v2719,0(v2494)
sb $t0,0($t2)
# Original instruction: addi v953,v953,1
addi $t1,$t1,1
# Original instruction: j label_163_mem_copy_loop
j label_163_mem_copy_loop
label_164_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3245,$fp,-52
addiu $t0,$fp,-52
# Original instruction: la v3246,label_830_spilled_v957
la $t1,label_830_spilled_v957
# Original instruction: sw v3245,0(v3246)
sw $t0,0($t1)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v3248,$sp,0
addi $t1,$sp,0
# Original instruction: la v3249,label_831_spilled_v958
la $t0,label_831_spilled_v958
# Original instruction: sw v3248,0(v3249)
sw $t1,0($t0)
# 
# Loading from v957 from stack into v958
# Original instruction: li v2873,4
li $t1,4
# Original instruction: la v2874,label_706_spilled_v959
la $t0,label_706_spilled_v959
# Original instruction: sw v2873,0(v2874)
sw $t1,0($t0)
# Original instruction: li v960,0
li $t1,0
label_165_mem_copy_loop:
# Original instruction: la v2875,label_706_spilled_v959
la $t0,label_706_spilled_v959
# Original instruction: lw v2875,0(v2875)
lw $t0,0($t0)
# Original instruction: beq v960,v2875,label_166_mem_copy_end
beq $t1,$t0,label_166_mem_copy_end
# Original instruction: la v3247,label_830_spilled_v957
la $t0,label_830_spilled_v957
# Original instruction: lw v3247,0(v3247)
lw $t0,0($t0)
# Original instruction: add v2249,v3247,v960
add $t2,$t0,$t1
# Original instruction: la v2250,label_498_spilled_v961
la $t0,label_498_spilled_v961
# Original instruction: sw v2249,0(v2250)
sw $t2,0($t0)
# Original instruction: la v2251,label_498_spilled_v961
la $t0,label_498_spilled_v961
# Original instruction: lw v2251,0(v2251)
lw $t0,0($t0)
# Original instruction: lb v2753,0(v2251)
lb $t0,0($t0)
# Original instruction: la v2754,label_666_spilled_v963
la $t2,label_666_spilled_v963
# Original instruction: sw v2753,0(v2754)
sw $t0,0($t2)
# Original instruction: la v3250,label_831_spilled_v958
la $t0,label_831_spilled_v958
# Original instruction: lw v3250,0(v3250)
lw $t0,0($t0)
# Original instruction: add v2519,v3250,v960
add $t0,$t0,$t1
# Original instruction: la v2520,label_588_spilled_v962
la $t2,label_588_spilled_v962
# Original instruction: sw v2519,0(v2520)
sw $t0,0($t2)
# Original instruction: la v2521,label_588_spilled_v962
la $t2,label_588_spilled_v962
# Original instruction: lw v2521,0(v2521)
lw $t2,0($t2)
# Original instruction: la v2755,label_666_spilled_v963
la $t0,label_666_spilled_v963
# Original instruction: lw v2755,0(v2755)
lw $t0,0($t0)
# Original instruction: sb v2755,0(v2521)
sb $t0,0($t2)
# Original instruction: addi v960,v960,1
addi $t1,$t1,1
# Original instruction: j label_165_mem_copy_loop
j label_165_mem_copy_loop
label_166_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3191,$fp,-56
addiu $t0,$fp,-56
# Original instruction: la v3192,label_812_spilled_v964
la $t1,label_812_spilled_v964
# Original instruction: sw v3191,0(v3192)
sw $t0,0($t1)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v3194,$sp,0
addi $t1,$sp,0
# Original instruction: la v3195,label_813_spilled_v965
la $t0,label_813_spilled_v965
# Original instruction: sw v3194,0(v3195)
sw $t1,0($t0)
# 
# Loading from v964 from stack into v965
# Original instruction: li v2822,4
li $t0,4
# Original instruction: la v2823,label_689_spilled_v966
la $t1,label_689_spilled_v966
# Original instruction: sw v2822,0(v2823)
sw $t0,0($t1)
# Original instruction: li v967,0
li $t2,0
label_167_mem_copy_loop:
# Original instruction: la v2824,label_689_spilled_v966
la $t0,label_689_spilled_v966
# Original instruction: lw v2824,0(v2824)
lw $t0,0($t0)
# Original instruction: beq v967,v2824,label_168_mem_copy_end
beq $t2,$t0,label_168_mem_copy_end
# Original instruction: la v3193,label_812_spilled_v964
la $t0,label_812_spilled_v964
# Original instruction: lw v3193,0(v3193)
lw $t0,0($t0)
# Original instruction: add v2291,v3193,v967
add $t1,$t0,$t2
# Original instruction: la v2292,label_512_spilled_v968
la $t0,label_512_spilled_v968
# Original instruction: sw v2291,0(v2292)
sw $t1,0($t0)
# Original instruction: la v2293,label_512_spilled_v968
la $t0,label_512_spilled_v968
# Original instruction: lw v2293,0(v2293)
lw $t0,0($t0)
# Original instruction: lb v2726,0(v2293)
lb $t0,0($t0)
# Original instruction: la v2727,label_657_spilled_v970
la $t1,label_657_spilled_v970
# Original instruction: sw v2726,0(v2727)
sw $t0,0($t1)
# Original instruction: la v3196,label_813_spilled_v965
la $t0,label_813_spilled_v965
# Original instruction: lw v3196,0(v3196)
lw $t0,0($t0)
# Original instruction: add v2405,v3196,v967
add $t0,$t0,$t2
# Original instruction: la v2406,label_550_spilled_v969
la $t1,label_550_spilled_v969
# Original instruction: sw v2405,0(v2406)
sw $t0,0($t1)
# Original instruction: la v2407,label_550_spilled_v969
la $t1,label_550_spilled_v969
# Original instruction: lw v2407,0(v2407)
lw $t1,0($t1)
# Original instruction: la v2728,label_657_spilled_v970
la $t0,label_657_spilled_v970
# Original instruction: lw v2728,0(v2728)
lw $t0,0($t0)
# Original instruction: sb v2728,0(v2407)
sb $t0,0($t1)
# Original instruction: addi v967,v967,1
addi $t2,$t2,1
# Original instruction: j label_167_mem_copy_loop
j label_167_mem_copy_loop
label_168_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3209,$fp,-60
addiu $t0,$fp,-60
# Original instruction: la v3210,label_818_spilled_v971
la $t1,label_818_spilled_v971
# Original instruction: sw v3209,0(v3210)
sw $t0,0($t1)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v3212,$sp,0
addi $t0,$sp,0
# Original instruction: la v3213,label_819_spilled_v972
la $t1,label_819_spilled_v972
# Original instruction: sw v3212,0(v3213)
sw $t0,0($t1)
# 
# Loading from v971 from stack into v972
# Original instruction: li v2825,4
li $t1,4
# Original instruction: la v2826,label_690_spilled_v973
la $t0,label_690_spilled_v973
# Original instruction: sw v2825,0(v2826)
sw $t1,0($t0)
# Original instruction: li v974,0
li $t1,0
label_169_mem_copy_loop:
# Original instruction: la v2827,label_690_spilled_v973
la $t0,label_690_spilled_v973
# Original instruction: lw v2827,0(v2827)
lw $t0,0($t0)
# Original instruction: beq v974,v2827,label_170_mem_copy_end
beq $t1,$t0,label_170_mem_copy_end
# Original instruction: la v3211,label_818_spilled_v971
la $t0,label_818_spilled_v971
# Original instruction: lw v3211,0(v3211)
lw $t0,0($t0)
# Original instruction: add v2372,v3211,v974
add $t2,$t0,$t1
# Original instruction: la v2373,label_539_spilled_v975
la $t0,label_539_spilled_v975
# Original instruction: sw v2372,0(v2373)
sw $t2,0($t0)
# Original instruction: la v2374,label_539_spilled_v975
la $t0,label_539_spilled_v975
# Original instruction: lw v2374,0(v2374)
lw $t0,0($t0)
# Original instruction: lb v2741,0(v2374)
lb $t0,0($t0)
# Original instruction: la v2742,label_662_spilled_v977
la $t2,label_662_spilled_v977
# Original instruction: sw v2741,0(v2742)
sw $t0,0($t2)
# Original instruction: la v3214,label_819_spilled_v972
la $t0,label_819_spilled_v972
# Original instruction: lw v3214,0(v3214)
lw $t0,0($t0)
# Original instruction: add v2414,v3214,v974
add $t2,$t0,$t1
# Original instruction: la v2415,label_553_spilled_v976
la $t0,label_553_spilled_v976
# Original instruction: sw v2414,0(v2415)
sw $t2,0($t0)
# Original instruction: la v2416,label_553_spilled_v976
la $t0,label_553_spilled_v976
# Original instruction: lw v2416,0(v2416)
lw $t0,0($t0)
# Original instruction: la v2743,label_662_spilled_v977
la $t2,label_662_spilled_v977
# Original instruction: lw v2743,0(v2743)
lw $t2,0($t2)
# Original instruction: sb v2743,0(v2416)
sb $t2,0($t0)
# Original instruction: addi v974,v974,1
addi $t1,$t1,1
# Original instruction: j label_169_mem_copy_loop
j label_169_mem_copy_loop
label_170_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3284,$fp,-64
addiu $t0,$fp,-64
# Original instruction: la v3285,label_843_spilled_v978
la $t1,label_843_spilled_v978
# Original instruction: sw v3284,0(v3285)
sw $t0,0($t1)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v3281,$sp,0
addi $t0,$sp,0
# Original instruction: la v3282,label_842_spilled_v979
la $t1,label_842_spilled_v979
# Original instruction: sw v3281,0(v3282)
sw $t0,0($t1)
# 
# Loading from v978 from stack into v979
# Original instruction: li v2843,4
li $t0,4
# Original instruction: la v2844,label_696_spilled_v980
la $t1,label_696_spilled_v980
# Original instruction: sw v2843,0(v2844)
sw $t0,0($t1)
# Original instruction: li v981,0
li $t1,0
label_171_mem_copy_loop:
# Original instruction: la v2845,label_696_spilled_v980
la $t0,label_696_spilled_v980
# Original instruction: lw v2845,0(v2845)
lw $t0,0($t0)
# Original instruction: beq v981,v2845,label_172_mem_copy_end
beq $t1,$t0,label_172_mem_copy_end
# Original instruction: la v3286,label_843_spilled_v978
la $t0,label_843_spilled_v978
# Original instruction: lw v3286,0(v3286)
lw $t0,0($t0)
# Original instruction: add v2273,v3286,v981
add $t2,$t0,$t1
# Original instruction: la v2274,label_506_spilled_v982
la $t0,label_506_spilled_v982
# Original instruction: sw v2273,0(v2274)
sw $t2,0($t0)
# Original instruction: la v2275,label_506_spilled_v982
la $t0,label_506_spilled_v982
# Original instruction: lw v2275,0(v2275)
lw $t0,0($t0)
# Original instruction: lb v2690,0(v2275)
lb $t2,0($t0)
# Original instruction: la v2691,label_645_spilled_v984
la $t0,label_645_spilled_v984
# Original instruction: sw v2690,0(v2691)
sw $t2,0($t0)
# Original instruction: la v3283,label_842_spilled_v979
la $t0,label_842_spilled_v979
# Original instruction: lw v3283,0(v3283)
lw $t0,0($t0)
# Original instruction: add v2459,v3283,v981
add $t2,$t0,$t1
# Original instruction: la v2460,label_568_spilled_v983
la $t0,label_568_spilled_v983
# Original instruction: sw v2459,0(v2460)
sw $t2,0($t0)
# Original instruction: la v2461,label_568_spilled_v983
la $t2,label_568_spilled_v983
# Original instruction: lw v2461,0(v2461)
lw $t2,0($t2)
# Original instruction: la v2692,label_645_spilled_v984
la $t0,label_645_spilled_v984
# Original instruction: lw v2692,0(v2692)
lw $t0,0($t0)
# Original instruction: sb v2692,0(v2461)
sb $t0,0($t2)
# Original instruction: addi v981,v981,1
addi $t1,$t1,1
# Original instruction: j label_171_mem_copy_loop
j label_171_mem_copy_loop
label_172_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v2921,$fp,-68
addiu $t1,$fp,-68
# Original instruction: la v2922,label_722_spilled_v985
la $t0,label_722_spilled_v985
# Original instruction: sw v2921,0(v2922)
sw $t1,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v3128,$sp,0
addi $t1,$sp,0
# Original instruction: la v3129,label_791_spilled_v986
la $t0,label_791_spilled_v986
# Original instruction: sw v3128,0(v3129)
sw $t1,0($t0)
# 
# Loading from v985 from stack into v986
# Original instruction: li v3125,4
li $t0,4
# Original instruction: la v3126,label_790_spilled_v987
la $t1,label_790_spilled_v987
# Original instruction: sw v3125,0(v3126)
sw $t0,0($t1)
# Original instruction: li v988,0
li $t1,0
label_173_mem_copy_loop:
# Original instruction: la v3127,label_790_spilled_v987
la $t0,label_790_spilled_v987
# Original instruction: lw v3127,0(v3127)
lw $t0,0($t0)
# Original instruction: beq v988,v3127,label_174_mem_copy_end
beq $t1,$t0,label_174_mem_copy_end
# Original instruction: la v2923,label_722_spilled_v985
la $t0,label_722_spilled_v985
# Original instruction: lw v2923,0(v2923)
lw $t0,0($t0)
# Original instruction: add v2330,v2923,v988
add $t2,$t0,$t1
# Original instruction: la v2331,label_525_spilled_v989
la $t0,label_525_spilled_v989
# Original instruction: sw v2330,0(v2331)
sw $t2,0($t0)
# Original instruction: la v2332,label_525_spilled_v989
la $t0,label_525_spilled_v989
# Original instruction: lw v2332,0(v2332)
lw $t0,0($t0)
# Original instruction: lb v2576,0(v2332)
lb $t0,0($t0)
# Original instruction: la v2577,label_607_spilled_v991
la $t2,label_607_spilled_v991
# Original instruction: sw v2576,0(v2577)
sw $t0,0($t2)
# Original instruction: la v3130,label_791_spilled_v986
la $t0,label_791_spilled_v986
# Original instruction: lw v3130,0(v3130)
lw $t0,0($t0)
# Original instruction: add v2666,v3130,v988
add $t2,$t0,$t1
# Original instruction: la v2667,label_637_spilled_v990
la $t0,label_637_spilled_v990
# Original instruction: sw v2666,0(v2667)
sw $t2,0($t0)
# Original instruction: la v2578,label_607_spilled_v991
la $t0,label_607_spilled_v991
# Original instruction: lw v2578,0(v2578)
lw $t0,0($t0)
# Original instruction: la v2668,label_637_spilled_v990
la $t2,label_637_spilled_v990
# Original instruction: lw v2668,0(v2668)
lw $t2,0($t2)
# Original instruction: sb v2578,0(v2668)
sb $t0,0($t2)
# Original instruction: addi v988,v988,1
addi $t1,$t1,1
# Original instruction: j label_173_mem_copy_loop
j label_173_mem_copy_loop
label_174_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v2915,$fp,-72
addiu $t1,$fp,-72
# Original instruction: la v2916,label_720_spilled_v992
la $t0,label_720_spilled_v992
# Original instruction: sw v2915,0(v2916)
sw $t1,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v3098,$sp,0
addi $t1,$sp,0
# Original instruction: la v3099,label_781_spilled_v993
la $t0,label_781_spilled_v993
# Original instruction: sw v3098,0(v3099)
sw $t1,0($t0)
# 
# Loading from v992 from stack into v993
# Original instruction: li v3101,4
li $t0,4
# Original instruction: la v3102,label_782_spilled_v994
la $t1,label_782_spilled_v994
# Original instruction: sw v3101,0(v3102)
sw $t0,0($t1)
# Original instruction: li v995,0
li $t2,0
label_175_mem_copy_loop:
# Original instruction: la v3103,label_782_spilled_v994
la $t0,label_782_spilled_v994
# Original instruction: lw v3103,0(v3103)
lw $t0,0($t0)
# Original instruction: beq v995,v3103,label_176_mem_copy_end
beq $t2,$t0,label_176_mem_copy_end
# Original instruction: la v2917,label_720_spilled_v992
la $t0,label_720_spilled_v992
# Original instruction: lw v2917,0(v2917)
lw $t0,0($t0)
# Original instruction: add v2366,v2917,v995
add $t0,$t0,$t2
# Original instruction: la v2367,label_537_spilled_v996
la $t1,label_537_spilled_v996
# Original instruction: sw v2366,0(v2367)
sw $t0,0($t1)
# Original instruction: la v2368,label_537_spilled_v996
la $t0,label_537_spilled_v996
# Original instruction: lw v2368,0(v2368)
lw $t0,0($t0)
# Original instruction: lb v2705,0(v2368)
lb $t0,0($t0)
# Original instruction: la v2706,label_650_spilled_v998
la $t1,label_650_spilled_v998
# Original instruction: sw v2705,0(v2706)
sw $t0,0($t1)
# Original instruction: la v3100,label_781_spilled_v993
la $t0,label_781_spilled_v993
# Original instruction: lw v3100,0(v3100)
lw $t0,0($t0)
# Original instruction: add v2537,v3100,v995
add $t1,$t0,$t2
# Original instruction: la v2538,label_594_spilled_v997
la $t0,label_594_spilled_v997
# Original instruction: sw v2537,0(v2538)
sw $t1,0($t0)
# Original instruction: la v2539,label_594_spilled_v997
la $t1,label_594_spilled_v997
# Original instruction: lw v2539,0(v2539)
lw $t1,0($t1)
# Original instruction: la v2707,label_650_spilled_v998
la $t0,label_650_spilled_v998
# Original instruction: lw v2707,0(v2707)
lw $t0,0($t0)
# Original instruction: sb v2707,0(v2539)
sb $t0,0($t1)
# Original instruction: addi v995,v995,1
addi $t2,$t2,1
# Original instruction: j label_175_mem_copy_loop
j label_175_mem_copy_loop
label_176_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3203,$fp,-76
addiu $t1,$fp,-76
# Original instruction: la v3204,label_816_spilled_v999
la $t0,label_816_spilled_v999
# Original instruction: sw v3203,0(v3204)
sw $t1,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v3206,$sp,0
addi $t1,$sp,0
# Original instruction: la v3207,label_817_spilled_v1000
la $t0,label_817_spilled_v1000
# Original instruction: sw v3206,0(v3207)
sw $t1,0($t0)
# 
# Loading from v999 from stack into v1000
# Original instruction: li v3047,4
li $t1,4
# Original instruction: la v3048,label_764_spilled_v1001
la $t0,label_764_spilled_v1001
# Original instruction: sw v3047,0(v3048)
sw $t1,0($t0)
# Original instruction: li v1002,0
li $t1,0
label_177_mem_copy_loop:
# Original instruction: la v3049,label_764_spilled_v1001
la $t0,label_764_spilled_v1001
# Original instruction: lw v3049,0(v3049)
lw $t0,0($t0)
# Original instruction: beq v1002,v3049,label_178_mem_copy_end
beq $t1,$t0,label_178_mem_copy_end
# Original instruction: la v3205,label_816_spilled_v999
la $t0,label_816_spilled_v999
# Original instruction: lw v3205,0(v3205)
lw $t0,0($t0)
# Original instruction: add v2393,v3205,v1002
add $t2,$t0,$t1
# Original instruction: la v2394,label_546_spilled_v1003
la $t0,label_546_spilled_v1003
# Original instruction: sw v2393,0(v2394)
sw $t2,0($t0)
# Original instruction: la v2395,label_546_spilled_v1003
la $t0,label_546_spilled_v1003
# Original instruction: lw v2395,0(v2395)
lw $t0,0($t0)
# Original instruction: lb v2762,0(v2395)
lb $t0,0($t0)
# Original instruction: la v2763,label_669_spilled_v1005
la $t2,label_669_spilled_v1005
# Original instruction: sw v2762,0(v2763)
sw $t0,0($t2)
# Original instruction: la v3208,label_817_spilled_v1000
la $t0,label_817_spilled_v1000
# Original instruction: lw v3208,0(v3208)
lw $t0,0($t0)
# Original instruction: add v2645,v3208,v1002
add $t0,$t0,$t1
# Original instruction: la v2646,label_630_spilled_v1004
la $t2,label_630_spilled_v1004
# Original instruction: sw v2645,0(v2646)
sw $t0,0($t2)
# Original instruction: la v2647,label_630_spilled_v1004
la $t0,label_630_spilled_v1004
# Original instruction: lw v2647,0(v2647)
lw $t0,0($t0)
# Original instruction: la v2764,label_669_spilled_v1005
la $t2,label_669_spilled_v1005
# Original instruction: lw v2764,0(v2764)
lw $t2,0($t2)
# Original instruction: sb v2764,0(v2647)
sb $t2,0($t0)
# Original instruction: addi v1002,v1002,1
addi $t1,$t1,1
# Original instruction: j label_177_mem_copy_loop
j label_177_mem_copy_loop
label_178_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3149,$fp,-40
addiu $t0,$fp,-40
# Original instruction: la v3150,label_798_spilled_v1006
la $t1,label_798_spilled_v1006
# Original instruction: sw v3149,0(v3150)
sw $t0,0($t1)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v2936,$sp,0
addi $t0,$sp,0
# Original instruction: la v2937,label_727_spilled_v1007
la $t1,label_727_spilled_v1007
# Original instruction: sw v2936,0(v2937)
sw $t0,0($t1)
# 
# Loading from v1006 from stack into v1007
# Original instruction: li v3152,4
li $t1,4
# Original instruction: la v3153,label_799_spilled_v1008
la $t0,label_799_spilled_v1008
# Original instruction: sw v3152,0(v3153)
sw $t1,0($t0)
# Original instruction: li v1009,0
li $t1,0
label_179_mem_copy_loop:
# Original instruction: la v3154,label_799_spilled_v1008
la $t0,label_799_spilled_v1008
# Original instruction: lw v3154,0(v3154)
lw $t0,0($t0)
# Original instruction: beq v1009,v3154,label_180_mem_copy_end
beq $t1,$t0,label_180_mem_copy_end
# Original instruction: la v3151,label_798_spilled_v1006
la $t0,label_798_spilled_v1006
# Original instruction: lw v3151,0(v3151)
lw $t0,0($t0)
# Original instruction: add v2264,v3151,v1009
add $t2,$t0,$t1
# Original instruction: la v2265,label_503_spilled_v1010
la $t0,label_503_spilled_v1010
# Original instruction: sw v2264,0(v2265)
sw $t2,0($t0)
# Original instruction: la v2266,label_503_spilled_v1010
la $t0,label_503_spilled_v1010
# Original instruction: lw v2266,0(v2266)
lw $t0,0($t0)
# Original instruction: lb v2723,0(v2266)
lb $t0,0($t0)
# Original instruction: la v2724,label_656_spilled_v1012
la $t2,label_656_spilled_v1012
# Original instruction: sw v2723,0(v2724)
sw $t0,0($t2)
# Original instruction: la v2938,label_727_spilled_v1007
la $t0,label_727_spilled_v1007
# Original instruction: lw v2938,0(v2938)
lw $t0,0($t0)
# Original instruction: add v2597,v2938,v1009
add $t2,$t0,$t1
# Original instruction: la v2598,label_614_spilled_v1011
la $t0,label_614_spilled_v1011
# Original instruction: sw v2597,0(v2598)
sw $t2,0($t0)
# Original instruction: la v2599,label_614_spilled_v1011
la $t2,label_614_spilled_v1011
# Original instruction: lw v2599,0(v2599)
lw $t2,0($t2)
# Original instruction: la v2725,label_656_spilled_v1012
la $t0,label_656_spilled_v1012
# Original instruction: lw v2725,0(v2725)
lw $t0,0($t0)
# Original instruction: sb v2725,0(v2599)
sb $t0,0($t2)
# Original instruction: addi v1009,v1009,1
addi $t1,$t1,1
# Original instruction: j label_179_mem_copy_loop
j label_179_mem_copy_loop
label_180_mem_copy_end:
# 
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# GO TO FUNCTION
# Original instruction: jal complexComputation
jal complexComputation
# BACK FROM FUNCTION
# Original instruction: addi v2813,$sp,0
addi $t0,$sp,0
# Original instruction: la v2814,label_686_spilled_v1013
la $t1,label_686_spilled_v1013
# Original instruction: sw v2813,0(v2814)
sw $t0,0($t1)
# Original instruction: addiu v3119,$fp,-108
addiu $t1,$fp,-108
# Original instruction: la v3120,label_788_spilled_v1014
la $t0,label_788_spilled_v1014
# Original instruction: sw v3119,0(v3120)
sw $t1,0($t0)
# 
# Loading from v1013 from stack into v1014
# Original instruction: li v3122,4
li $t0,4
# Original instruction: la v3123,label_789_spilled_v1015
la $t1,label_789_spilled_v1015
# Original instruction: sw v3122,0(v3123)
sw $t0,0($t1)
# Original instruction: li v1016,0
li $t1,0
label_181_mem_copy_loop:
# Original instruction: la v3124,label_789_spilled_v1015
la $t0,label_789_spilled_v1015
# Original instruction: lw v3124,0(v3124)
lw $t0,0($t0)
# Original instruction: beq v1016,v3124,label_182_mem_copy_end
beq $t1,$t0,label_182_mem_copy_end
# Original instruction: la v2815,label_686_spilled_v1013
la $t0,label_686_spilled_v1013
# Original instruction: lw v2815,0(v2815)
lw $t0,0($t0)
# Original instruction: add v2375,v2815,v1016
add $t0,$t0,$t1
# Original instruction: la v2376,label_540_spilled_v1017
la $t2,label_540_spilled_v1017
# Original instruction: sw v2375,0(v2376)
sw $t0,0($t2)
# Original instruction: la v2377,label_540_spilled_v1017
la $t0,label_540_spilled_v1017
# Original instruction: lw v2377,0(v2377)
lw $t0,0($t0)
# Original instruction: lb v2771,0(v2377)
lb $t2,0($t0)
# Original instruction: la v2772,label_672_spilled_v1019
la $t0,label_672_spilled_v1019
# Original instruction: sw v2771,0(v2772)
sw $t2,0($t0)
# Original instruction: la v3121,label_788_spilled_v1014
la $t0,label_788_spilled_v1014
# Original instruction: lw v3121,0(v3121)
lw $t0,0($t0)
# Original instruction: add v2636,v3121,v1016
add $t2,$t0,$t1
# Original instruction: la v2637,label_627_spilled_v1018
la $t0,label_627_spilled_v1018
# Original instruction: sw v2636,0(v2637)
sw $t2,0($t0)
# Original instruction: la v2638,label_627_spilled_v1018
la $t0,label_627_spilled_v1018
# Original instruction: lw v2638,0(v2638)
lw $t0,0($t0)
# Original instruction: la v2773,label_672_spilled_v1019
la $t2,label_672_spilled_v1019
# Original instruction: lw v2773,0(v2773)
lw $t2,0($t2)
# Original instruction: sb v2773,0(v2638)
sb $t2,0($t0)
# Original instruction: addi v1016,v1016,1
addi $t1,$t1,1
# Original instruction: j label_181_mem_copy_loop
j label_181_mem_copy_loop
label_182_mem_copy_end:
# 
# BEGIN FUNCALL EXPR FOR complexComputation
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3146,$fp,-56
addiu $t1,$fp,-56
# Original instruction: la v3147,label_797_spilled_v1020
la $t0,label_797_spilled_v1020
# Original instruction: sw v3146,0(v3147)
sw $t1,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v2981,$sp,0
addi $t0,$sp,0
# Original instruction: la v2982,label_742_spilled_v1021
la $t1,label_742_spilled_v1021
# Original instruction: sw v2981,0(v2982)
sw $t0,0($t1)
# 
# Loading from v1020 from stack into v1021
# Original instruction: li v3143,4
li $t1,4
# Original instruction: la v3144,label_796_spilled_v1022
la $t0,label_796_spilled_v1022
# Original instruction: sw v3143,0(v3144)
sw $t1,0($t0)
# Original instruction: li v1023,0
li $t2,0
label_183_mem_copy_loop:
# Original instruction: la v3145,label_796_spilled_v1022
la $t0,label_796_spilled_v1022
# Original instruction: lw v3145,0(v3145)
lw $t0,0($t0)
# Original instruction: beq v1023,v3145,label_184_mem_copy_end
beq $t2,$t0,label_184_mem_copy_end
# Original instruction: la v3148,label_797_spilled_v1020
la $t0,label_797_spilled_v1020
# Original instruction: lw v3148,0(v3148)
lw $t0,0($t0)
# Original instruction: add v2270,v3148,v1023
add $t0,$t0,$t2
# Original instruction: la v2271,label_505_spilled_v1024
la $t1,label_505_spilled_v1024
# Original instruction: sw v2270,0(v2271)
sw $t0,0($t1)
# Original instruction: la v2272,label_505_spilled_v1024
la $t0,label_505_spilled_v1024
# Original instruction: lw v2272,0(v2272)
lw $t0,0($t0)
# Original instruction: lb v2546,0(v2272)
lb $t0,0($t0)
# Original instruction: la v2547,label_597_spilled_v1026
la $t1,label_597_spilled_v1026
# Original instruction: sw v2546,0(v2547)
sw $t0,0($t1)
# Original instruction: la v2983,label_742_spilled_v1021
la $t0,label_742_spilled_v1021
# Original instruction: lw v2983,0(v2983)
lw $t0,0($t0)
# Original instruction: add v2639,v2983,v1023
add $t0,$t0,$t2
# Original instruction: la v2640,label_628_spilled_v1025
la $t1,label_628_spilled_v1025
# Original instruction: sw v2639,0(v2640)
sw $t0,0($t1)
# Original instruction: la v2548,label_597_spilled_v1026
la $t1,label_597_spilled_v1026
# Original instruction: lw v2548,0(v2548)
lw $t1,0($t1)
# Original instruction: la v2641,label_628_spilled_v1025
la $t0,label_628_spilled_v1025
# Original instruction: lw v2641,0(v2641)
lw $t0,0($t0)
# Original instruction: sb v2548,0(v2641)
sb $t1,0($t0)
# Original instruction: addi v1023,v1023,1
addi $t2,$t2,1
# Original instruction: j label_183_mem_copy_loop
j label_183_mem_copy_loop
label_184_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3215,$fp,-60
addiu $t0,$fp,-60
# Original instruction: la v3216,label_820_spilled_v1027
la $t1,label_820_spilled_v1027
# Original instruction: sw v3215,0(v3216)
sw $t0,0($t1)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v3218,$sp,0
addi $t0,$sp,0
# Original instruction: la v3219,label_821_spilled_v1028
la $t1,label_821_spilled_v1028
# Original instruction: sw v3218,0(v3219)
sw $t0,0($t1)
# 
# Loading from v1027 from stack into v1028
# Original instruction: li v2795,4
li $t1,4
# Original instruction: la v2796,label_680_spilled_v1029
la $t0,label_680_spilled_v1029
# Original instruction: sw v2795,0(v2796)
sw $t1,0($t0)
# Original instruction: li v1030,0
li $t1,0
label_185_mem_copy_loop:
# Original instruction: la v2797,label_680_spilled_v1029
la $t0,label_680_spilled_v1029
# Original instruction: lw v2797,0(v2797)
lw $t0,0($t0)
# Original instruction: beq v1030,v2797,label_186_mem_copy_end
beq $t1,$t0,label_186_mem_copy_end
# Original instruction: la v3217,label_820_spilled_v1027
la $t0,label_820_spilled_v1027
# Original instruction: lw v3217,0(v3217)
lw $t0,0($t0)
# Original instruction: add v2252,v3217,v1030
add $t0,$t0,$t1
# Original instruction: la v2253,label_499_spilled_v1031
la $t2,label_499_spilled_v1031
# Original instruction: sw v2252,0(v2253)
sw $t0,0($t2)
# Original instruction: la v2254,label_499_spilled_v1031
la $t0,label_499_spilled_v1031
# Original instruction: lw v2254,0(v2254)
lw $t0,0($t0)
# Original instruction: lb v2687,0(v2254)
lb $t2,0($t0)
# Original instruction: la v2688,label_644_spilled_v1033
la $t0,label_644_spilled_v1033
# Original instruction: sw v2687,0(v2688)
sw $t2,0($t0)
# Original instruction: la v3220,label_821_spilled_v1028
la $t0,label_821_spilled_v1028
# Original instruction: lw v3220,0(v3220)
lw $t0,0($t0)
# Original instruction: add v2411,v3220,v1030
add $t0,$t0,$t1
# Original instruction: la v2412,label_552_spilled_v1032
la $t2,label_552_spilled_v1032
# Original instruction: sw v2411,0(v2412)
sw $t0,0($t2)
# Original instruction: la v2413,label_552_spilled_v1032
la $t2,label_552_spilled_v1032
# Original instruction: lw v2413,0(v2413)
lw $t2,0($t2)
# Original instruction: la v2689,label_644_spilled_v1033
la $t0,label_644_spilled_v1033
# Original instruction: lw v2689,0(v2689)
lw $t0,0($t0)
# Original instruction: sb v2689,0(v2413)
sb $t0,0($t2)
# Original instruction: addi v1030,v1030,1
addi $t1,$t1,1
# Original instruction: j label_185_mem_copy_loop
j label_185_mem_copy_loop
label_186_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v2840,$fp,-64
addiu $t0,$fp,-64
# Original instruction: la v2841,label_695_spilled_v1034
la $t1,label_695_spilled_v1034
# Original instruction: sw v2840,0(v2841)
sw $t0,0($t1)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v3080,$sp,0
addi $t0,$sp,0
# Original instruction: la v3081,label_775_spilled_v1035
la $t1,label_775_spilled_v1035
# Original instruction: sw v3080,0(v3081)
sw $t0,0($t1)
# 
# Loading from v1034 from stack into v1035
# Original instruction: li v3083,4
li $t1,4
# Original instruction: la v3084,label_776_spilled_v1036
la $t0,label_776_spilled_v1036
# Original instruction: sw v3083,0(v3084)
sw $t1,0($t0)
# Original instruction: li v1037,0
li $t1,0
label_187_mem_copy_loop:
# Original instruction: la v3085,label_776_spilled_v1036
la $t0,label_776_spilled_v1036
# Original instruction: lw v3085,0(v3085)
lw $t0,0($t0)
# Original instruction: beq v1037,v3085,label_188_mem_copy_end
beq $t1,$t0,label_188_mem_copy_end
# Original instruction: la v2842,label_695_spilled_v1034
la $t0,label_695_spilled_v1034
# Original instruction: lw v2842,0(v2842)
lw $t0,0($t0)
# Original instruction: add v2246,v2842,v1037
add $t2,$t0,$t1
# Original instruction: la v2247,label_497_spilled_v1038
la $t0,label_497_spilled_v1038
# Original instruction: sw v2246,0(v2247)
sw $t2,0($t0)
# Original instruction: la v2248,label_497_spilled_v1038
la $t0,label_497_spilled_v1038
# Original instruction: lw v2248,0(v2248)
lw $t0,0($t0)
# Original instruction: lb v2750,0(v2248)
lb $t2,0($t0)
# Original instruction: la v2751,label_665_spilled_v1040
la $t0,label_665_spilled_v1040
# Original instruction: sw v2750,0(v2751)
sw $t2,0($t0)
# Original instruction: la v3082,label_775_spilled_v1035
la $t0,label_775_spilled_v1035
# Original instruction: lw v3082,0(v3082)
lw $t0,0($t0)
# Original instruction: add v2558,v3082,v1037
add $t2,$t0,$t1
# Original instruction: la v2559,label_601_spilled_v1039
la $t0,label_601_spilled_v1039
# Original instruction: sw v2558,0(v2559)
sw $t2,0($t0)
# Original instruction: la v2560,label_601_spilled_v1039
la $t2,label_601_spilled_v1039
# Original instruction: lw v2560,0(v2560)
lw $t2,0($t2)
# Original instruction: la v2752,label_665_spilled_v1040
la $t0,label_665_spilled_v1040
# Original instruction: lw v2752,0(v2752)
lw $t0,0($t0)
# Original instruction: sb v2752,0(v2560)
sb $t0,0($t2)
# Original instruction: addi v1037,v1037,1
addi $t1,$t1,1
# Original instruction: j label_187_mem_copy_loop
j label_187_mem_copy_loop
label_188_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3251,$fp,-68
addiu $t1,$fp,-68
# Original instruction: la v3252,label_832_spilled_v1041
la $t0,label_832_spilled_v1041
# Original instruction: sw v3251,0(v3252)
sw $t1,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v3254,$sp,0
addi $t0,$sp,0
# Original instruction: la v3255,label_833_spilled_v1042
la $t1,label_833_spilled_v1042
# Original instruction: sw v3254,0(v3255)
sw $t0,0($t1)
# 
# Loading from v1041 from stack into v1042
# Original instruction: li v2924,4
li $t1,4
# Original instruction: la v2925,label_723_spilled_v1043
la $t0,label_723_spilled_v1043
# Original instruction: sw v2924,0(v2925)
sw $t1,0($t0)
# Original instruction: li v1044,0
li $t1,0
label_189_mem_copy_loop:
# Original instruction: la v2926,label_723_spilled_v1043
la $t0,label_723_spilled_v1043
# Original instruction: lw v2926,0(v2926)
lw $t0,0($t0)
# Original instruction: beq v1044,v2926,label_190_mem_copy_end
beq $t1,$t0,label_190_mem_copy_end
# Original instruction: la v3253,label_832_spilled_v1041
la $t0,label_832_spilled_v1041
# Original instruction: lw v3253,0(v3253)
lw $t0,0($t0)
# Original instruction: add v2378,v3253,v1044
add $t2,$t0,$t1
# Original instruction: la v2379,label_541_spilled_v1045
la $t0,label_541_spilled_v1045
# Original instruction: sw v2378,0(v2379)
sw $t2,0($t0)
# Original instruction: la v2380,label_541_spilled_v1045
la $t0,label_541_spilled_v1045
# Original instruction: lw v2380,0(v2380)
lw $t0,0($t0)
# Original instruction: lb v2489,0(v2380)
lb $t0,0($t0)
# Original instruction: la v2490,label_578_spilled_v1047
la $t2,label_578_spilled_v1047
# Original instruction: sw v2489,0(v2490)
sw $t0,0($t2)
# Original instruction: la v3256,label_833_spilled_v1042
la $t0,label_833_spilled_v1042
# Original instruction: lw v3256,0(v3256)
lw $t0,0($t0)
# Original instruction: add v2513,v3256,v1044
add $t2,$t0,$t1
# Original instruction: la v2514,label_586_spilled_v1046
la $t0,label_586_spilled_v1046
# Original instruction: sw v2513,0(v2514)
sw $t2,0($t0)
# Original instruction: la v2491,label_578_spilled_v1047
la $t0,label_578_spilled_v1047
# Original instruction: lw v2491,0(v2491)
lw $t0,0($t0)
# Original instruction: la v2515,label_586_spilled_v1046
la $t2,label_586_spilled_v1046
# Original instruction: lw v2515,0(v2515)
lw $t2,0($t2)
# Original instruction: sb v2491,0(v2515)
sb $t0,0($t2)
# Original instruction: addi v1044,v1044,1
addi $t1,$t1,1
# Original instruction: j label_189_mem_copy_loop
j label_189_mem_copy_loop
label_190_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3242,$fp,-72
addiu $t1,$fp,-72
# Original instruction: la v3243,label_829_spilled_v1048
la $t0,label_829_spilled_v1048
# Original instruction: sw v3242,0(v3243)
sw $t1,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v3239,$sp,0
addi $t0,$sp,0
# Original instruction: la v3240,label_828_spilled_v1049
la $t1,label_828_spilled_v1049
# Original instruction: sw v3239,0(v3240)
sw $t0,0($t1)
# 
# Loading from v1048 from stack into v1049
# Original instruction: li v2900,4
li $t1,4
# Original instruction: la v2901,label_715_spilled_v1050
la $t0,label_715_spilled_v1050
# Original instruction: sw v2900,0(v2901)
sw $t1,0($t0)
# Original instruction: li v1051,0
li $t2,0
label_191_mem_copy_loop:
# Original instruction: la v2902,label_715_spilled_v1050
la $t0,label_715_spilled_v1050
# Original instruction: lw v2902,0(v2902)
lw $t0,0($t0)
# Original instruction: beq v1051,v2902,label_192_mem_copy_end
beq $t2,$t0,label_192_mem_copy_end
# Original instruction: la v3244,label_829_spilled_v1048
la $t0,label_829_spilled_v1048
# Original instruction: lw v3244,0(v3244)
lw $t0,0($t0)
# Original instruction: add v2303,v3244,v1051
add $t1,$t0,$t2
# Original instruction: la v2304,label_516_spilled_v1052
la $t0,label_516_spilled_v1052
# Original instruction: sw v2303,0(v2304)
sw $t1,0($t0)
# Original instruction: la v2305,label_516_spilled_v1052
la $t0,label_516_spilled_v1052
# Original instruction: lw v2305,0(v2305)
lw $t0,0($t0)
# Original instruction: lb v2477,0(v2305)
lb $t0,0($t0)
# Original instruction: la v2478,label_574_spilled_v1054
la $t1,label_574_spilled_v1054
# Original instruction: sw v2477,0(v2478)
sw $t0,0($t1)
# Original instruction: la v3241,label_828_spilled_v1049
la $t0,label_828_spilled_v1049
# Original instruction: lw v3241,0(v3241)
lw $t0,0($t0)
# Original instruction: add v2588,v3241,v1051
add $t0,$t0,$t2
# Original instruction: la v2589,label_611_spilled_v1053
la $t1,label_611_spilled_v1053
# Original instruction: sw v2588,0(v2589)
sw $t0,0($t1)
# Original instruction: la v2479,label_574_spilled_v1054
la $t1,label_574_spilled_v1054
# Original instruction: lw v2479,0(v2479)
lw $t1,0($t1)
# Original instruction: la v2590,label_611_spilled_v1053
la $t0,label_611_spilled_v1053
# Original instruction: lw v2590,0(v2590)
lw $t0,0($t0)
# Original instruction: sb v2479,0(v2590)
sb $t1,0($t0)
# Original instruction: addi v1051,v1051,1
addi $t2,$t2,1
# Original instruction: j label_191_mem_copy_loop
j label_191_mem_copy_loop
label_192_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v2804,$fp,-76
addiu $t0,$fp,-76
# Original instruction: la v2805,label_683_spilled_v1055
la $t1,label_683_spilled_v1055
# Original instruction: sw v2804,0(v2805)
sw $t0,0($t1)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v2867,$sp,0
addi $t0,$sp,0
# Original instruction: la v2868,label_704_spilled_v1056
la $t1,label_704_spilled_v1056
# Original instruction: sw v2867,0(v2868)
sw $t0,0($t1)
# 
# Loading from v1055 from stack into v1056
# Original instruction: li v2864,4
li $t0,4
# Original instruction: la v2865,label_703_spilled_v1057
la $t1,label_703_spilled_v1057
# Original instruction: sw v2864,0(v2865)
sw $t0,0($t1)
# Original instruction: li v1058,0
li $t1,0
label_193_mem_copy_loop:
# Original instruction: la v2866,label_703_spilled_v1057
la $t0,label_703_spilled_v1057
# Original instruction: lw v2866,0(v2866)
lw $t0,0($t0)
# Original instruction: beq v1058,v2866,label_194_mem_copy_end
beq $t1,$t0,label_194_mem_copy_end
# Original instruction: la v2806,label_683_spilled_v1055
la $t0,label_683_spilled_v1055
# Original instruction: lw v2806,0(v2806)
lw $t0,0($t0)
# Original instruction: add v2294,v2806,v1058
add $t2,$t0,$t1
# Original instruction: la v2295,label_513_spilled_v1059
la $t0,label_513_spilled_v1059
# Original instruction: sw v2294,0(v2295)
sw $t2,0($t0)
# Original instruction: la v2296,label_513_spilled_v1059
la $t0,label_513_spilled_v1059
# Original instruction: lw v2296,0(v2296)
lw $t0,0($t0)
# Original instruction: lb v2624,0(v2296)
lb $t0,0($t0)
# Original instruction: la v2625,label_623_spilled_v1061
la $t2,label_623_spilled_v1061
# Original instruction: sw v2624,0(v2625)
sw $t0,0($t2)
# Original instruction: la v2869,label_704_spilled_v1056
la $t0,label_704_spilled_v1056
# Original instruction: lw v2869,0(v2869)
lw $t0,0($t0)
# Original instruction: add v2633,v2869,v1058
add $t0,$t0,$t1
# Original instruction: la v2634,label_626_spilled_v1060
la $t2,label_626_spilled_v1060
# Original instruction: sw v2633,0(v2634)
sw $t0,0($t2)
# Original instruction: la v2626,label_623_spilled_v1061
la $t2,label_623_spilled_v1061
# Original instruction: lw v2626,0(v2626)
lw $t2,0($t2)
# Original instruction: la v2635,label_626_spilled_v1060
la $t0,label_626_spilled_v1060
# Original instruction: lw v2635,0(v2635)
lw $t0,0($t0)
# Original instruction: sb v2626,0(v2635)
sb $t2,0($t0)
# Original instruction: addi v1058,v1058,1
addi $t1,$t1,1
# Original instruction: j label_193_mem_copy_loop
j label_193_mem_copy_loop
label_194_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3290,$fp,-40
addiu $t0,$fp,-40
# Original instruction: la v3291,label_845_spilled_v1062
la $t1,label_845_spilled_v1062
# Original instruction: sw v3290,0(v3291)
sw $t0,0($t1)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v3287,$sp,0
addi $t0,$sp,0
# Original instruction: la v3288,label_844_spilled_v1063
la $t1,label_844_spilled_v1063
# Original instruction: sw v3287,0(v3288)
sw $t0,0($t1)
# 
# Loading from v1062 from stack into v1063
# Original instruction: li v2846,4
li $t0,4
# Original instruction: la v2847,label_697_spilled_v1064
la $t1,label_697_spilled_v1064
# Original instruction: sw v2846,0(v2847)
sw $t0,0($t1)
# Original instruction: li v1065,0
li $t0,0
label_195_mem_copy_loop:
# Original instruction: la v2848,label_697_spilled_v1064
la $t1,label_697_spilled_v1064
# Original instruction: lw v2848,0(v2848)
lw $t1,0($t1)
# Original instruction: beq v1065,v2848,label_196_mem_copy_end
beq $t0,$t1,label_196_mem_copy_end
# Original instruction: la v3292,label_845_spilled_v1062
la $t1,label_845_spilled_v1062
# Original instruction: lw v3292,0(v3292)
lw $t1,0($t1)
# Original instruction: add v2342,v3292,v1065
add $t1,$t1,$t0
# Original instruction: la v2343,label_529_spilled_v1066
la $t2,label_529_spilled_v1066
# Original instruction: sw v2342,0(v2343)
sw $t1,0($t2)
# Original instruction: la v2344,label_529_spilled_v1066
la $t1,label_529_spilled_v1066
# Original instruction: lw v2344,0(v2344)
lw $t1,0($t1)
# Original instruction: lb v2474,0(v2344)
lb $t1,0($t1)
# Original instruction: la v2475,label_573_spilled_v1068
la $t2,label_573_spilled_v1068
# Original instruction: sw v2474,0(v2475)
sw $t1,0($t2)
# Original instruction: la v3289,label_844_spilled_v1063
la $t1,label_844_spilled_v1063
# Original instruction: lw v3289,0(v3289)
lw $t1,0($t1)
# Original instruction: add v2498,v3289,v1065
add $t1,$t1,$t0
# Original instruction: la v2499,label_581_spilled_v1067
la $t2,label_581_spilled_v1067
# Original instruction: sw v2498,0(v2499)
sw $t1,0($t2)
# Original instruction: la v2476,label_573_spilled_v1068
la $t1,label_573_spilled_v1068
# Original instruction: lw v2476,0(v2476)
lw $t1,0($t1)
# Original instruction: la v2500,label_581_spilled_v1067
la $t2,label_581_spilled_v1067
# Original instruction: lw v2500,0(v2500)
lw $t2,0($t2)
# Original instruction: sb v2476,0(v2500)
sb $t1,0($t2)
# Original instruction: addi v1065,v1065,1
addi $t0,$t0,1
# Original instruction: j label_195_mem_copy_loop
j label_195_mem_copy_loop
label_196_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3077,$fp,-44
addiu $t1,$fp,-44
# Original instruction: la v3078,label_774_spilled_v1069
la $t0,label_774_spilled_v1069
# Original instruction: sw v3077,0(v3078)
sw $t1,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v3131,$sp,0
addi $t0,$sp,0
# Original instruction: la v3132,label_792_spilled_v1070
la $t1,label_792_spilled_v1070
# Original instruction: sw v3131,0(v3132)
sw $t0,0($t1)
# 
# Loading from v1069 from stack into v1070
# Original instruction: li v3134,4
li $t0,4
# Original instruction: la v3135,label_793_spilled_v1071
la $t1,label_793_spilled_v1071
# Original instruction: sw v3134,0(v3135)
sw $t0,0($t1)
# Original instruction: li v1072,0
li $t2,0
label_197_mem_copy_loop:
# Original instruction: la v3136,label_793_spilled_v1071
la $t0,label_793_spilled_v1071
# Original instruction: lw v3136,0(v3136)
lw $t0,0($t0)
# Original instruction: beq v1072,v3136,label_198_mem_copy_end
beq $t2,$t0,label_198_mem_copy_end
# Original instruction: la v3079,label_774_spilled_v1069
la $t0,label_774_spilled_v1069
# Original instruction: lw v3079,0(v3079)
lw $t0,0($t0)
# Original instruction: add v2258,v3079,v1072
add $t0,$t0,$t2
# Original instruction: la v2259,label_501_spilled_v1073
la $t1,label_501_spilled_v1073
# Original instruction: sw v2258,0(v2259)
sw $t0,0($t1)
# Original instruction: la v2260,label_501_spilled_v1073
la $t0,label_501_spilled_v1073
# Original instruction: lw v2260,0(v2260)
lw $t0,0($t0)
# Original instruction: lb v2729,0(v2260)
lb $t0,0($t0)
# Original instruction: la v2730,label_658_spilled_v1075
la $t1,label_658_spilled_v1075
# Original instruction: sw v2729,0(v2730)
sw $t0,0($t1)
# Original instruction: la v3133,label_792_spilled_v1070
la $t0,label_792_spilled_v1070
# Original instruction: lw v3133,0(v3133)
lw $t0,0($t0)
# Original instruction: add v2510,v3133,v1072
add $t1,$t0,$t2
# Original instruction: la v2511,label_585_spilled_v1074
la $t0,label_585_spilled_v1074
# Original instruction: sw v2510,0(v2511)
sw $t1,0($t0)
# Original instruction: la v2512,label_585_spilled_v1074
la $t0,label_585_spilled_v1074
# Original instruction: lw v2512,0(v2512)
lw $t0,0($t0)
# Original instruction: la v2731,label_658_spilled_v1075
la $t1,label_658_spilled_v1075
# Original instruction: lw v2731,0(v2731)
lw $t1,0($t1)
# Original instruction: sb v2731,0(v2512)
sb $t1,0($t0)
# Original instruction: addi v1072,v1072,1
addi $t2,$t2,1
# Original instruction: j label_197_mem_copy_loop
j label_197_mem_copy_loop
label_198_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3266,$fp,-48
addiu $t0,$fp,-48
# Original instruction: la v3267,label_837_spilled_v1076
la $t1,label_837_spilled_v1076
# Original instruction: sw v3266,0(v3267)
sw $t0,0($t1)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v3263,$sp,0
addi $t1,$sp,0
# Original instruction: la v3264,label_836_spilled_v1077
la $t0,label_836_spilled_v1077
# Original instruction: sw v3263,0(v3264)
sw $t1,0($t0)
# 
# Loading from v1076 from stack into v1077
# Original instruction: li v2837,4
li $t1,4
# Original instruction: la v2838,label_694_spilled_v1078
la $t0,label_694_spilled_v1078
# Original instruction: sw v2837,0(v2838)
sw $t1,0($t0)
# Original instruction: li v1079,0
li $t2,0
label_199_mem_copy_loop:
# Original instruction: la v2839,label_694_spilled_v1078
la $t0,label_694_spilled_v1078
# Original instruction: lw v2839,0(v2839)
lw $t0,0($t0)
# Original instruction: beq v1079,v2839,label_200_mem_copy_end
beq $t2,$t0,label_200_mem_copy_end
# Original instruction: la v3268,label_837_spilled_v1076
la $t0,label_837_spilled_v1076
# Original instruction: lw v3268,0(v3268)
lw $t0,0($t0)
# Original instruction: add v2285,v3268,v1079
add $t1,$t0,$t2
# Original instruction: la v2286,label_510_spilled_v1080
la $t0,label_510_spilled_v1080
# Original instruction: sw v2285,0(v2286)
sw $t1,0($t0)
# Original instruction: la v2287,label_510_spilled_v1080
la $t0,label_510_spilled_v1080
# Original instruction: lw v2287,0(v2287)
lw $t0,0($t0)
# Original instruction: lb v2738,0(v2287)
lb $t1,0($t0)
# Original instruction: la v2739,label_661_spilled_v1082
la $t0,label_661_spilled_v1082
# Original instruction: sw v2738,0(v2739)
sw $t1,0($t0)
# Original instruction: la v3265,label_836_spilled_v1077
la $t0,label_836_spilled_v1077
# Original instruction: lw v3265,0(v3265)
lw $t0,0($t0)
# Original instruction: add v2441,v3265,v1079
add $t1,$t0,$t2
# Original instruction: la v2442,label_562_spilled_v1081
la $t0,label_562_spilled_v1081
# Original instruction: sw v2441,0(v2442)
sw $t1,0($t0)
# Original instruction: la v2443,label_562_spilled_v1081
la $t0,label_562_spilled_v1081
# Original instruction: lw v2443,0(v2443)
lw $t0,0($t0)
# Original instruction: la v2740,label_661_spilled_v1082
la $t1,label_661_spilled_v1082
# Original instruction: lw v2740,0(v2740)
lw $t1,0($t1)
# Original instruction: sb v2740,0(v2443)
sb $t1,0($t0)
# Original instruction: addi v1079,v1079,1
addi $t2,$t2,1
# Original instruction: j label_199_mem_copy_loop
j label_199_mem_copy_loop
label_200_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3014,$fp,-52
addiu $t1,$fp,-52
# Original instruction: la v3015,label_753_spilled_v1083
la $t0,label_753_spilled_v1083
# Original instruction: sw v3014,0(v3015)
sw $t1,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v2828,$sp,0
addi $t1,$sp,0
# Original instruction: la v2829,label_691_spilled_v1084
la $t0,label_691_spilled_v1084
# Original instruction: sw v2828,0(v2829)
sw $t1,0($t0)
# 
# Loading from v1083 from stack into v1084
# Original instruction: li v3017,4
li $t1,4
# Original instruction: la v3018,label_754_spilled_v1085
la $t0,label_754_spilled_v1085
# Original instruction: sw v3017,0(v3018)
sw $t1,0($t0)
# Original instruction: li v1086,0
li $t1,0
label_201_mem_copy_loop:
# Original instruction: la v3019,label_754_spilled_v1085
la $t0,label_754_spilled_v1085
# Original instruction: lw v3019,0(v3019)
lw $t0,0($t0)
# Original instruction: beq v1086,v3019,label_202_mem_copy_end
beq $t1,$t0,label_202_mem_copy_end
# Original instruction: la v3016,label_753_spilled_v1083
la $t0,label_753_spilled_v1083
# Original instruction: lw v3016,0(v3016)
lw $t0,0($t0)
# Original instruction: add v2315,v3016,v1086
add $t0,$t0,$t1
# Original instruction: la v2316,label_520_spilled_v1087
la $t2,label_520_spilled_v1087
# Original instruction: sw v2315,0(v2316)
sw $t0,0($t2)
# Original instruction: la v2317,label_520_spilled_v1087
la $t0,label_520_spilled_v1087
# Original instruction: lw v2317,0(v2317)
lw $t0,0($t0)
# Original instruction: lb v2444,0(v2317)
lb $t2,0($t0)
# Original instruction: la v2445,label_563_spilled_v1089
la $t0,label_563_spilled_v1089
# Original instruction: sw v2444,0(v2445)
sw $t2,0($t0)
# Original instruction: la v2830,label_691_spilled_v1084
la $t0,label_691_spilled_v1084
# Original instruction: lw v2830,0(v2830)
lw $t0,0($t0)
# Original instruction: add v2615,v2830,v1086
add $t0,$t0,$t1
# Original instruction: la v2616,label_620_spilled_v1088
la $t2,label_620_spilled_v1088
# Original instruction: sw v2615,0(v2616)
sw $t0,0($t2)
# Original instruction: la v2446,label_563_spilled_v1089
la $t0,label_563_spilled_v1089
# Original instruction: lw v2446,0(v2446)
lw $t0,0($t0)
# Original instruction: la v2617,label_620_spilled_v1088
la $t2,label_620_spilled_v1088
# Original instruction: lw v2617,0(v2617)
lw $t2,0($t2)
# Original instruction: sb v2446,0(v2617)
sb $t0,0($t2)
# Original instruction: addi v1086,v1086,1
addi $t1,$t1,1
# Original instruction: j label_201_mem_copy_loop
j label_201_mem_copy_loop
label_202_mem_copy_end:
# 
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# GO TO FUNCTION
# Original instruction: jal complexComputation
jal complexComputation
# BACK FROM FUNCTION
# Original instruction: addi v3179,$sp,0
addi $t0,$sp,0
# Original instruction: la v3180,label_808_spilled_v1090
la $t1,label_808_spilled_v1090
# Original instruction: sw v3179,0(v3180)
sw $t0,0($t1)
# Original instruction: addiu v3182,$fp,-112
addiu $t0,$fp,-112
# Original instruction: la v3183,label_809_spilled_v1091
la $t1,label_809_spilled_v1091
# Original instruction: sw v3182,0(v3183)
sw $t0,0($t1)
# 
# Loading from v1090 from stack into v1091
# Original instruction: li v2933,4
li $t0,4
# Original instruction: la v2934,label_726_spilled_v1092
la $t1,label_726_spilled_v1092
# Original instruction: sw v2933,0(v2934)
sw $t0,0($t1)
# Original instruction: li v1093,0
li $t1,0
label_203_mem_copy_loop:
# Original instruction: la v2935,label_726_spilled_v1092
la $t0,label_726_spilled_v1092
# Original instruction: lw v2935,0(v2935)
lw $t0,0($t0)
# Original instruction: beq v1093,v2935,label_204_mem_copy_end
beq $t1,$t0,label_204_mem_copy_end
# Original instruction: la v3181,label_808_spilled_v1090
la $t0,label_808_spilled_v1090
# Original instruction: lw v3181,0(v3181)
lw $t0,0($t0)
# Original instruction: add v2324,v3181,v1093
add $t0,$t0,$t1
# Original instruction: la v2325,label_523_spilled_v1094
la $t2,label_523_spilled_v1094
# Original instruction: sw v2324,0(v2325)
sw $t0,0($t2)
# Original instruction: la v2326,label_523_spilled_v1094
la $t0,label_523_spilled_v1094
# Original instruction: lw v2326,0(v2326)
lw $t0,0($t0)
# Original instruction: lb v2570,0(v2326)
lb $t0,0($t0)
# Original instruction: la v2571,label_605_spilled_v1096
la $t2,label_605_spilled_v1096
# Original instruction: sw v2570,0(v2571)
sw $t0,0($t2)
# Original instruction: la v3184,label_809_spilled_v1091
la $t0,label_809_spilled_v1091
# Original instruction: lw v3184,0(v3184)
lw $t0,0($t0)
# Original instruction: add v2579,v3184,v1093
add $t0,$t0,$t1
# Original instruction: la v2580,label_608_spilled_v1095
la $t2,label_608_spilled_v1095
# Original instruction: sw v2579,0(v2580)
sw $t0,0($t2)
# Original instruction: la v2572,label_605_spilled_v1096
la $t2,label_605_spilled_v1096
# Original instruction: lw v2572,0(v2572)
lw $t2,0($t2)
# Original instruction: la v2581,label_608_spilled_v1095
la $t0,label_608_spilled_v1095
# Original instruction: lw v2581,0(v2581)
lw $t0,0($t0)
# Original instruction: sb v2572,0(v2581)
sb $t2,0($t0)
# Original instruction: addi v1093,v1093,1
addi $t1,$t1,1
# Original instruction: j label_203_mem_copy_loop
j label_203_mem_copy_loop
label_204_mem_copy_end:
# 
# BEGIN FUNCALL EXPR FOR complexComputation
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v2972,$fp,-76
addiu $t1,$fp,-76
# Original instruction: la v2973,label_739_spilled_v1097
la $t0,label_739_spilled_v1097
# Original instruction: sw v2972,0(v2973)
sw $t1,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v2930,$sp,0
addi $t1,$sp,0
# Original instruction: la v2931,label_725_spilled_v1098
la $t0,label_725_spilled_v1098
# Original instruction: sw v2930,0(v2931)
sw $t1,0($t0)
# 
# Loading from v1097 from stack into v1098
# Original instruction: li v2969,4
li $t0,4
# Original instruction: la v2970,label_738_spilled_v1099
la $t1,label_738_spilled_v1099
# Original instruction: sw v2969,0(v2970)
sw $t0,0($t1)
# Original instruction: li v1100,0
li $t1,0
label_205_mem_copy_loop:
# Original instruction: la v2971,label_738_spilled_v1099
la $t0,label_738_spilled_v1099
# Original instruction: lw v2971,0(v2971)
lw $t0,0($t0)
# Original instruction: beq v1100,v2971,label_206_mem_copy_end
beq $t1,$t0,label_206_mem_copy_end
# Original instruction: la v2974,label_739_spilled_v1097
la $t0,label_739_spilled_v1097
# Original instruction: lw v2974,0(v2974)
lw $t0,0($t0)
# Original instruction: add v2312,v2974,v1100
add $t2,$t0,$t1
# Original instruction: la v2313,label_519_spilled_v1101
la $t0,label_519_spilled_v1101
# Original instruction: sw v2312,0(v2313)
sw $t2,0($t0)
# Original instruction: la v2314,label_519_spilled_v1101
la $t0,label_519_spilled_v1101
# Original instruction: lw v2314,0(v2314)
lw $t0,0($t0)
# Original instruction: lb v2756,0(v2314)
lb $t2,0($t0)
# Original instruction: la v2757,label_667_spilled_v1103
la $t0,label_667_spilled_v1103
# Original instruction: sw v2756,0(v2757)
sw $t2,0($t0)
# Original instruction: la v2932,label_725_spilled_v1098
la $t0,label_725_spilled_v1098
# Original instruction: lw v2932,0(v2932)
lw $t0,0($t0)
# Original instruction: add v2612,v2932,v1100
add $t2,$t0,$t1
# Original instruction: la v2613,label_619_spilled_v1102
la $t0,label_619_spilled_v1102
# Original instruction: sw v2612,0(v2613)
sw $t2,0($t0)
# Original instruction: la v2614,label_619_spilled_v1102
la $t2,label_619_spilled_v1102
# Original instruction: lw v2614,0(v2614)
lw $t2,0($t2)
# Original instruction: la v2758,label_667_spilled_v1103
la $t0,label_667_spilled_v1103
# Original instruction: lw v2758,0(v2758)
lw $t0,0($t0)
# Original instruction: sb v2758,0(v2614)
sb $t0,0($t2)
# Original instruction: addi v1100,v1100,1
addi $t1,$t1,1
# Original instruction: j label_205_mem_copy_loop
j label_205_mem_copy_loop
label_206_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v2993,$fp,-72
addiu $t1,$fp,-72
# Original instruction: la v2994,label_746_spilled_v1104
la $t0,label_746_spilled_v1104
# Original instruction: sw v2993,0(v2994)
sw $t1,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v2903,$sp,0
addi $t1,$sp,0
# Original instruction: la v2904,label_716_spilled_v1105
la $t0,label_716_spilled_v1105
# Original instruction: sw v2903,0(v2904)
sw $t1,0($t0)
# 
# Loading from v1104 from stack into v1105
# Original instruction: li v2996,4
li $t1,4
# Original instruction: la v2997,label_747_spilled_v1106
la $t0,label_747_spilled_v1106
# Original instruction: sw v2996,0(v2997)
sw $t1,0($t0)
# Original instruction: li v1107,0
li $t0,0
label_207_mem_copy_loop:
# Original instruction: la v2998,label_747_spilled_v1106
la $t1,label_747_spilled_v1106
# Original instruction: lw v2998,0(v2998)
lw $t1,0($t1)
# Original instruction: beq v1107,v2998,label_208_mem_copy_end
beq $t0,$t1,label_208_mem_copy_end
# Original instruction: la v2995,label_746_spilled_v1104
la $t1,label_746_spilled_v1104
# Original instruction: lw v2995,0(v2995)
lw $t1,0($t1)
# Original instruction: add v2399,v2995,v1107
add $t2,$t1,$t0
# Original instruction: la v2400,label_548_spilled_v1108
la $t1,label_548_spilled_v1108
# Original instruction: sw v2399,0(v2400)
sw $t2,0($t1)
# Original instruction: la v2401,label_548_spilled_v1108
la $t1,label_548_spilled_v1108
# Original instruction: lw v2401,0(v2401)
lw $t1,0($t1)
# Original instruction: lb v2462,0(v2401)
lb $t1,0($t1)
# Original instruction: la v2463,label_569_spilled_v1110
la $t2,label_569_spilled_v1110
# Original instruction: sw v2462,0(v2463)
sw $t1,0($t2)
# Original instruction: la v2905,label_716_spilled_v1105
la $t1,label_716_spilled_v1105
# Original instruction: lw v2905,0(v2905)
lw $t1,0($t1)
# Original instruction: add v2522,v2905,v1107
add $t2,$t1,$t0
# Original instruction: la v2523,label_589_spilled_v1109
la $t1,label_589_spilled_v1109
# Original instruction: sw v2522,0(v2523)
sw $t2,0($t1)
# Original instruction: la v2464,label_569_spilled_v1110
la $t1,label_569_spilled_v1110
# Original instruction: lw v2464,0(v2464)
lw $t1,0($t1)
# Original instruction: la v2524,label_589_spilled_v1109
la $t2,label_589_spilled_v1109
# Original instruction: lw v2524,0(v2524)
lw $t2,0($t2)
# Original instruction: sb v2464,0(v2524)
sb $t1,0($t2)
# Original instruction: addi v1107,v1107,1
addi $t0,$t0,1
# Original instruction: j label_207_mem_copy_loop
j label_207_mem_copy_loop
label_208_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3308,$fp,-68
addiu $t1,$fp,-68
# Original instruction: la v3309,label_851_spilled_v1111
la $t0,label_851_spilled_v1111
# Original instruction: sw v3308,0(v3309)
sw $t1,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v1112,$sp,0
addi $t0,$sp,0
# 
# Loading from v1111 from stack into v1112
# Original instruction: li v2861,4
li $t1,4
# Original instruction: la v2862,label_702_spilled_v1113
la $t2,label_702_spilled_v1113
# Original instruction: sw v2861,0(v2862)
sw $t1,0($t2)
# Original instruction: li v1114,0
li $t2,0
label_209_mem_copy_loop:
# Original instruction: la v2863,label_702_spilled_v1113
la $t1,label_702_spilled_v1113
# Original instruction: lw v2863,0(v2863)
lw $t1,0($t1)
# Original instruction: beq v1114,v2863,label_210_mem_copy_end
beq $t2,$t1,label_210_mem_copy_end
# Original instruction: la v3310,label_851_spilled_v1111
la $t1,label_851_spilled_v1111
# Original instruction: lw v3310,0(v3310)
lw $t1,0($t1)
# Original instruction: add v2279,v3310,v1114
add $t1,$t1,$t2
# Original instruction: la v2280,label_508_spilled_v1115
la $t3,label_508_spilled_v1115
# Original instruction: sw v2279,0(v2280)
sw $t1,0($t3)
# Original instruction: la v2281,label_508_spilled_v1115
la $t1,label_508_spilled_v1115
# Original instruction: lw v2281,0(v2281)
lw $t1,0($t1)
# Original instruction: lb v2585,0(v2281)
lb $t1,0($t1)
# Original instruction: la v2586,label_610_spilled_v1117
la $t3,label_610_spilled_v1117
# Original instruction: sw v2585,0(v2586)
sw $t1,0($t3)
# Original instruction: add v2606,v1112,v1114
add $t1,$t0,$t2
# Original instruction: la v2607,label_617_spilled_v1116
la $t3,label_617_spilled_v1116
# Original instruction: sw v2606,0(v2607)
sw $t1,0($t3)
# Original instruction: la v2587,label_610_spilled_v1117
la $t3,label_610_spilled_v1117
# Original instruction: lw v2587,0(v2587)
lw $t3,0($t3)
# Original instruction: la v2608,label_617_spilled_v1116
la $t1,label_617_spilled_v1116
# Original instruction: lw v2608,0(v2608)
lw $t1,0($t1)
# Original instruction: sb v2587,0(v2608)
sb $t3,0($t1)
# Original instruction: addi v1114,v1114,1
addi $t2,$t2,1
# Original instruction: j label_209_mem_copy_loop
j label_209_mem_copy_loop
label_210_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3170,$fp,-64
addiu $t1,$fp,-64
# Original instruction: la v3171,label_805_spilled_v1118
la $t0,label_805_spilled_v1118
# Original instruction: sw v3170,0(v3171)
sw $t1,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v3167,$sp,0
addi $t0,$sp,0
# Original instruction: la v3168,label_804_spilled_v1119
la $t1,label_804_spilled_v1119
# Original instruction: sw v3167,0(v3168)
sw $t0,0($t1)
# 
# Loading from v1118 from stack into v1119
# Original instruction: li v2807,4
li $t0,4
# Original instruction: la v2808,label_684_spilled_v1120
la $t1,label_684_spilled_v1120
# Original instruction: sw v2807,0(v2808)
sw $t0,0($t1)
# Original instruction: li v1121,0
li $t1,0
label_211_mem_copy_loop:
# Original instruction: la v2809,label_684_spilled_v1120
la $t0,label_684_spilled_v1120
# Original instruction: lw v2809,0(v2809)
lw $t0,0($t0)
# Original instruction: beq v1121,v2809,label_212_mem_copy_end
beq $t1,$t0,label_212_mem_copy_end
# Original instruction: la v3172,label_805_spilled_v1118
la $t0,label_805_spilled_v1118
# Original instruction: lw v3172,0(v3172)
lw $t0,0($t0)
# Original instruction: add v2360,v3172,v1121
add $t2,$t0,$t1
# Original instruction: la v2361,label_535_spilled_v1122
la $t0,label_535_spilled_v1122
# Original instruction: sw v2360,0(v2361)
sw $t2,0($t0)
# Original instruction: la v2362,label_535_spilled_v1122
la $t0,label_535_spilled_v1122
# Original instruction: lw v2362,0(v2362)
lw $t0,0($t0)
# Original instruction: lb v2678,0(v2362)
lb $t0,0($t0)
# Original instruction: la v2679,label_641_spilled_v1124
la $t2,label_641_spilled_v1124
# Original instruction: sw v2678,0(v2679)
sw $t0,0($t2)
# Original instruction: la v3169,label_804_spilled_v1119
la $t0,label_804_spilled_v1119
# Original instruction: lw v3169,0(v3169)
lw $t0,0($t0)
# Original instruction: add v2447,v3169,v1121
add $t0,$t0,$t1
# Original instruction: la v2448,label_564_spilled_v1123
la $t2,label_564_spilled_v1123
# Original instruction: sw v2447,0(v2448)
sw $t0,0($t2)
# Original instruction: la v2449,label_564_spilled_v1123
la $t2,label_564_spilled_v1123
# Original instruction: lw v2449,0(v2449)
lw $t2,0($t2)
# Original instruction: la v2680,label_641_spilled_v1124
la $t0,label_641_spilled_v1124
# Original instruction: lw v2680,0(v2680)
lw $t0,0($t0)
# Original instruction: sb v2680,0(v2449)
sb $t0,0($t2)
# Original instruction: addi v1121,v1121,1
addi $t1,$t1,1
# Original instruction: j label_211_mem_copy_loop
j label_211_mem_copy_loop
label_212_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3260,$fp,-60
addiu $t0,$fp,-60
# Original instruction: la v3261,label_835_spilled_v1125
la $t1,label_835_spilled_v1125
# Original instruction: sw v3260,0(v3261)
sw $t0,0($t1)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v3257,$sp,0
addi $t0,$sp,0
# Original instruction: la v3258,label_834_spilled_v1126
la $t1,label_834_spilled_v1126
# Original instruction: sw v3257,0(v3258)
sw $t0,0($t1)
# 
# Loading from v1125 from stack into v1126
# Original instruction: li v2960,4
li $t0,4
# Original instruction: la v2961,label_735_spilled_v1127
la $t1,label_735_spilled_v1127
# Original instruction: sw v2960,0(v2961)
sw $t0,0($t1)
# Original instruction: li v1128,0
li $t1,0
label_213_mem_copy_loop:
# Original instruction: la v2962,label_735_spilled_v1127
la $t0,label_735_spilled_v1127
# Original instruction: lw v2962,0(v2962)
lw $t0,0($t0)
# Original instruction: beq v1128,v2962,label_214_mem_copy_end
beq $t1,$t0,label_214_mem_copy_end
# Original instruction: la v3262,label_835_spilled_v1125
la $t0,label_835_spilled_v1125
# Original instruction: lw v3262,0(v3262)
lw $t0,0($t0)
# Original instruction: add v2240,v3262,v1128
add $t2,$t0,$t1
# Original instruction: la v2241,label_495_spilled_v1129
la $t0,label_495_spilled_v1129
# Original instruction: sw v2240,0(v2241)
sw $t2,0($t0)
# Original instruction: la v2242,label_495_spilled_v1129
la $t0,label_495_spilled_v1129
# Original instruction: lw v2242,0(v2242)
lw $t0,0($t0)
# Original instruction: lb v2702,0(v2242)
lb $t0,0($t0)
# Original instruction: la v2703,label_649_spilled_v1131
la $t2,label_649_spilled_v1131
# Original instruction: sw v2702,0(v2703)
sw $t0,0($t2)
# Original instruction: la v3259,label_834_spilled_v1126
la $t0,label_834_spilled_v1126
# Original instruction: lw v3259,0(v3259)
lw $t0,0($t0)
# Original instruction: add v2417,v3259,v1128
add $t2,$t0,$t1
# Original instruction: la v2418,label_554_spilled_v1130
la $t0,label_554_spilled_v1130
# Original instruction: sw v2417,0(v2418)
sw $t2,0($t0)
# Original instruction: la v2419,label_554_spilled_v1130
la $t0,label_554_spilled_v1130
# Original instruction: lw v2419,0(v2419)
lw $t0,0($t0)
# Original instruction: la v2704,label_649_spilled_v1131
la $t2,label_649_spilled_v1131
# Original instruction: lw v2704,0(v2704)
lw $t2,0($t2)
# Original instruction: sb v2704,0(v2419)
sb $t2,0($t0)
# Original instruction: addi v1128,v1128,1
addi $t1,$t1,1
# Original instruction: j label_213_mem_copy_loop
j label_213_mem_copy_loop
label_214_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3293,$fp,-56
addiu $t0,$fp,-56
# Original instruction: la v3294,label_846_spilled_v1132
la $t1,label_846_spilled_v1132
# Original instruction: sw v3293,0(v3294)
sw $t0,0($t1)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v3296,$sp,0
addi $t1,$sp,0
# Original instruction: la v3297,label_847_spilled_v1133
la $t0,label_847_spilled_v1133
# Original instruction: sw v3296,0(v3297)
sw $t1,0($t0)
# 
# Loading from v1132 from stack into v1133
# Original instruction: li v3020,4
li $t1,4
# Original instruction: la v3021,label_755_spilled_v1134
la $t0,label_755_spilled_v1134
# Original instruction: sw v3020,0(v3021)
sw $t1,0($t0)
# Original instruction: li v1135,0
li $t1,0
label_215_mem_copy_loop:
# Original instruction: la v3022,label_755_spilled_v1134
la $t0,label_755_spilled_v1134
# Original instruction: lw v3022,0(v3022)
lw $t0,0($t0)
# Original instruction: beq v1135,v3022,label_216_mem_copy_end
beq $t1,$t0,label_216_mem_copy_end
# Original instruction: la v3295,label_846_spilled_v1132
la $t0,label_846_spilled_v1132
# Original instruction: lw v3295,0(v3295)
lw $t0,0($t0)
# Original instruction: add v2300,v3295,v1135
add $t0,$t0,$t1
# Original instruction: la v2301,label_515_spilled_v1136
la $t2,label_515_spilled_v1136
# Original instruction: sw v2300,0(v2301)
sw $t0,0($t2)
# Original instruction: la v2302,label_515_spilled_v1136
la $t0,label_515_spilled_v1136
# Original instruction: lw v2302,0(v2302)
lw $t0,0($t0)
# Original instruction: lb v2453,0(v2302)
lb $t0,0($t0)
# Original instruction: la v2454,label_566_spilled_v1138
la $t2,label_566_spilled_v1138
# Original instruction: sw v2453,0(v2454)
sw $t0,0($t2)
# Original instruction: la v3298,label_847_spilled_v1133
la $t0,label_847_spilled_v1133
# Original instruction: lw v3298,0(v3298)
lw $t0,0($t0)
# Original instruction: add v2495,v3298,v1135
add $t0,$t0,$t1
# Original instruction: la v2496,label_580_spilled_v1137
la $t2,label_580_spilled_v1137
# Original instruction: sw v2495,0(v2496)
sw $t0,0($t2)
# Original instruction: la v2455,label_566_spilled_v1138
la $t0,label_566_spilled_v1138
# Original instruction: lw v2455,0(v2455)
lw $t0,0($t0)
# Original instruction: la v2497,label_580_spilled_v1137
la $t2,label_580_spilled_v1137
# Original instruction: lw v2497,0(v2497)
lw $t2,0($t2)
# Original instruction: sb v2455,0(v2497)
sb $t0,0($t2)
# Original instruction: addi v1135,v1135,1
addi $t1,$t1,1
# Original instruction: j label_215_mem_copy_loop
j label_215_mem_copy_loop
label_216_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3056,$fp,-52
addiu $t0,$fp,-52
# Original instruction: la v3057,label_767_spilled_v1139
la $t1,label_767_spilled_v1139
# Original instruction: sw v3056,0(v3057)
sw $t0,0($t1)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v3164,$sp,0
addi $t0,$sp,0
# Original instruction: la v3165,label_803_spilled_v1140
la $t1,label_803_spilled_v1140
# Original instruction: sw v3164,0(v3165)
sw $t0,0($t1)
# 
# Loading from v1139 from stack into v1140
# Original instruction: li v3161,4
li $t1,4
# Original instruction: la v3162,label_802_spilled_v1141
la $t0,label_802_spilled_v1141
# Original instruction: sw v3161,0(v3162)
sw $t1,0($t0)
# Original instruction: li v1142,0
li $t1,0
label_217_mem_copy_loop:
# Original instruction: la v3163,label_802_spilled_v1141
la $t0,label_802_spilled_v1141
# Original instruction: lw v3163,0(v3163)
lw $t0,0($t0)
# Original instruction: beq v1142,v3163,label_218_mem_copy_end
beq $t1,$t0,label_218_mem_copy_end
# Original instruction: la v3058,label_767_spilled_v1139
la $t0,label_767_spilled_v1139
# Original instruction: lw v3058,0(v3058)
lw $t0,0($t0)
# Original instruction: add v2237,v3058,v1142
add $t2,$t0,$t1
# Original instruction: la v2238,label_494_spilled_v1143
la $t0,label_494_spilled_v1143
# Original instruction: sw v2237,0(v2238)
sw $t2,0($t0)
# Original instruction: la v2239,label_494_spilled_v1143
la $t0,label_494_spilled_v1143
# Original instruction: lw v2239,0(v2239)
lw $t0,0($t0)
# Original instruction: lb v2465,0(v2239)
lb $t2,0($t0)
# Original instruction: la v2466,label_570_spilled_v1145
la $t0,label_570_spilled_v1145
# Original instruction: sw v2465,0(v2466)
sw $t2,0($t0)
# Original instruction: la v3166,label_803_spilled_v1140
la $t0,label_803_spilled_v1140
# Original instruction: lw v3166,0(v3166)
lw $t0,0($t0)
# Original instruction: add v2654,v3166,v1142
add $t2,$t0,$t1
# Original instruction: la v2655,label_633_spilled_v1144
la $t0,label_633_spilled_v1144
# Original instruction: sw v2654,0(v2655)
sw $t2,0($t0)
# Original instruction: la v2467,label_570_spilled_v1145
la $t0,label_570_spilled_v1145
# Original instruction: lw v2467,0(v2467)
lw $t0,0($t0)
# Original instruction: la v2656,label_633_spilled_v1144
la $t2,label_633_spilled_v1144
# Original instruction: lw v2656,0(v2656)
lw $t2,0($t2)
# Original instruction: sb v2467,0(v2656)
sb $t0,0($t2)
# Original instruction: addi v1142,v1142,1
addi $t1,$t1,1
# Original instruction: j label_217_mem_copy_loop
j label_217_mem_copy_loop
label_218_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3104,$fp,-48
addiu $t1,$fp,-48
# Original instruction: la v3105,label_783_spilled_v1146
la $t0,label_783_spilled_v1146
# Original instruction: sw v3104,0(v3105)
sw $t1,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v3116,$sp,0
addi $t0,$sp,0
# Original instruction: la v3117,label_787_spilled_v1147
la $t1,label_787_spilled_v1147
# Original instruction: sw v3116,0(v3117)
sw $t0,0($t1)
# 
# Loading from v1146 from stack into v1147
# Original instruction: li v3113,4
li $t1,4
# Original instruction: la v3114,label_786_spilled_v1148
la $t0,label_786_spilled_v1148
# Original instruction: sw v3113,0(v3114)
sw $t1,0($t0)
# Original instruction: li v1149,0
li $t1,0
label_219_mem_copy_loop:
# Original instruction: la v3115,label_786_spilled_v1148
la $t0,label_786_spilled_v1148
# Original instruction: lw v3115,0(v3115)
lw $t0,0($t0)
# Original instruction: beq v1149,v3115,label_220_mem_copy_end
beq $t1,$t0,label_220_mem_copy_end
# Original instruction: la v3106,label_783_spilled_v1146
la $t0,label_783_spilled_v1146
# Original instruction: lw v3106,0(v3106)
lw $t0,0($t0)
# Original instruction: add v2345,v3106,v1149
add $t0,$t0,$t1
# Original instruction: la v2346,label_530_spilled_v1150
la $t2,label_530_spilled_v1150
# Original instruction: sw v2345,0(v2346)
sw $t0,0($t2)
# Original instruction: la v2347,label_530_spilled_v1150
la $t0,label_530_spilled_v1150
# Original instruction: lw v2347,0(v2347)
lw $t0,0($t0)
# Original instruction: lb v2573,0(v2347)
lb $t2,0($t0)
# Original instruction: la v2574,label_606_spilled_v1152
la $t0,label_606_spilled_v1152
# Original instruction: sw v2573,0(v2574)
sw $t2,0($t0)
# Original instruction: la v3118,label_787_spilled_v1147
la $t0,label_787_spilled_v1147
# Original instruction: lw v3118,0(v3118)
lw $t0,0($t0)
# Original instruction: add v2618,v3118,v1149
add $t0,$t0,$t1
# Original instruction: la v2619,label_621_spilled_v1151
la $t2,label_621_spilled_v1151
# Original instruction: sw v2618,0(v2619)
sw $t0,0($t2)
# Original instruction: la v2575,label_606_spilled_v1152
la $t2,label_606_spilled_v1152
# Original instruction: lw v2575,0(v2575)
lw $t2,0($t2)
# Original instruction: la v2620,label_621_spilled_v1151
la $t0,label_621_spilled_v1151
# Original instruction: lw v2620,0(v2620)
lw $t0,0($t0)
# Original instruction: sb v2575,0(v2620)
sb $t2,0($t0)
# Original instruction: addi v1149,v1149,1
addi $t1,$t1,1
# Original instruction: j label_219_mem_copy_loop
j label_219_mem_copy_loop
label_220_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v3068,$fp,-44
addiu $t0,$fp,-44
# Original instruction: la v3069,label_771_spilled_v1153
la $t1,label_771_spilled_v1153
# Original instruction: sw v3068,0(v3069)
sw $t0,0($t1)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v3005,$sp,0
addi $t1,$sp,0
# Original instruction: la v3006,label_750_spilled_v1154
la $t0,label_750_spilled_v1154
# Original instruction: sw v3005,0(v3006)
sw $t1,0($t0)
# 
# Loading from v1153 from stack into v1154
# Original instruction: li v3065,4
li $t1,4
# Original instruction: la v3066,label_770_spilled_v1155
la $t0,label_770_spilled_v1155
# Original instruction: sw v3065,0(v3066)
sw $t1,0($t0)
# Original instruction: li v1156,0
li $t1,0
label_221_mem_copy_loop:
# Original instruction: la v3067,label_770_spilled_v1155
la $t0,label_770_spilled_v1155
# Original instruction: lw v3067,0(v3067)
lw $t0,0($t0)
# Original instruction: beq v1156,v3067,label_222_mem_copy_end
beq $t1,$t0,label_222_mem_copy_end
# Original instruction: la v3070,label_771_spilled_v1153
la $t0,label_771_spilled_v1153
# Original instruction: lw v3070,0(v3070)
lw $t0,0($t0)
# Original instruction: add v2369,v3070,v1156
add $t0,$t0,$t1
# Original instruction: la v2370,label_538_spilled_v1157
la $t2,label_538_spilled_v1157
# Original instruction: sw v2369,0(v2370)
sw $t0,0($t2)
# Original instruction: la v2371,label_538_spilled_v1157
la $t0,label_538_spilled_v1157
# Original instruction: lw v2371,0(v2371)
lw $t0,0($t0)
# Original instruction: lb v2408,0(v2371)
lb $t2,0($t0)
# Original instruction: la v2409,label_551_spilled_v1159
la $t0,label_551_spilled_v1159
# Original instruction: sw v2408,0(v2409)
sw $t2,0($t0)
# Original instruction: la v3007,label_750_spilled_v1154
la $t0,label_750_spilled_v1154
# Original instruction: lw v3007,0(v3007)
lw $t0,0($t0)
# Original instruction: add v2594,v3007,v1156
add $t0,$t0,$t1
# Original instruction: la v2595,label_613_spilled_v1158
la $t2,label_613_spilled_v1158
# Original instruction: sw v2594,0(v2595)
sw $t0,0($t2)
# Original instruction: la v2410,label_551_spilled_v1159
la $t0,label_551_spilled_v1159
# Original instruction: lw v2410,0(v2410)
lw $t0,0($t0)
# Original instruction: la v2596,label_613_spilled_v1158
la $t2,label_613_spilled_v1158
# Original instruction: lw v2596,0(v2596)
lw $t2,0($t2)
# Original instruction: sb v2410,0(v2596)
sb $t0,0($t2)
# Original instruction: addi v1156,v1156,1
addi $t1,$t1,1
# Original instruction: j label_221_mem_copy_loop
j label_221_mem_copy_loop
label_222_mem_copy_end:
# 
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v2948,$fp,-40
addiu $t1,$fp,-40
# Original instruction: la v2949,label_731_spilled_v1160
la $t0,label_731_spilled_v1160
# Original instruction: sw v2948,0(v2949)
sw $t1,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v3110,$sp,0
addi $t1,$sp,0
# Original instruction: la v3111,label_785_spilled_v1161
la $t0,label_785_spilled_v1161
# Original instruction: sw v3110,0(v3111)
sw $t1,0($t0)
# 
# Loading from v1160 from stack into v1161
# Original instruction: li v3107,4
li $t0,4
# Original instruction: la v3108,label_784_spilled_v1162
la $t1,label_784_spilled_v1162
# Original instruction: sw v3107,0(v3108)
sw $t0,0($t1)
# Original instruction: li v1163,0
li $t1,0
label_223_mem_copy_loop:
# Original instruction: la v3109,label_784_spilled_v1162
la $t0,label_784_spilled_v1162
# Original instruction: lw v3109,0(v3109)
lw $t0,0($t0)
# Original instruction: beq v1163,v3109,label_224_mem_copy_end
beq $t1,$t0,label_224_mem_copy_end
# Original instruction: la v2950,label_731_spilled_v1160
la $t0,label_731_spilled_v1160
# Original instruction: lw v2950,0(v2950)
lw $t0,0($t0)
# Original instruction: add v2339,v2950,v1163
add $t2,$t0,$t1
# Original instruction: la v2340,label_528_spilled_v1164
la $t0,label_528_spilled_v1164
# Original instruction: sw v2339,0(v2340)
sw $t2,0($t0)
# Original instruction: la v2341,label_528_spilled_v1164
la $t0,label_528_spilled_v1164
# Original instruction: lw v2341,0(v2341)
lw $t0,0($t0)
# Original instruction: lb v2627,0(v2341)
lb $t2,0($t0)
# Original instruction: la v2628,label_624_spilled_v1166
la $t0,label_624_spilled_v1166
# Original instruction: sw v2627,0(v2628)
sw $t2,0($t0)
# Original instruction: la v3112,label_785_spilled_v1161
la $t0,label_785_spilled_v1161
# Original instruction: lw v3112,0(v3112)
lw $t0,0($t0)
# Original instruction: add v2663,v3112,v1163
add $t2,$t0,$t1
# Original instruction: la v2664,label_636_spilled_v1165
la $t0,label_636_spilled_v1165
# Original instruction: sw v2663,0(v2664)
sw $t2,0($t0)
# Original instruction: la v2629,label_624_spilled_v1166
la $t0,label_624_spilled_v1166
# Original instruction: lw v2629,0(v2629)
lw $t0,0($t0)
# Original instruction: la v2665,label_636_spilled_v1165
la $t2,label_636_spilled_v1165
# Original instruction: lw v2665,0(v2665)
lw $t2,0($t2)
# Original instruction: sb v2629,0(v2665)
sb $t0,0($t2)
# Original instruction: addi v1163,v1163,1
addi $t1,$t1,1
# Original instruction: j label_223_mem_copy_loop
j label_223_mem_copy_loop
label_224_mem_copy_end:
# 
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# GO TO FUNCTION
# Original instruction: jal complexComputation
jal complexComputation
# BACK FROM FUNCTION
# Original instruction: addi v3278,$sp,0
addi $t1,$sp,0
# Original instruction: la v3279,label_841_spilled_v1167
la $t0,label_841_spilled_v1167
# Original instruction: sw v3278,0(v3279)
sw $t1,0($t0)
# Original instruction: addiu v3275,$fp,-116
addiu $t0,$fp,-116
# Original instruction: la v3276,label_840_spilled_v1168
la $t1,label_840_spilled_v1168
# Original instruction: sw v3275,0(v3276)
sw $t0,0($t1)
# 
# Loading from v1167 from stack into v1168
# Original instruction: li v2984,4
li $t0,4
# Original instruction: la v2985,label_743_spilled_v1169
la $t1,label_743_spilled_v1169
# Original instruction: sw v2984,0(v2985)
sw $t0,0($t1)
# Original instruction: li v1170,0
li $t2,0
label_225_mem_copy_loop:
# Original instruction: la v2986,label_743_spilled_v1169
la $t0,label_743_spilled_v1169
# Original instruction: lw v2986,0(v2986)
lw $t0,0($t0)
# Original instruction: beq v1170,v2986,label_226_mem_copy_end
beq $t2,$t0,label_226_mem_copy_end
# Original instruction: la v3280,label_841_spilled_v1167
la $t0,label_841_spilled_v1167
# Original instruction: lw v3280,0(v3280)
lw $t0,0($t0)
# Original instruction: add v2348,v3280,v1170
add $t1,$t0,$t2
# Original instruction: la v2349,label_531_spilled_v1171
la $t0,label_531_spilled_v1171
# Original instruction: sw v2348,0(v2349)
sw $t1,0($t0)
# Original instruction: la v2350,label_531_spilled_v1171
la $t0,label_531_spilled_v1171
# Original instruction: lw v2350,0(v2350)
lw $t0,0($t0)
# Original instruction: lb v2747,0(v2350)
lb $t1,0($t0)
# Original instruction: la v2748,label_664_spilled_v1173
la $t0,label_664_spilled_v1173
# Original instruction: sw v2747,0(v2748)
sw $t1,0($t0)
# Original instruction: la v3277,label_840_spilled_v1168
la $t0,label_840_spilled_v1168
# Original instruction: lw v3277,0(v3277)
lw $t0,0($t0)
# Original instruction: add v2609,v3277,v1170
add $t1,$t0,$t2
# Original instruction: la v2610,label_618_spilled_v1172
la $t0,label_618_spilled_v1172
# Original instruction: sw v2609,0(v2610)
sw $t1,0($t0)
# Original instruction: la v2611,label_618_spilled_v1172
la $t1,label_618_spilled_v1172
# Original instruction: lw v2611,0(v2611)
lw $t1,0($t1)
# Original instruction: la v2749,label_664_spilled_v1173
la $t0,label_664_spilled_v1173
# Original instruction: lw v2749,0(v2749)
lw $t0,0($t0)
# Original instruction: sb v2749,0(v2611)
sb $t0,0($t1)
# Original instruction: addi v1170,v1170,1
addi $t2,$t2,1
# Original instruction: j label_225_mem_copy_loop
j label_225_mem_copy_loop
label_226_mem_copy_end:
# 
# Original instruction: addiu v1174,$fp,-12
addiu $t0,$fp,-12
# Original instruction: lw v1175,0(v1174)
lw $t1,0($t0)
# Original instruction: addiu v1176,$fp,-104
addiu $t0,$fp,-104
# Original instruction: lw v1177,0(v1176)
lw $t0,0($t0)
# Original instruction: add v1178,v1175,v1177
add $t0,$t1,$t0
# Original instruction: addiu v1179,$fp,-108
addiu $t1,$fp,-108
# Original instruction: lw v1180,0(v1179)
lw $t1,0($t1)
# Original instruction: add v1181,v1178,v1180
add $t1,$t0,$t1
# Original instruction: addiu v1182,$fp,-112
addiu $t0,$fp,-112
# Original instruction: lw v1183,0(v1182)
lw $t0,0($t0)
# Original instruction: add v1184,v1181,v1183
add $t0,$t1,$t0
# Original instruction: addiu v1185,$fp,-116
addiu $t1,$fp,-116
# Original instruction: lw v1186,0(v1185)
lw $t1,0($t1)
# Original instruction: add v1187,v1184,v1186
add $t1,$t0,$t1
# Original instruction: addiu v1188,$fp,-12
addiu $t0,$fp,-12
# Loading from v1187 from reg into v1188
# Original instruction: sw v1187,0(v1188)
sw $t1,0($t0)
# Original instruction: addi v1189,$zero,1
addi $t1,$zero,1
# Original instruction: addiu v1190,$fp,-16
addiu $t0,$fp,-16
# Loading from v1189 from reg into v1190
# Original instruction: sw v1189,0(v1190)
sw $t1,0($t0)
label_227_while_start:
# Original instruction: addiu v1191,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v1192,0(v1191)
lw $t1,0($t0)
# Original instruction: addi v1193,$zero,3
addi $t0,$zero,3
# Original instruction: slt v1195,v1193,v1192
slt $t0,$t0,$t1
# Original instruction: addi v1196,$zero,1
addi $t1,$zero,1
# Original instruction: sub v1194,v1196,v1195
sub $t0,$t1,$t0
# Original instruction: beqz v1194,label_228_while_end
beqz $t0,label_228_while_end
# Original instruction: addi v1197,$zero,1
addi $t0,$zero,1
# Original instruction: addiu v1198,$fp,-20
addiu $t1,$fp,-20
# Loading from v1197 from reg into v1198
# Original instruction: sw v1197,0(v1198)
sw $t0,0($t1)
label_229_while_start:
# Original instruction: addiu v1199,$fp,-20
addiu $t0,$fp,-20
# Original instruction: lw v1200,0(v1199)
lw $t0,0($t0)
# Original instruction: addi v1201,$zero,3
addi $t1,$zero,3
# Original instruction: slt v1203,v1201,v1200
slt $t0,$t1,$t0
# Original instruction: addi v1204,$zero,1
addi $t1,$zero,1
# Original instruction: sub v1202,v1204,v1203
sub $t0,$t1,$t0
# Original instruction: beqz v1202,label_230_while_end
beqz $t0,label_230_while_end
# Original instruction: addi v1205,$zero,1
addi $t0,$zero,1
# Original instruction: addiu v1206,$fp,-24
addiu $t1,$fp,-24
# Loading from v1205 from reg into v1206
# Original instruction: sw v1205,0(v1206)
sw $t0,0($t1)
label_231_while_start:
# Original instruction: addiu v1207,$fp,-24
addiu $t0,$fp,-24
# Original instruction: lw v1208,0(v1207)
lw $t1,0($t0)
# Original instruction: addi v1209,$zero,3
addi $t0,$zero,3
# Original instruction: slt v1211,v1209,v1208
slt $t0,$t0,$t1
# Original instruction: addi v1212,$zero,1
addi $t1,$zero,1
# Original instruction: sub v1210,v1212,v1211
sub $t0,$t1,$t0
# Original instruction: beqz v1210,label_232_while_end
beqz $t0,label_232_while_end
# BEGIN FUNCALL EXPR FOR stressFibonacci
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v1213,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v1214,0(v1213)
lw $t1,0($t0)
# Original instruction: addiu v1215,$fp,-20
addiu $t0,$fp,-20
# Original instruction: lw v1216,0(v1215)
lw $t0,0($t0)
# Original instruction: add v1217,v1214,v1216
add $t0,$t1,$t0
# Original instruction: addiu v1218,$fp,-24
addiu $t1,$fp,-24
# Original instruction: lw v1219,0(v1218)
lw $t1,0($t1)
# Original instruction: add v1220,v1217,v1219
add $t1,$t0,$t1
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v1221,$sp,0
addi $t0,$sp,0
# Loading from v1220 from reg into v1221
# Original instruction: sw v1220,0(v1221)
sw $t1,0($t0)
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# GO TO FUNCTION
# Original instruction: jal stressFibonacci
jal stressFibonacci
# BACK FROM FUNCTION
# Original instruction: addi v3095,$sp,0
addi $t0,$sp,0
# Original instruction: la v3096,label_780_spilled_v1222
la $t1,label_780_spilled_v1222
# Original instruction: sw v3095,0(v3096)
sw $t0,0($t1)
# Original instruction: addiu v3137,$fp,-28
addiu $t0,$fp,-28
# Original instruction: la v3138,label_794_spilled_v1223
la $t1,label_794_spilled_v1223
# Original instruction: sw v3137,0(v3138)
sw $t0,0($t1)
# 
# Loading from v1222 from stack into v1223
# Original instruction: li v3140,4
li $t1,4
# Original instruction: la v3141,label_795_spilled_v1224
la $t0,label_795_spilled_v1224
# Original instruction: sw v3140,0(v3141)
sw $t1,0($t0)
# Original instruction: li v1225,0
li $t1,0
label_233_mem_copy_loop:
# Original instruction: la v3142,label_795_spilled_v1224
la $t0,label_795_spilled_v1224
# Original instruction: lw v3142,0(v3142)
lw $t0,0($t0)
# Original instruction: beq v1225,v3142,label_234_mem_copy_end
beq $t1,$t0,label_234_mem_copy_end
# Original instruction: la v3097,label_780_spilled_v1222
la $t0,label_780_spilled_v1222
# Original instruction: lw v3097,0(v3097)
lw $t0,0($t0)
# Original instruction: add v2231,v3097,v1225
add $t2,$t0,$t1
# Original instruction: la v2232,label_492_spilled_v1226
la $t0,label_492_spilled_v1226
# Original instruction: sw v2231,0(v2232)
sw $t2,0($t0)
# Original instruction: la v2233,label_492_spilled_v1226
la $t0,label_492_spilled_v1226
# Original instruction: lw v2233,0(v2233)
lw $t0,0($t0)
# Original instruction: lb v2684,0(v2233)
lb $t2,0($t0)
# Original instruction: la v2685,label_643_spilled_v1228
la $t0,label_643_spilled_v1228
# Original instruction: sw v2684,0(v2685)
sw $t2,0($t0)
# Original instruction: la v3139,label_794_spilled_v1223
la $t0,label_794_spilled_v1223
# Original instruction: lw v3139,0(v3139)
lw $t0,0($t0)
# Original instruction: add v2450,v3139,v1225
add $t2,$t0,$t1
# Original instruction: la v2451,label_565_spilled_v1227
la $t0,label_565_spilled_v1227
# Original instruction: sw v2450,0(v2451)
sw $t2,0($t0)
# Original instruction: la v2452,label_565_spilled_v1227
la $t2,label_565_spilled_v1227
# Original instruction: lw v2452,0(v2452)
lw $t2,0($t2)
# Original instruction: la v2686,label_643_spilled_v1228
la $t0,label_643_spilled_v1228
# Original instruction: lw v2686,0(v2686)
lw $t0,0($t0)
# Original instruction: sb v2686,0(v2452)
sb $t0,0($t2)
# Original instruction: addi v1225,v1225,1
addi $t1,$t1,1
# Original instruction: j label_233_mem_copy_loop
j label_233_mem_copy_loop
label_234_mem_copy_end:
# 
# BEGIN FUNCALL EXPR FOR stressFibonacci
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v1229,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v1230,0(v1229)
lw $t0,0($t0)
# Original instruction: addiu v1231,$fp,-20
addiu $t1,$fp,-20
# Original instruction: lw v1232,0(v1231)
lw $t1,0($t1)
# Original instruction: mul v1233,v1230,v1232
mul $t1,$t0,$t1
# Original instruction: addiu v1234,$fp,-24
addiu $t0,$fp,-24
# Original instruction: lw v1235,0(v1234)
lw $t0,0($t0)
# Original instruction: mul v1236,v1233,v1235
mul $t1,$t1,$t0
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v1237,$sp,0
addi $t0,$sp,0
# Loading from v1236 from reg into v1237
# Original instruction: sw v1236,0(v1237)
sw $t1,0($t0)
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# GO TO FUNCTION
# Original instruction: jal stressFibonacci
jal stressFibonacci
# BACK FROM FUNCTION
# Original instruction: addi v2909,$sp,0
addi $t0,$sp,0
# Original instruction: la v2910,label_718_spilled_v1238
la $t1,label_718_spilled_v1238
# Original instruction: sw v2909,0(v2910)
sw $t0,0($t1)
# Original instruction: addiu v2876,$fp,-32
addiu $t1,$fp,-32
# Original instruction: la v2877,label_707_spilled_v1239
la $t0,label_707_spilled_v1239
# Original instruction: sw v2876,0(v2877)
sw $t1,0($t0)
# 
# Loading from v1238 from stack into v1239
# Original instruction: li v2906,4
li $t0,4
# Original instruction: la v2907,label_717_spilled_v1240
la $t1,label_717_spilled_v1240
# Original instruction: sw v2906,0(v2907)
sw $t0,0($t1)
# Original instruction: li v1241,0
li $t1,0
label_235_mem_copy_loop:
# Original instruction: la v2908,label_717_spilled_v1240
la $t0,label_717_spilled_v1240
# Original instruction: lw v2908,0(v2908)
lw $t0,0($t0)
# Original instruction: beq v1241,v2908,label_236_mem_copy_end
beq $t1,$t0,label_236_mem_copy_end
# Original instruction: la v2911,label_718_spilled_v1238
la $t0,label_718_spilled_v1238
# Original instruction: lw v2911,0(v2911)
lw $t0,0($t0)
# Original instruction: add v2381,v2911,v1241
add $t0,$t0,$t1
# Original instruction: la v2382,label_542_spilled_v1242
la $t2,label_542_spilled_v1242
# Original instruction: sw v2381,0(v2382)
sw $t0,0($t2)
# Original instruction: la v2383,label_542_spilled_v1242
la $t0,label_542_spilled_v1242
# Original instruction: lw v2383,0(v2383)
lw $t0,0($t0)
# Original instruction: lb v2708,0(v2383)
lb $t2,0($t0)
# Original instruction: la v2709,label_651_spilled_v1244
la $t0,label_651_spilled_v1244
# Original instruction: sw v2708,0(v2709)
sw $t2,0($t0)
# Original instruction: la v2878,label_707_spilled_v1239
la $t0,label_707_spilled_v1239
# Original instruction: lw v2878,0(v2878)
lw $t0,0($t0)
# Original instruction: add v2501,v2878,v1241
add $t2,$t0,$t1
# Original instruction: la v2502,label_582_spilled_v1243
la $t0,label_582_spilled_v1243
# Original instruction: sw v2501,0(v2502)
sw $t2,0($t0)
# Original instruction: la v2503,label_582_spilled_v1243
la $t2,label_582_spilled_v1243
# Original instruction: lw v2503,0(v2503)
lw $t2,0($t2)
# Original instruction: la v2710,label_651_spilled_v1244
la $t0,label_651_spilled_v1244
# Original instruction: lw v2710,0(v2710)
lw $t0,0($t0)
# Original instruction: sb v2710,0(v2503)
sb $t0,0($t2)
# Original instruction: addi v1241,v1241,1
addi $t1,$t1,1
# Original instruction: j label_235_mem_copy_loop
j label_235_mem_copy_loop
label_236_mem_copy_end:
# 
# Original instruction: addiu v1245,$fp,-12
addiu $t0,$fp,-12
# Original instruction: lw v1246,0(v1245)
lw $t1,0($t0)
# Original instruction: addiu v1247,$fp,-28
addiu $t0,$fp,-28
# Original instruction: lw v1248,0(v1247)
lw $t0,0($t0)
# Original instruction: add v1249,v1246,v1248
add $t1,$t1,$t0
# Original instruction: addiu v1250,$fp,-32
addiu $t0,$fp,-32
# Original instruction: lw v1251,0(v1250)
lw $t0,0($t0)
# Original instruction: add v1252,v1249,v1251
add $t1,$t1,$t0
# Original instruction: addiu v1253,$fp,-12
addiu $t0,$fp,-12
# Loading from v1252 from reg into v1253
# Original instruction: sw v1252,0(v1253)
sw $t1,0($t0)
# Original instruction: addiu v1254,$fp,-24
addiu $t0,$fp,-24
# Original instruction: lw v1255,0(v1254)
lw $t0,0($t0)
# Original instruction: addi v1256,$zero,1
addi $t1,$zero,1
# Original instruction: add v1257,v1255,v1256
add $t0,$t0,$t1
# Original instruction: addiu v1258,$fp,-24
addiu $t1,$fp,-24
# Loading from v1257 from reg into v1258
# Original instruction: sw v1257,0(v1258)
sw $t0,0($t1)
# Original instruction: j label_231_while_start
j label_231_while_start
label_232_while_end:
# Original instruction: addiu v1259,$fp,-20
addiu $t0,$fp,-20
# Original instruction: lw v1260,0(v1259)
lw $t1,0($t0)
# Original instruction: addi v1261,$zero,1
addi $t0,$zero,1
# Original instruction: add v1262,v1260,v1261
add $t0,$t1,$t0
# Original instruction: addiu v1263,$fp,-20
addiu $t1,$fp,-20
# Loading from v1262 from reg into v1263
# Original instruction: sw v1262,0(v1263)
sw $t0,0($t1)
# Original instruction: j label_229_while_start
j label_229_while_start
label_230_while_end:
# Original instruction: addiu v1264,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v1265,0(v1264)
lw $t0,0($t0)
# Original instruction: addi v1266,$zero,1
addi $t1,$zero,1
# Original instruction: add v1267,v1265,v1266
add $t0,$t0,$t1
# Original instruction: addiu v1268,$fp,-16
addiu $t1,$fp,-16
# Loading from v1267 from reg into v1268
# Original instruction: sw v1267,0(v1268)
sw $t0,0($t1)
# Original instruction: j label_227_while_start
j label_227_while_start
label_228_while_end:
# BEGIN FUNCALL EXPR FOR createTree
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addi v1269,$zero,3
addi $t1,$zero,3
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v1270,$sp,0
addi $t0,$sp,0
# Loading from v1269 from reg into v1270
# Original instruction: sw v1269,0(v1270)
sw $t1,0($t0)
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addi v1271,$zero,1
addi $t1,$zero,1
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v1272,$sp,0
addi $t0,$sp,0
# Loading from v1271 from reg into v1272
# Original instruction: sw v1271,0(v1272)
sw $t1,0($t0)
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# GO TO FUNCTION
# Original instruction: jal createTree
jal createTree
# BACK FROM FUNCTION
# Original instruction: addi v3227,$sp,0
addi $t1,$sp,0
# Original instruction: la v3228,label_824_spilled_v1273
la $t0,label_824_spilled_v1273
# Original instruction: sw v3227,0(v3228)
sw $t1,0($t0)
# Original instruction: addiu v3230,$fp,-256
addiu $t0,$fp,-256
# Original instruction: la v3231,label_825_spilled_v1274
la $t1,label_825_spilled_v1274
# Original instruction: sw v3230,0(v3231)
sw $t0,0($t1)
# 
# Loading from v1273 from stack into v1274
# Original instruction: li v2927,4
li $t1,4
# Original instruction: la v2928,label_724_spilled_v1275
la $t0,label_724_spilled_v1275
# Original instruction: sw v2927,0(v2928)
sw $t1,0($t0)
# Original instruction: li v1276,0
li $t1,0
label_237_mem_copy_loop:
# Original instruction: la v2929,label_724_spilled_v1275
la $t0,label_724_spilled_v1275
# Original instruction: lw v2929,0(v2929)
lw $t0,0($t0)
# Original instruction: beq v1276,v2929,label_238_mem_copy_end
beq $t1,$t0,label_238_mem_copy_end
# Original instruction: la v3229,label_824_spilled_v1273
la $t0,label_824_spilled_v1273
# Original instruction: lw v3229,0(v3229)
lw $t0,0($t0)
# Original instruction: add v2261,v3229,v1276
add $t0,$t0,$t1
# Original instruction: la v2262,label_502_spilled_v1277
la $t2,label_502_spilled_v1277
# Original instruction: sw v2261,0(v2262)
sw $t0,0($t2)
# Original instruction: la v2263,label_502_spilled_v1277
la $t0,label_502_spilled_v1277
# Original instruction: lw v2263,0(v2263)
lw $t0,0($t0)
# Original instruction: lb v2504,0(v2263)
lb $t2,0($t0)
# Original instruction: la v2505,label_583_spilled_v1279
la $t0,label_583_spilled_v1279
# Original instruction: sw v2504,0(v2505)
sw $t2,0($t0)
# Original instruction: la v3232,label_825_spilled_v1274
la $t0,label_825_spilled_v1274
# Original instruction: lw v3232,0(v3232)
lw $t0,0($t0)
# Original instruction: add v2642,v3232,v1276
add $t0,$t0,$t1
# Original instruction: la v2643,label_629_spilled_v1278
la $t2,label_629_spilled_v1278
# Original instruction: sw v2642,0(v2643)
sw $t0,0($t2)
# Original instruction: la v2506,label_583_spilled_v1279
la $t0,label_583_spilled_v1279
# Original instruction: lw v2506,0(v2506)
lw $t0,0($t0)
# Original instruction: la v2644,label_629_spilled_v1278
la $t2,label_629_spilled_v1278
# Original instruction: lw v2644,0(v2644)
lw $t2,0($t2)
# Original instruction: sb v2506,0(v2644)
sb $t0,0($t2)
# Original instruction: addi v1276,v1276,1
addi $t1,$t1,1
# Original instruction: j label_237_mem_copy_loop
j label_237_mem_copy_loop
label_238_mem_copy_end:
# 
# BEGIN FUNCALL EXPR FOR sumTree
# LOADING ARG: Pointer of ast.StructType@51399530
# GETTING  VALUE
# Original instruction: addiu v2966,$fp,-256
addiu $t0,$fp,-256
# Original instruction: la v2967,label_737_spilled_v1280
la $t1,label_737_spilled_v1280
# Original instruction: sw v2966,0(v2967)
sw $t0,0($t1)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v2897,$sp,0
addi $t0,$sp,0
# Original instruction: la v2898,label_714_spilled_v1281
la $t1,label_714_spilled_v1281
# Original instruction: sw v2897,0(v2898)
sw $t0,0($t1)
# 
# Loading from v1280 from stack into v1281
# Original instruction: li v2963,4
li $t0,4
# Original instruction: la v2964,label_736_spilled_v1282
la $t1,label_736_spilled_v1282
# Original instruction: sw v2963,0(v2964)
sw $t0,0($t1)
# Original instruction: li v1283,0
li $t2,0
label_239_mem_copy_loop:
# Original instruction: la v2965,label_736_spilled_v1282
la $t0,label_736_spilled_v1282
# Original instruction: lw v2965,0(v2965)
lw $t0,0($t0)
# Original instruction: beq v1283,v2965,label_240_mem_copy_end
beq $t2,$t0,label_240_mem_copy_end
# Original instruction: la v2968,label_737_spilled_v1280
la $t0,label_737_spilled_v1280
# Original instruction: lw v2968,0(v2968)
lw $t0,0($t0)
# Original instruction: add v2357,v2968,v1283
add $t0,$t0,$t2
# Original instruction: la v2358,label_534_spilled_v1284
la $t1,label_534_spilled_v1284
# Original instruction: sw v2357,0(v2358)
sw $t0,0($t1)
# Original instruction: la v2359,label_534_spilled_v1284
la $t0,label_534_spilled_v1284
# Original instruction: lw v2359,0(v2359)
lw $t0,0($t0)
# Original instruction: lb v2591,0(v2359)
lb $t1,0($t0)
# Original instruction: la v2592,label_612_spilled_v1286
la $t0,label_612_spilled_v1286
# Original instruction: sw v2591,0(v2592)
sw $t1,0($t0)
# Original instruction: la v2899,label_714_spilled_v1281
la $t0,label_714_spilled_v1281
# Original instruction: lw v2899,0(v2899)
lw $t0,0($t0)
# Original instruction: add v2621,v2899,v1283
add $t0,$t0,$t2
# Original instruction: la v2622,label_622_spilled_v1285
la $t1,label_622_spilled_v1285
# Original instruction: sw v2621,0(v2622)
sw $t0,0($t1)
# Original instruction: la v2593,label_612_spilled_v1286
la $t1,label_612_spilled_v1286
# Original instruction: lw v2593,0(v2593)
lw $t1,0($t1)
# Original instruction: la v2623,label_622_spilled_v1285
la $t0,label_622_spilled_v1285
# Original instruction: lw v2623,0(v2623)
lw $t0,0($t0)
# Original instruction: sb v2593,0(v2623)
sb $t1,0($t0)
# Original instruction: addi v1283,v1283,1
addi $t2,$t2,1
# Original instruction: j label_239_mem_copy_loop
j label_239_mem_copy_loop
label_240_mem_copy_end:
# 
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# GO TO FUNCTION
# Original instruction: jal sumTree
jal sumTree
# BACK FROM FUNCTION
# Original instruction: addi v2831,$sp,0
addi $t0,$sp,0
# Original instruction: la v2832,label_692_spilled_v1287
la $t1,label_692_spilled_v1287
# Original instruction: sw v2831,0(v2832)
sw $t0,0($t1)
# Original instruction: addiu v2975,$fp,-260
addiu $t0,$fp,-260
# Original instruction: la v2976,label_740_spilled_v1288
la $t1,label_740_spilled_v1288
# Original instruction: sw v2975,0(v2976)
sw $t0,0($t1)
# 
# Loading from v1287 from stack into v1288
# Original instruction: li v2978,4
li $t0,4
# Original instruction: la v2979,label_741_spilled_v1289
la $t1,label_741_spilled_v1289
# Original instruction: sw v2978,0(v2979)
sw $t0,0($t1)
# Original instruction: li v1290,0
li $t2,0
label_241_mem_copy_loop:
# Original instruction: la v2980,label_741_spilled_v1289
la $t0,label_741_spilled_v1289
# Original instruction: lw v2980,0(v2980)
lw $t0,0($t0)
# Original instruction: beq v1290,v2980,label_242_mem_copy_end
beq $t2,$t0,label_242_mem_copy_end
# Original instruction: la v2833,label_692_spilled_v1287
la $t0,label_692_spilled_v1287
# Original instruction: lw v2833,0(v2833)
lw $t0,0($t0)
# Original instruction: add v2363,v2833,v1290
add $t1,$t0,$t2
# Original instruction: la v2364,label_536_spilled_v1291
la $t0,label_536_spilled_v1291
# Original instruction: sw v2363,0(v2364)
sw $t1,0($t0)
# Original instruction: la v2365,label_536_spilled_v1291
la $t0,label_536_spilled_v1291
# Original instruction: lw v2365,0(v2365)
lw $t0,0($t0)
# Original instruction: lb v2759,0(v2365)
lb $t0,0($t0)
# Original instruction: la v2760,label_668_spilled_v1293
la $t1,label_668_spilled_v1293
# Original instruction: sw v2759,0(v2760)
sw $t0,0($t1)
# Original instruction: la v2977,label_740_spilled_v1288
la $t0,label_740_spilled_v1288
# Original instruction: lw v2977,0(v2977)
lw $t0,0($t0)
# Original instruction: add v2567,v2977,v1290
add $t0,$t0,$t2
# Original instruction: la v2568,label_604_spilled_v1292
la $t1,label_604_spilled_v1292
# Original instruction: sw v2567,0(v2568)
sw $t0,0($t1)
# Original instruction: la v2569,label_604_spilled_v1292
la $t1,label_604_spilled_v1292
# Original instruction: lw v2569,0(v2569)
lw $t1,0($t1)
# Original instruction: la v2761,label_668_spilled_v1293
la $t0,label_668_spilled_v1293
# Original instruction: lw v2761,0(v2761)
lw $t0,0($t0)
# Original instruction: sb v2761,0(v2569)
sb $t0,0($t1)
# Original instruction: addi v1290,v1290,1
addi $t2,$t2,1
# Original instruction: j label_241_mem_copy_loop
j label_241_mem_copy_loop
label_242_mem_copy_end:
# 
# Original instruction: addiu v1294,$fp,-12
addiu $t0,$fp,-12
# Original instruction: lw v1295,0(v1294)
lw $t0,0($t0)
# Original instruction: addiu v1296,$fp,-260
addiu $t1,$fp,-260
# Original instruction: lw v1297,0(v1296)
lw $t1,0($t1)
# Original instruction: add v1298,v1295,v1297
add $t0,$t0,$t1
# Original instruction: addiu v1299,$fp,-12
addiu $t1,$fp,-12
# Loading from v1298 from reg into v1299
# Original instruction: sw v1298,0(v1299)
sw $t0,0($t1)
# BEGIN FUNCALL EXPR FOR mcmalloc
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addi v1300,$zero,10
addi $t1,$zero,10
# Original instruction: addi v1301,$zero,4
addi $t0,$zero,4
# Original instruction: mul v1302,v1300,v1301
mul $t0,$t1,$t0
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v1303,$sp,0
addi $t1,$sp,0
# Loading from v1302 from reg into v1303
# Original instruction: sw v1302,0(v1303)
sw $t0,0($t1)
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# GO TO FUNCTION
# Original instruction: jal mcmalloc
jal mcmalloc
# BACK FROM FUNCTION
# Original instruction: addi v1304,$sp,0
addi $t0,$sp,0
# Original instruction: lw v1305,0(v1304)
lw $t0,0($t0)
# Original instruction: addiu v1306,$fp,-264
addiu $t1,$fp,-264
# Loading from v1305 from reg into v1306
# Original instruction: sw v1305,0(v1306)
sw $t0,0($t1)
# Original instruction: addi v1307,$zero,0
addi $t1,$zero,0
# Original instruction: addiu v1308,$fp,-16
addiu $t0,$fp,-16
# Loading from v1307 from reg into v1308
# Original instruction: sw v1307,0(v1308)
sw $t1,0($t0)
label_243_while_start:
# Original instruction: addiu v1309,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v1310,0(v1309)
lw $t1,0($t0)
# Original instruction: addi v1311,$zero,10
addi $t0,$zero,10
# Original instruction: slt v1312,v1310,v1311
slt $t0,$t1,$t0
# Original instruction: beqz v1312,label_244_while_end
beqz $t0,label_244_while_end
# Original instruction: addiu v1313,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v1314,0(v1313)
lw $t0,0($t0)
# Original instruction: addiu v1315,$fp,-16
addiu $t1,$fp,-16
# Original instruction: lw v1316,0(v1315)
lw $t1,0($t1)
# Original instruction: mul v2561,v1314,v1316
mul $t0,$t0,$t1
# Original instruction: la v2562,label_602_spilled_v1317
la $t1,label_602_spilled_v1317
# Original instruction: sw v2561,0(v2562)
sw $t0,0($t1)
# Original instruction: addiu v1318,$fp,-264
addiu $t1,$fp,-264
# Original instruction: lw v1318,0(v1318)
lw $t1,0($t1)
# Original instruction: addiu v1319,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v2564,0(v1319)
lw $t0,0($t0)
# Original instruction: la v2565,label_603_spilled_v1320
la $t2,label_603_spilled_v1320
# Original instruction: sw v2564,0(v2565)
sw $t0,0($t2)
# Original instruction: li v2216,4
li $t0,4
# Original instruction: la v2217,label_487_spilled_v1323
la $t2,label_487_spilled_v1323
# Original instruction: sw v2216,0(v2217)
sw $t0,0($t2)
# Original instruction: la v2218,label_487_spilled_v1323
la $t2,label_487_spilled_v1323
# Original instruction: lw v2218,0(v2218)
lw $t2,0($t2)
# Original instruction: la v2566,label_603_spilled_v1320
la $t0,label_603_spilled_v1320
# Original instruction: lw v2566,0(v2566)
lw $t0,0($t0)
# Original instruction: mul v1322,v2566,v2218
mul $t0,$t0,$t2
# Original instruction: add v1321,v1318,v1322
add $t1,$t1,$t0
# Loading from v1317 from reg into v1321
# Original instruction: la v2563,label_602_spilled_v1317
la $t0,label_602_spilled_v1317
# Original instruction: lw v2563,0(v2563)
lw $t0,0($t0)
# Original instruction: sw v2563,0(v1321)
sw $t0,0($t1)
# Original instruction: addiu v1324,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v1325,0(v1324)
lw $t1,0($t0)
# Original instruction: addi v1326,$zero,1
addi $t0,$zero,1
# Original instruction: add v1327,v1325,v1326
add $t1,$t1,$t0
# Original instruction: addiu v1328,$fp,-16
addiu $t0,$fp,-16
# Loading from v1327 from reg into v1328
# Original instruction: sw v1327,0(v1328)
sw $t1,0($t0)
# Original instruction: j label_243_while_start
j label_243_while_start
label_244_while_end:
# Original instruction: addi v1329,$zero,0
addi $t1,$zero,0
# Original instruction: addiu v1330,$fp,-268
addiu $t0,$fp,-268
# Loading from v1329 from reg into v1330
# Original instruction: sw v1329,0(v1330)
sw $t1,0($t0)
# Original instruction: addi v1331,$zero,0
addi $t1,$zero,0
# Original instruction: addiu v1332,$fp,-16
addiu $t0,$fp,-16
# Loading from v1331 from reg into v1332
# Original instruction: sw v1331,0(v1332)
sw $t1,0($t0)
label_245_while_start:
# Original instruction: addiu v1333,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v1334,0(v1333)
lw $t1,0($t0)
# Original instruction: addi v1335,$zero,10
addi $t0,$zero,10
# Original instruction: slt v1336,v1334,v1335
slt $t0,$t1,$t0
# Original instruction: beqz v1336,label_246_while_end
beqz $t0,label_246_while_end
# Original instruction: addiu v1337,$fp,-268
addiu $t0,$fp,-268
# Original instruction: lw v2468,0(v1337)
lw $t0,0($t0)
# Original instruction: la v2469,label_571_spilled_v1338
la $t1,label_571_spilled_v1338
# Original instruction: sw v2468,0(v2469)
sw $t0,0($t1)
# Original instruction: addiu v1339,$fp,-264
addiu $t1,$fp,-264
# Original instruction: lw v1339,0(v1339)
lw $t1,0($t1)
# Original instruction: addiu v1340,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v2471,0(v1340)
lw $t2,0($t0)
# Original instruction: la v2472,label_572_spilled_v1341
la $t0,label_572_spilled_v1341
# Original instruction: sw v2471,0(v2472)
sw $t2,0($t0)
# Original instruction: li v2192,4
li $t2,4
# Original instruction: la v2193,label_479_spilled_v1344
la $t0,label_479_spilled_v1344
# Original instruction: sw v2192,0(v2193)
sw $t2,0($t0)
# Original instruction: la v2194,label_479_spilled_v1344
la $t0,label_479_spilled_v1344
# Original instruction: lw v2194,0(v2194)
lw $t0,0($t0)
# Original instruction: la v2473,label_572_spilled_v1341
la $t2,label_572_spilled_v1341
# Original instruction: lw v2473,0(v2473)
lw $t2,0($t2)
# Original instruction: mul v1343,v2473,v2194
mul $t0,$t2,$t0
# Original instruction: add v1342,v1339,v1343
add $t0,$t1,$t0
# Original instruction: lw v1345,0(v1342)
lw $t1,0($t0)
# Original instruction: la v2470,label_571_spilled_v1338
la $t0,label_571_spilled_v1338
# Original instruction: lw v2470,0(v2470)
lw $t0,0($t0)
# Original instruction: add v1346,v2470,v1345
add $t1,$t0,$t1
# Original instruction: addiu v1347,$fp,-268
addiu $t0,$fp,-268
# Loading from v1346 from reg into v1347
# Original instruction: sw v1346,0(v1347)
sw $t1,0($t0)
# Original instruction: addiu v1348,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v1349,0(v1348)
lw $t1,0($t0)
# Original instruction: addi v1350,$zero,1
addi $t0,$zero,1
# Original instruction: add v1351,v1349,v1350
add $t0,$t1,$t0
# Original instruction: addiu v1352,$fp,-16
addiu $t1,$fp,-16
# Loading from v1351 from reg into v1352
# Original instruction: sw v1351,0(v1352)
sw $t0,0($t1)
# Original instruction: j label_245_while_start
j label_245_while_start
label_246_while_end:
# Original instruction: addiu v1353,$fp,-12
addiu $t0,$fp,-12
# Original instruction: lw v1354,0(v1353)
lw $t1,0($t0)
# Original instruction: addiu v1355,$fp,-268
addiu $t0,$fp,-268
# Original instruction: lw v1356,0(v1355)
lw $t0,0($t0)
# Original instruction: add v1357,v1354,v1356
add $t0,$t1,$t0
# Original instruction: addiu v1358,$fp,-12
addiu $t1,$fp,-12
# Loading from v1357 from reg into v1358
# Original instruction: sw v1357,0(v1358)
sw $t0,0($t1)
# Original instruction: addi v1359,$zero,0
addi $t1,$zero,0
# Original instruction: addiu v1360,$fp,-16
addiu $t0,$fp,-16
# Loading from v1359 from reg into v1360
# Original instruction: sw v1359,0(v1360)
sw $t1,0($t0)
label_247_while_start:
# Original instruction: addiu v1361,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v1362,0(v1361)
lw $t0,0($t0)
# Original instruction: addi v1363,$zero,3
addi $t1,$zero,3
# Original instruction: slt v1364,v1362,v1363
slt $t0,$t0,$t1
# Original instruction: beqz v1364,label_248_while_end
beqz $t0,label_248_while_end
# Original instruction: addi v1365,$zero,0
addi $t0,$zero,0
# Original instruction: addiu v1366,$fp,-20
addiu $t1,$fp,-20
# Loading from v1365 from reg into v1366
# Original instruction: sw v1365,0(v1366)
sw $t0,0($t1)
label_249_while_start:
# Original instruction: addiu v1367,$fp,-20
addiu $t0,$fp,-20
# Original instruction: lw v1368,0(v1367)
lw $t0,0($t0)
# Original instruction: addi v1369,$zero,3
addi $t1,$zero,3
# Original instruction: slt v1370,v1368,v1369
slt $t0,$t0,$t1
# Original instruction: beqz v1370,label_250_while_end
beqz $t0,label_250_while_end
# Original instruction: addiu v1371,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v1372,0(v1371)
lw $t1,0($t0)
# Original instruction: addiu v1373,$fp,-20
addiu $t0,$fp,-20
# Original instruction: lw v1374,0(v1373)
lw $t0,0($t0)
# Original instruction: add v1375,v1372,v1374
add $t1,$t1,$t0
# Original instruction: addiu v1376,$fp,-252
addiu $t0,$fp,-252
# Original instruction: addiu v2675,v1376,0
addiu $t2,$t0,0
# Original instruction: la v2676,label_640_spilled_v1377
la $t0,label_640_spilled_v1377
# Original instruction: sw v2675,0(v2676)
sw $t2,0($t0)
# Original instruction: addiu v1378,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v2180,0(v1378)
lw $t2,0($t0)
# Original instruction: la v2181,label_475_spilled_v1379
la $t0,label_475_spilled_v1379
# Original instruction: sw v2180,0(v2181)
sw $t2,0($t0)
# Original instruction: li v2228,12
li $t2,12
# Original instruction: la v2229,label_491_spilled_v1382
la $t0,label_491_spilled_v1382
# Original instruction: sw v2228,0(v2229)
sw $t2,0($t0)
# Original instruction: la v2182,label_475_spilled_v1379
la $t2,label_475_spilled_v1379
# Original instruction: lw v2182,0(v2182)
lw $t2,0($t2)
# Original instruction: la v2230,label_491_spilled_v1382
la $t0,label_491_spilled_v1382
# Original instruction: lw v2230,0(v2230)
lw $t0,0($t0)
# Original instruction: mul v1381,v2182,v2230
mul $t2,$t2,$t0
# Original instruction: la v2677,label_640_spilled_v1377
la $t0,label_640_spilled_v1377
# Original instruction: lw v2677,0(v2677)
lw $t0,0($t0)
# Original instruction: add v2693,v2677,v1381
add $t0,$t0,$t2
# Original instruction: la v2694,label_646_spilled_v1380
la $t2,label_646_spilled_v1380
# Original instruction: sw v2693,0(v2694)
sw $t0,0($t2)
# Original instruction: addiu v1383,$fp,-20
addiu $t0,$fp,-20
# Original instruction: lw v2195,0(v1383)
lw $t2,0($t0)
# Original instruction: la v2196,label_480_spilled_v1384
la $t0,label_480_spilled_v1384
# Original instruction: sw v2195,0(v2196)
sw $t2,0($t0)
# Original instruction: li v2201,4
li $t2,4
# Original instruction: la v2202,label_482_spilled_v1387
la $t0,label_482_spilled_v1387
# Original instruction: sw v2201,0(v2202)
sw $t2,0($t0)
# Original instruction: la v2197,label_480_spilled_v1384
la $t0,label_480_spilled_v1384
# Original instruction: lw v2197,0(v2197)
lw $t0,0($t0)
# Original instruction: la v2203,label_482_spilled_v1387
la $t2,label_482_spilled_v1387
# Original instruction: lw v2203,0(v2203)
lw $t2,0($t2)
# Original instruction: mul v1386,v2197,v2203
mul $t2,$t0,$t2
# Original instruction: la v2695,label_646_spilled_v1380
la $t0,label_646_spilled_v1380
# Original instruction: lw v2695,0(v2695)
lw $t0,0($t0)
# Original instruction: add v1385,v2695,v1386
add $t0,$t0,$t2
# Loading from v1375 from reg into v1385
# Original instruction: sw v1375,0(v1385)
sw $t1,0($t0)
# Original instruction: addiu v1388,$fp,-20
addiu $t0,$fp,-20
# Original instruction: lw v1389,0(v1388)
lw $t0,0($t0)
# Original instruction: addi v1390,$zero,1
addi $t1,$zero,1
# Original instruction: add v1391,v1389,v1390
add $t0,$t0,$t1
# Original instruction: addiu v1392,$fp,-20
addiu $t1,$fp,-20
# Loading from v1391 from reg into v1392
# Original instruction: sw v1391,0(v1392)
sw $t0,0($t1)
# Original instruction: j label_249_while_start
j label_249_while_start
label_250_while_end:
# BEGIN FUNCALL EXPR FOR createLinkedList
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v1393,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v1394,0(v1393)
lw $t1,0($t0)
# Original instruction: addi v1395,$zero,3
addi $t0,$zero,3
# Original instruction: add v1396,v1394,v1395
add $t0,$t1,$t0
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v1397,$sp,0
addi $t1,$sp,0
# Loading from v1396 from reg into v1397
# Original instruction: sw v1396,0(v1397)
sw $t0,0($t1)
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# GO TO FUNCTION
# Original instruction: jal createLinkedList
jal createLinkedList
# BACK FROM FUNCTION
# Original instruction: addi v3269,$sp,0
addi $t0,$sp,0
# Original instruction: la v3270,label_838_spilled_v1398
la $t1,label_838_spilled_v1398
# Original instruction: sw v3269,0(v3270)
sw $t0,0($t1)
# Original instruction: addiu v1399,$fp,-252
addiu $t0,$fp,-252
# Original instruction: addiu v2213,v1399,40
addiu $t1,$t0,40
# Original instruction: la v2214,label_486_spilled_v1400
la $t0,label_486_spilled_v1400
# Original instruction: sw v2213,0(v2214)
sw $t1,0($t0)
# Original instruction: addiu v1401,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v1402,0(v1401)
lw $t0,0($t0)
# Original instruction: li v1405,4
li $t1,4
# Original instruction: mul v1404,v1402,v1405
mul $t0,$t0,$t1
# Original instruction: la v2215,label_486_spilled_v1400
la $t1,label_486_spilled_v1400
# Original instruction: lw v2215,0(v2215)
lw $t1,0($t1)
# Original instruction: add v3272,v2215,v1404
add $t0,$t1,$t0
# Original instruction: la v3273,label_839_spilled_v1403
la $t1,label_839_spilled_v1403
# Original instruction: sw v3272,0(v3273)
sw $t0,0($t1)
# 
# Loading from v1398 from stack into v1403
# Original instruction: li v2816,4
li $t1,4
# Original instruction: la v2817,label_687_spilled_v1406
la $t0,label_687_spilled_v1406
# Original instruction: sw v2816,0(v2817)
sw $t1,0($t0)
# Original instruction: li v1407,0
li $t1,0
label_251_mem_copy_loop:
# Original instruction: la v2818,label_687_spilled_v1406
la $t0,label_687_spilled_v1406
# Original instruction: lw v2818,0(v2818)
lw $t0,0($t0)
# Original instruction: beq v1407,v2818,label_252_mem_copy_end
beq $t1,$t0,label_252_mem_copy_end
# Original instruction: la v3271,label_838_spilled_v1398
la $t0,label_838_spilled_v1398
# Original instruction: lw v3271,0(v3271)
lw $t0,0($t0)
# Original instruction: add v2309,v3271,v1407
add $t0,$t0,$t1
# Original instruction: la v2310,label_518_spilled_v1408
la $t2,label_518_spilled_v1408
# Original instruction: sw v2309,0(v2310)
sw $t0,0($t2)
# Original instruction: la v2311,label_518_spilled_v1408
la $t0,label_518_spilled_v1408
# Original instruction: lw v2311,0(v2311)
lw $t0,0($t0)
# Original instruction: lb v2699,0(v2311)
lb $t2,0($t0)
# Original instruction: la v2700,label_648_spilled_v1410
la $t0,label_648_spilled_v1410
# Original instruction: sw v2699,0(v2700)
sw $t2,0($t0)
# Original instruction: la v3274,label_839_spilled_v1403
la $t0,label_839_spilled_v1403
# Original instruction: lw v3274,0(v3274)
lw $t0,0($t0)
# Original instruction: add v2435,v3274,v1407
add $t2,$t0,$t1
# Original instruction: la v2436,label_560_spilled_v1409
la $t0,label_560_spilled_v1409
# Original instruction: sw v2435,0(v2436)
sw $t2,0($t0)
# Original instruction: la v2437,label_560_spilled_v1409
la $t0,label_560_spilled_v1409
# Original instruction: lw v2437,0(v2437)
lw $t0,0($t0)
# Original instruction: la v2701,label_648_spilled_v1410
la $t2,label_648_spilled_v1410
# Original instruction: lw v2701,0(v2701)
lw $t2,0($t2)
# Original instruction: sb v2701,0(v2437)
sb $t2,0($t0)
# Original instruction: addi v1407,v1407,1
addi $t1,$t1,1
# Original instruction: j label_251_mem_copy_loop
j label_251_mem_copy_loop
label_252_mem_copy_end:
# 
# Original instruction: addiu v1411,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v1412,0(v1411)
lw $t0,0($t0)
# Original instruction: addi v1413,$zero,1
addi $t1,$zero,1
# Original instruction: add v1414,v1412,v1413
add $t1,$t0,$t1
# Original instruction: addiu v1415,$fp,-16
addiu $t0,$fp,-16
# Loading from v1414 from reg into v1415
# Original instruction: sw v1414,0(v1415)
sw $t1,0($t0)
# Original instruction: j label_247_while_start
j label_247_while_start
label_248_while_end:
# BEGIN FUNCALL EXPR FOR calculateDeterminant
# LOADING ARG: Array of Array of INT
# GETTING  VALUE
# Original instruction: addiu v1416,$fp,-252
addiu $t0,$fp,-252
# Original instruction: addiu v1417,v1416,0
addiu $t0,$t0,0
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v1418,$sp,0
addi $t1,$sp,0
# Loading from v1417 from reg into v1418
# Original instruction: sw v1417,0(v1418)
sw $t0,0($t1)
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# GO TO FUNCTION
# Original instruction: jal calculateDeterminant
jal calculateDeterminant
# BACK FROM FUNCTION
# Original instruction: addi v3188,$sp,0
addi $t0,$sp,0
# Original instruction: la v3189,label_811_spilled_v1419
la $t1,label_811_spilled_v1419
# Original instruction: sw v3188,0(v3189)
sw $t0,0($t1)
# Original instruction: addiu v1420,$fp,-252
addiu $t0,$fp,-252
# Original instruction: addiu v3185,v1420,36
addiu $t0,$t0,36
# Original instruction: la v3186,label_810_spilled_v1421
la $t1,label_810_spilled_v1421
# Original instruction: sw v3185,0(v3186)
sw $t0,0($t1)
# 
# Loading from v1419 from stack into v1421
# Original instruction: li v2951,4
li $t1,4
# Original instruction: la v2952,label_732_spilled_v1422
la $t0,label_732_spilled_v1422
# Original instruction: sw v2951,0(v2952)
sw $t1,0($t0)
# Original instruction: li v1423,0
li $t1,0
label_253_mem_copy_loop:
# Original instruction: la v2953,label_732_spilled_v1422
la $t0,label_732_spilled_v1422
# Original instruction: lw v2953,0(v2953)
lw $t0,0($t0)
# Original instruction: beq v1423,v2953,label_254_mem_copy_end
beq $t1,$t0,label_254_mem_copy_end
# Original instruction: la v3190,label_811_spilled_v1419
la $t0,label_811_spilled_v1419
# Original instruction: lw v3190,0(v3190)
lw $t0,0($t0)
# Original instruction: add v2384,v3190,v1423
add $t2,$t0,$t1
# Original instruction: la v2385,label_543_spilled_v1424
la $t0,label_543_spilled_v1424
# Original instruction: sw v2384,0(v2385)
sw $t2,0($t0)
# Original instruction: la v2386,label_543_spilled_v1424
la $t0,label_543_spilled_v1424
# Original instruction: lw v2386,0(v2386)
lw $t0,0($t0)
# Original instruction: lb v2555,0(v2386)
lb $t2,0($t0)
# Original instruction: la v2556,label_600_spilled_v1426
la $t0,label_600_spilled_v1426
# Original instruction: sw v2555,0(v2556)
sw $t2,0($t0)
# Original instruction: la v3187,label_810_spilled_v1421
la $t0,label_810_spilled_v1421
# Original instruction: lw v3187,0(v3187)
lw $t0,0($t0)
# Original instruction: add v2651,v3187,v1423
add $t0,$t0,$t1
# Original instruction: la v2652,label_632_spilled_v1425
la $t2,label_632_spilled_v1425
# Original instruction: sw v2651,0(v2652)
sw $t0,0($t2)
# Original instruction: la v2557,label_600_spilled_v1426
la $t2,label_600_spilled_v1426
# Original instruction: lw v2557,0(v2557)
lw $t2,0($t2)
# Original instruction: la v2653,label_632_spilled_v1425
la $t0,label_632_spilled_v1425
# Original instruction: lw v2653,0(v2653)
lw $t0,0($t0)
# Original instruction: sb v2557,0(v2653)
sb $t2,0($t0)
# Original instruction: addi v1423,v1423,1
addi $t1,$t1,1
# Original instruction: j label_253_mem_copy_loop
j label_253_mem_copy_loop
label_254_mem_copy_end:
# 
# Original instruction: addiu v1427,$fp,-12
addiu $t0,$fp,-12
# Original instruction: lw v1428,0(v1427)
lw $t0,0($t0)
# Original instruction: addiu v1429,$fp,-252
addiu $t1,$fp,-252
# Original instruction: addiu v1430,v1429,36
addiu $t1,$t1,36
# Original instruction: lw v1431,0(v1430)
lw $t1,0($t1)
# Original instruction: add v1432,v1428,v1431
add $t1,$t0,$t1
# Original instruction: addiu v1433,$fp,-12
addiu $t0,$fp,-12
# Loading from v1432 from reg into v1433
# Original instruction: sw v1432,0(v1433)
sw $t1,0($t0)
# Original instruction: addi v1434,$zero,0
addi $t1,$zero,0
# Original instruction: addiu v1435,$fp,-16
addiu $t0,$fp,-16
# Loading from v1434 from reg into v1435
# Original instruction: sw v1434,0(v1435)
sw $t1,0($t0)
label_255_while_start:
# Original instruction: addiu v1436,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v1437,0(v1436)
lw $t0,0($t0)
# Original instruction: addi v1438,$zero,3
addi $t1,$zero,3
# Original instruction: slt v1439,v1437,v1438
slt $t0,$t0,$t1
# Original instruction: beqz v1439,label_256_while_end
beqz $t0,label_256_while_end
# Original instruction: addiu v1440,$fp,-252
addiu $t0,$fp,-252
# Original instruction: addiu v1441,v1440,40
addiu $t0,$t0,40
# Original instruction: addiu v1442,$fp,-16
addiu $t1,$fp,-16
# Original instruction: lw v1443,0(v1442)
lw $t2,0($t1)
# Original instruction: li v1446,4
li $t1,4
# Original instruction: mul v1445,v1443,v1446
mul $t1,$t2,$t1
# Original instruction: add v2894,v1441,v1445
add $t1,$t0,$t1
# Original instruction: la v2895,label_713_spilled_v1444
la $t0,label_713_spilled_v1444
# Original instruction: sw v2894,0(v2895)
sw $t1,0($t0)
# Original instruction: addiu v3038,$fp,-272
addiu $t1,$fp,-272
# Original instruction: la v3039,label_761_spilled_v1447
la $t0,label_761_spilled_v1447
# Original instruction: sw v3038,0(v3039)
sw $t1,0($t0)
# 
# Loading from v1444 from stack into v1447
# Original instruction: li v3035,4
li $t1,4
# Original instruction: la v3036,label_760_spilled_v1448
la $t0,label_760_spilled_v1448
# Original instruction: sw v3035,0(v3036)
sw $t1,0($t0)
# Original instruction: li v1449,0
li $t0,0
label_257_mem_copy_loop:
# Original instruction: la v3037,label_760_spilled_v1448
la $t1,label_760_spilled_v1448
# Original instruction: lw v3037,0(v3037)
lw $t1,0($t1)
# Original instruction: beq v1449,v3037,label_258_mem_copy_end
beq $t0,$t1,label_258_mem_copy_end
# Original instruction: la v2896,label_713_spilled_v1444
la $t1,label_713_spilled_v1444
# Original instruction: lw v2896,0(v2896)
lw $t1,0($t1)
# Original instruction: add v2243,v2896,v1449
add $t1,$t1,$t0
# Original instruction: la v2244,label_496_spilled_v1450
la $t2,label_496_spilled_v1450
# Original instruction: sw v2243,0(v2244)
sw $t1,0($t2)
# Original instruction: la v2245,label_496_spilled_v1450
la $t1,label_496_spilled_v1450
# Original instruction: lw v2245,0(v2245)
lw $t1,0($t1)
# Original instruction: lb v2735,0(v2245)
lb $t1,0($t1)
# Original instruction: la v2736,label_660_spilled_v1452
la $t2,label_660_spilled_v1452
# Original instruction: sw v2735,0(v2736)
sw $t1,0($t2)
# Original instruction: la v3040,label_761_spilled_v1447
la $t1,label_761_spilled_v1447
# Original instruction: lw v3040,0(v3040)
lw $t1,0($t1)
# Original instruction: add v2528,v3040,v1449
add $t2,$t1,$t0
# Original instruction: la v2529,label_591_spilled_v1451
la $t1,label_591_spilled_v1451
# Original instruction: sw v2528,0(v2529)
sw $t2,0($t1)
# Original instruction: la v2530,label_591_spilled_v1451
la $t1,label_591_spilled_v1451
# Original instruction: lw v2530,0(v2530)
lw $t1,0($t1)
# Original instruction: la v2737,label_660_spilled_v1452
la $t2,label_660_spilled_v1452
# Original instruction: lw v2737,0(v2737)
lw $t2,0($t2)
# Original instruction: sb v2737,0(v2530)
sb $t2,0($t1)
# Original instruction: addi v1449,v1449,1
addi $t0,$t0,1
# Original instruction: j label_257_mem_copy_loop
j label_257_mem_copy_loop
label_258_mem_copy_end:
# 
# Original instruction: addi v1453,$zero,0
addi $t1,$zero,0
# Original instruction: addiu v1454,$fp,-20
addiu $t0,$fp,-20
# Loading from v1453 from reg into v1454
# Original instruction: sw v1453,0(v1454)
sw $t1,0($t0)
label_259_while_start:
# Original instruction: addiu v1455,$fp,-20
addiu $t0,$fp,-20
# Original instruction: lw v1456,0(v1455)
lw $t0,0($t0)
# Original instruction: addiu v1457,$fp,-16
addiu $t1,$fp,-16
# Original instruction: lw v1458,0(v1457)
lw $t2,0($t1)
# Original instruction: addi v1459,$zero,3
addi $t1,$zero,3
# Original instruction: add v1460,v1458,v1459
add $t1,$t2,$t1
# Original instruction: slt v1461,v1456,v1460
slt $t0,$t0,$t1
# Original instruction: beq v1461,$zero,label_261_false_and
beq $t0,$zero,label_261_false_and
# Original instruction: addiu v1462,$fp,-272
addiu $t0,$fp,-272
# Original instruction: lw v1463,0(v1462)
lw $t0,0($t0)
# Original instruction: addiu v1464,v1463,12
addiu $t0,$t0,12
# Original instruction: lw v1465,0(v1464)
lw $t0,0($t0)
# Original instruction: beq v1465,$zero,label_261_false_and
beq $t0,$zero,label_261_false_and
# Original instruction: addi v1466,$zero,1
addi $t0,$zero,1
# Original instruction: j label_262_end_and
j label_262_end_and
label_261_false_and:
# Original instruction: addi v1466,$zero,0
addi $t0,$zero,0
label_262_end_and:
# Original instruction: beqz v1466,label_260_while_end
beqz $t0,label_260_while_end
# Original instruction: addiu v1467,$fp,-12
addiu $t0,$fp,-12
# Original instruction: lw v1468,0(v1467)
lw $t1,0($t0)
# Original instruction: addiu v1469,$fp,-272
addiu $t0,$fp,-272
# Original instruction: lw v1470,0(v1469)
lw $t0,0($t0)
# Original instruction: addiu v1471,v1470,0
addiu $t0,$t0,0
# Original instruction: lw v1472,0(v1471)
lw $t0,0($t0)
# Original instruction: add v1473,v1468,v1472
add $t0,$t1,$t0
# Original instruction: addiu v1474,$fp,-12
addiu $t1,$fp,-12
# Loading from v1473 from reg into v1474
# Original instruction: sw v1473,0(v1474)
sw $t0,0($t1)
# Original instruction: addiu v1475,$fp,-272
addiu $t0,$fp,-272
# Original instruction: lw v1476,0(v1475)
lw $t0,0($t0)
# Original instruction: addiu v1477,v1476,16
addiu $t0,$t0,16
# Original instruction: lw v1478,0(v1477)
lw $t0,0($t0)
# Original instruction: beqz v1478,label_263_else
beqz $t0,label_263_else
# Original instruction: addiu v1479,$fp,-272
addiu $t0,$fp,-272
# Original instruction: lw v1480,0(v1479)
lw $t0,0($t0)
# Original instruction: addiu v2849,v1480,4
addiu $t0,$t0,4
# Original instruction: la v2850,label_698_spilled_v1481
la $t1,label_698_spilled_v1481
# Original instruction: sw v2849,0(v2850)
sw $t0,0($t1)
# Original instruction: addiu v2885,$fp,-272
addiu $t1,$fp,-272
# Original instruction: la v2886,label_710_spilled_v1482
la $t0,label_710_spilled_v1482
# Original instruction: sw v2885,0(v2886)
sw $t1,0($t0)
# 
# Loading from v1481 from stack into v1482
# Original instruction: li v2882,4
li $t0,4
# Original instruction: la v2883,label_709_spilled_v1483
la $t1,label_709_spilled_v1483
# Original instruction: sw v2882,0(v2883)
sw $t0,0($t1)
# Original instruction: li v1484,0
li $t1,0
label_265_mem_copy_loop:
# Original instruction: la v2884,label_709_spilled_v1483
la $t0,label_709_spilled_v1483
# Original instruction: lw v2884,0(v2884)
lw $t0,0($t0)
# Original instruction: beq v1484,v2884,label_266_mem_copy_end
beq $t1,$t0,label_266_mem_copy_end
# Original instruction: la v2851,label_698_spilled_v1481
la $t0,label_698_spilled_v1481
# Original instruction: lw v2851,0(v2851)
lw $t0,0($t0)
# Original instruction: add v2297,v2851,v1484
add $t2,$t0,$t1
# Original instruction: la v2298,label_514_spilled_v1485
la $t0,label_514_spilled_v1485
# Original instruction: sw v2297,0(v2298)
sw $t2,0($t0)
# Original instruction: la v2299,label_514_spilled_v1485
la $t0,label_514_spilled_v1485
# Original instruction: lw v2299,0(v2299)
lw $t0,0($t0)
# Original instruction: lb v2429,0(v2299)
lb $t2,0($t0)
# Original instruction: la v2430,label_558_spilled_v1487
la $t0,label_558_spilled_v1487
# Original instruction: sw v2429,0(v2430)
sw $t2,0($t0)
# Original instruction: la v2887,label_710_spilled_v1482
la $t0,label_710_spilled_v1482
# Original instruction: lw v2887,0(v2887)
lw $t0,0($t0)
# Original instruction: add v2582,v2887,v1484
add $t2,$t0,$t1
# Original instruction: la v2583,label_609_spilled_v1486
la $t0,label_609_spilled_v1486
# Original instruction: sw v2582,0(v2583)
sw $t2,0($t0)
# Original instruction: la v2431,label_558_spilled_v1487
la $t2,label_558_spilled_v1487
# Original instruction: lw v2431,0(v2431)
lw $t2,0($t2)
# Original instruction: la v2584,label_609_spilled_v1486
la $t0,label_609_spilled_v1486
# Original instruction: lw v2584,0(v2584)
lw $t0,0($t0)
# Original instruction: sb v2431,0(v2584)
sb $t2,0($t0)
# Original instruction: addi v1484,v1484,1
addi $t1,$t1,1
# Original instruction: j label_265_mem_copy_loop
j label_265_mem_copy_loop
label_266_mem_copy_end:
# 
# Original instruction: j label_264_end
j label_264_end
label_263_else:
# Original instruction: j label_260_while_end
j label_260_while_end
label_264_end:
# Original instruction: addiu v1488,$fp,-20
addiu $t0,$fp,-20
# Original instruction: lw v1489,0(v1488)
lw $t1,0($t0)
# Original instruction: addi v1490,$zero,1
addi $t0,$zero,1
# Original instruction: add v1491,v1489,v1490
add $t1,$t1,$t0
# Original instruction: addiu v1492,$fp,-20
addiu $t0,$fp,-20
# Loading from v1491 from reg into v1492
# Original instruction: sw v1491,0(v1492)
sw $t1,0($t0)
# Original instruction: j label_259_while_start
j label_259_while_start
label_260_while_end:
# Original instruction: addiu v1493,$fp,-16
addiu $t0,$fp,-16
# Original instruction: lw v1494,0(v1493)
lw $t1,0($t0)
# Original instruction: addi v1495,$zero,1
addi $t0,$zero,1
# Original instruction: add v1496,v1494,v1495
add $t1,$t1,$t0
# Original instruction: addiu v1497,$fp,-16
addiu $t0,$fp,-16
# Loading from v1496 from reg into v1497
# Original instruction: sw v1496,0(v1497)
sw $t1,0($t0)
# Original instruction: j label_255_while_start
j label_255_while_start
label_256_while_end:
# Original instruction: addiu v1498,$fp,-40
addiu $t0,$fp,-40
# Original instruction: lw v1499,0(v1498)
lw $t1,0($t0)
# Original instruction: addiu v1500,$fp,-44
addiu $t0,$fp,-44
# Original instruction: lw v1501,0(v1500)
lw $t0,0($t0)
# Original instruction: add v1502,v1499,v1501
add $t0,$t1,$t0
# Original instruction: addiu v1503,$fp,-48
addiu $t1,$fp,-48
# Original instruction: lw v1504,0(v1503)
lw $t2,0($t1)
# Original instruction: addiu v1505,$fp,-52
addiu $t1,$fp,-52
# Original instruction: lw v1506,0(v1505)
lw $t1,0($t1)
# Original instruction: sub v1507,v1504,v1506
sub $t1,$t2,$t1
# Original instruction: mul v1508,v1502,v1507
mul $t1,$t0,$t1
# Original instruction: addiu v1509,$fp,-56
addiu $t0,$fp,-56
# Original instruction: lw v1510,0(v1509)
lw $t0,0($t0)
# Original instruction: addi v1511,$zero,1
addi $t2,$zero,1
# Original instruction: add v1512,v1510,v1511
add $t0,$t0,$t2
# Original instruction: div v1508,v1512
div $t1,$t0
# Original instruction: mflo v2786
mflo $t1
# Original instruction: la v2787,label_677_spilled_v1513
la $t0,label_677_spilled_v1513
# Original instruction: sw v2786,0(v2787)
sw $t1,0($t0)
# Original instruction: addiu v1514,$fp,-60
addiu $t0,$fp,-60
# Original instruction: lw v1515,0(v1514)
lw $t1,0($t0)
# Original instruction: addiu v1516,$fp,-64
addiu $t0,$fp,-64
# Original instruction: lw v1517,0(v1516)
lw $t0,0($t0)
# Original instruction: sub v1518,v1515,v1517
sub $t1,$t1,$t0
# Original instruction: addiu v1519,$fp,-68
addiu $t0,$fp,-68
# Original instruction: lw v2777,0(v1519)
lw $t0,0($t0)
# Original instruction: la v2778,label_674_spilled_v1520
la $t2,label_674_spilled_v1520
# Original instruction: sw v2777,0(v2778)
sw $t0,0($t2)
# Original instruction: addiu v2204,$fp,-72
addiu $t2,$fp,-72
# Original instruction: la v2205,label_483_spilled_v1521
la $t0,label_483_spilled_v1521
# Original instruction: sw v2204,0(v2205)
sw $t2,0($t0)
# Original instruction: la v2206,label_483_spilled_v1521
la $t0,label_483_spilled_v1521
# Original instruction: lw v2206,0(v2206)
lw $t0,0($t0)
# Original instruction: lw v2219,0(v2206)
lw $t0,0($t0)
# Original instruction: la v2220,label_488_spilled_v1522
la $t2,label_488_spilled_v1522
# Original instruction: sw v2219,0(v2220)
sw $t0,0($t2)
# Original instruction: la v2221,label_488_spilled_v1522
la $t2,label_488_spilled_v1522
# Original instruction: lw v2221,0(v2221)
lw $t2,0($t2)
# Original instruction: la v2779,label_674_spilled_v1520
la $t0,label_674_spilled_v1520
# Original instruction: lw v2779,0(v2779)
lw $t0,0($t0)
# Original instruction: add v1523,v2779,v2221
add $t0,$t0,$t2
# Original instruction: mul v2210,v1518,v1523
mul $t0,$t1,$t0
# Original instruction: la v2211,label_485_spilled_v1524
la $t1,label_485_spilled_v1524
# Original instruction: sw v2210,0(v2211)
sw $t0,0($t1)
# Original instruction: addiu v1525,$fp,-76
addiu $t0,$fp,-76
# Original instruction: lw v1526,0(v1525)
lw $t0,0($t0)
# Original instruction: addi v1527,$zero,1
addi $t1,$zero,1
# Original instruction: add v1528,v1526,v1527
add $t0,$t0,$t1
# Original instruction: la v2212,label_485_spilled_v1524
la $t1,label_485_spilled_v1524
# Original instruction: lw v2212,0(v2212)
lw $t1,0($t1)
# Original instruction: div v2212,v1528
div $t1,$t0
# Original instruction: mflo v1529
mflo $t1
# Original instruction: la v2788,label_677_spilled_v1513
la $t0,label_677_spilled_v1513
# Original instruction: lw v2788,0(v2788)
lw $t0,0($t0)
# Original instruction: add v2783,v2788,v1529
add $t1,$t0,$t1
# Original instruction: la v2784,label_676_spilled_v1530
la $t0,label_676_spilled_v1530
# Original instruction: sw v2783,0(v2784)
sw $t1,0($t0)
# Original instruction: addiu v1531,$fp,-80
addiu $t0,$fp,-80
# Original instruction: lw v1532,0(v1531)
lw $t1,0($t0)
# Original instruction: addiu v1533,$fp,-84
addiu $t0,$fp,-84
# Original instruction: lw v1534,0(v1533)
lw $t0,0($t0)
# Original instruction: add v2780,v1532,v1534
add $t0,$t1,$t0
# Original instruction: la v2781,label_675_spilled_v1535
la $t1,label_675_spilled_v1535
# Original instruction: sw v2780,0(v2781)
sw $t0,0($t1)
# Original instruction: addiu v1536,$fp,-88
addiu $t0,$fp,-88
# Original instruction: lw v1537,0(v1536)
lw $t1,0($t0)
# Original instruction: addiu v2222,$fp,-92
addiu $t2,$fp,-92
# Original instruction: la v2223,label_489_spilled_v1538
la $t0,label_489_spilled_v1538
# Original instruction: sw v2222,0(v2223)
sw $t2,0($t0)
# Original instruction: la v2224,label_489_spilled_v1538
la $t0,label_489_spilled_v1538
# Original instruction: lw v2224,0(v2224)
lw $t0,0($t0)
# Original instruction: lw v2225,0(v2224)
lw $t0,0($t0)
# Original instruction: la v2226,label_490_spilled_v1539
la $t2,label_490_spilled_v1539
# Original instruction: sw v2225,0(v2226)
sw $t0,0($t2)
# Original instruction: la v2227,label_490_spilled_v1539
la $t0,label_490_spilled_v1539
# Original instruction: lw v2227,0(v2227)
lw $t0,0($t0)
# Original instruction: sub v1540,v1537,v2227
sub $t1,$t1,$t0
# Original instruction: la v2782,label_675_spilled_v1535
la $t0,label_675_spilled_v1535
# Original instruction: lw v2782,0(v2782)
lw $t0,0($t0)
# Original instruction: mul v2207,v2782,v1540
mul $t0,$t0,$t1
# Original instruction: la v2208,label_484_spilled_v1541
la $t1,label_484_spilled_v1541
# Original instruction: sw v2207,0(v2208)
sw $t0,0($t1)
# Original instruction: addiu v1542,$fp,-96
addiu $t0,$fp,-96
# Original instruction: lw v1543,0(v1542)
lw $t0,0($t0)
# Original instruction: addi v1544,$zero,1
addi $t1,$zero,1
# Original instruction: add v1545,v1543,v1544
add $t0,$t0,$t1
# Original instruction: la v2209,label_484_spilled_v1541
la $t1,label_484_spilled_v1541
# Original instruction: lw v2209,0(v2209)
lw $t1,0($t1)
# Original instruction: div v2209,v1545
div $t1,$t0
# Original instruction: mflo v1546
mflo $t1
# Original instruction: la v2785,label_676_spilled_v1530
la $t0,label_676_spilled_v1530
# Original instruction: lw v2785,0(v2785)
lw $t0,0($t0)
# Original instruction: sub v1547,v2785,v1546
sub $t0,$t0,$t1
# Original instruction: addiu v1548,$fp,-100
addiu $t1,$fp,-100
# Loading from v1547 from reg into v1548
# Original instruction: sw v1547,0(v1548)
sw $t0,0($t1)
# Original instruction: addiu v1549,$fp,-12
addiu $t0,$fp,-12
# Original instruction: lw v1550,0(v1549)
lw $t1,0($t0)
# Original instruction: addiu v1551,$fp,-100
addiu $t0,$fp,-100
# Original instruction: lw v1552,0(v1551)
lw $t0,0($t0)
# Original instruction: add v1553,v1550,v1552
add $t0,$t1,$t0
# Original instruction: addiu v1554,$fp,-12
addiu $t1,$fp,-12
# Loading from v1553 from reg into v1554
# Original instruction: sw v1553,0(v1554)
sw $t0,0($t1)
# BEGIN FUNCALL EXPR FOR print_i
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v2891,$fp,-12
addiu $t1,$fp,-12
# Original instruction: la v2892,label_712_spilled_v1555
la $t0,label_712_spilled_v1555
# Original instruction: sw v2891,0(v2892)
sw $t1,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v2801,$sp,0
addi $t0,$sp,0
# Original instruction: la v2802,label_682_spilled_v1556
la $t1,label_682_spilled_v1556
# Original instruction: sw v2801,0(v2802)
sw $t0,0($t1)
# 
# Loading from v1555 from stack into v1556
# Original instruction: li v2888,4
li $t1,4
# Original instruction: la v2889,label_711_spilled_v1557
la $t0,label_711_spilled_v1557
# Original instruction: sw v2888,0(v2889)
sw $t1,0($t0)
# Original instruction: li v1558,0
li $t1,0
label_267_mem_copy_loop:
# Original instruction: la v2890,label_711_spilled_v1557
la $t0,label_711_spilled_v1557
# Original instruction: lw v2890,0(v2890)
lw $t0,0($t0)
# Original instruction: beq v1558,v2890,label_268_mem_copy_end
beq $t1,$t0,label_268_mem_copy_end
# Original instruction: la v2893,label_712_spilled_v1555
la $t0,label_712_spilled_v1555
# Original instruction: lw v2893,0(v2893)
lw $t0,0($t0)
# Original instruction: add v2267,v2893,v1558
add $t0,$t0,$t1
# Original instruction: la v2268,label_504_spilled_v1559
la $t2,label_504_spilled_v1559
# Original instruction: sw v2267,0(v2268)
sw $t0,0($t2)
# Original instruction: la v2269,label_504_spilled_v1559
la $t0,label_504_spilled_v1559
# Original instruction: lw v2269,0(v2269)
lw $t0,0($t0)
# Original instruction: lb v2696,0(v2269)
lb $t0,0($t0)
# Original instruction: la v2697,label_647_spilled_v1561
la $t2,label_647_spilled_v1561
# Original instruction: sw v2696,0(v2697)
sw $t0,0($t2)
# Original instruction: la v2803,label_682_spilled_v1556
la $t0,label_682_spilled_v1556
# Original instruction: lw v2803,0(v2803)
lw $t0,0($t0)
# Original instruction: add v2525,v2803,v1558
add $t2,$t0,$t1
# Original instruction: la v2526,label_590_spilled_v1560
la $t0,label_590_spilled_v1560
# Original instruction: sw v2525,0(v2526)
sw $t2,0($t0)
# Original instruction: la v2527,label_590_spilled_v1560
la $t0,label_590_spilled_v1560
# Original instruction: lw v2527,0(v2527)
lw $t0,0($t0)
# Original instruction: la v2698,label_647_spilled_v1561
la $t2,label_647_spilled_v1561
# Original instruction: lw v2698,0(v2698)
lw $t2,0($t2)
# Original instruction: sb v2698,0(v2527)
sb $t2,0($t0)
# Original instruction: addi v1558,v1558,1
addi $t1,$t1,1
# Original instruction: j label_267_mem_copy_loop
j label_267_mem_copy_loop
label_268_mem_copy_end:
# 
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,0
addiu $sp,$sp,0
# GO TO FUNCTION
# Original instruction: jal print_i
jal print_i
# BACK FROM FUNCTION
# Return statement start
# Original instruction: addi v1563,$zero,0
addi $t1,$zero,0
# Original instruction: addiu v1564,$fp,0
addiu $t0,$fp,0
# Loading from v1563 from reg into v1564
# Original instruction: sw v1563,0(v1564)
sw $t1,0($t0)
# Original instruction: jal mainEND
jal mainEND
# Return statement end
# BEGIN EPILOGUE
mainEND:
# Original instruction: la v3307,label_850_spilled_v693
la $t0,label_850_spilled_v693
# Original instruction: lw v3307,0(v3307)
lw $t0,0($t0)
# Original instruction: addi $sp,v3307,0
addi $sp,$t0,0
# Original instruction: popRegisters
# Labels:
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_819_spilled_v972
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_476_spilled_v739
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_744_spilled_v945
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_625_spilled_v794
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_655_spilled_v893
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_678_spilled_v882
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_589_spilled_v1109
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_683_spilled_v1055
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_762_spilled_v888
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_637_spilled_v990
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_726_spilled_v1092
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_735_spilled_v1127
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_714_spilled_v1281
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_600_spilled_v1426
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_547_spilled_v891
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_660_spilled_v1452
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_592_spilled_v914
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_780_spilled_v1222
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_593_spilled_v871
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_584_spilled_v900
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_517_spilled_v912
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_499_spilled_v1031
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_688_spilled_v938
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_640_spilled_v1377
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_523_spilled_v1094
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_719_spilled_v910
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_829_spilled_v1048
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_669_spilled_v1005
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_497_spilled_v1038
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_707_spilled_v1239
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_632_spilled_v1425
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_732_spilled_v1422
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_641_spilled_v1124
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_581_spilled_v1067
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_832_spilled_v1041
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_750_spilled_v1154
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_652_spilled_v879
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_703_spilled_v1057
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_565_spilled_v1227
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_620_spilled_v1088
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_631_spilled_v941
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_715_spilled_v1050
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_496_spilled_v1450
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_686_spilled_v1013
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_820_spilled_v1027
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_802_spilled_v1141
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_737_spilled_v1280
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_538_spilled_v1157
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_825_spilled_v1274
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_730_spilled_v874
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_510_spilled_v1080
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_782_spilled_v994
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_613_spilled_v1158
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_507_spilled_v828
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_608_spilled_v1095
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_812_spilled_v964
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_526_spilled_v919
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_480_spilled_v1384
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_509_spilled_v947
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_679_spilled_v943
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_630_spilled_v1004
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_647_spilled_v1561
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_723_spilled_v1043
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_788_spilled_v1014
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_822_spilled_v937
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_535_spilled_v1122
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_516_spilled_v1052
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_549_spilled_v926
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_684_spilled_v1120
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_734_spilled_v931
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_784_spilled_v1162
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_736_spilled_v1282
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_484_spilled_v1541
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_601_spilled_v1039
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_720_spilled_v992
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_478_spilled_v720
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_543_spilled_v1424
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_748_spilled_v867
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_710_spilled_v1482
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_522_spilled_v954
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_615_spilled_v716
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_833_spilled_v1042
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_511_spilled_v870
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_804_spilled_v1119
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_606_spilled_v1152
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_639_spilled_v934
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_776_spilled_v1036
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_501_spilled_v1073
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_583_spilled_v1279
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_594_spilled_v997
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_587_spilled_v948
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_552_spilled_v1032
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_505_spilled_v1024
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_502_spilled_v1277
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_729_spilled_v903
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_739_spilled_v1097
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_623_spilled_v1061
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_624_spilled_v1166
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_733_spilled_v930
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_671_spilled_v777
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_831_spilled_v958
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_749_spilled_v895
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_573_spilled_v1068
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_709_spilled_v1483
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_477_spilled_v738
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_839_spilled_v1403
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_518_spilled_v1408
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_837_spilled_v1076
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_799_spilled_v1008
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_533_spilled_v884
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_619_spilled_v1102
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_503_spilled_v1010
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_728_spilled_v902
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_532_spilled_v898
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_560_spilled_v1409
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_576_spilled_v892
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_566_spilled_v1138
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_805_spilled_v1118
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_741_spilled_v1289
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_785_spilled_v1161
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_768_spilled_v873
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_561_spilled_v878
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_515_spilled_v1136
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_696_spilled_v980
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_849_spilled_v880
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_827_spilled_v950
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_646_spilled_v1380
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_554_spilled_v1130
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_751_spilled_v896
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_664_spilled_v1173
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_521_spilled_v933
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_479_spilled_v1344
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_681_spilled_v952
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_638_spilled_v920
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_557_spilled_v767
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_692_spilled_v1287
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_513_spilled_v1059
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_520_spilled_v1087
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_572_spilled_v1341
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_676_spilled_v1530
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_725_spilled_v1098
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_541_spilled_v1045
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_670_spilled_v942
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_713_spilled_v1444
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_777_spilled_v789
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_636_spilled_v1165
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_803_spilled_v1140
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_835_spilled_v1125
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_610_spilled_v1117
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_705_spilled_v915
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_540_spilled_v1017
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_783_spilled_v1146
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_772_spilled_v922
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_697_spilled_v1064
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_475_spilled_v1379
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_767_spilled_v1139
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_614_spilled_v1011
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_633_spilled_v1144
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_494_spilled_v1143
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_563_spilled_v1089
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_813_spilled_v965
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_821_spilled_v1028
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_757_spilled_v868
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_745_spilled_v944
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_841_spilled_v1167
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_701_spilled_v772
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_781_spilled_v993
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_591_spilled_v1451
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_531_spilled_v1171
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_580_spilled_v1137
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_612_spilled_v1286
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_677_spilled_v1513
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_642_spilled_v907
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_846_spilled_v1132
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_668_spilled_v1293
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_809_spilled_v1091
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_504_spilled_v1559
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_622_spilled_v1285
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_481_spilled_v722
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_663_spilled_v928
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_690_spilled_v973
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_792_spilled_v1070
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_680_spilled_v1029
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_574_spilled_v1054
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_571_spilled_v1338
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_815_spilled_v908
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_643_spilled_v1228
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_759_spilled_v764
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_848_spilled_v881
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_773_spilled_v924
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_755_spilled_v1134
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_770_spilled_v1155
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_514_spilled_v1485
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_818_spilled_v971
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_570_spilled_v1145
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_740_spilled_v1288
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_628_spilled_v1025
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_840_spilled_v1168
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_811_spilled_v1419
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_845_spilled_v1062
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_649_spilled_v1131
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_673_spilled_v795
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_800_spilled_v791
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_793_spilled_v1071
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_650_spilled_v998
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_808_spilled_v1090
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_769_spilled_v875
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_814_spilled_v909
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_577_spilled_v885
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_718_spilled_v1238
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_588_spilled_v962
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_582_spilled_v1243
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_546_spilled_v1003
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_823_spilled_v936
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_611_spilled_v1053
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_674_spilled_v1520
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_607_spilled_v991
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_493_spilled_v940
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_609_spilled_v1486
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_801_spilled_v790
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_716_spilled_v1105
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_645_spilled_v984
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_706_spilled_v959
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_685_spilled_v929
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_787_spilled_v1147
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_695_spilled_v1034
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_485_spilled_v1524
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_667_spilled_v1103
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_519_spilled_v1101
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_662_spilled_v977
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_665_spilled_v1040
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_539_spilled_v975
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_604_spilled_v1292
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_838_spilled_v1398
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_746_spilled_v1104
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_618_spilled_v1172
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_724_spilled_v1275
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_761_spilled_v1447
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_687_spilled_v1406
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_711_spilled_v1557
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_527_spilled_v905
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_621_spilled_v1151
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_765_spilled_v916
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_491_spilled_v1382
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_689_spilled_v966
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_605_spilled_v1096
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_807_spilled_v825
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_567_spilled_v872
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_778_spilled_v771
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_492_spilled_v1226
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_487_spilled_v1323
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_836_spilled_v1077
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_721_spilled_v887
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_666_spilled_v963
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_779_spilled_v773
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_658_spilled_v1075
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_828_spilled_v1049
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_553_spilled_v976
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_672_spilled_v1019
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_558_spilled_v1487
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_490_spilled_v1539
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_834_spilled_v1126
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_617_spilled_v1116
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_806_spilled_v824
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_548_spilled_v1108
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_559_spilled_v906
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_489_spilled_v1538
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_602_spilled_v1317
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_627_spilled_v1018
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_648_spilled_v1410
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_488_spilled_v1522
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_529_spilled_v1066
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_495_spilled_v1129
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_851_spilled_v1111
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_528_spilled_v1164
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_727_spilled_v1007
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_753_spilled_v1083
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_824_spilled_v1273
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_498_spilled_v961
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_698_spilled_v1481
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_752_spilled_v894
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_512_spilled_v968
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_657_spilled_v970
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_786_spilled_v1148
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_693_spilled_v901
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_595_spilled_v913
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_530_spilled_v1150
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_545_spilled_v775
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_524_spilled_v877
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_810_spilled_v1421
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_635_spilled_v776
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_700_spilled_v826
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_760_spilled_v1448
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_756_spilled_v866
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_731_spilled_v1160
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_656_spilled_v1012
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_708_spilled_v763
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_691_spilled_v1084
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_555_spilled_v886
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_537_spilled_v996
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_766_spilled_v917
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_596_spilled_v899
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_743_spilled_v1169
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_771_spilled_v1153
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_506_spilled_v982
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_564_spilled_v1123
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_798_spilled_v1006
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_569_spilled_v1110
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_764_spilled_v1001
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_629_spilled_v1278
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_754_spilled_v1085
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_586_spilled_v1046
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_763_spilled_v889
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_789_spilled_v1015
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_843_spilled_v978
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_694_spilled_v1078
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_742_spilled_v1021
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_817_spilled_v1000
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_675_spilled_v1535
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_847_spilled_v1133
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_659_spilled_v768
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_551_spilled_v1159
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_562_spilled_v1081
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_704_spilled_v1056
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_722_spilled_v985
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_585_spilled_v1074
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_661_spilled_v1082
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_575_spilled_v921
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_616_spilled_v719
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_556_spilled_v830
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_850_spilled_v693
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_597_spilled_v1026
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_816_spilled_v999
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_525_spilled_v989
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_590_spilled_v1560
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_653_spilled_v949
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_654_spilled_v956
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_603_spilled_v1320
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_830_spilled_v957
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_599_spilled_v829
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_717_spilled_v1240
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_482_spilled_v1387
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_774_spilled_v1069
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_568_spilled_v983
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_544_spilled_v793
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_500_spilled_v766
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_644_spilled_v1033
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_738_spilled_v1099
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_775_spilled_v1035
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_758_spilled_v762
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_651_spilled_v1244
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_483_spilled_v1521
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_712_spilled_v1555
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_699_spilled_v923
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_791_spilled_v986
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_844_spilled_v1063
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_795_spilled_v1224
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_797_spilled_v1020
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_702_spilled_v1113
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_579_spilled_v955
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_747_spilled_v1106
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_790_spilled_v987
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_508_spilled_v1115
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_578_spilled_v1047
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_682_spilled_v1556
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_796_spilled_v1022
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_534_spilled_v1284
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_542_spilled_v1242
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_794_spilled_v1223
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_486_spilled_v1400
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_550_spilled_v969
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_842_spilled_v979
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_598_spilled_v927
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_826_spilled_v951
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_626_spilled_v1060
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_634_spilled_v935
sw $t0,0($t1)
lw $t0,0($sp)
addiu $sp,$sp,4
la $t1,label_536_spilled_v1291
sw $t0,0($t1)
# Registers:
lw $t3,0($sp)
addiu $sp,$sp,4
lw $t2,0($sp)
addiu $sp,$sp,4
lw $t1,0($sp)
addiu $sp,$sp,4
lw $t0,0($sp)
addiu $sp,$sp,4
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

