Warning: No PCF file specified; IO pins will be placed automatically

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:       14 LCs used as LUT4 only
Info:       16 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       14 LCs used as DFF only
Info: Packing carries..
Info:        0 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        0 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clock$SB_IO_IN (fanout 30)
Info: promoting reset$SB_IO_IN [reset] (fanout 30)
Info: Constraining chains...
Info:        0 LCs used to legalise carry chains.
Info: Checksum: 0x0c8963ac

Info: Device utilisation:
Info: 	         ICESTORM_LC:      46/   1280     3%
Info: 	        ICESTORM_RAM:       0/     16     0%
Info: 	               SB_IO:      10/    112     8%
Info: 	               SB_GB:       2/      8    25%
Info: 	        ICESTORM_PLL:       0/      1     0%
Info: 	         SB_WARMBOOT:       0/      1     0%

Info: Placed 0 cells based on constraints.
Info: Creating initial analytic placement for 46 cells, random placement wirelen = 674.
Info:     at initial placer iter 0, wirelen = 100
Info:     at initial placer iter 1, wirelen = 93
Info:     at initial placer iter 2, wirelen = 92
Info:     at initial placer iter 3, wirelen = 92
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type SB_GB: wirelen solved = 92, spread = 92, legal = 100; time = 0.00s
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 100, spread = 198, legal = 242; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 96, spread = 169, legal = 247; time = 0.00s
Info:     at iteration #2, type SB_GB: wirelen solved = 240, spread = 240, legal = 248; time = 0.00s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 107, spread = 169, legal = 210; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 101, spread = 158, legal = 214; time = 0.00s
Info:     at iteration #3, type SB_GB: wirelen solved = 206, spread = 206, legal = 213; time = 0.00s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 110, spread = 174, legal = 230; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 102, spread = 154, legal = 230; time = 0.00s
Info:     at iteration #4, type SB_GB: wirelen solved = 223, spread = 223, legal = 230; time = 0.00s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 113, spread = 177, legal = 224; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 108, spread = 173, legal = 210; time = 0.00s
Info:     at iteration #5, type SB_GB: wirelen solved = 202, spread = 202, legal = 209; time = 0.00s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 122, spread = 185, legal = 202; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 113, spread = 173, legal = 225; time = 0.00s
Info:     at iteration #6, type SB_GB: wirelen solved = 218, spread = 218, legal = 226; time = 0.00s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 123, spread = 189, legal = 219; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 116, spread = 181, legal = 229; time = 0.00s
Info:     at iteration #7, type SB_GB: wirelen solved = 222, spread = 222, legal = 233; time = 0.00s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 129, spread = 191, legal = 217; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 121, spread = 178, legal = 228; time = 0.00s
Info:     at iteration #8, type SB_GB: wirelen solved = 221, spread = 221, legal = 228; time = 0.00s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 132, spread = 173, legal = 226; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 127, spread = 170, legal = 225; time = 0.00s
Info:     at iteration #9, type SB_GB: wirelen solved = 221, spread = 221, legal = 225; time = 0.00s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 125, spread = 186, legal = 242; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 121, spread = 181, legal = 216; time = 0.00s
Info: HeAP Placer Time: 0.03s
Info:   of which solving equations: 0.02s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 17, wirelen = 210
Info:   at iteration #5: temp = 0.000000, timing cost = 17, wirelen = 129
Info:   at iteration #10: temp = 0.000000, timing cost = 17, wirelen = 106
Info:   at iteration #15: temp = 0.000000, timing cost = 18, wirelen = 101
Info:   at iteration #19: temp = 0.000000, timing cost = 18, wirelen = 100 
Info: SA placement time 0.02s

Info: Max frequency for clock 'clock$SB_IO_IN_$glb_clk': 213.08 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                         -> posedge clock$SB_IO_IN_$glb_clk: 3.19 ns
Info: Max delay posedge clock$SB_IO_IN_$glb_clk -> <async>                        : 1.96 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 78640,  78810) |******** 
Info: [ 78810,  78980) |******** 
Info: [ 78980,  79150) | 
Info: [ 79150,  79320) | 
Info: [ 79320,  79490) | 
Info: [ 79490,  79660) | 
Info: [ 79660,  79830) | 
Info: [ 79830,  80000) | 
Info: [ 80000,  80170) |* 
Info: [ 80170,  80340) |** 
Info: [ 80340,  80510) | 
Info: [ 80510,  80680) |*** 
Info: [ 80680,  80850) |**************** 
Info: [ 80850,  81020) |**** 
Info: [ 81020,  81190) |********* 
Info: [ 81190,  81360) |***** 
Info: [ 81360,  81530) | 
Info: [ 81530,  81700) |*** 
Info: [ 81700,  81870) |******************** 
Info: [ 81870,  82040) |****** 
Info: Checksum: 0x12b757a6

Info: Routing..
Info: Setting up routing queue.
Info: Routing 138 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        143 |        3        140 |    3   140 |         0|       0.04       0.04|
Info: Routing complete.
Info: Router1 time 0.04s
checking net reset$SB_IO_IN_$glb_sr
  driver: X0/Y1/glb_netwk_4
    -> X1/Y10/lutff_global:s_r
      => sink 8
    -> X2/Y9/lutff_global:s_r
      => sink 23
    -> X1/Y11/lutff_global:s_r
      => sink 4
    -> X1/Y8/lutff_global:s_r
      => sink 22
    -> X4/Y9/lutff_global:s_r
      => sink 25
    -> X2/Y10/lutff_global:s_r
      => sink 29
    -> X4/Y10/lutff_global:s_r
      => sink 3
    -> X2/Y11/lutff_global:s_r
      => sink 10
    -> X1/Y9/lutff_global:s_r
      => sink 21
    -> X2/Y8/lutff_global:s_r
      => sink 20
    -> X4/Y11/lutff_global:s_r
      => sink 27
  no dangling wires.
checking net clock$SB_IO_IN_$glb_clk
  driver: X0/Y1/glb_netwk_7
    -> X2/Y10/lutff_global:clk
      => sink 29
    -> X2/Y9/lutff_global:clk
      => sink 23
    -> X1/Y11/lutff_global:clk
      => sink 4
    -> X2/Y8/lutff_global:clk
      => sink 20
    -> X1/Y9/lutff_global:clk
      => sink 21
    -> X4/Y11/lutff_global:clk
      => sink 27
    -> X2/Y11/lutff_global:clk
      => sink 10
    -> X1/Y8/lutff_global:clk
      => sink 22
    -> X4/Y10/lutff_global:clk
      => sink 3
    -> X4/Y9/lutff_global:clk
      => sink 25
    -> X1/Y10/lutff_global:clk
      => sink 8
  no dangling wires.
checking net $PACKER_GND_NET
  net without sinks
checking net grant_o[0]$SB_IO_OUT
  driver: X2/Y10/lutff_2:out
    -> X0/Y10/span4_horz_12
      -> X0/Y10/local_g1_4
        -> X0/Y10/io_1:D_OUT_0
          => sink 0
  no dangling wires.
checking net reset
  undriven and unrouted
checking net \1.ru3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_DFFER_D_1_Q[0]
  driver: X2/Y8/lutff_7:out
    -> X2/Y8/local_g3_7
      -> X2/Y8/lutff_5:in_3
        -> X2/Y8/lutff_5:in_1_lut
          => sink 1
      -> X2/Y8/lutff_1:in_3
        -> X2/Y8/lutff_1:in_2_lut
          => sink 0
  no dangling wires.
checking net grant_o[1]$SB_IO_OUT
  driver: X2/Y10/lutff_1:out
    -> X0/Y10/span4_horz_10
      -> X0/Y10/local_g0_2
        -> X0/Y10/io_0:D_OUT_0
          => sink 0
  no dangling wires.
checking net grant_o[2]$SB_IO_OUT
  driver: X4/Y11/lutff_3:out
    -> X4/Y17/span12_vert_10
      -> X4/Y17/local_g0_2
        -> X4/Y17/io_0:D_OUT_0
          => sink 0
  no dangling wires.
checking net \1.ru3_SB_LUT4_I3_O_SB_DFFER_Q_D_SB_LUT4_O_I1[0]
  driver: X1/Y8/lutff_1:out
    -> X1/Y8/local_g1_1
      -> X1/Y8/lutff_5:in_3
        -> X1/Y8/lutff_5:in_1_lut
          => sink 1
      -> X1/Y8/lutff_7:in_1
        -> X1/Y8/lutff_7:in_2_lut
          => sink 0
  no dangling wires.
checking net $PACKER_VCC_NET
  net without sinks
checking net request2
  undriven and unrouted
checking net request4
  undriven and unrouted
checking net \1.ru3_SB_LUT4_I3_1_O_SB_LUT4_I2_I0[0]
  driver: X1/Y8/lutff_7:out
    -> X1/Y8/local_g0_7
      -> X1/Y8/lutff_1:in_0
        -> X1/Y8/lutff_1:in_1_lut
          => sink 0
  no dangling wires.
checking net grant_o[1]
  undriven and unrouted
checking net \1.ru3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_DFFER_D_Q[0]
  driver: X1/Y9/lutff_5:out
    -> X1/Y9/sp4_h_r_10
      -> X5/Y13/sp4_v_b_10
        -> X4/Y10/local_g3_7
          -> X4/Y10/lutff_0:in_0
            -> X4/Y10/lutff_0:in_1_lut
              => sink 1
          -> X4/Y10/lutff_6:in_2
            -> X4/Y10/lutff_6:in_1_lut
              => sink 2
          -> X4/Y10/lutff_2:in_0
            -> X4/Y10/lutff_2:in_1_lut
              => sink 4
          -> X4/Y10/lutff_7:in_3
            -> X4/Y10/lutff_7:in_1_lut
              => sink 3
    -> X1/Y8/local_g0_5
      -> X1/Y8/lutff_5:in_0
        -> X1/Y8/lutff_5:in_2_lut
          => sink 0
  no dangling wires.
checking net \1.ru3_SB_LUT4_I3_1_O[0]
  driver: X1/Y8/lutff_5:out
    -> X1/Y9/local_g0_5
      -> X1/Y9/lutff_5:in_0
        -> X1/Y9/lutff_5:in_0_lut
          => sink 0
    -> X1/Y8/local_g3_5
      -> X1/Y8/lutff_1:in_3
        -> X1/Y8/lutff_1:in_2_lut
          => sink 1
  no dangling wires.
checking net \1.ru3_SB_LUT4_I3_1_O[2]
  driver: X2/Y9/lutff_4:out
    -> X1/Y9/local_g2_4
      -> X1/Y9/lutff_5:in_3
        -> X1/Y9/lutff_5:in_2_lut
          => sink 0
  no dangling wires.
checking net grant_o[3]$SB_IO_OUT
  driver: X4/Y11/lutff_6:out
    -> X4/Y17/span12_vert_0
      -> X4/Y17/local_g1_0
        -> X4/Y17/io_1:D_OUT_0
          => sink 0
  no dangling wires.
checking net \1.ru3_SB_LUT4_I3_O_SB_DFFER_Q_D_SB_LUT4_O_2_I1[0]
  driver: X1/Y9/lutff_7:out
    -> X1/Y9/local_g0_7
      -> X1/Y9/lutff_0:in_3
        -> X1/Y9/lutff_0:in_1_lut
          => sink 1
      -> X1/Y9/lutff_3:in_0
        -> X1/Y9/lutff_3:in_2_lut
          => sink 0
  no dangling wires.
checking net \1.ru3_SB_LUT4_I3_O[2]
  driver: X2/Y9/lutff_5:out
    -> X2/Y8/local_g1_5
      -> X2/Y8/lutff_6:in_0
        -> X2/Y8/lutff_6:in_2_lut
          => sink 0
  no dangling wires.
checking net \1.ru3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
  driver: X1/Y9/lutff_3:out
    -> X1/Y9/local_g3_3
      -> X1/Y9/lutff_7:in_3
        -> X1/Y9/lutff_7:in_1_lut
          => sink 0
  no dangling wires.
checking net \1.ru3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
  driver: X1/Y9/lutff_0:out
    -> X1/Y9/local_g1_0
      -> X1/Y9/lutff_1:in_0
        -> X1/Y9/lutff_1:in_1_lut
          => sink 0
      -> X1/Y9/lutff_7:in_2
        -> X1/Y9/lutff_7:in_2_lut
          => sink 1
  no dangling wires.
checking net \1.ru2_SB_LUT4_I1_O[2]
  driver: X2/Y9/lutff_0:out
    -> X2/Y9/local_g1_0
      -> X2/Y9/lutff_6:in_1
        -> X2/Y9/lutff_6:in_2_lut
          => sink 0
  no dangling wires.
checking net request3$SB_IO_IN
  driver: X0/Y11/io_0:D_IN_0
    -> X0/Y11/span4_horz_16
      -> X2/Y11/local_g2_0
        -> X2/Y11/lutff_4:in_0
          -> X2/Y11/lutff_4:in_0_lut
            => sink 0
  no dangling wires.
checking net \1.ru2_SB_LUT4_I1_O[1]
  driver: X2/Y11/lutff_4:out
    -> X2/Y11/sp4_v_b_8
      -> X2/Y9/local_g2_0
        -> X2/Y9/lutff_6:in_2
          -> X2/Y9/lutff_6:in_1_lut
            => sink 1
        -> X2/Y9/lutff_5:in_3
          -> X2/Y9/lutff_5:in_3_lut
            => sink 2
        -> X2/Y9/lutff_4:in_0
          -> X2/Y9/lutff_4:in_3_lut
            => sink 3
    -> X2/Y10/local_g0_4
      -> X2/Y10/lutff_4:in_0
        -> X2/Y10/lutff_4:in_0_lut
          => sink 0
  no dangling wires.
checking net request4$SB_IO_IN
  driver: X13/Y9/io_1:D_IN_0
    -> X2/Y9/sp12_h_r_0
      -> X4/Y9/local_g0_4
        -> X4/Y9/lutff_1:in_3
          -> X4/Y9/lutff_1:in_0_lut
            => sink 0
  no dangling wires.
checking net \1.ru3_SB_LUT4_I3_O[3]
  driver: X1/Y9/lutff_4:out
    -> X2/Y8/local_g2_4
      -> X2/Y8/lutff_6:in_2
        -> X2/Y8/lutff_6:in_3_lut
          => sink 0
  no dangling wires.
checking net \1.ru3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_DFFER_D_Q[2]
  driver: X1/Y9/lutff_1:out
    -> X2/Y10/sp4_v_b_6
      -> X2/Y10/sp4_h_r_6
        -> X4/Y10/local_g3_6
          -> X4/Y10/lutff_7:in_2
            -> X4/Y10/lutff_7:in_3_lut
              => sink 3
          -> X4/Y10/lutff_6:in_1
            -> X4/Y10/lutff_6:in_3_lut
              => sink 2
          -> X4/Y10/lutff_2:in_3
            -> X4/Y10/lutff_2:in_3_lut
              => sink 4
          -> X4/Y10/lutff_0:in_3
            -> X4/Y10/lutff_0:in_3_lut
              => sink 1
    -> X1/Y9/local_g2_1
      -> X1/Y9/lutff_0:in_1
        -> X1/Y9/lutff_0:in_2_lut
          => sink 0
  no dangling wires.
checking net grant_o[0]
  undriven and unrouted
checking net \1.ru3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_DFFER_D_1_Q_SB_DFFER_Q_D_SB_LUT4_O_I1[1]
  driver: X2/Y8/lutff_5:out
    -> X2/Y8/local_g0_5
      -> X2/Y8/lutff_6:in_3
        -> X2/Y8/lutff_6:in_0_lut
          => sink 1
      -> X2/Y8/lutff_7:in_0
        -> X2/Y8/lutff_7:in_2_lut
          => sink 0
  no dangling wires.
checking net \1.ru2_SB_LUT4_I1_I3_SB_DFFS_Q_D[0]
  driver: X1/Y10/lutff_7:out
    -> X1/Y10/local_g2_7
      -> X1/Y10/lutff_2:in_3
        -> X1/Y10/lutff_2:in_0_lut
          => sink 0
      -> X1/Y10/lutff_1:in_0
        -> X1/Y10/lutff_1:in_0_lut
          => sink 1
  no dangling wires.
checking net \1.ru2_SB_LUT4_I1_O[3]
  driver: X2/Y10/lutff_0:out
    -> X2/Y9/local_g0_0
      -> X2/Y9/lutff_6:in_0
        -> X2/Y9/lutff_6:in_3_lut
          => sink 0
    -> X1/Y9/local_g2_0
      -> X1/Y9/lutff_1:in_3
        -> X1/Y9/lutff_1:in_3_lut
          => sink 1
  no dangling wires.
checking net request2$SB_IO_IN
  driver: X13/Y11/io_1:D_IN_0
    -> X2/Y11/sp12_h_r_0
      -> X2/Y11/local_g0_0
        -> X2/Y11/lutff_2:in_2
          -> X2/Y11/lutff_2:in_0_lut
            => sink 0
  no dangling wires.
checking net \1.ru4_SB_DFFER_D_Q[1]
  driver: X2/Y10/lutff_3:out
    -> X2/Y9/local_g0_3
      -> X2/Y9/lutff_3:in_0
        -> X2/Y9/lutff_3:in_3_lut
          => sink 0
    -> X2/Y10/local_g2_3
      -> X2/Y10/lutff_7:in_0
        -> X2/Y10/lutff_7:in_0_lut
          => sink 1
  no dangling wires.
checking net \1.ru4_SB_DFFER_D_Q[0]
  driver: X2/Y9/lutff_7:out
    -> X2/Y9/local_g1_7
      -> X2/Y9/lutff_3:in_1
        -> X2/Y9/lutff_3:in_2_lut
          => sink 0
      -> X2/Y9/lutff_0:in_2
        -> X2/Y9/lutff_0:in_3_lut
          => sink 1
  no dangling wires.
checking net \1.ru3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_DFFER_D_1_Q_SB_DFFER_Q_D_SB_LUT4_O_I1[0]
  driver: X2/Y8/lutff_1:out
    -> X2/Y8/local_g2_1
      -> X2/Y8/lutff_7:in_2
        -> X2/Y8/lutff_7:in_1_lut
          => sink 0
  no dangling wires.
checking net \1.ru4
  driver: X4/Y9/lutff_1:out
    -> X2/Y9/sp4_h_r_10
      -> X2/Y9/local_g0_2
        -> X2/Y9/lutff_0:in_0
          -> X2/Y9/lutff_0:in_2_lut
            => sink 1
        -> X2/Y9/lutff_7:in_3
          -> X2/Y9/lutff_7:in_0_lut
            => sink 0
  no dangling wires.
checking net \1.ru2
  driver: X2/Y11/lutff_2:out
    -> X2/Y11/sp4_v_b_4
      -> X2/Y9/local_g3_4
        -> X2/Y9/lutff_5:in_2
          -> X2/Y9/lutff_5:in_2_lut
            => sink 3
        -> X2/Y9/lutff_4:in_3
          -> X2/Y9/lutff_4:in_2_lut
            => sink 4
    -> X2/Y10/local_g1_2
      -> X2/Y10/lutff_0:in_1
        -> X2/Y10/lutff_0:in_1_lut
          => sink 1
      -> X2/Y10/lutff_6:in_3
        -> X2/Y10/lutff_6:in_2_lut
          => sink 2
      -> X2/Y10/lutff_5:in_2
        -> X2/Y10/lutff_5:in_0_lut
          => sink 0
  no dangling wires.
checking net \1.ru1
  driver: X1/Y11/lutff_7:out
    -> X2/Y12/sp4_v_b_2
      -> X2/Y8/sp4_h_r_7
        -> X2/Y8/local_g0_7
          -> X2/Y8/lutff_6:in_1
            -> X2/Y8/lutff_6:in_1_lut
              => sink 4
    -> X1/Y12/sp4_v_b_3
      -> X1/Y9/local_g2_6
        -> X1/Y9/lutff_5:in_1
          -> X1/Y9/lutff_5:in_1_lut
            => sink 3
    -> X2/Y10/local_g3_7
      -> X2/Y10/lutff_6:in_2
        -> X2/Y10/lutff_6:in_0_lut
          => sink 1
      -> X2/Y10/lutff_7:in_3
        -> X2/Y10/lutff_7:in_1_lut
          => sink 2
    -> X2/Y10/local_g2_7
      -> X2/Y10/lutff_0:in_3
        -> X2/Y10/lutff_0:in_0_lut
          => sink 0
      -> X2/Y10/lutff_3:in_0
        -> X2/Y10/lutff_3:in_0_lut
          => sink 5
  no dangling wires.
checking net \1.ru2_SB_LUT4_I1_I3_SB_LUT4_I3_O
  driver: X1/Y9/lutff_2:out
    -> X0/Y9/span12_horz_11
      -> X4/Y9/local_g1_3
        -> X4/Y9/lutff_global:cen
          => sink 15
    -> X1/Y10/local_g1_2
      -> X1/Y10/lutff_3:in_2
        -> X1/Y10/lutff_3:in_3_lut
          -> X1/Y10/lutff_3:out
            -> X2/Y11/local_g3_3
              -> X2/Y11/lutff_global:cen
                => sink 3
            -> X1/Y11/local_g1_3
              -> X1/Y11/lutff_global:cen
                => sink 0
    -> X2/Y10/local_g3_2
      -> X2/Y10/lutff_6:in_1
        -> X2/Y10/lutff_6:in_3_lut
          => sink 2
    -> X2/Y8/local_g2_2
      -> X2/Y8/lutff_5:in_1
        -> X2/Y8/lutff_5:in_3_lut
          => sink 13
      -> X2/Y8/lutff_7:in_1
        -> X2/Y8/lutff_7:in_3_lut
          => sink 9
      -> X2/Y8/lutff_1:in_1
        -> X2/Y8/lutff_1:in_3_lut
          => sink 6
    -> X1/Y8/local_g0_2
      -> X1/Y8/lutff_7:in_3
        -> X1/Y8/lutff_7:in_3_lut
          => sink 5
      -> X1/Y8/lutff_5:in_1
        -> X1/Y8/lutff_5:in_3_lut
          => sink 12
      -> X1/Y8/lutff_1:in_1
        -> X1/Y8/lutff_1:in_3_lut
          => sink 8
    -> X1/Y9/local_g0_2
      -> X1/Y9/lutff_1:in_1
        -> X1/Y9/lutff_1:in_2_lut
          => sink 10
      -> X1/Y9/lutff_0:in_2
        -> X1/Y9/lutff_0:in_3_lut
          => sink 14
    -> X1/Y9/local_g3_2
      -> X1/Y9/lutff_5:in_2
        -> X1/Y9/lutff_5:in_3_lut
          => sink 4
      -> X1/Y9/lutff_3:in_2
        -> X1/Y9/lutff_3:in_3_lut
          => sink 7
      -> X1/Y9/lutff_7:in_0
        -> X1/Y9/lutff_7:in_3_lut
          => sink 11
  no dangling wires.
checking net request1$SB_IO_IN
  driver: X0/Y11/io_1:D_IN_0
    -> X1/Y11/local_g1_6
      -> X1/Y11/lutff_7:in_0
        -> X1/Y11/lutff_7:in_0_lut
          => sink 0
  no dangling wires.
checking net \1.ru2_SB_DFFER_D_Q[3]
  driver: X1/Y10/lutff_1:out
    -> X1/Y11/sp4_v_b_7
      -> X1/Y11/sp4_h_r_7
        -> X4/Y11/local_g2_2
          -> X4/Y11/lutff_global:cen
            => sink 11
    -> X1/Y9/local_g1_1
      -> X1/Y9/lutff_2:in_0
        -> X1/Y9/lutff_2:in_2_lut
          => sink 4
      -> X1/Y9/lutff_4:in_2
        -> X1/Y9/lutff_4:in_2_lut
          => sink 7
    -> X2/Y10/local_g0_1
      -> X2/Y10/lutff_7:in_2
        -> X2/Y10/lutff_7:in_2_lut
          => sink 6
    -> X2/Y9/local_g2_1
      -> X2/Y9/lutff_1:in_0
        -> X2/Y9/lutff_1:in_3_lut
          => sink 0
    -> X2/Y10/local_g1_1
      -> X2/Y10/lutff_0:in_0
        -> X2/Y10/lutff_0:in_2_lut
          => sink 2
    -> X1/Y10/local_g0_1
      -> X1/Y10/lutff_7:in_2
        -> X1/Y10/lutff_7:in_3_lut
          => sink 3
    -> X0/Y10/span4_horz_23
      -> X3/Y10/sp4_h_r_1
        -> X3/Y10/sp4_v_b_6
          -> X2/Y9/local_g3_3
            -> X2/Y9/lutff_global:cen
              => sink 8
    -> X2/Y11/sp4_v_b_6
      -> X2/Y10/local_g1_3
        -> X2/Y10/lutff_global:cen
          => sink 13
  no dangling wires.
checking net \1.ru2_SB_DFFER_D_Q[2]
  driver: X2/Y9/lutff_3:out
    -> X2/Y9/local_g1_3
      -> X2/Y9/lutff_1:in_3
        -> X2/Y9/lutff_1:in_2_lut
          => sink 0
  no dangling wires.
checking net \1.ru2_SB_DFFER_D_Q[1]
  driver: X2/Y10/lutff_4:out
    -> X2/Y9/local_g0_4
      -> X2/Y9/lutff_1:in_1
        -> X2/Y9/lutff_1:in_1_lut
          => sink 0
    -> X2/Y9/local_g1_4
      -> X2/Y9/lutff_6:in_3
        -> X2/Y9/lutff_6:in_0_lut
          => sink 1
  no dangling wires.
checking net \1.ru2_SB_DFFER_D_Q[0]
  driver: X2/Y10/lutff_5:out
    -> X2/Y9/local_g0_5
      -> X2/Y9/lutff_1:in_2
        -> X2/Y9/lutff_1:in_0_lut
          => sink 0
    -> X2/Y10/local_g3_5
      -> X2/Y10/lutff_6:in_0
        -> X2/Y10/lutff_6:in_1_lut
          => sink 1
  no dangling wires.
checking net \1.grant_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
  driver: X2/Y9/lutff_2:out
    -> X2/Y8/local_g0_2
      -> X2/Y8/lutff_global:cen
        => sink 9
    -> X1/Y8/local_g2_2
      -> X1/Y8/lutff_global:cen
        => sink 11
    -> X1/Y9/local_g2_2
      -> X1/Y9/lutff_global:cen
        => sink 10
  no dangling wires.
checking net \1.ru3_SB_LUT4_I1_O[3]
  driver: X2/Y9/lutff_6:out
    -> X2/Y9/local_g0_6
      -> X2/Y9/lutff_2:in_0
        -> X2/Y9/lutff_2:in_3_lut
          => sink 0
  no dangling wires.
checking net \1.ru3_SB_LUT4_I1_O[1]
  driver: X2/Y10/lutff_6:out
    -> X2/Y9/local_g1_6
      -> X2/Y9/lutff_2:in_3
        -> X2/Y9/lutff_2:in_1_lut
          => sink 0
  no dangling wires.
checking net \1.ru3_SB_LUT4_I1_O[0]
  driver: X2/Y10/lutff_7:out
    -> X2/Y9/local_g0_7
      -> X2/Y9/lutff_2:in_1
        -> X2/Y9/lutff_2:in_0_lut
          => sink 0
  no dangling wires.
checking net \1.grant_SB_DFFER_Q_E_SB_LUT4_O_I3[1]
  driver: X2/Y9/lutff_1:out
    -> X2/Y9/sp4_h_r_2
      -> X4/Y9/local_g3_2
        -> X4/Y9/lutff_0:in_1
          -> X4/Y9/lutff_0:in_3_lut
            => sink 0
    -> X2/Y9/local_g3_1
      -> X2/Y9/lutff_2:in_2
        -> X2/Y9/lutff_2:in_2_lut
          => sink 1
  no dangling wires.
checking net \1.grant_SB_DFFER_Q_E_SB_LUT4_O_I3[0]
  driver: X1/Y10/lutff_2:out
    -> X1/Y10/sp4_h_r_4
      -> X5/Y10/sp4_v_b_4
        -> X4/Y9/local_g3_1
          -> X4/Y9/lutff_0:in_2
            -> X4/Y9/lutff_0:in_2_lut
              => sink 0
    -> X1/Y9/local_g1_2
      -> X1/Y9/lutff_2:in_3
        -> X1/Y9/lutff_2:in_3_lut
          => sink 2
      -> X1/Y9/lutff_4:in_1
        -> X1/Y9/lutff_4:in_3_lut
          => sink 4
    -> X2/Y10/local_g0_2
      -> X2/Y10/lutff_7:in_1
        -> X2/Y10/lutff_7:in_3_lut
          => sink 3
      -> X2/Y10/lutff_0:in_2
        -> X2/Y10/lutff_0:in_3_lut
          => sink 1
  no dangling wires.
checking net grant_o[2]
  undriven and unrouted
checking net \1.ru3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_DFFER_D_1_Q[1]
  driver: X2/Y8/lutff_6:out
    -> X3/Y10/sp4_v_b_5
      -> X3/Y10/sp4_h_r_5
        -> X4/Y10/local_g0_0
          -> X4/Y10/lutff_0:in_2
            -> X4/Y10/lutff_0:in_2_lut
              => sink 1
          -> X4/Y10/lutff_7:in_1
            -> X4/Y10/lutff_7:in_2_lut
              => sink 3
          -> X4/Y10/lutff_6:in_0
            -> X4/Y10/lutff_6:in_2_lut
              => sink 2
          -> X4/Y10/lutff_2:in_2
            -> X4/Y10/lutff_2:in_2_lut
              => sink 4
    -> X2/Y8/local_g1_6
      -> X2/Y8/lutff_5:in_2
        -> X2/Y8/lutff_5:in_2_lut
          => sink 0
  no dangling wires.
checking net \1.grant[0]
  driver: X4/Y10/lutff_2:out
    -> X1/Y10/sp4_h_r_1
      -> X2/Y10/local_g1_4
        -> X2/Y10/lutff_2:in_3
          -> X2/Y10/lutff_2:in_0_lut
            => sink 0
  no dangling wires.
checking net request1
  undriven and unrouted
checking net \1.grant[1]
  driver: X4/Y10/lutff_7:out
    -> X1/Y10/sp4_h_r_11
      -> X2/Y10/local_g0_6
        -> X2/Y10/lutff_1:in_3
          -> X2/Y10/lutff_1:in_0_lut
            => sink 0
  no dangling wires.
checking net request3
  undriven and unrouted
checking net \1.grant[2]
  driver: X4/Y10/lutff_6:out
    -> X4/Y11/local_g1_6
      -> X4/Y11/lutff_3:in_0
        -> X4/Y11/lutff_3:in_0_lut
          => sink 0
  no dangling wires.
checking net clock
  undriven and unrouted
checking net reset$SB_IO_IN
  driver: X6/Y17/io_1:D_IN_0
    -> X5/Y17/span4_horz_r_2
      -> X6/Y17/local_g1_6
        -> X6/Y17/fabout
          => sink 0
  no dangling wires.
checking net \1.grant[3]
  driver: X4/Y10/lutff_0:out
    -> X4/Y11/local_g1_0
      -> X4/Y11/lutff_6:in_3
        -> X4/Y11/lutff_6:in_0_lut
          => sink 0
  no dangling wires.
checking net \1.grant_SB_DFFER_Q_E
  driver: X4/Y9/lutff_0:out
    -> X4/Y10/sp4_v_b_5
      -> X4/Y10/sp4_h_r_11
        -> X4/Y10/local_g1_3
          -> X4/Y10/lutff_global:cen
            => sink 3
  no dangling wires.
checking net grant_o[3]
  undriven and unrouted
checking net clock$SB_IO_IN
  driver: X13/Y8/io_0:D_IN_0
    -> X12/Y8/sp4_h_r_8
      -> X13/Y8/local_g1_0
        -> X13/Y8/fabout
          => sink 0
  no dangling wires.
Info: Checksum: 0x9887aa0e
Clock 'clock$SB_IO_IN_$glb_clk' can be driven by:
 clock$sb_io.D_IN_0 delay 0.617ns

Info: Critical path report for clock 'clock$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  0.54  0.54 Source \1.ru4_SB_DFFER_D_DFFLC.O
Info:    routing  0.59  1.13 Net \1.ru4_SB_DFFER_D_Q[0] (2,9) -> (2,9)
Info:                          Sink \1.ru2_SB_DFFER_D_Q_SB_LUT4_O_LC.I2
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.38  1.51 Source \1.ru2_SB_DFFER_D_Q_SB_LUT4_O_LC.O
Info:    routing  0.59  2.09 Net \1.ru2_SB_DFFER_D_Q[2] (2,9) -> (2,9)
Info:                          Sink \1.grant_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.38  2.47 Source \1.grant_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:    routing  0.90  3.38 Net \1.grant_SB_DFFER_Q_E_SB_LUT4_O_I3[1] (2,9) -> (4,9)
Info:                          Sink \1.grant_SB_DFFER_Q_E_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.31  3.69 Source \1.grant_SB_DFFER_Q_E_SB_LUT4_O_LC.O
Info:    routing  1.62  5.31 Net \1.grant_SB_DFFER_Q_E (4,9) -> (4,10)
Info:                          Sink \79.Y_SB_LUT4_O_LC.CEN
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116
Info:                               /usr/local/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9
Info:      setup  0.10  5.41 Source \79.Y_SB_LUT4_O_LC.CEN
Info: 1.71 ns logic, 3.70 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clock$SB_IO_IN_$glb_clk':
Info:       type curr  total name
Info:     source  0.00  0.00 Source reset$sb_io.D_IN_0
Info:    routing  0.70  0.70 Net reset$SB_IO_IN (6,17) -> (6,17)
Info:                          Sink $gbuf_reset$SB_IO_IN_$glb_sr.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:      logic  0.62  1.32 Source $gbuf_reset$SB_IO_IN_$glb_sr.GLOBAL_BUFFER_OUTPUT
Info:    routing  0.46  1.78 Net reset$SB_IO_IN_$glb_sr (6,17) -> (4,11)
Info:                          Sink grant_o_SB_DFFER_Q_1_DFFLC.SR
Info:      setup  0.10  1.88 Source grant_o_SB_DFFER_Q_1_DFFLC.SR
Info: 0.72 ns logic, 1.16 ns routing

Info: Critical path report for cross-domain path 'posedge clock$SB_IO_IN_$glb_clk' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  0.54  0.54 Source grant_o_SB_DFFER_Q_1_DFFLC.O
Info:    routing  1.13  1.67 Net grant_o[2]$SB_IO_OUT (4,11) -> (4,17)
Info:                          Sink grant_o[2]$sb_io.D_OUT_0
Info: 0.54 ns logic, 1.13 ns routing

Info: Max frequency for clock 'clock$SB_IO_IN_$glb_clk': 184.91 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                         -> posedge clock$SB_IO_IN_$glb_clk: 1.88 ns
Info: Max delay posedge clock$SB_IO_IN_$glb_clk -> <async>                        : 1.67 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 77925,  78120) |**** 
Info: [ 78120,  78315) | 
Info: [ 78315,  78510) | 
Info: [ 78510,  78705) |************ 
Info: [ 78705,  78900) | 
Info: [ 78900,  79095) | 
Info: [ 79095,  79290) | 
Info: [ 79290,  79485) | 
Info: [ 79485,  79680) | 
Info: [ 79680,  79875) | 
Info: [ 79875,  80070) |*** 
Info: [ 80070,  80265) |* 
Info: [ 80265,  80460) | 
Info: [ 80460,  80655) |** 
Info: [ 80655,  80850) |***** 
Info: [ 80850,  81045) |*********** 
Info: [ 81045,  81240) |*************** 
Info: [ 81240,  81435) |********* 
Info: [ 81435,  81630) | 
Info: [ 81630,  81825) |*********************** 
1 warning, 0 errors

Info: Program finished normally.
