Fitter report for DE10_Standard_golden_top
Sun Mar 21 11:23:05 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Routing Usage Summary
 28. I/O Rules Summary
 29. I/O Rules Details
 30. I/O Rules Matrix
 31. Fitter Device Options
 32. Operating Settings and Conditions
 33. Estimated Delay Added for Hold Timing Summary
 34. Estimated Delay Added for Hold Timing Details
 35. Fitter Messages
 36. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Sun Mar 21 11:23:05 2021       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; DE10_Standard_golden_top                    ;
; Top-level Entity Name           ; DE10_Standard_golden_top                    ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSXFC6D6F31C6                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 3,862 / 41,910 ( 9 % )                      ;
; Total registers                 ; 3882                                        ;
; Total pins                      ; 204 / 499 ( 41 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 48,128 / 5,662,720 ( < 1 % )                ;
; Total RAM Blocks                ; 6 / 553 ( 1 % )                             ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                               ;
; Total PLLs                      ; 2 / 15 ( 13 % )                             ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSXFC6D6F31C6                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                        ; Action     ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                      ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                                                                                                                                                                   ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                                                                                                                                                      ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~DUPLICATE            ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~DUPLICATE             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]~DUPLICATE                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]~DUPLICATE                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]~DUPLICATE                                                          ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]~DUPLICATE                                                          ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]~DUPLICATE                                                          ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_v8i:auto_generated|counter_reg_bit[4]                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_v8i:auto_generated|counter_reg_bit[4]~DUPLICATE                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated|counter_reg_bit[0]                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated|counter_reg_bit[0]~DUPLICATE                                                          ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; vpg:vpg_inst|config_state.0010                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:vpg_inst|config_state.0010~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; vpg:vpg_inst|timing_change_dur[0]                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:vpg_inst|timing_change_dur[0]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; vpg:vpg_inst|timing_change_dur[2]                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:vpg_inst|timing_change_dur[2]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_pixel_end[10]                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_pixel_end[10]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[0]                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[0]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[1]                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[1]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[2]                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[2]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[3]                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[3]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[5]                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[5]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[6]                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[6]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[7]                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[7]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[8]                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[8]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[10]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[10]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[11]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[11]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[2]                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[2]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[7]                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[7]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[8]                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[8]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_total[7]                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_total[7]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_total[11]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_total[11]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[6]                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[6]~DUPLICATE                                                                                                          ;                  ;                       ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|dprio_init_done                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|dprio_init_done~DUPLICATE                                                                                                   ;                  ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                       ;
+---------------------------------------+--------------------------+--------------+-------------------------------------------+---------------------------------+-------------------------------------------+
; Name                                  ; Ignored Entity           ; Ignored From ; Ignored To                                ; Ignored Value                   ; Ignored Source                            ;
+---------------------------------------+--------------------------+--------------+-------------------------------------------+---------------------------------+-------------------------------------------+
; Location                              ;                          ;              ; HPS_CONV_USB_N                            ; PIN_B15                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_ADDR[0]                          ; PIN_F26                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_ADDR[10]                         ; PIN_D29                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_ADDR[11]                         ; PIN_C30                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_ADDR[12]                         ; PIN_B30                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_ADDR[13]                         ; PIN_C29                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_ADDR[14]                         ; PIN_H25                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_ADDR[1]                          ; PIN_G30                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_ADDR[2]                          ; PIN_F28                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_ADDR[3]                          ; PIN_F30                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_ADDR[4]                          ; PIN_J25                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_ADDR[5]                          ; PIN_J27                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_ADDR[6]                          ; PIN_F29                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_ADDR[7]                          ; PIN_E28                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_ADDR[8]                          ; PIN_H27                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_ADDR[9]                          ; PIN_G26                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_BA[0]                            ; PIN_E29                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_BA[1]                            ; PIN_J24                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_BA[2]                            ; PIN_J23                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_CAS_N                            ; PIN_E27                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_CKE                              ; PIN_L29                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_CK_N                             ; PIN_L23                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_CK_P                             ; PIN_M23                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_CS_N                             ; PIN_H24                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DM[0]                            ; PIN_K28                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DM[1]                            ; PIN_M28                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DM[2]                            ; PIN_R28                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DM[3]                            ; PIN_W30                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQS_N[0]                         ; PIN_M19                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQS_N[1]                         ; PIN_N24                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQS_N[2]                         ; PIN_R18                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQS_N[3]                         ; PIN_R21                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQS_P[0]                         ; PIN_N18                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQS_P[1]                         ; PIN_N25                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQS_P[2]                         ; PIN_R19                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQS_P[3]                         ; PIN_R22                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[0]                            ; PIN_K23                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[10]                           ; PIN_K29                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[11]                           ; PIN_K27                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[12]                           ; PIN_M26                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[13]                           ; PIN_M27                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[14]                           ; PIN_L28                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[15]                           ; PIN_M30                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[16]                           ; PIN_U26                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[17]                           ; PIN_T26                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[18]                           ; PIN_N29                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[19]                           ; PIN_N28                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[1]                            ; PIN_K22                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[20]                           ; PIN_P26                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[21]                           ; PIN_P27                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[22]                           ; PIN_N27                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[23]                           ; PIN_R29                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[24]                           ; PIN_P24                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[25]                           ; PIN_P25                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[26]                           ; PIN_T29                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[27]                           ; PIN_T28                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[28]                           ; PIN_R27                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[29]                           ; PIN_R26                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[2]                            ; PIN_H30                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[30]                           ; PIN_V30                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[31]                           ; PIN_W29                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[3]                            ; PIN_G28                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[4]                            ; PIN_L25                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[5]                            ; PIN_L24                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[6]                            ; PIN_J30                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[7]                            ; PIN_J29                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[8]                            ; PIN_K26                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_DQ[9]                            ; PIN_L26                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_ODT                              ; PIN_H28                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_RAS_N                            ; PIN_D30                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_RESET_N                          ; PIN_P30                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_RZQ                              ; PIN_D27                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_DDR3_WE_N                             ; PIN_C28                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_ENET_GTX_CLK                          ; PIN_H19                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_ENET_INT_N                            ; PIN_C19                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_ENET_MDC                              ; PIN_B21                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_ENET_MDIO                             ; PIN_E21                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_ENET_RX_CLK                           ; PIN_G20                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_ENET_RX_DATA[0]                       ; PIN_A21                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_ENET_RX_DATA[1]                       ; PIN_B20                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_ENET_RX_DATA[2]                       ; PIN_B18                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_ENET_RX_DATA[3]                       ; PIN_D21                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_ENET_RX_DV                            ; PIN_K17                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_ENET_TX_DATA[0]                       ; PIN_F20                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_ENET_TX_DATA[1]                       ; PIN_J19                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_ENET_TX_DATA[2]                       ; PIN_F21                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_ENET_TX_DATA[3]                       ; PIN_F19                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_ENET_TX_EN                            ; PIN_A20                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_FLASH_DATA[0]                         ; PIN_C20                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_FLASH_DATA[1]                         ; PIN_H18                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_FLASH_DATA[2]                         ; PIN_A19                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_FLASH_DATA[3]                         ; PIN_E19                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_FLASH_DCLK                            ; PIN_D19                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_FLASH_NCSO                            ; PIN_A18                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_GSENSOR_INT                           ; PIN_B22                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_I2C1_SCLK                             ; PIN_E23                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_I2C1_SDAT                             ; PIN_C24                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_I2C2_SCLK                             ; PIN_H23                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_I2C2_SDAT                             ; PIN_A25                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_I2C_CONTROL                           ; PIN_B26                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_KEY                                   ; PIN_G21                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_LCM_BK                                ; PIN_B17                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_LCM_D_C                               ; PIN_C18                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_LCM_RST_N                             ; PIN_E17                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_LCM_SPIM_CLK                          ; PIN_A23                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_LCM_SPIM_MOSI                         ; PIN_C22                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_LCM_SPIM_SS                           ; PIN_H20                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_LED                                   ; PIN_A24                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_LTC_GPIO                              ; PIN_H17                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_SD_CLK                                ; PIN_A16                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_SD_CMD                                ; PIN_F18                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_SD_DATA[0]                            ; PIN_G18                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_SD_DATA[1]                            ; PIN_C17                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_SD_DATA[2]                            ; PIN_D17                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_SD_DATA[3]                            ; PIN_B16                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_SPIM_CLK                              ; PIN_C23                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_SPIM_MISO                             ; PIN_E24                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_SPIM_MOSI                             ; PIN_D22                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_SPIM_SS                               ; PIN_D24                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_UART_RX                               ; PIN_B25                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_UART_TX                               ; PIN_C25                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_USB_CLKOUT                            ; PIN_N16                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_USB_DATA[0]                           ; PIN_E16                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_USB_DATA[1]                           ; PIN_G16                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_USB_DATA[2]                           ; PIN_D16                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_USB_DATA[3]                           ; PIN_D14                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_USB_DATA[4]                           ; PIN_A15                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_USB_DATA[5]                           ; PIN_C14                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_USB_DATA[6]                           ; PIN_D15                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_USB_DATA[7]                           ; PIN_M17                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_USB_DIR                               ; PIN_E14                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_USB_NXT                               ; PIN_A14                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HPS_USB_STP                               ; PIN_C15                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_CLKIN0                               ; PIN_J14                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_CLKIN_N1                             ; PIN_AB27                        ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_CLKIN_N2                             ; PIN_G15                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_CLKIN_P1                             ; PIN_AA26                        ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_CLKIN_P2                             ; PIN_H15                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_CLKOUT0                              ; PIN_AD29                        ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_CLKOUT_N1                            ; PIN_E6                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_CLKOUT_N2                            ; PIN_A10                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_CLKOUT_P1                            ; PIN_E7                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_CLKOUT_P2                            ; PIN_A11                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_D[0]                                 ; PIN_C10                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_D[1]                                 ; PIN_H13                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_D[2]                                 ; PIN_C9                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_D[3]                                 ; PIN_H12                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_N[0]                            ; PIN_G11                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_N[10]                           ; PIN_D9                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_N[11]                           ; PIN_D12                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_N[12]                           ; PIN_D10                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_N[13]                           ; PIN_B12                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_N[14]                           ; PIN_E13                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_N[15]                           ; PIN_G13                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_N[16]                           ; PIN_F14                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_N[1]                            ; PIN_J12                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_N[2]                            ; PIN_F10                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_N[3]                            ; PIN_J9                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_N[4]                            ; PIN_K8                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_N[5]                            ; PIN_H7                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_N[6]                            ; PIN_G8                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_N[7]                            ; PIN_F8                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_N[8]                            ; PIN_E11                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_N[9]                            ; PIN_B5                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_P[0]                            ; PIN_G12                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_P[10]                           ; PIN_E9                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_P[11]                           ; PIN_E12                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_P[12]                           ; PIN_D11                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_P[13]                           ; PIN_C13                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_P[14]                           ; PIN_F13                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_P[15]                           ; PIN_H14                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_P[16]                           ; PIN_F15                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_P[1]                            ; PIN_K12                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_P[2]                            ; PIN_G10                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_P[3]                            ; PIN_J10                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_P[4]                            ; PIN_K7                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_P[5]                            ; PIN_J7                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_P[6]                            ; PIN_H8                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_P[7]                            ; PIN_F9                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_P[8]                            ; PIN_F11                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_RX_D_P[9]                            ; PIN_B6                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_SCL                                  ; PIN_AA28                        ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_SDA                                  ; PIN_AE29                        ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_N[0]                            ; PIN_A8                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_N[10]                           ; PIN_B1                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_N[11]                           ; PIN_A3                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_N[12]                           ; PIN_A5                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_N[13]                           ; PIN_B7                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_N[14]                           ; PIN_B8                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_N[15]                           ; PIN_B11                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_N[16]                           ; PIN_A13                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_N[1]                            ; PIN_D7                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_N[2]                            ; PIN_F6                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_N[3]                            ; PIN_C5                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_N[4]                            ; PIN_C4                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_N[5]                            ; PIN_E2                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_N[6]                            ; PIN_D4                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_N[7]                            ; PIN_B3                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_N[8]                            ; PIN_D1                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_N[9]                            ; PIN_C2                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_P[0]                            ; PIN_A9                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_P[10]                           ; PIN_B2                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_P[11]                           ; PIN_A4                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_P[12]                           ; PIN_A6                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_P[13]                           ; PIN_C7                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_P[14]                           ; PIN_C8                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_P[15]                           ; PIN_C12                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_P[16]                           ; PIN_B13                         ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_P[1]                            ; PIN_E8                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_P[2]                            ; PIN_G7                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_P[3]                            ; PIN_D6                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_P[4]                            ; PIN_D5                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_P[5]                            ; PIN_E3                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_P[6]                            ; PIN_E4                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_P[7]                            ; PIN_C3                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_P[8]                            ; PIN_E1                          ; QSF Assignment                            ;
; Location                              ;                          ;              ; HSMC_TX_D_P[9]                            ; PIN_D2                          ; QSF Assignment                            ;
; Unforce Merging of PLL Output Counter ; DE10_Standard_golden_top ;              ; *vpg_pll_0002*|altera_pll:altera_pll_i*|* ; ON                              ; ip_cores/vpg_pll/vpg_pll/vpg_pll_0002.qip ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_CONV_USB_N                            ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_ADDR[0]                          ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_ADDR[10]                         ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_ADDR[11]                         ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_ADDR[12]                         ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_ADDR[13]                         ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_ADDR[14]                         ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_ADDR[1]                          ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_ADDR[2]                          ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_ADDR[3]                          ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_ADDR[4]                          ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_ADDR[5]                          ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_ADDR[6]                          ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_ADDR[7]                          ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_ADDR[8]                          ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_ADDR[9]                          ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_BA[0]                            ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_BA[1]                            ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_BA[2]                            ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_CAS_N                            ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_CKE                              ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_CK_N                             ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_CK_P                             ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_CS_N                             ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DM[0]                            ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DM[1]                            ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DM[2]                            ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DM[3]                            ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQS_N[0]                         ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQS_N[1]                         ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQS_N[2]                         ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQS_N[3]                         ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQS_P[0]                         ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQS_P[1]                         ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQS_P[2]                         ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQS_P[3]                         ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[0]                            ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[10]                           ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[11]                           ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[12]                           ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[13]                           ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[14]                           ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[15]                           ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[16]                           ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[17]                           ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[18]                           ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[19]                           ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[1]                            ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[20]                           ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[21]                           ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[22]                           ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[23]                           ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[24]                           ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[25]                           ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[26]                           ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[27]                           ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[28]                           ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[29]                           ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[2]                            ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[30]                           ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[31]                           ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[3]                            ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[4]                            ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[5]                            ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[6]                            ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[7]                            ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[8]                            ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_DQ[9]                            ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_ODT                              ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_RAS_N                            ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_RESET_N                          ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_RZQ                              ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_DDR3_WE_N                             ; SSTL-15 CLASS I                 ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_ENET_GTX_CLK                          ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_ENET_INT_N                            ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_ENET_MDC                              ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_ENET_MDIO                             ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_ENET_RX_CLK                           ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_ENET_RX_DATA[0]                       ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_ENET_RX_DATA[1]                       ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_ENET_RX_DATA[2]                       ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_ENET_RX_DATA[3]                       ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_ENET_RX_DV                            ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_ENET_TX_DATA[0]                       ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_ENET_TX_DATA[1]                       ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_ENET_TX_DATA[2]                       ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_ENET_TX_DATA[3]                       ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_ENET_TX_EN                            ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_FLASH_DATA[0]                         ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_FLASH_DATA[1]                         ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_FLASH_DATA[2]                         ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_FLASH_DATA[3]                         ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_FLASH_DCLK                            ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_FLASH_NCSO                            ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_GSENSOR_INT                           ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_I2C1_SCLK                             ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_I2C1_SDAT                             ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_I2C2_SCLK                             ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_I2C2_SDAT                             ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_I2C_CONTROL                           ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_KEY                                   ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_LCM_BK                                ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_LCM_D_C                               ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_LCM_RST_N                             ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_LCM_SPIM_CLK                          ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_LCM_SPIM_MISO                         ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_LCM_SPIM_MOSI                         ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_LCM_SPIM_SS                           ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_LED                                   ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_LTC_GPIO                              ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_SD_CLK                                ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_SD_CMD                                ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_SD_DATA[0]                            ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_SD_DATA[1]                            ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_SD_DATA[2]                            ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_SD_DATA[3]                            ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_SPIM_CLK                              ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_SPIM_MISO                             ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_SPIM_MOSI                             ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_SPIM_SS                               ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_UART_RX                               ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_UART_TX                               ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_USB_CLKOUT                            ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_USB_DATA[0]                           ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_USB_DATA[1]                           ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_USB_DATA[2]                           ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_USB_DATA[3]                           ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_USB_DATA[4]                           ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_USB_DATA[5]                           ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_USB_DATA[6]                           ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_USB_DATA[7]                           ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_USB_DIR                               ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_USB_NXT                               ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HPS_USB_STP                               ; 3.3-V LVTTL                     ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_CLKIN0                               ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_CLKIN_N1                             ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_CLKIN_N2                             ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_CLKIN_P1                             ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_CLKIN_P2                             ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_CLKOUT0                              ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_CLKOUT_N1                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_CLKOUT_N2                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_CLKOUT_P1                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_CLKOUT_P2                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_D[0]                                 ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_D[1]                                 ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_D[2]                                 ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_D[3]                                 ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_N[0]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_N[10]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_N[11]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_N[12]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_N[13]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_N[14]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_N[15]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_N[16]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_N[1]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_N[2]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_N[3]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_N[4]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_N[5]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_N[6]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_N[7]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_N[8]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_N[9]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_P[0]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_P[10]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_P[11]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_P[12]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_P[13]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_P[14]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_P[15]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_P[16]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_P[1]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_P[2]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_P[3]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_P[4]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_P[5]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_P[6]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_P[7]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_P[8]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_RX_D_P[9]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_SCL                                  ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_SDA                                  ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_N[0]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_N[10]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_N[11]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_N[12]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_N[13]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_N[14]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_N[15]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_N[16]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_N[1]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_N[2]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_N[3]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_N[4]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_N[5]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_N[6]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_N[7]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_N[8]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_N[9]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_P[0]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_P[10]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_P[11]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_P[12]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_P[13]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_P[14]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_P[15]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_P[16]                           ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_P[1]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_P[2]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_P[3]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_P[4]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_P[5]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_P[6]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_P[7]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_P[8]                            ; 2.5 V                           ; QSF Assignment                            ;
; I/O Standard                          ; DE10_Standard_golden_top ;              ; HSMC_TX_D_P[9]                            ; 2.5 V                           ; QSF Assignment                            ;
+---------------------------------------+--------------------------+--------------+-------------------------------------------+---------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 10193 ) ; 0.00 % ( 0 / 10193 )       ; 0.00 % ( 0 / 10193 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 10193 ) ; 0.00 % ( 0 / 10193 )       ; 0.00 % ( 0 / 10193 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 8981 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 182 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 999 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 31 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/workspace/AARP/typhoon-io/vga_wip/output_files/DE10_Standard_golden_top.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3,862 / 41,910        ; 9 %   ;
; ALMs needed [=A-B+C]                                        ; 3,862                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 4,600 / 41,910        ; 11 %  ;
;         [a] ALMs used for LUT logic and registers           ; 715                   ;       ;
;         [b] ALMs used for LUT logic                         ; 2,696                 ;       ;
;         [c] ALMs used for registers                         ; 1,189                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 769 / 41,910          ; 2 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 31 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 30                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 578 / 4,191           ; 14 %  ;
;     -- Logic LABs                                           ; 578                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 5,803                 ;       ;
;     -- 7 input functions                                    ; 84                    ;       ;
;     -- 6 input functions                                    ; 1,750                 ;       ;
;     -- 5 input functions                                    ; 2,378                 ;       ;
;     -- 4 input functions                                    ; 717                   ;       ;
;     -- <=3 input functions                                  ; 874                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 592                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 3,882                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 3,807 / 83,820        ; 5 %   ;
;         -- Secondary logic registers                        ; 75 / 83,820           ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 3,845                 ;       ;
;         -- Routing optimization registers                   ; 37                    ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 204 / 499             ; 41 %  ;
;     -- Clock pins                                           ; 6 / 11                ; 55 %  ;
;     -- Dedicated input pins                                 ; 3 / 39                ; 8 %   ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 6 / 553               ; 1 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 48,128 / 5,662,720    ; < 1 % ;
; Total block memory implementation bits                      ; 61,440 / 5,662,720    ; 1 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 112               ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 6                 ; 33 %  ;
; Global signals                                              ; 2                     ;       ;
;     -- Global clocks                                        ; 2 / 16                ; 13 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 9                 ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 9                 ; 0 %   ;
; Channel PLLs                                                ; 0 / 9                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 10.3% / 10.5% / 9.7%  ;       ;
; Peak interconnect usage (total/H/V)                         ; 54.5% / 59.6% / 52.1% ;       ;
; Maximum fan-out                                             ; 2929                  ;       ;
; Highest non-global fan-out                                  ; 2248                  ;       ;
; Total fan-out                                               ; 41566                 ;       ;
; Average fan-out                                             ; 3.86                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                  ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub     ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3588 / 41910 ( 9 % )  ; 59 / 41910 ( < 1 % ) ; 215 / 41910 ( < 1 % )          ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 3588                  ; 59                   ; 215                            ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 4118 / 41910 ( 10 % ) ; 75 / 41910 ( < 1 % ) ; 409 / 41910 ( < 1 % )          ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 620                   ; 21                   ; 75                             ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 2595                  ; 30                   ; 72                             ; 0                              ;
;         [c] ALMs used for registers                         ; 903                   ; 24                   ; 262                            ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                              ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 561 / 41910 ( 1 % )   ; 16 / 41910 ( < 1 % ) ; 195 / 41910 ( < 1 % )          ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 31 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )    ; 1 / 41910 ( < 1 % )            ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                              ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ; 0                    ; 0                              ; 0                              ;
;         [c] Due to LAB input limits                         ; 30                    ; 0                    ; 1                              ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                            ; Low                            ;
;                                                             ;                       ;                      ;                                ;                                ;
; Total LABs:  partially or completely used                   ; 517 / 4191 ( 12 % )   ; 12 / 4191 ( < 1 % )  ; 58 / 4191 ( 1 % )              ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 517                   ; 12                   ; 58                             ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Combinational ALUT usage for logic                          ; 5443                  ; 92                   ; 268                            ; 0                              ;
;     -- 7 input functions                                    ; 83                    ; 1                    ; 0                              ; 0                              ;
;     -- 6 input functions                                    ; 1671                  ; 13                   ; 66                             ; 0                              ;
;     -- 5 input functions                                    ; 2294                  ; 24                   ; 60                             ; 0                              ;
;     -- 4 input functions                                    ; 681                   ; 15                   ; 21                             ; 0                              ;
;     -- <=3 input functions                                  ; 714                   ; 39                   ; 121                            ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 219                   ; 24                   ; 349                            ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                ;                                ;
;         -- Primary logic registers                          ; 3044 / 83820 ( 4 % )  ; 89 / 83820 ( < 1 % ) ; 674 / 83820 ( < 1 % )          ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 30 / 83820 ( < 1 % )  ; 5 / 83820 ( < 1 % )  ; 40 / 83820 ( < 1 % )           ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                                ;                                ;
;         -- Design implementation registers                  ; 3053                  ; 90                   ; 702                            ; 0                              ;
;         -- Routing optimization registers                   ; 21                    ; 4                    ; 12                             ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
;                                                             ;                       ;                      ;                                ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                              ; 0                              ;
; I/O pins                                                    ; 198                   ; 0                    ; 0                              ; 6                              ;
; I/O registers                                               ; 0                     ; 0                    ; 0                              ; 0                              ;
; Total block memory bits                                     ; 16384                 ; 0                    ; 31744                          ; 0                              ;
; Total block memory implementation bits                      ; 20480                 ; 0                    ; 40960                          ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 2 / 553 ( < 1 % )     ; 0 / 553 ( 0 % )      ; 4 / 553 ( < 1 % )              ; 0 / 553 ( 0 % )                ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )                ; 2 / 116 ( 1 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                  ; 2 / 6 ( 33 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )                 ; 2 / 54 ( 3 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                  ; 2 / 6 ( 33 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                  ; 2 / 6 ( 33 % )                 ;
;                                                             ;                       ;                      ;                                ;                                ;
; Connections                                                 ;                       ;                      ;                                ;                                ;
;     -- Input Connections                                    ; 5508                  ; 137                  ; 1050                           ; 38                             ;
;     -- Registered Input Connections                         ; 5289                  ; 104                  ; 770                            ; 0                              ;
;     -- Output Connections                                   ; 157                   ; 239                  ; 34                             ; 6303                           ;
;     -- Registered Output Connections                        ; 51                    ; 239                  ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Internal Connections                                        ;                       ;                      ;                                ;                                ;
;     -- Total Connections                                    ; 37048                 ; 922                  ; 3947                           ; 6424                           ;
;     -- Registered Connections                               ; 19088                 ; 712                  ; 2279                           ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; External Connections                                        ;                       ;                      ;                                ;                                ;
;     -- Top                                                  ; 120                   ; 0                    ; 60                             ; 5485                           ;
;     -- sld_hub:auto_hub                                     ; 0                     ; 20                   ; 230                            ; 126                            ;
;     -- sld_signaltap:auto_signaltap_0                       ; 60                    ; 230                  ; 64                             ; 730                            ;
;     -- hard_block:auto_generated_inst                       ; 5485                  ; 126                  ; 730                            ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Partition Interface                                         ;                       ;                      ;                                ;                                ;
;     -- Input Ports                                          ; 35                    ; 45                   ; 162                            ; 44                             ;
;     -- Output Ports                                         ; 116                   ; 62                   ; 77                             ; 33                             ;
;     -- Bidir Ports                                          ; 60                    ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Registered Ports                                            ;                       ;                      ;                                ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 4                    ; 36                             ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 29                   ; 63                             ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                    ; 10                             ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 28                   ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 24                             ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 1                              ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 25                   ; 35                             ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 30                   ; 49                             ; 1                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 29                   ; 65                             ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ADC_DOUT   ; V23   ; 5A       ; 89           ; 15           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; AUD_ADCDAT ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK2_50  ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK3_50  ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; CLOCK4_50  ; K14   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50   ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; IRDA_RXD   ; W20   ; 5A       ; 89           ; 6            ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]     ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]     ; AK4   ; 3B       ; 22           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[2]     ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[3]     ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 5                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]      ; AB30  ; 5B       ; 89           ; 21           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[1]      ; Y27   ; 5B       ; 89           ; 25           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[2]      ; AB28  ; 5B       ; 89           ; 21           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[3]      ; AC30  ; 5B       ; 89           ; 25           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[4]      ; W25   ; 5B       ; 89           ; 20           ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[5]      ; V25   ; 5B       ; 89           ; 20           ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[6]      ; AC28  ; 5B       ; 89           ; 20           ; 77           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[7]      ; AD30  ; 5B       ; 89           ; 25           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[8]      ; AC29  ; 5B       ; 89           ; 20           ; 94           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[9]      ; AA30  ; 5B       ; 89           ; 21           ; 20           ; 2248                  ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; TD_CLK27   ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[0] ; AG27  ; 5A       ; 89           ; 4            ; 77           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[1] ; AF28  ; 5A       ; 89           ; 13           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[2] ; AE28  ; 5A       ; 89           ; 11           ; 94           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[3] ; AE27  ; 5A       ; 89           ; 11           ; 77           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[4] ; AE26  ; 5A       ; 89           ; 8            ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[5] ; AD27  ; 5A       ; 89           ; 8            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[6] ; AD26  ; 5A       ; 89           ; 16           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[7] ; AD25  ; 5A       ; 89           ; 4            ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_HS      ; AH28  ; 5A       ; 89           ; 4            ; 94           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_VS      ; AG28  ; 5A       ; 89           ; 13           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST    ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_DIN       ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCLK      ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_DACDAT    ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK       ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]  ; AK14  ; 3B       ; 40           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; AG12  ; 3B       ; 26           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; AH13  ; 3B       ; 30           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; AH14  ; 3B       ; 30           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; AG15  ; 3B       ; 38           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; AE14  ; 3B       ; 24           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; AB15  ; 3B       ; 28           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; AC14  ; 3B       ; 28           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; AD14  ; 3B       ; 24           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; AF15  ; 3B       ; 32           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; AH15  ; 3B       ; 38           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; AG13  ; 3B       ; 26           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; AF13  ; 3B       ; 22           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; AF11  ; 3B       ; 18           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; AG11  ; 3B       ; 18           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; AB13  ; 3B       ; 20           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; AE13  ; 3B       ; 22           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; AK12  ; 3B       ; 36           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; AA13  ; 3B       ; 20           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_I2C_SCLK ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[0]       ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]       ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]       ; AG17  ; 4A       ; 50           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]       ; AG16  ; 4A       ; 50           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]       ; AH17  ; 4A       ; 56           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]       ; AG18  ; 4A       ; 58           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]       ; AH18  ; 4A       ; 56           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0]       ; AF16  ; 4A       ; 52           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1]       ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2]       ; AE16  ; 4A       ; 52           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3]       ; AD17  ; 4A       ; 64           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4]       ; AE18  ; 4A       ; 66           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5]       ; AE17  ; 4A       ; 50           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6]       ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0]       ; AA21  ; 4A       ; 88           ; 0            ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1]       ; AB17  ; 4A       ; 56           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2]       ; AA18  ; 4A       ; 68           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3]       ; Y17   ; 4A       ; 68           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4]       ; Y18   ; 4A       ; 72           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5]       ; AF18  ; 4A       ; 50           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6]       ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0]       ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1]       ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2]       ; AD19  ; 4A       ; 76           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3]       ; AA20  ; 4A       ; 84           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4]       ; AC20  ; 4A       ; 76           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5]       ; AA19  ; 4A       ; 72           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6]       ; AD20  ; 4A       ; 82           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0]       ; AD21  ; 4A       ; 82           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1]       ; AG22  ; 4A       ; 66           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2]       ; AE22  ; 4A       ; 78           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3]       ; AE23  ; 4A       ; 78           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4]       ; AG23  ; 4A       ; 64           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5]       ; AF23  ; 4A       ; 74           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6]       ; AH22  ; 4A       ; 66           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0]       ; AF21  ; 4A       ; 70           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1]       ; AG21  ; 4A       ; 54           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2]       ; AF20  ; 4A       ; 70           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3]       ; AG20  ; 4A       ; 62           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4]       ; AE19  ; 4A       ; 66           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5]       ; AF19  ; 4A       ; 62           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6]       ; AB21  ; 4A       ; 88           ; 0            ; 18           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IRDA_TXD      ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]       ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]       ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]       ; AC23  ; 4A       ; 86           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]       ; AD24  ; 4A       ; 88           ; 0            ; 35           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]       ; AG25  ; 4A       ; 78           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]       ; AF25  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]       ; AE24  ; 4A       ; 88           ; 0            ; 52           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]       ; AF24  ; 4A       ; 74           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]       ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]       ; AC22  ; 4A       ; 86           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TD_RESET_N    ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_BLANK_N   ; AK22  ; 4A       ; 68           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; AH20  ; 4A       ; 54           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]      ; AH19  ; 4A       ; 58           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]      ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[6]      ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[7]      ; AK16  ; 4A       ; 54           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_CLK       ; AK21  ; 4A       ; 68           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; AK26  ; 4A       ; 76           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; AH25  ; 4A       ; 78           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; AK24  ; 4A       ; 72           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]      ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]      ; AH24  ; 4A       ; 64           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[6]      ; AK23  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[7]      ; AH23  ; 4A       ; 70           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS        ; AK19  ; 4A       ; 60           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; AK29  ; 4A       ; 82           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; AK28  ; 4A       ; 82           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; AK27  ; 4A       ; 80           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]      ; AH27  ; 4A       ; 84           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]      ; AF26  ; 4A       ; 86           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[6]      ; AG26  ; 4A       ; 84           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[7]      ; AJ26  ; 4A       ; 76           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_SYNC_N    ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS        ; AK18  ; 4A       ; 58           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; AUD_ADCLRCK   ; AH29  ; 5A       ; 89           ; 6            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; AUD_BCLK      ; AF30  ; 5A       ; 89           ; 15           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; AUD_DACLRCK   ; AG30  ; 5A       ; 89           ; 16           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[0]    ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[10]   ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[11]   ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[12]   ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[13]   ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[14]   ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[15]   ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[1]    ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[2]    ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[3]    ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[4]    ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[5]    ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[6]    ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[7]    ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[8]    ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[9]    ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; FPGA_I2C_SDAT ; Y23   ; 5A       ; 89           ; 13           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[0]       ; W15   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[10]      ; AG1   ; 3A       ; 10           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[11]      ; AG2   ; 3A       ; 16           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[12]      ; AG3   ; 3A       ; 6            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[13]      ; AG5   ; 3A       ; 14           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[14]      ; AG6   ; 3A       ; 12           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[15]      ; AG7   ; 3A       ; 10           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[16]      ; AG8   ; 3A       ; 8            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[17]      ; AF4   ; 3A       ; 8            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[18]      ; AF5   ; 3A       ; 8            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[19]      ; AF6   ; 3A       ; 12           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[1]       ; AK2   ; 3B       ; 20           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[20]      ; AF8   ; 3A       ; 10           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[21]      ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[22]      ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[23]      ; AE7   ; 3A       ; 6            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[24]      ; AE9   ; 3A       ; 2            ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[25]      ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[26]      ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[27]      ; AD7   ; 3A       ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[28]      ; AD9   ; 3A       ; 2            ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[29]      ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[2]       ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[30]      ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[31]      ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[32]      ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[33]      ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[34]      ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[35]      ; AA12  ; 3A       ; 12           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[3]       ; AK3   ; 3B       ; 20           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[4]       ; AJ1   ; 3A       ; 14           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[5]       ; AJ2   ; 3A       ; 14           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[6]       ; AH2   ; 3A       ; 10           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[7]       ; AH3   ; 3A       ; 16           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[8]       ; AH4   ; 3A       ; 6            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[9]       ; AH5   ; 3A       ; 14           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; PS2_CLK       ; AB25  ; 5A       ; 89           ; 11           ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; PS2_CLK2      ; AC25  ; 5A       ; 89           ; 4            ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; PS2_DAT       ; AA25  ; 5A       ; 89           ; 9            ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; PS2_DAT2      ; AB26  ; 5A       ; 89           ; 9            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; 3A       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 48 / 48 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 80 / 80 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 11 / 16 ( 69 % )  ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 1 / 80 ( 1 % )    ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 31         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 30         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; GPIO[35]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA13     ; 90         ; 3B             ; DRAM_WE_N                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; KEY[2]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY[3]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; CLOCK2_50                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; HEX2[2]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; HEX3[5]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; HEX3[3]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ; 210        ; 4A             ; HEX2[0]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; LEDR[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; PS2_DAT                         ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; SW[9]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 32         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 33         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; GPIO[34]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; DRAM_LDQM                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; HEX2[1]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; HEX5[6]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB22     ; 225        ; 5A             ; LEDR[8]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; LEDR[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; PS2_CLK                         ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; PS2_DAT2                        ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; SW[2]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; SW[0]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC1      ; 35         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ; 34         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; GPIO[32]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; GPIO[33]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; TD_CLK27                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; HEX3[4]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; LEDR[9]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A             ; LEDR[2]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; PS2_CLK2                        ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; TD_RESET_N                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; SW[6]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; SW[8]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; SW[3]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ; 36         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 37         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; GPIO[27]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; GPIO[28]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD10     ; 56         ; 3A             ; GPIO[29]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; GPIO[30]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; GPIO[31]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; HEX1[3]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; HEX3[2]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A             ; HEX3[6]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; HEX4[0]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; LEDR[3]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; TD_DATA[7]                      ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A             ; TD_DATA[6]                      ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; TD_DATA[5]                      ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; SW[7]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ; 39         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ; 38         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; GPIO[23]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; GPIO[24]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; GPIO[25]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; GPIO[26]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; HEX1[2]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; HEX1[5]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; HEX1[4]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; HEX5[4]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; HEX4[2]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 189        ; 4A             ; HEX4[3]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A             ; LEDR[6]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; TD_DATA[4]                      ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; TD_DATA[3]                      ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; TD_DATA[2]                      ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; GPIO[17]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 64         ; 3A             ; GPIO[18]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 75         ; 3A             ; GPIO[19]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; GPIO[20]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 67         ; 3A             ; GPIO[21]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; GPIO[22]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; HEX1[0]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; HEX2[5]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; HEX5[5]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; HEX5[2]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A             ; HEX5[0]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; HEX4[5]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A             ; LEDR[7]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; LEDR[5]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; VGA_R[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; TD_DATA[1]                      ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; AUD_DACDAT                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; AUD_BCLK                        ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; GPIO[10]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG2      ; 83         ; 3A             ; GPIO[11]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG3      ; 63         ; 3A             ; GPIO[12]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; GPIO[13]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 73         ; 3A             ; GPIO[14]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ; 68         ; 3A             ; GPIO[15]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG8      ; 65         ; 3A             ; GPIO[16]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; DRAM_CS_N                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; HEX0[3]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; HEX0[2]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; HEX0[5]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; HEX5[3]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; HEX5[1]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; HEX4[1]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG23     ; 163        ; 4A             ; HEX4[4]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; LEDR[4]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; VGA_R[6]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A             ; TD_DATA[0]                      ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A             ; TD_VS                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; AUD_DACLRCK                     ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; GPIO[6]                         ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 81         ; 3A             ; GPIO[7]                         ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 61         ; 3A             ; GPIO[8]                         ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 76         ; 3A             ; GPIO[9]                         ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; DRAM_CLK                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; HEX0[4]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; HEX0[6]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A             ; VGA_B[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; VGA_B[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; HEX4[6]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 174        ; 4A             ; VGA_G[7]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A             ; VGA_G[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A             ; VGA_G[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; VGA_R[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A             ; TD_HS                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A             ; AUD_ADCLRCK                     ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; AUD_XCK                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; GPIO[4]                         ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ2      ; 77         ; 3A             ; GPIO[5]                         ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ5      ; 99         ; 3B             ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; VGA_B[6]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; VGA_B[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; VGA_B[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; VGA_B[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; VGA_B[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; VGA_SYNC_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; VGA_G[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A             ; VGA_G[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ26     ; 187        ; 4A             ; VGA_R[7]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ27     ; 195        ; 4A             ; VGA_R[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; AUD_ADCDAT                      ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; GPIO[1]                         ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK3      ; 89         ; 3B             ; GPIO[3]                         ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK4      ; 92         ; 3B             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; DRAM_UDQM                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; DRAM_CKE                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; VGA_B[7]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; VGA_VS                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; VGA_HS                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; VGA_CLK                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; VGA_BLANK_N                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A             ; VGA_G[6]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A             ; VGA_G[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; VGA_G[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A             ; VGA_R[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 198        ; 4A             ; VGA_R[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; VGA_R[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ; 0          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 1          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ; 3          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 2          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ; 4          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ; 5          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; CLOCK4_50                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ; 7          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 6          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ; 8          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ; 9          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 11         ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 10         ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ; 16         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ; 17         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 13         ; B2L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P9       ; 12         ; B2L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ; 19         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 18         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ; 20         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ; 21         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ; 14         ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T9       ; 15         ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 23         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 22         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 24         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ; 25         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; HEX1[1]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; HEX1[6]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; HEX0[1]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; ADC_DOUT                        ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; SW[5]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ; 27         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 26         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ; 41         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W8       ; 40         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; GPIO[0]                         ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; HEX2[6]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; HEX0[0]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; HEX3[1]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; IRDA_RXD                        ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; IRDA_TXD                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; ADC_DIN                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; ADC_SCLK                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; SW[4]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 28         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 29         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; GPIO[2]                         ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; HEX2[3]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; HEX2[4]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; HEX3[0]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; ADC_CONVST                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; FPGA_I2C_SDAT                   ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; FPGA_I2C_SCLK                   ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; CLOCK3_50                       ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B             ; SW[1]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; LEDR[7]       ; Missing drive strength and slew rate ;
; LEDR[8]       ; Missing drive strength and slew rate ;
; LEDR[9]       ; Missing drive strength and slew rate ;
; VGA_CLK       ; Missing drive strength and slew rate ;
; VGA_HS        ; Missing drive strength and slew rate ;
; VGA_VS        ; Missing drive strength and slew rate ;
; VGA_R[0]      ; Missing drive strength and slew rate ;
; VGA_R[1]      ; Missing drive strength and slew rate ;
; VGA_R[2]      ; Missing drive strength and slew rate ;
; VGA_R[3]      ; Missing drive strength and slew rate ;
; VGA_R[4]      ; Missing drive strength and slew rate ;
; VGA_R[5]      ; Missing drive strength and slew rate ;
; VGA_R[6]      ; Missing drive strength and slew rate ;
; VGA_R[7]      ; Missing drive strength and slew rate ;
; VGA_G[0]      ; Missing drive strength and slew rate ;
; VGA_G[1]      ; Missing drive strength and slew rate ;
; VGA_G[2]      ; Missing drive strength and slew rate ;
; VGA_G[3]      ; Missing drive strength and slew rate ;
; VGA_G[4]      ; Missing drive strength and slew rate ;
; VGA_G[5]      ; Missing drive strength and slew rate ;
; VGA_G[6]      ; Missing drive strength and slew rate ;
; VGA_G[7]      ; Missing drive strength and slew rate ;
; VGA_B[0]      ; Missing drive strength and slew rate ;
; VGA_B[1]      ; Missing drive strength and slew rate ;
; VGA_B[2]      ; Missing drive strength and slew rate ;
; VGA_B[3]      ; Missing drive strength and slew rate ;
; VGA_B[4]      ; Missing drive strength and slew rate ;
; VGA_B[5]      ; Missing drive strength and slew rate ;
; VGA_B[6]      ; Missing drive strength and slew rate ;
; VGA_B[7]      ; Missing drive strength and slew rate ;
; VGA_SYNC_N    ; Missing drive strength and slew rate ;
; LEDR[0]       ; Missing drive strength and slew rate ;
; LEDR[1]       ; Missing drive strength and slew rate ;
; LEDR[2]       ; Missing drive strength and slew rate ;
; LEDR[3]       ; Missing drive strength and slew rate ;
; LEDR[4]       ; Missing drive strength and slew rate ;
; LEDR[5]       ; Missing drive strength and slew rate ;
; LEDR[6]       ; Missing drive strength and slew rate ;
; HEX0[0]       ; Missing drive strength and slew rate ;
; HEX0[1]       ; Missing drive strength and slew rate ;
; HEX0[2]       ; Missing drive strength and slew rate ;
; HEX0[3]       ; Missing drive strength and slew rate ;
; HEX0[4]       ; Missing drive strength and slew rate ;
; HEX0[5]       ; Missing drive strength and slew rate ;
; HEX0[6]       ; Missing drive strength and slew rate ;
; HEX1[0]       ; Missing drive strength and slew rate ;
; HEX1[1]       ; Missing drive strength and slew rate ;
; HEX1[2]       ; Missing drive strength and slew rate ;
; HEX1[3]       ; Missing drive strength and slew rate ;
; HEX1[4]       ; Missing drive strength and slew rate ;
; HEX1[5]       ; Missing drive strength and slew rate ;
; HEX1[6]       ; Missing drive strength and slew rate ;
; HEX2[0]       ; Missing drive strength and slew rate ;
; HEX2[1]       ; Missing drive strength and slew rate ;
; HEX2[2]       ; Missing drive strength and slew rate ;
; HEX2[3]       ; Missing drive strength and slew rate ;
; HEX2[4]       ; Missing drive strength and slew rate ;
; HEX2[5]       ; Missing drive strength and slew rate ;
; HEX2[6]       ; Missing drive strength and slew rate ;
; HEX3[0]       ; Missing drive strength and slew rate ;
; HEX3[1]       ; Missing drive strength and slew rate ;
; HEX3[2]       ; Missing drive strength and slew rate ;
; HEX3[3]       ; Missing drive strength and slew rate ;
; HEX3[4]       ; Missing drive strength and slew rate ;
; HEX3[5]       ; Missing drive strength and slew rate ;
; HEX3[6]       ; Missing drive strength and slew rate ;
; HEX4[0]       ; Missing drive strength and slew rate ;
; HEX4[1]       ; Missing drive strength and slew rate ;
; HEX4[2]       ; Missing drive strength and slew rate ;
; HEX4[3]       ; Missing drive strength and slew rate ;
; HEX4[4]       ; Missing drive strength and slew rate ;
; HEX4[5]       ; Missing drive strength and slew rate ;
; HEX4[6]       ; Missing drive strength and slew rate ;
; HEX5[0]       ; Missing drive strength and slew rate ;
; HEX5[1]       ; Missing drive strength and slew rate ;
; HEX5[2]       ; Missing drive strength and slew rate ;
; HEX5[3]       ; Missing drive strength and slew rate ;
; HEX5[4]       ; Missing drive strength and slew rate ;
; HEX5[5]       ; Missing drive strength and slew rate ;
; HEX5[6]       ; Missing drive strength and slew rate ;
; DRAM_CLK      ; Missing drive strength and slew rate ;
; DRAM_CKE      ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[10] ; Missing drive strength and slew rate ;
; DRAM_ADDR[11] ; Missing drive strength and slew rate ;
; DRAM_ADDR[12] ; Missing drive strength and slew rate ;
; DRAM_BA[0]    ; Missing drive strength and slew rate ;
; DRAM_BA[1]    ; Missing drive strength and slew rate ;
; DRAM_LDQM     ; Missing drive strength and slew rate ;
; DRAM_UDQM     ; Missing drive strength and slew rate ;
; DRAM_CS_N     ; Missing drive strength and slew rate ;
; DRAM_WE_N     ; Missing drive strength and slew rate ;
; DRAM_CAS_N    ; Missing drive strength and slew rate ;
; DRAM_RAS_N    ; Missing drive strength and slew rate ;
; TD_RESET_N    ; Missing drive strength and slew rate ;
; VGA_BLANK_N   ; Missing drive strength and slew rate ;
; AUD_XCK       ; Missing drive strength and slew rate ;
; AUD_DACDAT    ; Missing drive strength and slew rate ;
; ADC_SCLK      ; Missing drive strength and slew rate ;
; ADC_DIN       ; Missing drive strength and slew rate ;
; ADC_CONVST    ; Missing drive strength and slew rate ;
; FPGA_I2C_SCLK ; Missing drive strength and slew rate ;
; IRDA_TXD      ; Missing drive strength and slew rate ;
; DRAM_DQ[0]    ; Missing drive strength and slew rate ;
; DRAM_DQ[1]    ; Missing drive strength and slew rate ;
; DRAM_DQ[2]    ; Missing drive strength and slew rate ;
; DRAM_DQ[3]    ; Missing drive strength and slew rate ;
; DRAM_DQ[4]    ; Missing drive strength and slew rate ;
; DRAM_DQ[5]    ; Missing drive strength and slew rate ;
; DRAM_DQ[6]    ; Missing drive strength and slew rate ;
; DRAM_DQ[7]    ; Missing drive strength and slew rate ;
; DRAM_DQ[8]    ; Missing drive strength and slew rate ;
; DRAM_DQ[9]    ; Missing drive strength and slew rate ;
; DRAM_DQ[10]   ; Missing drive strength and slew rate ;
; DRAM_DQ[11]   ; Missing drive strength and slew rate ;
; DRAM_DQ[12]   ; Missing drive strength and slew rate ;
; DRAM_DQ[13]   ; Missing drive strength and slew rate ;
; DRAM_DQ[14]   ; Missing drive strength and slew rate ;
; DRAM_DQ[15]   ; Missing drive strength and slew rate ;
; AUD_BCLK      ; Missing drive strength and slew rate ;
; AUD_ADCLRCK   ; Missing drive strength and slew rate ;
; AUD_DACLRCK   ; Missing drive strength and slew rate ;
; PS2_CLK       ; Missing drive strength and slew rate ;
; PS2_CLK2      ; Missing drive strength and slew rate ;
; PS2_DAT       ; Missing drive strength and slew rate ;
; PS2_DAT2      ; Missing drive strength and slew rate ;
; FPGA_I2C_SDAT ; Missing drive strength and slew rate ;
; GPIO[0]       ; Missing drive strength and slew rate ;
; GPIO[1]       ; Missing drive strength and slew rate ;
; GPIO[2]       ; Missing drive strength and slew rate ;
; GPIO[3]       ; Missing drive strength and slew rate ;
; GPIO[4]       ; Missing drive strength and slew rate ;
; GPIO[5]       ; Missing drive strength and slew rate ;
; GPIO[6]       ; Missing drive strength and slew rate ;
; GPIO[7]       ; Missing drive strength and slew rate ;
; GPIO[8]       ; Missing drive strength and slew rate ;
; GPIO[9]       ; Missing drive strength and slew rate ;
; GPIO[10]      ; Missing drive strength and slew rate ;
; GPIO[11]      ; Missing drive strength and slew rate ;
; GPIO[12]      ; Missing drive strength and slew rate ;
; GPIO[13]      ; Missing drive strength and slew rate ;
; GPIO[14]      ; Missing drive strength and slew rate ;
; GPIO[15]      ; Missing drive strength and slew rate ;
; GPIO[16]      ; Missing drive strength and slew rate ;
; GPIO[17]      ; Missing drive strength and slew rate ;
; GPIO[18]      ; Missing drive strength and slew rate ;
; GPIO[19]      ; Missing drive strength and slew rate ;
; GPIO[20]      ; Missing drive strength and slew rate ;
; GPIO[21]      ; Missing drive strength and slew rate ;
; GPIO[22]      ; Missing drive strength and slew rate ;
; GPIO[23]      ; Missing drive strength and slew rate ;
; GPIO[24]      ; Missing drive strength and slew rate ;
; GPIO[25]      ; Missing drive strength and slew rate ;
; GPIO[26]      ; Missing drive strength and slew rate ;
; GPIO[27]      ; Missing drive strength and slew rate ;
; GPIO[28]      ; Missing drive strength and slew rate ;
; GPIO[29]      ; Missing drive strength and slew rate ;
; GPIO[30]      ; Missing drive strength and slew rate ;
; GPIO[31]      ; Missing drive strength and slew rate ;
; GPIO[32]      ; Missing drive strength and slew rate ;
; GPIO[33]      ; Missing drive strength and slew rate ;
; GPIO[34]      ; Missing drive strength and slew rate ;
; GPIO[35]      ; Missing drive strength and slew rate ;
+---------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
;                                                                                                                                                           ;                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll              ;                                                                                                                           ;
;     -- PLL Type                                                                                                                                           ; Integer PLL                                                                                                               ;
;     -- PLL Location                                                                                                                                       ; FRACTIONALPLL_X0_Y15_N0                                                                                                   ;
;     -- PLL Feedback clock type                                                                                                                            ; none                                                                                                                      ;
;     -- PLL Bandwidth                                                                                                                                      ; Auto                                                                                                                      ;
;         -- PLL Bandwidth Range                                                                                                                            ; 2100000 to 1400000 Hz                                                                                                     ;
;     -- Reference Clock Frequency                                                                                                                          ; 50.0 MHz                                                                                                                  ;
;     -- Reference Clock Sourced by                                                                                                                         ; Dedicated Pin                                                                                                             ;
;     -- PLL VCO Frequency                                                                                                                                  ; 300.0 MHz                                                                                                                 ;
;     -- PLL Operation Mode                                                                                                                                 ; Direct                                                                                                                    ;
;     -- PLL Freq Min Lock                                                                                                                                  ; 50.000000 MHz                                                                                                             ;
;     -- PLL Freq Max Lock                                                                                                                                  ; 133.333333 MHz                                                                                                            ;
;     -- PLL Enable                                                                                                                                         ; On                                                                                                                        ;
;     -- PLL Fractional Division                                                                                                                            ; N/A                                                                                                                       ;
;     -- M Counter                                                                                                                                          ; 12                                                                                                                        ;
;     -- N Counter                                                                                                                                          ; 2                                                                                                                         ;
;     -- PLL Refclk Select                                                                                                                                  ;                                                                                                                           ;
;             -- PLL Refclk Select Location                                                                                                                 ; PLLREFCLKSELECT_X0_Y21_N0                                                                                                 ;
;             -- PLL Reference Clock Input 0 source                                                                                                         ; clk_0                                                                                                                     ;
;             -- PLL Reference Clock Input 1 source                                                                                                         ; clk_2                                                                                                                     ;
;             -- ADJPLLIN source                                                                                                                            ; N/A                                                                                                                       ;
;             -- CORECLKIN source                                                                                                                           ; N/A                                                                                                                       ;
;             -- IQTXRXCLKIN source                                                                                                                         ; N/A                                                                                                                       ;
;             -- PLLIQCLKIN source                                                                                                                          ; N/A                                                                                                                       ;
;             -- RXIQCLKIN source                                                                                                                           ; N/A                                                                                                                       ;
;             -- CLKIN(0) source                                                                                                                            ; CLOCK_50~input                                                                                                            ;
;             -- CLKIN(1) source                                                                                                                            ; N/A                                                                                                                       ;
;             -- CLKIN(2) source                                                                                                                            ; CLOCK2_50~input                                                                                                           ;
;             -- CLKIN(3) source                                                                                                                            ; N/A                                                                                                                       ;
;     -- PLL Output Counter                                                                                                                                 ;                                                                                                                           ;
;         -- sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter              ;                                                                                                                           ;
;             -- Output Clock Frequency                                                                                                                     ; 100.0 MHz                                                                                                                 ;
;             -- Output Clock Location                                                                                                                      ; PLLOUTPUTCOUNTER_X0_Y21_N1                                                                                                ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                     ; On                                                                                                                        ;
;             -- Duty Cycle                                                                                                                                 ; 50.0000                                                                                                                   ;
;             -- Phase Shift                                                                                                                                ; 0.000000 degrees                                                                                                          ;
;             -- C Counter                                                                                                                                  ; 3                                                                                                                         ;
;             -- C Counter PH Mux PRST                                                                                                                      ; 0                                                                                                                         ;
;             -- C Counter PRST                                                                                                                             ; 1                                                                                                                         ;
;                                                                                                                                                           ;                                                                                                                           ;
; vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll ;                                                                                                                           ;
;     -- PLL Type                                                                                                                                           ; Integer PLL                                                                                                               ;
;     -- PLL Location                                                                                                                                       ; FRACTIONALPLL_X0_Y1_N0                                                                                                    ;
;     -- PLL Feedback clock type                                                                                                                            ; none                                                                                                                      ;
;     -- PLL Bandwidth                                                                                                                                      ; Auto                                                                                                                      ;
;         -- PLL Bandwidth Range                                                                                                                            ; 800000 to 400000 Hz                                                                                                       ;
;     -- Reference Clock Frequency                                                                                                                          ; 100.0 MHz                                                                                                                 ;
;     -- Reference Clock Sourced by                                                                                                                         ; Dedicated Pin                                                                                                             ;
;     -- PLL VCO Frequency                                                                                                                                  ; 327.272727 MHz                                                                                                            ;
;     -- PLL Operation Mode                                                                                                                                 ; Direct                                                                                                                    ;
;     -- PLL Freq Min Lock                                                                                                                                  ; 91.666667 MHz                                                                                                             ;
;     -- PLL Freq Max Lock                                                                                                                                  ; 244.444444 MHz                                                                                                            ;
;     -- PLL Enable                                                                                                                                         ; On                                                                                                                        ;
;     -- PLL Fractional Division                                                                                                                            ; N/A                                                                                                                       ;
;     -- M Counter                                                                                                                                          ; 36                                                                                                                        ;
;     -- N Counter                                                                                                                                          ; 11                                                                                                                        ;
;     -- PLL Refclk Select                                                                                                                                  ;                                                                                                                           ;
;             -- PLL Refclk Select Location                                                                                                                 ; PLLREFCLKSELECT_X0_Y7_N0                                                                                                  ;
;             -- PLL Reference Clock Input 0 source                                                                                                         ; core_ref_clk                                                                                                              ;
;             -- PLL Reference Clock Input 1 source                                                                                                         ; core_ref_clk                                                                                                              ;
;             -- ADJPLLIN source                                                                                                                            ; N/A                                                                                                                       ;
;             -- CORECLKIN source                                                                                                                           ; sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 ;
;             -- IQTXRXCLKIN source                                                                                                                         ; N/A                                                                                                                       ;
;             -- PLLIQCLKIN source                                                                                                                          ; N/A                                                                                                                       ;
;             -- RXIQCLKIN source                                                                                                                           ; N/A                                                                                                                       ;
;             -- CLKIN(0) source                                                                                                                            ; N/A                                                                                                                       ;
;             -- CLKIN(1) source                                                                                                                            ; N/A                                                                                                                       ;
;             -- CLKIN(2) source                                                                                                                            ; N/A                                                                                                                       ;
;             -- CLKIN(3) source                                                                                                                            ; N/A                                                                                                                       ;
;     -- PLL Output Counter                                                                                                                                 ;                                                                                                                           ;
;         -- vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter ;                                                                                                                           ;
;             -- Output Clock Frequency                                                                                                                     ; 25.174825 MHz                                                                                                             ;
;             -- Output Clock Location                                                                                                                      ; PLLOUTPUTCOUNTER_X0_Y7_N1                                                                                                 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                     ; On                                                                                                                        ;
;             -- Duty Cycle                                                                                                                                 ; 50.0000                                                                                                                   ;
;             -- Phase Shift                                                                                                                                ; 0.000000 degrees                                                                                                          ;
;             -- C Counter                                                                                                                                  ; 13                                                                                                                        ;
;             -- C Counter PH Mux PRST                                                                                                                      ; 0                                                                                                                         ;
;             -- C Counter PRST                                                                                                                             ; 1                                                                                                                         ;
;                                                                                                                                                           ;                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+------------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+------------------+
; |DE10_Standard_golden_top                                                                                                               ; 3862.0 (20.3)        ; 4599.5 (20.3)                    ; 768.0 (0.0)                                       ; 30.5 (0.0)                       ; 0.0 (0.0)            ; 5803 (37)           ; 3882 (22)                 ; 0 (0)         ; 48128             ; 6     ; 0          ; 204  ; 0            ; |DE10_Standard_golden_top                                                                                                                                                                                                                                                                                                                                            ; DE10_Standard_golden_top          ; work             ;
;    |sld_hub:auto_hub|                                                                                                                   ; 59.0 (0.5)           ; 74.5 (0.5)                       ; 15.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (1)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld       ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 58.5 (0.0)           ; 74.0 (0.0)                       ; 15.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld       ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 58.5 (0.0)           ; 74.0 (0.0)                       ; 15.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab      ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 58.5 (0.6)           ; 74.0 (2.8)                       ; 15.5 (2.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (1)              ; 94 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab      ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 57.9 (0.0)           ; 71.2 (0.0)                       ; 13.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab      ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 57.9 (38.3)          ; 71.2 (49.2)                      ; 13.2 (10.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (57)             ; 89 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work             ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 9.2 (9.2)            ; 10.8 (10.8)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work             ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.4 (10.4)          ; 11.1 (11.1)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld       ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 215.0 (-2.1)         ; 408.5 (27.6)                     ; 194.0 (29.8)                                      ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 268 (2)             ; 714 (62)                  ; 0 (0)         ; 31744             ; 4     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work             ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 217.1 (0.0)          ; 380.9 (0.0)                      ; 164.3 (0.0)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 266 (0)             ; 652 (0)                   ; 0 (0)         ; 31744             ; 4     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work             ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 217.1 (50.1)         ; 380.9 (115.7)                    ; 164.3 (65.7)                                      ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 266 (68)            ; 652 (206)                 ; 0 (0)         ; 31744             ; 4     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work             ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 12.0 (11.3)          ; 30.2 (29.3)                      ; 18.7 (18.5)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 2 (0)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work             ;
;                |lpm_decode:wdecoder|                                                                                                    ; 0.7 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work             ;
;                   |decode_vnf:auto_generated|                                                                                           ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work             ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 31744             ; 4     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work             ;
;                |altsyncram_qg84:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 31744             ; 4     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qg84:auto_generated                                                                                                                                                 ; altsyncram_qg84                   ; work             ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0.7 (0.7)            ; 4.3 (4.3)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work             ;
;             |lpm_shiftreg:status_register|                                                                                              ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work             ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 3.5 (3.5)            ; 8.2 (8.2)                        ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work             ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 39.8 (39.8)          ; 51.5 (51.5)                      ; 11.7 (11.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work             ;
;             |sld_ela_control:ela_control|                                                                                               ; 24.4 (0.3)           ; 81.3 (0.7)                       ; 56.9 (0.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (1)              ; 176 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work             ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work             ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 18.7 (0.0)           ; 70.1 (0.0)                       ; 51.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 160 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work             ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0.5 (0.5)            ; 36.4 (36.4)                      ; 35.9 (35.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 98 (98)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work             ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 18.2 (0.0)           ; 33.7 (0.0)                       ; 15.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 0.3 (0.3)            ; 0.9 (0.9)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1.0 (1.0)            ; 1.8 (1.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 0.5 (0.5)            ; 1.4 (1.4)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work             ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 5.4 (3.9)            ; 8.6 (3.9)                        ; 3.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 11 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work             ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0.2 (0.2)            ; 4.7 (4.7)                        ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work             ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 63.0 (5.7)           ; 66.0 (5.7)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (11)             ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work             ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work             ;
;                   |cntr_v8i:auto_generated|                                                                                             ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_v8i:auto_generated                                                             ; cntr_v8i                          ; work             ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 6.0 (0.0)            ; 9.0 (0.0)                        ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work             ;
;                   |cntr_q1j:auto_generated|                                                                                             ; 6.0 (6.0)            ; 9.0 (9.0)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated                                                                                      ; cntr_q1j                          ; work             ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 5.8 (0.0)            ; 5.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work             ;
;                   |cntr_u8i:auto_generated|                                                                                             ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated                                                                            ; cntr_u8i                          ; work             ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work             ;
;                   |cntr_kri:auto_generated|                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work             ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work             ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 16.0 (16.0)          ; 16.2 (16.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work             ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 11.0 (11.0)          ; 11.0 (11.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work             ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 14.7 (14.7)          ; 14.7 (14.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work             ;
;    |sys_pll:sys_pll_inst|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sys_pll:sys_pll_inst                                                                                                                                                                                                                                                                                                                       ; sys_pll                           ; sys_pll          ;
;       |sys_pll_0002:sys_pll_inst|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst                                                                                                                                                                                                                                                                                             ; sys_pll_0002                      ; sys_pll          ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                     ; altera_pll                        ; work             ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                                                                                                                    ; altera_cyclonev_pll               ; work             ;
;                |altera_cyclonev_pll_base:fpll_0|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                                                                                                                    ; altera_cyclonev_pll_base          ; work             ;
;    |vpg:vpg_inst|                                                                                                                       ; 3567.1 (18.3)        ; 4096.1 (21.0)                    ; 559.0 (2.7)                                       ; 30.0 (0.0)                       ; 0.0 (0.0)            ; 5406 (21)           ; 3052 (39)                 ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst                                                                                                                                                                                                                                                                                                                               ; vpg                               ; work             ;
;       |pattern_gen:pattern_gen_inst|                                                                                                    ; 61.2 (61.2)          ; 61.2 (61.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (100)           ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|pattern_gen:pattern_gen_inst                                                                                                                                                                                                                                                                                                  ; pattern_gen                       ; work             ;
;       |verilog_state_machine:vpg_pll_cnfg_mngr|                                                                                         ; 10.1 (10.1)          ; 12.2 (12.2)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|verilog_state_machine:vpg_pll_cnfg_mngr                                                                                                                                                                                                                                                                                       ; verilog_state_machine             ; work             ;
;       |vga_time_generator:vga_time_generator_inst|                                                                                      ; 118.5 (118.5)        ; 118.5 (118.5)                    ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 205 (205)           ; 122 (122)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst                                                                                                                                                                                                                                                                                    ; vga_time_generator                ; work             ;
;       |vpg_pll:vpg_pll_inst|                                                                                                            ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll:vpg_pll_inst                                                                                                                                                                                                                                                                                                          ; vpg_pll                           ; vpg_pll          ;
;          |vpg_pll_0002:vpg_pll_inst|                                                                                                    ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst                                                                                                                                                                                                                                                                                ; vpg_pll_0002                      ; vpg_pll          ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                        ; altera_pll                        ; work             ;
;                |altera_cyclonev_pll:cyclonev_pll|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                                                                                                       ; altera_cyclonev_pll               ; work             ;
;                   |altera_cyclonev_pll_base:fpll_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                                                                                                       ; altera_cyclonev_pll_base          ; work             ;
;                |dps_extra_kick:dps_extra_inst|                                                                                          ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                                                                                                                                          ; dps_extra_kick                    ; work             ;
;       |vpg_pll_reconfig:vgp_pll_reconfig_inst|                                                                                          ; 3355.2 (0.0)         ; 3879.8 (0.0)                     ; 554.6 (0.0)                                       ; 30.0 (0.0)                       ; 0.0 (0.0)            ; 5052 (0)            ; 2843 (0)                  ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst                                                                                                                                                                                                                                                                                        ; vpg_pll_reconfig                  ; vpg_pll_reconfig ;
;          |altera_pll_reconfig_top:vpg_pll_reconfig_inst|                                                                                ; 3355.2 (14.1)        ; 3879.8 (18.4)                    ; 554.6 (4.3)                                       ; 30.0 (0.0)                       ; 0.0 (0.0)            ; 5052 (2)            ; 2843 (40)                 ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst                                                                                                                                                                                                                                          ; altera_pll_reconfig_top           ; vpg_pll_reconfig ;
;             |altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|                                        ; 980.4 (866.1)        ; 1125.7 (996.5)                   ; 153.2 (137.7)                                     ; 8.0 (7.2)                        ; 0.0 (0.0)            ; 1538 (1331)         ; 656 (587)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0                                                                                                                                                       ; altera_pll_reconfig_core          ; vpg_pll_reconfig ;
;                |altera_std_synchronizer:altera_std_synchronizer_inst|                                                                   ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                                                                                                  ; altera_std_synchronizer           ; vpg_pll_reconfig ;
;                |dprio_mux:dprio_mux_inst|                                                                                               ; 51.7 (51.7)          ; 59.7 (59.7)                      ; 7.9 (7.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (100)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                                                                                              ; dprio_mux                         ; vpg_pll_reconfig ;
;                |dyn_phase_shift:dyn_phase_shift_inst|                                                                                   ; 40.5 (37.5)          ; 42.5 (38.8)                      ; 2.7 (2.0)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 74 (69)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                                                                                                  ; dyn_phase_shift                   ; vpg_pll_reconfig ;
;                   |generic_lcell_comb:lcell_cnt_sel_0|                                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0                                                                               ; generic_lcell_comb                ; vpg_pll_reconfig ;
;                   |generic_lcell_comb:lcell_cnt_sel_1|                                                                                  ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1                                                                               ; generic_lcell_comb                ; vpg_pll_reconfig ;
;                   |generic_lcell_comb:lcell_cnt_sel_2|                                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2                                                                               ; generic_lcell_comb                ; vpg_pll_reconfig ;
;                   |generic_lcell_comb:lcell_cnt_sel_3|                                                                                  ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3                                                                               ; generic_lcell_comb                ; vpg_pll_reconfig ;
;                   |generic_lcell_comb:lcell_cnt_sel_4|                                                                                  ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4                                                                               ; generic_lcell_comb                ; vpg_pll_reconfig ;
;                |fpll_dprio_init:fpll_dprio_init_inst|                                                                                   ; 8.3 (8.3)            ; 9.2 (9.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                                                                                                  ; fpll_dprio_init                   ; vpg_pll_reconfig ;
;                |generic_lcell_comb:lcell_dprio_read|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                                                                                                   ; generic_lcell_comb                ; vpg_pll_reconfig ;
;                |generic_lcell_comb:lcell_fpll_0_1|                                                                                      ; 1.6 (1.6)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                                                                                                     ; generic_lcell_comb                ; vpg_pll_reconfig ;
;                |self_reset:self_reset_inst|                                                                                             ; 10.3 (10.3)          ; 14.0 (14.0)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                                                                                                            ; self_reset                        ; vpg_pll_reconfig ;
;             |altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|                            ; 2360.7 (2360.7)      ; 2735.7 (2735.7)                  ; 397.1 (397.1)                                     ; 22.0 (22.0)                      ; 0.0 (0.0)            ; 3512 (3512)         ; 2147 (2147)               ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0                                                                                                                                           ; altera_pll_reconfig_mif_reader    ; vpg_pll_reconfig ;
;                |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|altsyncram:altsyncram_component                                                                                                           ; altsyncram                        ; work             ;
;                   |altsyncram_k8h1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|altsyncram:altsyncram_component|altsyncram_k8h1:auto_generated                                                                            ; altsyncram_k8h1                   ; work             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                          ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; LEDR[7]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_CLK       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[6]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[7]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[6]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[7]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[6]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[7]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_SYNC_N    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK3_50     ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK4_50     ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]        ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]        ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]        ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[4]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[5]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[6]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; LEDR[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CLK      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CKE      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[10] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[11] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[12] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_BA[0]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_BA[1]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_LDQM     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_UDQM     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CS_N     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_WE_N     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CAS_N    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_RAS_N    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; TD_CLK27      ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_HS         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_VS         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[0]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[1]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[2]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[3]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[4]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[5]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[6]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[7]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_RESET_N    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_BLANK_N   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_XCK       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCDAT    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; AUD_DACDAT    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SCLK      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_DOUT      ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DIN       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_CONVST    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SCLK ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IRDA_TXD      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IRDA_RXD      ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; DRAM_DQ[0]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[1]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[2]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[3]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[4]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[5]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[6]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[7]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[8]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[9]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[10]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[11]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[12]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[13]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[14]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[15]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_BCLK      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCLRCK   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACLRCK   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK2      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT2      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SDAT ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[0]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[1]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[2]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[3]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[4]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[5]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[6]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[7]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[8]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[9]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[10]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[11]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[12]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[13]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[14]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[15]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[16]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[17]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[18]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[19]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[20]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[21]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[22]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[23]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[24]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[25]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[26]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[27]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[28]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[29]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[30]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[31]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[32]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[33]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[34]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[35]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[9]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50      ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK2_50     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                       ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CLOCK3_50                                                                                                                                                                                                                                                 ;                   ;         ;
; CLOCK4_50                                                                                                                                                                                                                                                 ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                                                    ;                   ;         ;
; KEY[1]                                                                                                                                                                                                                                                    ;                   ;         ;
; KEY[2]                                                                                                                                                                                                                                                    ;                   ;         ;
; SW[0]                                                                                                                                                                                                                                                     ;                   ;         ;
; SW[1]                                                                                                                                                                                                                                                     ;                   ;         ;
; SW[2]                                                                                                                                                                                                                                                     ;                   ;         ;
; SW[3]                                                                                                                                                                                                                                                     ;                   ;         ;
; SW[4]                                                                                                                                                                                                                                                     ;                   ;         ;
; SW[5]                                                                                                                                                                                                                                                     ;                   ;         ;
; SW[6]                                                                                                                                                                                                                                                     ;                   ;         ;
; SW[7]                                                                                                                                                                                                                                                     ;                   ;         ;
; SW[8]                                                                                                                                                                                                                                                     ;                   ;         ;
; TD_CLK27                                                                                                                                                                                                                                                  ;                   ;         ;
; TD_HS                                                                                                                                                                                                                                                     ;                   ;         ;
; TD_VS                                                                                                                                                                                                                                                     ;                   ;         ;
; TD_DATA[0]                                                                                                                                                                                                                                                ;                   ;         ;
; TD_DATA[1]                                                                                                                                                                                                                                                ;                   ;         ;
; TD_DATA[2]                                                                                                                                                                                                                                                ;                   ;         ;
; TD_DATA[3]                                                                                                                                                                                                                                                ;                   ;         ;
; TD_DATA[4]                                                                                                                                                                                                                                                ;                   ;         ;
; TD_DATA[5]                                                                                                                                                                                                                                                ;                   ;         ;
; TD_DATA[6]                                                                                                                                                                                                                                                ;                   ;         ;
; TD_DATA[7]                                                                                                                                                                                                                                                ;                   ;         ;
; AUD_ADCDAT                                                                                                                                                                                                                                                ;                   ;         ;
; ADC_DOUT                                                                                                                                                                                                                                                  ;                   ;         ;
; IRDA_RXD                                                                                                                                                                                                                                                  ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                ;                   ;         ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                ;                   ;         ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                ;                   ;         ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                ;                   ;         ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                ;                   ;         ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                ;                   ;         ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                ;                   ;         ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                ;                   ;         ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                ;                   ;         ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                ;                   ;         ;
; DRAM_DQ[10]                                                                                                                                                                                                                                               ;                   ;         ;
; DRAM_DQ[11]                                                                                                                                                                                                                                               ;                   ;         ;
; DRAM_DQ[12]                                                                                                                                                                                                                                               ;                   ;         ;
; DRAM_DQ[13]                                                                                                                                                                                                                                               ;                   ;         ;
; DRAM_DQ[14]                                                                                                                                                                                                                                               ;                   ;         ;
; DRAM_DQ[15]                                                                                                                                                                                                                                               ;                   ;         ;
; AUD_BCLK                                                                                                                                                                                                                                                  ;                   ;         ;
; AUD_ADCLRCK                                                                                                                                                                                                                                               ;                   ;         ;
; AUD_DACLRCK                                                                                                                                                                                                                                               ;                   ;         ;
; PS2_CLK                                                                                                                                                                                                                                                   ;                   ;         ;
; PS2_CLK2                                                                                                                                                                                                                                                  ;                   ;         ;
; PS2_DAT                                                                                                                                                                                                                                                   ;                   ;         ;
; PS2_DAT2                                                                                                                                                                                                                                                  ;                   ;         ;
; FPGA_I2C_SDAT                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO[0]                                                                                                                                                                                                                                                   ;                   ;         ;
; GPIO[1]                                                                                                                                                                                                                                                   ;                   ;         ;
; GPIO[2]                                                                                                                                                                                                                                                   ;                   ;         ;
; GPIO[3]                                                                                                                                                                                                                                                   ;                   ;         ;
; GPIO[4]                                                                                                                                                                                                                                                   ;                   ;         ;
; GPIO[5]                                                                                                                                                                                                                                                   ;                   ;         ;
; GPIO[6]                                                                                                                                                                                                                                                   ;                   ;         ;
; GPIO[7]                                                                                                                                                                                                                                                   ;                   ;         ;
; GPIO[8]                                                                                                                                                                                                                                                   ;                   ;         ;
; GPIO[9]                                                                                                                                                                                                                                                   ;                   ;         ;
; GPIO[10]                                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[11]                                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[12]                                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[13]                                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[14]                                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[15]                                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[16]                                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[17]                                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[18]                                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[19]                                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[20]                                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[21]                                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[22]                                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[23]                                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[24]                                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[25]                                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[26]                                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[27]                                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[28]                                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[29]                                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[30]                                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[31]                                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[32]                                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[33]                                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[34]                                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[35]                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[9]                                                                                                                                                                                                                                                     ;                   ;         ;
;      - sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll                                                                                                       ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll                                                                                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_setting_changed[3]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_setting_changed[4]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_setting_changed[9]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_setting_changed[5]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_setting_changed[11]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_setting_changed[6]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_setting_changed[10]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_setting_changed[7]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_setting_changed[8]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_setting_changed[12]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_setting_changed[0]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_setting_changed[1]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_setting_changed[2]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|verilog_state_machine:vpg_pll_cnfg_mngr|pll_reconfig_write_data[6]                                                                                                                                                                    ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][19]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][0]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][9]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][1]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][17]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][2]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][10]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][3]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][16]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][4]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][11]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][5]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][15]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][6]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][12]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][7]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][14]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][8]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][13]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][9]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][2]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][10]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][25]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][11]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][1]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][12]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][26]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][13]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][0]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][14]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][27]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][15]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][31]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][16]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][28]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][17]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][30]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][18]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][29]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][19]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][29]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][20]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][30]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][21]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][28]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][22]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][31]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][23]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][27]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][24]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][0]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][25]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][26]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][26]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][1]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][27]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][25]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][28]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][2]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][29]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][24]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][30]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][3]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[0][31]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][23]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][0]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][4]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][1]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][22]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][2]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][5]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][3]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][21]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][4]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][6]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][5]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][20]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][6]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][7]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][7]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][19]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][8]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][8]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][9]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[26][18]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][10]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_c_cntr_changed[17]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][11]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_c_cntr_changed[16]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][12]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_c_cntr_changed[15]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][13]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_c_cntr_changed[14]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][14]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_c_cntr_changed[13]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][15]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_c_cntr_changed[12]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][16]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_c_cntr_changed[11]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][17]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_c_cntr_changed[10]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][18]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_c_cntr_changed[9]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][19]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_c_cntr_changed[8]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][20]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_c_cntr_changed[7]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][21]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_c_cntr_changed[6]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][22]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_c_cntr_changed[5]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][23]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_c_cntr_changed[4]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][24]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_c_cntr_changed[3]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][25]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_c_cntr_changed[2]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][26]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_c_cntr_changed[1]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][27]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_c_cntr_changed[0]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][28]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[31]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][29]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[30]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][30]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[29]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[1][31]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[28]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][0]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[27]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][1]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[26]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][2]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[25]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][3]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[24]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][4]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[23]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][5]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[22]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][6]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[21]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][7]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[20]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][8]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[19]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][9]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[18]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][10]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[17]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][11]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[16]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][12]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[15]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][13]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[14]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][14]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[13]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][15]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[12]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][16]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[11]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][17]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[10]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][18]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[9]                                 ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][19]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[8]                                 ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][20]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[7]                                 ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][21]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[6]                                 ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][22]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[5]                                 ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][23]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[4]                                 ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][24]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[3]                                 ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][25]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[2]                                 ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][26]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[1]                                 ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][27]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|is_dps_changed[0]                                 ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][28]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][31]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][29]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][30]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][30]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][29]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[2][31]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][28]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][0]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][27]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][1]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][26]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][2]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][25]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][3]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][24]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][4]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][23]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][5]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][22]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][6]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][21]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][7]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][20]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][8]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][19]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][9]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][18]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][10]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][17]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][11]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][16]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][12]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][15]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][13]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][14]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][14]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][13]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][15]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][12]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][16]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][11]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][17]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][10]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][18]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][9]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][19]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][8]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][20]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][7]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][21]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][6]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][22]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][5]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][23]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][4]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][24]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][3]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][25]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][2]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][26]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][1]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][27]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[17][0]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][28]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][31]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][29]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][30]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][30]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][29]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[3][31]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][28]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][0]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][27]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][1]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][26]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][2]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][25]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][3]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][24]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][4]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][23]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][5]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][22]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][6]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][21]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][7]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][20]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][8]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][19]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][9]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][18]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][10]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][17]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][11]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][16]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][12]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][15]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][13]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][14]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][14]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][13]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][15]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][12]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][16]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][11]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][17]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][10]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][18]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][9]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][19]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][8]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][20]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][7]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][21]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][6]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][22]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][5]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][23]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][4]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][24]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][3]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][25]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][2]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][26]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][1]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][27]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[16][0]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][28]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][31]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][29]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][30]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][30]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][29]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[4][31]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][28]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][0]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][27]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][1]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][26]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][2]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][25]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][3]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][24]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][4]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][23]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][5]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][22]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][6]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][21]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][7]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][20]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][8]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][19]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][9]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][18]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][10]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][17]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][11]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][16]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][12]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][15]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][13]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][14]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][14]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][13]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][15]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][12]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][16]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][11]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][17]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][10]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][18]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][9]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][19]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][8]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][20]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][7]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][21]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][6]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][22]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][5]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][23]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][4]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][24]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][3]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][25]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][2]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][26]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][1]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][27]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[15][0]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][28]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][31]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][29]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][30]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][30]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][29]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[5][31]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][28]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][0]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][27]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][1]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][26]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][2]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][25]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][3]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][24]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][4]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][23]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][5]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][22]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][6]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][21]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][7]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][20]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][8]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][19]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][9]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][18]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][10]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][17]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][11]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][16]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][12]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][15]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][13]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][14]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][14]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][13]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][15]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][12]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][16]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][11]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][17]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][10]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][18]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][9]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][1]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][8]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][20]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][7]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][21]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][6]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][22]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][5]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][23]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][4]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][24]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][3]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][25]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][2]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][26]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][1]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][27]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[14][0]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][28]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][31]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][29]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][30]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][30]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][29]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[6][31]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][28]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][0]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][27]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][1]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][26]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][2]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][25]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][3]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][24]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][4]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][23]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][5]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][22]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][6]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][21]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][7]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][20]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][8]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][19]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][9]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][18]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][10]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][17]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][11]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][16]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][12]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][15]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][13]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][14]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][14]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][13]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][15]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][12]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][16]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][11]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][17]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][10]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][18]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][9]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][19]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][8]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][20]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][7]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][21]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][6]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][22]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][5]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][23]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][4]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][24]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][3]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][25]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][2]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][26]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][1]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][27]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[13][0]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][28]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][31]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][29]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][30]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][30]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][29]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[7][31]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][28]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][0]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][27]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][1]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][26]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][2]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][25]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][3]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][24]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][4]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][23]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][5]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][22]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][6]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][21]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][7]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][20]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][8]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][19]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][9]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][18]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][10]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][17]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][11]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][16]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][12]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][15]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][13]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][14]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][14]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][13]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][15]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][12]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][16]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][11]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][17]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][10]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][18]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][9]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][19]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][8]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][20]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][7]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][21]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][6]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][22]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][5]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][23]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][4]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][24]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][3]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][25]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][2]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][26]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][1]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][27]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[12][0]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][28]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][31]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][29]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][30]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][30]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][29]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[8][31]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][28]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][0]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][27]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][1]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][26]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][2]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][25]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][3]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][24]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][4]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][23]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][5]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][22]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][6]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][21]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][7]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][20]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][8]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][19]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][9]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][18]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][10]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][17]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][11]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][16]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][12]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][15]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][13]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][14]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][14]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][13]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][15]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][12]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][16]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][11]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][17]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][10]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][18]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][9]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][19]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][8]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][20]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][7]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][21]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][6]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][22]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][5]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][23]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][4]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][24]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][3]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][25]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][2]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][26]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][1]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][27]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[11][0]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][28]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][31]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][29]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][30]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][30]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][29]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[9][31]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][28]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][0]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][27]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][1]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][26]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][2]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][25]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][3]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][24]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][4]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][23]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][5]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][22]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][6]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][21]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][7]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][20]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][8]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][19]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][9]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][18]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][10]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][17]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][11]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][16]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][12]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][15]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][13]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][14]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][14]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][13]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][15]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][12]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][16]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][11]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][17]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][10]                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][18]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][9]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][19]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][8]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][20]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][7]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][21]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][6]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][22]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][5]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][23]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][4]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][24]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][3]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][25]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][2]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][26]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][1]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][27]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[10][0]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][28]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][31]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][29]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][30]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][30]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][29]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[10][31]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][28]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][0]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][27]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][1]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][26]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][2]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][25]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][3]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][24]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][4]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][23]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][5]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][22]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][6]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][21]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][7]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][20]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][8]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][19]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][9]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][18]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][10]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][17]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][11]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][16]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][12]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][15]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][13]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][14]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][14]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][13]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][15]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][12]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][16]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][11]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][17]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][10]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][18]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][9]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][19]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][8]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][20]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][7]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][21]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][6]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][22]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][5]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][23]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][4]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][24]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][3]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][25]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][2]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][26]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][1]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][27]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[9][0]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][28]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][31]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][29]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][30]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][30]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][29]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[11][31]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][28]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][0]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][27]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][1]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][26]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][2]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][25]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][3]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][24]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][4]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][23]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][5]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][22]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][6]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][21]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][7]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][20]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][8]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][19]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][9]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][18]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][10]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][17]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][11]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][16]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][12]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][15]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][13]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][14]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][14]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][13]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][15]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][12]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][16]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][11]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][17]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][10]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][18]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][9]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][19]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][8]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][20]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][7]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][21]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][6]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][22]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][5]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][23]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][4]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][24]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][3]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][25]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][2]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][26]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][1]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][27]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[8][0]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][28]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][31]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][29]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][30]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][30]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][29]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[12][31]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][28]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][0]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][27]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][1]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][26]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][2]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][25]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][3]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][24]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][4]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][23]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][5]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][22]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][6]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][21]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][7]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][20]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][8]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][19]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][9]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][18]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][10]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][17]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][11]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][16]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][12]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][15]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][13]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][14]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][14]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][13]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][15]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][12]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][16]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][11]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][17]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][10]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][18]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][9]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][19]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][8]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][20]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][7]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][21]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][6]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][22]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][5]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][23]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][4]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][24]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][3]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][25]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][2]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][26]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][1]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][27]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[7][0]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][28]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][31]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][29]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][30]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][30]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][29]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[13][31]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][28]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][0]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][27]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][1]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][26]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][2]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][25]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][3]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][24]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][4]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][23]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][5]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][22]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][6]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][21]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][7]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][20]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][8]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][19]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][9]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][18]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][10]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][17]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][11]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][16]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][12]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][15]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][13]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][14]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][14]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][13]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][15]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][12]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][16]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][11]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][17]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][10]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][18]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][9]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][19]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][8]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][20]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][7]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][21]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][6]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][22]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][5]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][23]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][4]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][24]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][3]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][25]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][2]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][26]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][1]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][27]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[6][0]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][28]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][31]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][29]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][30]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][30]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][29]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[14][31]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][28]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][0]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][27]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][1]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][26]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][2]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][25]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][3]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][24]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][4]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][23]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][5]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][22]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][6]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][21]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][7]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][20]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][8]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][19]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][9]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][18]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][10]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][17]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][11]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][16]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][12]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][15]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][13]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][14]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][14]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][13]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][15]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][12]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][16]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][11]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][17]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][10]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][18]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][9]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][19]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][8]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][20]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][7]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][21]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][6]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][22]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][5]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][23]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][4]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][24]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][3]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][25]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][2]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][26]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][1]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][27]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[5][0]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][28]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][31]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][29]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][30]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][30]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][29]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[15][31]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][28]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][0]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][27]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][1]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][26]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][2]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][25]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][3]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][24]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][4]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][23]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][5]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][22]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][6]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][21]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][7]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][20]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][8]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][19]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][9]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][18]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][10]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][17]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][11]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][16]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][12]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][15]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][13]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][14]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][14]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][13]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][15]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][12]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][16]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][11]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][17]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][10]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][18]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][9]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][19]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][8]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][20]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][7]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][21]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][6]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][22]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][5]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][23]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][4]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][24]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][3]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][25]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][2]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][26]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][1]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][27]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[4][0]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][28]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][31]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][29]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][30]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][30]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][29]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[16][31]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][28]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][0]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][27]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][1]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][26]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][2]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][25]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][3]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][24]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][4]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][23]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][5]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][22]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][6]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][21]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][7]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][20]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][8]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][19]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][9]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][18]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][10]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][17]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][11]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][16]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][12]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][15]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][13]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][14]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][14]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][13]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][15]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][12]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][16]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][11]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][17]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][10]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][18]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][9]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][19]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][8]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][20]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][7]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][21]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][6]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][22]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][5]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][23]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][4]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][24]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][3]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][25]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][2]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][26]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][1]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][27]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[3][0]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][28]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][31]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][29]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][30]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][30]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][29]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[17][31]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][28]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][0]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][27]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][1]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][26]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][2]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][25]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][3]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][24]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][4]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][23]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][5]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][22]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][6]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][21]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][7]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][20]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][8]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][19]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][9]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][18]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][10]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][17]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][11]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][16]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][12]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][15]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][13]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][14]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][14]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][13]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][15]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][12]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][16]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][11]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][17]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][10]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][18]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][9]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][19]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][8]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][20]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][7]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][21]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][6]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][22]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][5]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][23]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][4]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][24]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][3]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][25]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][2]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][26]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][1]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][27]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[2][0]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][28]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][31]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][29]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][30]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][30]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][29]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[18][31]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][28]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][0]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][27]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][1]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][26]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][2]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][25]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][3]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][24]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][4]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][23]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][5]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][22]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][6]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][21]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][7]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][20]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][8]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][19]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][9]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][18]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][10]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][17]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][11]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][16]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][12]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][15]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][13]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][14]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][14]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][13]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][15]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][12]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][16]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][11]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][17]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][10]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][18]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][9]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][19]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][8]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][20]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][7]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][21]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][6]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][22]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][5]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][23]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][4]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][24]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][3]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][25]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][2]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][26]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[1][0]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][27]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][31]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][28]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][30]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][29]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][29]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][30]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][28]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[19][31]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][27]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][0]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][26]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][1]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][25]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][2]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][24]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][3]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][23]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][4]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][22]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][5]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][21]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][6]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][20]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][7]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][19]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][8]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][18]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][9]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][17]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][10]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][16]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][11]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][15]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][12]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][14]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][13]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][13]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][14]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][12]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][15]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][11]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][16]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][10]                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][17]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][9]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][18]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][8]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][19]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][7]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][20]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][6]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][21]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][5]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][22]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][4]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][23]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][3]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][24]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][2]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][25]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][1]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][26]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_settings_reg[0][0]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][27]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][31]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][28]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][30]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][29]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][29]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][30]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][28]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[20][31]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][27]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][0]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][26]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][1]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][25]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][2]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][24]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][3]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][23]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][4]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][22]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][5]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][21]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][6]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][20]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][7]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][19]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][8]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][18]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][9]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][17]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][10]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][16]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][11]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][15]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][12]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][14]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][13]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][13]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][14]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][12]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][15]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][11]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][16]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][10]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][17]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][9]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][18]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][8]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][19]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][7]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][20]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][6]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][21]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][5]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][22]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][4]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][23]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][3]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][24]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][2]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][25]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][1]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][26]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[31][0]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][27]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][31]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][28]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][30]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][29]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][29]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][30]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][28]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[21][31]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][27]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][0]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][26]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][1]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][25]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][2]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][24]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][3]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][23]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][4]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][22]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][5]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][21]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][6]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][20]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][7]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][19]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][8]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][18]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][9]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][17]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][10]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][16]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][11]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][15]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][12]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][14]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][13]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][13]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][14]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][12]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][15]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][11]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][16]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][10]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][17]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][9]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][18]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][8]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][19]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][7]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][20]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][6]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][21]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][5]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][22]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][4]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][23]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][3]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][24]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][2]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][25]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][1]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][26]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[30][0]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][27]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][31]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][28]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][30]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][29]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][29]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][30]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][28]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[22][31]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][27]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][0]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][26]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][1]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][25]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][2]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][24]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][3]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][23]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][4]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][22]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][5]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][21]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][6]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][20]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][7]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][19]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][8]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][18]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][9]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][17]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][10]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][16]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][11]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][15]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][12]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][14]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][13]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][13]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][14]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][12]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][15]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][11]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][16]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][10]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][17]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][9]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][18]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][8]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][19]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][7]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][20]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][6]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][21]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][5]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][22]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][4]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][23]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][3]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][24]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][2]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][25]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][1]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][26]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[29][0]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][27]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][31]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][28]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][30]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][29]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][29]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][30]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][28]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[23][31]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][27]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][0]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][26]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][1]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][25]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][2]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][24]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][3]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][23]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][4]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][22]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][5]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][21]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][6]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][20]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][7]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][19]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][8]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][18]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][9]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][17]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][10]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][16]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][11]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][15]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][12]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][14]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][13]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][13]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][14]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][12]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][15]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][11]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][16]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][10]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][17]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][9]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][18]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][8]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][19]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][7]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][20]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][6]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][21]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][5]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][22]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][4]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][23]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][3]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][24]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][2]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][25]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][1]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][26]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[28][0]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][27]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][31]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][28]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][30]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][29]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][29]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][30]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][28]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[24][31]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][27]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][0]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][26]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][1]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][25]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][2]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][24]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][3]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][23]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][4]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][22]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][5]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][21]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][6]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][20]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][7]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][19]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][8]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][18]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][9]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][17]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][10]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][16]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][11]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][15]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][12]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][14]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][13]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][13]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][14]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][12]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][15]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][11]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][16]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][10]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][17]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][9]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][18]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][8]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][19]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][7]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][20]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][6]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][21]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][5]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][22]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][4]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][23]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[27][3]                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_settings_reg[25][24]                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reconfig_write                                    ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reconfig_read                                     ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_cntr_index[3]                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_cntr_index[2]                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_cntr_index[1]                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_index[4]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_index[3]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_index[2]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_index[1]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_index[0]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[13]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[12]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[11]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[10]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[9]                                       ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[8]                                       ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[23]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[7]                                       ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[6]                                       ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[5]                                       ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[4]                                       ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_cntr_index[0]                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[3]                                       ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[2]                                       ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[1]                                       ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[0]                                       ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_cntr_index[4]                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[14]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[15]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[16]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[17]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[18]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[19]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[20]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[21]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[22]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[24]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[25]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[26]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[27]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[28]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[29]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[30]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_data[31]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_instr[0]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_instr[1]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_instr[2]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_instr[3]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_instr[4]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_instr[5]                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][9]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][0]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][1]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][1]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][2]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][2]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][3]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][3]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][4]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][4]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][5]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][5]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][6]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][6]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][7]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][7]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][8]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][8]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][9]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][9]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][10]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][10]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][11]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][11]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][12]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][12]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][13]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][13]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][14]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][14]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][15]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][15]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][16]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][16]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][17]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][17]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][18]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][18]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][19]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][19]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][20]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][20]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][21]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][21]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][7]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][22]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][22]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][23]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][23]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][24]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][24]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][25]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][25]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][26]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][26]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][27]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][27]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][28]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][28]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][29]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][29]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][30]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][30]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[0][31]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][16]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][0]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][14]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][1]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][17]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][2]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][13]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][3]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][18]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][4]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][12]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][5]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][19]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][6]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][11]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][7]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][23]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][8]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][20]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][9]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][10]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][10]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][21]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][11]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][31]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][12]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][22]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][13]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][8]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][14]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][23]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][15]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][7]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][16]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][24]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][17]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][6]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][18]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][25]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][19]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][5]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][20]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][26]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][21]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][4]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][22]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][27]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][23]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][3]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][24]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][28]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][25]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][2]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][26]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][29]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][27]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][1]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][28]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][30]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][29]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][0]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][30]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][31]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[1][31]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][31]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][0]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][30]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][1]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][29]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][2]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][28]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][3]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][27]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][4]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][26]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][5]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][25]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][6]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][24]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][7]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][23]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][8]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][22]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][9]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][21]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][10]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][20]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][11]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][19]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][12]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][18]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][13]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][17]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][14]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][16]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][15]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][15]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][16]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][14]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][17]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][13]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][18]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][12]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][19]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][11]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][20]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][10]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][21]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][9]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][22]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][8]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][23]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][18]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][24]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][6]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][25]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][5]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][26]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][4]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][27]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][3]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][28]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][2]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][29]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][1]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][30]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[7][0]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[2][31]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][31]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][0]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][30]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][1]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][29]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][2]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][28]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][3]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][27]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][4]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][26]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][5]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][25]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][6]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][24]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][7]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][23]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][8]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][22]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][9]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][21]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][10]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][20]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][11]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][19]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][12]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][18]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][13]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][17]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][14]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][16]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][15]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][15]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][16]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][14]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][17]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][13]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][18]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][12]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][19]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][11]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][20]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][10]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][21]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][9]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][22]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][8]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][23]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][7]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][24]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][6]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][25]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][5]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][26]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][4]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][27]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][3]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][28]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][2]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][29]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][1]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][30]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[6][0]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[3][31]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][31]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][0]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][30]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][1]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][29]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][2]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][28]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][3]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][27]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][4]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][26]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][5]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][25]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][6]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][24]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][7]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][23]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][8]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][22]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][9]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][21]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][10]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][20]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][11]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][19]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][12]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][18]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][13]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][17]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][14]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][16]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[4][15]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[5][15]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][0]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][1]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][2]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][3]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][4]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][5]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][6]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][7]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][8]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][9]                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][10]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][11]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][12]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][13]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][14]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][15]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][16]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][17]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][19]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][20]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][21]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][22]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][24]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][25]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][26]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][27]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][28]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][29]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][30]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[8][31]                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|settings_reg[9][0]                                ; 0                 ; 0       ;
;      - debounce_cnt[12]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - debounce_cnt[11]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - debounce_cnt[10]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - debounce_cnt[9]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - debounce_cnt[8]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - debounce_cnt[7]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - debounce_cnt[6]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - debounce_cnt[5]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - debounce_cnt[4]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - debounce_cnt[2]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - debounce_cnt[1]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - debounce_cnt[3]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - debounce_cnt[15]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - debounce_cnt[14]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - debounce_cnt[13]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reconfig_addr[4]                                  ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_cntr_number[3]                                  ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_cntr_number[0]                                  ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_number[4]                                     ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_number[3]                                     ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reconfig_addr[3]                                  ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|setting_number[5]                                 ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|setting_number[4]                                 ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|setting_number[2]                                 ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_done                                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|setting_number[1]                                 ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_done                                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_number[2]                                     ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_number[1]                                     ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_number[0]                                     ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_cntr_number[2]                                  ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reconfig_addr[5]                                  ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_mif_base_addr[8]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_mif_base_addr[0]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_mif_base_addr[1]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_mif_base_addr[2]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_mif_base_addr[3]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_mif_base_addr[4]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_mif_base_addr[5]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_mif_base_addr[6]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_mif_base_addr[7]                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|NM28_reconfig.mif_reconfig.reconfig_mgmt_writedata[5]                                                                                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|NM28_reconfig.mif_reconfig.reconfig_mgmt_writedata[8]                                                                                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|NM28_reconfig.mif_reconfig.reconfig_mgmt_write                                                                                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|NM28_reconfig.mif_reconfig.reconfig_mgmt_writedata[7]                                                                                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|NM28_reconfig.mif_reconfig.reconfig_mgmt_writedata[6]                                                                                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|NM28_reconfig.mif_reconfig.reconfig_mgmt_writedata[4]                                                                                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|NM28_reconfig.mif_reconfig.reconfig_mgmt_writedata[3]                                                                                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|NM28_reconfig.mif_reconfig.reconfig_mgmt_writedata[2]                                                                                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|NM28_reconfig.mif_reconfig.reconfig_mgmt_writedata[1]                                                                                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|NM28_reconfig.mif_reconfig.reconfig_mgmt_addr[4]                                                                                                 ; 0                 ; 0       ;
;      - vpg:vpg_inst|timing_change                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reconfig_addr[0]                                  ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reconfig_addr[1]                                  ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reconfig_addr[2]                                  ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|dps_number[5]                                     ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~113                                  ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|pll_start_valid~0                                             ; 0                 ; 0       ;
;      - vpg_mode[2]                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - vpg_mode[0]                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - vpg_mode[1]                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - vpg_mode[3]                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - vpg_mode_change                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~12                                                                                                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|local_reset~0                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_write                                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|config_state.0010                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - vpg:vpg_inst|config_state.0011                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - vpg:vpg_inst|timing_change_dur[2]                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - vpg:vpg_inst|timing_change_dur[1]                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - vpg:vpg_inst|timing_change_dur[0]                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - debounce_cnt[0]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[1]  ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|slave_waitrequest~0                                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~12     ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~13     ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~13                                                                                                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|usr_mode_init_wait~0               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[3]~1                       ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[3]~2                       ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_cur_state~21                                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_cur_state~22                                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_cur_state~23                                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_cur_state~24                                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_cur_state~25                                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_cur_state~26                                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_cur_state~27                                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_cur_state~28                                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|current_read_state~9                                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|NM28_reconfig.mif_reconfig.reconfig_mgmt_writedata[9]~0                                                                                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|verilog_state_machine:vpg_pll_cnfg_mngr|pll_reconfig_addr[4]                                                                                                                                                                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~70                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|verilog_state_machine:vpg_pll_cnfg_mngr|pll_reconfig_write_data[1]                                                                                                                                                                    ; 0                 ; 0       ;
;      - vpg:vpg_inst|verilog_state_machine:vpg_pll_cnfg_mngr|pll_reconfig_write_data[2]                                                                                                                                                                    ; 0                 ; 0       ;
;      - vpg:vpg_inst|verilog_state_machine:vpg_pll_cnfg_mngr|pll_reconfig_write_data[3]                                                                                                                                                                    ; 0                 ; 0       ;
;      - vpg:vpg_inst|verilog_state_machine:vpg_pll_cnfg_mngr|pll_reconfig_write_data[4]                                                                                                                                                                    ; 0                 ; 0       ;
;      - vpg:vpg_inst|verilog_state_machine:vpg_pll_cnfg_mngr|pll_reconfig_write_data[5]                                                                                                                                                                    ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_cur_state~30                                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_cur_state~31                                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_cur_state~33                                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_cur_state~39                                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_cnt_sel[0]~1                                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][7]~0                                        ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][4]~0                                         ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][2]~1                                         ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[4]~0                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][6]~1                                         ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][7]~2                                         ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][1]~3                                         ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][2]~2                                         ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][7]~4                                         ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6]~3                                         ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][0]~4                                         ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][2]~5                                        ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[13]~1                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][7]~5                                        ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][4]~6                                        ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][5]~7                                        ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[16]~0                                    ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][3]~8                                        ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_cur_state~41                                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[2]~0                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_cur_state~42                                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[13]~0                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_cp_current_value~1                                        ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_cp_current_value~3                                        ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_cp_current_value~4                                        ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_bwctrl_value~1                                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|verilog_state_machine:vpg_pll_cnfg_mngr|pll_reconfig_write                                                                                                                                                                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~14     ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[0]  ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[1]~0 ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~18     ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[10]~0   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[10]~1   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~14                                                                                                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address~19                                          ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|current_read_state~10                                         ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~71                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|verilog_state_machine:vpg_pll_cnfg_mngr|state.CONF_CHANGE_MODE                                                                                                                                                                        ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reconfig_write_data~0                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reconfig_write_data[10]~24                        ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reconfig_write_data[10]~25                        ; 0                 ; 0       ;
;      - vpg:vpg_inst|verilog_state_machine:vpg_pll_cnfg_mngr|pll_reconfig_write_data[7]                                                                                                                                                                    ; 0                 ; 0       ;
;      - vpg:vpg_inst|verilog_state_machine:vpg_pll_cnfg_mngr|pll_reconfig_write_data[8]                                                                                                                                                                    ; 0                 ; 0       ;
;      - vpg:vpg_inst|verilog_state_machine:vpg_pll_cnfg_mngr|state.CONF_PLL_IN_CHANGE                                                                                                                                                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|din_s1   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~15                                                                                                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|current_read_state~11                                         ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~72                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~74                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~75                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~77                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~78                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~79                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mode_reg~0                                        ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~80                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~81                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|verilog_state_machine:vpg_pll_cnfg_mngr|state.CONF_INIT                                                                                                                                                                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|setting_number~0                                  ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|setting_number[0]~1                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|setting_number~2                                  ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_cntr_number~0                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_cntr_number[4]~1                                ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_cntr_number~2                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~83                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~87                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~89                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~90                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~91                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~92                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~16                                                                                                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|current_read_state~12                                         ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~93                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~94                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~95                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~96                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~97                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~98                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~99                                   ; 0                 ; 0       ;
;      - vpg:vpg_inst|verilog_state_machine:vpg_pll_cnfg_mngr|state.CONF_PLL_DONE                                                                                                                                                                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|verilog_state_machine:vpg_pll_cnfg_mngr|state.CONF_NONE                                                                                                                                                                               ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~100                                  ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|saved_mode~0                                      ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~17                                                                                                             ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~101                                  ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~102                                  ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~103                                  ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~104                                  ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~105                                  ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|rom_addr[0]~1                                     ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|rom_addr[0]~2                                     ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~106                                  ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|slave_address_int_q~0                                         ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|slave_address_int_q~1                                         ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|slave_address_int_q~2                                         ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|slave_address_int_q~3                                         ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|slave_address_int_q~4                                         ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|slave_address_int_q~5                                         ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|current_state~13                                              ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~107                                  ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_mif_base_addr[8]~0                            ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~109                                  ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~110                                  ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~111                                  ; 0                 ; 0       ;
;      - vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~112                                  ; 0                 ; 0       ;
;      - SW[9]~_wirecell                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - LEDR[9]~output                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - vpg:vpg_inst|config_state.0010~DUPLICATE                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - vpg:vpg_inst|timing_change_dur[2]~DUPLICATE                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - vpg:vpg_inst|timing_change_dur[0]~DUPLICATE                                                                                                                                                                                                        ; 0                 ; 0       ;
; CLOCK_50                                                                                                                                                                                                                                                  ;                   ;         ;
; CLOCK2_50                                                                                                                                                                                                                                                 ;                   ;         ;
; KEY[3]                                                                                                                                                                                                                                                    ;                   ;         ;
;      - vpg_mode[3]~1                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - vpg_mode[3]~3                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - debounce_cnt[12]~0                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - debounce_cnt[0]~1                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - pre_mode_button~0                                                                                                                                                                                                                                  ; 1                 ; 0       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location                   ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; SW[9]                                                                                                                                                                                                                                                                                                                                                      ; PIN_AA30                   ; 2248    ; Async. clear, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; WideOr0                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X28_Y6_N9         ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3              ; 430     ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3              ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; debounce_cnt[12]~0                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y6_N21        ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X1_Y1_N29               ; 27      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                      ; MLABCELL_X8_Y1_N48         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; LABCELL_X2_Y1_N12          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                           ; LABCELL_X1_Y1_N15          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                             ; FF_X3_Y1_N14               ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                             ; FF_X3_Y1_N32               ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1                             ; LABCELL_X2_Y1_N24          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0                             ; LABCELL_X1_Y1_N6           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1              ; MLABCELL_X6_Y2_N12         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2      ; MLABCELL_X8_Y1_N39         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1 ; MLABCELL_X8_Y1_N18         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X3_Y2_N5                ; 16      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X3_Y2_N2                ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X3_Y2_N35               ; 55      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X2_Y2_N48          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X3_Y2_N20               ; 58      ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X2_Y1_N42          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                                                                      ; MLABCELL_X15_Y2_N18        ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                                                                      ; MLABCELL_X15_Y2_N9         ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                       ; FF_X10_Y1_N17              ; 21      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                    ; FF_X15_Y3_N35              ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                          ; MLABCELL_X6_Y2_N9          ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                   ; MLABCELL_X15_Y2_N57        ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                    ; LABCELL_X10_Y1_N30         ; 33      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                    ; LABCELL_X1_Y1_N42          ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                      ; FF_X6_Y2_N44               ; 251     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                            ; LABCELL_X10_Y2_N57         ; 21      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]~1                                                                                                                                                                                             ; MLABCELL_X3_Y2_N6          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]~1                                                                                                                                                                                        ; MLABCELL_X15_Y3_N6         ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                                 ; MLABCELL_X15_Y2_N30        ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                  ; LABCELL_X10_Y2_N54         ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                 ; MLABCELL_X15_Y3_N36        ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                      ; LABCELL_X9_Y1_N33          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                            ; MLABCELL_X8_Y2_N51         ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_v8i:auto_generated|cout_actual                                                                 ; MLABCELL_X8_Y2_N18         ; 6       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated|cout_actual                                                                                ; LABCELL_X9_Y1_N36          ; 6       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                                                                   ; MLABCELL_X15_Y3_N54        ; 1       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                             ; LABCELL_X24_Y1_N33         ; 6       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                                ; MLABCELL_X8_Y2_N48         ; 30      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                  ; MLABCELL_X8_Y2_N9          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                                         ; MLABCELL_X8_Y2_N6          ; 1       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                                      ; LABCELL_X9_Y1_N48          ; 6       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                                                                         ; LABCELL_X9_Y1_N42          ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~5                                                                                                                                                                                                             ; LABCELL_X9_Y2_N0           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]~1                                                                                                                                                                                                        ; LABCELL_X9_Y2_N3           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                          ; LABCELL_X10_Y2_N3          ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]~0                                                                                                                                                                                                                          ; MLABCELL_X3_Y2_N54         ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_calc_reset                                                                                                                                                                                                                         ; MLABCELL_X3_Y2_N51         ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0                                                                                                                                                                                                                     ; MLABCELL_X3_Y2_N15         ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                              ; LABCELL_X10_Y1_N39         ; 122     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                                                                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y21_N1 ; 2929    ; Clock                                 ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_b[5]~1                                                                                                                                                                                                                                                                                                       ; MLABCELL_X25_Y3_N0         ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_g[0]~2                                                                                                                                                                                                                                                                                                       ; MLABCELL_X25_Y3_N48        ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_r[0]~1                                                                                                                                                                                                                                                                                                       ; MLABCELL_X25_Y3_N30        ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|v_disp[3]~0                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X28_Y6_N6         ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|verilog_state_machine:vpg_pll_cnfg_mngr|pll_reconfig_addr[4]~0                                                                                                                                                                                                                                                                                ; LABCELL_X22_Y6_N9          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8]~0                                                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y3_N54        ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total[11]~0                                                                                                                                                                                                                                                                                      ; MLABCELL_X28_Y3_N27        ; 57      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]~1                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y2_N42         ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs~1                                                                                                                                                                                                                                                                                           ; LABCELL_X31_Y4_N54         ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|lock                                                                                                                                                                                                  ; FRACTIONALPLL_X0_Y1_N0     ; 102     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                                                                                                                                                             ; PLLOUTPUTCOUNTER_X0_Y7_N1  ; 536     ; Clock                                 ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|NM28_reconfig.mif_reconfig.reconfig_mgmt_writedata[9]~0                                                                                                                                                                                                  ; MLABCELL_X25_Y8_N9         ; 30      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|c_cnt_done_q[15]~1                                                                                                                                                    ; MLABCELL_X21_Y6_N24        ; 18      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_cur_state~41                                                                                                                                                    ; LABCELL_X19_Y4_N3          ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_cur_state~42                                                                                                                                                    ; LABCELL_X19_Y4_N24         ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[2]~0                                                                                                                                    ; LABCELL_X19_Y4_N42         ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[13]~0                                                                                                                                   ; LABCELL_X19_Y4_N9          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[10]~0                                                                                                           ; LABCELL_X27_Y11_N51        ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[10]~1                                                                                                           ; LABCELL_X27_Y11_N9         ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[1]~0                                                                                                         ; LABCELL_X23_Y8_N51         ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[1]~1                                                                                                         ; LABCELL_X23_Y8_N54         ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|int_dprio_init_done~0                                                                                                            ; LABCELL_X9_Y3_N54          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|rst_n[1]                                                                                                                         ; FF_X10_Y8_N20              ; 9       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|mif_base_addr[1]~0                                                                                                                                                    ; LABCELL_X23_Y7_N39         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[3]~1                                                                                                                               ; LABCELL_X27_Y11_N24        ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[3]~2                                                                                                                               ; LABCELL_X27_Y12_N39        ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset                                                                                                                                      ; LABCELL_X19_Y4_N48         ; 519     ; Async. clear, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[16]~0                                                                                                                                            ; LABCELL_X18_Y6_N27         ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][7]~0                                                                                                                                                ; LABCELL_X9_Y7_N42          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][7]~5                                                                                                                                                ; MLABCELL_X6_Y10_N18        ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][5]~7                                                                                                                                                ; LABCELL_X9_Y7_N21          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][4]~6                                                                                                                                                ; LABCELL_X13_Y7_N3          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][3]~8                                                                                                                                                ; LABCELL_X18_Y6_N30         ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][2]~2                                                                                                                                                 ; MLABCELL_X6_Y10_N45        ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][2]~1                                                                                                                                                 ; LABCELL_X9_Y7_N15          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6]~3                                                                                                                                                 ; LABCELL_X9_Y7_N54          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][0]~4                                                                                                                                                 ; LABCELL_X4_Y9_N42          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][7]~2                                                                                                                                                 ; MLABCELL_X6_Y10_N42        ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][2]~5                                                                                                                                                ; LABCELL_X9_Y7_N57          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][1]~3                                                                                                                                                 ; LABCELL_X9_Y7_N36          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][6]~1                                                                                                                                                 ; LABCELL_X9_Y7_N39          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][7]~4                                                                                                                                                 ; MLABCELL_X6_Y10_N9         ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][4]~0                                                                                                                                                 ; LABCELL_X4_Y9_N45          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[13]~1                                                                                                                                      ; LABCELL_X9_Y7_N6           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[4]~0                                                                                                                                       ; MLABCELL_X6_Y10_N48        ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_bwctrl_value[0]~0                                                                                                                                                 ; LABCELL_X23_Y5_N36         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[4]~1                                                                                                                                                     ; MLABCELL_X21_Y6_N21        ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_cnt_sel[0]~5                                                                                                                                                      ; MLABCELL_X21_Y8_N42        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_cp_current_value[1]~2                                                                                                                                             ; LABCELL_X23_Y5_N54         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[13]~0                                                                                                                                           ; LABCELL_X22_Y6_N45         ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_k_value[18]~0                                                                                                                                                     ; MLABCELL_X21_Y6_N18        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[2]~0                                                                                                                                                     ; MLABCELL_X21_Y6_N30        ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[0]~0                                                                                                                                                     ; LABCELL_X23_Y6_N36         ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_num_shifts[4]~0                                                                                                                                                   ; MLABCELL_X21_Y6_N33        ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_cntr_number[4]~1                                                                                                                                        ; MLABCELL_X59_Y8_N18        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~70                                                                                                                                           ; LABCELL_X23_Y7_N42         ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mode_reg~0                                                                                                                                                ; MLABCELL_X59_Y9_N9         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reconfig_write_data[10]~24                                                                                                                                ; LABCELL_X50_Y11_N51        ; 31      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reconfig_write_data[10]~25                                                                                                                                ; LABCELL_X50_Y12_N24        ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_mif_base_addr[8]~0                                                                                                                                    ; LABCELL_X29_Y11_N15        ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|rom_addr[0]~0                                                                                                                                             ; LABCELL_X48_Y10_N24        ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|rom_addr[0]~1                                                                                                                                             ; LABCELL_X27_Y10_N33        ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|rom_addr[0]~2                                                                                                                                             ; LABCELL_X48_Y10_N42        ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|setting_number[0]~1                                                                                                                                       ; LABCELL_X55_Y10_N15        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg_mode[0]                                                                                                                                                                                                                                                                                                                                                ; FF_X28_Y6_N29              ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vpg_mode[2]                                                                                                                                                                                                                                                                                                                                                ; FF_X28_Y6_N8               ; 37      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; vpg_mode[3]~1                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X28_Y6_N30        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vpg_mode_change                                                                                                                                                                                                                                                                                                                                            ; FF_X28_Y6_N20              ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                           ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]              ; PLLOUTPUTCOUNTER_X0_Y21_N1 ; 2929    ; Global Clock         ; GCLK3            ; --                        ;
; vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; PLLOUTPUTCOUNTER_X0_Y7_N1  ; 536     ; Global Clock         ; GCLK5            ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                              ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SW[9]~input                                                                                                                                                                                                                       ; 2248    ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|WideOr9                          ; 1663    ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate.CHANGE_SETTINGS_REG ; 1128    ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset             ; 519     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------------------------+--------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                                                                                                                                                                                       ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                          ; Location                                                     ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------------------------+--------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qg84:auto_generated|ALTSYNCRAM                                                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 31           ; 1024         ; 31           ; yes                    ; no                      ; yes                    ; no                      ; 31744 ; 1024                        ; 31                          ; 1024                        ; 31                          ; 31744               ; 4           ; 0     ; None                         ; M10K_X14_Y3_N0, M10K_X5_Y3_N0, M10K_X14_Y2_N0, M10K_X5_Y2_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|altsyncram:altsyncram_component|altsyncram_k8h1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; Single Clock ; 512          ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 16384 ; 512                         ; 32                          ; --                          ; --                          ; 16384               ; 2           ; 0     ; ip_cores/vpg_pll/vpg_pll.mif ; M10K_X41_Y10_N0, M10K_X38_Y10_N0                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------------------------+--------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 18,338 / 289,320 ( 6 % )  ;
; C12 interconnects                           ; 714 / 13,420 ( 5 % )      ;
; C2 interconnects                            ; 11,164 / 119,108 ( 9 % )  ;
; C4 interconnects                            ; 6,533 / 56,300 ( 12 % )   ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 497 / 289,320 ( < 1 % )   ;
; Global clocks                               ; 2 / 16 ( 13 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 2,547 / 84,580 ( 3 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 1,916 / 12,676 ( 15 % )   ;
; R14/C12 interconnect drivers                ; 2,573 / 20,720 ( 12 % )   ;
; R3 interconnects                            ; 14,361 / 130,992 ( 11 % ) ;
; R6 interconnects                            ; 22,609 / 266,960 ( 8 % )  ;
; Spine clocks                                ; 7 / 360 ( 2 % )           ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 7     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 204          ; 0            ; 204          ; 0            ; 0            ; 208       ; 204          ; 0            ; 208       ; 208       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 60           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 208          ; 4            ; 208          ; 208          ; 0         ; 4            ; 208          ; 0         ; 0         ; 208          ; 208          ; 208          ; 208          ; 208          ; 208          ; 208          ; 208          ; 208          ; 208          ; 148          ; 208          ; 208          ; 208          ; 208          ; 208          ; 208          ; 208          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_HS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_VS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_SYNC_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK3_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK4_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_LDQM           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_UDQM           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_CLK27            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_HS               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_VS               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_RESET_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_BLANK_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_XCK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DOUT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DIN             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_CONVST          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IRDA_TXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IRDA_RXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_BCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_CLK2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_DAT             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_DAT2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[10]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[11]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[12]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[13]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[14]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[15]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[16]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[17]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[18]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[19]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[20]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[21]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[22]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[23]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[24]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[25]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[26]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[27]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[28]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[29]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[30]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[31]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[32]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[33]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[34]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[35]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK2_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; CLOCK2_50,CLOCK_50  ; CLOCK2_50,CLOCK_50   ; 11690.4           ;
; altera_reserved_tck ; altera_reserved_tck  ; 388.6             ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                             ; Destination Register                                                                                                                                                                                                                                                                                                                          ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; vpg:vpg_inst|h_disp[4]                                                                                                                                                                                                                                                                                                                      ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_pixel_end[11]                                                                                                                                                                                                                                                                       ; 8.100             ;
; vpg:vpg_inst|h_bporch[8]                                                                                                                                                                                                                                                                                                                    ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total[10]                                                                                                                                                                                                                                                                           ; 8.003             ;
; vpg:vpg_inst|h_bporch[3]                                                                                                                                                                                                                                                                                                                    ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total[10]                                                                                                                                                                                                                                                                           ; 7.965             ;
; vpg:vpg_inst|h_disp[6]                                                                                                                                                                                                                                                                                                                      ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_pixel_end[11]                                                                                                                                                                                                                                                                       ; 7.914             ;
; vpg:vpg_inst|v_bporch[1]                                                                                                                                                                                                                                                                                                                    ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_pixel_end[4]                                                                                                                                                                                                                                                                        ; 7.908             ;
; vpg:vpg_inst|h_bporch[7]                                                                                                                                                                                                                                                                                                                    ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total[10]                                                                                                                                                                                                                                                                           ; 7.803             ;
; vpg:vpg_inst|h_bporch[6]                                                                                                                                                                                                                                                                                                                    ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total[10]                                                                                                                                                                                                                                                                           ; 7.801             ;
; vpg:vpg_inst|v_bporch[0]                                                                                                                                                                                                                                                                                                                    ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_pixel_end[4]                                                                                                                                                                                                                                                                        ; 7.738             ;
; vpg:vpg_inst|h_disp[8]                                                                                                                                                                                                                                                                                                                      ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_pixel_end[11]                                                                                                                                                                                                                                                                       ; 7.729             ;
; vpg:vpg_inst|v_disp[3]                                                                                                                                                                                                                                                                                                                      ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total[10]                                                                                                                                                                                                                                                                           ; 7.677             ;
; vpg:vpg_inst|v_disp[8]                                                                                                                                                                                                                                                                                                                      ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_pixel_end[9]                                                                                                                                                                                                                                                                        ; 7.611             ;
; vpg:vpg_inst|v_disp[7]                                                                                                                                                                                                                                                                                                                      ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_pixel_end[9]                                                                                                                                                                                                                                                                        ; 7.609             ;
; vpg:vpg_inst|v_disp[6]                                                                                                                                                                                                                                                                                                                      ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_pixel_end[6]                                                                                                                                                                                                                                                                        ; 7.596             ;
; vpg:vpg_inst|h_disp[9]                                                                                                                                                                                                                                                                                                                      ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_pixel_end[6]                                                                                                                                                                                                                                                                        ; 7.595             ;
; vpg:vpg_inst|v_disp[9]                                                                                                                                                                                                                                                                                                                      ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_pixel_end[9]                                                                                                                                                                                                                                                                        ; 7.595             ;
; vpg:vpg_inst|h_disp[7]                                                                                                                                                                                                                                                                                                                      ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_pixel_end[11]                                                                                                                                                                                                                                                                       ; 7.553             ;
; vpg:vpg_inst|v_disp[10]                                                                                                                                                                                                                                                                                                                     ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_pixel_end[11]                                                                                                                                                                                                                                                                       ; 7.496             ;
; vpg:vpg_inst|v_bporch[4]                                                                                                                                                                                                                                                                                                                    ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_pixel_end[4]                                                                                                                                                                                                                                                                        ; 7.375             ;
; vpg:vpg_inst|h_sync[3]                                                                                                                                                                                                                                                                                                                      ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_pixel_end[4]                                                                                                                                                                                                                                                                        ; 7.364             ;
; vpg:vpg_inst|timing_change                                                                                                                                                                                                                                                                                                                  ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_v_de                                                                                                                                                                                                                                                                              ; 7.344             ;
; vpg:vpg_inst|h_sync[6]                                                                                                                                                                                                                                                                                                                      ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_pixel_start[6]                                                                                                                                                                                                                                                                      ; 7.295             ;
; vpg:vpg_inst|h_fporch[6]                                                                                                                                                                                                                                                                                                                    ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_pixel_end[4]                                                                                                                                                                                                                                                                        ; 7.256             ;
; vpg:vpg_inst|h_bporch[4]                                                                                                                                                                                                                                                                                                                    ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total[10]                                                                                                                                                                                                                                                                           ; 7.245             ;
; vpg:vpg_inst|v_bporch[3]                                                                                                                                                                                                                                                                                                                    ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_pixel_end[4]                                                                                                                                                                                                                                                                        ; 7.020             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]                                                                                                                                                                                                                                                                        ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                                                                                                                                                                                                                                                          ; 7.006             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]                                                                                                                                                                                                                                                                        ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                                                                                                                                                                                                                                                          ; 7.001             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]                                                                                                                                                                                                                                                                        ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                                                                                                                                                                                                                                                          ; 7.000             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]                                                                                                                                                                                                                                                                        ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                                                                                                                                                                                                                                                          ; 6.993             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5]                                                                                                                                                                                                                                                                        ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                                                                                                                                                                                                                                                          ; 6.991             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]                                                                                                                                                                                                                                                                        ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                                                                                                                                                                                                                                                          ; 6.986             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                                                                                                                                                                                                                                                        ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                                                                                                                                                                                                                                                          ; 6.985             ;
; vpg:vpg_inst|v_bporch[5]                                                                                                                                                                                                                                                                                                                    ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_pixel_end[6]                                                                                                                                                                                                                                                                        ; 6.972             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]                                                                                                                                                                                                                                                                        ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                                                                                                                                                                                                                                                          ; 6.962             ;
; vpg:vpg_inst|v_bporch[2]                                                                                                                                                                                                                                                                                                                    ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_pixel_end[4]                                                                                                                                                                                                                                                                        ; 6.947             ;
; vpg:vpg_inst|h_sync[7]                                                                                                                                                                                                                                                                                                                      ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_pixel_start[9]                                                                                                                                                                                                                                                                      ; 6.888             ;
; vpg:vpg_inst|h_bporch[2]                                                                                                                                                                                                                                                                                                                    ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_hs                                                                                                                                                                                                                                                                                ; 6.828             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[11]                                                                                                                                                                                                                                                                       ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                                                                                                                                                                                                                                                          ; 6.812             ;
; vpg:vpg_inst|h_sync[5]                                                                                                                                                                                                                                                                                                                      ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total[10]                                                                                                                                                                                                                                                                           ; 6.803             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[10]                                                                                                                                                                                                                                                                       ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                                                                                                                                                                                                                                                          ; 6.798             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4]                                                                                                                                                                                                                                                                        ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                                                                                                                                                                                                                                                          ; 6.798             ;
; vpg:vpg_inst|v_fporch[0]                                                                                                                                                                                                                                                                                                                    ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_total[8]                                                                                                                                                                                                                                                                            ; 6.773             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]                                                                                                                                                                                                                                                                        ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                                                                                                                                                                                                                                                          ; 6.546             ;
; vpg:vpg_inst|h_fporch[3]                                                                                                                                                                                                                                                                                                                    ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total[10]                                                                                                                                                                                                                                                                           ; 6.513             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]                                                                                                                                                                                                                                                                        ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                                                                                                                                                                                                                                                          ; 5.919             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9]                                                                                                                                                                                                                                                                        ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                                                                                                                                                                                                                                                          ; 5.913             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]                                                                                                                                                                                                                                                                        ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                                                                                                                                                                                                                                                          ; 5.913             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8]                                                                                                                                                                                                                                                                        ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                                                                                                                                                                                                                                                          ; 5.906             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]                                                                                                                                                                                                                                                                        ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                                                                                                                                                                                                                                                          ; 5.904             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                                                                                                                                                                                                                                                        ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                                                                                                                                                                                                                                                          ; 5.899             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]                                                                                                                                                                                                                                                                        ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                                                                                                                                                                                                                                                          ; 5.898             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]                                                                                                                                                                                                                                                                        ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                                                                                                                                                                                                                                                          ; 5.876             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                                                                                                                                                                                                                                                       ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                                                                                                                                                                                                                                                          ; 5.725             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]                                                                                                                                                                                                                                                                        ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                                                                                                                                                                                                                                                          ; 5.717             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[10]                                                                                                                                                                                                                                                                       ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                                                                                                                                                                                                                                                          ; 5.711             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]                                                                                                                                                                                                                                                                        ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                                                                                                                                                                                                                                                          ; 5.711             ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|setting_number[4]                                                                                                                          ; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate.DECREMENT_DPS_NUM                                                                                                               ; 4.807             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[1]                                                                                                                                                                                                                                                                          ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_r[7]                                                                                                                                                                                                                                                                                            ; 4.692             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[2]                                                                                                                                                                                                                                                                          ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_r[7]                                                                                                                                                                                                                                                                                            ; 4.692             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[3]                                                                                                                                                                                                                                                                          ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_g[7]                                                                                                                                                                                                                                                                                            ; 4.269             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qg84:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; 4.019             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[4]                                                                                                                                                                                                                                                                          ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_r[7]                                                                                                                                                                                                                                                                                            ; 4.000             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[3]                                                                                                                                                                                                                                                                          ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_r[7]                                                                                                                                                                                                                                                                                            ; 4.000             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[2]                                                                                                                                                                                                                                                                          ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_r[7]                                                                                                                                                                                                                                                                                            ; 4.000             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[1]                                                                                                                                                                                                                                                                          ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_r[7]                                                                                                                                                                                                                                                                                            ; 4.000             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[0]                                                                                                                                                                                                                                                                          ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_r[7]                                                                                                                                                                                                                                                                                            ; 4.000             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff ; 3.994             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff ; 3.994             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff ; 3.992             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff ; 3.992             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff ; 3.992             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff ; 3.992             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ; 3.992             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff ; 3.992             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff ; 3.992             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ; 3.992             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ; 3.991             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ; 3.991             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff  ; 3.991             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ; 3.991             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ; 3.991             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ; 3.991             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ; 3.989             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff  ; 3.989             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff ; 3.979             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff ; 3.977             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ; 3.977             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff ; 3.977             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                   ; 3.977             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ; 3.976             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ; 3.976             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff ; 3.966             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[6]                                                                                                                                                                                                                                                                          ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_b[6]                                                                                                                                                                                                                                                                                            ; 3.965             ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff ; 3.958             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[7]                                                                                                                                                                                                                                                                          ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_b[7]                                                                                                                                                                                                                                                                                            ; 3.957             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[5]                                                                                                                                                                                                                                                                          ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_b[5]                                                                                                                                                                                                                                                                                            ; 3.957             ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ; 3.956             ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff ; 3.956             ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff ; 3.956             ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ; 3.956             ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff ; 3.956             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSXFC6D6F31C6 for design "DE10_Standard_golden_top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 2 clocks (2 global)
    Info (11162): vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 546 fanout uses global clock CLKCTRL_G5
    Info (11162): sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 2954 fanout uses global clock CLKCTRL_G3
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE10_Standard_golden_top.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {sys_pll_inst|sys_pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {sys_pll_inst|sys_pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {sys_pll_inst|sys_pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {vpg_inst|vpg_pll_inst|vpg_pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 13 -duty_cycle 50.00 -name {vpg_inst|vpg_pll_inst|vpg_pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {vpg_inst|vpg_pll_inst|vpg_pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {vpg_inst|vpg_pll_inst|vpg_pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 11 -multiply_by 36 -duty_cycle 50.00 -name {vpg_inst|vpg_pll_inst|vpg_pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {vpg_inst|vpg_pll_inst|vpg_pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {sys_pll_inst|sys_pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {sys_pll_inst|sys_pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {sys_pll_inst|sys_pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
Warning (332174): Ignored filter at DE10_Standard_golden_top.sdc(37): u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk could not be matched with a pin File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 37
Warning (332049): Ignored create_generated_clock at DE10_Standard_golden_top.sdc(37): Argument -source is an empty collection File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 37
    Info (332050): create_generated_clock -source [get_pins { u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk }] \
                      -name clk_dram_ext [get_ports {DRAM_CLK}] File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 37
Warning (332174): Ignored filter at DE10_Standard_golden_top.sdc(41): u0|pll_0|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk could not be matched with a pin File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 41
Warning (332049): Ignored create_generated_clock at DE10_Standard_golden_top.sdc(41): Argument -source is an empty collection File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 41
    Info (332050): create_generated_clock -source [get_pins { u0|pll_0|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk }] \
                      -name clk_vga_ext [get_ports {VGA_CLK}] File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 41
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at DE10_Standard_golden_top.sdc(65): clk_dram_ext could not be matched with a clock File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 65
Warning (332049): Ignored set_input_delay at DE10_Standard_golden_top.sdc(65): Argument -clock is not an object ID File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 65
    Info (332050): set_input_delay -max -clock clk_dram_ext 5.96 [get_ports DRAM_DQ*] File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 65
Warning (332049): Ignored set_input_delay at DE10_Standard_golden_top.sdc(66): Argument -clock is not an object ID File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 66
    Info (332050): set_input_delay -min -clock clk_dram_ext 2.97 [get_ports DRAM_DQ*] File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 66
Warning (332174): Ignored filter at DE10_Standard_golden_top.sdc(72): u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk could not be matched with a clock File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 72
Warning (332049): Ignored set_multicycle_path at DE10_Standard_golden_top.sdc(71): Argument <from> is an empty collection File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 71
    Info (332050): set_multicycle_path -from [get_clocks {clk_dram_ext}] \
                    -to [get_clocks    { u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk }] \
                                                  -setup 2 File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 71
Warning (332049): Ignored set_multicycle_path at DE10_Standard_golden_top.sdc(71): Argument <to> is an empty collection File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 71
Warning (332049): Ignored set_output_delay at DE10_Standard_golden_top.sdc(94): Argument -clock is not an object ID File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 94
    Info (332050): set_output_delay -max -clock clk_dram_ext 1.63  [get_ports {DRAM_DQ* DRAM_*DQM}] File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 94
Warning (332049): Ignored set_output_delay at DE10_Standard_golden_top.sdc(95): Argument -clock is not an object ID File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 95
    Info (332050): set_output_delay -min -clock clk_dram_ext -0.95 [get_ports {DRAM_DQ* DRAM_*DQM}] File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 95
Warning (332049): Ignored set_output_delay at DE10_Standard_golden_top.sdc(96): Argument -clock is not an object ID File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 96
    Info (332050): set_output_delay -max -clock clk_dram_ext 1.65  [get_ports {DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N}] File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 96
Warning (332049): Ignored set_output_delay at DE10_Standard_golden_top.sdc(97): Argument -clock is not an object ID File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 97
    Info (332050): set_output_delay -min -clock clk_dram_ext -0.9 [get_ports {DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N}] File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 97
Warning (332174): Ignored filter at DE10_Standard_golden_top.sdc(101): VGA_BLANK could not be matched with a port File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 101
Warning (332174): Ignored filter at DE10_Standard_golden_top.sdc(101): clk_vga_ext could not be matched with a clock File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 101
Warning (332049): Ignored set_output_delay at DE10_Standard_golden_top.sdc(101): Argument -clock is not an object ID File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 101
    Info (332050): set_output_delay -max -clock clk_vga_ext 0.33 [get_ports {VGA_R* VGA_G* VGA_B* VGA_BLANK}] File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 101
Warning (332049): Ignored set_output_delay at DE10_Standard_golden_top.sdc(102): Argument -clock is not an object ID File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 102
    Info (332050): set_output_delay -min -clock clk_vga_ext -1.64 [get_ports {VGA_R* VGA_G* VGA_B* VGA_BLANK}] File: C:/workspace/AARP/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc Line: 102
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: sys_pll_inst|sys_pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] was not created.
    Warning (332036): Clock: CLOCK_50 found as a potential master clock candidate
    Warning (332036): Clock: CLOCK2_50 found as a potential master clock candidate
Warning (332086): Ignoring clock spec: sys_pll_inst|sys_pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk Reason: Clock derived from ignored clock: sys_pll_inst|sys_pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: vpg_inst|vpg_pll_inst|vpg_pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] Reason: Clock derived from ignored clock: sys_pll_inst|sys_pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: vpg_inst|vpg_pll_inst|vpg_pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk Reason: Clock derived from ignored clock: vpg_inst|vpg_pll_inst|vpg_pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0].  Clock assignment is being ignored.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: sys_pll_inst|sys_pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: sys_pll_inst|sys_pll_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: sys_pll_inst|sys_pll_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: sys_pll_inst|sys_pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): Cell: vpg_inst|vpg_pll_inst|vpg_pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: vpg_inst|vpg_pll_inst|vpg_pll_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: coreclkin  to: clkout
    Info (332098): Cell: vpg_inst|vpg_pll_inst|vpg_pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: sys_pll_inst|sys_pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: vpg_inst|vpg_pll_inst|vpg_pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 7 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   40.000 altera_reserved_tck
    Info (332111):   20.000    CLOCK2_50
    Info (332111):   20.000    CLOCK3_50
    Info (332111):   20.000    CLOCK4_50
    Info (332111):   20.000     CLOCK_50
    Info (332111):   37.037     TD_CLK27
    Info (332111):   37.037   tv_27m_ext
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "HPS_CONV_USB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_BA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_CK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_CK_P" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ODT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_RZQ" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_NCSO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_GSENSOR_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_I2C1_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_I2C1_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_I2C2_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_I2C2_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_I2C_CONTROL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_KEY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LCM_BK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LCM_D_C" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LCM_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LCM_SPIM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LCM_SPIM_MOSI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LCM_SPIM_SS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LTC_GPIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SPIM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SPIM_MISO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SPIM_MOSI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SPIM_SS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_UART_RX" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_UART_TX" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_CLKOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DIR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_NXT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_STP" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[9]" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:22
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:29
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:26
Info (170193): Fitter routing operations beginning
Info (170089): 1e+04 ns of routing delay (approximately 5.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 9% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:06:41
Info (11888): Total time spent on timing analysis during the Fitter is 59.15 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:54
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 60 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin DRAM_DQ[0] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Info (169065): Pin DRAM_DQ[1] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Info (169065): Pin DRAM_DQ[2] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Info (169065): Pin DRAM_DQ[3] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Info (169065): Pin DRAM_DQ[4] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Info (169065): Pin DRAM_DQ[5] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Info (169065): Pin DRAM_DQ[6] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Info (169065): Pin DRAM_DQ[7] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Info (169065): Pin DRAM_DQ[8] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Info (169065): Pin DRAM_DQ[9] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Info (169065): Pin DRAM_DQ[10] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Info (169065): Pin DRAM_DQ[11] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Info (169065): Pin DRAM_DQ[12] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Info (169065): Pin DRAM_DQ[13] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Info (169065): Pin DRAM_DQ[14] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Info (169065): Pin DRAM_DQ[15] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Info (169065): Pin AUD_BCLK has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 93
    Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 95
    Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 97
    Info (169065): Pin PS2_CLK has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 101
    Info (169065): Pin PS2_CLK2 has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 102
    Info (169065): Pin PS2_DAT has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 103
    Info (169065): Pin PS2_DAT2 has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 104
    Info (169065): Pin FPGA_I2C_SDAT has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 114
    Info (169065): Pin GPIO[0] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[1] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[2] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[3] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[4] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[5] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[6] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[7] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[8] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[9] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[10] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[11] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[12] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[13] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[14] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[15] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[16] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[17] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[18] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[19] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[20] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[21] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[22] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[23] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[24] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[25] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[26] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[27] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[28] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[29] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[30] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[31] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[32] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[33] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[34] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Info (169065): Pin GPIO[35] has a permanently disabled output enable File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
Info (144001): Generated suppressed messages file C:/workspace/AARP/typhoon-io/vga_wip/output_files/DE10_Standard_golden_top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 251 warnings
    Info: Peak virtual memory: 6397 megabytes
    Info: Processing ended: Sun Mar 21 11:23:09 2021
    Info: Elapsed time: 00:11:40
    Info: Total CPU time (on all processors): 00:14:11


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/workspace/AARP/typhoon-io/vga_wip/output_files/DE10_Standard_golden_top.fit.smsg.


