 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : TopModule
Version: G-2012.06-SP2
Date   : Sat Dec 24 21:30:41 2016
****************************************

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: M0/A_reg[63]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: R2/reg_out_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock iclk (rise edge)                                132.00     132.00
  clock network delay (ideal)                             0.00     132.00
  M0/A_reg[63]/CK (DFF_X1)                                0.00     132.00 r
  M0/A_reg[63]/Q (DFF_X1)                                 0.08     132.08 r
  M0/result[63] (sequentialMultiplier)                    0.00     132.08 r
  R2/reg_in[63] (register_N64_1)                          0.00     132.08 r
  R2/reg_out_reg[63]/SE (SDFF_X1)                         0.02     132.10 r
  data arrival time                                                132.10

  clock clk (rise edge)                                 132.00     132.00
  clock network delay (ideal)                             0.00     132.00
  R2/reg_out_reg[63]/CK (SDFF_X1)                         0.00     132.00 r
  library hold time                                      -0.02     131.98
  data required time                                               131.98
  --------------------------------------------------------------------------
  data required time                                               131.98
  data arrival time                                               -132.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: M0/A_reg[2]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: R2/reg_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                 132.00     132.00
  clock network delay (ideal)              0.00     132.00
  M0/A_reg[2]/CK (DFF_X1)                  0.00     132.00 r
  M0/A_reg[2]/Q (DFF_X1)                   0.09     132.09 r
  M0/result[2] (sequentialMultiplier)      0.00     132.09 r
  R2/reg_in[2] (register_N64_1)            0.00     132.09 r
  R2/reg_out_reg[2]/SE (SDFF_X1)           0.02     132.11 r
  data arrival time                                 132.11

  clock clk (rise edge)                  132.00     132.00
  clock network delay (ideal)              0.00     132.00
  R2/reg_out_reg[2]/CK (SDFF_X1)           0.00     132.00 r
  library hold time                       -0.02     131.98
  data required time                                131.98
  -----------------------------------------------------------
  data required time                                131.98
  data arrival time                                -132.11
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: M0/A_reg[3]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: R2/reg_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                 132.00     132.00
  clock network delay (ideal)              0.00     132.00
  M0/A_reg[3]/CK (DFF_X1)                  0.00     132.00 r
  M0/A_reg[3]/Q (DFF_X1)                   0.09     132.09 r
  M0/result[3] (sequentialMultiplier)      0.00     132.09 r
  R2/reg_in[3] (register_N64_1)            0.00     132.09 r
  R2/reg_out_reg[3]/SE (SDFF_X1)           0.02     132.11 r
  data arrival time                                 132.11

  clock clk (rise edge)                  132.00     132.00
  clock network delay (ideal)              0.00     132.00
  R2/reg_out_reg[3]/CK (SDFF_X1)           0.00     132.00 r
  library hold time                       -0.02     131.98
  data required time                                131.98
  -----------------------------------------------------------
  data required time                                131.98
  data arrival time                                -132.11
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: M0/A_reg[4]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: R2/reg_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                 132.00     132.00
  clock network delay (ideal)              0.00     132.00
  M0/A_reg[4]/CK (DFF_X1)                  0.00     132.00 r
  M0/A_reg[4]/Q (DFF_X1)                   0.09     132.09 r
  M0/result[4] (sequentialMultiplier)      0.00     132.09 r
  R2/reg_in[4] (register_N64_1)            0.00     132.09 r
  R2/reg_out_reg[4]/SE (SDFF_X1)           0.02     132.11 r
  data arrival time                                 132.11

  clock clk (rise edge)                  132.00     132.00
  clock network delay (ideal)              0.00     132.00
  R2/reg_out_reg[4]/CK (SDFF_X1)           0.00     132.00 r
  library hold time                       -0.02     131.98
  data required time                                131.98
  -----------------------------------------------------------
  data required time                                131.98
  data arrival time                                -132.11
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: M0/A_reg[5]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: R2/reg_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                 132.00     132.00
  clock network delay (ideal)              0.00     132.00
  M0/A_reg[5]/CK (DFF_X1)                  0.00     132.00 r
  M0/A_reg[5]/Q (DFF_X1)                   0.09     132.09 r
  M0/result[5] (sequentialMultiplier)      0.00     132.09 r
  R2/reg_in[5] (register_N64_1)            0.00     132.09 r
  R2/reg_out_reg[5]/SE (SDFF_X1)           0.02     132.11 r
  data arrival time                                 132.11

  clock clk (rise edge)                  132.00     132.00
  clock network delay (ideal)              0.00     132.00
  R2/reg_out_reg[5]/CK (SDFF_X1)           0.00     132.00 r
  library hold time                       -0.02     131.98
  data required time                                131.98
  -----------------------------------------------------------
  data required time                                131.98
  data arrival time                                -132.11
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: M0/A_reg[6]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: R2/reg_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                 132.00     132.00
  clock network delay (ideal)              0.00     132.00
  M0/A_reg[6]/CK (DFF_X1)                  0.00     132.00 r
  M0/A_reg[6]/Q (DFF_X1)                   0.09     132.09 r
  M0/result[6] (sequentialMultiplier)      0.00     132.09 r
  R2/reg_in[6] (register_N64_1)            0.00     132.09 r
  R2/reg_out_reg[6]/SE (SDFF_X1)           0.02     132.11 r
  data arrival time                                 132.11

  clock clk (rise edge)                  132.00     132.00
  clock network delay (ideal)              0.00     132.00
  R2/reg_out_reg[6]/CK (SDFF_X1)           0.00     132.00 r
  library hold time                       -0.02     131.98
  data required time                                131.98
  -----------------------------------------------------------
  data required time                                131.98
  data arrival time                                -132.11
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: M0/A_reg[7]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: R2/reg_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                 132.00     132.00
  clock network delay (ideal)              0.00     132.00
  M0/A_reg[7]/CK (DFF_X1)                  0.00     132.00 r
  M0/A_reg[7]/Q (DFF_X1)                   0.09     132.09 r
  M0/result[7] (sequentialMultiplier)      0.00     132.09 r
  R2/reg_in[7] (register_N64_1)            0.00     132.09 r
  R2/reg_out_reg[7]/SE (SDFF_X1)           0.02     132.11 r
  data arrival time                                 132.11

  clock clk (rise edge)                  132.00     132.00
  clock network delay (ideal)              0.00     132.00
  R2/reg_out_reg[7]/CK (SDFF_X1)           0.00     132.00 r
  library hold time                       -0.02     131.98
  data required time                                131.98
  -----------------------------------------------------------
  data required time                                131.98
  data arrival time                                -132.11
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: M0/A_reg[9]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: R2/reg_out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                 132.00     132.00
  clock network delay (ideal)              0.00     132.00
  M0/A_reg[9]/CK (DFF_X1)                  0.00     132.00 r
  M0/A_reg[9]/Q (DFF_X1)                   0.09     132.09 r
  M0/result[9] (sequentialMultiplier)      0.00     132.09 r
  R2/reg_in[9] (register_N64_1)            0.00     132.09 r
  R2/reg_out_reg[9]/SE (SDFF_X1)           0.02     132.11 r
  data arrival time                                 132.11

  clock clk (rise edge)                  132.00     132.00
  clock network delay (ideal)              0.00     132.00
  R2/reg_out_reg[9]/CK (SDFF_X1)           0.00     132.00 r
  library hold time                       -0.02     131.98
  data required time                                131.98
  -----------------------------------------------------------
  data required time                                131.98
  data arrival time                                -132.11
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: M0/A_reg[10]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: R2/reg_out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock iclk (rise edge)                                132.00     132.00
  clock network delay (ideal)                             0.00     132.00
  M0/A_reg[10]/CK (DFF_X1)                                0.00     132.00 r
  M0/A_reg[10]/Q (DFF_X1)                                 0.09     132.09 r
  M0/result[10] (sequentialMultiplier)                    0.00     132.09 r
  R2/reg_in[10] (register_N64_1)                          0.00     132.09 r
  R2/reg_out_reg[10]/SE (SDFF_X1)                         0.02     132.11 r
  data arrival time                                                132.11

  clock clk (rise edge)                                 132.00     132.00
  clock network delay (ideal)                             0.00     132.00
  R2/reg_out_reg[10]/CK (SDFF_X1)                         0.00     132.00 r
  library hold time                                      -0.02     131.98
  data required time                                               131.98
  --------------------------------------------------------------------------
  data required time                                               131.98
  data arrival time                                               -132.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: M0/A_reg[11]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: R2/reg_out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock iclk (rise edge)                                132.00     132.00
  clock network delay (ideal)                             0.00     132.00
  M0/A_reg[11]/CK (DFF_X1)                                0.00     132.00 r
  M0/A_reg[11]/Q (DFF_X1)                                 0.09     132.09 r
  M0/result[11] (sequentialMultiplier)                    0.00     132.09 r
  R2/reg_in[11] (register_N64_1)                          0.00     132.09 r
  R2/reg_out_reg[11]/SE (SDFF_X1)                         0.02     132.11 r
  data arrival time                                                132.11

  clock clk (rise edge)                                 132.00     132.00
  clock network delay (ideal)                             0.00     132.00
  R2/reg_out_reg[11]/CK (SDFF_X1)                         0.00     132.00 r
  library hold time                                      -0.02     131.98
  data required time                                               131.98
  --------------------------------------------------------------------------
  data required time                                               131.98
  data arrival time                                               -132.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: M0/A_reg[63]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: M0/A_reg[63]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/A_reg[63]/CK (DFF_X1)                 0.00       0.00 r
  M0/A_reg[63]/Q (DFF_X1)                  0.08       0.08 r
  M0/U361/ZN (AOI22_X1)                    0.03       0.12 f
  M0/U363/ZN (INV_X1)                      0.02       0.14 r
  M0/A_reg[63]/D (DFF_X1)                  0.01       0.15 r
  data arrival time                                   0.15

  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/A_reg[63]/CK (DFF_X1)                 0.00       0.00 r
  library hold time                        0.01       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: M0/A_reg[9]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: M0/A_reg[9]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/A_reg[9]/CK (DFF_X1)                  0.00       0.00 r
  M0/A_reg[9]/Q (DFF_X1)                   0.09       0.09 r
  M0/U269/ZN (AOI22_X1)                    0.04       0.13 f
  M0/U268/ZN (INV_X1)                      0.02       0.15 r
  M0/A_reg[9]/D (DFF_X1)                   0.01       0.16 r
  data arrival time                                   0.16

  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/A_reg[9]/CK (DFF_X1)                  0.00       0.00 r
  library hold time                        0.01       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: M0/A_reg[2]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: M0/A_reg[2]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/A_reg[2]/CK (DFF_X1)                  0.00       0.00 r
  M0/A_reg[2]/Q (DFF_X1)                   0.09       0.09 r
  M0/U251/ZN (AOI22_X1)                    0.04       0.13 f
  M0/U250/ZN (INV_X1)                      0.02       0.15 r
  M0/A_reg[2]/D (DFF_X1)                   0.01       0.16 r
  data arrival time                                   0.16

  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/A_reg[2]/CK (DFF_X1)                  0.00       0.00 r
  library hold time                        0.01       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: M0/A_reg[3]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: M0/A_reg[3]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/A_reg[3]/CK (DFF_X1)                  0.00       0.00 r
  M0/A_reg[3]/Q (DFF_X1)                   0.09       0.09 r
  M0/U249/ZN (AOI22_X1)                    0.04       0.13 f
  M0/U248/ZN (INV_X1)                      0.02       0.15 r
  M0/A_reg[3]/D (DFF_X1)                   0.01       0.16 r
  data arrival time                                   0.16

  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/A_reg[3]/CK (DFF_X1)                  0.00       0.00 r
  library hold time                        0.01       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: M0/A_reg[5]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: M0/A_reg[5]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/A_reg[5]/CK (DFF_X1)                  0.00       0.00 r
  M0/A_reg[5]/Q (DFF_X1)                   0.09       0.09 r
  M0/U283/ZN (AOI22_X1)                    0.04       0.13 f
  M0/U282/ZN (INV_X1)                      0.02       0.15 r
  M0/A_reg[5]/D (DFF_X1)                   0.01       0.16 r
  data arrival time                                   0.16

  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/A_reg[5]/CK (DFF_X1)                  0.00       0.00 r
  library hold time                        0.01       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: M0/A_reg[7]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: M0/A_reg[7]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/A_reg[7]/CK (DFF_X1)                  0.00       0.00 r
  M0/A_reg[7]/Q (DFF_X1)                   0.09       0.09 r
  M0/U273/ZN (AOI22_X1)                    0.04       0.13 f
  M0/U272/ZN (INV_X1)                      0.02       0.15 r
  M0/A_reg[7]/D (DFF_X1)                   0.01       0.16 r
  data arrival time                                   0.16

  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/A_reg[7]/CK (DFF_X1)                  0.00       0.00 r
  library hold time                        0.01       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: M0/A_reg[11]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: M0/A_reg[11]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/A_reg[11]/CK (DFF_X1)                 0.00       0.00 r
  M0/A_reg[11]/Q (DFF_X1)                  0.09       0.09 r
  M0/U265/ZN (AOI22_X1)                    0.04       0.13 f
  M0/U264/ZN (INV_X1)                      0.02       0.15 r
  M0/A_reg[11]/D (DFF_X1)                  0.01       0.16 r
  data arrival time                                   0.16

  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/A_reg[11]/CK (DFF_X1)                 0.00       0.00 r
  library hold time                        0.01       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: M0/A_reg[17]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: M0/A_reg[17]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/A_reg[17]/CK (DFF_X1)                 0.00       0.00 r
  M0/A_reg[17]/Q (DFF_X1)                  0.09       0.09 r
  M0/U259/ZN (AOI22_X1)                    0.04       0.13 f
  M0/U258/ZN (INV_X1)                      0.02       0.15 r
  M0/A_reg[17]/D (DFF_X1)                  0.01       0.16 r
  data arrival time                                   0.16

  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/A_reg[17]/CK (DFF_X1)                 0.00       0.00 r
  library hold time                        0.01       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: M0/A_reg[21]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: M0/A_reg[21]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/A_reg[21]/CK (DFF_X1)                 0.00       0.00 r
  M0/A_reg[21]/Q (DFF_X1)                  0.09       0.09 r
  M0/U245/ZN (AOI22_X1)                    0.04       0.13 f
  M0/U244/ZN (INV_X1)                      0.02       0.15 r
  M0/A_reg[21]/D (DFF_X1)                  0.01       0.16 r
  data arrival time                                   0.16

  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/A_reg[21]/CK (DFF_X1)                 0.00       0.00 r
  library hold time                        0.01       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: M0/A_reg[27]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: M0/A_reg[27]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/A_reg[27]/CK (DFF_X1)                 0.00       0.00 r
  M0/A_reg[27]/Q (DFF_X1)                  0.09       0.09 r
  M0/U235/ZN (AOI22_X1)                    0.04       0.13 f
  M0/U234/ZN (INV_X1)                      0.02       0.15 r
  M0/A_reg[27]/D (DFF_X1)                  0.01       0.16 r
  data arrival time                                   0.16

  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/A_reg[27]/CK (DFF_X1)                 0.00       0.00 r
  library hold time                        0.01       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.15


1
