Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec  9 10:25:14 2019
| Host         : DESKTOP-A8381IE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file master_slave_control_sets_placed.rpt
| Design       : master_slave
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             128 |           32 |
| Yes          | No                    | Yes                    |              64 |           16 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------+------------------+------------------+----------------+
|    Clock Signal   |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+---------------------------------+------------------+------------------+----------------+
|  tc_reg_i_1_n_0   |                                 |                  |                2 |              2 |
|  tc_BUFG          |                                 |                  |                2 |              2 |
|  clk_IBUF_BUFG    |                                 |                  |                7 |             20 |
|  CS_LED_OBUF_BUFG | SlaveCounter/OUT[0]_i_1__4_n_0  | reset_IBUF       |                8 |             32 |
|  CM_LED_OBUF_BUFG | MasterCounter/OUT[0]_i_1__3_n_0 | reset_IBUF       |                8 |             32 |
|  clk_IBUF_BUFG    | SP/T20/C/OUT[0]_i_1__1_n_0      |                  |                8 |             32 |
|  clk_IBUF_BUFG    | MP/T20/C/OUT[0]_i_1_n_0         |                  |                8 |             32 |
|  tc_reg_i_1_n_0   | SP/C/OUT[0]_i_1__2_n_0          |                  |                8 |             32 |
|  tc_BUFG          | MP/C/OUT[0]_i_1__0_n_0          |                  |                8 |             32 |
+-------------------+---------------------------------+------------------+------------------+----------------+


