Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 27 12:54:23 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CMP_wrapper_timing_summary_routed.rpt -pb CMP_wrapper_timing_summary_routed.pb -rpx CMP_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : CMP_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.504        0.000                      0                   46        0.236        0.000                      0                   46        3.500        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      23.000          43.478          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        12.504        0.000                      0                   46        0.236        0.000                      0                   46        3.500        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       12.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.504ns  (required time - arrival time)
  Source:                 CMP_i/PIPO_1/inst/o_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/ssd_dec_0/inst/cathode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.467ns  (logic 3.163ns (30.219%)  route 7.304ns (69.781%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 27.938 - 23.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.758     5.392    CMP_i/PIPO_1/inst/i_CLK
    SLICE_X41Y47         FDRE                                         r  CMP_i/PIPO_1/inst/o_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  CMP_i/PIPO_1/inst/o_Out_reg[3]/Q
                         net (fo=18, routed)          1.183     7.031    CMP_i/Multiplier_0/inst/i_A[3]
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.155 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_19/O
                         net (fo=2, routed)           1.088     8.243    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_19_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.367 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     8.367    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_23_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.765 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.765    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_12_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.987 r  CMP_i/Multiplier_0/inst/o_Result[15]_INST_0_i_2/O[0]
                         net (fo=4, routed)           1.304    10.292    CMP_i/Multiplier_0/inst/o_Result[15]_INST_0_i_2_n_7
    SLICE_X41Y47         LUT6 (Prop_lut6_I4_O)        0.299    10.591 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_2/O
                         net (fo=2, routed)           1.113    11.703    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_2_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124    11.827 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    11.827    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_6_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.225 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    12.225    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.460 f  CMP_i/Multiplier_0/inst/o_Result[15]_INST_0/O[0]
                         net (fo=5, routed)           1.427    13.887    CMP_i/temp_reg_mux_0/inst/i_MUL[15]
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.327    14.214 f  CMP_i/temp_reg_mux_0/inst/o_OUT[15]_INST_0/O
                         net (fo=1, routed)           0.351    14.565    CMP_i/ssd_mux_0/inst/i_Digit_1[3]
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.332    14.897 f  CMP_i/ssd_mux_0/inst/o_Out[3]_INST_0/O
                         net (fo=7, routed)           0.838    15.735    CMP_i/ssd_dec_0/inst/i_Num[3]
    SLICE_X43Y47         LUT4 (Prop_lut4_I0_O)        0.124    15.859 r  CMP_i/ssd_dec_0/inst/cathode[4]_i_1/O
                         net (fo=1, routed)           0.000    15.859    CMP_i/ssd_dec_0/inst/cathode_0[4]
    SLICE_X43Y47         FDRE                                         r  CMP_i/ssd_dec_0/inst/cathode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.580    27.938    CMP_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y47         FDRE                                         r  CMP_i/ssd_dec_0/inst/cathode_reg[4]/C
                         clock pessimism              0.429    28.367    
                         clock uncertainty           -0.035    28.332    
    SLICE_X43Y47         FDRE (Setup_fdre_C_D)        0.031    28.363    CMP_i/ssd_dec_0/inst/cathode_reg[4]
  -------------------------------------------------------------------
                         required time                         28.363    
                         arrival time                         -15.859    
  -------------------------------------------------------------------
                         slack                                 12.504    

Slack (MET) :             12.518ns  (required time - arrival time)
  Source:                 CMP_i/PIPO_1/inst/o_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/ssd_dec_0/inst/cathode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.497ns  (logic 3.193ns (30.418%)  route 7.304ns (69.582%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 27.938 - 23.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.758     5.392    CMP_i/PIPO_1/inst/i_CLK
    SLICE_X41Y47         FDRE                                         r  CMP_i/PIPO_1/inst/o_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  CMP_i/PIPO_1/inst/o_Out_reg[3]/Q
                         net (fo=18, routed)          1.183     7.031    CMP_i/Multiplier_0/inst/i_A[3]
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.155 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_19/O
                         net (fo=2, routed)           1.088     8.243    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_19_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.367 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     8.367    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_23_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.765 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.765    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_12_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.987 r  CMP_i/Multiplier_0/inst/o_Result[15]_INST_0_i_2/O[0]
                         net (fo=4, routed)           1.304    10.292    CMP_i/Multiplier_0/inst/o_Result[15]_INST_0_i_2_n_7
    SLICE_X41Y47         LUT6 (Prop_lut6_I4_O)        0.299    10.591 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_2/O
                         net (fo=2, routed)           1.113    11.703    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_2_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124    11.827 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    11.827    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_6_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.225 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    12.225    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.460 r  CMP_i/Multiplier_0/inst/o_Result[15]_INST_0/O[0]
                         net (fo=5, routed)           1.427    13.887    CMP_i/temp_reg_mux_0/inst/i_MUL[15]
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.327    14.214 r  CMP_i/temp_reg_mux_0/inst/o_OUT[15]_INST_0/O
                         net (fo=1, routed)           0.351    14.565    CMP_i/ssd_mux_0/inst/i_Digit_1[3]
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.332    14.897 r  CMP_i/ssd_mux_0/inst/o_Out[3]_INST_0/O
                         net (fo=7, routed)           0.838    15.735    CMP_i/ssd_dec_0/inst/i_Num[3]
    SLICE_X43Y47         LUT4 (Prop_lut4_I0_O)        0.154    15.889 r  CMP_i/ssd_dec_0/inst/cathode[5]_i_1/O
                         net (fo=1, routed)           0.000    15.889    CMP_i/ssd_dec_0/inst/cathode_0[5]
    SLICE_X43Y47         FDRE                                         r  CMP_i/ssd_dec_0/inst/cathode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.580    27.938    CMP_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y47         FDRE                                         r  CMP_i/ssd_dec_0/inst/cathode_reg[5]/C
                         clock pessimism              0.429    28.367    
                         clock uncertainty           -0.035    28.332    
    SLICE_X43Y47         FDRE (Setup_fdre_C_D)        0.075    28.407    CMP_i/ssd_dec_0/inst/cathode_reg[5]
  -------------------------------------------------------------------
                         required time                         28.407    
                         arrival time                         -15.889    
  -------------------------------------------------------------------
                         slack                                 12.518    

Slack (MET) :             12.735ns  (required time - arrival time)
  Source:                 CMP_i/PIPO_1/inst/o_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/ssd_dec_0/inst/cathode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.234ns  (logic 3.163ns (30.907%)  route 7.071ns (69.093%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 27.938 - 23.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.758     5.392    CMP_i/PIPO_1/inst/i_CLK
    SLICE_X41Y47         FDRE                                         r  CMP_i/PIPO_1/inst/o_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  CMP_i/PIPO_1/inst/o_Out_reg[3]/Q
                         net (fo=18, routed)          1.183     7.031    CMP_i/Multiplier_0/inst/i_A[3]
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.155 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_19/O
                         net (fo=2, routed)           1.088     8.243    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_19_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.367 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     8.367    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_23_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.765 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.765    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_12_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.987 r  CMP_i/Multiplier_0/inst/o_Result[15]_INST_0_i_2/O[0]
                         net (fo=4, routed)           1.304    10.292    CMP_i/Multiplier_0/inst/o_Result[15]_INST_0_i_2_n_7
    SLICE_X41Y47         LUT6 (Prop_lut6_I4_O)        0.299    10.591 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_2/O
                         net (fo=2, routed)           1.113    11.703    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_2_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124    11.827 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    11.827    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_6_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.225 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    12.225    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.460 r  CMP_i/Multiplier_0/inst/o_Result[15]_INST_0/O[0]
                         net (fo=5, routed)           1.427    13.887    CMP_i/temp_reg_mux_0/inst/i_MUL[15]
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.327    14.214 r  CMP_i/temp_reg_mux_0/inst/o_OUT[15]_INST_0/O
                         net (fo=1, routed)           0.351    14.565    CMP_i/ssd_mux_0/inst/i_Digit_1[3]
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.332    14.897 r  CMP_i/ssd_mux_0/inst/o_Out[3]_INST_0/O
                         net (fo=7, routed)           0.605    15.502    CMP_i/ssd_dec_0/inst/i_Num[3]
    SLICE_X43Y47         LUT4 (Prop_lut4_I0_O)        0.124    15.626 r  CMP_i/ssd_dec_0/inst/cathode[0]_i_1/O
                         net (fo=1, routed)           0.000    15.626    CMP_i/ssd_dec_0/inst/cathode_0[0]
    SLICE_X43Y47         FDRE                                         r  CMP_i/ssd_dec_0/inst/cathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.580    27.938    CMP_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y47         FDRE                                         r  CMP_i/ssd_dec_0/inst/cathode_reg[0]/C
                         clock pessimism              0.429    28.367    
                         clock uncertainty           -0.035    28.332    
    SLICE_X43Y47         FDRE (Setup_fdre_C_D)        0.029    28.361    CMP_i/ssd_dec_0/inst/cathode_reg[0]
  -------------------------------------------------------------------
                         required time                         28.361    
                         arrival time                         -15.626    
  -------------------------------------------------------------------
                         slack                                 12.735    

Slack (MET) :             12.755ns  (required time - arrival time)
  Source:                 CMP_i/PIPO_1/inst/o_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/ssd_dec_0/inst/cathode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 3.189ns (31.082%)  route 7.071ns (68.918%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 27.938 - 23.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.758     5.392    CMP_i/PIPO_1/inst/i_CLK
    SLICE_X41Y47         FDRE                                         r  CMP_i/PIPO_1/inst/o_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  CMP_i/PIPO_1/inst/o_Out_reg[3]/Q
                         net (fo=18, routed)          1.183     7.031    CMP_i/Multiplier_0/inst/i_A[3]
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.155 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_19/O
                         net (fo=2, routed)           1.088     8.243    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_19_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.367 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     8.367    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_23_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.765 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.765    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_12_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.987 r  CMP_i/Multiplier_0/inst/o_Result[15]_INST_0_i_2/O[0]
                         net (fo=4, routed)           1.304    10.292    CMP_i/Multiplier_0/inst/o_Result[15]_INST_0_i_2_n_7
    SLICE_X41Y47         LUT6 (Prop_lut6_I4_O)        0.299    10.591 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_2/O
                         net (fo=2, routed)           1.113    11.703    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_2_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124    11.827 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    11.827    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_6_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.225 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    12.225    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.460 r  CMP_i/Multiplier_0/inst/o_Result[15]_INST_0/O[0]
                         net (fo=5, routed)           1.427    13.887    CMP_i/temp_reg_mux_0/inst/i_MUL[15]
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.327    14.214 r  CMP_i/temp_reg_mux_0/inst/o_OUT[15]_INST_0/O
                         net (fo=1, routed)           0.351    14.565    CMP_i/ssd_mux_0/inst/i_Digit_1[3]
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.332    14.897 r  CMP_i/ssd_mux_0/inst/o_Out[3]_INST_0/O
                         net (fo=7, routed)           0.605    15.502    CMP_i/ssd_dec_0/inst/i_Num[3]
    SLICE_X43Y47         LUT4 (Prop_lut4_I0_O)        0.150    15.652 r  CMP_i/ssd_dec_0/inst/cathode[1]_i_1/O
                         net (fo=1, routed)           0.000    15.652    CMP_i/ssd_dec_0/inst/cathode_0[1]
    SLICE_X43Y47         FDRE                                         r  CMP_i/ssd_dec_0/inst/cathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.580    27.938    CMP_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y47         FDRE                                         r  CMP_i/ssd_dec_0/inst/cathode_reg[1]/C
                         clock pessimism              0.429    28.367    
                         clock uncertainty           -0.035    28.332    
    SLICE_X43Y47         FDRE (Setup_fdre_C_D)        0.075    28.407    CMP_i/ssd_dec_0/inst/cathode_reg[1]
  -------------------------------------------------------------------
                         required time                         28.407    
                         arrival time                         -15.652    
  -------------------------------------------------------------------
                         slack                                 12.755    

Slack (MET) :             12.822ns  (required time - arrival time)
  Source:                 CMP_i/PIPO_1/inst/o_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/ssd_dec_0/inst/cathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.151ns  (logic 3.724ns (36.686%)  route 6.427ns (63.314%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 27.938 - 23.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.757     5.391    CMP_i/PIPO_1/inst/i_CLK
    SLICE_X40Y45         FDRE                                         r  CMP_i/PIPO_1/inst/o_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  CMP_i/PIPO_1/inst/o_Out_reg[2]/Q
                         net (fo=17, routed)          1.352     7.199    CMP_i/Multiplier_0/inst/i_A[2]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.323 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_9/O
                         net (fo=2, routed)           0.811     8.134    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_9_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.258 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     8.258    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_13_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.791 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.791    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.114 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_20/O[1]
                         net (fo=2, routed)           0.833     9.947    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_20_n_6
    SLICE_X40Y48         LUT4 (Prop_lut4_I3_O)        0.334    10.281 f  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_9/O
                         net (fo=3, routed)           0.439    10.720    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_9_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I2_O)        0.332    11.052 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.474    11.527    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_1_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.912 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.912    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.241 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0/O[3]
                         net (fo=5, routed)           1.114    13.354    CMP_i/temp_reg_mux_0/inst/i_MUL[14]
    SLICE_X40Y46         LUT3 (Prop_lut3_I1_O)        0.334    13.688 r  CMP_i/temp_reg_mux_0/inst/o_OUT[14]_INST_0/O
                         net (fo=1, routed)           0.429    14.117    CMP_i/ssd_mux_0/inst/i_Digit_1[2]
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.326    14.443 r  CMP_i/ssd_mux_0/inst/o_Out[2]_INST_0/O
                         net (fo=7, routed)           0.975    15.418    CMP_i/ssd_dec_0/inst/i_Num[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124    15.542 r  CMP_i/ssd_dec_0/inst/cathode[6]_i_1/O
                         net (fo=1, routed)           0.000    15.542    CMP_i/ssd_dec_0/inst/cathode_0[6]
    SLICE_X43Y47         FDRE                                         r  CMP_i/ssd_dec_0/inst/cathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.580    27.938    CMP_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y47         FDRE                                         r  CMP_i/ssd_dec_0/inst/cathode_reg[6]/C
                         clock pessimism              0.429    28.367    
                         clock uncertainty           -0.035    28.332    
    SLICE_X43Y47         FDRE (Setup_fdre_C_D)        0.032    28.364    CMP_i/ssd_dec_0/inst/cathode_reg[6]
  -------------------------------------------------------------------
                         required time                         28.364    
                         arrival time                         -15.542    
  -------------------------------------------------------------------
                         slack                                 12.822    

Slack (MET) :             12.824ns  (required time - arrival time)
  Source:                 CMP_i/PIPO_1/inst/o_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/ssd_dec_0/inst/cathode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.148ns  (logic 3.724ns (36.697%)  route 6.424ns (63.303%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 27.938 - 23.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.757     5.391    CMP_i/PIPO_1/inst/i_CLK
    SLICE_X40Y45         FDRE                                         r  CMP_i/PIPO_1/inst/o_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  CMP_i/PIPO_1/inst/o_Out_reg[2]/Q
                         net (fo=17, routed)          1.352     7.199    CMP_i/Multiplier_0/inst/i_A[2]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.323 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_9/O
                         net (fo=2, routed)           0.811     8.134    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_9_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.258 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     8.258    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_13_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.791 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.791    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.114 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_20/O[1]
                         net (fo=2, routed)           0.833     9.947    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_20_n_6
    SLICE_X40Y48         LUT4 (Prop_lut4_I3_O)        0.334    10.281 f  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_9/O
                         net (fo=3, routed)           0.439    10.720    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_9_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I2_O)        0.332    11.052 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.474    11.527    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_1_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.912 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.912    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.241 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0/O[3]
                         net (fo=5, routed)           1.114    13.354    CMP_i/temp_reg_mux_0/inst/i_MUL[14]
    SLICE_X40Y46         LUT3 (Prop_lut3_I1_O)        0.334    13.688 r  CMP_i/temp_reg_mux_0/inst/o_OUT[14]_INST_0/O
                         net (fo=1, routed)           0.429    14.117    CMP_i/ssd_mux_0/inst/i_Digit_1[2]
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.326    14.443 r  CMP_i/ssd_mux_0/inst/o_Out[2]_INST_0/O
                         net (fo=7, routed)           0.972    15.415    CMP_i/ssd_dec_0/inst/i_Num[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.124    15.539 r  CMP_i/ssd_dec_0/inst/cathode[2]_i_1/O
                         net (fo=1, routed)           0.000    15.539    CMP_i/ssd_dec_0/inst/cathode_0[2]
    SLICE_X43Y47         FDRE                                         r  CMP_i/ssd_dec_0/inst/cathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.580    27.938    CMP_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y47         FDRE                                         r  CMP_i/ssd_dec_0/inst/cathode_reg[2]/C
                         clock pessimism              0.429    28.367    
                         clock uncertainty           -0.035    28.332    
    SLICE_X43Y47         FDRE (Setup_fdre_C_D)        0.031    28.363    CMP_i/ssd_dec_0/inst/cathode_reg[2]
  -------------------------------------------------------------------
                         required time                         28.363    
                         arrival time                         -15.539    
  -------------------------------------------------------------------
                         slack                                 12.824    

Slack (MET) :             12.840ns  (required time - arrival time)
  Source:                 CMP_i/PIPO_1/inst/o_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/ssd_dec_0/inst/cathode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.176ns  (logic 3.752ns (36.871%)  route 6.424ns (63.129%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 27.938 - 23.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.757     5.391    CMP_i/PIPO_1/inst/i_CLK
    SLICE_X40Y45         FDRE                                         r  CMP_i/PIPO_1/inst/o_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  CMP_i/PIPO_1/inst/o_Out_reg[2]/Q
                         net (fo=17, routed)          1.352     7.199    CMP_i/Multiplier_0/inst/i_A[2]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.323 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_9/O
                         net (fo=2, routed)           0.811     8.134    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_9_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.258 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     8.258    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_13_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.791 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.791    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.114 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_20/O[1]
                         net (fo=2, routed)           0.833     9.947    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_20_n_6
    SLICE_X40Y48         LUT4 (Prop_lut4_I3_O)        0.334    10.281 f  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_9/O
                         net (fo=3, routed)           0.439    10.720    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_9_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I2_O)        0.332    11.052 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.474    11.527    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_1_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.912 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.912    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.241 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0/O[3]
                         net (fo=5, routed)           1.114    13.354    CMP_i/temp_reg_mux_0/inst/i_MUL[14]
    SLICE_X40Y46         LUT3 (Prop_lut3_I1_O)        0.334    13.688 r  CMP_i/temp_reg_mux_0/inst/o_OUT[14]_INST_0/O
                         net (fo=1, routed)           0.429    14.117    CMP_i/ssd_mux_0/inst/i_Digit_1[2]
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.326    14.443 r  CMP_i/ssd_mux_0/inst/o_Out[2]_INST_0/O
                         net (fo=7, routed)           0.972    15.415    CMP_i/ssd_dec_0/inst/i_Num[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I1_O)        0.152    15.567 r  CMP_i/ssd_dec_0/inst/cathode[3]_i_1/O
                         net (fo=1, routed)           0.000    15.567    CMP_i/ssd_dec_0/inst/cathode_0[3]
    SLICE_X43Y47         FDRE                                         r  CMP_i/ssd_dec_0/inst/cathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.580    27.938    CMP_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y47         FDRE                                         r  CMP_i/ssd_dec_0/inst/cathode_reg[3]/C
                         clock pessimism              0.429    28.367    
                         clock uncertainty           -0.035    28.332    
    SLICE_X43Y47         FDRE (Setup_fdre_C_D)        0.075    28.407    CMP_i/ssd_dec_0/inst/cathode_reg[3]
  -------------------------------------------------------------------
                         required time                         28.407    
                         arrival time                         -15.567    
  -------------------------------------------------------------------
                         slack                                 12.840    

Slack (MET) :             15.884ns  (required time - arrival time)
  Source:                 CMP_i/PIPO_1/inst/o_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/PIPO_2/inst/o_Out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 2.380ns (33.673%)  route 4.688ns (66.327%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 27.937 - 23.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.758     5.392    CMP_i/PIPO_1/inst/i_CLK
    SLICE_X41Y47         FDRE                                         r  CMP_i/PIPO_1/inst/o_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  CMP_i/PIPO_1/inst/o_Out_reg[3]/Q
                         net (fo=18, routed)          1.183     7.031    CMP_i/Multiplier_0/inst/i_A[3]
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.155 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_19/O
                         net (fo=2, routed)           1.088     8.243    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_19_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.367 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     8.367    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_23_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.765 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.765    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_12_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.987 r  CMP_i/Multiplier_0/inst/o_Result[15]_INST_0_i_2/O[0]
                         net (fo=4, routed)           1.304    10.292    CMP_i/Multiplier_0/inst/o_Result[15]_INST_0_i_2_n_7
    SLICE_X41Y47         LUT6 (Prop_lut6_I4_O)        0.299    10.591 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_2/O
                         net (fo=2, routed)           1.113    11.703    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_2_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124    11.827 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    11.827    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_6_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.225 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    12.225    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.460 r  CMP_i/Multiplier_0/inst/o_Result[15]_INST_0/O[0]
                         net (fo=5, routed)           0.000    12.460    CMP_i/PIPO_2/inst/i_SW[15]
    SLICE_X39Y48         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.579    27.937    CMP_i/PIPO_2/inst/i_CLK
    SLICE_X39Y48         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[15]/C
                         clock pessimism              0.391    28.328    
                         clock uncertainty           -0.035    28.293    
    SLICE_X39Y48         FDRE (Setup_fdre_C_D)        0.051    28.344    CMP_i/PIPO_2/inst/o_Out_reg[15]
  -------------------------------------------------------------------
                         required time                         28.344    
                         arrival time                         -12.460    
  -------------------------------------------------------------------
                         slack                                 15.884    

Slack (MET) :             16.084ns  (required time - arrival time)
  Source:                 CMP_i/PIPO_1/inst/o_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/PIPO_2/inst/o_Out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.868ns  (logic 2.959ns (43.081%)  route 3.909ns (56.919%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 27.937 - 23.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.757     5.391    CMP_i/PIPO_1/inst/i_CLK
    SLICE_X40Y45         FDRE                                         r  CMP_i/PIPO_1/inst/o_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  CMP_i/PIPO_1/inst/o_Out_reg[2]/Q
                         net (fo=17, routed)          1.352     7.199    CMP_i/Multiplier_0/inst/i_A[2]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.323 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_9/O
                         net (fo=2, routed)           0.811     8.134    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_9_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.258 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     8.258    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_13_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.791 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.791    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.114 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_20/O[1]
                         net (fo=2, routed)           0.833     9.947    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_20_n_6
    SLICE_X40Y48         LUT4 (Prop_lut4_I3_O)        0.334    10.281 f  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_9/O
                         net (fo=3, routed)           0.439    10.720    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_9_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I2_O)        0.332    11.052 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.474    11.527    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_1_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.912 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.912    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.260 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0/O[1]
                         net (fo=5, routed)           0.000    12.260    CMP_i/PIPO_2/inst/i_SW[12]
    SLICE_X39Y47         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.579    27.937    CMP_i/PIPO_2/inst/i_CLK
    SLICE_X39Y47         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[12]/C
                         clock pessimism              0.391    28.328    
                         clock uncertainty           -0.035    28.293    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)        0.051    28.344    CMP_i/PIPO_2/inst/o_Out_reg[12]
  -------------------------------------------------------------------
                         required time                         28.344    
                         arrival time                         -12.260    
  -------------------------------------------------------------------
                         slack                                 16.084    

Slack (MET) :             16.103ns  (required time - arrival time)
  Source:                 CMP_i/PIPO_1/inst/o_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/PIPO_2/inst/o_Out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 2.940ns (42.924%)  route 3.909ns (57.076%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 27.937 - 23.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.757     5.391    CMP_i/PIPO_1/inst/i_CLK
    SLICE_X40Y45         FDRE                                         r  CMP_i/PIPO_1/inst/o_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  CMP_i/PIPO_1/inst/o_Out_reg[2]/Q
                         net (fo=17, routed)          1.352     7.199    CMP_i/Multiplier_0/inst/i_A[2]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.323 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_9/O
                         net (fo=2, routed)           0.811     8.134    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_9_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.258 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     8.258    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_13_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.791 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.791    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.114 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_20/O[1]
                         net (fo=2, routed)           0.833     9.947    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_20_n_6
    SLICE_X40Y48         LUT4 (Prop_lut4_I3_O)        0.334    10.281 f  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_9/O
                         net (fo=3, routed)           0.439    10.720    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_9_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I2_O)        0.332    11.052 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.474    11.527    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_1_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.912 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.912    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.241 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0/O[3]
                         net (fo=5, routed)           0.000    12.241    CMP_i/PIPO_2/inst/i_SW[14]
    SLICE_X39Y47         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.579    27.937    CMP_i/PIPO_2/inst/i_CLK
    SLICE_X39Y47         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[14]/C
                         clock pessimism              0.391    28.328    
                         clock uncertainty           -0.035    28.293    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)        0.051    28.344    CMP_i/PIPO_2/inst/o_Out_reg[14]
  -------------------------------------------------------------------
                         required time                         28.344    
                         arrival time                         -12.241    
  -------------------------------------------------------------------
                         slack                                 16.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/ssd_mux_0/inst/r_CYCLE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.377%)  route 0.155ns (48.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.588     1.466    CMP_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y55         FDRE                                         r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[19]/Q
                         net (fo=2, routed)           0.155     1.785    CMP_i/ssd_mux_0/inst/p_0_in[0]
    SLICE_X43Y55         FDRE                                         r  CMP_i/ssd_mux_0/inst/r_CYCLE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.858     1.983    CMP_i/ssd_mux_0/inst/i_CLK
    SLICE_X43Y55         FDRE                                         r  CMP_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
                         clock pessimism             -0.504     1.479    
    SLICE_X43Y55         FDRE (Hold_fdre_C_D)         0.070     1.549    CMP_i/ssd_mux_0/inst/r_CYCLE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.588     1.466    CMP_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y53         FDRE                                         r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[10]/Q
                         net (fo=1, routed)           0.114     1.744    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[10]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.854 r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1_n_5
    SLICE_X42Y53         FDRE                                         r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.858     1.983    CMP_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y53         FDRE                                         r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[10]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X42Y53         FDRE (Hold_fdre_C_D)         0.134     1.600    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.588     1.466    CMP_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y54         FDRE                                         r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[14]/Q
                         net (fo=1, routed)           0.114     1.744    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[14]
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.854 r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1_n_5
    SLICE_X42Y54         FDRE                                         r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.858     1.983    CMP_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y54         FDRE                                         r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[14]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.134     1.600    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.588     1.466    CMP_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y55         FDRE                                         r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[18]/Q
                         net (fo=1, routed)           0.114     1.744    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[18]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.854 r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[16]_i_1_n_5
    SLICE_X42Y55         FDRE                                         r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.858     1.983    CMP_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y55         FDRE                                         r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[18]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.134     1.600    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.589     1.467    CMP_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y51         FDRE                                         r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[2]/Q
                         net (fo=1, routed)           0.114     1.745    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[2]
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.855 r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1_n_5
    SLICE_X42Y51         FDRE                                         r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.859     1.984    CMP_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y51         FDRE                                         r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[2]/C
                         clock pessimism             -0.517     1.467    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     1.601    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.589     1.467    CMP_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y52         FDRE                                         r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[6]/Q
                         net (fo=1, routed)           0.114     1.745    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[6]
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.855 r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1_n_5
    SLICE_X42Y52         FDRE                                         r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.859     1.984    CMP_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y52         FDRE                                         r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[6]/C
                         clock pessimism             -0.517     1.467    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.134     1.601    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 CMP_i/PIPO_0/inst/o_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/PIPO_2/inst/o_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.256ns (57.430%)  route 0.190ns (42.570%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.594     1.472    CMP_i/PIPO_0/inst/i_CLK
    SLICE_X41Y46         FDRE                                         r  CMP_i/PIPO_0/inst/o_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  CMP_i/PIPO_0/inst/o_Out_reg[0]/Q
                         net (fo=16, routed)          0.190     1.803    CMP_i/Multiplier_0/inst/i_B[0]
    SLICE_X38Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.848 r  CMP_i/Multiplier_0/inst/o_Result[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.848    CMP_i/Multiplier_0/inst/o_Result[0]_INST_0_i_7_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.918 r  CMP_i/Multiplier_0/inst/o_Result[0]_INST_0/O[0]
                         net (fo=5, routed)           0.000     1.918    CMP_i/PIPO_2/inst/i_SW[0]
    SLICE_X38Y47         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.862     1.987    CMP_i/PIPO_2/inst/i_CLK
    SLICE_X38Y47         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[0]/C
                         clock pessimism             -0.480     1.507    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.130     1.637    CMP_i/PIPO_2/inst/o_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 CMP_i/PIPO_0/inst/o_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/PIPO_2/inst/o_Out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.252ns (56.533%)  route 0.194ns (43.467%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.594     1.472    CMP_i/PIPO_0/inst/i_CLK
    SLICE_X41Y46         FDRE                                         r  CMP_i/PIPO_0/inst/o_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  CMP_i/PIPO_0/inst/o_Out_reg[0]/Q
                         net (fo=16, routed)          0.194     1.807    CMP_i/Multiplier_0/inst/i_B[0]
    SLICE_X38Y47         LUT4 (Prop_lut4_I0_O)        0.045     1.852 r  CMP_i/Multiplier_0/inst/o_Result[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.852    CMP_i/Multiplier_0/inst/o_Result[0]_INST_0_i_6_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.918 r  CMP_i/Multiplier_0/inst/o_Result[0]_INST_0/O[1]
                         net (fo=5, routed)           0.000     1.918    CMP_i/PIPO_2/inst/i_SW[1]
    SLICE_X38Y47         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.862     1.987    CMP_i/PIPO_2/inst/i_CLK
    SLICE_X38Y47         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[1]/C
                         clock pessimism             -0.480     1.507    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.130     1.637    CMP_i/PIPO_2/inst/o_Out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.588     1.466    CMP_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y53         FDRE                                         r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[10]/Q
                         net (fo=1, routed)           0.114     1.744    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[10]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.890 r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1_n_4
    SLICE_X42Y53         FDRE                                         r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.858     1.983    CMP_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y53         FDRE                                         r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[11]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X42Y53         FDRE (Hold_fdre_C_D)         0.134     1.600    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.588     1.466    CMP_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y54         FDRE                                         r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[14]/Q
                         net (fo=1, routed)           0.114     1.744    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[14]
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.890 r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1_n_4
    SLICE_X42Y54         FDRE                                         r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.858     1.983    CMP_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y54         FDRE                                         r  CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[15]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.134     1.600    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         23.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         23.000      20.845     BUFGCTRL_X0Y16  i_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X41Y46    CMP_i/PIPO_0/inst/o_Out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X40Y46    CMP_i/PIPO_0/inst/o_Out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X40Y46    CMP_i/PIPO_0/inst/o_Out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X41Y48    CMP_i/PIPO_0/inst/o_Out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X40Y47    CMP_i/PIPO_0/inst/o_Out_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X40Y47    CMP_i/PIPO_0/inst/o_Out_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X42Y48    CMP_i/PIPO_0/inst/o_Out_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X41Y48    CMP_i/PIPO_0/inst/o_Out_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X41Y45    CMP_i/PIPO_1/inst/o_Out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X42Y51    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X42Y51    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X42Y51    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X42Y52    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X42Y52    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X42Y52    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X42Y52    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X42Y51    CMP_i/ssd_mux_0/inst/r_SUBCLK_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X41Y46    CMP_i/PIPO_0/inst/o_Out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X41Y46    CMP_i/PIPO_0/inst/o_Out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y46    CMP_i/PIPO_0/inst/o_Out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    CMP_i/PIPO_0/inst/o_Out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    CMP_i/PIPO_0/inst/o_Out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y48    CMP_i/PIPO_0/inst/o_Out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y47    CMP_i/PIPO_0/inst/o_Out_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y47    CMP_i/PIPO_0/inst/o_Out_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y48    CMP_i/PIPO_0/inst/o_Out_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y48    CMP_i/PIPO_0/inst/o_Out_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y45    CMP_i/PIPO_1/inst/o_Out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y47    CMP_i/PIPO_1/inst/o_Out_reg[5]/C



