<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernel_MatMul.cpp:23:3" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 589824 has been inferred" BundleName="gmem1" VarName="i_mat" LoopLoc="kernel_MatMul.cpp:23:3" LoopName="mem_rd" ParentFunc="load_mat(float*, hls::stream&lt;float, 0&gt;&amp;)" Length="589824" Direction="read" AccessID="i_matseq" OrigID="for.inc.load.6" OrigAccess-DebugLoc="kernel_MatMul.cpp:28:11" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernel_MHSA.cpp:47:14" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 768 has been inferred" BundleName="gmem0" VarName="current_token" LoopLoc="kernel_MHSA.cpp:47:14" LoopName="INPUT_COPY" ParentFunc="kernel_mhsa(float*, int, float*, float*, float*)" Length="768" Direction="read" AccessID="current_token659seq" OrigID="for.inc.load.14" OrigAccess-DebugLoc="kernel_MHSA.cpp:49:21" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernel_RMS_Norm.cpp:27:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 768 has been inferred" BundleName="gmem1" VarName="weights" LoopLoc="kernel_RMS_Norm.cpp:27:22" LoopName="VITIS_LOOP_27_2" ParentFunc="kernel_mhsa(float*, int, float*, float*, float*)" Length="768" Direction="read" AccessID="scevgepseq" OrigID="for.inc16.i.load.33" OrigAccess-DebugLoc="kernel_RMS_Norm.cpp:28:40" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernel_MHSA.cpp:85:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 768 has been inferred" BundleName="gmem2" VarName="key_cache" LoopLoc="kernel_MHSA.cpp:85:22" LoopName="CACHE_STORE" ParentFunc="kernel_mhsa(float*, int, float*, float*, float*)" Length="768" Direction="write" AccessID="scevgep660seq" OrigID="for.inc57.store.26" OrigAccess-DebugLoc="kernel_MHSA.cpp:87:48" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernel_MHSA.cpp:85:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 768 has been inferred" BundleName="gmem3" VarName="value_cache" LoopLoc="kernel_MHSA.cpp:85:22" LoopName="CACHE_STORE" ParentFunc="kernel_mhsa(float*, int, float*, float*, float*)" Length="768" Direction="write" AccessID="scevgep661seq" OrigID="for.inc57.store.46" OrigAccess-DebugLoc="kernel_MHSA.cpp:88:61" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernel_MHSA.cpp:121:32" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 64 has been inferred" BundleName="gmem2" VarName="key_cache" LoopLoc="kernel_MHSA.cpp:121:32" LoopName="TOKEN_COMPUTE" ParentFunc="kernel_mhsa(float*, int, float*, float*, float*)" Length="64" Direction="read" AccessID="scevgep662seq" OrigID="isList DOT_COMPUTE.load.103 DOT_COMPUTE.load.115 DOT_COMPUTE.load.127 DOT_COMPUTE.load.139 DOT_COMPUTE.load.151 DOT_COMPUTE.load.163 DOT_COMPUTE.load.175 DOT_COMPUTE.load.187 DOT_COMPUTE.load.199 DOT_COMPUTE.load.211 ..." OrigAccess-DebugLoc="kernel_MHSA.cpp:130:16" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernel_MHSA.cpp:175:32" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 64 has been inferred" BundleName="gmem3" VarName="value_cache" LoopLoc="kernel_MHSA.cpp:175:32" LoopName="VALUE_MAC" ParentFunc="kernel_mhsa(float*, int, float*, float*, float*)" Length="64" Direction="read" AccessID="scevgep663seq" OrigID="isList for.inc197.load.117 for.inc197.load.73" OrigAccess-DebugLoc="kernel_MHSA.cpp:178:16" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernel_MHSA.cpp:204:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 768 has been inferred" BundleName="gmem0" VarName="current_token" LoopLoc="kernel_MHSA.cpp:204:19" LoopName="OUTPUT_WRITE" ParentFunc="kernel_mhsa(float*, int, float*, float*, float*)" Length="768" Direction="write" AccessID="current_token659seq664" OrigID="for.inc249.store.23" OrigAccess-DebugLoc="kernel_MHSA.cpp:206:19" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="kernel_MHSA.cpp:121:32" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem2" VarName="key_cache" LoopLoc="kernel_MHSA.cpp:121:32" LoopName="TOKEN_COMPUTE" ParentFunc="kernel_mhsa(float*, int, float*, float*, float*)" OrigID="scevgep662seq" OrigAccess-DebugLoc="kernel_MHSA.cpp:130:16" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="kernel_MHSA.cpp:169:31" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem3" VarName="value_cache" LoopLoc="kernel_MHSA.cpp:169:31" LoopName="TOKEN_STREAM" ParentFunc="kernel_mhsa(float*, int, float*, float*, float*)" OrigID="scevgep663seq" OrigAccess-DebugLoc="kernel_MHSA.cpp:175:32" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="kernel_MHSA.cpp:53:17" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem1" VarName="weights" LoopLoc="kernel_MHSA.cpp:53:17" LoopName="LAYER_LOOP" ParentFunc="kernel_mhsa(float*, int, float*, float*, float*)" OrigID="scevgepseq" OrigAccess-DebugLoc="kernel_RMS_Norm.cpp:27:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="kernel_MHSA.cpp:53:17" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem2" VarName="key_cache" LoopLoc="kernel_MHSA.cpp:53:17" LoopName="LAYER_LOOP" ParentFunc="kernel_mhsa(float*, int, float*, float*, float*)" OrigID="scevgep660seq" OrigAccess-DebugLoc="kernel_MHSA.cpp:85:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="kernel_MHSA.cpp:53:17" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem3" VarName="value_cache" LoopLoc="kernel_MHSA.cpp:53:17" LoopName="LAYER_LOOP" ParentFunc="kernel_mhsa(float*, int, float*, float*, float*)" OrigID="scevgep661seq" OrigAccess-DebugLoc="kernel_MHSA.cpp:85:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="kernel_Softmax.cpp:16:13" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="kernel_Softmax.cpp:16:13" LoopName="find_max" ParentFunc="kernel_softmax(float*, int)"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="kernel_MatMul.cpp:25:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem1" VarName="i_mat" LoopLoc="kernel_MatMul.cpp:25:19" LoopName="VITIS_LOOP_25_1" ParentFunc="load_mat(float*, hls::stream&lt;float, 0&gt;&amp;)" OrigID="i_matseq" OrigAccess-DebugLoc="kernel_MatMul.cpp:23:3" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="kernel_MHSA.cpp:204:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="current_token" LoopLoc="kernel_MHSA.cpp:204:19" LoopName="OUTPUT_WRITE" ParentFunc="kernel_mhsa(float*, int, float*, float*, float*)" OrigID="current_token659seq664" OrigAccess-DebugLoc="kernel_MHSA.cpp:204:19" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="kernel_MHSA.cpp:175:32" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem3" VarName="value_cache" LoopLoc="kernel_MHSA.cpp:175:32" LoopName="VALUE_MAC" ParentFunc="kernel_mhsa(float*, int, float*, float*, float*)" OrigID="scevgep663seq" OrigAccess-DebugLoc="kernel_MHSA.cpp:175:32" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="kernel_MHSA.cpp:130:16" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem2" VarName="key_cache" ParentFunc="kernel_mhsa(float*, int, float*, float*, float*)" OrigID="scevgep662seq" OrigAccess-DebugLoc="kernel_MHSA.cpp:130:16" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="kernel_MHSA.cpp:85:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem2" VarName="key_cache" LoopLoc="kernel_MHSA.cpp:85:22" LoopName="CACHE_STORE" ParentFunc="kernel_mhsa(float*, int, float*, float*, float*)" OrigID="scevgep660seq" OrigAccess-DebugLoc="kernel_MHSA.cpp:85:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="kernel_MHSA.cpp:85:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem3" VarName="value_cache" LoopLoc="kernel_MHSA.cpp:85:22" LoopName="CACHE_STORE" ParentFunc="kernel_mhsa(float*, int, float*, float*, float*)" OrigID="scevgep661seq" OrigAccess-DebugLoc="kernel_MHSA.cpp:85:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="kernel_RMS_Norm.cpp:27:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem1" VarName="weights" LoopLoc="kernel_RMS_Norm.cpp:27:22" LoopName="VITIS_LOOP_27_2" ParentFunc="kernel_mhsa(float*, int, float*, float*, float*)" OrigID="scevgepseq" OrigAccess-DebugLoc="kernel_RMS_Norm.cpp:27:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="kernel_MHSA.cpp:47:14" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="current_token" LoopLoc="kernel_MHSA.cpp:47:14" LoopName="INPUT_COPY" ParentFunc="kernel_mhsa(float*, int, float*, float*, float*)" OrigID="current_token659seq" OrigAccess-DebugLoc="kernel_MHSA.cpp:47:14" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="kernel_MatMul.cpp:23:3" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 589824 and bit width 32 in loop 'mem_rd' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="kernel_MatMul.cpp:23:3" LoopName="mem_rd" Length="589824" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="kernel_MHSA.cpp:47:14" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 768 and bit width 32 in loop 'INPUT_COPY' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="kernel_MHSA.cpp:47:14" LoopName="INPUT_COPY" Length="768" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="kernel_RMS_Norm.cpp:27:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 768 and bit width 32 in loop 'VITIS_LOOP_27_2' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="kernel_RMS_Norm.cpp:27:22" LoopName="VITIS_LOOP_27_2" Length="768" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="kernel_MHSA.cpp:85:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 768 and bit width 32 in loop 'CACHE_STORE' has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" LoopLoc="kernel_MHSA.cpp:85:22" LoopName="CACHE_STORE" Length="768" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="kernel_MHSA.cpp:85:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 768 and bit width 32 in loop 'CACHE_STORE' has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem3" LoopLoc="kernel_MHSA.cpp:85:22" LoopName="CACHE_STORE" Length="768" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="kernel_MHSA.cpp:130:16" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 64 and bit width 32 has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" Length="64" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="kernel_MHSA.cpp:175:32" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 64 and bit width 32 in loop 'VALUE_MAC' has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem3" LoopLoc="kernel_MHSA.cpp:175:32" LoopName="VALUE_MAC" Length="64" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="kernel_MHSA.cpp:204:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 768 and bit width 32 in loop 'OUTPUT_WRITE' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="kernel_MHSA.cpp:204:19" LoopName="OUTPUT_WRITE" Length="768" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

