    ____  ____
   /   /\/   /
  /___/  \  /    VENDOR      : Xilinx Inc.
  \   \   \/     VERSION     : 10.1.03 (K.39)
   \   \         APPLICATION : compxlib
   /   /         CONTENTS    : Compilation Log
  /___/   /\     FILENAME    : compxlib.log
  \   \  /  \    CREATED ON  : Mon Nov 30 02:19:54 2009
   \___\/\___\

Release 10.1.03 - COMPXLIB K.39
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Library Source => '/opt/Xilinx/10.1/ISE'
Compilation Mode = FAST
Scheduling library installation & compilation for VIRTEX-II Pro 

Signature:-
------------------------------------------------------------------------------
compxlib -s mti_se
         -arch virtex2p
         -lib unisim
         -lib unimacro
         -lib xilinxcorelib
         -lib simprim
         -lib smartmodel
         -l all
         -dir /opt/Xilinx/10.1/ISE
         -log compxlib.log
         -w
         -p /opt/modelsim/modeltech/linux
         -smartmodel_setup
------------------------------------------------------------------------------
MTI => Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009

--> Installing Xilinx smartmodel library .....
    > Environment variable $LMC_HOME = '/opt/Xilinx/10.1/ISE/smartmodel/lin/installed_lin:/opt/Xilinx/10.1/ISE/smartmodel/lin/installed_lin'
    > Extracting model names from '/opt/Xilinx/10.1/ISE/smartmodel/lin/image/sl_toc.dat'
    > Creating 'model.list' at current directory

Library Image directory : '/opt/Xilinx/10.1/ISE/smartmodel/lin/image'
Installation directory : '/opt/Xilinx/10.1/ISE/smartmodel/lin/installed_lin:/opt/Xilinx/10.1/ISE/smartmodel/lin/installed_lin'
Running installer...... 

LMC_HOME Absolute Path = (/opt/Xilinx/10.1/ISE/smartmodel/lin/installed_lin)

Synopsys/Logic Modeling sl_admin
Copyright (c) 1984-2001 Synopsys Inc. ALL RIGHTS RESERVED
Version: 02083

Reading Media
Checking user selections
Loading models....
Loading model: dcc_fpgacore_swift, version: 03403, platform: linux
Loading model: emac_swift, version: 02023, platform: linux
Loading model: glogic_adv_swift, version: 02005, platform: linux
Loading model: glogic_swift, version: 05002, platform: linux
Loading model: gt10_swift, version: 03222, platform: linux
Loading model: gt11_swift, version: 02017, platform: linux
Loading model: gt_swift, version: 02603, platform: linux
Loading model: gtp_dual_fast, version: 01014, platform: linux
Loading model: gtp_dual_swift, version: 01013, platform: linux
Loading model: gtx_dual_fast, version: 01009, platform: linux
Loading model: gtx_dual_swift, version: 01008, platform: linux
Loading model: pcie_internal_1_1_swift, version: 01023, platform: linux
Loading model: ppc405_adv_swift, version: 02011, platform: linux
Loading model: ppc405_swift, version: 05004, platform: linux
Loading model: ppc440_swift, version: 01012, platform: linux
Loading model: temac_swift, version: 01004, platform: linux
Updating Configuration files
Writing: /opt/Xilinx/10.1/ISE/smartmodel/lin/installed_lin:/opt/Xilinx/10.1/ISE/smartmodel/lin/installed_lin/data/linux.lmc
Updating Library Versioned links
Updating Documentation files
Updating Library cache
Install complete



/bin/bash: line 0: cd: /opt/Xilinx/10.1/ISE/smartmodel/lin/installed_lin/lib: No such file or directory
ln: creating symbolic link `x86_linux.lib' to `linux.lib': File exists


Compiling Xilinx HDL Libraries for ModelSim SE Simulator
Language => verilog, vhdl
Backing up setup files if any...
 Get MODELSIM environment variable
MODELSIM: ( => /opt/modelsim/modeltech/modelsim.ini )
Using MODELSIM ( => /opt/modelsim/modeltech/modelsim.ini )
    > configuring SWIFT Interface in '/opt/modelsim/modeltech/modelsim.ini' file ...
    > SWIFT Interface configured in '/opt/modelsim/modeltech/modelsim.ini' file
Output directory => '/opt/Xilinx/10.1/ISE/verilog/mti_se'

--> Compiling verilog unisim library
    > Unisim compiled to /opt/Xilinx/10.1/ISE/verilog/mti_se/unisims_ver

==============================================================================
START_COMPILE unisim


Modifying /opt/modelsim/modeltech/modelsim.ini

Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module AFIFO36_INTERNAL
-- Compiling module AND2
-- Compiling module AND2B1
-- Compiling module AND2B2
-- Compiling module AND3
-- Compiling module AND3B1
-- Compiling module AND3B2
-- Compiling module AND3B3
-- Compiling module AND4
-- Compiling module AND4B1
-- Compiling module AND4B2
-- Compiling module AND4B3
-- Compiling module AND4B4
-- Compiling module AND5
-- Compiling module AND5B1
-- Compiling module AND5B2
-- Compiling module AND5B3
-- Compiling module AND5B4
-- Compiling module AND5B5
-- Compiling module ARAMB36_INTERNAL
-- Compiling module BSCAN_FPGACORE
-- Compiling module BSCAN_SPARTAN2
-- Compiling module BSCAN_SPARTAN3
-- Compiling module BSCAN_SPARTAN3A
-- Compiling module BSCAN_VIRTEX
-- Compiling module BSCAN_VIRTEX2
-- Compiling module BSCAN_VIRTEX4
-- Compiling module BSCAN_VIRTEX5
-- Compiling module BUF
-- Compiling module BUFCF
-- Compiling module BUFE
-- Compiling module BUFG
-- Compiling module BUFGCE
-- Compiling module BUFGCE_1
-- Compiling module BUFGCTRL
-- Compiling module BUFGDLL
-- Compiling module BUFGMUX
-- Compiling module BUFGMUX_1
-- Compiling module BUFGMUX_CTRL
-- Compiling module BUFGMUX_VIRTEX4
-- Compiling module BUFGP
-- Compiling module BUFIO
-- Compiling module BUFR
-- Compiling module BUFT
-- Compiling module CAPTURE_FPGACORE
-- Compiling module CAPTURE_SPARTAN2
-- Compiling module CAPTURE_SPARTAN3
-- Compiling module CAPTURE_SPARTAN3A
-- Compiling module CAPTURE_VIRTEX
-- Compiling module CAPTURE_VIRTEX2
-- Compiling module CAPTURE_VIRTEX4
-- Compiling module CAPTURE_VIRTEX5
-- Compiling module CARRY4
-- Compiling module CFGLUT5
-- Compiling module CLKDLL
-- Compiling module clkdll_maximum_period_check
-- Compiling module CLKDLLE
-- Compiling module clkdlle_maximum_period_check
-- Compiling module CLKDLLHF
-- Compiling module clkdllhf_maximum_period_check
-- Compiling module CONFIG
-- Compiling module CRC32
-- Compiling module CRC64
-- Compiling module DCIRESET
-- Compiling module DCM
-- Compiling module dcm_clock_divide_by_2
-- Compiling module dcm_maximum_period_check
-- Compiling module dcm_clock_lost
-- Compiling module DCM_ADV
-- Compiling module dcm_adv_clock_divide_by_2
-- Compiling module dcm_adv_maximum_period_check
-- Compiling module dcm_adv_clock_lost
-- Compiling module DCM_BASE
-- Compiling module DCM_PS
-- Compiling module DCM_SP
-- Compiling module dcm_sp_clock_divide_by_2
-- Compiling module dcm_sp_maximum_period_check
-- Compiling module dcm_sp_clock_lost
-- Compiling module DNA_PORT
-- Compiling module DSP48
-- Compiling module DSP48A
-- Compiling module DSP48E
-- Compiling module FD
-- Compiling module FDC
-- Compiling module FDCE
-- Compiling module FDCE_1
-- Compiling module FDCP
-- Compiling module FDCPE
-- Compiling module FDCPE_1
-- Compiling module FDCP_1
-- Compiling module FDC_1
-- Compiling module FDDRCPE
-- Compiling module FDDRRSE
-- Compiling module FDE
-- Compiling module FDE_1
-- Compiling module FDP
-- Compiling module FDPE
-- Compiling module FDPE_1
-- Compiling module FDP_1
-- Compiling module FDR
-- Compiling module FDRE
-- Compiling module FDRE_1
-- Compiling module FDRS
-- Compiling module FDRSE
-- Compiling module FDRSE_1
-- Compiling module FDRS_1
-- Compiling module FDR_1
-- Compiling module FDS
-- Compiling module FDSE
-- Compiling module FDSE_1
-- Compiling module FDS_1
-- Compiling module FD_1
-- Compiling module FIFO16
-- Compiling module FIFO18
-- Compiling module FIFO18_36
-- Compiling module FIFO36
-- Compiling module FIFO36_72
-- Compiling module FIFO36_72_EXP
-- Compiling module FIFO36_EXP
-- Compiling module FMAP
-- Compiling module FRAME_ECC_VIRTEX4
-- Compiling module FRAME_ECC_VIRTEX5
-- Compiling module GND
-- Compiling module IBUF
-- Compiling module IBUFDS
-- Compiling module IBUFDS_BLVDS_25
-- Compiling module IBUFDS_DIFF_OUT
-- Compiling module IBUFDS_DLY_ADJ
-- Compiling module IBUFDS_LDT_25
-- Compiling module IBUFDS_LVDSEXT_25
-- Compiling module IBUFDS_LVDSEXT_25_DCI
-- Compiling module IBUFDS_LVDSEXT_33
-- Compiling module IBUFDS_LVDSEXT_33_DCI
-- Compiling module IBUFDS_LVDS_25
-- Compiling module IBUFDS_LVDS_25_DCI
-- Compiling module IBUFDS_LVDS_33
-- Compiling module IBUFDS_LVDS_33_DCI
-- Compiling module IBUFDS_LVPECL_25
-- Compiling module IBUFDS_LVPECL_33
-- Compiling module IBUFDS_ULVDS_25
-- Compiling module IBUFG
-- Compiling module IBUFGDS
-- Compiling module IBUFGDS_BLVDS_25
-- Compiling module IBUFGDS_DIFF_OUT
-- Compiling module IBUFGDS_LDT_25
-- Compiling module IBUFGDS_LVDSEXT_25
-- Compiling module IBUFGDS_LVDSEXT_25_DCI
-- Compiling module IBUFGDS_LVDSEXT_33
-- Compiling module IBUFGDS_LVDSEXT_33_DCI
-- Compiling module IBUFGDS_LVDS_25
-- Compiling module IBUFGDS_LVDS_25_DCI
-- Compiling module IBUFGDS_LVDS_33
-- Compiling module IBUFGDS_LVDS_33_DCI
-- Compiling module IBUFGDS_LVPECL_25
-- Compiling module IBUFGDS_LVPECL_33
-- Compiling module IBUFGDS_ULVDS_25
-- Compiling module IBUFG_AGP
-- Compiling module IBUFG_CTT
-- Compiling module IBUFG_GTL
-- Compiling module IBUFG_GTLP
-- Compiling module IBUFG_GTLP_DCI
-- Compiling module IBUFG_GTL_DCI
-- Compiling module IBUFG_HSTL_I
-- Compiling module IBUFG_HSTL_II
-- Compiling module IBUFG_HSTL_III
-- Compiling module IBUFG_HSTL_III_18
-- Compiling module IBUFG_HSTL_III_DCI
-- Compiling module IBUFG_HSTL_III_DCI_18
-- Compiling module IBUFG_HSTL_II_18
-- Compiling module IBUFG_HSTL_II_DCI
-- Compiling module IBUFG_HSTL_II_DCI_18
-- Compiling module IBUFG_HSTL_IV
-- Compiling module IBUFG_HSTL_IV_18
-- Compiling module IBUFG_HSTL_IV_DCI
-- Compiling module IBUFG_HSTL_IV_DCI_18
-- Compiling module IBUFG_HSTL_I_18
-- Compiling module IBUFG_HSTL_I_DCI
-- Compiling module IBUFG_HSTL_I_DCI_18
-- Compiling module IBUFG_LVCMOS12
-- Compiling module IBUFG_LVCMOS15
-- Compiling module IBUFG_LVCMOS18
-- Compiling module IBUFG_LVCMOS2
-- Compiling module IBUFG_LVCMOS25
-- Compiling module IBUFG_LVCMOS33
-- Compiling module IBUFG_LVDCI_15
-- Compiling module IBUFG_LVDCI_18
-- Compiling module IBUFG_LVDCI_25
-- Compiling module IBUFG_LVDCI_33
-- Compiling module IBUFG_LVDCI_DV2_15
-- Compiling module IBUFG_LVDCI_DV2_18
-- Compiling module IBUFG_LVDCI_DV2_25
-- Compiling module IBUFG_LVDCI_DV2_33
-- Compiling module IBUFG_LVDS
-- Compiling module IBUFG_LVPECL
-- Compiling module IBUFG_LVTTL
-- Compiling module IBUFG_PCI33_3
-- Compiling module IBUFG_PCI33_5
-- Compiling module IBUFG_PCI66_3
-- Compiling module IBUFG_PCIX
-- Compiling module IBUFG_PCIX66_3
-- Compiling module IBUFG_SSTL18_I
-- Compiling module IBUFG_SSTL18_II
-- Compiling module IBUFG_SSTL18_II_DCI
-- Compiling module IBUFG_SSTL18_I_DCI
-- Compiling module IBUFG_SSTL2_I
-- Compiling module IBUFG_SSTL2_II
-- Compiling module IBUFG_SSTL2_II_DCI
-- Compiling module IBUFG_SSTL2_I_DCI
-- Compiling module IBUFG_SSTL3_I
-- Compiling module IBUFG_SSTL3_II
-- Compiling module IBUFG_SSTL3_II_DCI
-- Compiling module IBUFG_SSTL3_I_DCI
-- Compiling module IBUF_AGP
-- Compiling module IBUF_CTT
-- Compiling module IBUF_DLY_ADJ
-- Compiling module IBUF_GTL
-- Compiling module IBUF_GTLP
-- Compiling module IBUF_GTLP_DCI
-- Compiling module IBUF_GTL_DCI
-- Compiling module IBUF_HSTL_I
-- Compiling module IBUF_HSTL_II
-- Compiling module IBUF_HSTL_III
-- Compiling module IBUF_HSTL_III_18
-- Compiling module IBUF_HSTL_III_DCI
-- Compiling module IBUF_HSTL_III_DCI_18
-- Compiling module IBUF_HSTL_II_18
-- Compiling module IBUF_HSTL_II_DCI
-- Compiling module IBUF_HSTL_II_DCI_18
-- Compiling module IBUF_HSTL_IV
-- Compiling module IBUF_HSTL_IV_18
-- Compiling module IBUF_HSTL_IV_DCI
-- Compiling module IBUF_HSTL_IV_DCI_18
-- Compiling module IBUF_HSTL_I_18
-- Compiling module IBUF_HSTL_I_DCI
-- Compiling module IBUF_HSTL_I_DCI_18
-- Compiling module IBUF_LVCMOS12
-- Compiling module IBUF_LVCMOS15
-- Compiling module IBUF_LVCMOS18
-- Compiling module IBUF_LVCMOS2
-- Compiling module IBUF_LVCMOS25
-- Compiling module IBUF_LVCMOS33
-- Compiling module IBUF_LVDCI_15
-- Compiling module IBUF_LVDCI_18
-- Compiling module IBUF_LVDCI_25
-- Compiling module IBUF_LVDCI_33
-- Compiling module IBUF_LVDCI_DV2_15
-- Compiling module IBUF_LVDCI_DV2_18
-- Compiling module IBUF_LVDCI_DV2_25
-- Compiling module IBUF_LVDCI_DV2_33
-- Compiling module IBUF_LVDS
-- Compiling module IBUF_LVPECL
-- Compiling module IBUF_LVTTL
-- Compiling module IBUF_PCI33_3
-- Compiling module IBUF_PCI33_5
-- Compiling module IBUF_PCI66_3
-- Compiling module IBUF_PCIX
-- Compiling module IBUF_PCIX66_3
-- Compiling module IBUF_SSTL18_I
-- Compiling module IBUF_SSTL18_II
-- Compiling module IBUF_SSTL18_II_DCI
-- Compiling module IBUF_SSTL18_I_DCI
-- Compiling module IBUF_SSTL2_I
-- Compiling module IBUF_SSTL2_II
-- Compiling module IBUF_SSTL2_II_DCI
-- Compiling module IBUF_SSTL2_I_DCI
-- Compiling module IBUF_SSTL3_I
-- Compiling module IBUF_SSTL3_II
-- Compiling module IBUF_SSTL3_II_DCI
-- Compiling module IBUF_SSTL3_I_DCI
-- Compiling module ICAP_SPARTAN3A
-- Compiling module ICAP_VIRTEX2
-- Compiling module ICAP_VIRTEX4
-- Compiling module ICAP_VIRTEX5
-- Compiling module IDDR
-- Compiling module IDDR2
-- Compiling module IDDR_2CLK
-- Compiling module IDELAY
-- Compiling module IDELAYCTRL
-- Compiling module IFDDRCPE
-- Compiling module IFDDRRSE
-- Compiling module INV
-- Compiling module IOBUF
-- Compiling module IOBUFDS
-- Compiling module IOBUFDS_BLVDS_25
-- Compiling module IOBUF_AGP
-- Compiling module IOBUF_CTT
-- Compiling module IOBUF_F_12
-- Compiling module IOBUF_F_16
-- Compiling module IOBUF_F_2
-- Compiling module IOBUF_F_24
-- Compiling module IOBUF_F_4
-- Compiling module IOBUF_F_6
-- Compiling module IOBUF_F_8
-- Compiling module IOBUF_GTL
-- Compiling module IOBUF_GTLP
-- Compiling module IOBUF_GTLP_DCI
-- Compiling module IOBUF_GTL_DCI
-- Compiling module IOBUF_HSTL_I
-- Compiling module IOBUF_HSTL_II
-- Compiling module IOBUF_HSTL_III
-- Compiling module IOBUF_HSTL_III_18
-- Compiling module IOBUF_HSTL_II_18
-- Compiling module IOBUF_HSTL_II_DCI
-- Compiling module IOBUF_HSTL_II_DCI_18
-- Compiling module IOBUF_HSTL_IV
-- Compiling module IOBUF_HSTL_IV_18
-- Compiling module IOBUF_HSTL_IV_DCI
-- Compiling module IOBUF_HSTL_IV_DCI_18
-- Compiling module IOBUF_HSTL_I_18
-- Compiling module IOBUF_LVCMOS12
-- Compiling module IOBUF_LVCMOS12_F_2
-- Compiling module IOBUF_LVCMOS12_F_4
-- Compiling module IOBUF_LVCMOS12_F_6
-- Compiling module IOBUF_LVCMOS12_F_8
-- Compiling module IOBUF_LVCMOS12_S_2
-- Compiling module IOBUF_LVCMOS12_S_4
-- Compiling module IOBUF_LVCMOS12_S_6
-- Compiling module IOBUF_LVCMOS12_S_8
-- Compiling module IOBUF_LVCMOS15
-- Compiling module IOBUF_LVCMOS15_F_12
-- Compiling module IOBUF_LVCMOS15_F_16
-- Compiling module IOBUF_LVCMOS15_F_2
-- Compiling module IOBUF_LVCMOS15_F_4
-- Compiling module IOBUF_LVCMOS15_F_6
-- Compiling module IOBUF_LVCMOS15_F_8
-- Compiling module IOBUF_LVCMOS15_S_12
-- Compiling module IOBUF_LVCMOS15_S_16
-- Compiling module IOBUF_LVCMOS15_S_2
-- Compiling module IOBUF_LVCMOS15_S_4
-- Compiling module IOBUF_LVCMOS15_S_6
-- Compiling module IOBUF_LVCMOS15_S_8
-- Compiling module IOBUF_LVCMOS18
-- Compiling module IOBUF_LVCMOS18_F_12
-- Compiling module IOBUF_LVCMOS18_F_16
-- Compiling module IOBUF_LVCMOS18_F_2
-- Compiling module IOBUF_LVCMOS18_F_4
-- Compiling module IOBUF_LVCMOS18_F_6
-- Compiling module IOBUF_LVCMOS18_F_8
-- Compiling module IOBUF_LVCMOS18_S_12
-- Compiling module IOBUF_LVCMOS18_S_16
-- Compiling module IOBUF_LVCMOS18_S_2
-- Compiling module IOBUF_LVCMOS18_S_4
-- Compiling module IOBUF_LVCMOS18_S_6
-- Compiling module IOBUF_LVCMOS18_S_8
-- Compiling module IOBUF_LVCMOS2
-- Compiling module IOBUF_LVCMOS25
-- Compiling module IOBUF_LVCMOS25_F_12
-- Compiling module IOBUF_LVCMOS25_F_16
-- Compiling module IOBUF_LVCMOS25_F_2
-- Compiling module IOBUF_LVCMOS25_F_24
-- Compiling module IOBUF_LVCMOS25_F_4
-- Compiling module IOBUF_LVCMOS25_F_6
-- Compiling module IOBUF_LVCMOS25_F_8
-- Compiling module IOBUF_LVCMOS25_S_12
-- Compiling module IOBUF_LVCMOS25_S_16
-- Compiling module IOBUF_LVCMOS25_S_2
-- Compiling module IOBUF_LVCMOS25_S_24
-- Compiling module IOBUF_LVCMOS25_S_4
-- Compiling module IOBUF_LVCMOS25_S_6
-- Compiling module IOBUF_LVCMOS25_S_8
-- Compiling module IOBUF_LVCMOS33
-- Compiling module IOBUF_LVCMOS33_F_12
-- Compiling module IOBUF_LVCMOS33_F_16
-- Compiling module IOBUF_LVCMOS33_F_2
-- Compiling module IOBUF_LVCMOS33_F_24
-- Compiling module IOBUF_LVCMOS33_F_4
-- Compiling module IOBUF_LVCMOS33_F_6
-- Compiling module IOBUF_LVCMOS33_F_8
-- Compiling module IOBUF_LVCMOS33_S_12
-- Compiling module IOBUF_LVCMOS33_S_16
-- Compiling module IOBUF_LVCMOS33_S_2
-- Compiling module IOBUF_LVCMOS33_S_24
-- Compiling module IOBUF_LVCMOS33_S_4
-- Compiling module IOBUF_LVCMOS33_S_6
-- Compiling module IOBUF_LVCMOS33_S_8
-- Compiling module IOBUF_LVDCI_15
-- Compiling module IOBUF_LVDCI_18
-- Compiling module IOBUF_LVDCI_25
-- Compiling module IOBUF_LVDCI_33
-- Compiling module IOBUF_LVDCI_DV2_15
-- Compiling module IOBUF_LVDCI_DV2_18
-- Compiling module IOBUF_LVDCI_DV2_25
-- Compiling module IOBUF_LVDCI_DV2_33
-- Compiling module IOBUF_LVDS
-- Compiling module IOBUF_LVPECL
-- Compiling module IOBUF_LVTTL
-- Compiling module IOBUF_LVTTL_F_12
-- Compiling module IOBUF_LVTTL_F_16
-- Compiling module IOBUF_LVTTL_F_2
-- Compiling module IOBUF_LVTTL_F_24
-- Compiling module IOBUF_LVTTL_F_4
-- Compiling module IOBUF_LVTTL_F_6
-- Compiling module IOBUF_LVTTL_F_8
-- Compiling module IOBUF_LVTTL_S_12
-- Compiling module IOBUF_LVTTL_S_16
-- Compiling module IOBUF_LVTTL_S_2
-- Compiling module IOBUF_LVTTL_S_24
-- Compiling module IOBUF_LVTTL_S_4
-- Compiling module IOBUF_LVTTL_S_6
-- Compiling module IOBUF_LVTTL_S_8
-- Compiling module IOBUF_PCI33_3
-- Compiling module IOBUF_PCI33_5
-- Compiling module IOBUF_PCI66_3
-- Compiling module IOBUF_PCIX
-- Compiling module IOBUF_PCIX66_3
-- Compiling module IOBUF_SSTL18_I
-- Compiling module IOBUF_SSTL18_II
-- Compiling module IOBUF_SSTL18_II_DCI
-- Compiling module IOBUF_SSTL2_I
-- Compiling module IOBUF_SSTL2_II
-- Compiling module IOBUF_SSTL2_II_DCI
-- Compiling module IOBUF_SSTL3_I
-- Compiling module IOBUF_SSTL3_II
-- Compiling module IOBUF_SSTL3_II_DCI
-- Compiling module IOBUF_S_12
-- Compiling module IOBUF_S_16
-- Compiling module IOBUF_S_2
-- Compiling module IOBUF_S_24
-- Compiling module IOBUF_S_4
-- Compiling module IOBUF_S_6
-- Compiling module IOBUF_S_8
-- Compiling module IODELAY
-- Compiling module ISERDES
-- Compiling module ISERDES_NODELAY
-- Compiling module JTAGPPC
-- Compiling module JTAG_SIM_SPARTAN3A
-- Compiling module JTAG_SIM_VIRTEX4
-- Compiling module JTAG_SIM_VIRTEX5
-- Compiling module KEEPER
-- Compiling module KEY_CLEAR
-- Compiling module LD
-- Compiling module LDC
-- Compiling module LDCE
-- Compiling module LDCE_1
-- Compiling module LDCP
-- Compiling module LDCPE
-- Compiling module LDCPE_1
-- Compiling module LDCP_1
-- Compiling module LDC_1
-- Compiling module LDE
-- Compiling module LDE_1
-- Compiling module LDP
-- Compiling module LDPE
-- Compiling module LDPE_1
-- Compiling module LDP_1
-- Compiling module LD_1
-- Compiling module LUT1
-- Compiling module LUT1_D
-- Compiling module LUT1_L
-- Compiling module LUT2
-- Compiling module LUT2_D
-- Compiling module LUT2_L
-- Compiling module LUT3
-- Compiling module LUT3_D
-- Compiling module LUT3_L
-- Compiling module LUT4
-- Compiling module LUT4_D
-- Compiling module LUT4_L
-- Compiling module LUT5
-- Compiling module LUT5_D
-- Compiling module LUT5_L
-- Compiling module LUT6
-- Compiling module LUT6_2
-- Compiling module LUT6_D
-- Compiling module LUT6_L
-- Compiling module MULT18X18
-- Compiling module MULT18X18S
-- Compiling module MULT18X18SIO
-- Compiling module MULT_AND
-- Compiling module MUXCY
-- Compiling module MUXCY_D
-- Compiling module MUXCY_L
-- Compiling module MUXF5
-- Compiling module MUXF5_D
-- Compiling module MUXF5_L
-- Compiling module MUXF6
-- Compiling module MUXF6_D
-- Compiling module MUXF6_L
-- Compiling module MUXF7
-- Compiling module MUXF7_D
-- Compiling module MUXF7_L
-- Compiling module MUXF8
-- Compiling module MUXF8_D
-- Compiling module MUXF8_L
-- Compiling module NAND2
-- Compiling module NAND2B1
-- Compiling module NAND2B2
-- Compiling module NAND3
-- Compiling module NAND3B1
-- Compiling module NAND3B2
-- Compiling module NAND3B3
-- Compiling module NAND4
-- Compiling module NAND4B1
-- Compiling module NAND4B2
-- Compiling module NAND4B3
-- Compiling module NAND4B4
-- Compiling module NAND5
-- Compiling module NAND5B1
-- Compiling module NAND5B2
-- Compiling module NAND5B3
-- Compiling module NAND5B4
-- Compiling module NAND5B5
-- Compiling module NOR2
-- Compiling module NOR2B1
-- Compiling module NOR2B2
-- Compiling module NOR3
-- Compiling module NOR3B1
-- Compiling module NOR3B2
-- Compiling module NOR3B3
-- Compiling module NOR4
-- Compiling module NOR4B1
-- Compiling module NOR4B2
-- Compiling module NOR4B3
-- Compiling module NOR4B4
-- Compiling module NOR5
-- Compiling module NOR5B1
-- Compiling module NOR5B2
-- Compiling module NOR5B3
-- Compiling module NOR5B4
-- Compiling module NOR5B5
-- Compiling module OBUF
-- Compiling module OBUFDS
-- Compiling module OBUFDS_BLVDS_25
-- Compiling module OBUFDS_LDT_25
-- Compiling module OBUFDS_LVDSEXT_25
-- Compiling module OBUFDS_LVDSEXT_33
-- Compiling module OBUFDS_LVDS_25
-- Compiling module OBUFDS_LVDS_33
-- Compiling module OBUFDS_LVPECL_25
-- Compiling module OBUFDS_LVPECL_33
-- Compiling module OBUFDS_ULVDS_25
-- Compiling module OBUFT
-- Compiling module OBUFTDS
-- Compiling module OBUFTDS_BLVDS_25
-- Compiling module OBUFTDS_LDT_25
-- Compiling module OBUFTDS_LVDSEXT_25
-- Compiling module OBUFTDS_LVDSEXT_33
-- Compiling module OBUFTDS_LVDS_25
-- Compiling module OBUFTDS_LVDS_33
-- Compiling module OBUFTDS_LVPECL_25
-- Compiling module OBUFTDS_LVPECL_33
-- Compiling module OBUFTDS_ULVDS_25
-- Compiling module OBUFT_AGP
-- Compiling module OBUFT_CTT
-- Compiling module OBUFT_F_12
-- Compiling module OBUFT_F_16
-- Compiling module OBUFT_F_2
-- Compiling module OBUFT_F_24
-- Compiling module OBUFT_F_4
-- Compiling module OBUFT_F_6
-- Compiling module OBUFT_F_8
-- Compiling module OBUFT_GTL
-- Compiling module OBUFT_GTLP
-- Compiling module OBUFT_GTLP_DCI
-- Compiling module OBUFT_GTL_DCI
-- Compiling module OBUFT_HSTL_I
-- Compiling module OBUFT_HSTL_II
-- Compiling module OBUFT_HSTL_III
-- Compiling module OBUFT_HSTL_III_18
-- Compiling module OBUFT_HSTL_III_DCI
-- Compiling module OBUFT_HSTL_III_DCI_18
-- Compiling module OBUFT_HSTL_II_18
-- Compiling module OBUFT_HSTL_II_DCI
-- Compiling module OBUFT_HSTL_II_DCI_18
-- Compiling module OBUFT_HSTL_IV
-- Compiling module OBUFT_HSTL_IV_18
-- Compiling module OBUFT_HSTL_IV_DCI
-- Compiling module OBUFT_HSTL_IV_DCI_18
-- Compiling module OBUFT_HSTL_I_18
-- Compiling module OBUFT_HSTL_I_DCI
-- Compiling module OBUFT_HSTL_I_DCI_18
-- Compiling module OBUFT_LVCMOS12
-- Compiling module OBUFT_LVCMOS12_F_2
-- Compiling module OBUFT_LVCMOS12_F_4
-- Compiling module OBUFT_LVCMOS12_F_6
-- Compiling module OBUFT_LVCMOS12_F_8
-- Compiling module OBUFT_LVCMOS12_S_2
-- Compiling module OBUFT_LVCMOS12_S_4
-- Compiling module OBUFT_LVCMOS12_S_6
-- Compiling module OBUFT_LVCMOS12_S_8
-- Compiling module OBUFT_LVCMOS15
-- Compiling module OBUFT_LVCMOS15_F_12
-- Compiling module OBUFT_LVCMOS15_F_16
-- Compiling module OBUFT_LVCMOS15_F_2
-- Compiling module OBUFT_LVCMOS15_F_4
-- Compiling module OBUFT_LVCMOS15_F_6
-- Compiling module OBUFT_LVCMOS15_F_8
-- Compiling module OBUFT_LVCMOS15_S_12
-- Compiling module OBUFT_LVCMOS15_S_16
-- Compiling module OBUFT_LVCMOS15_S_2
-- Compiling module OBUFT_LVCMOS15_S_4
-- Compiling module OBUFT_LVCMOS15_S_6
-- Compiling module OBUFT_LVCMOS15_S_8
-- Compiling module OBUFT_LVCMOS18
-- Compiling module OBUFT_LVCMOS18_F_12
-- Compiling module OBUFT_LVCMOS18_F_16
-- Compiling module OBUFT_LVCMOS18_F_2
-- Compiling module OBUFT_LVCMOS18_F_4
-- Compiling module OBUFT_LVCMOS18_F_6
-- Compiling module OBUFT_LVCMOS18_F_8
-- Compiling module OBUFT_LVCMOS18_S_12
-- Compiling module OBUFT_LVCMOS18_S_16
-- Compiling module OBUFT_LVCMOS18_S_2
-- Compiling module OBUFT_LVCMOS18_S_4
-- Compiling module OBUFT_LVCMOS18_S_6
-- Compiling module OBUFT_LVCMOS18_S_8
-- Compiling module OBUFT_LVCMOS2
-- Compiling module OBUFT_LVCMOS25
-- Compiling module OBUFT_LVCMOS25_F_12
-- Compiling module OBUFT_LVCMOS25_F_16
-- Compiling module OBUFT_LVCMOS25_F_2
-- Compiling module OBUFT_LVCMOS25_F_24
-- Compiling module OBUFT_LVCMOS25_F_4
-- Compiling module OBUFT_LVCMOS25_F_6
-- Compiling module OBUFT_LVCMOS25_F_8
-- Compiling module OBUFT_LVCMOS25_S_12
-- Compiling module OBUFT_LVCMOS25_S_16
-- Compiling module OBUFT_LVCMOS25_S_2
-- Compiling module OBUFT_LVCMOS25_S_24
-- Compiling module OBUFT_LVCMOS25_S_4
-- Compiling module OBUFT_LVCMOS25_S_6
-- Compiling module OBUFT_LVCMOS25_S_8
-- Compiling module OBUFT_LVCMOS33
-- Compiling module OBUFT_LVCMOS33_F_12
-- Compiling module OBUFT_LVCMOS33_F_16
-- Compiling module OBUFT_LVCMOS33_F_2
-- Compiling module OBUFT_LVCMOS33_F_24
-- Compiling module OBUFT_LVCMOS33_F_4
-- Compiling module OBUFT_LVCMOS33_F_6
-- Compiling module OBUFT_LVCMOS33_F_8
-- Compiling module OBUFT_LVCMOS33_S_12
-- Compiling module OBUFT_LVCMOS33_S_16
-- Compiling module OBUFT_LVCMOS33_S_2
-- Compiling module OBUFT_LVCMOS33_S_24
-- Compiling module OBUFT_LVCMOS33_S_4
-- Compiling module OBUFT_LVCMOS33_S_6
-- Compiling module OBUFT_LVCMOS33_S_8
-- Compiling module OBUFT_LVDCI_15
-- Compiling module OBUFT_LVDCI_18
-- Compiling module OBUFT_LVDCI_25
-- Compiling module OBUFT_LVDCI_33
-- Compiling module OBUFT_LVDCI_DV2_15
-- Compiling module OBUFT_LVDCI_DV2_18
-- Compiling module OBUFT_LVDCI_DV2_25
-- Compiling module OBUFT_LVDCI_DV2_33
-- Compiling module OBUFT_LVDS
-- Compiling module OBUFT_LVPECL
-- Compiling module OBUFT_LVTTL
-- Compiling module OBUFT_LVTTL_F_12
-- Compiling module OBUFT_LVTTL_F_16
-- Compiling module OBUFT_LVTTL_F_2
-- Compiling module OBUFT_LVTTL_F_24
-- Compiling module OBUFT_LVTTL_F_4
-- Compiling module OBUFT_LVTTL_F_6
-- Compiling module OBUFT_LVTTL_F_8
-- Compiling module OBUFT_LVTTL_S_12
-- Compiling module OBUFT_LVTTL_S_16
-- Compiling module OBUFT_LVTTL_S_2
-- Compiling module OBUFT_LVTTL_S_24
-- Compiling module OBUFT_LVTTL_S_4
-- Compiling module OBUFT_LVTTL_S_6
-- Compiling module OBUFT_LVTTL_S_8
-- Compiling module OBUFT_PCI33_3
-- Compiling module OBUFT_PCI33_5
-- Compiling module OBUFT_PCI66_3
-- Compiling module OBUFT_PCIX
-- Compiling module OBUFT_PCIX66_3
-- Compiling module OBUFT_SSTL18_I
-- Compiling module OBUFT_SSTL18_II
-- Compiling module OBUFT_SSTL18_II_DCI
-- Compiling module OBUFT_SSTL18_I_DCI
-- Compiling module OBUFT_SSTL2_I
-- Compiling module OBUFT_SSTL2_II
-- Compiling module OBUFT_SSTL2_II_DCI
-- Compiling module OBUFT_SSTL2_I_DCI
-- Compiling module OBUFT_SSTL3_I
-- Compiling module OBUFT_SSTL3_II
-- Compiling module OBUFT_SSTL3_II_DCI
-- Compiling module OBUFT_SSTL3_I_DCI
-- Compiling module OBUFT_S_12
-- Compiling module OBUFT_S_16
-- Compiling module OBUFT_S_2
-- Compiling module OBUFT_S_24
-- Compiling module OBUFT_S_4
-- Compiling module OBUFT_S_6
-- Compiling module OBUFT_S_8
-- Compiling module OBUF_AGP
-- Compiling module OBUF_CTT
-- Compiling module OBUF_F_12
-- Compiling module OBUF_F_16
-- Compiling module OBUF_F_2
-- Compiling module OBUF_F_24
-- Compiling module OBUF_F_4
-- Compiling module OBUF_F_6
-- Compiling module OBUF_F_8
-- Compiling module OBUF_GTL
-- Compiling module OBUF_GTLP
-- Compiling module OBUF_GTLP_DCI
-- Compiling module OBUF_GTL_DCI
-- Compiling module OBUF_HSTL_I
-- Compiling module OBUF_HSTL_II
-- Compiling module OBUF_HSTL_III
-- Compiling module OBUF_HSTL_III_18
-- Compiling module OBUF_HSTL_III_DCI
-- Compiling module OBUF_HSTL_III_DCI_18
-- Compiling module OBUF_HSTL_II_18
-- Compiling module OBUF_HSTL_II_DCI
-- Compiling module OBUF_HSTL_II_DCI_18
-- Compiling module OBUF_HSTL_IV
-- Compiling module OBUF_HSTL_IV_18
-- Compiling module OBUF_HSTL_IV_DCI
-- Compiling module OBUF_HSTL_IV_DCI_18
-- Compiling module OBUF_HSTL_I_18
-- Compiling module OBUF_HSTL_I_DCI
-- Compiling module OBUF_HSTL_I_DCI_18
-- Compiling module OBUF_LVCMOS12
-- Compiling module OBUF_LVCMOS12_F_2
-- Compiling module OBUF_LVCMOS12_F_4
-- Compiling module OBUF_LVCMOS12_F_6
-- Compiling module OBUF_LVCMOS12_F_8
-- Compiling module OBUF_LVCMOS12_S_2
-- Compiling module OBUF_LVCMOS12_S_4
-- Compiling module OBUF_LVCMOS12_S_6
-- Compiling module OBUF_LVCMOS12_S_8
-- Compiling module OBUF_LVCMOS15
-- Compiling module OBUF_LVCMOS15_F_12
-- Compiling module OBUF_LVCMOS15_F_16
-- Compiling module OBUF_LVCMOS15_F_2
-- Compiling module OBUF_LVCMOS15_F_4
-- Compiling module OBUF_LVCMOS15_F_6
-- Compiling module OBUF_LVCMOS15_F_8
-- Compiling module OBUF_LVCMOS15_S_12
-- Compiling module OBUF_LVCMOS15_S_16
-- Compiling module OBUF_LVCMOS15_S_2
-- Compiling module OBUF_LVCMOS15_S_4
-- Compiling module OBUF_LVCMOS15_S_6
-- Compiling module OBUF_LVCMOS15_S_8
-- Compiling module OBUF_LVCMOS18
-- Compiling module OBUF_LVCMOS18_F_12
-- Compiling module OBUF_LVCMOS18_F_16
-- Compiling module OBUF_LVCMOS18_F_2
-- Compiling module OBUF_LVCMOS18_F_4
-- Compiling module OBUF_LVCMOS18_F_6
-- Compiling module OBUF_LVCMOS18_F_8
-- Compiling module OBUF_LVCMOS18_S_12
-- Compiling module OBUF_LVCMOS18_S_16
-- Compiling module OBUF_LVCMOS18_S_2
-- Compiling module OBUF_LVCMOS18_S_4
-- Compiling module OBUF_LVCMOS18_S_6
-- Compiling module OBUF_LVCMOS18_S_8
-- Compiling module OBUF_LVCMOS2
-- Compiling module OBUF_LVCMOS25
-- Compiling module OBUF_LVCMOS25_F_12
-- Compiling module OBUF_LVCMOS25_F_16
-- Compiling module OBUF_LVCMOS25_F_2
-- Compiling module OBUF_LVCMOS25_F_24
-- Compiling module OBUF_LVCMOS25_F_4
-- Compiling module OBUF_LVCMOS25_F_6
-- Compiling module OBUF_LVCMOS25_F_8
-- Compiling module OBUF_LVCMOS25_S_12
-- Compiling module OBUF_LVCMOS25_S_16
-- Compiling module OBUF_LVCMOS25_S_2
-- Compiling module OBUF_LVCMOS25_S_24
-- Compiling module OBUF_LVCMOS25_S_4
-- Compiling module OBUF_LVCMOS25_S_6
-- Compiling module OBUF_LVCMOS25_S_8
-- Compiling module OBUF_LVCMOS33
-- Compiling module OBUF_LVCMOS33_F_12
-- Compiling module OBUF_LVCMOS33_F_16
-- Compiling module OBUF_LVCMOS33_F_2
-- Compiling module OBUF_LVCMOS33_F_24
-- Compiling module OBUF_LVCMOS33_F_4
-- Compiling module OBUF_LVCMOS33_F_6
-- Compiling module OBUF_LVCMOS33_F_8
-- Compiling module OBUF_LVCMOS33_S_12
-- Compiling module OBUF_LVCMOS33_S_16
-- Compiling module OBUF_LVCMOS33_S_2
-- Compiling module OBUF_LVCMOS33_S_24
-- Compiling module OBUF_LVCMOS33_S_4
-- Compiling module OBUF_LVCMOS33_S_6
-- Compiling module OBUF_LVCMOS33_S_8
-- Compiling module OBUF_LVDCI_15
-- Compiling module OBUF_LVDCI_18
-- Compiling module OBUF_LVDCI_25
-- Compiling module OBUF_LVDCI_33
-- Compiling module OBUF_LVDCI_DV2_15
-- Compiling module OBUF_LVDCI_DV2_18
-- Compiling module OBUF_LVDCI_DV2_25
-- Compiling module OBUF_LVDCI_DV2_33
-- Compiling module OBUF_LVDS
-- Compiling module OBUF_LVPECL
-- Compiling module OBUF_LVTTL
-- Compiling module OBUF_LVTTL_F_12
-- Compiling module OBUF_LVTTL_F_16
-- Compiling module OBUF_LVTTL_F_2
-- Compiling module OBUF_LVTTL_F_24
-- Compiling module OBUF_LVTTL_F_4
-- Compiling module OBUF_LVTTL_F_6
-- Compiling module OBUF_LVTTL_F_8
-- Compiling module OBUF_LVTTL_S_12
-- Compiling module OBUF_LVTTL_S_16
-- Compiling module OBUF_LVTTL_S_2
-- Compiling module OBUF_LVTTL_S_24
-- Compiling module OBUF_LVTTL_S_4
-- Compiling module OBUF_LVTTL_S_6
-- Compiling module OBUF_LVTTL_S_8
-- Compiling module OBUF_PCI33_3
-- Compiling module OBUF_PCI33_5
-- Compiling module OBUF_PCI66_3
-- Compiling module OBUF_PCIX
-- Compiling module OBUF_PCIX66_3
-- Compiling module OBUF_SSTL18_I
-- Compiling module OBUF_SSTL18_II
-- Compiling module OBUF_SSTL18_II_DCI
-- Compiling module OBUF_SSTL18_I_DCI
-- Compiling module OBUF_SSTL2_I
-- Compiling module OBUF_SSTL2_II
-- Compiling module OBUF_SSTL2_II_DCI
-- Compiling module OBUF_SSTL2_I_DCI
-- Compiling module OBUF_SSTL3_I
-- Compiling module OBUF_SSTL3_II
-- Compiling module OBUF_SSTL3_II_DCI
-- Compiling module OBUF_SSTL3_I_DCI
-- Compiling module OBUF_S_12
-- Compiling module OBUF_S_16
-- Compiling module OBUF_S_2
-- Compiling module OBUF_S_24
-- Compiling module OBUF_S_4
-- Compiling module OBUF_S_6
-- Compiling module OBUF_S_8
-- Compiling module ODDR
-- Compiling module ODDR2
-- Compiling module OFDDRCPE
-- Compiling module OFDDRRSE
-- Compiling module OFDDRTCPE
-- Compiling module OFDDRTRSE
-- Compiling module OR2
-- Compiling module OR2B1
-- Compiling module OR2B2
-- Compiling module OR3
-- Compiling module OR3B1
-- Compiling module OR3B2
-- Compiling module OR3B3
-- Compiling module OR4
-- Compiling module OR4B1
-- Compiling module OR4B2
-- Compiling module OR4B3
-- Compiling module OR4B4
-- Compiling module OR5
-- Compiling module OR5B1
-- Compiling module OR5B2
-- Compiling module OR5B3
-- Compiling module OR5B4
-- Compiling module OR5B5
-- Compiling module ORCY
-- Compiling module OSERDES
-- Compiling module PLL_ADV
-- Compiling module PLL_BASE
-- Compiling module PMCD
-- Compiling module PULLDOWN
-- Compiling module PULLUP
-- Compiling module RAM128X1D
-- Compiling module RAM128X1S
-- Compiling module RAM128X1S_1
-- Compiling module RAM16X1D
-- Compiling module RAM16X1D_1
-- Compiling module RAM16X1S
-- Compiling module RAM16X1S_1
-- Compiling module RAM16X2S
-- Compiling module RAM16X4S
-- Compiling module RAM16X8S
-- Compiling module RAM256X1S
-- Compiling module RAM32M
-- Compiling module RAM32X1D
-- Compiling module RAM32X1D_1
-- Compiling module RAM32X1S
-- Compiling module RAM32X1S_1
-- Compiling module RAM32X2S
-- Compiling module RAM32X4S
-- Compiling module RAM32X8S
-- Compiling module RAM64M
-- Compiling module RAM64X1D
-- Compiling module RAM64X1D_1
-- Compiling module RAM64X1S
-- Compiling module RAM64X1S_1
-- Compiling module RAM64X2S
-- Compiling module RAMB16
-- Compiling module RAMB16BWE
-- Compiling module RAMB16BWER
-- Compiling module RAMB16BWE_S18
-- Compiling module RAMB16BWE_S18_S18
-- Compiling module RAMB16BWE_S18_S9
-- Compiling module RAMB16BWE_S36
-- Compiling module RAMB16BWE_S36_S18
-- Compiling module RAMB16BWE_S36_S36
-- Compiling module RAMB16BWE_S36_S9
-- Compiling module RAMB16_S1
-- Compiling module RAMB16_S18
-- Compiling module RAMB16_S18_S18
-- Compiling module RAMB16_S18_S36
-- Compiling module RAMB16_S1_S1
-- Compiling module RAMB16_S1_S18
-- Compiling module RAMB16_S1_S2
-- Compiling module RAMB16_S1_S36
-- Compiling module RAMB16_S1_S4
-- Compiling module RAMB16_S1_S9
-- Compiling module RAMB16_S2
-- Compiling module RAMB16_S2_S18
-- Compiling module RAMB16_S2_S2
-- Compiling module RAMB16_S2_S36
-- Compiling module RAMB16_S2_S4
-- Compiling module RAMB16_S2_S9
-- Compiling module RAMB16_S36
-- Compiling module RAMB16_S36_S36
-- Compiling module RAMB16_S4
-- Compiling module RAMB16_S4_S18
-- Compiling module RAMB16_S4_S36
-- Compiling module RAMB16_S4_S4
-- Compiling module RAMB16_S4_S9
-- Compiling module RAMB16_S9
-- Compiling module RAMB16_S9_S18
-- Compiling module RAMB16_S9_S36
-- Compiling module RAMB16_S9_S9
-- Compiling module RAMB18
-- Compiling module RAMB18SDP
-- Compiling module RAMB32_S64_ECC
-- Compiling module RAMB36
-- Compiling module RAMB36SDP
-- Compiling module RAMB36SDP_EXP
-- Compiling module RAMB36_EXP
-- Compiling module RAMB4_S1
-- Compiling module RAMB4_S16
-- Compiling module RAMB4_S16_S16
-- Compiling module RAMB4_S1_S1
-- Compiling module RAMB4_S1_S16
-- Compiling module RAMB4_S1_S2
-- Compiling module RAMB4_S1_S4
-- Compiling module RAMB4_S1_S8
-- Compiling module RAMB4_S2
-- Compiling module RAMB4_S2_S16
-- Compiling module RAMB4_S2_S2
-- Compiling module RAMB4_S2_S4
-- Compiling module RAMB4_S2_S8
-- Compiling module RAMB4_S4
-- Compiling module RAMB4_S4_S16
-- Compiling module RAMB4_S4_S4
-- Compiling module RAMB4_S4_S8
-- Compiling module RAMB4_S8
-- Compiling module RAMB4_S8_S16
-- Compiling module RAMB4_S8_S8
-- Compiling module ROM128X1
-- Compiling module ROM16X1
-- Compiling module ROM256X1
-- Compiling module ROM32X1
-- Compiling module ROM64X1
-- Compiling module SIM_CONFIG_S3A
-- Compiling module SIM_CONFIG_V5
-- Compiling module SPI_ACCESS
-- Compiling module SRL16
-- Compiling module SRL16E
-- Compiling module SRL16E_1
-- Compiling module SRL16_1
-- Compiling module SRLC16
-- Compiling module SRLC16E
-- Compiling module SRLC16E_1
-- Compiling module SRLC16_1
-- Compiling module SRLC32E
-- Compiling module STARTUP_FPGACORE
-- Compiling module STARTUP_SPARTAN2
-- Compiling module STARTUP_SPARTAN3
-- Compiling module STARTUP_SPARTAN3A
-- Compiling module STARTUP_SPARTAN3E
-- Compiling module STARTUP_VIRTEX
-- Compiling module STARTUP_VIRTEX2
-- Compiling module STARTUP_VIRTEX4
-- Compiling module STARTUP_VIRTEX5
-- Compiling module SYSMON
-- Compiling module TBLOCK
-- Compiling module TIMEGRP
-- Compiling module TIMESPEC
-- Compiling module USR_ACCESS_VIRTEX4
-- Compiling module USR_ACCESS_VIRTEX5
-- Compiling module VCC
-- Compiling module XNOR2
-- Compiling module XNOR3
-- Compiling module XNOR4
-- Compiling module XNOR5
-- Compiling module XOR2
-- Compiling module XOR3
-- Compiling module XOR4
-- Compiling module XOR5
-- Compiling module XORCY
-- Compiling module XORCY_D
-- Compiling module XORCY_L

Top level modules:
	AND2
	AND2B1
	AND2B2
	AND3
	AND3B1
	AND3B2
	AND3B3
	AND4
	AND4B1
	AND4B2
	AND4B3
	AND4B4
	AND5
	AND5B1
	AND5B2
	AND5B3
	AND5B4
	AND5B5
	BSCAN_FPGACORE
	BSCAN_SPARTAN2
	BSCAN_SPARTAN3
	BSCAN_SPARTAN3A
	BSCAN_VIRTEX
	BSCAN_VIRTEX2
	BSCAN_VIRTEX4
	BSCAN_VIRTEX5
	BUF
	BUFCF
	BUFE
	BUFGCE
	BUFGCE_1
	BUFGDLL
	BUFGMUX_CTRL
	BUFGMUX_VIRTEX4
	BUFGP
	BUFIO
	BUFR
	BUFT
	CAPTURE_FPGACORE
	CAPTURE_SPARTAN2
	CAPTURE_SPARTAN3
	CAPTURE_SPARTAN3A
	CAPTURE_VIRTEX
	CAPTURE_VIRTEX2
	CAPTURE_VIRTEX4
	CAPTURE_VIRTEX5
	CARRY4
	CFGLUT5
	CLKDLLE
	CLKDLLHF
	CONFIG
	CRC32
	CRC64
	DCIRESET
	DCM
	DCM_BASE
	DCM_PS
	DCM_SP
	DNA_PORT
	DSP48
	DSP48A
	DSP48E
	FD
	FDC
	FDCE
	FDCE_1
	FDCP
	FDCPE_1
	FDCP_1
	FDC_1
	FDE
	FDE_1
	FDP
	FDPE
	FDPE_1
	FDP_1
	FDR
	FDRE
	FDRE_1
	FDRS
	FDRSE_1
	FDRS_1
	FDR_1
	FDS
	FDSE
	FDSE_1
	FDS_1
	FD_1
	FIFO16
	FIFO18
	FIFO18_36
	FIFO36
	FIFO36_72
	FIFO36_72_EXP
	FIFO36_EXP
	FMAP
	FRAME_ECC_VIRTEX4
	FRAME_ECC_VIRTEX5
	GND
	IBUFDS
	IBUFDS_BLVDS_25
	IBUFDS_DIFF_OUT
	IBUFDS_DLY_ADJ
	IBUFDS_LDT_25
	IBUFDS_LVDSEXT_25
	IBUFDS_LVDSEXT_25_DCI
	IBUFDS_LVDSEXT_33
	IBUFDS_LVDSEXT_33_DCI
	IBUFDS_LVDS_25
	IBUFDS_LVDS_25_DCI
	IBUFDS_LVDS_33
	IBUFDS_LVDS_33_DCI
	IBUFDS_LVPECL_25
	IBUFDS_LVPECL_33
	IBUFDS_ULVDS_25
	IBUFGDS
	IBUFGDS_BLVDS_25
	IBUFGDS_DIFF_OUT
	IBUFGDS_LDT_25
	IBUFGDS_LVDSEXT_25
	IBUFGDS_LVDSEXT_25_DCI
	IBUFGDS_LVDSEXT_33
	IBUFGDS_LVDSEXT_33_DCI
	IBUFGDS_LVDS_25
	IBUFGDS_LVDS_25_DCI
	IBUFGDS_LVDS_33
	IBUFGDS_LVDS_33_DCI
	IBUFGDS_LVPECL_25
	IBUFGDS_LVPECL_33
	IBUFGDS_ULVDS_25
	IBUFG_AGP
	IBUFG_CTT
	IBUFG_GTL
	IBUFG_GTLP
	IBUFG_GTLP_DCI
	IBUFG_GTL_DCI
	IBUFG_HSTL_I
	IBUFG_HSTL_II
	IBUFG_HSTL_III
	IBUFG_HSTL_III_18
	IBUFG_HSTL_III_DCI
	IBUFG_HSTL_III_DCI_18
	IBUFG_HSTL_II_18
	IBUFG_HSTL_II_DCI
	IBUFG_HSTL_II_DCI_18
	IBUFG_HSTL_IV
	IBUFG_HSTL_IV_18
	IBUFG_HSTL_IV_DCI
	IBUFG_HSTL_IV_DCI_18
	IBUFG_HSTL_I_18
	IBUFG_HSTL_I_DCI
	IBUFG_HSTL_I_DCI_18
	IBUFG_LVCMOS12
	IBUFG_LVCMOS15
	IBUFG_LVCMOS18
	IBUFG_LVCMOS2
	IBUFG_LVCMOS25
	IBUFG_LVCMOS33
	IBUFG_LVDCI_15
	IBUFG_LVDCI_18
	IBUFG_LVDCI_25
	IBUFG_LVDCI_33
	IBUFG_LVDCI_DV2_15
	IBUFG_LVDCI_DV2_18
	IBUFG_LVDCI_DV2_25
	IBUFG_LVDCI_DV2_33
	IBUFG_LVDS
	IBUFG_LVPECL
	IBUFG_LVTTL
	IBUFG_PCI33_3
	IBUFG_PCI33_5
	IBUFG_PCI66_3
	IBUFG_PCIX
	IBUFG_PCIX66_3
	IBUFG_SSTL18_I
	IBUFG_SSTL18_II
	IBUFG_SSTL18_II_DCI
	IBUFG_SSTL18_I_DCI
	IBUFG_SSTL2_I
	IBUFG_SSTL2_II
	IBUFG_SSTL2_II_DCI
	IBUFG_SSTL2_I_DCI
	IBUFG_SSTL3_I
	IBUFG_SSTL3_II
	IBUFG_SSTL3_II_DCI
	IBUFG_SSTL3_I_DCI
	IBUF_AGP
	IBUF_CTT
	IBUF_DLY_ADJ
	IBUF_GTL
	IBUF_GTLP
	IBUF_GTLP_DCI
	IBUF_GTL_DCI
	IBUF_HSTL_I
	IBUF_HSTL_II
	IBUF_HSTL_III
	IBUF_HSTL_III_18
	IBUF_HSTL_III_DCI
	IBUF_HSTL_III_DCI_18
	IBUF_HSTL_II_18
	IBUF_HSTL_II_DCI
	IBUF_HSTL_II_DCI_18
	IBUF_HSTL_IV
	IBUF_HSTL_IV_18
	IBUF_HSTL_IV_DCI
	IBUF_HSTL_IV_DCI_18
	IBUF_HSTL_I_18
	IBUF_HSTL_I_DCI
	IBUF_HSTL_I_DCI_18
	IBUF_LVCMOS12
	IBUF_LVCMOS15
	IBUF_LVCMOS18
	IBUF_LVCMOS2
	IBUF_LVCMOS25
	IBUF_LVCMOS33
	IBUF_LVDCI_15
	IBUF_LVDCI_18
	IBUF_LVDCI_25
	IBUF_LVDCI_33
	IBUF_LVDCI_DV2_15
	IBUF_LVDCI_DV2_18
	IBUF_LVDCI_DV2_25
	IBUF_LVDCI_DV2_33
	IBUF_LVDS
	IBUF_LVPECL
	IBUF_LVTTL
	IBUF_PCI33_3
	IBUF_PCI33_5
	IBUF_PCI66_3
	IBUF_PCIX
	IBUF_PCIX66_3
	IBUF_SSTL18_I
	IBUF_SSTL18_II
	IBUF_SSTL18_II_DCI
	IBUF_SSTL18_I_DCI
	IBUF_SSTL2_I
	IBUF_SSTL2_II
	IBUF_SSTL2_II_DCI
	IBUF_SSTL2_I_DCI
	IBUF_SSTL3_I
	IBUF_SSTL3_II
	IBUF_SSTL3_II_DCI
	IBUF_SSTL3_I_DCI
	ICAP_SPARTAN3A
	ICAP_VIRTEX2
	ICAP_VIRTEX4
	ICAP_VIRTEX5
	IDDR
	IDDR2
	IDDR_2CLK
	IDELAY
	IDELAYCTRL
	IFDDRCPE
	IFDDRRSE
	IOBUF
	IOBUFDS
	IOBUFDS_BLVDS_25
	IOBUF_AGP
	IOBUF_CTT
	IOBUF_F_12
	IOBUF_F_16
	IOBUF_F_2
	IOBUF_F_24
	IOBUF_F_4
	IOBUF_F_6
	IOBUF_F_8
	IOBUF_GTL
	IOBUF_GTLP
	IOBUF_GTLP_DCI
	IOBUF_GTL_DCI
	IOBUF_HSTL_I
	IOBUF_HSTL_II
	IOBUF_HSTL_III
	IOBUF_HSTL_III_18
	IOBUF_HSTL_II_18
	IOBUF_HSTL_II_DCI
	IOBUF_HSTL_II_DCI_18
	IOBUF_HSTL_IV
	IOBUF_HSTL_IV_18
	IOBUF_HSTL_IV_DCI
	IOBUF_HSTL_IV_DCI_18
	IOBUF_HSTL_I_18
	IOBUF_LVCMOS12
	IOBUF_LVCMOS12_F_2
	IOBUF_LVCMOS12_F_4
	IOBUF_LVCMOS12_F_6
	IOBUF_LVCMOS12_F_8
	IOBUF_LVCMOS12_S_2
	IOBUF_LVCMOS12_S_4
	IOBUF_LVCMOS12_S_6
	IOBUF_LVCMOS12_S_8
	IOBUF_LVCMOS15
	IOBUF_LVCMOS15_F_12
	IOBUF_LVCMOS15_F_16
	IOBUF_LVCMOS15_F_2
	IOBUF_LVCMOS15_F_4
	IOBUF_LVCMOS15_F_6
	IOBUF_LVCMOS15_F_8
	IOBUF_LVCMOS15_S_12
	IOBUF_LVCMOS15_S_16
	IOBUF_LVCMOS15_S_2
	IOBUF_LVCMOS15_S_4
	IOBUF_LVCMOS15_S_6
	IOBUF_LVCMOS15_S_8
	IOBUF_LVCMOS18
	IOBUF_LVCMOS18_F_12
	IOBUF_LVCMOS18_F_16
	IOBUF_LVCMOS18_F_2
	IOBUF_LVCMOS18_F_4
	IOBUF_LVCMOS18_F_6
	IOBUF_LVCMOS18_F_8
	IOBUF_LVCMOS18_S_12
	IOBUF_LVCMOS18_S_16
	IOBUF_LVCMOS18_S_2
	IOBUF_LVCMOS18_S_4
	IOBUF_LVCMOS18_S_6
	IOBUF_LVCMOS18_S_8
	IOBUF_LVCMOS2
	IOBUF_LVCMOS25
	IOBUF_LVCMOS25_F_12
	IOBUF_LVCMOS25_F_16
	IOBUF_LVCMOS25_F_2
	IOBUF_LVCMOS25_F_24
	IOBUF_LVCMOS25_F_4
	IOBUF_LVCMOS25_F_6
	IOBUF_LVCMOS25_F_8
	IOBUF_LVCMOS25_S_12
	IOBUF_LVCMOS25_S_16
	IOBUF_LVCMOS25_S_2
	IOBUF_LVCMOS25_S_24
	IOBUF_LVCMOS25_S_4
	IOBUF_LVCMOS25_S_6
	IOBUF_LVCMOS25_S_8
	IOBUF_LVCMOS33
	IOBUF_LVCMOS33_F_12
	IOBUF_LVCMOS33_F_16
	IOBUF_LVCMOS33_F_2
	IOBUF_LVCMOS33_F_24
	IOBUF_LVCMOS33_F_4
	IOBUF_LVCMOS33_F_6
	IOBUF_LVCMOS33_F_8
	IOBUF_LVCMOS33_S_12
	IOBUF_LVCMOS33_S_16
	IOBUF_LVCMOS33_S_2
	IOBUF_LVCMOS33_S_24
	IOBUF_LVCMOS33_S_4
	IOBUF_LVCMOS33_S_6
	IOBUF_LVCMOS33_S_8
	IOBUF_LVDCI_15
	IOBUF_LVDCI_18
	IOBUF_LVDCI_25
	IOBUF_LVDCI_33
	IOBUF_LVDCI_DV2_15
	IOBUF_LVDCI_DV2_18
	IOBUF_LVDCI_DV2_25
	IOBUF_LVDCI_DV2_33
	IOBUF_LVDS
	IOBUF_LVPECL
	IOBUF_LVTTL
	IOBUF_LVTTL_F_12
	IOBUF_LVTTL_F_16
	IOBUF_LVTTL_F_2
	IOBUF_LVTTL_F_24
	IOBUF_LVTTL_F_4
	IOBUF_LVTTL_F_6
	IOBUF_LVTTL_F_8
	IOBUF_LVTTL_S_12
	IOBUF_LVTTL_S_16
	IOBUF_LVTTL_S_2
	IOBUF_LVTTL_S_24
	IOBUF_LVTTL_S_4
	IOBUF_LVTTL_S_6
	IOBUF_LVTTL_S_8
	IOBUF_PCI33_3
	IOBUF_PCI33_5
	IOBUF_PCI66_3
	IOBUF_PCIX
	IOBUF_PCIX66_3
	IOBUF_SSTL18_I
	IOBUF_SSTL18_II
	IOBUF_SSTL18_II_DCI
	IOBUF_SSTL2_I
	IOBUF_SSTL2_II
	IOBUF_SSTL2_II_DCI
	IOBUF_SSTL3_I
	IOBUF_SSTL3_II
	IOBUF_SSTL3_II_DCI
	IOBUF_S_12
	IOBUF_S_16
	IOBUF_S_2
	IOBUF_S_24
	IOBUF_S_4
	IOBUF_S_6
	IOBUF_S_8
	IODELAY
	ISERDES
	ISERDES_NODELAY
	JTAGPPC
	JTAG_SIM_SPARTAN3A
	JTAG_SIM_VIRTEX4
	JTAG_SIM_VIRTEX5
	KEEPER
	KEY_CLEAR
	LD
	LDC
	LDCE
	LDCE_1
	LDCP
	LDCPE
	LDCPE_1
	LDCP_1
	LDC_1
	LDE
	LDE_1
	LDP
	LDPE
	LDPE_1
	LDP_1
	LD_1
	LUT1
	LUT1_D
	LUT1_L
	LUT2
	LUT2_D
	LUT2_L
	LUT3
	LUT3_D
	LUT3_L
	LUT4
	LUT4_D
	LUT4_L
	LUT5
	LUT5_D
	LUT5_L
	LUT6
	LUT6_2
	LUT6_D
	LUT6_L
	MULT18X18
	MULT18X18S
	MULT18X18SIO
	MULT_AND
	MUXCY
	MUXCY_D
	MUXCY_L
	MUXF5
	MUXF5_D
	MUXF5_L
	MUXF6
	MUXF6_D
	MUXF6_L
	MUXF7
	MUXF7_D
	MUXF7_L
	MUXF8
	MUXF8_D
	MUXF8_L
	NAND2
	NAND2B1
	NAND2B2
	NAND3
	NAND3B1
	NAND3B2
	NAND3B3
	NAND4
	NAND4B1
	NAND4B2
	NAND4B3
	NAND4B4
	NAND5
	NAND5B1
	NAND5B2
	NAND5B3
	NAND5B4
	NAND5B5
	NOR2
	NOR2B1
	NOR2B2
	NOR3
	NOR3B1
	NOR3B2
	NOR3B3
	NOR4
	NOR4B1
	NOR4B2
	NOR4B3
	NOR4B4
	NOR5
	NOR5B1
	NOR5B2
	NOR5B3
	NOR5B4
	NOR5B5
	OBUFDS
	OBUFDS_BLVDS_25
	OBUFDS_LDT_25
	OBUFDS_LVDSEXT_25
	OBUFDS_LVDSEXT_33
	OBUFDS_LVDS_25
	OBUFDS_LVDS_33
	OBUFDS_LVPECL_25
	OBUFDS_LVPECL_33
	OBUFDS_ULVDS_25
	OBUFTDS
	OBUFTDS_BLVDS_25
	OBUFTDS_LDT_25
	OBUFTDS_LVDSEXT_25
	OBUFTDS_LVDSEXT_33
	OBUFTDS_LVDS_25
	OBUFTDS_LVDS_33
	OBUFTDS_LVPECL_25
	OBUFTDS_LVPECL_33
	OBUFTDS_ULVDS_25
	OBUFT_AGP
	OBUFT_CTT
	OBUFT_F_12
	OBUFT_F_16
	OBUFT_F_2
	OBUFT_F_24
	OBUFT_F_4
	OBUFT_F_6
	OBUFT_F_8
	OBUFT_GTL
	OBUFT_GTLP
	OBUFT_GTLP_DCI
	OBUFT_GTL_DCI
	OBUFT_HSTL_I
	OBUFT_HSTL_II
	OBUFT_HSTL_III
	OBUFT_HSTL_III_18
	OBUFT_HSTL_III_DCI
	OBUFT_HSTL_III_DCI_18
	OBUFT_HSTL_II_18
	OBUFT_HSTL_II_DCI
	OBUFT_HSTL_II_DCI_18
	OBUFT_HSTL_IV
	OBUFT_HSTL_IV_18
	OBUFT_HSTL_IV_DCI
	OBUFT_HSTL_IV_DCI_18
	OBUFT_HSTL_I_18
	OBUFT_HSTL_I_DCI
	OBUFT_HSTL_I_DCI_18
	OBUFT_LVCMOS12
	OBUFT_LVCMOS12_F_2
	OBUFT_LVCMOS12_F_4
	OBUFT_LVCMOS12_F_6
	OBUFT_LVCMOS12_F_8
	OBUFT_LVCMOS12_S_2
	OBUFT_LVCMOS12_S_4
	OBUFT_LVCMOS12_S_6
	OBUFT_LVCMOS12_S_8
	OBUFT_LVCMOS15
	OBUFT_LVCMOS15_F_12
	OBUFT_LVCMOS15_F_16
	OBUFT_LVCMOS15_F_2
	OBUFT_LVCMOS15_F_4
	OBUFT_LVCMOS15_F_6
	OBUFT_LVCMOS15_F_8
	OBUFT_LVCMOS15_S_12
	OBUFT_LVCMOS15_S_16
	OBUFT_LVCMOS15_S_2
	OBUFT_LVCMOS15_S_4
	OBUFT_LVCMOS15_S_6
	OBUFT_LVCMOS15_S_8
	OBUFT_LVCMOS18
	OBUFT_LVCMOS18_F_12
	OBUFT_LVCMOS18_F_16
	OBUFT_LVCMOS18_F_2
	OBUFT_LVCMOS18_F_4
	OBUFT_LVCMOS18_F_6
	OBUFT_LVCMOS18_F_8
	OBUFT_LVCMOS18_S_12
	OBUFT_LVCMOS18_S_16
	OBUFT_LVCMOS18_S_2
	OBUFT_LVCMOS18_S_4
	OBUFT_LVCMOS18_S_6
	OBUFT_LVCMOS18_S_8
	OBUFT_LVCMOS2
	OBUFT_LVCMOS25
	OBUFT_LVCMOS25_F_12
	OBUFT_LVCMOS25_F_16
	OBUFT_LVCMOS25_F_2
	OBUFT_LVCMOS25_F_24
	OBUFT_LVCMOS25_F_4
	OBUFT_LVCMOS25_F_6
	OBUFT_LVCMOS25_F_8
	OBUFT_LVCMOS25_S_12
	OBUFT_LVCMOS25_S_16
	OBUFT_LVCMOS25_S_2
	OBUFT_LVCMOS25_S_24
	OBUFT_LVCMOS25_S_4
	OBUFT_LVCMOS25_S_6
	OBUFT_LVCMOS25_S_8
	OBUFT_LVCMOS33
	OBUFT_LVCMOS33_F_12
	OBUFT_LVCMOS33_F_16
	OBUFT_LVCMOS33_F_2
	OBUFT_LVCMOS33_F_24
	OBUFT_LVCMOS33_F_4
	OBUFT_LVCMOS33_F_6
	OBUFT_LVCMOS33_F_8
	OBUFT_LVCMOS33_S_12
	OBUFT_LVCMOS33_S_16
	OBUFT_LVCMOS33_S_2
	OBUFT_LVCMOS33_S_24
	OBUFT_LVCMOS33_S_4
	OBUFT_LVCMOS33_S_6
	OBUFT_LVCMOS33_S_8
	OBUFT_LVDCI_15
	OBUFT_LVDCI_18
	OBUFT_LVDCI_25
	OBUFT_LVDCI_33
	OBUFT_LVDCI_DV2_15
	OBUFT_LVDCI_DV2_18
	OBUFT_LVDCI_DV2_25
	OBUFT_LVDCI_DV2_33
	OBUFT_LVDS
	OBUFT_LVPECL
	OBUFT_LVTTL
	OBUFT_LVTTL_F_12
	OBUFT_LVTTL_F_16
	OBUFT_LVTTL_F_2
	OBUFT_LVTTL_F_24
	OBUFT_LVTTL_F_4
	OBUFT_LVTTL_F_6
	OBUFT_LVTTL_F_8
	OBUFT_LVTTL_S_12
	OBUFT_LVTTL_S_16
	OBUFT_LVTTL_S_2
	OBUFT_LVTTL_S_24
	OBUFT_LVTTL_S_4
	OBUFT_LVTTL_S_6
	OBUFT_LVTTL_S_8
	OBUFT_PCI33_3
	OBUFT_PCI33_5
	OBUFT_PCI66_3
	OBUFT_PCIX
	OBUFT_PCIX66_3
	OBUFT_SSTL18_I
	OBUFT_SSTL18_II
	OBUFT_SSTL18_II_DCI
	OBUFT_SSTL18_I_DCI
	OBUFT_SSTL2_I
	OBUFT_SSTL2_II
	OBUFT_SSTL2_II_DCI
	OBUFT_SSTL2_I_DCI
	OBUFT_SSTL3_I
	OBUFT_SSTL3_II
	OBUFT_SSTL3_II_DCI
	OBUFT_SSTL3_I_DCI
	OBUFT_S_12
	OBUFT_S_16
	OBUFT_S_2
	OBUFT_S_24
	OBUFT_S_4
	OBUFT_S_6
	OBUFT_S_8
	OBUF_AGP
	OBUF_CTT
	OBUF_F_12
	OBUF_F_16
	OBUF_F_2
	OBUF_F_24
	OBUF_F_4
	OBUF_F_6
	OBUF_F_8
	OBUF_GTL
	OBUF_GTLP
	OBUF_GTLP_DCI
	OBUF_GTL_DCI
	OBUF_HSTL_I
	OBUF_HSTL_II
	OBUF_HSTL_III
	OBUF_HSTL_III_18
	OBUF_HSTL_III_DCI
	OBUF_HSTL_III_DCI_18
	OBUF_HSTL_II_18
	OBUF_HSTL_II_DCI
	OBUF_HSTL_II_DCI_18
	OBUF_HSTL_IV
	OBUF_HSTL_IV_18
	OBUF_HSTL_IV_DCI
	OBUF_HSTL_IV_DCI_18
	OBUF_HSTL_I_18
	OBUF_HSTL_I_DCI
	OBUF_HSTL_I_DCI_18
	OBUF_LVCMOS12
	OBUF_LVCMOS12_F_2
	OBUF_LVCMOS12_F_4
	OBUF_LVCMOS12_F_6
	OBUF_LVCMOS12_F_8
	OBUF_LVCMOS12_S_2
	OBUF_LVCMOS12_S_4
	OBUF_LVCMOS12_S_6
	OBUF_LVCMOS12_S_8
	OBUF_LVCMOS15
	OBUF_LVCMOS15_F_12
	OBUF_LVCMOS15_F_16
	OBUF_LVCMOS15_F_2
	OBUF_LVCMOS15_F_4
	OBUF_LVCMOS15_F_6
	OBUF_LVCMOS15_F_8
	OBUF_LVCMOS15_S_12
	OBUF_LVCMOS15_S_16
	OBUF_LVCMOS15_S_2
	OBUF_LVCMOS15_S_4
	OBUF_LVCMOS15_S_6
	OBUF_LVCMOS15_S_8
	OBUF_LVCMOS18
	OBUF_LVCMOS18_F_12
	OBUF_LVCMOS18_F_16
	OBUF_LVCMOS18_F_2
	OBUF_LVCMOS18_F_4
	OBUF_LVCMOS18_F_6
	OBUF_LVCMOS18_F_8
	OBUF_LVCMOS18_S_12
	OBUF_LVCMOS18_S_16
	OBUF_LVCMOS18_S_2
	OBUF_LVCMOS18_S_4
	OBUF_LVCMOS18_S_6
	OBUF_LVCMOS18_S_8
	OBUF_LVCMOS2
	OBUF_LVCMOS25
	OBUF_LVCMOS25_F_12
	OBUF_LVCMOS25_F_16
	OBUF_LVCMOS25_F_2
	OBUF_LVCMOS25_F_24
	OBUF_LVCMOS25_F_4
	OBUF_LVCMOS25_F_6
	OBUF_LVCMOS25_F_8
	OBUF_LVCMOS25_S_12
	OBUF_LVCMOS25_S_16
	OBUF_LVCMOS25_S_2
	OBUF_LVCMOS25_S_24
	OBUF_LVCMOS25_S_4
	OBUF_LVCMOS25_S_6
	OBUF_LVCMOS25_S_8
	OBUF_LVCMOS33
	OBUF_LVCMOS33_F_12
	OBUF_LVCMOS33_F_16
	OBUF_LVCMOS33_F_2
	OBUF_LVCMOS33_F_24
	OBUF_LVCMOS33_F_4
	OBUF_LVCMOS33_F_6
	OBUF_LVCMOS33_F_8
	OBUF_LVCMOS33_S_12
	OBUF_LVCMOS33_S_16
	OBUF_LVCMOS33_S_2
	OBUF_LVCMOS33_S_24
	OBUF_LVCMOS33_S_4
	OBUF_LVCMOS33_S_6
	OBUF_LVCMOS33_S_8
	OBUF_LVDCI_15
	OBUF_LVDCI_18
	OBUF_LVDCI_25
	OBUF_LVDCI_33
	OBUF_LVDCI_DV2_15
	OBUF_LVDCI_DV2_18
	OBUF_LVDCI_DV2_25
	OBUF_LVDCI_DV2_33
	OBUF_LVDS
	OBUF_LVPECL
	OBUF_LVTTL
	OBUF_LVTTL_F_12
	OBUF_LVTTL_F_16
	OBUF_LVTTL_F_2
	OBUF_LVTTL_F_24
	OBUF_LVTTL_F_4
	OBUF_LVTTL_F_6
	OBUF_LVTTL_F_8
	OBUF_LVTTL_S_12
	OBUF_LVTTL_S_16
	OBUF_LVTTL_S_2
	OBUF_LVTTL_S_24
	OBUF_LVTTL_S_4
	OBUF_LVTTL_S_6
	OBUF_LVTTL_S_8
	OBUF_PCI33_3
	OBUF_PCI33_5
	OBUF_PCI66_3
	OBUF_PCIX
	OBUF_PCIX66_3
	OBUF_SSTL18_I
	OBUF_SSTL18_II
	OBUF_SSTL18_II_DCI
	OBUF_SSTL18_I_DCI
	OBUF_SSTL2_I
	OBUF_SSTL2_II
	OBUF_SSTL2_II_DCI
	OBUF_SSTL2_I_DCI
	OBUF_SSTL3_I
	OBUF_SSTL3_II
	OBUF_SSTL3_II_DCI
	OBUF_SSTL3_I_DCI
	OBUF_S_12
	OBUF_S_16
	OBUF_S_2
	OBUF_S_24
	OBUF_S_4
	OBUF_S_6
	OBUF_S_8
	ODDR
	ODDR2
	OFDDRCPE
	OFDDRRSE
	OFDDRTCPE
	OFDDRTRSE
	OR2
	OR2B1
	OR2B2
	OR3
	OR3B1
	OR3B2
	OR3B3
	OR4
	OR4B1
	OR4B2
	OR4B3
	OR4B4
	OR5
	OR5B1
	OR5B2
	OR5B3
	OR5B4
	OR5B5
	ORCY
	OSERDES
	PLL_BASE
	PMCD
	PULLDOWN
	PULLUP
	RAM128X1D
	RAM128X1S
	RAM128X1S_1
	RAM16X1D
	RAM16X1D_1
	RAM16X1S
	RAM16X1S_1
	RAM16X2S
	RAM16X4S
	RAM16X8S
	RAM256X1S
	RAM32M
	RAM32X1D
	RAM32X1D_1
	RAM32X1S
	RAM32X1S_1
	RAM32X2S
	RAM32X4S
	RAM32X8S
	RAM64M
	RAM64X1D
	RAM64X1D_1
	RAM64X1S
	RAM64X1S_1
	RAM64X2S
	RAMB16BWER
	RAMB16BWE_S18
	RAMB16BWE_S18_S18
	RAMB16BWE_S18_S9
	RAMB16BWE_S36
	RAMB16BWE_S36_S18
	RAMB16BWE_S36_S36
	RAMB16BWE_S36_S9
	RAMB16_S1
	RAMB16_S18
	RAMB16_S18_S18
	RAMB16_S18_S36
	RAMB16_S1_S1
	RAMB16_S1_S18
	RAMB16_S1_S2
	RAMB16_S1_S36
	RAMB16_S1_S4
	RAMB16_S1_S9
	RAMB16_S2
	RAMB16_S2_S18
	RAMB16_S2_S2
	RAMB16_S2_S36
	RAMB16_S2_S4
	RAMB16_S2_S9
	RAMB16_S36
	RAMB16_S36_S36
	RAMB16_S4
	RAMB16_S4_S18
	RAMB16_S4_S36
	RAMB16_S4_S4
	RAMB16_S4_S9
	RAMB16_S9
	RAMB16_S9_S18
	RAMB16_S9_S36
	RAMB16_S9_S9
	RAMB18
	RAMB18SDP
	RAMB32_S64_ECC
	RAMB36
	RAMB36SDP
	RAMB36SDP_EXP
	RAMB36_EXP
	RAMB4_S1
	RAMB4_S16
	RAMB4_S16_S16
	RAMB4_S1_S1
	RAMB4_S1_S16
	RAMB4_S1_S2
	RAMB4_S1_S4
	RAMB4_S1_S8
	RAMB4_S2
	RAMB4_S2_S16
	RAMB4_S2_S2
	RAMB4_S2_S4
	RAMB4_S2_S8
	RAMB4_S4
	RAMB4_S4_S16
	RAMB4_S4_S4
	RAMB4_S4_S8
	RAMB4_S8
	RAMB4_S8_S16
	RAMB4_S8_S8
	ROM128X1
	ROM16X1
	ROM256X1
	ROM32X1
	ROM64X1
	SIM_CONFIG_S3A
	SIM_CONFIG_V5
	SPI_ACCESS
	SRL16
	SRL16E
	SRL16E_1
	SRL16_1
	SRLC16
	SRLC16E
	SRLC16E_1
	SRLC16_1
	SRLC32E
	STARTUP_FPGACORE
	STARTUP_SPARTAN2
	STARTUP_SPARTAN3
	STARTUP_SPARTAN3A
	STARTUP_SPARTAN3E
	STARTUP_VIRTEX
	STARTUP_VIRTEX2
	STARTUP_VIRTEX4
	STARTUP_VIRTEX5
	SYSMON
	TBLOCK
	TIMEGRP
	TIMESPEC
	USR_ACCESS_VIRTEX4
	USR_ACCESS_VIRTEX5
	VCC
	XNOR2
	XNOR3
	XNOR4
	XNOR5
	XOR2
	XOR3
	XOR4
	XOR5
	XORCY
	XORCY_D
	XORCY_L

END_COMPILE:unisim

==============================================================================

    > Log file /opt/Xilinx/10.1/ISE/verilog/mti_se/unisims_ver/cxl_unisim.log generated
    > Library mapping successful, setup file(s) modelsim.ini updated

compxlib[unisims_ver]: No error(s), no warning(s)

--> Compiling verilog unimacro library
    > unimacro compiled to /opt/Xilinx/10.1/ISE/verilog/mti_se/unimacro_ver

==============================================================================
START_COMPILE unimacro


Modifying /opt/modelsim/modeltech/modelsim.ini

Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module BRAM_SDP_MACRO

Top level modules:
	BRAM_SDP_MACRO

Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module BRAM_SINGLE_MACRO

Top level modules:
	BRAM_SINGLE_MACRO

Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module BRAM_TDP_MACRO

Top level modules:
	BRAM_TDP_MACRO

Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module FIFO_DUALCLOCK_MACRO

Top level modules:
	FIFO_DUALCLOCK_MACRO

Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module FIFO_SYNC_MACRO

Top level modules:
	FIFO_SYNC_MACRO

END_COMPILE:unimacro

==============================================================================

    > Log file /opt/Xilinx/10.1/ISE/verilog/mti_se/unimacro_ver/cxl_unimacro.log generated
    > Library mapping successful, setup file(s) modelsim.ini updated

compxlib[unimacro_ver]: No error(s), no warning(s)

--> Compiling verilog XilinxCoreLib library
    > XilinxCoreLib compiled to /opt/Xilinx/10.1/ISE/verilog/mti_se/XilinxCoreLib_ver

==============================================================================
START_COMPILE XilinxCoreLib


Modifying /opt/modelsim/modeltech/modelsim.ini

Modifying /opt/modelsim/modeltech/modelsim.ini

Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module BLK_MEM_GEN_V2_2_xst
-- Compiling module BLK_MEM_GEN_V2_2_output_stage
-- Compiling module BLK_MEM_GEN_V2_2
-- Compiling module DIST_MEM_GEN_V3_1
-- Compiling module CAM_V6_1
-- Compiling module FIFO_GENERATOR_V4_2_XST
-- Compiling module FIFO_GENERATOR_V4_2
-- Compiling module fifo_generator_v4_2_bhv_ver_as
-- Compiling module fifo_generator_v4_2_bhv_ver_ss
-- Compiling module fifo_generator_v4_2_bhv_ver_preload0
-- Compiling module PIPELINE_V6_0
-- Compiling module C_REG_LD_V6_0
-- Compiling module C_ACCUM_V6_0
-- Compiling module C_SHIFT_FD_V6_0
-- Compiling module C_GATE_BUS_V6_0
-- Compiling module C_ADDSUB_V6_0
-- Compiling module C_MUX_BIT_V6_0
-- Compiling module C_SHIFT_RAM_V6_0
-- Compiling module C_MUX_SLICE_BUFT_V6_0
-- Compiling module C_REG_FD_V6_0
-- Compiling module C_COMPARE_V6_0
-- Compiling module C_DECODE_BINARY_V6_0
-- Compiling module C_MUX_BUS_V6_0
-- Compiling module C_MUX_SLICE_BUFE_V6_0
-- Compiling module C_COUNTER_BINARY_V6_0
-- Compiling module C_TWOS_COMP_V6_0
-- Compiling module C_GATE_BIT_BUS_V6_0
-- Compiling module C_GATE_BIT_V6_0
-- Compiling module ASYNC_FIFO_V6_1
-- Compiling module C_DIST_MEM_V7_0
-- Compiling module BLK_MEM_GEN_V2_3_xst
-- Compiling module BLK_MEM_GEN_V2_3_output_stage
-- Compiling module BLK_MEM_GEN_V2_3
-- Compiling module BLKMEMDP_V6_0
-- Compiling module family
-- Compiling module MULT_GEN_V5_0_NON_SEQ
-- Compiling module MULT_GEN_V5_0_SEQ
-- Compiling module MULT_GEN_V5_0
-- Compiling module BLK_MEM_GEN_V2_7_xst
-- Compiling module BLK_MEM_GEN_V2_7_output_stage
-- Compiling module BLK_MEM_GEN_V2_7
-- Compiling module FIFO_GENERATOR_V2_0
-- Compiling module fifo_generator_v2_0_bhv_ver_as
-- Compiling module fifo_generator_v2_0_bhv_ver_ss
-- Compiling module fifo_generator_v2_0_bhv_ver_fifo16
-- Compiling module BLKMEMSP_V5_0
-- Compiling module C_DIST_MEM_V6_0
-- Compiling module BLKMEMDP_V5_0
-- Compiling module BLK_MEM_GEN_V2_4_xst
-- Compiling module BLK_MEM_GEN_V2_4_output_stage
-- Compiling module BLK_MEM_GEN_V2_4
-- Compiling module CAM_V5_0
-- Compiling module CAM_V4_0
-- Compiling module FIFO_GENERATOR_V3_1
-- Compiling module fifo_generator_v3_1_bhv_ver_as
-- Compiling module fifo_generator_v3_1_bhv_ver_ss
-- Compiling module fifo_generator_v3_1_bhv_ver_preload0
-- Compiling module FIFO_GENERATOR_V3_1_XST
-- Compiling module C_DIST_MEM_V5_1
-- Compiling module BLKMEMSP_V6_1
-- Compiling module C_COUNTER_BINARY_V4_0
-- Compiling module C_ADDSUB_V4_0
-- Compiling module C_SHIFT_FD_V4_0
-- Compiling module C_REG_FD_V4_0
-- Compiling module PIPELINE_V4_0
-- Compiling module C_ACCUM_V4_0
-- Compiling module C_TWOS_COMP_V4_0
-- Compiling module C_MUX_BUS_V4_0
-- Compiling module C_GATE_BUS_V4_0
-- Compiling module C_SHIFT_RAM_V4_0
-- Compiling module C_COMPARE_V4_0
-- Compiling module C_MUX_SLICE_BUFT_V4_0
-- Compiling module C_MUX_BIT_V4_0
-- Compiling module C_REG_LD_V4_0
-- Compiling module C_MUX_SLICE_BUFE_V4_0
-- Compiling module C_DECODE_BINARY_V4_0
-- Compiling module C_GATE_BIT_BUS_V4_0
-- Compiling module C_GATE_BIT_V4_0
-- Compiling module FIFO_GENERATOR_V2_2
-- Compiling module fifo_generator_v2_2_bhv_ver_as
-- Compiling module fifo_generator_v2_2_bhv_ver_ss
-- Compiling module fifo_generator_v2_2_bhv_ver_fifo16
-- Compiling module fifo_generator_v2_2_bhv_ver_preload0
-- Compiling module ASYNC_FIFO_V5_0
-- Compiling module BLKMEMSP_V3_2
-- Compiling module C_GATE_BIT_BUS_V7_0
-- Compiling module C_SHIFT_RAM_V7_0
-- Compiling module C_MUX_SLICE_BUFT_V7_0
-- Compiling module C_MUX_BUS_V7_0
-- Compiling module C_REG_FD_V7_0
-- Compiling module C_MUX_BIT_V7_0
-- Compiling module C_TWOS_COMP_V7_0
-- Compiling module C_DECODE_BINARY_V7_0
-- Compiling module C_GATE_BIT_V7_0
-- Compiling module C_SHIFT_FD_V7_0
-- Compiling module C_REG_LD_V7_0
-- Compiling module C_COMPARE_V7_0
-- Compiling module C_COUNTER_BINARY_V7_0
-- Compiling module C_MUX_SLICE_BUFE_V7_0
-- Compiling module PIPELINE_V7_0
-- Compiling module C_ACCUM_V7_0
-- Compiling module C_ADDSUB_V7_0
-- Compiling module C_GATE_BUS_V7_0
-- Compiling module LFSR_V3_0
-- Compiling module LFSR_V3_0_DVUNIT_VER
-- Compiling module SYNC_FIFO_V4_0
-- Compiling module MEM_BLK_V4_0
-- Compiling module FIFO_GENERATOR_V3_2
-- Compiling module fifo_generator_v3_2_bhv_ver_as
-- Compiling module fifo_generator_v3_2_bhv_ver_ss
-- Compiling module fifo_generator_v3_2_bhv_ver_preload0
-- Compiling module FIFO_GENERATOR_V3_2_XST
-- Compiling module FIFO_GENERATOR_V1_0
-- Compiling module fifo_generator_v1_0_bhv_ver_as
-- Compiling module fifo_generator_v1_0_bhv_ver_ss
-- Compiling module fifo_generator_v1_0_bhv_ver_fifo16
-- Compiling module DIST_MEM_GEN_V1_1
-- Compiling module C_DIST_MEM_V7_1
-- Compiling module LFSR_V2_0
-- Compiling module LFSR_V2_0_DVUNIT_VER
-- Compiling module BLK_MEM_GEN_V2_6_xst
-- Compiling module BLK_MEM_GEN_V2_6_output_stage
-- Compiling module BLK_MEM_GEN_V2_6
-- Compiling module FIFO_GENERATOR_V2_3
-- Compiling module fifo_generator_v2_3_bhv_ver_as
-- Compiling module fifo_generator_v2_3_bhv_ver_ss
-- Compiling module fifo_generator_v2_3_bhv_ver_fifo16
-- Compiling module fifo_generator_v2_3_bhv_ver_preload0
-- Compiling module FIFO_GENERATOR_V4_3_XST
-- Compiling module FIFO_GENERATOR_V4_3
-- Compiling module fifo_generator_v4_3_bhv_ver_as
-- Compiling module fifo_generator_v4_3_bhv_ver_ss
-- Compiling module fifo_generator_v4_3_bhv_ver_preload0
-- Compiling module BLKMEMSP_V6_2
-- Compiling module C_MUX_SLICE_BUFT_V3_0
-- Compiling module C_ACCUM_V3_0
-- Compiling module C_REG_LD_V3_0
-- Compiling module C_DIST_MEM_V3_0
-- Compiling module PIPELINE_V3_0
-- Compiling module C_GATE_BUS_V3_0
-- Compiling module C_TWOS_COMP_V3_0
-- Compiling module C_ADDSUB_V3_0
-- Compiling module C_COUNTER_BINARY_V3_0
-- Compiling module C_MUX_BUS_V3_0
-- Compiling module C_GATE_BIT_BUS_V3_0
-- Compiling module C_DECODE_BINARY_V3_0
-- Compiling module C_GATE_BIT_V3_0
-- Compiling module C_MUX_BIT_V3_0
-- Compiling module C_SHIFT_FD_V3_0
-- Compiling module C_COMPARE_V3_0
-- Compiling module C_SHIFT_RAM_V3_0
-- Compiling module C_MUX_SLICE_BUFE_V3_0
-- Compiling module C_REG_FD_V3_0
-- Compiling module BLKMEMDP_V6_3
-- Compiling module FIFO_GENERATOR_V4_4
-- Compiling module fifo_generator_v4_4_bhv_ver_as
-- Compiling module fifo_generator_v4_4_bhv_ver_ss
-- Compiling module fifo_generator_v4_4_bhv_ver_preload0
-- Compiling module FIFO_GENERATOR_V4_4_XST
-- Compiling module BLKMEMDP_V6_1
-- Compiling module C_DIST_MEM_V4_1
-- Compiling module MULT_GEN_V6_0_SEQ
-- Compiling module MULT_GEN_V6_0
-- Compiling module MULT_GEN_V6_0_NON_SEQ
-- Compiling module ASYNC_FIFO_V5_1
-- Compiling module BLKMEMDP_V3_2
-- Compiling module C_DIST_MEM_V4_0
-- Compiling module DIST_MEM_GEN_V3_3
-- Compiling module ASYNC_FIFO_V4_0
-- Compiling module fifoctlr_ns_v4
-- Compiling module memory_v4
-- Compiling module bcount_up_ainit_v4
-- Compiling module binary_to_gray_v4
-- Compiling module eq_compare_v4
-- Compiling module reg_ainit_v4
-- Compiling module and_a_notb_v4
-- Compiling module and_a_notb_fd_v4
-- Compiling module nand_a_notb_fd_v4
-- Compiling module and_a_b_notc_v4
-- Compiling module and_a_b_c_notd_v4
-- Compiling module or_fd_v4
-- Compiling module and_fd_v4
-- Compiling module nand_fd_v4
-- Compiling module almost_reg_v4
-- Compiling module and_a_b_v4
-- Compiling module or3_fd_v4
-- Compiling module count_sub_reg_v4
-- Compiling module or_a_b_v4
-- Compiling module xor_gate_bit_v4
-- Compiling module gray_to_binary_v4
-- Compiling module full_flag_reg_v4
-- Compiling module empty_flag_reg_v4
-- Compiling module almst_full_v4
-- Compiling module almst_empty_v4
-- Compiling module MULT_GEN_V4_0
-- Compiling module C_COUNTER_BINARY_V2_0
-- Compiling module C_MUX_BIT_V2_0
-- Compiling module C_DIST_MEM_V2_0
-- Compiling module C_REG_FD_V2_0
-- Compiling module C_TWOS_COMP_V2_0
-- Compiling module C_GATE_BIT_V2_0
-- Compiling module PIPELINE_V2_0
-- Compiling module C_GATE_BUS_V2_0
-- Compiling module C_ACCUM_V2_0
-- Compiling module C_DECODE_BINARY_V2_0
-- Compiling module C_MUX_BUS_V2_0
-- Compiling module C_REG_LD_V2_0
-- Compiling module C_MUX_SLICE_BUFT_V2_0
-- Compiling module C_SHIFT_RAM_V2_0
-- Compiling module C_ADDSUB_V2_0
-- Compiling module C_COMPARE_V2_0
-- Compiling module C_GATE_BIT_BUS_V2_0
-- Compiling module C_MUX_SLICE_BUFE_V2_0
-- Compiling module C_SHIFT_FD_V2_0
-- Compiling module BLK_MEM_GEN_V2_5_xst
-- Compiling module BLK_MEM_GEN_V2_5_output_stage
-- Compiling module BLK_MEM_GEN_V2_5
-- Compiling module BLK_MEM_GEN_V2_1_xst
-- Compiling module BLK_MEM_GEN_V2_1_output_stage
-- Compiling module BLK_MEM_GEN_V2_1
-- Compiling module FIFO_GENERATOR_V2_1
-- Compiling module fifo_generator_v2_1_bhv_ver_as
-- Compiling module fifo_generator_v2_1_bhv_ver_ss
-- Compiling module fifo_generator_v2_1_bhv_ver_fifo16
-- Compiling module fifo_generator_v2_1_bhv_ver_preload0
-- Compiling module SYNC_FIFO_V3_0
-- Compiling module MEM_BLK
-- Compiling module FIFO_GENERATOR_V1_1
-- Compiling module fifo_generator_v1_1_bhv_ver_as
-- Compiling module fifo_generator_v1_1_bhv_ver_ss
-- Compiling module fifo_generator_v1_1_bhv_ver_fifo16
-- Compiling module DIST_MEM_GEN_V3_4_XST
-- Compiling module DIST_MEM_GEN_V3_4
-- Compiling module BLKMEMDP_V4_0
-- Compiling module BLKMEMSP_V6_0
-- Compiling module BLK_MEM_GEN_V1_1_xst
-- Compiling module BLK_MEM_GEN_V1_1_output_stage
-- Compiling module BLK_MEM_GEN_V1_1
-- Compiling module DIST_MEM_GEN_V2_1
-- Compiling module CAM_V5_1
-- Compiling module BLK_MEM_GEN_V2_8_output_stage
-- Compiling module BLK_MEM_GEN_V2_8
-- Compiling module BLK_MEM_GEN_V2_8_xst
-- Compiling module FIFO_GENERATOR_V4_1_XST
-- Compiling module FIFO_GENERATOR_V4_1
-- Compiling module fifo_generator_v4_1_bhv_ver_as
-- Compiling module fifo_generator_v4_1_bhv_ver_ss
-- Compiling module fifo_generator_v4_1_bhv_ver_preload0
-- Compiling module MULT_GEN_V7_0
-- Compiling module MULT_GEN_V7_0_SEQ
-- Compiling module MULT_GEN_V7_0_NON_SEQ
-- Compiling module ASYNC_FIFO_V6_0
-- Compiling module BLKMEMDP_V6_2
-- Compiling module C_COMPARE_V5_0
-- Compiling module C_GATE_BIT_BUS_V5_0
-- Compiling module C_DECODE_BINARY_V5_0
-- Compiling module C_TWOS_COMP_V5_0
-- Compiling module C_SHIFT_RAM_V5_0
-- Compiling module C_GATE_BIT_V5_0
-- Compiling module C_MUX_SLICE_BUFE_V5_0
-- Compiling module C_ADDSUB_V5_0
-- Compiling module C_MUX_BIT_V5_0
-- Compiling module C_ACCUM_V5_1
-- Compiling module C_ACCUM_V5_0
-- Compiling module PIPELINE_V5_0
-- Compiling module C_SHIFT_FD_V5_0
-- Compiling module C_REG_LD_V5_0
-- Compiling module C_REG_FD_V5_0
-- Compiling module C_COUNTER_BINARY_V5_0
-- Compiling module C_MUX_SLICE_BUFT_V5_0
-- Compiling module C_MUX_BUS_V5_0
-- Compiling module C_GATE_BUS_V5_0
-- Compiling module BLKMEMSP_V4_0
-- Compiling module SYNC_FIFO_V5_0
-- Compiling module MEM_BLK_V5_0
-- Compiling module C_DIST_MEM_V5_0
-- Compiling module DIST_MEM_GEN_V3_2
-- Compiling module FIFO_GENERATOR_V3_3_XST
-- Compiling module FIFO_GENERATOR_V3_3
-- Compiling module fifo_generator_v3_3_bhv_ver_as
-- Compiling module fifo_generator_v3_3_bhv_ver_ss
-- Compiling module fifo_generator_v3_3_bhv_ver_preload0
-- Compiling module DECODE_8B10B_V5_0
-- Compiling module decode_8b10b_v5_0_base
-- Compiling module pci_exp_4_lane_64b_dsport
-- Compiling module pci_exp_1_lane_64b_dsport
-- Compiling module DECODE_8B10B_V7_0
-- Compiling module decode_8b10b_v7_0_base
-- Compiling module DECODE_8B10B_V7_1
-- Compiling module decode_8b10b_v7_1_base
-- Compiling module DECODE_8B10B_V6_0
-- Compiling module decode_8b10b_v6_0_base
-- Compiling module ENCODE_8B10B_V4_0
-- Compiling module encode_8b10b_v4_0_base
-- Compiling module ENCODE_8B10B_V5_0
-- Compiling module encode_8b10b_v5_0_base
-- Compiling module TRIG_TABLE_V4_0
-- Compiling module C_SIN_COS_V4_0
-- Compiling module PIPE_BHV_V4_0
###### /opt/Xilinx/10.1/ISE/verilog/mti_se/XilinxCoreLib_ver/XilinxCoreLib_ver_source.v(509561): `define true 1'b1
** Warning: /opt/Xilinx/10.1/ISE/verilog/mti_se/XilinxCoreLib_ver/XilinxCoreLib_ver_source.v(509561): [TMREN] - Redefinition of macro: true.
###### /opt/Xilinx/10.1/ISE/verilog/mti_se/XilinxCoreLib_ver/XilinxCoreLib_ver_source.v(509562): `define false 1'b0
** Warning: /opt/Xilinx/10.1/ISE/verilog/mti_se/XilinxCoreLib_ver/XilinxCoreLib_ver_source.v(509562): [TMREN] - Redefinition of macro: false.
-- Compiling module C_DA_FIR_V7_0
###### /opt/Xilinx/10.1/ISE/verilog/mti_se/XilinxCoreLib_ver/XilinxCoreLib_ver_source.v(510725): `define allXs {C_WIDTH{1'bx}}
** Warning: /opt/Xilinx/10.1/ISE/verilog/mti_se/XilinxCoreLib_ver/XilinxCoreLib_ver_source.v(510725): [TMREN] - Redefinition of macro: allXs.
###### /opt/Xilinx/10.1/ISE/verilog/mti_se/XilinxCoreLib_ver/XilinxCoreLib_ver_source.v(510726): `define all1s {C_WIDTH{1'b1}}
** Warning: /opt/Xilinx/10.1/ISE/verilog/mti_se/XilinxCoreLib_ver/XilinxCoreLib_ver_source.v(510726): [TMREN] - Redefinition of macro: all1s.
-- Compiling module PIPE_BHV_V5_1
-- Compiling module TRIG_TABLE_V5_1
-- Compiling module C_SIN_COS_V5_1
-- Compiling module DITHER_ADD_V4_0
-- Compiling module C_DDS_V4_0
-- Compiling module DITHER_V4_0
-- Compiling module XFFT1024_V1_1
-- Compiling module PE1
-- Compiling module PE0
-- Compiling module unbias_round
-- Compiling module arithmetic_shift
-- Compiling module cmplx_mult
-- Compiling module signed_mult
-- Compiling module dragonfly
-- Compiling module butterfly
-- Compiling module inverter
-- Compiling module DDS_ROUND_V4_1
-- Compiling module DITHER_ADD_V4_1
-- Compiling module DITHER_V4_1
-- Compiling module C_EFF_V4_1
-- Compiling module C_DDS_V4_1
-- Compiling module C_BIT_CORRELATOR_V3_0
-- Compiling module TRIG_TABLE_V4_2
-- Compiling module PIPE_BHV_V4_2
-- Compiling module C_SIN_COS_V4_2
-- Compiling module C_CIC_V3_0
-- Compiling module C_SIN_COS_V5_0
-- Compiling module PIPE_BHV_V5_0
-- Compiling module TRIG_TABLE_V5_0
-- Compiling module C_DA_1D_DCT_V2_1
-- Compiling module C_DA_FIR_V8_0
-- Compiling module C_DA_FIR_V6_0
###### /opt/Xilinx/10.1/ISE/verilog/mti_se/XilinxCoreLib_ver/XilinxCoreLib_ver_source.v(519001): `define all0s 'b0
** Warning: /opt/Xilinx/10.1/ISE/verilog/mti_se/XilinxCoreLib_ver/XilinxCoreLib_ver_source.v(519001): [TMREN] - Redefinition of macro: all0s.
-- Compiling module C_DA_2D_DCT_V2_0
-- Compiling module C_DA_FIR_V9_0
###### /opt/Xilinx/10.1/ISE/verilog/mti_se/XilinxCoreLib_ver/XilinxCoreLib_ver_source.v(520382): `define all0s {C_RESULT_WIDTH{1'b0}}
** Warning: /opt/Xilinx/10.1/ISE/verilog/mti_se/XilinxCoreLib_ver/XilinxCoreLib_ver_source.v(520382): [TMREN] - Redefinition of macro: all0s.
###### /opt/Xilinx/10.1/ISE/verilog/mti_se/XilinxCoreLib_ver/XilinxCoreLib_ver_source.v(520384): `define MAX_NUMBER_SAMPLES 8          // Maximum number of samples that can be stored in the last input FIFO  
** Warning: /opt/Xilinx/10.1/ISE/verilog/mti_se/XilinxCoreLib_ver/XilinxCoreLib_ver_source.v(520384): [TMREN] - Redefinition of macro: MAX_NUMBER_SAMPLES.
-- Compiling module TRIG_TABLE_V4_1
###### /opt/Xilinx/10.1/ISE/verilog/mti_se/XilinxCoreLib_ver/XilinxCoreLib_ver_source.v(521544): `define allXs {C_WIDTH{1'bx}}
** Warning: /opt/Xilinx/10.1/ISE/verilog/mti_se/XilinxCoreLib_ver/XilinxCoreLib_ver_source.v(521544): [TMREN] - Redefinition of macro: allXs.
###### /opt/Xilinx/10.1/ISE/verilog/mti_se/XilinxCoreLib_ver/XilinxCoreLib_ver_source.v(521545): `define all1s {C_WIDTH{1'b1}}
** Warning: /opt/Xilinx/10.1/ISE/verilog/mti_se/XilinxCoreLib_ver/XilinxCoreLib_ver_source.v(521545): [TMREN] - Redefinition of macro: all1s.
-- Compiling module PIPE_BHV_V4_1
-- Compiling module C_SIN_COS_V4_1

Top level modules:
	BLK_MEM_GEN_V2_2_xst
	DIST_MEM_GEN_V3_1
	CAM_V6_1
	FIFO_GENERATOR_V4_2_XST
	PIPELINE_V6_0
	C_REG_LD_V6_0
	C_ACCUM_V6_0
	C_GATE_BUS_V6_0
	C_SHIFT_RAM_V6_0
	C_MUX_SLICE_BUFT_V6_0
	C_DECODE_BINARY_V6_0
	C_MUX_SLICE_BUFE_V6_0
	C_COUNTER_BINARY_V6_0
	C_TWOS_COMP_V6_0
	C_GATE_BIT_BUS_V6_0
	C_GATE_BIT_V6_0
	ASYNC_FIFO_V6_1
	C_DIST_MEM_V7_0
	BLK_MEM_GEN_V2_3_xst
	BLKMEMDP_V6_0
	family
	BLK_MEM_GEN_V2_7_xst
	FIFO_GENERATOR_V2_0
	BLKMEMSP_V5_0
	C_DIST_MEM_V6_0
	BLKMEMDP_V5_0
	BLK_MEM_GEN_V2_4_xst
	CAM_V5_0
	CAM_V4_0
	FIFO_GENERATOR_V3_1_XST
	C_DIST_MEM_V5_1
	BLKMEMSP_V6_1
	C_SHIFT_FD_V4_0
	PIPELINE_V4_0
	C_TWOS_COMP_V4_0
	C_GATE_BUS_V4_0
	C_SHIFT_RAM_V4_0
	C_MUX_SLICE_BUFT_V4_0
	C_REG_LD_V4_0
	C_MUX_SLICE_BUFE_V4_0
	C_DECODE_BINARY_V4_0
	C_GATE_BIT_BUS_V4_0
	FIFO_GENERATOR_V2_2
	ASYNC_FIFO_V5_0
	BLKMEMSP_V3_2
	C_GATE_BIT_BUS_V7_0
	C_SHIFT_RAM_V7_0
	C_MUX_SLICE_BUFT_V7_0
	C_TWOS_COMP_V7_0
	C_DECODE_BINARY_V7_0
	C_GATE_BIT_V7_0
	C_REG_LD_V7_0
	C_COUNTER_BINARY_V7_0
	C_MUX_SLICE_BUFE_V7_0
	PIPELINE_V7_0
	C_ACCUM_V7_0
	C_GATE_BUS_V7_0
	LFSR_V3_0
	SYNC_FIFO_V4_0
	FIFO_GENERATOR_V3_2_XST
	FIFO_GENERATOR_V1_0
	DIST_MEM_GEN_V1_1
	C_DIST_MEM_V7_1
	LFSR_V2_0
	BLK_MEM_GEN_V2_6_xst
	FIFO_GENERATOR_V2_3
	FIFO_GENERATOR_V4_3_XST
	BLKMEMSP_V6_2
	C_MUX_SLICE_BUFT_V3_0
	C_ACCUM_V3_0
	C_REG_LD_V3_0
	C_DIST_MEM_V3_0
	PIPELINE_V3_0
	C_GATE_BUS_V3_0
	C_TWOS_COMP_V3_0
	C_COUNTER_BINARY_V3_0
	C_GATE_BIT_BUS_V3_0
	C_DECODE_BINARY_V3_0
	C_GATE_BIT_V3_0
	C_SHIFT_FD_V3_0
	C_SHIFT_RAM_V3_0
	C_MUX_SLICE_BUFE_V3_0
	BLKMEMDP_V6_3
	FIFO_GENERATOR_V4_4_XST
	BLKMEMDP_V6_1
	C_DIST_MEM_V4_1
	MULT_GEN_V6_0
	ASYNC_FIFO_V5_1
	BLKMEMDP_V3_2
	C_DIST_MEM_V4_0
	DIST_MEM_GEN_V3_3
	ASYNC_FIFO_V4_0
	eq_compare_v4
	and_a_b_notc_v4
	and_a_b_c_notd_v4
	or_fd_v4
	almost_reg_v4
	xor_gate_bit_v4
	MULT_GEN_V4_0
	C_COUNTER_BINARY_V2_0
	C_DIST_MEM_V2_0
	C_TWOS_COMP_V2_0
	C_GATE_BIT_V2_0
	PIPELINE_V2_0
	C_GATE_BUS_V2_0
	C_ACCUM_V2_0
	C_DECODE_BINARY_V2_0
	C_REG_LD_V2_0
	C_MUX_SLICE_BUFT_V2_0
	C_SHIFT_RAM_V2_0
	C_GATE_BIT_BUS_V2_0
	C_MUX_SLICE_BUFE_V2_0
	C_SHIFT_FD_V2_0
	BLK_MEM_GEN_V2_5_xst
	BLK_MEM_GEN_V2_1_xst
	FIFO_GENERATOR_V2_1
	SYNC_FIFO_V3_0
	FIFO_GENERATOR_V1_1
	DIST_MEM_GEN_V3_4_XST
	BLKMEMSP_V6_0
	BLK_MEM_GEN_V1_1_xst
	DIST_MEM_GEN_V2_1
	CAM_V5_1
	BLK_MEM_GEN_V2_8_xst
	FIFO_GENERATOR_V4_1_XST
	MULT_GEN_V7_0
	ASYNC_FIFO_V6_0
	BLKMEMDP_V6_2
	C_GATE_BIT_BUS_V5_0
	C_DECODE_BINARY_V5_0
	C_GATE_BIT_V5_0
	C_MUX_SLICE_BUFE_V5_0
	C_ACCUM_V5_1
	PIPELINE_V5_0
	C_REG_LD_V5_0
	C_COUNTER_BINARY_V5_0
	C_MUX_SLICE_BUFT_V5_0
	C_GATE_BUS_V5_0
	BLKMEMSP_V4_0
	SYNC_FIFO_V5_0
	DIST_MEM_GEN_V3_2
	FIFO_GENERATOR_V3_3_XST
	DECODE_8B10B_V5_0
	pci_exp_4_lane_64b_dsport
	pci_exp_1_lane_64b_dsport
	DECODE_8B10B_V7_0
	DECODE_8B10B_V7_1
	DECODE_8B10B_V6_0
	ENCODE_8B10B_V4_0
	ENCODE_8B10B_V5_0
	C_DA_FIR_V7_0
	C_SIN_COS_V5_1
	C_DDS_V4_0
	XFFT1024_V1_1
	C_DDS_V4_1
	C_BIT_CORRELATOR_V3_0
	C_SIN_COS_V4_2
	C_CIC_V3_0
	C_SIN_COS_V5_0
	C_DA_FIR_V8_0
	C_DA_FIR_V6_0
	C_DA_2D_DCT_V2_0
	C_DA_FIR_V9_0

END_COMPILE:XilinxCoreLib

==============================================================================

    > Log file /opt/Xilinx/10.1/ISE/verilog/mti_se/XilinxCoreLib_ver/cxl_XilinxCoreLib.log generated
    > Library mapping successful, setup file(s) modelsim.ini updated

compxlib[XilinxCoreLib_ver]: No error(s), 9 warning(s)

--> Compiling verilog simprim library
    > Simprim compiled to /opt/Xilinx/10.1/ISE/verilog/mti_se/simprims_ver

==============================================================================
START_COMPILE simprim


Modifying /opt/modelsim/modeltech/modelsim.ini

Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module X_AFIFO36_INTERNAL
-- Compiling module X_AND16
-- Compiling module X_AND2
-- Compiling module X_AND3
-- Compiling module X_AND32
-- Compiling module X_AND4
-- Compiling module X_AND5
-- Compiling module X_AND6
-- Compiling module X_AND7
-- Compiling module X_AND8
-- Compiling module X_AND9
-- Compiling module X_ARAMB36_INTERNAL
-- Compiling module X_BPAD
-- Compiling module X_BSCAN_FPGACORE
-- Compiling module X_BSCAN_SPARTAN2
-- Compiling module X_BSCAN_SPARTAN3
-- Compiling module X_BSCAN_SPARTAN3A
-- Compiling module X_BSCAN_VIRTEX
-- Compiling module X_BSCAN_VIRTEX2
-- Compiling module X_BSCAN_VIRTEX4
-- Compiling module X_BSCAN_VIRTEX5
-- Compiling module X_BUF
-- Compiling module X_BUFGCTRL
-- Compiling module X_BUFGMUX
-- Compiling module X_BUFGMUX_1
-- Compiling module X_BUFR
-- Compiling module X_CARRY4
-- Compiling module X_CKBUF
-- Compiling module X_CLKDLL
-- Compiling module x_clkdll_maximum_period_check
-- Compiling module X_CLKDLLE
-- Compiling module x_clkdlle_maximum_period_check
-- Compiling module X_CLK_DIV
-- Compiling module X_CRC32
-- Compiling module X_CRC64
-- Compiling module X_DCM
-- Compiling module x_dcm_clock_divide_by_2
-- Compiling module x_dcm_maximum_period_check
-- Compiling module x_dcm_clock_lost
-- Compiling module X_DCM_ADV
-- Compiling module x_dcm_adv_clock_divide_by_2
-- Compiling module x_dcm_adv_maximum_period_check
-- Compiling module x_dcm_adv_clock_lost
-- Compiling module X_DCM_SP
-- Compiling module x_dcm_sp_clock_divide_by_2
-- Compiling module x_dcm_sp_maximum_period_check
-- Compiling module x_dcm_sp_clock_lost
-- Compiling module X_DNA_PORT
-- Compiling module X_DSP48
-- Compiling module X_DSP48A
-- Compiling module X_DSP48E
-- Compiling module X_FDD
-- Compiling UDP ffsrced
-- Compiling module X_FDDRCPE
-- Compiling module X_FDDRRSE
-- Compiling module X_FF
-- Compiling UDP ffsrce
-- Compiling module X_FF_CPLD
-- Compiling UDP ffsrcecpld
-- Compiling module X_FIFO16
-- Compiling module X_FIFO18
-- Compiling module X_FIFO18_36
-- Compiling module X_FIFO36_72_EXP
-- Compiling module X_FIFO36_EXP
-- Compiling module X_IBUFDS
-- Compiling module X_IBUFDS_DLY_ADJ
-- Compiling module X_IBUF_DLY_ADJ
-- Compiling module X_IDDR
-- Compiling module X_IDDR2
-- Compiling module X_IDDR_2CLK
-- Compiling module X_IDELAY
-- Compiling module X_IDELAYCTRL
-- Compiling module X_INV
-- Compiling module X_IODELAY
-- Compiling module X_IPAD
-- Compiling module X_ISERDES
-- Compiling module X_ISERDES_NODELAY
-- Compiling module X_KEEPER
-- Compiling module X_LATCH
-- Compiling UDP latchsr
-- Compiling module X_LATCHE
-- Compiling UDP latchsre
-- Compiling module X_LATCH_CPLD
-- Compiling UDP latchsrcpld
-- Compiling module X_LUT2
-- Compiling UDP x_lut2_mux4
-- Compiling module X_LUT3
-- Compiling UDP x_lut3_mux4
-- Compiling module X_LUT4
-- Compiling module X_LUT5
-- Compiling module X_LUT6
-- Compiling module X_LUT6_2
-- Compiling module X_LUT7
-- Compiling UDP x_lut7_mux4
-- Compiling module X_LUT8
-- Compiling UDP x_lut8_mux4
-- Compiling module X_MULT18X18
-- Compiling module X_MULT18X18S
-- Compiling module X_MULT18X18SIO
-- Compiling module X_MUX2
-- Compiling UDP mux
-- Compiling module X_OBUF
-- Compiling module X_OBUFDS
-- Compiling module X_OBUFT
-- Compiling module X_OBUFTDS
-- Compiling module X_ODDR
-- Compiling module X_ODDR2
-- Compiling module X_ONE
-- Compiling module X_OPAD
-- Compiling module X_OR16
-- Compiling module X_OR2
-- Compiling module X_OR3
-- Compiling module X_OR32
-- Compiling module X_OR4
-- Compiling module X_OR5
-- Compiling module X_OR6
-- Compiling module X_OR7
-- Compiling module X_OR8
-- Compiling module X_OR9
-- Compiling module X_OSERDES
-- Compiling module X_PD
-- Compiling module X_PLL_ADV
-- Compiling module X_PMCD
-- Compiling module X_PU
-- Compiling module X_RAM32M
-- Compiling module X_RAM64M
-- Compiling module X_RAMB16
-- Compiling module X_RAMB16BWE
-- Compiling module X_RAMB16BWER
-- Compiling module X_RAMB16_S1
-- Compiling module X_RAMB16_S18
-- Compiling module X_RAMB16_S18_S18
-- Compiling module X_RAMB16_S18_S36
-- Compiling module X_RAMB16_S1_S1
-- Compiling module X_RAMB16_S1_S18
-- Compiling module X_RAMB16_S1_S2
-- Compiling module X_RAMB16_S1_S36
-- Compiling module X_RAMB16_S1_S4
-- Compiling module X_RAMB16_S1_S9
-- Compiling module X_RAMB16_S2
-- Compiling module X_RAMB16_S2_S18
-- Compiling module X_RAMB16_S2_S2
-- Compiling module X_RAMB16_S2_S36
-- Compiling module X_RAMB16_S2_S4
-- Compiling module X_RAMB16_S2_S9
-- Compiling module X_RAMB16_S36
-- Compiling module X_RAMB16_S36_S36
-- Compiling module X_RAMB16_S4
-- Compiling module X_RAMB16_S4_S18
-- Compiling module X_RAMB16_S4_S36
-- Compiling module X_RAMB16_S4_S4
-- Compiling module X_RAMB16_S4_S9
-- Compiling module X_RAMB16_S9
-- Compiling module X_RAMB16_S9_S18
-- Compiling module X_RAMB16_S9_S36
-- Compiling module X_RAMB16_S9_S9
-- Compiling module X_RAMB18
-- Compiling module X_RAMB18SDP
-- Compiling module X_RAMB36SDP_EXP
-- Compiling module X_RAMB36_EXP
-- Compiling module X_RAMB4_S1
-- Compiling module X_RAMB4_S16
-- Compiling module X_RAMB4_S16_S16
-- Compiling module X_RAMB4_S1_S1
-- Compiling module X_RAMB4_S1_S16
-- Compiling module X_RAMB4_S1_S2
-- Compiling module X_RAMB4_S1_S4
-- Compiling module X_RAMB4_S1_S8
-- Compiling module X_RAMB4_S2
-- Compiling module X_RAMB4_S2_S16
-- Compiling module X_RAMB4_S2_S2
-- Compiling module X_RAMB4_S2_S4
-- Compiling module X_RAMB4_S2_S8
-- Compiling module X_RAMB4_S4
-- Compiling module X_RAMB4_S4_S16
-- Compiling module X_RAMB4_S4_S4
-- Compiling module X_RAMB4_S4_S8
-- Compiling module X_RAMB4_S8
-- Compiling module X_RAMB4_S8_S16
-- Compiling module X_RAMB4_S8_S8
-- Compiling module X_RAMD128
-- Compiling module X_RAMD16
-- Compiling module X_RAMD32
-- Compiling module X_RAMD64
-- Compiling module X_RAMD64_ADV
-- Compiling module X_RAMS128
-- Compiling module X_RAMS16
-- Compiling module X_RAMS256
-- Compiling module X_RAMS32
-- Compiling module X_RAMS64
-- Compiling module X_RAMS64_ADV
-- Compiling module X_SFF
-- Compiling UDP sffsrce
-- Compiling module X_SIM_CONFIG_S3A
-- Compiling module X_SIM_CONFIG_V5
-- Compiling module X_SPI_ACCESS
-- Compiling module X_SRL16E
-- Compiling module X_SRLC16E
-- Compiling module X_SRLC32E
-- Compiling module X_SUH
-- Compiling module X_SYSMON
-- Compiling module X_TRI
-- Compiling module X_UPAD
-- Compiling module X_XOR16
-- Compiling module X_XOR2
-- Compiling module X_XOR3
-- Compiling module X_XOR32
-- Compiling module X_XOR4
-- Compiling module X_XOR5
-- Compiling module X_XOR6
-- Compiling module X_XOR7
-- Compiling module X_XOR8
-- Compiling module X_ZERO

Top level modules:
	X_AND16
	X_AND2
	X_AND3
	X_AND32
	X_AND4
	X_AND5
	X_AND6
	X_AND7
	X_AND8
	X_AND9
	X_BPAD
	X_BSCAN_FPGACORE
	X_BSCAN_SPARTAN2
	X_BSCAN_SPARTAN3
	X_BSCAN_SPARTAN3A
	X_BSCAN_VIRTEX
	X_BSCAN_VIRTEX2
	X_BSCAN_VIRTEX4
	X_BSCAN_VIRTEX5
	X_BUF
	X_BUFGCTRL
	X_BUFGMUX
	X_BUFGMUX_1
	X_BUFR
	X_CARRY4
	X_CKBUF
	X_CLKDLL
	X_CLKDLLE
	X_CLK_DIV
	X_CRC32
	X_CRC64
	X_DCM
	X_DCM_ADV
	X_DCM_SP
	X_DNA_PORT
	X_DSP48
	X_DSP48A
	X_DSP48E
	X_FDD
	X_FDDRCPE
	X_FDDRRSE
	X_FF
	X_FF_CPLD
	X_FIFO16
	X_FIFO18
	X_FIFO18_36
	X_FIFO36_72_EXP
	X_FIFO36_EXP
	X_IBUFDS
	X_IBUFDS_DLY_ADJ
	X_IBUF_DLY_ADJ
	X_IDDR
	X_IDDR2
	X_IDDR_2CLK
	X_IDELAY
	X_IDELAYCTRL
	X_INV
	X_IODELAY
	X_IPAD
	X_ISERDES
	X_ISERDES_NODELAY
	X_KEEPER
	X_LATCH
	X_LATCHE
	X_LATCH_CPLD
	X_LUT2
	X_LUT3
	X_LUT4
	X_LUT5
	X_LUT6
	X_LUT6_2
	X_LUT7
	X_LUT8
	X_MULT18X18
	X_MULT18X18S
	X_MULT18X18SIO
	X_MUX2
	X_OBUF
	X_OBUFDS
	X_OBUFT
	X_OBUFTDS
	X_ODDR
	X_ODDR2
	X_ONE
	X_OPAD
	X_OR16
	X_OR2
	X_OR3
	X_OR32
	X_OR4
	X_OR5
	X_OR6
	X_OR7
	X_OR8
	X_OR9
	X_OSERDES
	X_PD
	X_PLL_ADV
	X_PMCD
	X_PU
	X_RAM32M
	X_RAM64M
	X_RAMB16
	X_RAMB16BWE
	X_RAMB16BWER
	X_RAMB16_S1
	X_RAMB16_S18
	X_RAMB16_S18_S18
	X_RAMB16_S18_S36
	X_RAMB16_S1_S1
	X_RAMB16_S1_S18
	X_RAMB16_S1_S2
	X_RAMB16_S1_S36
	X_RAMB16_S1_S4
	X_RAMB16_S1_S9
	X_RAMB16_S2
	X_RAMB16_S2_S18
	X_RAMB16_S2_S2
	X_RAMB16_S2_S36
	X_RAMB16_S2_S4
	X_RAMB16_S2_S9
	X_RAMB16_S36
	X_RAMB16_S36_S36
	X_RAMB16_S4
	X_RAMB16_S4_S18
	X_RAMB16_S4_S36
	X_RAMB16_S4_S4
	X_RAMB16_S4_S9
	X_RAMB16_S9
	X_RAMB16_S9_S18
	X_RAMB16_S9_S36
	X_RAMB16_S9_S9
	X_RAMB18
	X_RAMB18SDP
	X_RAMB36SDP_EXP
	X_RAMB36_EXP
	X_RAMB4_S1
	X_RAMB4_S16
	X_RAMB4_S16_S16
	X_RAMB4_S1_S1
	X_RAMB4_S1_S16
	X_RAMB4_S1_S2
	X_RAMB4_S1_S4
	X_RAMB4_S1_S8
	X_RAMB4_S2
	X_RAMB4_S2_S16
	X_RAMB4_S2_S2
	X_RAMB4_S2_S4
	X_RAMB4_S2_S8
	X_RAMB4_S4
	X_RAMB4_S4_S16
	X_RAMB4_S4_S4
	X_RAMB4_S4_S8
	X_RAMB4_S8
	X_RAMB4_S8_S16
	X_RAMB4_S8_S8
	X_RAMD128
	X_RAMD16
	X_RAMD32
	X_RAMD64
	X_RAMD64_ADV
	X_RAMS128
	X_RAMS16
	X_RAMS256
	X_RAMS32
	X_RAMS64
	X_RAMS64_ADV
	X_SFF
	X_SIM_CONFIG_S3A
	X_SIM_CONFIG_V5
	X_SPI_ACCESS
	X_SRL16E
	X_SRLC16E
	X_SRLC32E
	X_SUH
	X_SYSMON
	X_TRI
	X_UPAD
	X_XOR16
	X_XOR2
	X_XOR3
	X_XOR32
	X_XOR4
	X_XOR5
	X_XOR6
	X_XOR7
	X_XOR8
	X_ZERO

END_COMPILE:simprim

==============================================================================

    > Log file /opt/Xilinx/10.1/ISE/verilog/mti_se/simprims_ver/cxl_simprim.log generated
    > Library mapping successful, setup file(s) modelsim.ini updated

compxlib[simprims_ver]: No error(s), no warning(s)
MTI => Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009

--> Compiling verilog smartmodel(unisim) library
    > configuring SWIFT Interface in '/opt/modelsim/modeltech/modelsim.ini' file ...
    > SWIFT Interface configured in '/opt/modelsim/modeltech/modelsim.ini' file
    > Unisim Smart-Models compiled to /opt/Xilinx/10.1/ISE/verilog/mti_se/unisims_ver

==============================================================================
Modifying /opt/modelsim/modeltech/modelsim.ini

START_COMPILE:smartmodel(unisim)

Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module DCC_FPGACORE_SWIFT
-- Compiling module DCC_FPGACORE_SWIFT_BIT
-- Compiling module EMAC_SWIFT
-- Compiling module EMAC_SWIFT_BIT
-- Compiling module GT10_SWIFT
-- Compiling module GT10_SWIFT_BIT
-- Compiling module GT11_SWIFT
-- Compiling module GT11_SWIFT_BIT
-- Compiling module GTP_DUAL_FAST
-- Compiling module GTP_DUAL_FAST_BIT
-- Compiling module GTP_DUAL_SWIFT
-- Compiling module GTP_DUAL_SWIFT_BIT
-- Compiling module GTX_DUAL_FAST
-- Compiling module GTX_DUAL_FAST_BIT
-- Compiling module GTX_DUAL_SWIFT
-- Compiling module GTX_DUAL_SWIFT_BIT
-- Compiling module GT_SWIFT
-- Compiling module GT_SWIFT_BIT
-- Compiling module PCIE_INTERNAL_1_1_SWIFT
-- Compiling module PCIE_INTERNAL_1_1_SWIFT_BIT
-- Compiling module PPC405_ADV_SWIFT
-- Compiling module PPC405_ADV_SWIFT_BIT
-- Compiling module PPC405_SWIFT
-- Compiling module PPC405_SWIFT_BIT
-- Compiling module PPC440_SWIFT
-- Compiling module PPC440_SWIFT_BIT
-- Compiling module TEMAC_SWIFT
-- Compiling module TEMAC_SWIFT_BIT

Top level modules:
	DCC_FPGACORE_SWIFT
	EMAC_SWIFT
	GT10_SWIFT
	GT11_SWIFT
	GTP_DUAL_FAST
	GTP_DUAL_SWIFT
	GTX_DUAL_FAST
	GTX_DUAL_SWIFT
	GT_SWIFT
	PCIE_INTERNAL_1_1_SWIFT
	PPC405_ADV_SWIFT
	PPC405_SWIFT
	PPC440_SWIFT
	TEMAC_SWIFT

Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module DCC_FPGACORE
-- Compiling module EMAC
-- Compiling module GT
-- Compiling module GT10
-- Compiling module GT10_10GE_4
-- Compiling module GT10_10GE_8
-- Compiling module GT10_10GFC_4
-- Compiling module GT10_10GFC_8
-- Compiling module GT10_AURORAX_4
-- Compiling module GT10_AURORAX_8
-- Compiling module GT10_AURORA_1
-- Compiling module GT10_AURORA_2
-- Compiling module GT10_AURORA_4
-- Compiling module GT10_CUSTOM
-- Compiling module GT10_INFINIBAND_1
-- Compiling module GT10_INFINIBAND_2
-- Compiling module GT10_INFINIBAND_4
-- Compiling module GT10_OC192_4
-- Compiling module GT10_OC192_8
-- Compiling module GT10_OC48_1
-- Compiling module GT10_OC48_2
-- Compiling module GT10_OC48_4
-- Compiling module GT10_PCI_EXPRESS_1
-- Compiling module GT10_PCI_EXPRESS_2
-- Compiling module GT10_PCI_EXPRESS_4
-- Compiling module GT10_XAUI_1
-- Compiling module GT10_XAUI_2
-- Compiling module GT10_XAUI_4
-- Compiling module GT11
-- Compiling module GT11CLK
-- Compiling module GT11CLK_MGT
-- Compiling module GT11_CUSTOM
-- Compiling module GT11_DUAL
-- Compiling module GTP_DUAL
-- Compiling module GTX_DUAL
-- Compiling module GT_AURORA_1
-- Compiling module GT_AURORA_2
-- Compiling module GT_AURORA_4
-- Compiling module GT_CUSTOM
-- Compiling module GT_ETHERNET_1
-- Compiling module GT_ETHERNET_2
-- Compiling module GT_ETHERNET_4
-- Compiling module GT_FIBRE_CHAN_1
-- Compiling module GT_FIBRE_CHAN_2
-- Compiling module GT_FIBRE_CHAN_4
-- Compiling module GT_INFINIBAND_1
-- Compiling module GT_INFINIBAND_2
-- Compiling module GT_INFINIBAND_4
-- Compiling module GT_XAUI_1
-- Compiling module GT_XAUI_2
-- Compiling module GT_XAUI_4
-- Compiling module JTAGPPC440
-- Compiling module PCIE_EP
-- Compiling module PCIE_INTERNAL_1_1
-- Compiling module PPC405
-- Compiling module FPGA_startup
-- Compiling module PPC405_ADV
-- Compiling module FPGA_startup_VIRTEX4
-- Compiling module PPC440
-- Compiling module TEMAC

Top level modules:
	DCC_FPGACORE
	EMAC
	GT10_10GE_4
	GT10_10GE_8
	GT10_10GFC_4
	GT10_10GFC_8
	GT10_AURORAX_4
	GT10_AURORAX_8
	GT10_AURORA_1
	GT10_AURORA_2
	GT10_AURORA_4
	GT10_CUSTOM
	GT10_INFINIBAND_1
	GT10_INFINIBAND_2
	GT10_INFINIBAND_4
	GT10_OC192_4
	GT10_OC192_8
	GT10_OC48_1
	GT10_OC48_2
	GT10_OC48_4
	GT10_PCI_EXPRESS_1
	GT10_PCI_EXPRESS_2
	GT10_PCI_EXPRESS_4
	GT10_XAUI_1
	GT10_XAUI_2
	GT10_XAUI_4
	GT11CLK
	GT11CLK_MGT
	GT11_CUSTOM
	GT11_DUAL
	GTP_DUAL
	GTX_DUAL
	GT_AURORA_1
	GT_AURORA_2
	GT_AURORA_4
	GT_CUSTOM
	GT_ETHERNET_1
	GT_ETHERNET_2
	GT_ETHERNET_4
	GT_FIBRE_CHAN_1
	GT_FIBRE_CHAN_2
	GT_FIBRE_CHAN_4
	GT_INFINIBAND_1
	GT_INFINIBAND_2
	GT_INFINIBAND_4
	GT_XAUI_1
	GT_XAUI_2
	GT_XAUI_4
	JTAGPPC440
	PCIE_EP
	PPC405
	PPC405_ADV
	PPC440
	TEMAC

END_COMPILE:smartmodel(unisim)

==============================================================================

    > Log file /opt/Xilinx/10.1/ISE/verilog/mti_se/unisims_ver/cxl_smartmodel.log generated
    > Library mapping successful, setup file(s) modelsim.ini updated

compxlib[smartmodel]: No error(s), no warning(s)

--> Compiling verilog smartmodel(simprim) library
    > configuring SWIFT Interface in '/opt/modelsim/modeltech/modelsim.ini' file ...
    > SWIFT Interface configured in '/opt/modelsim/modeltech/modelsim.ini' file
    > Simprim Smart-Models compiled to /opt/Xilinx/10.1/ISE/verilog/mti_se/simprims_ver

==============================================================================
Modifying /opt/modelsim/modeltech/modelsim.ini

START_COMPILE:smartmodel(simprim)

Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module DCC_FPGACORE_SWIFT
-- Compiling module DCC_FPGACORE_SWIFT_BIT
-- Compiling module EMAC_SWIFT
-- Compiling module EMAC_SWIFT_BIT
-- Compiling module GT10_SWIFT
-- Compiling module GT10_SWIFT_BIT
-- Compiling module GT11_SWIFT
-- Compiling module GT11_SWIFT_BIT
-- Compiling module GTP_DUAL_FAST
-- Compiling module GTP_DUAL_FAST_BIT
-- Compiling module GTP_DUAL_SWIFT
-- Compiling module GTP_DUAL_SWIFT_BIT
-- Compiling module GTX_DUAL_FAST
-- Compiling module GTX_DUAL_FAST_BIT
-- Compiling module GTX_DUAL_SWIFT
-- Compiling module GTX_DUAL_SWIFT_BIT
-- Compiling module GT_SWIFT
-- Compiling module GT_SWIFT_BIT
-- Compiling module PCIE_INTERNAL_1_1_SWIFT
-- Compiling module PCIE_INTERNAL_1_1_SWIFT_BIT
-- Compiling module PPC405_ADV_SWIFT
-- Compiling module PPC405_ADV_SWIFT_BIT
-- Compiling module PPC405_SWIFT
-- Compiling module PPC405_SWIFT_BIT
-- Compiling module PPC440_SWIFT
-- Compiling module PPC440_SWIFT_BIT
-- Compiling module TEMAC_SWIFT
-- Compiling module TEMAC_SWIFT_BIT

Top level modules:
	DCC_FPGACORE_SWIFT
	EMAC_SWIFT
	GT10_SWIFT
	GT11_SWIFT
	GTP_DUAL_FAST
	GTP_DUAL_SWIFT
	GTX_DUAL_FAST
	GTX_DUAL_SWIFT
	GT_SWIFT
	PCIE_INTERNAL_1_1_SWIFT
	PPC405_ADV_SWIFT
	PPC405_SWIFT
	PPC440_SWIFT
	TEMAC_SWIFT

Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module X_EMAC
-- Compiling module X_GT
-- Compiling module X_GT10
-- Compiling module X_GT11
-- Compiling module X_GT11CLK
-- Compiling module X_GTP_DUAL
-- Compiling module X_GTX_DUAL
-- Compiling module X_PCIE_INTERNAL_1_1
-- Compiling module X_PPC405
-- Compiling module FPGA_startup
-- Compiling module X_PPC405_ADV
-- Compiling module FPGA_startup_VIRTEX4
-- Compiling module X_PPC440
-- Compiling module X_TEMAC

Top level modules:
	X_EMAC
	X_GT
	X_GT10
	X_GT11
	X_GT11CLK
	X_GTP_DUAL
	X_GTX_DUAL
	X_PCIE_INTERNAL_1_1
	X_PPC405
	X_PPC405_ADV
	X_PPC440
	X_TEMAC

END_COMPILE:smartmodel(simprim)

==============================================================================

    > Log file /opt/Xilinx/10.1/ISE/verilog/mti_se/simprims_ver/cxl_smartmodel.log generated
    > Library mapping successful, setup file(s) modelsim.ini updated

compxlib[smartmodel]: No error(s), no warning(s)
Output directory => '/opt/Xilinx/10.1/ISE/vhdl/mti_se'

--> Compiling vhdl unisim library
    > Unisim compiled to /opt/Xilinx/10.1/ISE/vhdl/mti_se/unisim

==============================================================================
START_COMPILE unisim


Modifying /opt/modelsim/modeltech/modelsim.ini

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package vcomponents

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package textio
-- Loading package std_logic_1164
-- Loading package vital_timing
-- Loading package vital_primitives
-- Compiling package vpkg
-- Compiling package body vpkg
-- Loading package vpkg

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity and2
-- Compiling architecture and2_v of and2
-- Compiling entity and2b1
-- Compiling architecture and2b1_v of and2b1
-- Compiling entity and2b2
-- Compiling architecture and2b2_v of and2b2
-- Compiling entity and3
-- Compiling architecture and3_v of and3
-- Compiling entity and3b1
-- Compiling architecture and3b1_v of and3b1
-- Compiling entity and3b2
-- Compiling architecture and3b2_v of and3b2
-- Compiling entity and3b3
-- Compiling architecture and3b3_v of and3b3
-- Compiling entity and4
-- Compiling architecture and4_v of and4
-- Compiling entity and4b1
-- Compiling architecture and4b1_v of and4b1
-- Compiling entity and4b2
-- Compiling architecture and4b2_v of and4b2
-- Compiling entity and4b3
-- Compiling architecture and4b3_v of and4b3
-- Compiling entity and4b4
-- Compiling architecture and4b4_v of and4b4
-- Compiling entity and5
-- Compiling architecture and5_v of and5
-- Compiling entity and5b1
-- Compiling architecture and5b1_v of and5b1
-- Compiling entity and5b2
-- Compiling architecture and5b2_v of and5b2
-- Compiling entity and5b3
-- Compiling architecture and5b3_v of and5b3
-- Compiling entity and5b4
-- Compiling architecture and5b4_v of and5b4
-- Compiling entity and5b5
-- Compiling architecture and5b5_v of and5b5
-- Compiling entity bscan_fpgacore
-- Compiling architecture bscan_fpgacore_v of bscan_fpgacore
-- Compiling entity bscan_spartan2
-- Compiling architecture bscan_spartan2_v of bscan_spartan2
-- Compiling entity bscan_spartan3
-- Compiling architecture bscan_spartan3_v of bscan_spartan3
-- Compiling entity bscan_virtex
-- Compiling architecture bscan_virtex_v of bscan_virtex
-- Compiling entity bscan_virtex2
-- Compiling architecture bscan_virtex2_v of bscan_virtex2
-- Compiling entity buf
-- Compiling architecture buf_v of buf
-- Compiling entity bufcf
-- Compiling architecture bufcf_v of bufcf
-- Compiling entity bufe
-- Compiling architecture bufe_v of bufe
-- Compiling entity bufg
-- Compiling architecture bufg_v of bufg
-- Loading package vcomponents
-- Compiling entity bufgce
-- Compiling architecture bufgce_v of bufgce
-- Compiling entity bufgce_1
-- Compiling architecture bufgce_1_v of bufgce_1
-- Compiling entity bufgdll
-- Compiling architecture bufgdll_v of bufgdll
-- Compiling entity bufgmux
-- Compiling architecture bufgmux_v of bufgmux
-- Compiling entity bufgmux_1
-- Compiling architecture bufgmux_1_v of bufgmux_1
-- Compiling entity bufgp
-- Compiling architecture bufgp_v of bufgp
-- Compiling entity buft
-- Compiling architecture buft_v of buft
-- Compiling entity capture_fpgacore
-- Compiling architecture capture_fpgacore_v of capture_fpgacore
-- Compiling entity capture_spartan2
-- Compiling architecture capture_spartan2_v of capture_spartan2
-- Compiling entity capture_spartan3
-- Compiling architecture capture_spartan3_v of capture_spartan3
-- Compiling entity capture_virtex
-- Compiling architecture capture_virtex_v of capture_virtex
-- Compiling entity capture_virtex2
-- Compiling architecture capture_virtex2_v of capture_virtex2
-- Loading package textio
-- Compiling entity clkdll_maximum_period_check
-- Compiling architecture clkdll_maximum_period_check_v of clkdll_maximum_period_check
-- Loading package vital_timing
-- Loading package vital_primitives
-- Loading package vpkg
-- Compiling entity clkdll
-- Compiling architecture clkdll_v of clkdll
-- Compiling entity clkdlle_maximum_period_check
-- Compiling architecture clkdlle_maximum_period_check_v of clkdlle_maximum_period_check
-- Compiling entity clkdlle
-- Compiling architecture clkdlle_v of clkdlle
-- Compiling entity clkdllhf_maximum_period_check
-- Compiling architecture clkdllhf_maximum_period_check_v of clkdllhf_maximum_period_check
-- Compiling entity clkdllhf
-- Compiling architecture clkdllhf_v of clkdllhf
-- Compiling entity config
-- Compiling architecture config_v of config
-- Compiling entity dcm_clock_divide_by_2
-- Compiling architecture dcm_clock_divide_by_2_v of dcm_clock_divide_by_2
-- Compiling entity dcm_maximum_period_check
-- Compiling architecture dcm_maximum_period_check_v of dcm_maximum_period_check
-- Compiling entity dcm_clock_lost
-- Compiling architecture dcm_clock_lost_v of dcm_clock_lost
-- Compiling entity dcm
-- Compiling architecture dcm_v of dcm
-- Compiling entity dcm_sp_clock_divide_by_2
-- Compiling architecture dcm_sp_clock_divide_by_2_v of dcm_sp_clock_divide_by_2
-- Compiling entity dcm_sp_maximum_period_check
-- Compiling architecture dcm_sp_maximum_period_check_v of dcm_sp_maximum_period_check
-- Compiling entity dcm_sp_clock_lost
-- Compiling architecture dcm_sp_clock_lost_v of dcm_sp_clock_lost
-- Compiling entity dcm_sp
-- Compiling architecture dcm_sp_v of dcm_sp
-- Compiling entity fd
-- Compiling architecture fd_v of fd
-- Compiling entity fd_1
-- Compiling architecture fd_1_v of fd_1
-- Compiling entity fdc
-- Compiling architecture fdc_v of fdc
-- Compiling entity fdc_1
-- Compiling architecture fdc_1_v of fdc_1
-- Compiling entity fdce
-- Compiling architecture fdce_v of fdce
-- Compiling entity fdce_1
-- Compiling architecture fdce_1_v of fdce_1
-- Compiling entity fdcp
-- Compiling architecture fdcp_v of fdcp
-- Compiling entity fdcp_1
-- Compiling architecture fdcp_1_v of fdcp_1
-- Compiling entity fdcpe
-- Compiling architecture fdcpe_v of fdcpe
-- Compiling entity fdcpe_1
-- Compiling architecture fdcpe_1_v of fdcpe_1
-- Compiling entity fddrcpe
-- Compiling architecture fddrcpe_v of fddrcpe
-- Compiling entity fddrrse
-- Compiling architecture fddrrse_v of fddrrse
-- Compiling entity fde
-- Compiling architecture fde_v of fde
-- Compiling entity fde_1
-- Compiling architecture fde_1_v of fde_1
-- Compiling entity fdp
-- Compiling architecture fdp_v of fdp
-- Compiling entity fdp_1
-- Compiling architecture fdp_1_v of fdp_1
-- Compiling entity fdpe
-- Compiling architecture fdpe_v of fdpe
-- Compiling entity fdpe_1
-- Compiling architecture fdpe_1_v of fdpe_1
-- Compiling entity fdr
-- Compiling architecture fdr_v of fdr
-- Compiling entity fdr_1
-- Compiling architecture fdr_1_v of fdr_1
-- Compiling entity fdre
-- Compiling architecture fdre_v of fdre
-- Compiling entity fdre_1
-- Compiling architecture fdre_1_v of fdre_1
-- Compiling entity fdrs
-- Compiling architecture fdrs_v of fdrs
-- Compiling entity fdrs_1
-- Compiling architecture fdrs_1_v of fdrs_1
-- Compiling entity fdrse
-- Compiling architecture fdrse_v of fdrse
-- Compiling entity fdrse_1
-- Compiling architecture fdrse_1_v of fdrse_1
-- Compiling entity fds
-- Compiling architecture fds_v of fds
-- Compiling entity fds_1
-- Compiling architecture fds_1_v of fds_1
-- Compiling entity fdse
-- Compiling architecture fdse_v of fdse
-- Compiling entity fdse_1
-- Compiling architecture fdse_1_v of fdse_1
-- Compiling entity fmap
-- Compiling architecture fmap_v of fmap
-- Compiling entity gnd
-- Compiling architecture gnd_v of gnd
-- Compiling entity ibuf
-- Compiling architecture ibuf_v of ibuf
-- Compiling entity ibuf_agp
-- Compiling architecture ibuf_agp_v of ibuf_agp
-- Compiling entity ibuf_ctt
-- Compiling architecture ibuf_ctt_v of ibuf_ctt
-- Compiling entity ibuf_gtl
-- Compiling architecture ibuf_gtl_v of ibuf_gtl
-- Compiling entity ibuf_gtl_dci
-- Compiling architecture ibuf_gtl_dci_v of ibuf_gtl_dci
-- Compiling entity ibuf_gtlp
-- Compiling architecture ibuf_gtlp_v of ibuf_gtlp
-- Compiling entity ibuf_gtlp_dci
-- Compiling architecture ibuf_gtlp_dci_v of ibuf_gtlp_dci
-- Compiling entity ibuf_hstl_i
-- Compiling architecture ibuf_hstl_i_v of ibuf_hstl_i
-- Compiling entity ibuf_hstl_i_18
-- Compiling architecture ibuf_hstl_i_18_v of ibuf_hstl_i_18
-- Compiling entity ibuf_hstl_i_dci
-- Compiling architecture ibuf_hstl_i_dci_v of ibuf_hstl_i_dci
-- Compiling entity ibuf_hstl_i_dci_18
-- Compiling architecture ibuf_hstl_i_dci_18_v of ibuf_hstl_i_dci_18
-- Compiling entity ibuf_hstl_ii
-- Compiling architecture ibuf_hstl_ii_v of ibuf_hstl_ii
-- Compiling entity ibuf_hstl_ii_18
-- Compiling architecture ibuf_hstl_ii_18_v of ibuf_hstl_ii_18
-- Compiling entity ibuf_hstl_ii_dci
-- Compiling architecture ibuf_hstl_ii_dci_v of ibuf_hstl_ii_dci
-- Compiling entity ibuf_hstl_ii_dci_18
-- Compiling architecture ibuf_hstl_ii_dci_18_v of ibuf_hstl_ii_dci_18
-- Compiling entity ibuf_hstl_iii
-- Compiling architecture ibuf_hstl_iii_v of ibuf_hstl_iii
-- Compiling entity ibuf_hstl_iii_18
-- Compiling architecture ibuf_hstl_iii_18_v of ibuf_hstl_iii_18
-- Compiling entity ibuf_hstl_iii_dci
-- Compiling architecture ibuf_hstl_iii_dci_v of ibuf_hstl_iii_dci
-- Compiling entity ibuf_hstl_iii_dci_18
-- Compiling architecture ibuf_hstl_iii_dci_18_v of ibuf_hstl_iii_dci_18
-- Compiling entity ibuf_hstl_iv
-- Compiling architecture ibuf_hstl_iv_v of ibuf_hstl_iv
-- Compiling entity ibuf_hstl_iv_18
-- Compiling architecture ibuf_hstl_iv_18_v of ibuf_hstl_iv_18
-- Compiling entity ibuf_hstl_iv_dci
-- Compiling architecture ibuf_hstl_iv_dci_v of ibuf_hstl_iv_dci
-- Compiling entity ibuf_hstl_iv_dci_18
-- Compiling architecture ibuf_hstl_iv_dci_18_v of ibuf_hstl_iv_dci_18
-- Compiling entity ibuf_lvcmos12
-- Compiling architecture ibuf_lvcmos12_v of ibuf_lvcmos12
-- Compiling entity ibuf_lvcmos15
-- Compiling architecture ibuf_lvcmos15_v of ibuf_lvcmos15
-- Compiling entity ibuf_lvcmos18
-- Compiling architecture ibuf_lvcmos18_v of ibuf_lvcmos18
-- Compiling entity ibuf_lvcmos2
-- Compiling architecture ibuf_lvcmos2_v of ibuf_lvcmos2
-- Compiling entity ibuf_lvcmos25
-- Compiling architecture ibuf_lvcmos25_v of ibuf_lvcmos25
-- Compiling entity ibuf_lvcmos33
-- Compiling architecture ibuf_lvcmos33_v of ibuf_lvcmos33
-- Compiling entity ibuf_lvdci_15
-- Compiling architecture ibuf_lvdci_15_v of ibuf_lvdci_15
-- Compiling entity ibuf_lvdci_18
-- Compiling architecture ibuf_lvdci_18_v of ibuf_lvdci_18
-- Compiling entity ibuf_lvdci_25
-- Compiling architecture ibuf_lvdci_25_v of ibuf_lvdci_25
-- Compiling entity ibuf_lvdci_33
-- Compiling architecture ibuf_lvdci_33_v of ibuf_lvdci_33
-- Compiling entity ibuf_lvdci_dv2_15
-- Compiling architecture ibuf_lvdci_dv2_15_v of ibuf_lvdci_dv2_15
-- Compiling entity ibuf_lvdci_dv2_18
-- Compiling architecture ibuf_lvdci_dv2_18_v of ibuf_lvdci_dv2_18
-- Compiling entity ibuf_lvdci_dv2_25
-- Compiling architecture ibuf_lvdci_dv2_25_v of ibuf_lvdci_dv2_25
-- Compiling entity ibuf_lvdci_dv2_33
-- Compiling architecture ibuf_lvdci_dv2_33_v of ibuf_lvdci_dv2_33
-- Compiling entity ibuf_lvds
-- Compiling architecture ibuf_lvds_v of ibuf_lvds
-- Compiling entity ibuf_lvpecl
-- Compiling architecture ibuf_lvpecl_v of ibuf_lvpecl
-- Compiling entity ibuf_lvttl
-- Compiling architecture ibuf_lvttl_v of ibuf_lvttl
-- Compiling entity ibuf_pci33_3
-- Compiling architecture ibuf_pci33_3_v of ibuf_pci33_3
-- Compiling entity ibuf_pci33_5
-- Compiling architecture ibuf_pci33_5_v of ibuf_pci33_5
-- Compiling entity ibuf_pci66_3
-- Compiling architecture ibuf_pci66_3_v of ibuf_pci66_3
-- Compiling entity ibuf_pcix
-- Compiling architecture ibuf_pcix_v of ibuf_pcix
-- Compiling entity ibuf_pcix66_3
-- Compiling architecture ibuf_pcix66_3_v of ibuf_pcix66_3
-- Compiling entity ibuf_sstl18_i
-- Compiling architecture ibuf_sstl18_i_v of ibuf_sstl18_i
-- Compiling entity ibuf_sstl18_i_dci
-- Compiling architecture ibuf_sstl18_i_dci_v of ibuf_sstl18_i_dci
-- Compiling entity ibuf_sstl18_ii
-- Compiling architecture ibuf_sstl18_ii_v of ibuf_sstl18_ii
-- Compiling entity ibuf_sstl18_ii_dci
-- Compiling architecture ibuf_sstl18_ii_dci_v of ibuf_sstl18_ii_dci
-- Compiling entity ibuf_sstl2_i
-- Compiling architecture ibuf_sstl2_i_v of ibuf_sstl2_i
-- Compiling entity ibuf_sstl2_i_dci
-- Compiling architecture ibuf_sstl2_i_dci_v of ibuf_sstl2_i_dci
-- Compiling entity ibuf_sstl2_ii
-- Compiling architecture ibuf_sstl2_ii_v of ibuf_sstl2_ii
-- Compiling entity ibuf_sstl2_ii_dci
-- Compiling architecture ibuf_sstl2_ii_dci_v of ibuf_sstl2_ii_dci
-- Compiling entity ibuf_sstl3_i
-- Compiling architecture ibuf_sstl3_i_v of ibuf_sstl3_i
-- Compiling entity ibuf_sstl3_i_dci
-- Compiling architecture ibuf_sstl3_i_dci_v of ibuf_sstl3_i_dci
-- Compiling entity ibuf_sstl3_ii
-- Compiling architecture ibuf_sstl3_ii_v of ibuf_sstl3_ii
-- Compiling entity ibuf_sstl3_ii_dci
-- Compiling architecture ibuf_sstl3_ii_dci_v of ibuf_sstl3_ii_dci
-- Compiling entity ibufds
-- Compiling architecture ibufds_v of ibufds
-- Compiling entity ibufds_blvds_25
-- Compiling architecture ibufds_blvds_25_v of ibufds_blvds_25
-- Compiling entity ibufds_diff_out
-- Compiling architecture ibufds_diff_out_v of ibufds_diff_out
-- Compiling entity ibufds_ldt_25
-- Compiling architecture ibufds_ldt_25_v of ibufds_ldt_25
-- Compiling entity ibufds_lvds_25
-- Compiling architecture ibufds_lvds_25_v of ibufds_lvds_25
-- Compiling entity ibufds_lvds_25_dci
-- Compiling architecture ibufds_lvds_25_dci_v of ibufds_lvds_25_dci
-- Compiling entity ibufds_lvds_33
-- Compiling architecture ibufds_lvds_33_v of ibufds_lvds_33
-- Compiling entity ibufds_lvds_33_dci
-- Compiling architecture ibufds_lvds_33_dci_v of ibufds_lvds_33_dci
-- Compiling entity ibufds_lvdsext_25
-- Compiling architecture ibufds_lvdsext_25_v of ibufds_lvdsext_25
-- Compiling entity ibufds_lvdsext_25_dci
-- Compiling architecture ibufds_lvdsext_25_dci_v of ibufds_lvdsext_25_dci
-- Compiling entity ibufds_lvdsext_33
-- Compiling architecture ibufds_lvdsext_33_v of ibufds_lvdsext_33
-- Compiling entity ibufds_lvdsext_33_dci
-- Compiling architecture ibufds_lvdsext_33_dci_v of ibufds_lvdsext_33_dci
-- Compiling entity ibufds_lvpecl_25
-- Compiling architecture ibufds_lvpecl_25_v of ibufds_lvpecl_25
-- Compiling entity ibufds_lvpecl_33
-- Compiling architecture ibufds_lvpecl_33_v of ibufds_lvpecl_33
-- Compiling entity ibufds_ulvds_25
-- Compiling architecture ibufds_ulvds_25_v of ibufds_ulvds_25
-- Compiling entity ibufg
-- Compiling architecture ibufg_v of ibufg
-- Compiling entity ibufg_agp
-- Compiling architecture ibufg_agp_v of ibufg_agp
-- Compiling entity ibufg_ctt
-- Compiling architecture ibufg_ctt_v of ibufg_ctt
-- Compiling entity ibufg_gtl
-- Compiling architecture ibufg_gtl_v of ibufg_gtl
-- Compiling entity ibufg_gtl_dci
-- Compiling architecture ibufg_gtl_dci_v of ibufg_gtl_dci
-- Compiling entity ibufg_gtlp
-- Compiling architecture ibufg_gtlp_v of ibufg_gtlp
-- Compiling entity ibufg_gtlp_dci
-- Compiling architecture ibufg_gtlp_dci_v of ibufg_gtlp_dci
-- Compiling entity ibufg_hstl_i
-- Compiling architecture ibufg_hstl_i_v of ibufg_hstl_i
-- Compiling entity ibufg_hstl_i_18
-- Compiling architecture ibufg_hstl_i_18_v of ibufg_hstl_i_18
-- Compiling entity ibufg_hstl_i_dci
-- Compiling architecture ibufg_hstl_i_dci_v of ibufg_hstl_i_dci
-- Compiling entity ibufg_hstl_i_dci_18
-- Compiling architecture ibufg_hstl_i_dci_18_v of ibufg_hstl_i_dci_18
-- Compiling entity ibufg_hstl_ii
-- Compiling architecture ibufg_hstl_ii_v of ibufg_hstl_ii
-- Compiling entity ibufg_hstl_ii_18
-- Compiling architecture ibufg_hstl_ii_18_v of ibufg_hstl_ii_18
-- Compiling entity ibufg_hstl_ii_dci
-- Compiling architecture ibufg_hstl_ii_dci_v of ibufg_hstl_ii_dci
-- Compiling entity ibufg_hstl_ii_dci_18
-- Compiling architecture ibufg_hstl_ii_dci_18_v of ibufg_hstl_ii_dci_18
-- Compiling entity ibufg_hstl_iii
-- Compiling architecture ibufg_hstl_iii_v of ibufg_hstl_iii
-- Compiling entity ibufg_hstl_iii_18
-- Compiling architecture ibufg_hstl_iii_18_v of ibufg_hstl_iii_18
-- Compiling entity ibufg_hstl_iii_dci
-- Compiling architecture ibufg_hstl_iii_dci_v of ibufg_hstl_iii_dci
-- Compiling entity ibufg_hstl_iii_dci_18
-- Compiling architecture ibufg_hstl_iii_dci_18_v of ibufg_hstl_iii_dci_18
-- Compiling entity ibufg_hstl_iv
-- Compiling architecture ibufg_hstl_iv_v of ibufg_hstl_iv
-- Compiling entity ibufg_hstl_iv_18
-- Compiling architecture ibufg_hstl_iv_18_v of ibufg_hstl_iv_18
-- Compiling entity ibufg_hstl_iv_dci
-- Compiling architecture ibufg_hstl_iv_dci_v of ibufg_hstl_iv_dci
-- Compiling entity ibufg_hstl_iv_dci_18
-- Compiling architecture ibufg_hstl_iv_dci_18_v of ibufg_hstl_iv_dci_18
-- Compiling entity ibufg_lvcmos12
-- Compiling architecture ibufg_lvcmos12_v of ibufg_lvcmos12
-- Compiling entity ibufg_lvcmos15
-- Compiling architecture ibufg_lvcmos15_v of ibufg_lvcmos15
-- Compiling entity ibufg_lvcmos18
-- Compiling architecture ibufg_lvcmos18_v of ibufg_lvcmos18
-- Compiling entity ibufg_lvcmos2
-- Compiling architecture ibufg_lvcmos2_v of ibufg_lvcmos2
-- Compiling entity ibufg_lvcmos25
-- Compiling architecture ibufg_lvcmos25_v of ibufg_lvcmos25
-- Compiling entity ibufg_lvcmos33
-- Compiling architecture ibufg_lvcmos33_v of ibufg_lvcmos33
-- Compiling entity ibufg_lvdci_15
-- Compiling architecture ibufg_lvdci_15_v of ibufg_lvdci_15
-- Compiling entity ibufg_lvdci_18
-- Compiling architecture ibufg_lvdci_18_v of ibufg_lvdci_18
-- Compiling entity ibufg_lvdci_25
-- Compiling architecture ibufg_lvdci_25_v of ibufg_lvdci_25
-- Compiling entity ibufg_lvdci_33
-- Compiling architecture ibufg_lvdci_33_v of ibufg_lvdci_33
-- Compiling entity ibufg_lvdci_dv2_15
-- Compiling architecture ibufg_lvdci_dv2_15_v of ibufg_lvdci_dv2_15
-- Compiling entity ibufg_lvdci_dv2_18
-- Compiling architecture ibufg_lvdci_dv2_18_v of ibufg_lvdci_dv2_18
-- Compiling entity ibufg_lvdci_dv2_25
-- Compiling architecture ibufg_lvdci_dv2_25_v of ibufg_lvdci_dv2_25
-- Compiling entity ibufg_lvdci_dv2_33
-- Compiling architecture ibufg_lvdci_dv2_33_v of ibufg_lvdci_dv2_33
-- Compiling entity ibufg_lvds
-- Compiling architecture ibufg_lvds_v of ibufg_lvds
-- Compiling entity ibufg_lvpecl
-- Compiling architecture ibufg_lvpecl_v of ibufg_lvpecl
-- Compiling entity ibufg_lvttl
-- Compiling architecture ibufg_lvttl_v of ibufg_lvttl
-- Compiling entity ibufg_pci33_3
-- Compiling architecture ibufg_pci33_3_v of ibufg_pci33_3
-- Compiling entity ibufg_pci33_5
-- Compiling architecture ibufg_pci33_5_v of ibufg_pci33_5
-- Compiling entity ibufg_pci66_3
-- Compiling architecture ibufg_pci66_3_v of ibufg_pci66_3
-- Compiling entity ibufg_pcix
-- Compiling architecture ibufg_pcix_v of ibufg_pcix
-- Compiling entity ibufg_pcix66_3
-- Compiling architecture ibufg_pcix66_3_v of ibufg_pcix66_3
-- Compiling entity ibufg_sstl18_i
-- Compiling architecture ibufg_sstl18_i_v of ibufg_sstl18_i
-- Compiling entity ibufg_sstl18_i_dci
-- Compiling architecture ibufg_sstl18_i_dci_v of ibufg_sstl18_i_dci
-- Compiling entity ibufg_sstl18_ii
-- Compiling architecture ibufg_sstl18_ii_v of ibufg_sstl18_ii
-- Compiling entity ibufg_sstl18_ii_dci
-- Compiling architecture ibufg_sstl18_ii_dci_v of ibufg_sstl18_ii_dci
-- Compiling entity ibufg_sstl2_i
-- Compiling architecture ibufg_sstl2_i_v of ibufg_sstl2_i
-- Compiling entity ibufg_sstl2_i_dci
-- Compiling architecture ibufg_sstl2_i_dci_v of ibufg_sstl2_i_dci
-- Compiling entity ibufg_sstl2_ii
-- Compiling architecture ibufg_sstl2_ii_v of ibufg_sstl2_ii
-- Compiling entity ibufg_sstl2_ii_dci
-- Compiling architecture ibufg_sstl2_ii_dci_v of ibufg_sstl2_ii_dci
-- Compiling entity ibufg_sstl3_i
-- Compiling architecture ibufg_sstl3_i_v of ibufg_sstl3_i
-- Compiling entity ibufg_sstl3_i_dci
-- Compiling architecture ibufg_sstl3_i_dci_v of ibufg_sstl3_i_dci
-- Compiling entity ibufg_sstl3_ii
-- Compiling architecture ibufg_sstl3_ii_v of ibufg_sstl3_ii
-- Compiling entity ibufg_sstl3_ii_dci
-- Compiling architecture ibufg_sstl3_ii_dci_v of ibufg_sstl3_ii_dci
-- Compiling entity ibufgds
-- Compiling architecture ibufgds_v of ibufgds
-- Compiling entity ibufgds_blvds_25
-- Compiling architecture ibufgds_blvds_25_v of ibufgds_blvds_25
-- Compiling entity ibufgds_diff_out
-- Compiling architecture ibufgds_diff_out_v of ibufgds_diff_out
-- Compiling entity ibufgds_ldt_25
-- Compiling architecture ibufgds_ldt_25_v of ibufgds_ldt_25
-- Compiling entity ibufgds_lvds_25
-- Compiling architecture ibufgds_lvds_25_v of ibufgds_lvds_25
-- Compiling entity ibufgds_lvds_25_dci
-- Compiling architecture ibufgds_lvds_25_dci_v of ibufgds_lvds_25_dci
-- Compiling entity ibufgds_lvds_33
-- Compiling architecture ibufgds_lvds_33_v of ibufgds_lvds_33
-- Compiling entity ibufgds_lvds_33_dci
-- Compiling architecture ibufgds_lvds_33_dci_v of ibufgds_lvds_33_dci
-- Compiling entity ibufgds_lvdsext_25
-- Compiling architecture ibufgds_lvdsext_25_v of ibufgds_lvdsext_25
-- Compiling entity ibufgds_lvdsext_25_dci
-- Compiling architecture ibufgds_lvdsext_25_dci_v of ibufgds_lvdsext_25_dci
-- Compiling entity ibufgds_lvdsext_33
-- Compiling architecture ibufgds_lvdsext_33_v of ibufgds_lvdsext_33
-- Compiling entity ibufgds_lvdsext_33_dci
-- Compiling architecture ibufgds_lvdsext_33_dci_v of ibufgds_lvdsext_33_dci
-- Compiling entity ibufgds_lvpecl_25
-- Compiling architecture ibufgds_lvpecl_25_v of ibufgds_lvpecl_25
-- Compiling entity ibufgds_lvpecl_33
-- Compiling architecture ibufgds_lvpecl_33_v of ibufgds_lvpecl_33
-- Compiling entity ibufgds_ulvds_25
-- Compiling architecture ibufgds_ulvds_25_v of ibufgds_ulvds_25
-- Compiling entity icap_virtex2
-- Compiling architecture icap_virtex2_v of icap_virtex2
-- Compiling entity ifddrcpe
-- Compiling architecture ifddrcpe_v of ifddrcpe
-- Compiling entity ifddrrse
-- Compiling architecture ifddrrse_v of ifddrrse
-- Compiling entity inv
-- Compiling architecture inv_v of inv
-- Compiling entity iobuf
-- Compiling architecture iobuf_v of iobuf
-- Compiling entity iobuf_agp
-- Compiling architecture iobuf_agp_v of iobuf_agp
-- Compiling entity iobuf_ctt
-- Compiling architecture iobuf_ctt_v of iobuf_ctt
-- Compiling entity iobuf_f_12
-- Compiling architecture iobuf_f_12_v of iobuf_f_12
-- Compiling entity iobuf_f_16
-- Compiling architecture iobuf_f_16_v of iobuf_f_16
-- Compiling entity iobuf_f_2
-- Compiling architecture iobuf_f_2_v of iobuf_f_2
-- Compiling entity iobuf_f_24
-- Compiling architecture iobuf_f_24_v of iobuf_f_24
-- Compiling entity iobuf_f_4
-- Compiling architecture iobuf_f_4_v of iobuf_f_4
-- Compiling entity iobuf_f_6
-- Compiling architecture iobuf_f_6_v of iobuf_f_6
-- Compiling entity iobuf_f_8
-- Compiling architecture iobuf_f_8_v of iobuf_f_8
-- Compiling entity iobuf_gtl
-- Compiling architecture iobuf_gtl_v of iobuf_gtl
-- Compiling entity iobuf_gtl_dci
-- Compiling architecture iobuf_gtl_dci_v of iobuf_gtl_dci
-- Compiling entity iobuf_gtlp
-- Compiling architecture iobuf_gtlp_v of iobuf_gtlp
-- Compiling entity iobuf_gtlp_dci
-- Compiling architecture iobuf_gtlp_dci_v of iobuf_gtlp_dci
-- Compiling entity iobuf_hstl_i
-- Compiling architecture iobuf_hstl_i_v of iobuf_hstl_i
-- Compiling entity iobuf_hstl_i_18
-- Compiling architecture iobuf_hstl_i_18_v of iobuf_hstl_i_18
-- Compiling entity iobuf_hstl_ii
-- Compiling architecture iobuf_hstl_ii_v of iobuf_hstl_ii
-- Compiling entity iobuf_hstl_ii_18
-- Compiling architecture iobuf_hstl_ii_18_v of iobuf_hstl_ii_18
-- Compiling entity iobuf_hstl_ii_dci
-- Compiling architecture iobuf_hstl_ii_dci_v of iobuf_hstl_ii_dci
-- Compiling entity iobuf_hstl_ii_dci_18
-- Compiling architecture iobuf_hstl_ii_dci_18_v of iobuf_hstl_ii_dci_18
-- Compiling entity iobuf_hstl_iii
-- Compiling architecture iobuf_hstl_iii_v of iobuf_hstl_iii
-- Compiling entity iobuf_hstl_iii_18
-- Compiling architecture iobuf_hstl_iii_18_v of iobuf_hstl_iii_18
-- Compiling entity iobuf_hstl_iv
-- Compiling architecture iobuf_hstl_iv_v of iobuf_hstl_iv
-- Compiling entity iobuf_hstl_iv_18
-- Compiling architecture iobuf_hstl_iv_18_v of iobuf_hstl_iv_18
-- Compiling entity iobuf_hstl_iv_dci
-- Compiling architecture iobuf_hstl_iv_dci_v of iobuf_hstl_iv_dci
-- Compiling entity iobuf_hstl_iv_dci_18
-- Compiling architecture iobuf_hstl_iv_dci_18_v of iobuf_hstl_iv_dci_18
-- Compiling entity iobuf_lvcmos12
-- Compiling architecture iobuf_lvcmos12_v of iobuf_lvcmos12
-- Compiling entity iobuf_lvcmos12_f_2
-- Compiling architecture iobuf_lvcmos12_f_2_v of iobuf_lvcmos12_f_2
-- Compiling entity iobuf_lvcmos12_f_4
-- Compiling architecture iobuf_lvcmos12_f_4_v of iobuf_lvcmos12_f_4
-- Compiling entity iobuf_lvcmos12_f_6
-- Compiling architecture iobuf_lvcmos12_f_6_v of iobuf_lvcmos12_f_6
-- Compiling entity iobuf_lvcmos12_f_8
-- Compiling architecture iobuf_lvcmos12_f_8_v of iobuf_lvcmos12_f_8
-- Compiling entity iobuf_lvcmos12_s_2
-- Compiling architecture iobuf_lvcmos12_s_2_v of iobuf_lvcmos12_s_2
-- Compiling entity iobuf_lvcmos12_s_4
-- Compiling architecture iobuf_lvcmos12_s_4_v of iobuf_lvcmos12_s_4
-- Compiling entity iobuf_lvcmos12_s_6
-- Compiling architecture iobuf_lvcmos12_s_6_v of iobuf_lvcmos12_s_6
-- Compiling entity iobuf_lvcmos12_s_8
-- Compiling architecture iobuf_lvcmos12_s_8_v of iobuf_lvcmos12_s_8
-- Compiling entity iobuf_lvcmos15
-- Compiling architecture iobuf_lvcmos15_v of iobuf_lvcmos15
-- Compiling entity iobuf_lvcmos15_f_12
-- Compiling architecture iobuf_lvcmos15_f_12_v of iobuf_lvcmos15_f_12
-- Compiling entity iobuf_lvcmos15_f_16
-- Compiling architecture iobuf_lvcmos15_f_16_v of iobuf_lvcmos15_f_16
-- Compiling entity iobuf_lvcmos15_f_2
-- Compiling architecture iobuf_lvcmos15_f_2_v of iobuf_lvcmos15_f_2
-- Compiling entity iobuf_lvcmos15_f_4
-- Compiling architecture iobuf_lvcmos15_f_4_v of iobuf_lvcmos15_f_4
-- Compiling entity iobuf_lvcmos15_f_6
-- Compiling architecture iobuf_lvcmos15_f_6_v of iobuf_lvcmos15_f_6
-- Compiling entity iobuf_lvcmos15_f_8
-- Compiling architecture iobuf_lvcmos15_f_8_v of iobuf_lvcmos15_f_8
-- Compiling entity iobuf_lvcmos15_s_12
-- Compiling architecture iobuf_lvcmos15_s_12_v of iobuf_lvcmos15_s_12
-- Compiling entity iobuf_lvcmos15_s_16
-- Compiling architecture iobuf_lvcmos15_s_16_v of iobuf_lvcmos15_s_16
-- Compiling entity iobuf_lvcmos15_s_2
-- Compiling architecture iobuf_lvcmos15_s_2_v of iobuf_lvcmos15_s_2
-- Compiling entity iobuf_lvcmos15_s_4
-- Compiling architecture iobuf_lvcmos15_s_4_v of iobuf_lvcmos15_s_4
-- Compiling entity iobuf_lvcmos15_s_6
-- Compiling architecture iobuf_lvcmos15_s_6_v of iobuf_lvcmos15_s_6
-- Compiling entity iobuf_lvcmos15_s_8
-- Compiling architecture iobuf_lvcmos15_s_8_v of iobuf_lvcmos15_s_8
-- Compiling entity iobuf_lvcmos18
-- Compiling architecture iobuf_lvcmos18_v of iobuf_lvcmos18
-- Compiling entity iobuf_lvcmos18_f_12
-- Compiling architecture iobuf_lvcmos18_f_12_v of iobuf_lvcmos18_f_12
-- Compiling entity iobuf_lvcmos18_f_16
-- Compiling architecture iobuf_lvcmos18_f_16_v of iobuf_lvcmos18_f_16
-- Compiling entity iobuf_lvcmos18_f_2
-- Compiling architecture iobuf_lvcmos18_f_2_v of iobuf_lvcmos18_f_2
-- Compiling entity iobuf_lvcmos18_f_4
-- Compiling architecture iobuf_lvcmos18_f_4_v of iobuf_lvcmos18_f_4
-- Compiling entity iobuf_lvcmos18_f_6
-- Compiling architecture iobuf_lvcmos18_f_6_v of iobuf_lvcmos18_f_6
-- Compiling entity iobuf_lvcmos18_f_8
-- Compiling architecture iobuf_lvcmos18_f_8_v of iobuf_lvcmos18_f_8
-- Compiling entity iobuf_lvcmos18_s_12
-- Compiling architecture iobuf_lvcmos18_s_12_v of iobuf_lvcmos18_s_12
-- Compiling entity iobuf_lvcmos18_s_16
-- Compiling architecture iobuf_lvcmos18_s_16_v of iobuf_lvcmos18_s_16
-- Compiling entity iobuf_lvcmos18_s_2
-- Compiling architecture iobuf_lvcmos18_s_2_v of iobuf_lvcmos18_s_2
-- Compiling entity iobuf_lvcmos18_s_4
-- Compiling architecture iobuf_lvcmos18_s_4_v of iobuf_lvcmos18_s_4
-- Compiling entity iobuf_lvcmos18_s_6
-- Compiling architecture iobuf_lvcmos18_s_6_v of iobuf_lvcmos18_s_6
-- Compiling entity iobuf_lvcmos18_s_8
-- Compiling architecture iobuf_lvcmos18_s_8_v of iobuf_lvcmos18_s_8
-- Compiling entity iobuf_lvcmos2
-- Compiling architecture iobuf_lvcmos2_v of iobuf_lvcmos2
-- Compiling entity iobuf_lvcmos25
-- Compiling architecture iobuf_lvcmos25_v of iobuf_lvcmos25
-- Compiling entity iobuf_lvcmos25_f_12
-- Compiling architecture iobuf_lvcmos25_f_12_v of iobuf_lvcmos25_f_12
-- Compiling entity iobuf_lvcmos25_f_16
-- Compiling architecture iobuf_lvcmos25_f_16_v of iobuf_lvcmos25_f_16
-- Compiling entity iobuf_lvcmos25_f_2
-- Compiling architecture iobuf_lvcmos25_f_2_v of iobuf_lvcmos25_f_2
-- Compiling entity iobuf_lvcmos25_f_24
-- Compiling architecture iobuf_lvcmos25_f_24_v of iobuf_lvcmos25_f_24
-- Compiling entity iobuf_lvcmos25_f_4
-- Compiling architecture iobuf_lvcmos25_f_4_v of iobuf_lvcmos25_f_4
-- Compiling entity iobuf_lvcmos25_f_6
-- Compiling architecture iobuf_lvcmos25_f_6_v of iobuf_lvcmos25_f_6
-- Compiling entity iobuf_lvcmos25_f_8
-- Compiling architecture iobuf_lvcmos25_f_8_v of iobuf_lvcmos25_f_8
-- Compiling entity iobuf_lvcmos25_s_12
-- Compiling architecture iobuf_lvcmos25_s_12_v of iobuf_lvcmos25_s_12
-- Compiling entity iobuf_lvcmos25_s_16
-- Compiling architecture iobuf_lvcmos25_s_16_v of iobuf_lvcmos25_s_16
-- Compiling entity iobuf_lvcmos25_s_2
-- Compiling architecture iobuf_lvcmos25_s_2_v of iobuf_lvcmos25_s_2
-- Compiling entity iobuf_lvcmos25_s_24
-- Compiling architecture iobuf_lvcmos25_s_24_v of iobuf_lvcmos25_s_24
-- Compiling entity iobuf_lvcmos25_s_4
-- Compiling architecture iobuf_lvcmos25_s_4_v of iobuf_lvcmos25_s_4
-- Compiling entity iobuf_lvcmos25_s_6
-- Compiling architecture iobuf_lvcmos25_s_6_v of iobuf_lvcmos25_s_6
-- Compiling entity iobuf_lvcmos25_s_8
-- Compiling architecture iobuf_lvcmos25_s_8_v of iobuf_lvcmos25_s_8
-- Compiling entity iobuf_lvcmos33
-- Compiling architecture iobuf_lvcmos33_v of iobuf_lvcmos33
-- Compiling entity iobuf_lvcmos33_f_12
-- Compiling architecture iobuf_lvcmos33_f_12_v of iobuf_lvcmos33_f_12
-- Compiling entity iobuf_lvcmos33_f_16
-- Compiling architecture iobuf_lvcmos33_f_16_v of iobuf_lvcmos33_f_16
-- Compiling entity iobuf_lvcmos33_f_2
-- Compiling architecture iobuf_lvcmos33_f_2_v of iobuf_lvcmos33_f_2
-- Compiling entity iobuf_lvcmos33_f_24
-- Compiling architecture iobuf_lvcmos33_f_24_v of iobuf_lvcmos33_f_24
-- Compiling entity iobuf_lvcmos33_f_4
-- Compiling architecture iobuf_lvcmos33_f_4_v of iobuf_lvcmos33_f_4
-- Compiling entity iobuf_lvcmos33_f_6
-- Compiling architecture iobuf_lvcmos33_f_6_v of iobuf_lvcmos33_f_6
-- Compiling entity iobuf_lvcmos33_f_8
-- Compiling architecture iobuf_lvcmos33_f_8_v of iobuf_lvcmos33_f_8
-- Compiling entity iobuf_lvcmos33_s_12
-- Compiling architecture iobuf_lvcmos33_s_12_v of iobuf_lvcmos33_s_12
-- Compiling entity iobuf_lvcmos33_s_16
-- Compiling architecture iobuf_lvcmos33_s_16_v of iobuf_lvcmos33_s_16
-- Compiling entity iobuf_lvcmos33_s_2
-- Compiling architecture iobuf_lvcmos33_s_2_v of iobuf_lvcmos33_s_2
-- Compiling entity iobuf_lvcmos33_s_24
-- Compiling architecture iobuf_lvcmos33_s_24_v of iobuf_lvcmos33_s_24
-- Compiling entity iobuf_lvcmos33_s_4
-- Compiling architecture iobuf_lvcmos33_s_4_v of iobuf_lvcmos33_s_4
-- Compiling entity iobuf_lvcmos33_s_6
-- Compiling architecture iobuf_lvcmos33_s_6_v of iobuf_lvcmos33_s_6
-- Compiling entity iobuf_lvcmos33_s_8
-- Compiling architecture iobuf_lvcmos33_s_8_v of iobuf_lvcmos33_s_8
-- Compiling entity iobuf_lvdci_15
-- Compiling architecture iobuf_lvdci_15_v of iobuf_lvdci_15
-- Compiling entity iobuf_lvdci_18
-- Compiling architecture iobuf_lvdci_18_v of iobuf_lvdci_18
-- Compiling entity iobuf_lvdci_25
-- Compiling architecture iobuf_lvdci_25_v of iobuf_lvdci_25
-- Compiling entity iobuf_lvdci_33
-- Compiling architecture iobuf_lvdci_33_v of iobuf_lvdci_33
-- Compiling entity iobuf_lvdci_dv2_15
-- Compiling architecture iobuf_lvdci_dv2_15_v of iobuf_lvdci_dv2_15
-- Compiling entity iobuf_lvdci_dv2_18
-- Compiling architecture iobuf_lvdci_dv2_18_v of iobuf_lvdci_dv2_18
-- Compiling entity iobuf_lvdci_dv2_25
-- Compiling architecture iobuf_lvdci_dv2_25_v of iobuf_lvdci_dv2_25
-- Compiling entity iobuf_lvdci_dv2_33
-- Compiling architecture iobuf_lvdci_dv2_33_v of iobuf_lvdci_dv2_33
-- Compiling entity iobuf_lvds
-- Compiling architecture iobuf_lvds_v of iobuf_lvds
-- Compiling entity iobuf_lvpecl
-- Compiling architecture iobuf_lvpecl_v of iobuf_lvpecl
-- Compiling entity iobuf_lvttl
-- Compiling architecture iobuf_lvttl_v of iobuf_lvttl
-- Compiling entity iobuf_lvttl_f_12
-- Compiling architecture iobuf_lvttl_f_12_v of iobuf_lvttl_f_12
-- Compiling entity iobuf_lvttl_f_16
-- Compiling architecture iobuf_lvttl_f_16_v of iobuf_lvttl_f_16
-- Compiling entity iobuf_lvttl_f_2
-- Compiling architecture iobuf_lvttl_f_2_v of iobuf_lvttl_f_2
-- Compiling entity iobuf_lvttl_f_24
-- Compiling architecture iobuf_lvttl_f_24_v of iobuf_lvttl_f_24
-- Compiling entity iobuf_lvttl_f_4
-- Compiling architecture iobuf_lvttl_f_4_v of iobuf_lvttl_f_4
-- Compiling entity iobuf_lvttl_f_6
-- Compiling architecture iobuf_lvttl_f_6_v of iobuf_lvttl_f_6
-- Compiling entity iobuf_lvttl_f_8
-- Compiling architecture iobuf_lvttl_f_8_v of iobuf_lvttl_f_8
-- Compiling entity iobuf_lvttl_s_12
-- Compiling architecture iobuf_lvttl_s_12_v of iobuf_lvttl_s_12
-- Compiling entity iobuf_lvttl_s_16
-- Compiling architecture iobuf_lvttl_s_16_v of iobuf_lvttl_s_16
-- Compiling entity iobuf_lvttl_s_2
-- Compiling architecture iobuf_lvttl_s_2_v of iobuf_lvttl_s_2
-- Compiling entity iobuf_lvttl_s_24
-- Compiling architecture iobuf_lvttl_s_24_v of iobuf_lvttl_s_24
-- Compiling entity iobuf_lvttl_s_4
-- Compiling architecture iobuf_lvttl_s_4_v of iobuf_lvttl_s_4
-- Compiling entity iobuf_lvttl_s_6
-- Compiling architecture iobuf_lvttl_s_6_v of iobuf_lvttl_s_6
-- Compiling entity iobuf_lvttl_s_8
-- Compiling architecture iobuf_lvttl_s_8_v of iobuf_lvttl_s_8
-- Compiling entity iobuf_pci33_3
-- Compiling architecture iobuf_pci33_3_v of iobuf_pci33_3
-- Compiling entity iobuf_pci33_5
-- Compiling architecture iobuf_pci33_5_v of iobuf_pci33_5
-- Compiling entity iobuf_pci66_3
-- Compiling architecture iobuf_pci66_3_v of iobuf_pci66_3
-- Compiling entity iobuf_pcix
-- Compiling architecture iobuf_pcix_v of iobuf_pcix
-- Compiling entity iobuf_pcix66_3
-- Compiling architecture iobuf_pcix66_3_v of iobuf_pcix66_3
-- Compiling entity iobuf_s_12
-- Compiling architecture iobuf_s_12_v of iobuf_s_12
-- Compiling entity iobuf_s_16
-- Compiling architecture iobuf_s_16_v of iobuf_s_16
-- Compiling entity iobuf_s_2
-- Compiling architecture iobuf_s_2_v of iobuf_s_2
-- Compiling entity iobuf_s_24
-- Compiling architecture iobuf_s_24_v of iobuf_s_24
-- Compiling entity iobuf_s_4
-- Compiling architecture iobuf_s_4_v of iobuf_s_4
-- Compiling entity iobuf_s_6
-- Compiling architecture iobuf_s_6_v of iobuf_s_6
-- Compiling entity iobuf_s_8
-- Compiling architecture iobuf_s_8_v of iobuf_s_8
-- Compiling entity iobuf_sstl18_i
-- Compiling architecture iobuf_sstl18_i_v of iobuf_sstl18_i
-- Compiling entity iobuf_sstl18_ii
-- Compiling architecture iobuf_sstl18_ii_v of iobuf_sstl18_ii
-- Compiling entity iobuf_sstl18_ii_dci
-- Compiling architecture iobuf_sstl18_ii_dci_v of iobuf_sstl18_ii_dci
-- Compiling entity iobuf_sstl2_i
-- Compiling architecture iobuf_sstl2_i_v of iobuf_sstl2_i
-- Compiling entity iobuf_sstl2_ii
-- Compiling architecture iobuf_sstl2_ii_v of iobuf_sstl2_ii
-- Compiling entity iobuf_sstl2_ii_dci
-- Compiling architecture iobuf_sstl2_ii_dci_v of iobuf_sstl2_ii_dci
-- Compiling entity iobuf_sstl3_i
-- Compiling architecture iobuf_sstl3_i_v of iobuf_sstl3_i
-- Compiling entity iobuf_sstl3_ii
-- Compiling architecture iobuf_sstl3_ii_v of iobuf_sstl3_ii
-- Compiling entity iobuf_sstl3_ii_dci
-- Compiling architecture iobuf_sstl3_ii_dci_v of iobuf_sstl3_ii_dci
-- Compiling entity iobufds
-- Compiling architecture iobufds_v of iobufds
-- Compiling entity iobufds_blvds_25
-- Compiling architecture iobufds_blvds_25_v of iobufds_blvds_25
-- Compiling entity keeper
-- Compiling architecture keeper_v of keeper
-- Compiling entity ld
-- Compiling architecture ld_v of ld
-- Compiling entity ld_1
-- Compiling architecture ld_1_v of ld_1
-- Compiling entity ldc
-- Compiling architecture ldc_v of ldc
-- Compiling entity ldc_1
-- Compiling architecture ldc_1_v of ldc_1
-- Compiling entity ldce
-- Compiling architecture ldce_v of ldce
-- Compiling entity ldce_1
-- Compiling architecture ldce_1_v of ldce_1
-- Compiling entity ldcp
-- Compiling architecture ldcp_v of ldcp
-- Compiling entity ldcp_1
-- Compiling architecture ldcp_1_v of ldcp_1
-- Compiling entity ldcpe
-- Compiling architecture ldcpe_v of ldcpe
-- Compiling entity ldcpe_1
-- Compiling architecture ldcpe_1_v of ldcpe_1
-- Compiling entity lde
-- Compiling architecture lde_v of lde
-- Compiling entity lde_1
-- Compiling architecture lde_1_v of lde_1
-- Compiling entity ldp
-- Compiling architecture ldp_v of ldp
-- Compiling entity ldp_1
-- Compiling architecture ldp_1_v of ldp_1
-- Compiling entity ldpe
-- Compiling architecture ldpe_v of ldpe
-- Compiling entity ldpe_1
-- Compiling architecture ldpe_1_v of ldpe_1
-- Compiling entity lut1
-- Compiling architecture lut1_v of lut1
-- Compiling entity lut1_d
-- Compiling architecture lut1_d_v of lut1_d
-- Compiling entity lut1_l
-- Compiling architecture lut1_l_v of lut1_l
-- Compiling entity lut2
-- Compiling architecture lut2_v of lut2
-- Compiling entity lut2_d
-- Compiling architecture lut2_d_v of lut2_d
-- Compiling entity lut2_l
-- Compiling architecture lut2_l_v of lut2_l
-- Compiling entity lut3
-- Compiling architecture lut3_v of lut3
-- Compiling entity lut3_d
-- Compiling architecture lut3_d_v of lut3_d
-- Compiling entity lut3_l
-- Compiling architecture lut3_l_v of lut3_l
-- Compiling entity lut4
-- Compiling architecture lut4_v of lut4
-- Compiling entity lut4_d
-- Compiling architecture lut4_d_v of lut4_d
-- Compiling entity lut4_l
-- Compiling architecture lut4_l_v of lut4_l
-- Compiling entity mult18x18
-- Compiling architecture mult18x18_v of mult18x18
-- Compiling entity mult18x18s
-- Compiling architecture mult18x18s_v of mult18x18s
-- Compiling entity mult_and
-- Compiling architecture mult_and_v of mult_and
-- Compiling entity muxcy
-- Compiling architecture muxcy_v of muxcy
-- Compiling entity muxcy_d
-- Compiling architecture muxcy_d_v of muxcy_d
-- Compiling entity muxcy_l
-- Compiling architecture muxcy_l_v of muxcy_l
-- Compiling entity muxf5
-- Compiling architecture muxf5_v of muxf5
-- Compiling entity muxf5_d
-- Compiling architecture muxf5_d_v of muxf5_d
-- Compiling entity muxf5_l
-- Compiling architecture muxf5_l_v of muxf5_l
-- Compiling entity muxf6
-- Compiling architecture muxf6_v of muxf6
-- Compiling entity muxf6_d
-- Compiling architecture muxf6_d_v of muxf6_d
-- Compiling entity muxf6_l
-- Compiling architecture muxf6_l_v of muxf6_l
-- Compiling entity muxf7
-- Compiling architecture muxf7_v of muxf7
-- Compiling entity muxf7_d
-- Compiling architecture muxf7_d_v of muxf7_d
-- Compiling entity muxf7_l
-- Compiling architecture muxf7_l_v of muxf7_l
-- Compiling entity muxf8
-- Compiling architecture muxf8_v of muxf8
-- Compiling entity muxf8_d
-- Compiling architecture muxf8_d_v of muxf8_d
-- Compiling entity muxf8_l
-- Compiling architecture muxf8_l_v of muxf8_l
-- Compiling entity nand2
-- Compiling architecture nand2_v of nand2
-- Compiling entity nand2b1
-- Compiling architecture nand2b1_v of nand2b1
-- Compiling entity nand2b2
-- Compiling architecture nand2b2_v of nand2b2
-- Compiling entity nand3
-- Compiling architecture nand3_v of nand3
-- Compiling entity nand3b1
-- Compiling architecture nand3b1_v of nand3b1
-- Compiling entity nand3b2
-- Compiling architecture nand3b2_v of nand3b2
-- Compiling entity nand3b3
-- Compiling architecture nand3b3_v of nand3b3
-- Compiling entity nand4
-- Compiling architecture nand4_v of nand4
-- Compiling entity nand4b1
-- Compiling architecture nand4b1_v of nand4b1
-- Compiling entity nand4b2
-- Compiling architecture nand4b2_v of nand4b2
-- Compiling entity nand4b3
-- Compiling architecture nand4b3_v of nand4b3
-- Compiling entity nand4b4
-- Compiling architecture nand4b4_v of nand4b4
-- Compiling entity nand5
-- Compiling architecture nand5_v of nand5
-- Compiling entity nand5b1
-- Compiling architecture nand5b1_v of nand5b1
-- Compiling entity nand5b2
-- Compiling architecture nand5b2_v of nand5b2
-- Compiling entity nand5b3
-- Compiling architecture nand5b3_v of nand5b3
-- Compiling entity nand5b4
-- Compiling architecture nand5b4_v of nand5b4
-- Compiling entity nand5b5
-- Compiling architecture nand5b5_v of nand5b5
-- Compiling entity nor2
-- Compiling architecture nor2_v of nor2
-- Compiling entity nor2b1
-- Compiling architecture nor2b1_v of nor2b1
-- Compiling entity nor2b2
-- Compiling architecture nor2b2_v of nor2b2
-- Compiling entity nor3
-- Compiling architecture nor3_v of nor3
-- Compiling entity nor3b1
-- Compiling architecture nor3b1_v of nor3b1
-- Compiling entity nor3b2
-- Compiling architecture nor3b2_v of nor3b2
-- Compiling entity nor3b3
-- Compiling architecture nor3b3_v of nor3b3
-- Compiling entity nor4
-- Compiling architecture nor4_v of nor4
-- Compiling entity nor4b1
-- Compiling architecture nor4b1_v of nor4b1
-- Compiling entity nor4b2
-- Compiling architecture nor4b2_v of nor4b2
-- Compiling entity nor4b3
-- Compiling architecture nor4b3_v of nor4b3
-- Compiling entity nor4b4
-- Compiling architecture nor4b4_v of nor4b4
-- Compiling entity nor5
-- Compiling architecture nor5_v of nor5
-- Compiling entity nor5b1
-- Compiling architecture nor5b1_v of nor5b1
-- Compiling entity nor5b2
-- Compiling architecture nor5b2_v of nor5b2
-- Compiling entity nor5b3
-- Compiling architecture nor5b3_v of nor5b3
-- Compiling entity nor5b4
-- Compiling architecture nor5b4_v of nor5b4
-- Compiling entity nor5b5
-- Compiling architecture nor5b5_v of nor5b5
-- Compiling entity obuf
-- Compiling architecture obuf_v of obuf
-- Compiling entity obuf_agp
-- Compiling architecture obuf_agp_v of obuf_agp
-- Compiling entity obuf_ctt
-- Compiling architecture obuf_ctt_v of obuf_ctt
-- Compiling entity obuf_f_12
-- Compiling architecture obuf_f_12_v of obuf_f_12
-- Compiling entity obuf_f_16
-- Compiling architecture obuf_f_16_v of obuf_f_16
-- Compiling entity obuf_f_2
-- Compiling architecture obuf_f_2_v of obuf_f_2
-- Compiling entity obuf_f_24
-- Compiling architecture obuf_f_24_v of obuf_f_24
-- Compiling entity obuf_f_4
-- Compiling architecture obuf_f_4_v of obuf_f_4
-- Compiling entity obuf_f_6
-- Compiling architecture obuf_f_6_v of obuf_f_6
-- Compiling entity obuf_f_8
-- Compiling architecture obuf_f_8_v of obuf_f_8
-- Compiling entity obuf_gtl
-- Compiling architecture obuf_gtl_v of obuf_gtl
-- Compiling entity obuf_gtl_dci
-- Compiling architecture obuf_gtl_dci_v of obuf_gtl_dci
-- Compiling entity obuf_gtlp
-- Compiling architecture obuf_gtlp_v of obuf_gtlp
-- Compiling entity obuf_gtlp_dci
-- Compiling architecture obuf_gtlp_dci_v of obuf_gtlp_dci
-- Compiling entity obuf_hstl_i
-- Compiling architecture obuf_hstl_i_v of obuf_hstl_i
-- Compiling entity obuf_hstl_i_18
-- Compiling architecture obuf_hstl_i_18_v of obuf_hstl_i_18
-- Compiling entity obuf_hstl_i_dci
-- Compiling architecture obuf_hstl_i_dci_v of obuf_hstl_i_dci
-- Compiling entity obuf_hstl_i_dci_18
-- Compiling architecture obuf_hstl_i_dci_18_v of obuf_hstl_i_dci_18
-- Compiling entity obuf_hstl_ii
-- Compiling architecture obuf_hstl_ii_v of obuf_hstl_ii
-- Compiling entity obuf_hstl_ii_18
-- Compiling architecture obuf_hstl_ii_18_v of obuf_hstl_ii_18
-- Compiling entity obuf_hstl_ii_dci
-- Compiling architecture obuf_hstl_ii_dci_v of obuf_hstl_ii_dci
-- Compiling entity obuf_hstl_ii_dci_18
-- Compiling architecture obuf_hstl_ii_dci_18_v of obuf_hstl_ii_dci_18
-- Compiling entity obuf_hstl_iii
-- Compiling architecture obuf_hstl_iii_v of obuf_hstl_iii
-- Compiling entity obuf_hstl_iii_18
-- Compiling architecture obuf_hstl_iii_18_v of obuf_hstl_iii_18
-- Compiling entity obuf_hstl_iii_dci
-- Compiling architecture obuf_hstl_iii_dci_v of obuf_hstl_iii_dci
-- Compiling entity obuf_hstl_iii_dci_18
-- Compiling architecture obuf_hstl_iii_dci_18_v of obuf_hstl_iii_dci_18
-- Compiling entity obuf_hstl_iv
-- Compiling architecture obuf_hstl_iv_v of obuf_hstl_iv
-- Compiling entity obuf_hstl_iv_18
-- Compiling architecture obuf_hstl_iv_18_v of obuf_hstl_iv_18
-- Compiling entity obuf_hstl_iv_dci
-- Compiling architecture obuf_hstl_iv_dci_v of obuf_hstl_iv_dci
-- Compiling entity obuf_hstl_iv_dci_18
-- Compiling architecture obuf_hstl_iv_dci_18_v of obuf_hstl_iv_dci_18
-- Compiling entity obuf_lvcmos12
-- Compiling architecture obuf_lvcmos12_v of obuf_lvcmos12
-- Compiling entity obuf_lvcmos12_f_2
-- Compiling architecture obuf_lvcmos12_f_2_v of obuf_lvcmos12_f_2
-- Compiling entity obuf_lvcmos12_f_4
-- Compiling architecture obuf_lvcmos12_f_4_v of obuf_lvcmos12_f_4
-- Compiling entity obuf_lvcmos12_f_6
-- Compiling architecture obuf_lvcmos12_f_6_v of obuf_lvcmos12_f_6
-- Compiling entity obuf_lvcmos12_f_8
-- Compiling architecture obuf_lvcmos12_f_8_v of obuf_lvcmos12_f_8
-- Compiling entity obuf_lvcmos12_s_2
-- Compiling architecture obuf_lvcmos12_s_2_v of obuf_lvcmos12_s_2
-- Compiling entity obuf_lvcmos12_s_4
-- Compiling architecture obuf_lvcmos12_s_4_v of obuf_lvcmos12_s_4
-- Compiling entity obuf_lvcmos12_s_6
-- Compiling architecture obuf_lvcmos12_s_6_v of obuf_lvcmos12_s_6
-- Compiling entity obuf_lvcmos12_s_8
-- Compiling architecture obuf_lvcmos12_s_8_v of obuf_lvcmos12_s_8
-- Compiling entity obuf_lvcmos15
-- Compiling architecture obuf_lvcmos15_v of obuf_lvcmos15
-- Compiling entity obuf_lvcmos15_f_12
-- Compiling architecture obuf_lvcmos15_f_12_v of obuf_lvcmos15_f_12
-- Compiling entity obuf_lvcmos15_f_16
-- Compiling architecture obuf_lvcmos15_f_16_v of obuf_lvcmos15_f_16
-- Compiling entity obuf_lvcmos15_f_2
-- Compiling architecture obuf_lvcmos15_f_2_v of obuf_lvcmos15_f_2
-- Compiling entity obuf_lvcmos15_f_4
-- Compiling architecture obuf_lvcmos15_f_4_v of obuf_lvcmos15_f_4
-- Compiling entity obuf_lvcmos15_f_6
-- Compiling architecture obuf_lvcmos15_f_6_v of obuf_lvcmos15_f_6
-- Compiling entity obuf_lvcmos15_f_8
-- Compiling architecture obuf_lvcmos15_f_8_v of obuf_lvcmos15_f_8
-- Compiling entity obuf_lvcmos15_s_12
-- Compiling architecture obuf_lvcmos15_s_12_v of obuf_lvcmos15_s_12
-- Compiling entity obuf_lvcmos15_s_16
-- Compiling architecture obuf_lvcmos15_s_16_v of obuf_lvcmos15_s_16
-- Compiling entity obuf_lvcmos15_s_2
-- Compiling architecture obuf_lvcmos15_s_2_v of obuf_lvcmos15_s_2
-- Compiling entity obuf_lvcmos15_s_4
-- Compiling architecture obuf_lvcmos15_s_4_v of obuf_lvcmos15_s_4
-- Compiling entity obuf_lvcmos15_s_6
-- Compiling architecture obuf_lvcmos15_s_6_v of obuf_lvcmos15_s_6
-- Compiling entity obuf_lvcmos15_s_8
-- Compiling architecture obuf_lvcmos15_s_8_v of obuf_lvcmos15_s_8
-- Compiling entity obuf_lvcmos18
-- Compiling architecture obuf_lvcmos18_v of obuf_lvcmos18
-- Compiling entity obuf_lvcmos18_f_12
-- Compiling architecture obuf_lvcmos18_f_12_v of obuf_lvcmos18_f_12
-- Compiling entity obuf_lvcmos18_f_16
-- Compiling architecture obuf_lvcmos18_f_16_v of obuf_lvcmos18_f_16
-- Compiling entity obuf_lvcmos18_f_2
-- Compiling architecture obuf_lvcmos18_f_2_v of obuf_lvcmos18_f_2
-- Compiling entity obuf_lvcmos18_f_4
-- Compiling architecture obuf_lvcmos18_f_4_v of obuf_lvcmos18_f_4
-- Compiling entity obuf_lvcmos18_f_6
-- Compiling architecture obuf_lvcmos18_f_6_v of obuf_lvcmos18_f_6
-- Compiling entity obuf_lvcmos18_f_8
-- Compiling architecture obuf_lvcmos18_f_8_v of obuf_lvcmos18_f_8
-- Compiling entity obuf_lvcmos18_s_12
-- Compiling architecture obuf_lvcmos18_s_12_v of obuf_lvcmos18_s_12
-- Compiling entity obuf_lvcmos18_s_16
-- Compiling architecture obuf_lvcmos18_s_16_v of obuf_lvcmos18_s_16
-- Compiling entity obuf_lvcmos18_s_2
-- Compiling architecture obuf_lvcmos18_s_2_v of obuf_lvcmos18_s_2
-- Compiling entity obuf_lvcmos18_s_4
-- Compiling architecture obuf_lvcmos18_s_4_v of obuf_lvcmos18_s_4
-- Compiling entity obuf_lvcmos18_s_6
-- Compiling architecture obuf_lvcmos18_s_6_v of obuf_lvcmos18_s_6
-- Compiling entity obuf_lvcmos18_s_8
-- Compiling architecture obuf_lvcmos18_s_8_v of obuf_lvcmos18_s_8
-- Compiling entity obuf_lvcmos2
-- Compiling architecture obuf_lvcmos2_v of obuf_lvcmos2
-- Compiling entity obuf_lvcmos25
-- Compiling architecture obuf_lvcmos25_v of obuf_lvcmos25
-- Compiling entity obuf_lvcmos25_f_12
-- Compiling architecture obuf_lvcmos25_f_12_v of obuf_lvcmos25_f_12
-- Compiling entity obuf_lvcmos25_f_16
-- Compiling architecture obuf_lvcmos25_f_16_v of obuf_lvcmos25_f_16
-- Compiling entity obuf_lvcmos25_f_2
-- Compiling architecture obuf_lvcmos25_f_2_v of obuf_lvcmos25_f_2
-- Compiling entity obuf_lvcmos25_f_24
-- Compiling architecture obuf_lvcmos25_f_24_v of obuf_lvcmos25_f_24
-- Compiling entity obuf_lvcmos25_f_4
-- Compiling architecture obuf_lvcmos25_f_4_v of obuf_lvcmos25_f_4
-- Compiling entity obuf_lvcmos25_f_6
-- Compiling architecture obuf_lvcmos25_f_6_v of obuf_lvcmos25_f_6
-- Compiling entity obuf_lvcmos25_f_8
-- Compiling architecture obuf_lvcmos25_f_8_v of obuf_lvcmos25_f_8
-- Compiling entity obuf_lvcmos25_s_12
-- Compiling architecture obuf_lvcmos25_s_12_v of obuf_lvcmos25_s_12
-- Compiling entity obuf_lvcmos25_s_16
-- Compiling architecture obuf_lvcmos25_s_16_v of obuf_lvcmos25_s_16
-- Compiling entity obuf_lvcmos25_s_2
-- Compiling architecture obuf_lvcmos25_s_2_v of obuf_lvcmos25_s_2
-- Compiling entity obuf_lvcmos25_s_24
-- Compiling architecture obuf_lvcmos25_s_24_v of obuf_lvcmos25_s_24
-- Compiling entity obuf_lvcmos25_s_4
-- Compiling architecture obuf_lvcmos25_s_4_v of obuf_lvcmos25_s_4
-- Compiling entity obuf_lvcmos25_s_6
-- Compiling architecture obuf_lvcmos25_s_6_v of obuf_lvcmos25_s_6
-- Compiling entity obuf_lvcmos25_s_8
-- Compiling architecture obuf_lvcmos25_s_8_v of obuf_lvcmos25_s_8
-- Compiling entity obuf_lvcmos33
-- Compiling architecture obuf_lvcmos33_v of obuf_lvcmos33
-- Compiling entity obuf_lvcmos33_f_12
-- Compiling architecture obuf_lvcmos33_f_12_v of obuf_lvcmos33_f_12
-- Compiling entity obuf_lvcmos33_f_16
-- Compiling architecture obuf_lvcmos33_f_16_v of obuf_lvcmos33_f_16
-- Compiling entity obuf_lvcmos33_f_2
-- Compiling architecture obuf_lvcmos33_f_2_v of obuf_lvcmos33_f_2
-- Compiling entity obuf_lvcmos33_f_24
-- Compiling architecture obuf_lvcmos33_f_24_v of obuf_lvcmos33_f_24
-- Compiling entity obuf_lvcmos33_f_4
-- Compiling architecture obuf_lvcmos33_f_4_v of obuf_lvcmos33_f_4
-- Compiling entity obuf_lvcmos33_f_6
-- Compiling architecture obuf_lvcmos33_f_6_v of obuf_lvcmos33_f_6
-- Compiling entity obuf_lvcmos33_f_8
-- Compiling architecture obuf_lvcmos33_f_8_v of obuf_lvcmos33_f_8
-- Compiling entity obuf_lvcmos33_s_12
-- Compiling architecture obuf_lvcmos33_s_12_v of obuf_lvcmos33_s_12
-- Compiling entity obuf_lvcmos33_s_16
-- Compiling architecture obuf_lvcmos33_s_16_v of obuf_lvcmos33_s_16
-- Compiling entity obuf_lvcmos33_s_2
-- Compiling architecture obuf_lvcmos33_s_2_v of obuf_lvcmos33_s_2
-- Compiling entity obuf_lvcmos33_s_24
-- Compiling architecture obuf_lvcmos33_s_24_v of obuf_lvcmos33_s_24
-- Compiling entity obuf_lvcmos33_s_4
-- Compiling architecture obuf_lvcmos33_s_4_v of obuf_lvcmos33_s_4
-- Compiling entity obuf_lvcmos33_s_6
-- Compiling architecture obuf_lvcmos33_s_6_v of obuf_lvcmos33_s_6
-- Compiling entity obuf_lvcmos33_s_8
-- Compiling architecture obuf_lvcmos33_s_8_v of obuf_lvcmos33_s_8
-- Compiling entity obuf_lvdci_15
-- Compiling architecture obuf_lvdci_15_v of obuf_lvdci_15
-- Compiling entity obuf_lvdci_18
-- Compiling architecture obuf_lvdci_18_v of obuf_lvdci_18
-- Compiling entity obuf_lvdci_25
-- Compiling architecture obuf_lvdci_25_v of obuf_lvdci_25
-- Compiling entity obuf_lvdci_33
-- Compiling architecture obuf_lvdci_33_v of obuf_lvdci_33
-- Compiling entity obuf_lvdci_dv2_15
-- Compiling architecture obuf_lvdci_dv2_15_v of obuf_lvdci_dv2_15
-- Compiling entity obuf_lvdci_dv2_18
-- Compiling architecture obuf_lvdci_dv2_18_v of obuf_lvdci_dv2_18
-- Compiling entity obuf_lvdci_dv2_25
-- Compiling architecture obuf_lvdci_dv2_25_v of obuf_lvdci_dv2_25
-- Compiling entity obuf_lvdci_dv2_33
-- Compiling architecture obuf_lvdci_dv2_33_v of obuf_lvdci_dv2_33
-- Compiling entity obuf_lvds
-- Compiling architecture obuf_lvds_v of obuf_lvds
-- Compiling entity obuf_lvpecl
-- Compiling architecture obuf_lvpecl_v of obuf_lvpecl
-- Compiling entity obuf_lvttl
-- Compiling architecture obuf_lvttl_v of obuf_lvttl
-- Compiling entity obuf_lvttl_f_12
-- Compiling architecture obuf_lvttl_f_12_v of obuf_lvttl_f_12
-- Compiling entity obuf_lvttl_f_16
-- Compiling architecture obuf_lvttl_f_16_v of obuf_lvttl_f_16
-- Compiling entity obuf_lvttl_f_2
-- Compiling architecture obuf_lvttl_f_2_v of obuf_lvttl_f_2
-- Compiling entity obuf_lvttl_f_24
-- Compiling architecture obuf_lvttl_f_24_v of obuf_lvttl_f_24
-- Compiling entity obuf_lvttl_f_4
-- Compiling architecture obuf_lvttl_f_4_v of obuf_lvttl_f_4
-- Compiling entity obuf_lvttl_f_6
-- Compiling architecture obuf_lvttl_f_6_v of obuf_lvttl_f_6
-- Compiling entity obuf_lvttl_f_8
-- Compiling architecture obuf_lvttl_f_8_v of obuf_lvttl_f_8
-- Compiling entity obuf_lvttl_s_12
-- Compiling architecture obuf_lvttl_s_12_v of obuf_lvttl_s_12
-- Compiling entity obuf_lvttl_s_16
-- Compiling architecture obuf_lvttl_s_16_v of obuf_lvttl_s_16
-- Compiling entity obuf_lvttl_s_2
-- Compiling architecture obuf_lvttl_s_2_v of obuf_lvttl_s_2
-- Compiling entity obuf_lvttl_s_24
-- Compiling architecture obuf_lvttl_s_24_v of obuf_lvttl_s_24
-- Compiling entity obuf_lvttl_s_4
-- Compiling architecture obuf_lvttl_s_4_v of obuf_lvttl_s_4
-- Compiling entity obuf_lvttl_s_6
-- Compiling architecture obuf_lvttl_s_6_v of obuf_lvttl_s_6
-- Compiling entity obuf_lvttl_s_8
-- Compiling architecture obuf_lvttl_s_8_v of obuf_lvttl_s_8
-- Compiling entity obuf_pci33_3
-- Compiling architecture obuf_pci33_3_v of obuf_pci33_3
-- Compiling entity obuf_pci33_5
-- Compiling architecture obuf_pci33_5_v of obuf_pci33_5
-- Compiling entity obuf_pci66_3
-- Compiling architecture obuf_pci66_3_v of obuf_pci66_3
-- Compiling entity obuf_pcix
-- Compiling architecture obuf_pcix_v of obuf_pcix
-- Compiling entity obuf_pcix66_3
-- Compiling architecture obuf_pcix66_3_v of obuf_pcix66_3
-- Compiling entity obuf_s_12
-- Compiling architecture obuf_s_12_v of obuf_s_12
-- Compiling entity obuf_s_16
-- Compiling architecture obuf_s_16_v of obuf_s_16
-- Compiling entity obuf_s_2
-- Compiling architecture obuf_s_2_v of obuf_s_2
-- Compiling entity obuf_s_24
-- Compiling architecture obuf_s_24_v of obuf_s_24
-- Compiling entity obuf_s_4
-- Compiling architecture obuf_s_4_v of obuf_s_4
-- Compiling entity obuf_s_6
-- Compiling architecture obuf_s_6_v of obuf_s_6
-- Compiling entity obuf_s_8
-- Compiling architecture obuf_s_8_v of obuf_s_8
-- Compiling entity obuf_sstl18_i
-- Compiling architecture obuf_sstl18_i_v of obuf_sstl18_i
-- Compiling entity obuf_sstl18_i_dci
-- Compiling architecture obuf_sstl18_i_dci_v of obuf_sstl18_i_dci
-- Compiling entity obuf_sstl18_ii
-- Compiling architecture obuf_sstl18_ii_v of obuf_sstl18_ii
-- Compiling entity obuf_sstl18_ii_dci
-- Compiling architecture obuf_sstl18_ii_dci_v of obuf_sstl18_ii_dci
-- Compiling entity obuf_sstl2_i
-- Compiling architecture obuf_sstl2_i_v of obuf_sstl2_i
-- Compiling entity obuf_sstl2_i_dci
-- Compiling architecture obuf_sstl2_i_dci_v of obuf_sstl2_i_dci
-- Compiling entity obuf_sstl2_ii
-- Compiling architecture obuf_sstl2_ii_v of obuf_sstl2_ii
-- Compiling entity obuf_sstl2_ii_dci
-- Compiling architecture obuf_sstl2_ii_dci_v of obuf_sstl2_ii_dci
-- Compiling entity obuf_sstl3_i
-- Compiling architecture obuf_sstl3_i_v of obuf_sstl3_i
-- Compiling entity obuf_sstl3_i_dci
-- Compiling architecture obuf_sstl3_i_dci_v of obuf_sstl3_i_dci
-- Compiling entity obuf_sstl3_ii
-- Compiling architecture obuf_sstl3_ii_v of obuf_sstl3_ii
-- Compiling entity obuf_sstl3_ii_dci
-- Compiling architecture obuf_sstl3_ii_dci_v of obuf_sstl3_ii_dci
-- Compiling entity obufds
-- Compiling architecture obufds_v of obufds
-- Compiling entity obufds_blvds_25
-- Compiling architecture obufds_blvds_25_v of obufds_blvds_25
-- Compiling entity obufds_ldt_25
-- Compiling architecture obufds_ldt_25_v of obufds_ldt_25
-- Compiling entity obufds_lvds_25
-- Compiling architecture obufds_lvds_25_v of obufds_lvds_25
-- Compiling entity obufds_lvds_33
-- Compiling architecture obufds_lvds_33_v of obufds_lvds_33
-- Compiling entity obufds_lvdsext_25
-- Compiling architecture obufds_lvdsext_25_v of obufds_lvdsext_25
-- Compiling entity obufds_lvdsext_33
-- Compiling architecture obufds_lvdsext_33_v of obufds_lvdsext_33
-- Compiling entity obufds_lvpecl_25
-- Compiling architecture obufds_lvpecl_25_v of obufds_lvpecl_25
-- Compiling entity obufds_lvpecl_33
-- Compiling architecture obufds_lvpecl_33_v of obufds_lvpecl_33
-- Compiling entity obufds_ulvds_25
-- Compiling architecture obufds_ulvds_25_v of obufds_ulvds_25
-- Compiling entity obuft
-- Compiling architecture obuft_v of obuft
-- Compiling entity obuft_agp
-- Compiling architecture obuft_agp_v of obuft_agp
-- Compiling entity obuft_ctt
-- Compiling architecture obuft_ctt_v of obuft_ctt
-- Compiling entity obuft_f_12
-- Compiling architecture obuft_f_12_v of obuft_f_12
-- Compiling entity obuft_f_16
-- Compiling architecture obuft_f_16_v of obuft_f_16
-- Compiling entity obuft_f_2
-- Compiling architecture obuft_f_2_v of obuft_f_2
-- Compiling entity obuft_f_24
-- Compiling architecture obuft_f_24_v of obuft_f_24
-- Compiling entity obuft_f_4
-- Compiling architecture obuft_f_4_v of obuft_f_4
-- Compiling entity obuft_f_6
-- Compiling architecture obuft_f_6_v of obuft_f_6
-- Compiling entity obuft_f_8
-- Compiling architecture obuft_f_8_v of obuft_f_8
-- Compiling entity obuft_gtl
-- Compiling architecture obuft_gtl_v of obuft_gtl
-- Compiling entity obuft_gtl_dci
-- Compiling architecture obuft_gtl_dci_v of obuft_gtl_dci
-- Compiling entity obuft_gtlp
-- Compiling architecture obuft_gtlp_v of obuft_gtlp
-- Compiling entity obuft_gtlp_dci
-- Compiling architecture obuft_gtlp_dci_v of obuft_gtlp_dci
-- Compiling entity obuft_hstl_i
-- Compiling architecture obuft_hstl_i_v of obuft_hstl_i
-- Compiling entity obuft_hstl_i_18
-- Compiling architecture obuft_hstl_i_18_v of obuft_hstl_i_18
-- Compiling entity obuft_hstl_i_dci
-- Compiling architecture obuft_hstl_i_dci_v of obuft_hstl_i_dci
-- Compiling entity obuft_hstl_i_dci_18
-- Compiling architecture obuft_hstl_i_dci_18_v of obuft_hstl_i_dci_18
-- Compiling entity obuft_hstl_ii
-- Compiling architecture obuft_hstl_ii_v of obuft_hstl_ii
-- Compiling entity obuft_hstl_ii_18
-- Compiling architecture obuft_hstl_ii_18_v of obuft_hstl_ii_18
-- Compiling entity obuft_hstl_ii_dci
-- Compiling architecture obuft_hstl_ii_dci_v of obuft_hstl_ii_dci
-- Compiling entity obuft_hstl_ii_dci_18
-- Compiling architecture obuft_hstl_ii_dci_18_v of obuft_hstl_ii_dci_18
-- Compiling entity obuft_hstl_iii
-- Compiling architecture obuft_hstl_iii_v of obuft_hstl_iii
-- Compiling entity obuft_hstl_iii_18
-- Compiling architecture obuft_hstl_iii_18_v of obuft_hstl_iii_18
-- Compiling entity obuft_hstl_iii_dci
-- Compiling architecture obuft_hstl_iii_dci_v of obuft_hstl_iii_dci
-- Compiling entity obuft_hstl_iii_dci_18
-- Compiling architecture obuft_hstl_iii_dci_18_v of obuft_hstl_iii_dci_18
-- Compiling entity obuft_hstl_iv
-- Compiling architecture obuft_hstl_iv_v of obuft_hstl_iv
-- Compiling entity obuft_hstl_iv_18
-- Compiling architecture obuft_hstl_iv_18_v of obuft_hstl_iv_18
-- Compiling entity obuft_hstl_iv_dci
-- Compiling architecture obuft_hstl_iv_dci_v of obuft_hstl_iv_dci
-- Compiling entity obuft_hstl_iv_dci_18
-- Compiling architecture obuft_hstl_iv_dci_18_v of obuft_hstl_iv_dci_18
-- Compiling entity obuft_lvcmos12
-- Compiling architecture obuft_lvcmos12_v of obuft_lvcmos12
-- Compiling entity obuft_lvcmos12_f_2
-- Compiling architecture obuft_lvcmos12_f_2_v of obuft_lvcmos12_f_2
-- Compiling entity obuft_lvcmos12_f_4
-- Compiling architecture obuft_lvcmos12_f_4_v of obuft_lvcmos12_f_4
-- Compiling entity obuft_lvcmos12_f_6
-- Compiling architecture obuft_lvcmos12_f_6_v of obuft_lvcmos12_f_6
-- Compiling entity obuft_lvcmos12_f_8
-- Compiling architecture obuft_lvcmos12_f_8_v of obuft_lvcmos12_f_8
-- Compiling entity obuft_lvcmos12_s_2
-- Compiling architecture obuft_lvcmos12_s_2_v of obuft_lvcmos12_s_2
-- Compiling entity obuft_lvcmos12_s_4
-- Compiling architecture obuft_lvcmos12_s_4_v of obuft_lvcmos12_s_4
-- Compiling entity obuft_lvcmos12_s_6
-- Compiling architecture obuft_lvcmos12_s_6_v of obuft_lvcmos12_s_6
-- Compiling entity obuft_lvcmos12_s_8
-- Compiling architecture obuft_lvcmos12_s_8_v of obuft_lvcmos12_s_8
-- Compiling entity obuft_lvcmos15
-- Compiling architecture obuft_lvcmos15_v of obuft_lvcmos15
-- Compiling entity obuft_lvcmos15_f_12
-- Compiling architecture obuft_lvcmos15_f_12_v of obuft_lvcmos15_f_12
-- Compiling entity obuft_lvcmos15_f_16
-- Compiling architecture obuft_lvcmos15_f_16_v of obuft_lvcmos15_f_16
-- Compiling entity obuft_lvcmos15_f_2
-- Compiling architecture obuft_lvcmos15_f_2_v of obuft_lvcmos15_f_2
-- Compiling entity obuft_lvcmos15_f_4
-- Compiling architecture obuft_lvcmos15_f_4_v of obuft_lvcmos15_f_4
-- Compiling entity obuft_lvcmos15_f_6
-- Compiling architecture obuft_lvcmos15_f_6_v of obuft_lvcmos15_f_6
-- Compiling entity obuft_lvcmos15_f_8
-- Compiling architecture obuft_lvcmos15_f_8_v of obuft_lvcmos15_f_8
-- Compiling entity obuft_lvcmos15_s_12
-- Compiling architecture obuft_lvcmos15_s_12_v of obuft_lvcmos15_s_12
-- Compiling entity obuft_lvcmos15_s_16
-- Compiling architecture obuft_lvcmos15_s_16_v of obuft_lvcmos15_s_16
-- Compiling entity obuft_lvcmos15_s_2
-- Compiling architecture obuft_lvcmos15_s_2_v of obuft_lvcmos15_s_2
-- Compiling entity obuft_lvcmos15_s_4
-- Compiling architecture obuft_lvcmos15_s_4_v of obuft_lvcmos15_s_4
-- Compiling entity obuft_lvcmos15_s_6
-- Compiling architecture obuft_lvcmos15_s_6_v of obuft_lvcmos15_s_6
-- Compiling entity obuft_lvcmos15_s_8
-- Compiling architecture obuft_lvcmos15_s_8_v of obuft_lvcmos15_s_8
-- Compiling entity obuft_lvcmos18
-- Compiling architecture obuft_lvcmos18_v of obuft_lvcmos18
-- Compiling entity obuft_lvcmos18_f_12
-- Compiling architecture obuft_lvcmos18_f_12_v of obuft_lvcmos18_f_12
-- Compiling entity obuft_lvcmos18_f_16
-- Compiling architecture obuft_lvcmos18_f_16_v of obuft_lvcmos18_f_16
-- Compiling entity obuft_lvcmos18_f_2
-- Compiling architecture obuft_lvcmos18_f_2_v of obuft_lvcmos18_f_2
-- Compiling entity obuft_lvcmos18_f_4
-- Compiling architecture obuft_lvcmos18_f_4_v of obuft_lvcmos18_f_4
-- Compiling entity obuft_lvcmos18_f_6
-- Compiling architecture obuft_lvcmos18_f_6_v of obuft_lvcmos18_f_6
-- Compiling entity obuft_lvcmos18_f_8
-- Compiling architecture obuft_lvcmos18_f_8_v of obuft_lvcmos18_f_8
-- Compiling entity obuft_lvcmos18_s_12
-- Compiling architecture obuft_lvcmos18_s_12_v of obuft_lvcmos18_s_12
-- Compiling entity obuft_lvcmos18_s_16
-- Compiling architecture obuft_lvcmos18_s_16_v of obuft_lvcmos18_s_16
-- Compiling entity obuft_lvcmos18_s_2
-- Compiling architecture obuft_lvcmos18_s_2_v of obuft_lvcmos18_s_2
-- Compiling entity obuft_lvcmos18_s_4
-- Compiling architecture obuft_lvcmos18_s_4_v of obuft_lvcmos18_s_4
-- Compiling entity obuft_lvcmos18_s_6
-- Compiling architecture obuft_lvcmos18_s_6_v of obuft_lvcmos18_s_6
-- Compiling entity obuft_lvcmos18_s_8
-- Compiling architecture obuft_lvcmos18_s_8_v of obuft_lvcmos18_s_8
-- Compiling entity obuft_lvcmos2
-- Compiling architecture obuft_lvcmos2_v of obuft_lvcmos2
-- Compiling entity obuft_lvcmos25
-- Compiling architecture obuft_lvcmos25_v of obuft_lvcmos25
-- Compiling entity obuft_lvcmos25_f_12
-- Compiling architecture obuft_lvcmos25_f_12_v of obuft_lvcmos25_f_12
-- Compiling entity obuft_lvcmos25_f_16
-- Compiling architecture obuft_lvcmos25_f_16_v of obuft_lvcmos25_f_16
-- Compiling entity obuft_lvcmos25_f_2
-- Compiling architecture obuft_lvcmos25_f_2_v of obuft_lvcmos25_f_2
-- Compiling entity obuft_lvcmos25_f_24
-- Compiling architecture obuft_lvcmos25_f_24_v of obuft_lvcmos25_f_24
-- Compiling entity obuft_lvcmos25_f_4
-- Compiling architecture obuft_lvcmos25_f_4_v of obuft_lvcmos25_f_4
-- Compiling entity obuft_lvcmos25_f_6
-- Compiling architecture obuft_lvcmos25_f_6_v of obuft_lvcmos25_f_6
-- Compiling entity obuft_lvcmos25_f_8
-- Compiling architecture obuft_lvcmos25_f_8_v of obuft_lvcmos25_f_8
-- Compiling entity obuft_lvcmos25_s_12
-- Compiling architecture obuft_lvcmos25_s_12_v of obuft_lvcmos25_s_12
-- Compiling entity obuft_lvcmos25_s_16
-- Compiling architecture obuft_lvcmos25_s_16_v of obuft_lvcmos25_s_16
-- Compiling entity obuft_lvcmos25_s_2
-- Compiling architecture obuft_lvcmos25_s_2_v of obuft_lvcmos25_s_2
-- Compiling entity obuft_lvcmos25_s_24
-- Compiling architecture obuft_lvcmos25_s_24_v of obuft_lvcmos25_s_24
-- Compiling entity obuft_lvcmos25_s_4
-- Compiling architecture obuft_lvcmos25_s_4_v of obuft_lvcmos25_s_4
-- Compiling entity obuft_lvcmos25_s_6
-- Compiling architecture obuft_lvcmos25_s_6_v of obuft_lvcmos25_s_6
-- Compiling entity obuft_lvcmos25_s_8
-- Compiling architecture obuft_lvcmos25_s_8_v of obuft_lvcmos25_s_8
-- Compiling entity obuft_lvcmos33
-- Compiling architecture obuft_lvcmos33_v of obuft_lvcmos33
-- Compiling entity obuft_lvcmos33_f_12
-- Compiling architecture obuft_lvcmos33_f_12_v of obuft_lvcmos33_f_12
-- Compiling entity obuft_lvcmos33_f_16
-- Compiling architecture obuft_lvcmos33_f_16_v of obuft_lvcmos33_f_16
-- Compiling entity obuft_lvcmos33_f_2
-- Compiling architecture obuft_lvcmos33_f_2_v of obuft_lvcmos33_f_2
-- Compiling entity obuft_lvcmos33_f_24
-- Compiling architecture obuft_lvcmos33_f_24_v of obuft_lvcmos33_f_24
-- Compiling entity obuft_lvcmos33_f_4
-- Compiling architecture obuft_lvcmos33_f_4_v of obuft_lvcmos33_f_4
-- Compiling entity obuft_lvcmos33_f_6
-- Compiling architecture obuft_lvcmos33_f_6_v of obuft_lvcmos33_f_6
-- Compiling entity obuft_lvcmos33_f_8
-- Compiling architecture obuft_lvcmos33_f_8_v of obuft_lvcmos33_f_8
-- Compiling entity obuft_lvcmos33_s_12
-- Compiling architecture obuft_lvcmos33_s_12_v of obuft_lvcmos33_s_12
-- Compiling entity obuft_lvcmos33_s_16
-- Compiling architecture obuft_lvcmos33_s_16_v of obuft_lvcmos33_s_16
-- Compiling entity obuft_lvcmos33_s_2
-- Compiling architecture obuft_lvcmos33_s_2_v of obuft_lvcmos33_s_2
-- Compiling entity obuft_lvcmos33_s_24
-- Compiling architecture obuft_lvcmos33_s_24_v of obuft_lvcmos33_s_24
-- Compiling entity obuft_lvcmos33_s_4
-- Compiling architecture obuft_lvcmos33_s_4_v of obuft_lvcmos33_s_4
-- Compiling entity obuft_lvcmos33_s_6
-- Compiling architecture obuft_lvcmos33_s_6_v of obuft_lvcmos33_s_6
-- Compiling entity obuft_lvcmos33_s_8
-- Compiling architecture obuft_lvcmos33_s_8_v of obuft_lvcmos33_s_8
-- Compiling entity obuft_lvdci_15
-- Compiling architecture obuft_lvdci_15_v of obuft_lvdci_15
-- Compiling entity obuft_lvdci_18
-- Compiling architecture obuft_lvdci_18_v of obuft_lvdci_18
-- Compiling entity obuft_lvdci_25
-- Compiling architecture obuft_lvdci_25_v of obuft_lvdci_25
-- Compiling entity obuft_lvdci_33
-- Compiling architecture obuft_lvdci_33_v of obuft_lvdci_33
-- Compiling entity obuft_lvdci_dv2_15
-- Compiling architecture obuft_lvdci_dv2_15_v of obuft_lvdci_dv2_15
-- Compiling entity obuft_lvdci_dv2_18
-- Compiling architecture obuft_lvdci_dv2_18_v of obuft_lvdci_dv2_18
-- Compiling entity obuft_lvdci_dv2_25
-- Compiling architecture obuft_lvdci_dv2_25_v of obuft_lvdci_dv2_25
-- Compiling entity obuft_lvdci_dv2_33
-- Compiling architecture obuft_lvdci_dv2_33_v of obuft_lvdci_dv2_33
-- Compiling entity obuft_lvds
-- Compiling architecture obuft_lvds_v of obuft_lvds
-- Compiling entity obuft_lvpecl
-- Compiling architecture obuft_lvpecl_v of obuft_lvpecl
-- Compiling entity obuft_lvttl
-- Compiling architecture obuft_lvttl_v of obuft_lvttl
-- Compiling entity obuft_lvttl_f_12
-- Compiling architecture obuft_lvttl_f_12_v of obuft_lvttl_f_12
-- Compiling entity obuft_lvttl_f_16
-- Compiling architecture obuft_lvttl_f_16_v of obuft_lvttl_f_16
-- Compiling entity obuft_lvttl_f_2
-- Compiling architecture obuft_lvttl_f_2_v of obuft_lvttl_f_2
-- Compiling entity obuft_lvttl_f_24
-- Compiling architecture obuft_lvttl_f_24_v of obuft_lvttl_f_24
-- Compiling entity obuft_lvttl_f_4
-- Compiling architecture obuft_lvttl_f_4_v of obuft_lvttl_f_4
-- Compiling entity obuft_lvttl_f_6
-- Compiling architecture obuft_lvttl_f_6_v of obuft_lvttl_f_6
-- Compiling entity obuft_lvttl_f_8
-- Compiling architecture obuft_lvttl_f_8_v of obuft_lvttl_f_8
-- Compiling entity obuft_lvttl_s_12
-- Compiling architecture obuft_lvttl_s_12_v of obuft_lvttl_s_12
-- Compiling entity obuft_lvttl_s_16
-- Compiling architecture obuft_lvttl_s_16_v of obuft_lvttl_s_16
-- Compiling entity obuft_lvttl_s_2
-- Compiling architecture obuft_lvttl_s_2_v of obuft_lvttl_s_2
-- Compiling entity obuft_lvttl_s_24
-- Compiling architecture obuft_lvttl_s_24_v of obuft_lvttl_s_24
-- Compiling entity obuft_lvttl_s_4
-- Compiling architecture obuft_lvttl_s_4_v of obuft_lvttl_s_4
-- Compiling entity obuft_lvttl_s_6
-- Compiling architecture obuft_lvttl_s_6_v of obuft_lvttl_s_6
-- Compiling entity obuft_lvttl_s_8
-- Compiling architecture obuft_lvttl_s_8_v of obuft_lvttl_s_8
-- Compiling entity obuft_pci33_3
-- Compiling architecture obuft_pci33_3_v of obuft_pci33_3
-- Compiling entity obuft_pci33_5
-- Compiling architecture obuft_pci33_5_v of obuft_pci33_5
-- Compiling entity obuft_pci66_3
-- Compiling architecture obuft_pci66_3_v of obuft_pci66_3
-- Compiling entity obuft_pcix
-- Compiling architecture obuft_pcix_v of obuft_pcix
-- Compiling entity obuft_pcix66_3
-- Compiling architecture obuft_pcix66_3_v of obuft_pcix66_3
-- Compiling entity obuft_s_12
-- Compiling architecture obuft_s_12_v of obuft_s_12
-- Compiling entity obuft_s_16
-- Compiling architecture obuft_s_16_v of obuft_s_16
-- Compiling entity obuft_s_2
-- Compiling architecture obuft_s_2_v of obuft_s_2
-- Compiling entity obuft_s_24
-- Compiling architecture obuft_s_24_v of obuft_s_24
-- Compiling entity obuft_s_4
-- Compiling architecture obuft_s_4_v of obuft_s_4
-- Compiling entity obuft_s_6
-- Compiling architecture obuft_s_6_v of obuft_s_6
-- Compiling entity obuft_s_8
-- Compiling architecture obuft_s_8_v of obuft_s_8
-- Compiling entity obuft_sstl18_i
-- Compiling architecture obuft_sstl18_i_v of obuft_sstl18_i
-- Compiling entity obuft_sstl18_i_dci
-- Compiling architecture obuft_sstl18_i_dci_v of obuft_sstl18_i_dci
-- Compiling entity obuft_sstl18_ii
-- Compiling architecture obuft_sstl18_ii_v of obuft_sstl18_ii
-- Compiling entity obuft_sstl18_ii_dci
-- Compiling architecture obuft_sstl18_ii_dci_v of obuft_sstl18_ii_dci
-- Compiling entity obuft_sstl2_i
-- Compiling architecture obuft_sstl2_i_v of obuft_sstl2_i
-- Compiling entity obuft_sstl2_i_dci
-- Compiling architecture obuft_sstl2_i_dci_v of obuft_sstl2_i_dci
-- Compiling entity obuft_sstl2_ii
-- Compiling architecture obuft_sstl2_ii_v of obuft_sstl2_ii
-- Compiling entity obuft_sstl2_ii_dci
-- Compiling architecture obuft_sstl2_ii_dci_v of obuft_sstl2_ii_dci
-- Compiling entity obuft_sstl3_i
-- Compiling architecture obuft_sstl3_i_v of obuft_sstl3_i
-- Compiling entity obuft_sstl3_i_dci
-- Compiling architecture obuft_sstl3_i_dci_v of obuft_sstl3_i_dci
-- Compiling entity obuft_sstl3_ii
-- Compiling architecture obuft_sstl3_ii_v of obuft_sstl3_ii
-- Compiling entity obuft_sstl3_ii_dci
-- Compiling architecture obuft_sstl3_ii_dci_v of obuft_sstl3_ii_dci
-- Compiling entity obuftds
-- Compiling architecture obuftds_v of obuftds
-- Compiling entity obuftds_blvds_25
-- Compiling architecture obuftds_blvds_25_v of obuftds_blvds_25
-- Compiling entity obuftds_ldt_25
-- Compiling architecture obuftds_ldt_25_v of obuftds_ldt_25
-- Compiling entity obuftds_lvds_25
-- Compiling architecture obuftds_lvds_25_v of obuftds_lvds_25
-- Compiling entity obuftds_lvds_33
-- Compiling architecture obuftds_lvds_33_v of obuftds_lvds_33
-- Compiling entity obuftds_lvdsext_25
-- Compiling architecture obuftds_lvdsext_25_v of obuftds_lvdsext_25
-- Compiling entity obuftds_lvdsext_33
-- Compiling architecture obuftds_lvdsext_33_v of obuftds_lvdsext_33
-- Compiling entity obuftds_lvpecl_25
-- Compiling architecture obuftds_lvpecl_25_v of obuftds_lvpecl_25
-- Compiling entity obuftds_lvpecl_33
-- Compiling architecture obuftds_lvpecl_33_v of obuftds_lvpecl_33
-- Compiling entity obuftds_ulvds_25
-- Compiling architecture obuftds_ulvds_25_v of obuftds_ulvds_25
-- Compiling entity ofddrcpe
-- Compiling architecture ofddrcpe_v of ofddrcpe
-- Compiling entity ofddrrse
-- Compiling architecture ofddrrse_v of ofddrrse
-- Compiling entity ofddrtcpe
-- Compiling architecture ofddrtcpe_v of ofddrtcpe
-- Compiling entity ofddrtrse
-- Compiling architecture ofddrtrse_v of ofddrtrse
-- Compiling entity or2
-- Compiling architecture or2_v of or2
-- Compiling entity or2b1
-- Compiling architecture or2b1_v of or2b1
-- Compiling entity or2b2
-- Compiling architecture or2b2_v of or2b2
-- Compiling entity or3
-- Compiling architecture or3_v of or3
-- Compiling entity or3b1
-- Compiling architecture or3b1_v of or3b1
-- Compiling entity or3b2
-- Compiling architecture or3b2_v of or3b2
-- Compiling entity or3b3
-- Compiling architecture or3b3_v of or3b3
-- Compiling entity or4
-- Compiling architecture or4_v of or4
-- Compiling entity or4b1
-- Compiling architecture or4b1_v of or4b1
-- Compiling entity or4b2
-- Compiling architecture or4b2_v of or4b2
-- Compiling entity or4b3
-- Compiling architecture or4b3_v of or4b3
-- Compiling entity or4b4
-- Compiling architecture or4b4_v of or4b4
-- Compiling entity or5
-- Compiling architecture or5_v of or5
-- Compiling entity or5b1
-- Compiling architecture or5b1_v of or5b1
-- Compiling entity or5b2
-- Compiling architecture or5b2_v of or5b2
-- Compiling entity or5b3
-- Compiling architecture or5b3_v of or5b3
-- Compiling entity or5b4
-- Compiling architecture or5b4_v of or5b4
-- Compiling entity or5b5
-- Compiling architecture or5b5_v of or5b5
-- Compiling entity orcy
-- Compiling architecture orcy_v of orcy
-- Compiling entity pulldown
-- Compiling architecture pulldown_v of pulldown
-- Compiling entity pullup
-- Compiling architecture pullup_v of pullup
-- Compiling entity ram128x1s
-- Compiling architecture ram128x1s_v of ram128x1s
-- Compiling entity ram128x1s_1
-- Compiling architecture ram128x1s_1_v of ram128x1s_1
-- Compiling entity ram16x1d
-- Compiling architecture ram16x1d_v of ram16x1d
-- Compiling entity ram16x1d_1
-- Compiling architecture ram16x1d_1_v of ram16x1d_1
-- Compiling entity ram16x1s
-- Compiling architecture ram16x1s_v of ram16x1s
-- Compiling entity ram16x1s_1
-- Compiling architecture ram16x1s_1_v of ram16x1s_1
-- Compiling entity ram16x2s
-- Compiling architecture ram16x2s_v of ram16x2s
-- Compiling entity ram16x4s
-- Compiling architecture ram16x4s_v of ram16x4s
-- Compiling entity ram16x8s
-- Compiling architecture ram16x8s_v of ram16x8s
-- Compiling entity ram32x1d
-- Compiling architecture ram32x1d_v of ram32x1d
-- Compiling entity ram32x1d_1
-- Compiling architecture ram32x1d_1_v of ram32x1d_1
-- Compiling entity ram32x1s
-- Compiling architecture ram32x1s_v of ram32x1s
-- Compiling entity ram32x1s_1
-- Compiling architecture ram32x1s_1_v of ram32x1s_1
-- Compiling entity ram32x2s
-- Compiling architecture ram32x2s_v of ram32x2s
-- Compiling entity ram32x4s
-- Compiling architecture ram32x4s_v of ram32x4s
-- Compiling entity ram32x8s
-- Compiling architecture ram32x8s_v of ram32x8s
-- Compiling entity ram64x1d
-- Compiling architecture ram64x1d_v of ram64x1d
-- Compiling entity ram64x1d_1
-- Compiling architecture ram64x1d_1_v of ram64x1d_1
-- Compiling entity ram64x1s
-- Compiling architecture ram64x1s_v of ram64x1s
-- Compiling entity ram64x1s_1
-- Compiling architecture ram64x1s_1_v of ram64x1s_1
-- Compiling entity ram64x2s
-- Compiling architecture ram64x2s_v of ram64x2s
-- Compiling entity ramb16_s1
-- Compiling architecture ramb16_s1_v of ramb16_s1
-- Compiling entity ramb16_s18
-- Compiling architecture ramb16_s18_v of ramb16_s18
-- Compiling entity ramb16_s18_s18
-- Compiling architecture ramb16_s18_s18_v of ramb16_s18_s18
-- Compiling entity ramb16_s18_s36
-- Compiling architecture ramb16_s18_s36_v of ramb16_s18_s36
-- Compiling entity ramb16_s1_s1
-- Compiling architecture ramb16_s1_s1_v of ramb16_s1_s1
-- Compiling entity ramb16_s1_s18
-- Compiling architecture ramb16_s1_s18_v of ramb16_s1_s18
-- Compiling entity ramb16_s1_s2
-- Compiling architecture ramb16_s1_s2_v of ramb16_s1_s2
-- Compiling entity ramb16_s1_s36
-- Compiling architecture ramb16_s1_s36_v of ramb16_s1_s36
-- Compiling entity ramb16_s1_s4
-- Compiling architecture ramb16_s1_s4_v of ramb16_s1_s4
-- Compiling entity ramb16_s1_s9
-- Compiling architecture ramb16_s1_s9_v of ramb16_s1_s9
-- Compiling entity ramb16_s2
-- Compiling architecture ramb16_s2_v of ramb16_s2
-- Compiling entity ramb16_s2_s18
-- Compiling architecture ramb16_s2_s18_v of ramb16_s2_s18
-- Compiling entity ramb16_s2_s2
-- Compiling architecture ramb16_s2_s2_v of ramb16_s2_s2
-- Compiling entity ramb16_s2_s36
-- Compiling architecture ramb16_s2_s36_v of ramb16_s2_s36
-- Compiling entity ramb16_s2_s4
-- Compiling architecture ramb16_s2_s4_v of ramb16_s2_s4
-- Compiling entity ramb16_s2_s9
-- Compiling architecture ramb16_s2_s9_v of ramb16_s2_s9
-- Compiling entity ramb16_s36
-- Compiling architecture ramb16_s36_v of ramb16_s36
-- Compiling entity ramb16_s36_s36
-- Compiling architecture ramb16_s36_s36_v of ramb16_s36_s36
-- Compiling entity ramb16_s4
-- Compiling architecture ramb16_s4_v of ramb16_s4
-- Compiling entity ramb16_s4_s18
-- Compiling architecture ramb16_s4_s18_v of ramb16_s4_s18
-- Compiling entity ramb16_s4_s36
-- Compiling architecture ramb16_s4_s36_v of ramb16_s4_s36
-- Compiling entity ramb16_s4_s4
-- Compiling architecture ramb16_s4_s4_v of ramb16_s4_s4
-- Compiling entity ramb16_s4_s9
-- Compiling architecture ramb16_s4_s9_v of ramb16_s4_s9
-- Compiling entity ramb16_s9
-- Compiling architecture ramb16_s9_v of ramb16_s9
-- Compiling entity ramb16_s9_s18
-- Compiling architecture ramb16_s9_s18_v of ramb16_s9_s18
-- Compiling entity ramb16_s9_s36
-- Compiling architecture ramb16_s9_s36_v of ramb16_s9_s36
-- Compiling entity ramb16_s9_s9
-- Compiling architecture ramb16_s9_s9_v of ramb16_s9_s9
-- Compiling entity ramb4_s1
-- Compiling architecture ramb4_s1_v of ramb4_s1
-- Compiling entity ramb4_s16
-- Compiling architecture ramb4_s16_v of ramb4_s16
-- Compiling entity ramb4_s16_s16
-- Compiling architecture ramb4_s16_s16_v of ramb4_s16_s16
-- Compiling entity ramb4_s1_s1
-- Compiling architecture ramb4_s1_s1_v of ramb4_s1_s1
-- Compiling entity ramb4_s1_s16
-- Compiling architecture ramb4_s1_s16_v of ramb4_s1_s16
-- Compiling entity ramb4_s1_s2
-- Compiling architecture ramb4_s1_s2_v of ramb4_s1_s2
-- Compiling entity ramb4_s1_s4
-- Compiling architecture ramb4_s1_s4_v of ramb4_s1_s4
-- Compiling entity ramb4_s1_s8
-- Compiling architecture ramb4_s1_s8_v of ramb4_s1_s8
-- Compiling entity ramb4_s2
-- Compiling architecture ramb4_s2_v of ramb4_s2
-- Compiling entity ramb4_s2_s16
-- Compiling architecture ramb4_s2_s16_v of ramb4_s2_s16
-- Compiling entity ramb4_s2_s2
-- Compiling architecture ramb4_s2_s2_v of ramb4_s2_s2
-- Compiling entity ramb4_s2_s4
-- Compiling architecture ramb4_s2_s4_v of ramb4_s2_s4
-- Compiling entity ramb4_s2_s8
-- Compiling architecture ramb4_s2_s8_v of ramb4_s2_s8
-- Compiling entity ramb4_s4
-- Compiling architecture ramb4_s4_v of ramb4_s4
-- Compiling entity ramb4_s4_s16
-- Compiling architecture ramb4_s4_s16_v of ramb4_s4_s16
-- Compiling entity ramb4_s4_s4
-- Compiling architecture ramb4_s4_s4_v of ramb4_s4_s4
-- Compiling entity ramb4_s4_s8
-- Compiling architecture ramb4_s4_s8_v of ramb4_s4_s8
-- Compiling entity ramb4_s8
-- Compiling architecture ramb4_s8_v of ramb4_s8
-- Compiling entity ramb4_s8_s16
-- Compiling architecture ramb4_s8_s16_v of ramb4_s8_s16
-- Compiling entity ramb4_s8_s8
-- Compiling architecture ramb4_s8_s8_v of ramb4_s8_s8
-- Compiling entity roc
-- Compiling architecture roc_v of roc
-- Compiling entity rocbuf
-- Compiling architecture rocbuf_v of rocbuf
-- Compiling entity rom128x1
-- Compiling architecture rom128x1_v of rom128x1
-- Compiling entity rom16x1
-- Compiling architecture rom16x1_v of rom16x1
-- Compiling entity rom256x1
-- Compiling architecture rom256x1_v of rom256x1
-- Compiling entity rom32x1
-- Compiling architecture rom32x1_v of rom32x1
-- Compiling entity rom64x1
-- Compiling architecture rom64x1_v of rom64x1
-- Compiling entity srl16
-- Compiling architecture srl16_v of srl16
-- Compiling entity srl16_1
-- Compiling architecture srl16_1_v of srl16_1
-- Compiling entity srl16e
-- Compiling architecture srl16e_v of srl16e
-- Compiling entity srl16e_1
-- Compiling architecture srl16e_1_v of srl16e_1
-- Compiling entity srlc16
-- Compiling architecture srlc16_v of srlc16
-- Compiling entity srlc16_1
-- Compiling architecture srlc16_1_v of srlc16_1
-- Compiling entity srlc16e
-- Compiling architecture srlc16e_v of srlc16e
-- Compiling entity srlc16e_1
-- Compiling architecture srlc16e_1_v of srlc16e_1
-- Compiling entity startbuf_fpgacore
-- Compiling architecture startbuf_fpgacore_v of startbuf_fpgacore
-- Compiling entity startbuf_spartan2
-- Compiling architecture startbuf_spartan2_v of startbuf_spartan2
-- Compiling entity startbuf_spartan3
-- Compiling architecture startbuf_spartan3_v of startbuf_spartan3
-- Compiling entity startbuf_virtex
-- Compiling architecture startbuf_virtex_v of startbuf_virtex
-- Compiling entity startbuf_virtex2
-- Compiling architecture startbuf_virtex2_v of startbuf_virtex2
-- Compiling entity startup_fpgacore
-- Compiling architecture startup_fpgacore_v of startup_fpgacore
-- Compiling entity startup_spartan2
-- Compiling architecture startup_spartan2_v of startup_spartan2
-- Compiling entity startup_spartan3
-- Compiling architecture startup_spartan3_v of startup_spartan3
-- Compiling entity startup_virtex
-- Compiling architecture startup_virtex_v of startup_virtex
-- Compiling entity startup_virtex2
-- Compiling architecture startup_virtex2_v of startup_virtex2
-- Compiling entity tblock
-- Compiling architecture tblock_v of tblock
-- Compiling entity timegrp
-- Compiling architecture timegrp_v of timegrp
-- Compiling entity timespec
-- Compiling architecture timespec_v of timespec
-- Compiling entity toc
-- Compiling architecture toc_v of toc
-- Compiling entity tocbuf
-- Compiling architecture tocbuf_v of tocbuf
-- Compiling entity vcc
-- Compiling architecture vcc_v of vcc
-- Compiling entity xnor2
-- Compiling architecture xnor2_v of xnor2
-- Compiling entity xnor3
-- Compiling architecture xnor3_v of xnor3
-- Compiling entity xnor4
-- Compiling architecture xnor4_v of xnor4
-- Compiling entity xnor5
-- Compiling architecture xnor5_v of xnor5
-- Compiling entity xor2
-- Compiling architecture xor2_v of xor2
-- Compiling entity xor3
-- Compiling architecture xor3_v of xor3
-- Compiling entity xor4
-- Compiling architecture xor4_v of xor4
-- Compiling entity xor5
-- Compiling architecture xor5_v of xor5
-- Compiling entity xorcy
-- Compiling architecture xorcy_v of xorcy
-- Compiling entity xorcy_d
-- Compiling architecture xorcy_d_v of xorcy_d
-- Compiling entity xorcy_l
-- Compiling architecture xorcy_l_v of xorcy_l
-- Compiling entity and6
-- Compiling architecture and6_v of and6
-- Compiling entity and7
-- Compiling architecture and7_v of and7
-- Compiling entity and8
-- Compiling architecture and8_v of and8
-- Compiling entity buffoe
-- Compiling architecture buffoe_v of buffoe
-- Compiling entity bufgsr
-- Compiling architecture bufgsr_v of bufgsr
-- Compiling entity bufgts
-- Compiling architecture bufgts_v of bufgts
-- Compiling entity clk_div10
-- Compiling architecture clk_div10_v of clk_div10
-- Compiling entity clk_div10r
-- Compiling architecture clk_div10r_v of clk_div10r
-- Compiling entity clk_div10rsd
-- Compiling architecture clk_div10rsd_v of clk_div10rsd
-- Compiling entity clk_div10sd
-- Compiling architecture clk_div10sd_v of clk_div10sd
-- Compiling entity clk_div12
-- Compiling architecture clk_div12_v of clk_div12
-- Compiling entity clk_div12r
-- Compiling architecture clk_div12r_v of clk_div12r
-- Compiling entity clk_div12rsd
-- Compiling architecture clk_div12rsd_v of clk_div12rsd
-- Compiling entity clk_div12sd
-- Compiling architecture clk_div12sd_v of clk_div12sd
-- Compiling entity clk_div14
-- Compiling architecture clk_div14_v of clk_div14
-- Compiling entity clk_div14r
-- Compiling architecture clk_div14r_v of clk_div14r
-- Compiling entity clk_div14rsd
-- Compiling architecture clk_div14rsd_v of clk_div14rsd
-- Compiling entity clk_div14sd
-- Compiling architecture clk_div14sd_v of clk_div14sd
-- Compiling entity clk_div16
-- Compiling architecture clk_div16_v of clk_div16
-- Compiling entity clk_div16r
-- Compiling architecture clk_div16r_v of clk_div16r
-- Compiling entity clk_div16rsd
-- Compiling architecture clk_div16rsd_v of clk_div16rsd
-- Compiling entity clk_div16sd
-- Compiling architecture clk_div16sd_v of clk_div16sd
-- Compiling entity clk_div2
-- Compiling architecture clk_div2_v of clk_div2
-- Compiling entity clk_div2r
-- Compiling architecture clk_div2r_v of clk_div2r
-- Compiling entity clk_div2rsd
-- Compiling architecture clk_div2rsd_v of clk_div2rsd
-- Compiling entity clk_div2sd
-- Compiling architecture clk_div2sd_v of clk_div2sd
-- Compiling entity clk_div4
-- Compiling architecture clk_div4_v of clk_div4
-- Compiling entity clk_div4r
-- Compiling architecture clk_div4r_v of clk_div4r
-- Compiling entity clk_div4rsd
-- Compiling architecture clk_div4rsd_v of clk_div4rsd
-- Compiling entity clk_div4sd
-- Compiling architecture clk_div4sd_v of clk_div4sd
-- Compiling entity clk_div6
-- Compiling architecture clk_div6_v of clk_div6
-- Compiling entity clk_div6r
-- Compiling architecture clk_div6r_v of clk_div6r
-- Compiling entity clk_div6rsd
-- Compiling architecture clk_div6rsd_v of clk_div6rsd
-- Compiling entity clk_div6sd
-- Compiling architecture clk_div6sd_v of clk_div6sd
-- Compiling entity clk_div8
-- Compiling architecture clk_div8_v of clk_div8
-- Compiling entity clk_div8r
-- Compiling architecture clk_div8r_v of clk_div8r
-- Compiling entity clk_div8rsd
-- Compiling architecture clk_div8rsd_v of clk_div8rsd
-- Compiling entity clk_div8sd
-- Compiling architecture clk_div8sd_v of clk_div8sd
-- Compiling entity fdcpx1
-- Compiling architecture fdcpx1_v of fdcpx1
-- Compiling entity fdd
-- Compiling architecture fdd_v of fdd
-- Compiling entity fddc
-- Compiling architecture fddc_v of fddc
-- Compiling entity fddce
-- Compiling architecture fddce_v of fddce
-- Compiling entity fddcp
-- Compiling architecture fddcp_v of fddcp
-- Compiling entity fddcpe
-- Compiling architecture fddcpe_v of fddcpe
-- Compiling entity fddp
-- Compiling architecture fddp_v of fddp
-- Compiling entity fddpe
-- Compiling architecture fddpe_v of fddpe
-- Compiling entity ftc
-- Compiling architecture ftc_v of ftc
-- Compiling entity ftcp
-- Compiling architecture ftcp_v of ftcp
-- Compiling entity ftp
-- Compiling architecture ftp_v of ftp
-- Compiling entity ild
-- Compiling architecture ild_v of ild
-- Compiling entity iobufe
-- Compiling architecture iobufe_v of iobufe
-- Compiling entity iobufe_f
-- Compiling architecture iobufe_f_v of iobufe_f
-- Compiling entity iobufe_s
-- Compiling architecture iobufe_s_v of iobufe_s
-- Compiling entity keep
-- Compiling architecture keep_v of keep
-- Compiling entity ldg
-- Compiling architecture ldg_v of ldg
-- Compiling entity merge
-- Compiling architecture merge_v of merge
-- Compiling entity min_off
-- Compiling architecture min_off_v of min_off
-- Compiling entity obufe
-- Compiling architecture obufe_v of obufe
-- Compiling entity opt_off
-- Compiling architecture opt_off_v of opt_off
-- Compiling entity opt_uim
-- Compiling architecture opt_uim_v of opt_uim
-- Compiling entity or6
-- Compiling architecture or6_v of or6
-- Compiling entity or7
-- Compiling architecture or7_v of or7
-- Compiling entity or8
-- Compiling architecture or8_v of or8
-- Compiling entity wireand
-- Compiling architecture wireand_v of wireand
-- Compiling entity bscan_virtex4
-- Compiling architecture bscan_virtex4_v of bscan_virtex4
-- Compiling entity bufgctrl
-- Compiling architecture bufgctrl_v of bufgctrl
-- Loading package std_logic_arith
-- Compiling entity bufgmux_virtex4
-- Compiling architecture bufgmux_virtex4_v of bufgmux_virtex4
-- Compiling entity bufio
-- Compiling architecture bufio_v of bufio
-- Compiling entity bufr
-- Compiling architecture bufr_v of bufr
-- Compiling entity capture_virtex4
-- Compiling architecture capture_virtex4_v of capture_virtex4
-- Compiling entity dcireset
-- Compiling architecture dcireset_v of dcireset
-- Compiling entity dcm_adv_clock_divide_by_2
-- Compiling architecture dcm_adv_clock_divide_by_2_v of dcm_adv_clock_divide_by_2
-- Compiling entity dcm_adv_maximum_period_check
-- Compiling architecture dcm_adv_maximum_period_check_v of dcm_adv_maximum_period_check
-- Compiling entity dcm_adv_clock_lost
-- Compiling architecture dcm_adv_clock_lost_v of dcm_adv_clock_lost
-- Loading package numeric_std
-- Compiling entity dcm_adv
-- Loading package standard
-- Compiling architecture dcm_adv_v of dcm_adv
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package textio
-- Loading package vital_timing
-- Loading package vital_primitives
-- Loading package vpkg
-- Loading package vcomponents
-- Loading entity dcm_adv
-- Compiling entity dcm_base
-- Compiling architecture dcm_base_v of dcm_base
-- Compiling entity dcm_ps
-- Compiling architecture dcm_ps_v of dcm_ps
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Compiling entity dsp48
-- Compiling architecture dsp48_v of dsp48
-- Compiling entity fifo16
-- Compiling architecture fifo16_v of fifo16
-- Compiling entity frame_ecc_virtex4
-- Compiling architecture frame_ecc_virtex4_v of frame_ecc_virtex4
-- Compiling entity gt11clk_mgt
-- Compiling architecture gt11clk_mgt_v of gt11clk_mgt
-- Compiling entity gt11clk
-- Compiling architecture gt11clk_v of gt11clk
-- Compiling entity icap_virtex4
-- Compiling architecture icap_virtex4_v of icap_virtex4
-- Compiling entity iddr
-- Compiling architecture iddr_v of iddr
-- Compiling entity idelayctrl
-- Compiling architecture idelayctrl_v of idelayctrl
-- Compiling entity idelay
-- Compiling architecture idelay_v of idelay
-- Compiling entity bscntrl
-- Compiling architecture bscntrl_v of bscntrl
-- Compiling entity ice_module
-- Compiling architecture ice_v of ice_module
-- Compiling entity iserdes
-- Compiling architecture iserdes_v of iserdes
-- Compiling entity jtag_sim_virtex4_submod
-- Compiling architecture jtag_sim_virtex4_submod_v of jtag_sim_virtex4_submod
-- Compiling entity jtag_sim_virtex4
-- Compiling architecture jtag_sim_virtex4_v of jtag_sim_virtex4
-- Compiling entity oddr
-- Compiling architecture oddr_v of oddr
-- Compiling entity plg
-- Compiling architecture plg_v of plg
-- Compiling entity ioout
-- Compiling architecture ioout_v of ioout
-- Compiling entity iot
-- Compiling architecture iot_v of iot
-- Compiling entity oserdes
-- Compiling architecture oserdes_v of oserdes
-- Compiling entity pmcd
-- Compiling architecture pmcd_v of pmcd
-- Compiling entity ramb16
-- Compiling architecture ramb16_v of ramb16
-- Compiling entity ramb32_s64_ecc
-- Compiling architecture ramb32_s64_ecc_v of ramb32_s64_ecc
-- Compiling entity startbuf_virtex4
-- Compiling architecture startbuf_virtex4_v of startbuf_virtex4
-- Compiling entity startup_virtex4
-- Compiling architecture startup_virtex4_v of startup_virtex4
-- Compiling entity usr_access_virtex4
-- Compiling architecture usr_access_virtex4_v of usr_access_virtex4
-- Compiling entity iddr2
-- Compiling architecture iddr2_v of iddr2
-- Compiling entity mult18x18sio
-- Compiling architecture mult18x18sio_v of mult18x18sio
-- Compiling entity oddr2
-- Compiling architecture oddr2_v of oddr2
-- Compiling entity startup_spartan3e
-- Compiling architecture startup_spartan3e_v of startup_spartan3e
-- Compiling entity afifo36_internal
-- Compiling architecture afifo36_internal_v of afifo36_internal
-- Loading package std_logic_textio
-- Compiling entity aramb36_internal
-- Compiling architecture aramb36_internal_v of aramb36_internal
###### /opt/Xilinx/10.1/ISE/vhdl/src/unisims/unisim_VITAL.vhd(150694):       file_open(open_status, int_infile, INIT_FILE, read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/src/unisims/unisim_VITAL.vhd(150694): (vcom-1283) Cannot reference file "int_infile" inside pure function "two_d_mem_initf".
###### /opt/Xilinx/10.1/ISE/vhdl/src/unisims/unisim_VITAL.vhd(150696):       while not endfile(int_infile) loop
** Warning: /opt/Xilinx/10.1/ISE/vhdl/src/unisims/unisim_VITAL.vhd(150696): (vcom-1283) Cannot reference file "int_infile" inside pure function "two_d_mem_initf".
###### /opt/Xilinx/10.1/ISE/vhdl/src/unisims/unisim_VITAL.vhd(150698):         readline(int_infile, data_line);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/src/unisims/unisim_VITAL.vhd(150698): (vcom-1283) Cannot reference file "int_infile" inside pure function "two_d_mem_initf".
-- Compiling entity bscan_virtex5
-- Compiling architecture bscan_virtex5_v of bscan_virtex5
-- Compiling entity bufgmux_ctrl
-- Compiling architecture bufgmux_ctrl_v of bufgmux_ctrl
-- Compiling entity capture_virtex5
-- Compiling architecture capture_virtex5_v of capture_virtex5
-- Compiling entity carry4
-- Compiling architecture carry4_v of carry4
-- Compiling entity cfglut5
-- Compiling architecture cfglut5_v of cfglut5
-- Compiling entity crc32
-- Compiling architecture crc32_v of crc32
-- Compiling entity crc64
-- Compiling architecture crc64_v of crc64
-- Compiling entity dsp48e
-- Compiling architecture dsp48e_v of dsp48e
-- Compiling entity fifo18_36
-- Compiling architecture fifo18_36_v of fifo18_36
-- Compiling entity fifo18
-- Compiling architecture fifo18_v of fifo18
-- Compiling entity fifo36_72_exp
-- Compiling architecture fifo36_72_exp_v of fifo36_72_exp
-- Compiling entity fifo36_72
-- Compiling architecture fifo36_72_v of fifo36_72
-- Compiling entity fifo36_exp
-- Compiling architecture fifo36_exp_v of fifo36_exp
-- Compiling entity fifo36
-- Compiling architecture fifo36_v of fifo36
-- Compiling entity frame_ecc_virtex5
-- Compiling architecture frame_ecc_virtex5_v of frame_ecc_virtex5
-- Compiling entity icap_virtex5
-- Compiling architecture icap_virtex5_v of icap_virtex5
-- Compiling entity iddr_2clk
-- Compiling architecture iddr_2clk_v of iddr_2clk
-- Compiling entity iodelay
-- Compiling architecture iodelay_v of iodelay
-- Compiling entity bscntrl_nodelay
-- Compiling architecture bscntrl_nodelay_v of bscntrl_nodelay
-- Compiling entity ice_module_nodelay
-- Compiling architecture ice_module_nodelay_v of ice_module_nodelay
-- Compiling entity iserdes_nodelay
-- Compiling architecture iserdes_nodelay_v of iserdes_nodelay
-- Compiling entity jtag_sim_virtex5_submod
-- Compiling architecture jtag_sim_virtex5_submod_v of jtag_sim_virtex5_submod
-- Compiling entity jtag_sim_virtex5
-- Compiling architecture jtag_sim_virtex5_v of jtag_sim_virtex5
-- Compiling entity key_clear
-- Compiling architecture key_clear_v of key_clear
-- Compiling entity lut5_d
-- Compiling architecture lut5_d_v of lut5_d
-- Compiling entity lut5_l
-- Compiling architecture lut5_l_v of lut5_l
-- Compiling entity lut5
-- Compiling architecture lut5_v of lut5
-- Compiling entity lut6_2
-- Compiling architecture lut6_2_v of lut6_2
-- Compiling entity lut6_d
-- Compiling architecture lut6_d_v of lut6_d
-- Compiling entity lut6_l
-- Compiling architecture lut6_l_v of lut6_l
-- Compiling entity lut6
-- Compiling architecture lut6_v of lut6
-- Compiling entity pll_adv
-- Compiling architecture pll_adv_v of pll_adv
-- Compiling entity pll_base
-- Compiling architecture pll_base_v of pll_base
-- Compiling entity ram128x1d
-- Compiling architecture ram128x1d_v of ram128x1d
-- Compiling entity ram256x1s
-- Compiling architecture ram256x1s_v of ram256x1s
-- Compiling entity ram32m
-- Compiling architecture ram32m_v of ram32m
-- Compiling entity ram64m
-- Compiling architecture ram64m_v of ram64m
-- Compiling entity ramb18sdp
-- Compiling architecture ramb18sdp_v of ramb18sdp
-- Compiling entity ramb18
-- Compiling architecture ramb18_v of ramb18
-- Compiling entity ramb36_exp
-- Compiling architecture ramb36_exp_v of ramb36_exp
-- Compiling entity ramb36sdp_exp
-- Compiling architecture ramb36sdp_exp_v of ramb36sdp_exp
-- Compiling entity ramb36sdp
-- Compiling architecture ramb36sdp_v of ramb36sdp
-- Compiling entity ramb36
-- Compiling architecture ramb36_v of ramb36
-- Compiling entity sim_config_v5
-- Compiling architecture sim_config_v5_v of sim_config_v5
-- Compiling entity srlc32e
-- Compiling architecture srlc32e_v of srlc32e
-- Compiling entity startup_virtex5
-- Compiling architecture startup_virtex5_v of startup_virtex5
-- Compiling entity sysmon
-- Compiling architecture sysmon_v of sysmon
-- Compiling entity usr_access_virtex5
-- Compiling architecture usr_access_virtex5_v of usr_access_virtex5
-- Compiling entity bscan_spartan3a
-- Compiling architecture bscan_spartan3a_v of bscan_spartan3a
-- Compiling entity capture_spartan3a
-- Compiling architecture capture_spartan3a_v of capture_spartan3a
-- Compiling entity dna_port
-- Compiling architecture dna_port_v of dna_port
-- Compiling entity ibuf_dly_adj
-- Compiling architecture ibuf_dly_adj_v of ibuf_dly_adj
-- Compiling entity ibufds_dly_adj
-- Compiling architecture ibufds_dly_adj_v of ibufds_dly_adj
-- Compiling entity icap_spartan3a
-- Compiling architecture icap_spartan3a_v of icap_spartan3a
-- Compiling entity jtag_sim_spartan3a
-- Compiling architecture jtag_sim_spartan3a_v of jtag_sim_spartan3a
-- Compiling entity ramb16bwe_s18_s18
-- Compiling architecture ramb16bwe_s18_s18_v of ramb16bwe_s18_s18
-- Compiling entity ramb16bwe_s18_s9
-- Compiling architecture ramb16bwe_s18_s9_v of ramb16bwe_s18_s9
-- Compiling entity ramb16bwe_s18
-- Compiling architecture ramb16bwe_s18_v of ramb16bwe_s18
-- Compiling entity ramb16bwe_s36_s18
-- Compiling architecture ramb16bwe_s36_s18_v of ramb16bwe_s36_s18
-- Compiling entity ramb16bwe_s36_s36
-- Compiling architecture ramb16bwe_s36_s36_v of ramb16bwe_s36_s36
-- Compiling entity ramb16bwe_s36_s9
-- Compiling architecture ramb16bwe_s36_s9_v of ramb16bwe_s36_s9
-- Compiling entity ramb16bwe_s36
-- Compiling architecture ramb16bwe_s36_v of ramb16bwe_s36
-- Compiling entity ramb16bwe
-- Compiling architecture ramb16bwe_v of ramb16bwe
-- Compiling entity sim_config_s3a
-- Compiling architecture sim_config_s3a_v of sim_config_s3a
-- Loading package std_logic_unsigned
-- Compiling entity spi_access
-- Compiling architecture spi_access_v of spi_access
-- Compiling entity startup_spartan3a
-- Compiling architecture startup_spartan3a_v of startup_spartan3a
-- Compiling entity dsp48a
-- Compiling architecture dsp48a_v of dsp48a
-- Compiling entity ramb16bwer
-- Compiling architecture ramb16bwer_v of ramb16bwer

END_COMPILE:unisim

==============================================================================

    > Log file /opt/Xilinx/10.1/ISE/vhdl/mti_se/unisim/cxl_unisim.log generated
    > Library mapping successful, setup file(s) modelsim.ini updated

compxlib[unisim]: No error(s), 3 warning(s)

--> Compiling vhdl unimacro library
    > unimacro compiled to /opt/Xilinx/10.1/ISE/vhdl/mti_se/unimacro

==============================================================================
START_COMPILE unimacro


Modifying /opt/modelsim/modeltech/modelsim.ini

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package vcomponents
-- Loading package textio
-- Compiling entity bram_sdp_macro
-- Compiling architecture bram_v of bram_sdp_macro

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package vcomponents
-- Loading package textio
-- Compiling entity bram_single_macro
-- Compiling architecture bram_v of bram_single_macro

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package vcomponents
-- Loading package textio
-- Compiling entity bram_tdp_macro
-- Compiling architecture bram_v of bram_tdp_macro

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package vcomponents
-- Loading package textio
-- Compiling entity fifo_dualclock_macro
-- Compiling architecture fifo_v of fifo_dualclock_macro

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package vcomponents
-- Loading package textio
-- Compiling entity fifo_sync_macro
-- Compiling architecture fifo_v of fifo_sync_macro

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package vcomponents

END_COMPILE:unimacro

==============================================================================

    > Log file /opt/Xilinx/10.1/ISE/vhdl/mti_se/unimacro/cxl_unimacro.log generated
    > Library mapping successful, setup file(s) modelsim.ini updated

compxlib[unimacro]: No error(s), no warning(s)

--> Compiling vhdl XilinxCoreLib library
    > XilinxCoreLib compiled to /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib

==============================================================================
START_COMPILE XilinxCoreLib


Modifying /opt/modelsim/modeltech/modelsim.ini

Modifying /opt/modelsim/modeltech/modelsim.ini

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package textio
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity blk_mem_gen_v2_2_output_stage
-- Compiling architecture behavioral of blk_mem_gen_v2_2_output_stage
-- Compiling entity blk_mem_gen_v2_2
-- Compiling architecture behavioral of blk_mem_gen_v2_2
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(417):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(417): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(419):       while (i < depth and not endfile(init_file)) loop
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(419): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(421):         readline(init_file, file_buffer);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(421): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(431):       file_close(init_file);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(431): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Loading package std_logic_textio
-- Compiling package blk_mem_gen_v2_2_comp
-- Loading package blk_mem_gen_v2_2_comp
-- Compiling entity blk_mem_gen_v2_2_xst
-- Compiling architecture behavioral of blk_mem_gen_v2_2_xst
-- Compiling package blk_mem_gen_v2_2_xst_comp
-- Loading package numeric_std
-- Compiling entity dist_mem_gen_v3_1
-- Compiling architecture behavioral of dist_mem_gen_v3_1
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(2218):       file_open(mif_status, meminitfile, filename, read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(2218): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(2230):          if not(endfile(meminitfile)) and i < depth then
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(2230): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(2233):             readline(meminitfile, bitline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(2233): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(2264):       file_close(meminitfile);      
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(2264): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(2352):          memory_content := read_mif(filename, def_data, depth, width);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(2352): (vcom-1284) Cannot call side-effect function "read_mif" from pure function "init_mem".
-- Compiling package dist_mem_gen_v3_1_comp
-- Loading package dist_mem_gen_v3_1_comp
-- Compiling entity dist_mem_gen_v3_1_xst
-- Compiling architecture behavioral of dist_mem_gen_v3_1_xst
-- Compiling package dist_mem_gen_v3_1_xst_comp
-- Compiling package prims_constants_v8_0
-- Loading package prims_constants_v8_0
-- Compiling package prims_utils_v8_0
-- Compiling package body prims_utils_v8_0
-- Loading package prims_utils_v8_0
-- Compiling package pkg_baseblox_v8_0
-- Compiling package body pkg_baseblox_v8_0
-- Loading package pkg_baseblox_v8_0
-- Loading package prims_utils_v8_0
-- Loading package pkg_baseblox_v8_0
-- Compiling entity c_lut_v8_0
-- Compiling architecture behavioral of c_lut_v8_0
-- Compiling package c_lut_v8_0_comp
-- Loading package c_lut_v8_0_comp
-- Compiling entity c_lut_v8_0_xst
-- Compiling architecture behavioural of c_lut_v8_0_xst
-- Compiling package c_lut_v8_0_xst_comp
-- Compiling package floating_point_v3_0_consts
-- Loading package floating_point_v3_0_consts
-- Compiling package floating_point_pkg_v3_0
-- Compiling package body floating_point_pkg_v3_0
-- Loading package floating_point_pkg_v3_0
-- Loading package floating_point_pkg_v3_0
-- Compiling entity flt_pt_operator_v3_0
-- Compiling architecture behavioral of flt_pt_operator_v3_0
-- Compiling entity floating_point_v3_0_xst
-- Compiling architecture behavioral of floating_point_v3_0_xst
-- Compiling package floating_point_v3_0_xst_comp
-- Loading package floating_point_v3_0_xst_comp
-- Compiling entity floating_point_v3_0
-- Compiling architecture behavioral of floating_point_v3_0
-- Compiling package floating_point_v3_0_comp
-- Compiling package cam_v6_1_pkg
-- Compiling package body cam_v6_1_pkg
-- Loading package cam_v6_1_pkg
-- Loading package cam_v6_1_pkg
-- Compiling entity cam_v6_1
-- Compiling architecture behavioral of cam_v6_1
-- Compiling package cam_v6_1_comp
-- Compiling package iputils_std_logic_arith
-- Compiling package body iputils_std_logic_arith
-- Loading package iputils_std_logic_arith
-- Loading package iputils_std_logic_arith
-- Compiling package iputils_std_logic_unsigned
-- Compiling package body iputils_std_logic_unsigned
-- Loading package iputils_std_logic_unsigned
-- Compiling package iputils_conv
-- Compiling package body iputils_conv
-- Loading package iputils_conv
-- Compiling package iputils_misc
-- Compiling package body iputils_misc
-- Loading package iputils_misc
-- Loading package iputils_std_logic_unsigned
-- Loading package iputils_conv
-- Loading package iputils_misc
-- Compiling entity fifo_generator_v4_2_bhv_as
-- Compiling architecture behavioral of fifo_generator_v4_2_bhv_as
-- Compiling entity fifo_generator_v4_2_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v4_2_bhv_ss
-- Compiling entity fifo_generator_v4_2_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v4_2_bhv_preload0
-- Loading entity fifo_generator_v4_2_bhv_as
-- Loading entity fifo_generator_v4_2_bhv_ss
-- Compiling entity fifo_generator_v4_2
-- Compiling architecture behavioral of fifo_generator_v4_2
-- Compiling package fifo_generator_v4_2_comp
-- Loading package fifo_generator_v4_2_comp
-- Compiling entity fifo_generator_v4_2_xst
-- Compiling architecture behavioral of fifo_generator_v4_2_xst
-- Compiling package fifo_generator_v4_2_xst_comp
-- Compiling package prims_constants_v9_0
-- Loading package prims_constants_v9_0
-- Compiling package prims_utils_v9_0
-- Compiling package body prims_utils_v9_0
-- Loading package prims_utils_v9_0
-- Compiling package pkg_baseblox_v9_0
-- Compiling package body pkg_baseblox_v9_0
-- Loading package pkg_baseblox_v9_0
-- Loading package prims_utils_v9_0
-- Loading package pkg_baseblox_v9_0
-- Compiling package pkg_mult_gen_v9_0
-- Compiling package body pkg_mult_gen_v9_0
-- Loading package pkg_mult_gen_v9_0
-- Loading package std_logic_signed
-- Loading package pkg_mult_gen_v9_0
-- Compiling entity mult_gen_v9_0
-- Compiling architecture behavioral of mult_gen_v9_0
-- Compiling package mult_gen_v9_0_comp
-- Loading package mult_gen_v9_0_comp
-- Compiling entity mult_gen_v9_0_xst
-- Compiling architecture behavioral of mult_gen_v9_0_xst
-- Compiling package mult_gen_v9_0_xst_comp
-- Compiling entity sdivider_v4_0
-- Compiling architecture behavioral of sdivider_v4_0
-- Compiling package sdivider_v4_0_comp
-- Loading package sdivider_v4_0_comp
-- Compiling entity sdivider_v4_0_xst
-- Compiling architecture behavioral of sdivider_v4_0_xst
-- Compiling package sdivider_v4_0_xst_comp
-- Compiling package pkg_sdivider_v4_0
-- Compiling package body pkg_sdivider_v4_0
-- Loading package pkg_sdivider_v4_0
-- Compiling package prims_constants_v6_0
-- Compiling package prims_utils_v6_0
-- Loading package prims_constants_v6_0
-- Compiling package body prims_utils_v6_0
-- Loading package prims_utils_v6_0
-- Loading package prims_utils_v6_0
-- Compiling entity pipeline_v6_0
-- Compiling architecture behavioral of pipeline_v6_0
-- Compiling entity c_reg_fd_v6_0
-- Compiling architecture behavioral of c_reg_fd_v6_0
-- Compiling package c_reg_fd_v6_0_comp
-- Loading package c_reg_fd_v6_0_comp
-- Compiling entity c_gate_bit_bus_v6_0
-- Compiling architecture behavioral of c_gate_bit_bus_v6_0
-- Compiling package c_gate_bit_bus_v6_0_comp
-- Compiling entity c_addsub_v6_0
-- Compiling architecture behavioral of c_addsub_v6_0
-- Compiling package c_addsub_v6_0_comp
-- Loading package c_addsub_v6_0_comp
-- Compiling entity c_accum_v6_0
-- Compiling architecture behavioral of c_accum_v6_0
-- Compiling package c_accum_v6_0_comp
-- Compiling entity c_twos_comp_v6_0
-- Compiling architecture behavioral of c_twos_comp_v6_0
-- Compiling package c_twos_comp_v6_0_comp
-- Compiling entity c_decode_binary_v6_0
-- Compiling architecture behavioral of c_decode_binary_v6_0
-- Compiling package c_decode_binary_v6_0_comp
-- Compiling package prims_comps_v6_0
-- Loading package prims_comps_v6_0
-- Compiling entity c_buft_v6_0
-- Compiling architecture buft_beh of c_buft_v6_0
-- Compiling configuration cfg_buft_beh
-- Loading entity c_buft_v6_0
-- Loading architecture buft_beh of c_buft_v6_0
-- Compiling entity c_pullup_v6_0
-- Compiling architecture pullup_beh of c_pullup_v6_0
-- Compiling configuration cfg_pullup_beh
-- Loading entity c_pullup_v6_0
-- Loading architecture pullup_beh of c_pullup_v6_0
-- Compiling entity c_lut_v6_0
-- Compiling architecture lut_beh of c_lut_v6_0
-- Compiling configuration cfg_lut_beh
-- Loading entity c_lut_v6_0
-- Loading architecture lut_beh of c_lut_v6_0
-- Compiling entity c_mux_slice_bufe_v6_0
-- Compiling architecture behavioral of c_mux_slice_bufe_v6_0
-- Compiling package c_mux_slice_bufe_v6_0_comp
-- Compiling entity c_reg_ld_v6_0
-- Compiling architecture behavioral of c_reg_ld_v6_0
-- Compiling package c_reg_ld_v6_0_comp
-- Compiling package baseblox_v6_0_services
-- Compiling package body baseblox_v6_0_services
-- Loading package baseblox_v6_0_services
-- Compiling entity c_gate_bus_v6_0
-- Compiling architecture behavioral of c_gate_bus_v6_0
-- Compiling package c_gate_bus_v6_0_comp
-- Compiling entity c_mux_slice_buft_v6_0
-- Compiling architecture behavioral of c_mux_slice_buft_v6_0
-- Compiling package c_mux_slice_buft_v6_0_comp
-- Compiling entity c_compare_v6_0
-- Compiling architecture behavioral of c_compare_v6_0
-- Compiling package c_compare_v6_0_comp
-- Compiling entity c_mux_bus_v6_0
-- Compiling architecture behavioral of c_mux_bus_v6_0
-- Compiling package c_mux_bus_v6_0_comp
-- Compiling entity c_gate_bit_v6_0
-- Compiling architecture behavioral of c_gate_bit_v6_0
-- Compiling package c_gate_bit_v6_0_comp
-- Loading package c_compare_v6_0_comp
-- Loading package c_mux_bus_v6_0_comp
-- Loading package c_gate_bit_v6_0_comp
-- Compiling entity c_counter_binary_v6_0
-- Compiling architecture behavioral of c_counter_binary_v6_0
-- Compiling package c_counter_binary_v6_0_comp
-- Compiling package ul_utils
-- Compiling package body ul_utils
-- Loading package ul_utils
-- Compiling package math_int
-- Compiling package body math_int
-- Loading package math_int
-- Compiling package iputils_mem87
-- Compiling package body iputils_mem87
-- Loading package iputils_mem87
-- Loading package ul_utils
-- Loading package iputils_mem87
-- Compiling entity c_shift_ram_v6_0
-- Compiling architecture behavioral of c_shift_ram_v6_0
-- Compiling package c_shift_ram_v6_0_comp
-- Compiling entity c_reg_fd_v8_0
-- Compiling architecture behavioral of c_reg_fd_v8_0
-- Compiling package c_reg_fd_v8_0_comp
-- Loading package c_reg_fd_v8_0_comp
-- Compiling entity c_reg_fd_v8_0_xst
-- Compiling architecture behavioral of c_reg_fd_v8_0_xst
-- Compiling package c_reg_fd_v8_0_xst_comp
-- Compiling entity c_reg_fd_v9_0
-- Compiling architecture behavioral of c_reg_fd_v9_0
-- Compiling package c_reg_fd_v9_0_comp
-- Loading package c_reg_fd_v9_0_comp
-- Compiling entity c_twos_comp_v9_0
-- Compiling architecture behavioral of c_twos_comp_v9_0
-- Compiling package c_twos_comp_v9_0_comp
-- Loading package c_twos_comp_v9_0_comp
-- Compiling entity c_twos_comp_v9_0_xst
-- Compiling architecture behavioral of c_twos_comp_v9_0_xst
-- Compiling package c_twos_comp_v9_0_xst_comp
-- Compiling entity async_fifo_v6_1
-- Compiling architecture behavioral of async_fifo_v6_1
-- Compiling package async_fifo_v6_1_comp
-- Compiling package prims_constants_v7_0
-- Compiling package family
-- Compiling package body family
-- Loading package family
-- Loading package prims_constants_v7_0
-- Loading package family
-- Compiling package c_dist_mem_v7_0_services
-- Compiling package body c_dist_mem_v7_0_services
-- Loading package c_dist_mem_v7_0_services
-- Compiling package prims_utils_v7_0
-- Compiling package body prims_utils_v7_0
-- Loading package prims_utils_v7_0
-- Loading package prims_utils_v7_0
-- Compiling entity pipeline_v7_0
-- Compiling architecture behavioral of pipeline_v7_0
-- Compiling entity c_reg_fd_v7_0
-- Compiling architecture behavioral of c_reg_fd_v7_0
-- Compiling package c_reg_fd_v7_0_comp
-- Loading package c_reg_fd_v7_0_comp
-- Compiling entity c_dist_mem_v7_0
-- Compiling architecture behavioral of c_dist_mem_v7_0
-- Compiling package c_dist_mem_v7_0_comp
-- Compiling entity blk_mem_gen_v2_3_output_stage
-- Compiling architecture behavioral of blk_mem_gen_v2_3_output_stage
-- Compiling entity blk_mem_gen_v2_3
-- Compiling architecture behavioral of blk_mem_gen_v2_3
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(39800):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(39800): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(39802):       while (i < depth and not endfile(init_file)) loop
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(39802): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(39804):         readline(init_file, file_buffer);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(39804): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(39814):       file_close(init_file);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(39814): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling package blk_mem_gen_v2_3_comp
-- Loading package blk_mem_gen_v2_3_comp
-- Compiling entity blk_mem_gen_v2_3_xst
-- Compiling architecture behavioral of blk_mem_gen_v2_3_xst
-- Compiling package blk_mem_gen_v2_3_xst_comp
-- Compiling package blkmemdp_pkg_v6_0
-- Compiling package body blkmemdp_pkg_v6_0
-- Loading package blkmemdp_pkg_v6_0
-- Compiling package blkmemdp_mem_init_file_pack_v6_0
-- Compiling package body blkmemdp_mem_init_file_pack_v6_0
-- Loading package blkmemdp_mem_init_file_pack_v6_0
-- Loading package vital_timing
-- Loading package blkmemdp_mem_init_file_pack_v6_0
-- Loading package blkmemdp_pkg_v6_0
-- Compiling entity blkmemdp_v6_0
-- Compiling architecture behavioral of blkmemdp_v6_0
-- Compiling package blkmemdp_v6_0_comp
-- Compiling package blkmemdp_v6_0_services
-- Compiling package body blkmemdp_v6_0_services
-- Loading package blkmemdp_v6_0_services
-- Compiling entity blk_mem_gen_v2_7_output_stage
-- Compiling architecture behavioral of blk_mem_gen_v2_7_output_stage
-- Compiling entity blk_mem_gen_v2_7
-- Compiling architecture behavioral of blk_mem_gen_v2_7
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(45441):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(45441): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(45443):       while (i < depth and not endfile(init_file)) loop
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(45443): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(45445):         readline(init_file, file_buffer);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(45445): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(45455):       file_close(init_file);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(45455): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling package blk_mem_gen_v2_7_comp
-- Loading package blk_mem_gen_v2_7_comp
-- Compiling entity blk_mem_gen_v2_7_xst
-- Compiling architecture behavioral of blk_mem_gen_v2_7_xst
-- Compiling package blk_mem_gen_v2_7_xst_comp
-- Compiling package bip_utils_pkg_v1_0
-- Compiling package body bip_utils_pkg_v1_0
-- Loading package bip_utils_pkg_v1_0
-- Loading package bip_utils_pkg_v1_0
-- Compiling package xbip_counter_v1_0_pkg
-- Compiling package body xbip_counter_v1_0_pkg
-- Loading package xbip_counter_v1_0_pkg
-- Loading package xbip_counter_v1_0_pkg
-- Compiling package c_counter_binary_v10_0_pkg
-- Compiling package body c_counter_binary_v10_0_pkg
-- Loading package c_counter_binary_v10_0_pkg
-- Compiling package prims_constants_v9_1
-- Loading package prims_constants_v9_1
-- Compiling package prims_utils_v9_1
-- Compiling package body prims_utils_v9_1
-- Loading package prims_utils_v9_1
-- Compiling package pkg_baseblox_v9_1
-- Compiling package body pkg_baseblox_v9_1
-- Loading package pkg_baseblox_v9_1
-- Loading package prims_utils_v9_1
-- Loading package pkg_baseblox_v9_1
-- Compiling entity c_reg_fd_v9_1
-- Compiling architecture behavioral of c_reg_fd_v9_1
-- Compiling package c_reg_fd_v9_1_comp
-- Loading package c_reg_fd_v9_1_comp
-- Compiling entity c_addsub_v9_1
-- Compiling architecture behavioral of c_addsub_v9_1
-- Compiling package c_addsub_v9_1_comp
-- Compiling entity c_compare_v9_1
-- Compiling architecture behavioral of c_compare_v9_1
-- Compiling package c_compare_v9_1_comp
-- Compiling entity c_mux_bus_v9_1
-- Compiling architecture behavioral of c_mux_bus_v9_1
-- Compiling package c_mux_bus_v9_1_comp
-- Loading package c_addsub_v9_1_comp
-- Loading package c_compare_v9_1_comp
-- Loading package c_mux_bus_v9_1_comp
-- Compiling entity c_counter_binary_v9_1
-- Compiling architecture behavioral of c_counter_binary_v9_1
-- Compiling package c_counter_binary_v9_1_comp
-- Loading package c_counter_binary_v9_1_comp
-- Compiling entity c_counter_binary_v9_1_xst
-- Compiling architecture behavioral of c_counter_binary_v9_1_xst
-- Compiling package c_counter_binary_v9_1_xst_comp
-- Compiling entity xbip_pipe_v1_0
-- Compiling architecture behavioral of xbip_pipe_v1_0
-- Compiling package xbip_pipe_v1_0_comp
-- Loading package xbip_pipe_v1_0_comp
-- Compiling entity xbip_pipe_v1_0_xst
-- Compiling architecture behavioral of xbip_pipe_v1_0_xst
-- Compiling package xbip_pipe_v1_0_xst_comp
-- Loading package xbip_pipe_v1_0_xst_comp
-- Compiling entity xbip_counter_v1_0
-- Compiling architecture behavioral of xbip_counter_v1_0
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(61681):     constant ci_tc_det_val : std_logic_vector(C_WIDTH-1 downto 0) := fn_get_tc_det_val(
** Warning: [9] /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(61681): (vcom-1013) Initial value of "ci_tc_det_val" depends on value of signal "ci_count_to".
** Warning: [9] /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(61681): (vcom-1013) Initial value of "ci_tc_det_val" depends on value of signal "ci_count_by".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(61757):     constant ci_thresh_det_val : std_logic_vector(C_WIDTH-1 downto 0) := fn_get_thresh_det_val(
** Warning: [9] /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(61757): (vcom-1013) Initial value of "ci_thresh_det_val" depends on value of signal "ci_thresh0_val".
** Warning: [9] /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(61757): (vcom-1013) Initial value of "ci_thresh_det_val" depends on value of signal "ci_count_by".
-- Compiling package xbip_counter_v1_0_comp
-- Loading package xbip_counter_v1_0_comp
-- Compiling entity xbip_counter_v1_0_xst
-- Compiling architecture behavioral of xbip_counter_v1_0_xst
-- Compiling package xbip_counter_v1_0_xst_comp
-- Loading package c_counter_binary_v10_0_pkg
-- Loading package c_counter_binary_v9_1_xst_comp
-- Loading package xbip_counter_v1_0_xst_comp
-- Compiling entity c_counter_binary_v10_0
-- Compiling architecture behavioral of c_counter_binary_v10_0
-- Compiling package c_counter_binary_v10_0_comp
-- Loading package c_counter_binary_v10_0_comp
-- Compiling entity c_counter_binary_v10_0_xst
-- Compiling architecture behavioral of c_counter_binary_v10_0_xst
-- Compiling package c_counter_binary_v10_0_xst_comp
-- Compiling entity c_counter_binary_v10_0_legacy
-- Compiling architecture behavioral of c_counter_binary_v10_0_legacy
-- Compiling entity c_addsub_v9_0
-- Compiling architecture behavioral of c_addsub_v9_0
-- Compiling package c_addsub_v9_0_comp
-- Loading package c_addsub_v9_0_comp
-- Compiling entity c_accum_v9_0
-- Compiling architecture behavioral of c_accum_v9_0
-- Compiling package c_accum_v9_0_comp
-- Loading package c_accum_v9_0_comp
-- Compiling entity c_accum_v9_0_xst
-- Compiling architecture behavioral of c_accum_v9_0_xst
-- Compiling package c_accum_v9_0_xst_comp
-- Compiling entity c_mux_bit_v8_0
-- Compiling architecture behavioral of c_mux_bit_v8_0
-- Compiling package c_mux_bit_v8_0_comp
-- Loading package c_mux_bit_v8_0_comp
-- Compiling entity c_shift_fd_v8_0
-- Compiling architecture behavioral of c_shift_fd_v8_0
-- Compiling package c_shift_fd_v8_0_comp
-- Loading package c_shift_fd_v8_0_comp
-- Compiling entity c_shift_fd_v8_0_xst
-- Compiling architecture behavioral of c_shift_fd_v8_0_xst
-- Compiling package c_shift_fd_v8_0_xst_comp
-- Compiling entity c_addsub_v8_0
-- Compiling architecture behavioral of c_addsub_v8_0
-- Compiling package c_addsub_v8_0_comp
-- Compiling entity c_compare_v8_0
-- Compiling architecture behavioral of c_compare_v8_0
-- Compiling package c_compare_v8_0_comp
-- Compiling entity c_mux_bus_v8_0
-- Compiling architecture behavioral of c_mux_bus_v8_0
-- Compiling package c_mux_bus_v8_0_comp
-- Loading package c_addsub_v8_0_comp
-- Loading package c_compare_v8_0_comp
-- Loading package c_mux_bus_v8_0_comp
-- Compiling entity c_counter_binary_v8_0
-- Compiling architecture behavioral of c_counter_binary_v8_0
-- Compiling package c_counter_binary_v8_0_comp
-- Loading package c_counter_binary_v8_0_comp
-- Compiling entity c_counter_binary_v8_0_xst
-- Compiling architecture behavioral of c_counter_binary_v8_0_xst
-- Compiling package c_counter_binary_v8_0_xst_comp
-- Compiling entity c_twos_comp_v9_1
-- Compiling architecture behavioral of c_twos_comp_v9_1
-- Compiling package c_twos_comp_v9_1_comp
-- Loading package c_twos_comp_v9_1_comp
-- Compiling entity c_twos_comp_v9_1_xst
-- Compiling architecture behavioral of c_twos_comp_v9_1_xst
-- Compiling package c_twos_comp_v9_1_xst_comp
-- Compiling entity fifo_generator_v2_0_bhv_as
-- Compiling architecture behavioral of fifo_generator_v2_0_bhv_as
-- Compiling entity fifo_generator_v2_0_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v2_0_bhv_ss
-- Compiling entity fifo_generator_v2_0_bhv_fifo16
-- Compiling architecture behavioral of fifo_generator_v2_0_bhv_fifo16
-- Loading entity fifo_generator_v2_0_bhv_as
-- Loading entity fifo_generator_v2_0_bhv_ss
-- Compiling entity fifo_generator_v2_0
-- Compiling architecture behavioral of fifo_generator_v2_0
-- Compiling package fifo_generator_v2_0_comp
-- Compiling entity c_shift_ram_v8_0
-- Compiling architecture behavioral of c_shift_ram_v8_0
-- Compiling package c_shift_ram_v8_0_comp
-- Loading package c_shift_ram_v8_0_comp
-- Compiling entity c_shift_ram_v8_0_xst
-- Compiling architecture behavioral of c_shift_ram_v8_0_xst
-- Compiling package c_shift_ram_v8_0_xst_comp
-- Compiling package blkmemsp_pkg_v5_0
-- Compiling package body blkmemsp_pkg_v5_0
-- Loading package blkmemsp_pkg_v5_0
-- Compiling package mem_init_file_pack_v5_0
-- Compiling package body mem_init_file_pack_v5_0
-- Loading package mem_init_file_pack_v5_0
-- Loading package mem_init_file_pack_v5_0
-- Loading package blkmemsp_pkg_v5_0
-- Compiling entity blkmemsp_v5_0
-- Compiling architecture behavioral of blkmemsp_v5_0
-- Compiling package blkmemsp_v5_0_comp
-- Compiling package pkg_mult_gen_v10_0
-- Compiling package body pkg_mult_gen_v10_0
-- Loading package pkg_mult_gen_v10_0
-- Loading package pkg_mult_gen_v10_0
-- Compiling entity mult_gen_v10_0
-- Compiling architecture behavioral of mult_gen_v10_0
-- Compiling package mult_gen_v10_0_comp
-- Loading package mult_gen_v10_0_comp
-- Compiling entity mult_gen_v10_0_xst
-- Compiling architecture behavioral of mult_gen_v10_0_xst
-- Compiling package mult_gen_v10_0_xst_comp
-- Compiling entity c_dist_mem_v6_0
-- Compiling architecture behavioral of c_dist_mem_v6_0
-- Compiling package c_dist_mem_v6_0_comp
-- Compiling package c_dist_mem_v6_0_services
-- Compiling package body c_dist_mem_v6_0_services
-- Loading package c_dist_mem_v6_0_services
-- Compiling package mult_gen_const_pkg_v8_0
-- Loading package mult_gen_const_pkg_v8_0
-- Compiling package parm_v8_0_services
-- Compiling package body parm_v8_0_services
-- Loading package parm_v8_0_services
-- Loading package parm_v8_0_services
-- Compiling package ccm_v8_0_services
-- Compiling package body ccm_v8_0_services
-- Loading package ccm_v8_0_services
-- Loading package ccm_v8_0_services
-- Compiling package mult_gen_v8_0_services
-- Compiling package body mult_gen_v8_0_services
-- Loading package mult_gen_v8_0_services
-- Loading package mult_gen_v8_0_services
-- Compiling package mult_pkg_v8_0
-- Compiling package body mult_pkg_v8_0
-- Loading package mult_pkg_v8_0
-- Loading package mult_pkg_v8_0
-- Compiling entity mult_gen_v8_0_non_seq
-- Compiling architecture behavioral of mult_gen_v8_0_non_seq
-- Compiling package mult_gen_v8_0_non_seq_comp
-- Compiling package iputils_family
-- Compiling package body iputils_family
-- Loading package iputils_family
-- Loading package mult_gen_v8_0_non_seq_comp
-- Loading package iputils_family
-- Compiling entity mult_gen_v8_0
-- Compiling architecture behavioral of mult_gen_v8_0
-- Compiling package mult_gen_v8_0_comp
-- Loading package mult_gen_v8_0_comp
-- Compiling entity mult_gen_v8_0_xst
-- Compiling architecture behavioral of mult_gen_v8_0_xst
-- Compiling package mult_gen_v8_0_xst_comp
-- Compiling package blkmemdp_v5_0_services
-- Compiling package body blkmemdp_v5_0_services
-- Loading package blkmemdp_v5_0_services
-- Compiling package blkmemdp_pkg_v5_0
-- Compiling package body blkmemdp_pkg_v5_0
-- Loading package blkmemdp_pkg_v5_0
-- Compiling package blkmemdp_mem_init_file_pack_v5_0
-- Compiling package body blkmemdp_mem_init_file_pack_v5_0
-- Loading package blkmemdp_mem_init_file_pack_v5_0
-- Loading package blkmemdp_mem_init_file_pack_v5_0
-- Loading package blkmemdp_pkg_v5_0
-- Compiling entity blkmemdp_v5_0
-- Compiling architecture behavioral of blkmemdp_v5_0
-- Compiling package blkmemdp_v5_0_comp
-- Compiling entity blk_mem_gen_v2_4_output_stage
-- Compiling architecture behavioral of blk_mem_gen_v2_4_output_stage
-- Compiling entity blk_mem_gen_v2_4
-- Compiling architecture behavioral of blk_mem_gen_v2_4
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(98422):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(98422): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(98424):       while (i < depth and not endfile(init_file)) loop
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(98424): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(98426):         readline(init_file, file_buffer);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(98426): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(98436):       file_close(init_file);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(98436): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling package blk_mem_gen_v2_4_comp
-- Loading package blk_mem_gen_v2_4_comp
-- Compiling entity blk_mem_gen_v2_4_xst
-- Compiling architecture behavioral of blk_mem_gen_v2_4_xst
-- Compiling package blk_mem_gen_v2_4_xst_comp
-- Compiling package iputils_math
-- Compiling package body iputils_math
-- Loading package iputils_math
-- Compiling package iputils_slv
-- Loading package iputils_math
-- Compiling package body iputils_slv
-- Loading package iputils_slv
-- Compiling package cam_v5_0_pkg
-- Compiling package body cam_v5_0_pkg
-- Loading package cam_v5_0_pkg
-- Loading package cam_v5_0_pkg
-- Loading package iputils_slv
-- Compiling entity cam_v5_0
-- Compiling architecture behavioral of cam_v5_0
-- Compiling package cam_v5_0_comp
-- Compiling entity c_gate_bit_v9_0
-- Compiling architecture behavioral of c_gate_bit_v9_0
-- Compiling package c_gate_bit_v9_0_comp
-- Loading package c_gate_bit_v9_0_comp
-- Compiling entity c_gate_bit_v9_0_xst
-- Compiling architecture behavioral of c_gate_bit_v9_0_xst
-- Compiling package c_gate_bit_v9_0_xst_comp
-- Compiling package cam_v4_0_pkg
-- Compiling package body cam_v4_0_pkg
-- Loading package cam_v4_0_pkg
-- Loading package cam_v4_0_pkg
-- Compiling entity cam_v4_0
-- Compiling architecture behavioral of cam_v4_0
-- Compiling package cam_v4_0_comp
-- Compiling entity c_mux_bus_v8_0_xst
-- Compiling architecture behavioral of c_mux_bus_v8_0_xst
-- Compiling package c_mux_bus_v8_0_xst_comp
-- Compiling entity c_mux_bit_v8_0_xst
-- Compiling architecture behavioral of c_mux_bit_v8_0_xst
-- Compiling package c_mux_bit_v8_0_xst_comp
-- Compiling entity fifo_generator_v3_1_bhv_as
-- Compiling architecture behavioral of fifo_generator_v3_1_bhv_as
-- Compiling entity fifo_generator_v3_1_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v3_1_bhv_ss
-- Compiling entity fifo_generator_v3_1_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v3_1_bhv_preload0
-- Loading entity fifo_generator_v3_1_bhv_as
-- Loading entity fifo_generator_v3_1_bhv_ss
-- Compiling entity fifo_generator_v3_1
-- Compiling architecture behavioral of fifo_generator_v3_1
-- Compiling package fifo_generator_v3_1_comp
-- Loading package fifo_generator_v3_1_comp
-- Compiling entity fifo_generator_v3_1_xst
-- Compiling architecture behavioral of fifo_generator_v3_1_xst
-- Compiling package fifo_generator_v3_1_xst_comp
-- Compiling entity c_compare_v9_0
-- Compiling architecture behavioral of c_compare_v9_0
-- Compiling package c_compare_v9_0_comp
-- Loading package c_compare_v9_0_comp
-- Compiling entity c_compare_v9_0_xst
-- Compiling architecture behavioral of c_compare_v9_0_xst
-- Compiling package c_compare_v9_0_xst_comp
-- Compiling package c_compare_v9_0_rtl_comp
-- Compiling package prims_constants_v5_0
-- Compiling package prims_utils_v5_0
-- Loading package prims_constants_v5_0
-- Compiling package body prims_utils_v5_0
-- Loading package prims_utils_v5_0
-- Loading package prims_utils_v5_0
-- Compiling entity pipeline_v5_0
-- Compiling architecture behavioral of pipeline_v5_0
-- Compiling entity c_reg_fd_v5_0
-- Compiling architecture behavioral of c_reg_fd_v5_0
-- Compiling package c_reg_fd_v5_0_comp
-- Loading package c_reg_fd_v5_0_comp
-- Compiling entity c_dist_mem_v5_1
-- Compiling architecture behavioral of c_dist_mem_v5_1
-- Compiling package c_dist_mem_v5_1_comp
-- Compiling package blkmemsp_pkg_v6_1
-- Compiling package body blkmemsp_pkg_v6_1
-- Loading package blkmemsp_pkg_v6_1
-- Compiling package mem_init_file_pack_v6_1
-- Compiling package body mem_init_file_pack_v6_1
-- Loading package mem_init_file_pack_v6_1
-- Loading package mem_init_file_pack_v6_1
-- Loading package blkmemsp_pkg_v6_1
-- Compiling entity blkmemsp_v6_1
-- Compiling architecture behavioral of blkmemsp_v6_1
-- Compiling package blkmemsp_v6_1_comp
-- Loading package blkmemsp_v6_1_comp
-- Compiling entity blkmemsp_v6_1_xst
-- Compiling architecture xilinx of blkmemsp_v6_1_xst
-- Compiling package blkmemsp_v6_1_xst_comp
-- Compiling entity c_shift_ram_v9_1
-- Compiling architecture behavioral of c_shift_ram_v9_1
-- Compiling package c_shift_ram_v9_1_comp
-- Loading package c_shift_ram_v9_1_comp
-- Compiling entity c_shift_ram_v9_1_xst
-- Compiling architecture behavioral of c_shift_ram_v9_1_xst
-- Compiling package c_shift_ram_v9_1_xst_comp
-- Compiling entity c_mux_slice_buft_v4_0
-- Compiling architecture behavioral of c_mux_slice_buft_v4_0
-- Compiling package c_mux_slice_buft_v4_0_comp
-- Compiling package prims_constants_v4_0
-- Compiling package prims_utils_v4_0
-- Loading package prims_constants_v4_0
-- Compiling package body prims_utils_v4_0
-- Loading package prims_utils_v4_0
-- Loading package prims_utils_v4_0
-- Compiling entity pipeline_v4_0
-- Compiling architecture behavioral of pipeline_v4_0
-- Compiling entity c_reg_fd_v4_0
-- Compiling architecture behavioral of c_reg_fd_v4_0
-- Compiling package c_reg_fd_v4_0_comp
-- Loading package c_reg_fd_v4_0_comp
-- Compiling entity c_gate_bit_bus_v4_0
-- Compiling architecture behavioral of c_gate_bit_bus_v4_0
-- Compiling package c_gate_bit_bus_v4_0_comp
-- Compiling entity c_reg_ld_v4_0
-- Compiling architecture behavioral of c_reg_ld_v4_0
-- Compiling package c_reg_ld_v4_0_comp
-- Compiling package prims_comps_v4_0
-- Loading package prims_comps_v4_0
-- Compiling entity c_lut_v4_0
-- Compiling architecture behavioral of c_lut_v4_0
-- Compiling configuration cfg_lut
-- Loading entity c_lut_v4_0
-- Loading architecture behavioral of c_lut_v4_0
-- Compiling entity c_mux_bit_v4_0
-- Compiling architecture behavioral of c_mux_bit_v4_0
-- Compiling package c_mux_bit_v4_0_comp
-- Loading package c_mux_bit_v4_0_comp
-- Compiling entity c_shift_fd_v4_0
-- Compiling architecture behavioral of c_shift_fd_v4_0
-- Compiling package c_shift_fd_v4_0_comp
-- Compiling entity c_addsub_v4_0
-- Compiling architecture behavioral of c_addsub_v4_0
-- Compiling package c_addsub_v4_0_comp
-- Loading package c_addsub_v4_0_comp
-- Compiling entity c_accum_v4_0
-- Compiling architecture behavioral of c_accum_v4_0
-- Compiling package c_accum_v4_0_comp
-- Compiling entity c_decode_binary_v4_0
-- Compiling architecture behavioral of c_decode_binary_v4_0
-- Compiling package c_decode_binary_v4_0_comp
-- Compiling entity c_mux_slice_bufe_v4_0
-- Compiling architecture behavioral of c_mux_slice_bufe_v4_0
-- Compiling package c_mux_slice_bufe_v4_0_comp
-- Compiling entity fifo_generator_v2_2_bhv_as
-- Compiling architecture behavioral of fifo_generator_v2_2_bhv_as
-- Compiling entity fifo_generator_v2_2_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v2_2_bhv_ss
-- Compiling entity fifo_generator_v2_2_bhv_fifo16
-- Compiling architecture behavioral of fifo_generator_v2_2_bhv_fifo16
-- Compiling entity fifo_generator_v2_2_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v2_2_bhv_preload0
-- Loading entity fifo_generator_v2_2_bhv_as
-- Loading entity fifo_generator_v2_2_bhv_ss
-- Loading entity fifo_generator_v2_2_bhv_fifo16
-- Compiling entity fifo_generator_v2_2
-- Compiling architecture behavioral of fifo_generator_v2_2
-- Compiling package fifo_generator_v2_2_comp
-- Compiling entity c_mux_bit_v9_1
-- Compiling architecture behavioral of c_mux_bit_v9_1
-- Compiling package c_mux_bit_v9_1_comp
-- Loading package c_mux_bit_v9_1_comp
-- Compiling entity c_shift_fd_v9_1
-- Compiling architecture behavioral of c_shift_fd_v9_1
-- Compiling package c_shift_fd_v9_1_comp
-- Loading package c_shift_fd_v9_1_comp
-- Compiling entity c_shift_fd_v9_1_xst
-- Compiling architecture behavioral of c_shift_fd_v9_1_xst
-- Compiling package c_shift_fd_v9_1_xst_comp
-- Compiling entity async_fifo_v5_0
-- Compiling architecture behavioral of async_fifo_v5_0
-- Compiling package async_fifo_v5_0_comp
-- Compiling package blkmemsp_pkg_v3_2
-- Compiling package body blkmemsp_pkg_v3_2
-- Loading package blkmemsp_pkg_v3_2
-- Compiling package mem_init_file_pack_v3_2
-- Compiling package body mem_init_file_pack_v3_2
-- Loading package mem_init_file_pack_v3_2
-- Loading package mem_init_file_pack_v3_2
-- Loading package blkmemsp_pkg_v3_2
-- Compiling entity blkmemsp_v3_2
-- Compiling architecture behavioral of blkmemsp_v3_2
-- Compiling package blkmemsp_v3_2_comp
-- Compiling entity c_compare_v9_1_xst
-- Compiling architecture behavioral of c_compare_v9_1_xst
-- Compiling package c_compare_v9_1_xst_comp
-- Compiling package c_compare_v9_1_rtl_comp
-- Compiling entity c_reg_ld_v7_0
-- Compiling architecture behavioral of c_reg_ld_v7_0
-- Compiling package c_reg_ld_v7_0_comp
-- Compiling entity c_decode_binary_v7_0
-- Compiling architecture behavioral of c_decode_binary_v7_0
-- Compiling package c_decode_binary_v7_0_comp
-- Compiling entity c_mux_slice_buft_v7_0
-- Compiling architecture behavioral of c_mux_slice_buft_v7_0
-- Compiling package c_mux_slice_buft_v7_0_comp
-- Compiling entity c_mux_slice_bufe_v7_0
-- Compiling architecture behavioral of c_mux_slice_bufe_v7_0
-- Compiling package c_mux_slice_bufe_v7_0_comp
-- Compiling package prims_comps_v7_0
-- Loading package prims_comps_v7_0
-- Compiling entity c_buft_v7_0
-- Compiling architecture buft_beh of c_buft_v7_0
-- Compiling configuration cfg_buft_beh
-- Loading entity c_buft_v7_0
-- Loading architecture buft_beh of c_buft_v7_0
-- Compiling entity c_pullup_v7_0
-- Compiling architecture pullup_beh of c_pullup_v7_0
-- Compiling configuration cfg_pullup_beh
-- Loading entity c_pullup_v7_0
-- Loading architecture pullup_beh of c_pullup_v7_0
-- Compiling entity c_lut_v7_0
-- Compiling architecture lut_beh of c_lut_v7_0
-- Compiling configuration cfg_lut_beh
-- Loading entity c_lut_v7_0
-- Loading architecture lut_beh of c_lut_v7_0
-- Compiling package baseblox_v7_0_services
-- Compiling package body baseblox_v7_0_services
-- Loading package baseblox_v7_0_services
-- Compiling entity c_addsub_v7_0
-- Compiling architecture behavioral of c_addsub_v7_0
-- Compiling package c_addsub_v7_0_comp
-- Compiling entity c_compare_v7_0
-- Compiling architecture behavioral of c_compare_v7_0
-- Compiling package c_compare_v7_0_comp
-- Compiling entity c_mux_bus_v7_0
-- Compiling architecture behavioral of c_mux_bus_v7_0
-- Compiling package c_mux_bus_v7_0_comp
-- Compiling entity c_gate_bit_v7_0
-- Compiling architecture behavioral of c_gate_bit_v7_0
-- Compiling package c_gate_bit_v7_0_comp
-- Loading package c_addsub_v7_0_comp
-- Loading package c_compare_v7_0_comp
-- Loading package c_mux_bus_v7_0_comp
-- Loading package c_gate_bit_v7_0_comp
-- Compiling entity c_counter_binary_v7_0
-- Compiling architecture behavioral of c_counter_binary_v7_0
-- Compiling package c_counter_binary_v7_0_comp
-- Compiling entity lfsr_v3_0_dvunit_bhv
-- Compiling architecture xilinx of lfsr_v3_0_dvunit_bhv
-- Compiling entity lfsr_v3_0
-- Compiling architecture behavioral of lfsr_v3_0
-- Compiling package lfsr_v3_0_comp
-- Compiling package pkg_div_repmult_v1_0
-- Compiling package body pkg_div_repmult_v1_0
-- Loading package pkg_div_repmult_v1_0
-- Loading package pkg_div_repmult_v1_0
-- Compiling entity div_repmult_v1_0
-- Compiling architecture behavioral of div_repmult_v1_0
-- Compiling package div_repmult_v1_0_comp
-- Loading package div_repmult_v1_0_comp
-- Compiling entity div_repmult_v1_0_xst
-- Compiling architecture behavioral of div_repmult_v1_0_xst
-- Compiling package div_repmult_v1_0_xst_comp
-- Compiling package sync_fifo_pkg_v4_0
-- Compiling package body sync_fifo_pkg_v4_0
-- Loading package sync_fifo_pkg_v4_0
-- Loading package sync_fifo_pkg_v4_0
-- Compiling entity sync_fifo_v4_0
-- Compiling architecture behavioral of sync_fifo_v4_0
-- Compiling package sync_fifo_v4_0_comp
-- Compiling entity fifo_generator_v3_2_bhv_as
-- Compiling architecture behavioral of fifo_generator_v3_2_bhv_as
-- Compiling entity fifo_generator_v3_2_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v3_2_bhv_ss
-- Compiling entity fifo_generator_v3_2_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v3_2_bhv_preload0
-- Loading entity fifo_generator_v3_2_bhv_as
-- Loading entity fifo_generator_v3_2_bhv_ss
-- Compiling entity fifo_generator_v3_2
-- Compiling architecture behavioral of fifo_generator_v3_2
-- Compiling package fifo_generator_v3_2_comp
-- Loading package fifo_generator_v3_2_comp
-- Compiling entity fifo_generator_v3_2_xst
-- Compiling architecture behavioral of fifo_generator_v3_2_xst
-- Compiling package fifo_generator_v3_2_xst_comp
-- Compiling entity c_mux_bus_v9_0
-- Compiling architecture behavioral of c_mux_bus_v9_0
-- Compiling package c_mux_bus_v9_0_comp
-- Loading package c_mux_bus_v9_0_comp
-- Compiling entity c_counter_binary_v9_0
-- Compiling architecture behavioral of c_counter_binary_v9_0
-- Compiling package c_counter_binary_v9_0_comp
-- Loading package c_counter_binary_v9_0_comp
-- Compiling entity c_counter_binary_v9_0_xst
-- Compiling architecture behavioral of c_counter_binary_v9_0_xst
-- Compiling package c_counter_binary_v9_0_xst_comp
-- Compiling entity floating_point_v3_1
-- Compiling architecture behavioral of floating_point_v3_1
-- Compiling package floating_point_v3_1_comp
-- Loading package floating_point_v3_1_comp
-- Compiling entity floating_point_v3_1_xst
-- Compiling architecture behavioral of floating_point_v3_1_xst
-- Compiling package floating_point_v3_1_xst_comp
-- Compiling package floating_point_consts_v3_1
-- Loading package floating_point_consts_v3_1
-- Compiling package floating_point_pkg_v3_1
-- Compiling package body floating_point_pkg_v3_1
-- Loading package floating_point_pkg_v3_1
-- Compiling entity fifo_generator_v1_0_bhv_as
-- Compiling architecture behavioral of fifo_generator_v1_0_bhv_as
-- Compiling entity fifo_generator_v1_0_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v1_0_bhv_ss
-- Compiling entity fifo_generator_v1_0_bhv_fifo16
-- Compiling architecture behavioral of fifo_generator_v1_0_bhv_fifo16
-- Loading entity fifo_generator_v1_0_bhv_as
-- Loading entity fifo_generator_v1_0_bhv_ss
-- Compiling entity fifo_generator_v1_0
-- Compiling architecture behavioral of fifo_generator_v1_0
-- Compiling package fifo_generator_v1_0_comp
-- Compiling package bip_usecase_utils_pkg_v1_0
-- Compiling package body bip_usecase_utils_pkg_v1_0
-- Loading package bip_usecase_utils_pkg_v1_0
-- Loading package bip_usecase_utils_pkg_v1_0
-- Compiling package bip_dsp48_acc_pkg_v1_0
-- Compiling package body bip_dsp48_acc_pkg_v1_0
-- Loading package bip_dsp48_acc_pkg_v1_0
-- Loading package bip_dsp48_acc_pkg_v1_0
-- Compiling entity xbip_dsp48_acc_v1_0
-- Compiling architecture behavioral of xbip_dsp48_acc_v1_0
-- Compiling package xbip_dsp48_acc_v1_0_comp
-- Compiling package xbip_accum_v1_0_pkg
-- Compiling package body xbip_accum_v1_0_pkg
-- Loading package xbip_accum_v1_0_pkg
-- Loading package xbip_dsp48_acc_v1_0_comp
-- Loading package xbip_accum_v1_0_pkg
-- Compiling entity xbip_accum_v1_0
-- Compiling architecture behavioral of xbip_accum_v1_0
-- Compiling package xbip_accum_v1_0_comp
-- Loading package xbip_accum_v1_0_comp
-- Compiling entity xbip_accum_v1_0_xst
-- Compiling architecture behavioral of xbip_accum_v1_0_xst
-- Compiling package xbip_accum_v1_0_xst_comp
-- Compiling package xcc_utils_v9_0
-- Compiling package body xcc_utils_v9_0
-- Loading package xcc_utils_v9_0
-- Compiling entity dist_mem_gen_v1_1
-- Compiling architecture behavioral of dist_mem_gen_v1_1
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(158401):       file_open(mif_status, meminitfile, filename, read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(158401): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(158413):          if not(endfile(meminitfile)) and i < depth then
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(158413): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(158416):             readline(meminitfile, bitline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(158416): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(158447):       file_close(meminitfile);      
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(158447): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(158535):          memory_content := read_mif(filename, def_data, depth, width);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(158535): (vcom-1284) Cannot call side-effect function "read_mif" from pure function "init_mem".
-- Compiling package dist_mem_gen_v1_1_comp
-- Loading package dist_mem_gen_v1_1_comp
-- Compiling entity dist_mem_gen_v1_1_xst
-- Compiling architecture behavioral of dist_mem_gen_v1_1_xst
-- Compiling package dist_mem_gen_v1_1_xst_comp
-- Compiling entity c_dist_mem_v7_1
-- Compiling architecture behavioral of c_dist_mem_v7_1
-- Compiling package c_dist_mem_v7_1_comp
-- Loading package c_dist_mem_v7_1_comp
-- Compiling entity c_dist_mem_v7_1_xst
-- Compiling architecture xilinx of c_dist_mem_v7_1_xst
-- Compiling package c_dist_mem_v7_1_xst_comp
-- Compiling package c_dist_mem_v7_1_services
-- Compiling package body c_dist_mem_v7_1_services
-- Loading package c_dist_mem_v7_1_services
-- Compiling entity lfsr_v2_0_dvunit_bhv
-- Compiling architecture xilinx of lfsr_v2_0_dvunit_bhv
-- Compiling entity lfsr_v2_0
-- Compiling architecture behavioral of lfsr_v2_0
-- Compiling package lfsr_v2_0_comp
-- Compiling entity c_compare_v8_0_xst
-- Compiling architecture behavioral of c_compare_v8_0_xst
-- Compiling package c_compare_v8_0_xst_comp
-- Compiling package bip_dsp48_addsub_pkg_v1_0
-- Compiling package body bip_dsp48_addsub_pkg_v1_0
-- Loading package bip_dsp48_addsub_pkg_v1_0
-- Loading package bip_dsp48_addsub_pkg_v1_0
-- Compiling entity xbip_dsp48_addsub_v1_0
-- Compiling architecture synth of xbip_dsp48_addsub_v1_0
-- Compiling package xbip_dsp48_addsub_v1_0_comp
-- Loading package xbip_dsp48_addsub_v1_0_comp
-- Compiling entity xbip_addsub_v1_0
-- Compiling architecture behavioral of xbip_addsub_v1_0
-- Compiling package xbip_addsub_v1_0_comp
-- Compiling package c_addsub_pkg_v10_0
-- Compiling package body c_addsub_pkg_v10_0
-- Loading package c_addsub_pkg_v10_0
-- Loading package xbip_addsub_v1_0_comp
-- Loading package c_addsub_pkg_v10_0
-- Compiling entity c_addsub_v10_0
-- Compiling architecture behavioral of c_addsub_v10_0
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package c_addsub_v10_0_comp
-- Loading package c_addsub_v10_0_comp
-- Compiling entity c_addsub_v10_0_xst
-- Compiling architecture behavioral of c_addsub_v10_0_xst
-- Compiling package c_addsub_v10_0_xst_comp
-- Loading package textio
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity blk_mem_gen_v2_6_output_stage
-- Compiling architecture behavioral of blk_mem_gen_v2_6_output_stage
-- Compiling entity blk_mem_gen_v2_6
-- Compiling architecture behavioral of blk_mem_gen_v2_6
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(165735):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(165735): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(165737):       while (i < depth and not endfile(init_file)) loop
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(165737): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(165739):         readline(init_file, file_buffer);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(165739): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(165749):       file_close(init_file);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(165749): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Loading package std_logic_textio
-- Compiling package blk_mem_gen_v2_6_comp
-- Loading package blk_mem_gen_v2_6_comp
-- Compiling entity blk_mem_gen_v2_6_xst
-- Compiling architecture behavioral of blk_mem_gen_v2_6_xst
-- Compiling package blk_mem_gen_v2_6_xst_comp
-- Loading package xbip_addsub_v1_0_comp
-- Compiling entity xbip_addsub_v1_0_xst
-- Compiling architecture behavioral of xbip_addsub_v1_0_xst
-- Compiling package xbip_addsub_v1_0_xst_comp
-- Loading package numeric_std
-- Loading package prims_constants_v9_0
-- Loading package prims_utils_v9_0
-- Loading package pkg_baseblox_v9_0
-- Compiling entity c_lut_v9_0
-- Compiling architecture behavioral of c_lut_v9_0
-- Compiling package c_lut_v9_0_comp
-- Loading package c_lut_v9_0_comp
-- Compiling entity c_lut_v9_0_xst
-- Compiling architecture behavioral of c_lut_v9_0_xst
-- Compiling package c_lut_v9_0_xst_comp
-- Loading package prims_constants_v9_1
-- Loading package prims_utils_v9_1
-- Loading package pkg_baseblox_v9_1
-- Loading package c_reg_fd_v9_1_comp
-- Compiling entity c_gate_bit_v9_1
-- Compiling architecture behavioral of c_gate_bit_v9_1
-- Compiling package c_gate_bit_v9_1_comp
-- Loading package c_gate_bit_v9_1_comp
-- Compiling entity c_gate_bit_v9_1_xst
-- Compiling architecture behavioral of c_gate_bit_v9_1_xst
-- Compiling package c_gate_bit_v9_1_xst_comp
-- Loading package iputils_std_logic_arith
-- Loading package iputils_std_logic_unsigned
-- Loading package iputils_conv
-- Loading package iputils_misc
-- Compiling entity fifo_generator_v2_3_bhv_as
-- Compiling architecture behavioral of fifo_generator_v2_3_bhv_as
-- Compiling entity fifo_generator_v2_3_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v2_3_bhv_ss
-- Compiling entity fifo_generator_v2_3_bhv_fifo16
-- Compiling architecture behavioral of fifo_generator_v2_3_bhv_fifo16
-- Compiling entity fifo_generator_v2_3_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v2_3_bhv_preload0
-- Loading entity fifo_generator_v2_3_bhv_as
-- Loading entity fifo_generator_v2_3_bhv_ss
-- Loading entity fifo_generator_v2_3_bhv_fifo16
-- Compiling entity fifo_generator_v2_3
-- Compiling architecture behavioral of fifo_generator_v2_3
-- Compiling package fifo_generator_v2_3_comp
-- Compiling entity fifo_generator_v4_3_bhv_as
-- Compiling architecture behavioral of fifo_generator_v4_3_bhv_as
-- Compiling entity fifo_generator_v4_3_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v4_3_bhv_ss
-- Compiling entity fifo_generator_v4_3_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v4_3_bhv_preload0
-- Loading entity fifo_generator_v4_3_bhv_as
-- Loading entity fifo_generator_v4_3_bhv_ss
-- Compiling entity fifo_generator_v4_3
-- Compiling architecture behavioral of fifo_generator_v4_3
-- Compiling package fifo_generator_v4_3_comp
-- Loading package fifo_generator_v4_3_comp
-- Compiling entity fifo_generator_v4_3_xst
-- Compiling architecture behavioral of fifo_generator_v4_3_xst
-- Compiling package fifo_generator_v4_3_xst_comp
-- Loading package c_addsub_v9_1_comp
-- Compiling entity c_accum_v9_1
-- Compiling architecture behavioral of c_accum_v9_1
-- Compiling package c_accum_v9_1_comp
-- Loading package bip_utils_pkg_v1_0
-- Loading package bip_usecase_utils_pkg_v1_0
-- Loading package xbip_accum_v1_0_pkg
-- Compiling package c_accum_pkg_v10_0
-- Compiling package body c_accum_pkg_v10_0
-- Loading package c_accum_pkg_v10_0
-- Loading package c_accum_v9_1_comp
-- Loading package xbip_accum_v1_0_comp
-- Loading package c_accum_pkg_v10_0
-- Compiling entity c_accum_v10_0
-- Compiling architecture behavioral of c_accum_v10_0
-- Compiling package c_accum_v10_0_comp
-- Loading package c_accum_v10_0_comp
-- Compiling entity c_accum_v10_0_xst
-- Compiling architecture behavioral of c_accum_v10_0_xst
-- Compiling package c_accum_v10_0_xst_comp
-- Loading package c_reg_fd_v9_0_comp
-- Compiling entity c_reg_fd_v9_0_xst
-- Compiling architecture behavioral of c_reg_fd_v9_0_xst
-- Compiling package c_reg_fd_v9_0_xst_comp
-- Loading package c_mux_bus_v9_1_comp
-- Compiling entity c_mux_bus_v9_1_xst
-- Compiling architecture behavioral of c_mux_bus_v9_1_xst
-- Compiling package c_mux_bus_v9_1_xst_comp
-- Compiling package blkmemsp_pkg_v6_2
-- Compiling package body blkmemsp_pkg_v6_2
-- Loading package blkmemsp_pkg_v6_2
-- Loading package ul_utils
-- Compiling package mem_init_file_pack_v6_2
-- Compiling package body mem_init_file_pack_v6_2
-- Loading package mem_init_file_pack_v6_2
-- Loading package mem_init_file_pack_v6_2
-- Loading package blkmemsp_pkg_v6_2
-- Compiling entity blkmemsp_v6_2
-- Compiling architecture behavioral of blkmemsp_v6_2
-- Compiling package blkmemsp_v6_2_comp
-- Loading package blkmemsp_v6_2_comp
-- Compiling entity blkmemsp_v6_2_xst
-- Compiling architecture xilinx of blkmemsp_v6_2_xst
-- Compiling package blkmemsp_v6_2_xst_comp
-- Compiling package prims_constants_v3_0
-- Compiling package prims_utils_v3_0
-- Loading package prims_constants_v3_0
-- Compiling package body prims_utils_v3_0
-- Loading package prims_utils_v3_0
-- Loading package prims_utils_v3_0
-- Compiling entity pipeline_v3_0
-- Compiling architecture behavioral of pipeline_v3_0
-- Compiling entity c_reg_fd_v3_0
-- Compiling architecture behavioral of c_reg_fd_v3_0
-- Compiling package c_reg_fd_v3_0_comp
-- Loading package mem_init_file_pack_v5_0
-- Loading package c_reg_fd_v3_0_comp
-- Compiling entity c_shift_ram_v3_0
-- Compiling architecture behavioral of c_shift_ram_v3_0
-- Compiling package c_shift_ram_v3_0_comp
-- Compiling package prims_comps_v3_0
-- Loading package prims_comps_v3_0
-- Compiling entity c_lut_v3_0
-- Compiling architecture behavioral of c_lut_v3_0
-- Compiling configuration cfg_beh
-- Loading entity c_lut_v3_0
-- Loading architecture behavioral of c_lut_v3_0
-- Compiling entity c_addsub_v3_0
-- Compiling architecture behavioral of c_addsub_v3_0
-- Compiling package c_addsub_v3_0_comp
-- Compiling entity c_compare_v3_0
-- Compiling architecture behavioral of c_compare_v3_0
-- Compiling package c_compare_v3_0_comp
-- Compiling entity c_mux_bus_v3_0
-- Compiling architecture behavioral of c_mux_bus_v3_0
-- Compiling package c_mux_bus_v3_0_comp
-- Loading package c_addsub_v3_0_comp
-- Loading package c_compare_v3_0_comp
-- Loading package c_mux_bus_v3_0_comp
-- Compiling entity c_counter_binary_v3_0
-- Compiling architecture behavioral of c_counter_binary_v3_0
-- Compiling package c_counter_binary_v3_0_comp
-- Compiling entity c_gate_bus_v3_0
-- Compiling architecture behavioral of c_gate_bus_v3_0
-- Compiling package c_gate_bus_v3_0_comp
-- Compiling entity c_dist_mem_v3_0
-- Compiling architecture behavioral of c_dist_mem_v3_0
-- Compiling package c_dist_mem_v3_0_comp
-- Compiling entity c_mux_slice_bufe_v3_0
-- Compiling architecture behavioral of c_mux_slice_bufe_v3_0
-- Compiling package c_mux_slice_bufe_v3_0_comp
-- Compiling entity c_mux_slice_buft_v3_0
-- Compiling architecture behavioral of c_mux_slice_buft_v3_0
-- Compiling package c_mux_slice_buft_v3_0_comp
-- Compiling entity c_accum_v3_0
-- Compiling architecture behavioral of c_accum_v3_0
-- Compiling package c_accum_v3_0_comp
-- Compiling entity c_twos_comp_v3_0
-- Compiling architecture behavioral of c_twos_comp_v3_0
-- Compiling package c_twos_comp_v3_0_comp
-- Compiling entity c_gate_bit_v3_0
-- Compiling architecture behavioral of c_gate_bit_v3_0
-- Compiling package c_gate_bit_v3_0_comp
-- Compiling entity c_reg_ld_v3_0
-- Compiling architecture behavioral of c_reg_ld_v3_0
-- Compiling package c_reg_ld_v3_0_comp
-- Compiling entity c_gate_bit_bus_v3_0
-- Compiling architecture behavioral of c_gate_bit_bus_v3_0
-- Compiling package c_gate_bit_bus_v3_0_comp
-- Compiling entity c_decode_binary_v3_0
-- Compiling architecture behavioral of c_decode_binary_v3_0
-- Compiling package c_decode_binary_v3_0_comp
-- Compiling entity c_mux_bit_v3_0
-- Compiling architecture behavioral of c_mux_bit_v3_0
-- Compiling package c_mux_bit_v3_0_comp
-- Loading package c_mux_bit_v3_0_comp
-- Compiling entity c_shift_fd_v3_0
-- Compiling architecture behavioral of c_shift_fd_v3_0
-- Compiling package c_shift_fd_v3_0_comp
-- Compiling package blkmemdp_pkg_v6_3
-- Compiling package body blkmemdp_pkg_v6_3
-- Loading package blkmemdp_pkg_v6_3
-- Compiling package blkmemdp_mem_init_file_pack_v6_3
-- Compiling package body blkmemdp_mem_init_file_pack_v6_3
-- Loading package blkmemdp_mem_init_file_pack_v6_3
-- Loading package vital_timing
-- Loading package blkmemdp_mem_init_file_pack_v6_3
-- Loading package blkmemdp_pkg_v6_3
-- Compiling entity blkmemdp_v6_3
-- Compiling architecture behavioral of blkmemdp_v6_3
-- Compiling package blkmemdp_v6_3_comp
-- Loading package blkmemdp_v6_3_comp
-- Compiling entity blkmemdp_v6_3_xst
-- Compiling architecture xilinx of blkmemdp_v6_3_xst
-- Compiling package blkmemdp_v6_3_xst_comp
-- Compiling package blkmemdp_v6_3_services
-- Compiling package body blkmemdp_v6_3_services
-- Loading package blkmemdp_v6_3_services
-- Compiling entity fifo_generator_v4_4_bhv_as
-- Compiling architecture behavioral of fifo_generator_v4_4_bhv_as
-- Compiling entity fifo_generator_v4_4_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v4_4_bhv_ss
-- Compiling entity fifo_generator_v4_4_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v4_4_bhv_preload0
-- Loading entity fifo_generator_v4_4_bhv_as
-- Loading entity fifo_generator_v4_4_bhv_ss
-- Compiling entity fifo_generator_v4_4
-- Compiling architecture behavioral of fifo_generator_v4_4
-- Compiling package fifo_generator_v4_4_comp
-- Loading package fifo_generator_v4_4_comp
-- Compiling entity fifo_generator_v4_4_xst
-- Compiling architecture behavioral of fifo_generator_v4_4_xst
-- Compiling package fifo_generator_v4_4_xst_comp
-- Compiling package blkmemdp_v6_1_services
-- Compiling package body blkmemdp_v6_1_services
-- Loading package blkmemdp_v6_1_services
-- Compiling package blkmemdp_pkg_v6_1
-- Compiling package body blkmemdp_pkg_v6_1
-- Loading package blkmemdp_pkg_v6_1
-- Compiling package blkmemdp_mem_init_file_pack_v6_1
-- Compiling package body blkmemdp_mem_init_file_pack_v6_1
-- Loading package blkmemdp_mem_init_file_pack_v6_1
-- Loading package blkmemdp_mem_init_file_pack_v6_1
-- Loading package blkmemdp_pkg_v6_1
-- Compiling entity blkmemdp_v6_1
-- Compiling architecture behavioral of blkmemdp_v6_1
-- Compiling package blkmemdp_v6_1_comp
-- Loading package blkmemdp_v6_1_comp
-- Compiling entity blkmemdp_v6_1_xst
-- Compiling architecture xilinx of blkmemdp_v6_1_xst
-- Compiling package blkmemdp_v6_1_xst_comp
-- Loading package prims_constants_v4_0
-- Loading package prims_utils_v4_0
-- Loading package c_reg_fd_v4_0_comp
-- Compiling entity c_dist_mem_v4_1
-- Compiling architecture behavioral of c_dist_mem_v4_1
-- Compiling package c_dist_mem_v4_1_comp
-- Loading package prims_constants_v6_0
-- Compiling package mult_const_pkg_v6_0
-- Loading package mult_const_pkg_v6_0
-- Compiling package parm_v6_0_services
-- Compiling package body parm_v6_0_services
-- Loading package parm_v6_0_services
-- Loading package parm_v6_0_services
-- Compiling package ccm_v6_0_services
-- Compiling package body ccm_v6_0_services
-- Loading package ccm_v6_0_services
-- Loading package ccm_v6_0_services
-- Compiling package sqm_v6_0_services
-- Compiling package body sqm_v6_0_services
-- Loading package sqm_v6_0_services
-- Loading package sqm_v6_0_services
-- Compiling package mult_gen_v6_0_services
-- Compiling package body mult_gen_v6_0_services
-- Loading package mult_gen_v6_0_services
-- Loading package mult_gen_v6_0_services
-- Compiling package mult_pkg_v6_0
-- Compiling package body mult_pkg_v6_0
-- Loading package mult_pkg_v6_0
-- Loading package mult_pkg_v6_0
-- Compiling entity mult_gen_v6_0_non_seq
-- Compiling architecture behavioral of mult_gen_v6_0_non_seq
-- Compiling package mult_gen_v6_0_non_seq_comp
-- Loading package mult_gen_v6_0_non_seq_comp
-- Loading package c_reg_fd_v6_0_comp
-- Compiling entity mult_gen_v6_0_seq
-- Compiling architecture behavioral of mult_gen_v6_0_seq
-- Compiling package mult_gen_v6_0_seq_comp
-- Loading package mult_gen_v6_0_seq_comp
-- Compiling entity mult_gen_v6_0
-- Compiling architecture behavioral of mult_gen_v6_0
-- Compiling package mult_gen_v6_0_comp
-- Compiling entity c_mux_bit_v9_0
-- Compiling architecture behavioral of c_mux_bit_v9_0
-- Compiling package c_mux_bit_v9_0_comp
-- Loading package c_mux_bit_v9_0_comp
-- Compiling entity c_mux_bit_v9_0_xst
-- Compiling architecture behavioral of c_mux_bit_v9_0_xst
-- Compiling package c_mux_bit_v9_0_xst_comp
-- Compiling entity async_fifo_v5_1
-- Compiling architecture behavioral of async_fifo_v5_1
-- Compiling package async_fifo_v5_1_comp
-- Compiling package blkmemdp_pkg_v3_2
-- Compiling package body blkmemdp_pkg_v3_2
-- Loading package blkmemdp_pkg_v3_2
-- Loading package mem_init_file_pack_v3_2
-- Loading package blkmemdp_pkg_v3_2
-- Compiling entity blkmemdp_v3_2
-- Compiling architecture behavioral of blkmemdp_v3_2
-- Compiling package blkmemdp_v3_2_comp
-- Compiling entity c_dist_mem_v4_0
-- Compiling architecture behavioral of c_dist_mem_v4_0
-- Compiling package c_dist_mem_v4_0_comp
-- Loading package prims_constants_v8_0
-- Loading package c_addsub_v8_0_comp
-- Compiling entity c_addsub_v8_0_xst
-- Compiling architecture behavioral of c_addsub_v8_0_xst
-- Compiling package c_addsub_v8_0_xst_comp
-- Compiling package floating_point_v4_0_consts
-- Loading package floating_point_v4_0_consts
-- Compiling package floating_point_pkg_v4_0
-- Compiling package body floating_point_pkg_v4_0
-- Loading package floating_point_pkg_v4_0
-- Loading package floating_point_pkg_v4_0
-- Compiling entity flt_pt_operator_v4_0
-- Compiling architecture behavioral of flt_pt_operator_v4_0
-- Compiling entity floating_point_v4_0_xst
-- Compiling architecture behavioral of floating_point_v4_0_xst
-- Compiling package floating_point_v4_0_xst_comp
-- Loading package floating_point_v4_0_xst_comp
-- Compiling entity floating_point_v4_0
-- Compiling architecture behavioral of floating_point_v4_0
-- Compiling package floating_point_v4_0_comp
-- Compiling entity dist_mem_gen_v3_3
-- Compiling architecture behavioral of dist_mem_gen_v3_3
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(223906):       file_open(mif_status, meminitfile, filename, read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(223906): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(223918):          if not(endfile(meminitfile)) and i < depth then
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(223918): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(223921):             readline(meminitfile, bitline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(223921): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(223952):       file_close(meminitfile);      
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(223952): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(224040):          memory_content := read_mif(filename, def_data, depth, width);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(224040): (vcom-1284) Cannot call side-effect function "read_mif" from pure function "init_mem".
-- Compiling package dist_mem_gen_v3_3_comp
-- Loading package dist_mem_gen_v3_3_comp
-- Compiling entity dist_mem_gen_v3_3_xst
-- Compiling architecture behavioral of dist_mem_gen_v3_3_xst
-- Compiling package dist_mem_gen_v3_3_xst_comp
-- Loading package prims_utils_v8_0
-- Loading package pkg_baseblox_v8_0
-- Loading package c_reg_fd_v8_0_comp
-- Compiling entity c_gate_bit_v8_0
-- Compiling architecture behavioral of c_gate_bit_v8_0
-- Compiling package c_gate_bit_v8_0_comp
-- Loading package c_gate_bit_v8_0_comp
-- Compiling entity c_gate_bit_v8_0_xst
-- Compiling architecture behavioral of c_gate_bit_v8_0_xst
-- Compiling package c_gate_bit_v8_0_xst_comp
-- Compiling entity c_accum_v8_0
-- Compiling architecture behavioral of c_accum_v8_0
-- Compiling package c_accum_v8_0_comp
-- Loading package c_accum_v8_0_comp
-- Compiling entity c_accum_v8_0_xst
-- Compiling architecture behavioral of c_accum_v8_0_xst
-- Compiling package c_accum_v8_0_xst_comp
-- Compiling entity c_dist_mem_v5_0
-- Compiling architecture behavioral of c_dist_mem_v5_0
-- Compiling package c_dist_mem_v5_0_comp
-- Compiling package blkmemdp_pkg_v4_0
-- Compiling package body blkmemdp_pkg_v4_0
-- Loading package blkmemdp_pkg_v4_0
-- Compiling package mem_init_file_pack_v4_0
-- Compiling package body mem_init_file_pack_v4_0
-- Loading package mem_init_file_pack_v4_0
-- Loading package mem_init_file_pack_v4_0
-- Loading package blkmemdp_pkg_v4_0
-- Compiling entity blkmemdp_v4_0
-- Compiling architecture behavioral of blkmemdp_v4_0
-- Compiling package blkmemdp_v4_0_comp
-- Compiling entity c_compare_v4_0
-- Compiling architecture behavioral of c_compare_v4_0
-- Compiling package c_compare_v4_0_comp
-- Compiling entity c_mux_bus_v4_0
-- Compiling architecture behavioral of c_mux_bus_v4_0
-- Compiling package c_mux_bus_v4_0_comp
-- Loading package c_addsub_v4_0_comp
-- Loading package c_compare_v4_0_comp
-- Loading package c_mux_bus_v4_0_comp
-- Compiling entity c_counter_binary_v4_0
-- Compiling architecture behavioral of c_counter_binary_v4_0
-- Compiling package c_counter_binary_v4_0_comp
-- Compiling entity c_gate_bus_v4_0
-- Compiling architecture behavioral of c_gate_bus_v4_0
-- Compiling package c_gate_bus_v4_0_comp
-- Compiling entity c_gate_bit_v4_0
-- Compiling architecture behavioral of c_gate_bit_v4_0
-- Compiling package c_gate_bit_v4_0_comp
-- Compiling package async_fifo_v4_0_pkg
-- Compiling package body async_fifo_v4_0_pkg
-- Loading package async_fifo_v4_0_pkg
-- Compiling package async_fifo_v4_0_components
-- Loading package c_dist_mem_v5_0_comp
-- Loading package blkmemdp_v4_0_comp
-- Compiling entity memory_v4
-- Compiling architecture behavioral of memory_v4
-- Compiling entity full_flag_reg_v4
-- Compiling architecture behavioral of full_flag_reg_v4
-- Compiling entity empty_flag_reg_v4
-- Compiling architecture behavioral of empty_flag_reg_v4
-- Compiling entity almst_full_v4
-- Compiling architecture behavioral of almst_full_v4
-- Compiling entity almst_empty_v4
-- Compiling architecture behavioral of almst_empty_v4
-- Loading package c_counter_binary_v4_0_comp
-- Compiling entity bcount_up_ainit_v4
-- Compiling architecture behavioral of bcount_up_ainit_v4
-- Loading package c_gate_bus_v4_0_comp
-- Compiling entity binary_to_gray_v4
-- Compiling architecture behavioral of binary_to_gray_v4
-- Compiling entity eq_compare_v4
-- Compiling architecture behavioral of eq_compare_v4
-- Compiling entity reg_ainit_v4
-- Compiling architecture behavioral of reg_ainit_v4
-- Loading package c_gate_bit_v4_0_comp
-- Compiling entity and_a_b_v4
-- Compiling architecture behavioral of and_a_b_v4
-- Compiling entity or_a_b_v4
-- Compiling architecture behavioral of or_a_b_v4
-- Compiling entity and_a_notb_v4
-- Compiling architecture behavioral of and_a_notb_v4
-- Compiling entity and_a_notb_fd_v4
-- Compiling architecture behavioral of and_a_notb_fd_v4
-- Compiling entity nand_a_notb_fd_v4
-- Compiling architecture behavioral of nand_a_notb_fd_v4
-- Compiling entity and_a_b_notc_v4
-- Compiling architecture behavioral of and_a_b_notc_v4
-- Compiling entity and_a_b_c_notd_v4
-- Compiling architecture behavioral of and_a_b_c_notd_v4
-- Compiling entity or_fd_v4
-- Compiling architecture behavioral of or_fd_v4
-- Compiling entity and_fd_v4
-- Compiling architecture behavioral of and_fd_v4
-- Compiling entity nand_fd_v4
-- Compiling architecture behavioral of nand_fd_v4
-- Compiling entity or3_fd_v4
-- Compiling architecture behavioral of or3_fd_v4
-- Loading package async_fifo_v4_0_components
-- Compiling entity count_sub_reg_v4
-- Compiling architecture behavioral of count_sub_reg_v4
-- Compiling entity xor_gate_bit_v4
-- Compiling architecture behavioral of xor_gate_bit_v4
-- Compiling entity gray_to_binary_v4
-- Compiling architecture behavioral of gray_to_binary_v4
-- Compiling entity fifoctlr_ns_v4
-- Compiling architecture behavioral of fifoctlr_ns_v4
-- Loading package prims_comps_v4_0
-- Loading package async_fifo_v4_0_pkg
-- Compiling entity async_fifo_v4_0
-- Compiling architecture behavioral of async_fifo_v4_0
-- Compiling package async_fifo_v4_0_comp
-- Compiling entity c_mux_slice_buft_v2_0
-- Compiling architecture behavioral of c_mux_slice_buft_v2_0
-- Compiling package c_mux_slice_buft_v2_0_comp
-- Compiling package prims_constants_v2_0
-- Loading package prims_constants_v2_0
-- Compiling package prims_comps_v2_0
-- Compiling package prims_utils_v2_0
-- Compiling package body prims_utils_v2_0
-- Loading package prims_utils_v2_0
-- Loading package prims_utils_v2_0
-- Compiling entity pipeline_v2_0
-- Compiling architecture behavioral of pipeline_v2_0
-- Loading package prims_comps_v2_0
-- Compiling entity c_lut_v2_0
-- Compiling architecture behavioral of c_lut_v2_0
-- Compiling configuration cfg_beh
-- Loading entity c_lut_v2_0
-- Loading architecture behavioral of c_lut_v2_0
-- Compiling entity c_reg_fd_v2_0
-- Compiling architecture behavioral of c_reg_fd_v2_0
-- Compiling package c_reg_fd_v2_0_comp
-- Loading package c_reg_fd_v2_0_comp
-- Compiling entity c_addsub_v2_0
-- Compiling architecture behavioral of c_addsub_v2_0
-- Compiling package c_addsub_v2_0_comp
-- Loading package c_addsub_v2_0_comp
-- Compiling entity c_accum_v2_0
-- Compiling architecture behavioral of c_accum_v2_0
-- Compiling package c_accum_v2_0_comp
-- Compiling entity c_gate_bus_v2_0
-- Compiling architecture behavioral of c_gate_bus_v2_0
-- Compiling package c_gate_bus_v2_0_comp
-- Compiling entity c_shift_ram_v2_0
-- Compiling architecture behavioral of c_shift_ram_v2_0
-- Compiling package c_shift_ram_v2_0_comp
-- Compiling entity c_mux_slice_bufe_v2_0
-- Compiling architecture behavioral of c_mux_slice_bufe_v2_0
-- Compiling package c_mux_slice_bufe_v2_0_comp
-- Compiling entity c_compare_v2_0
-- Compiling architecture behavioral of c_compare_v2_0
-- Compiling package c_compare_v2_0_comp
-- Compiling entity c_mux_bus_v2_0
-- Compiling architecture behavioral of c_mux_bus_v2_0
-- Compiling package c_mux_bus_v2_0_comp
-- Loading package c_compare_v2_0_comp
-- Loading package c_mux_bus_v2_0_comp
-- Compiling entity c_counter_binary_v2_0
-- Compiling architecture behavioral of c_counter_binary_v2_0
-- Compiling package c_counter_binary_v2_0_comp
-- Compiling entity c_twos_comp_v2_0
-- Compiling architecture behavioral of c_twos_comp_v2_0
-- Compiling package c_twos_comp_v2_0_comp
-- Compiling entity c_gate_bit_v2_0
-- Compiling architecture behavioral of c_gate_bit_v2_0
-- Compiling package c_gate_bit_v2_0_comp
-- Compiling entity c_dist_mem_v2_0
-- Compiling architecture behavioral of c_dist_mem_v2_0
-- Compiling package c_dist_mem_v2_0_comp
-- Compiling entity c_mux_bit_v2_0
-- Compiling architecture behavioral of c_mux_bit_v2_0
-- Compiling package c_mux_bit_v2_0_comp
-- Loading package c_mux_bit_v2_0_comp
-- Compiling entity c_shift_fd_v2_0
-- Compiling architecture behavioral of c_shift_fd_v2_0
-- Compiling package c_shift_fd_v2_0_comp
-- Compiling entity c_reg_ld_v2_0
-- Compiling architecture behavioral of c_reg_ld_v2_0
-- Compiling package c_reg_ld_v2_0_comp
-- Compiling entity c_decode_binary_v2_0
-- Compiling architecture behavioral of c_decode_binary_v2_0
-- Compiling package c_decode_binary_v2_0_comp
-- Compiling entity c_gate_bit_bus_v2_0
-- Compiling architecture behavioral of c_gate_bit_bus_v2_0
-- Compiling package c_gate_bit_bus_v2_0_comp
-- Compiling entity blk_mem_gen_v2_5_output_stage
-- Compiling architecture behavioral of blk_mem_gen_v2_5_output_stage
-- Compiling entity blk_mem_gen_v2_5
-- Compiling architecture behavioral of blk_mem_gen_v2_5
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(249135):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(249135): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(249137):       while (i < depth and not endfile(init_file)) loop
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(249137): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(249139):         readline(init_file, file_buffer);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(249139): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(249149):       file_close(init_file);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(249149): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling package blk_mem_gen_v2_5_comp
-- Loading package blk_mem_gen_v2_5_comp
-- Compiling entity blk_mem_gen_v2_5_xst
-- Compiling architecture behavioral of blk_mem_gen_v2_5_xst
-- Compiling package blk_mem_gen_v2_5_xst_comp
-- Loading package c_addsub_v9_0_comp
-- Compiling entity c_addsub_v9_0_xst
-- Compiling architecture behavioral of c_addsub_v9_0_xst
-- Compiling package c_addsub_v9_0_xst_comp
-- Compiling entity blk_mem_gen_v2_1_output_stage
-- Compiling architecture behavioral of blk_mem_gen_v2_1_output_stage
-- Compiling entity blk_mem_gen_v2_1
-- Compiling architecture behavioral of blk_mem_gen_v2_1
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(251556):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(251556): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(251558):       while (i < depth and not endfile(init_file)) loop
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(251558): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(251560):         readline(init_file, file_buffer);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(251560): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(251570):       file_close(init_file);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(251570): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling package blk_mem_gen_v2_1_comp
-- Loading package blk_mem_gen_v2_1_comp
-- Compiling entity blk_mem_gen_v2_1_xst
-- Compiling architecture behavioral of blk_mem_gen_v2_1_xst
-- Compiling package blk_mem_gen_v2_1_xst_comp
-- Loading package c_mux_bit_v9_1_comp
-- Compiling entity c_mux_bit_v9_1_xst
-- Compiling architecture behavioral of c_mux_bit_v9_1_xst
-- Compiling package c_mux_bit_v9_1_xst_comp
-- Compiling entity c_addsub_v9_1_xst
-- Compiling architecture behavioral of c_addsub_v9_1_xst
-- Compiling package c_addsub_v9_1_xst_comp
-- Compiling entity example
-- Compiling architecture synth of example
-- Compiling entity fifo_generator_v2_1_bhv_as
-- Compiling architecture behavioral of fifo_generator_v2_1_bhv_as
-- Compiling entity fifo_generator_v2_1_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v2_1_bhv_ss
-- Compiling entity fifo_generator_v2_1_bhv_fifo16
-- Compiling architecture behavioral of fifo_generator_v2_1_bhv_fifo16
-- Compiling entity fifo_generator_v2_1_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v2_1_bhv_preload0
-- Loading entity fifo_generator_v2_1_bhv_as
-- Loading entity fifo_generator_v2_1_bhv_ss
-- Loading entity fifo_generator_v2_1_bhv_fifo16
-- Compiling entity fifo_generator_v2_1
-- Compiling architecture behavioral of fifo_generator_v2_1
-- Compiling package fifo_generator_v2_1_comp
-- Compiling package sync_fifo_pkg_v3_0
-- Compiling package body sync_fifo_pkg_v3_0
-- Loading package sync_fifo_pkg_v3_0
-- Loading package sync_fifo_pkg_v3_0
-- Compiling entity sync_fifo_v3_0
-- Compiling architecture behavioral of sync_fifo_v3_0
-- Compiling package sync_fifo_v3_0_comp
-- Loading package c_mux_bus_v9_0_comp
-- Compiling entity c_mux_bus_v9_0_xst
-- Compiling architecture behavioral of c_mux_bus_v9_0_xst
-- Compiling package c_mux_bus_v9_0_xst_comp
-- Compiling entity c_twos_comp_v8_0
-- Compiling architecture behavioral of c_twos_comp_v8_0
-- Compiling package c_twos_comp_v8_0_comp
-- Loading package c_twos_comp_v8_0_comp
-- Compiling entity c_twos_comp_v8_0_xst
-- Compiling architecture behavioral of c_twos_comp_v8_0_xst
-- Compiling package c_twos_comp_v8_0_xst_comp
-- Compiling entity fifo_generator_v1_1_bhv_as
-- Compiling architecture behavioral of fifo_generator_v1_1_bhv_as
-- Compiling entity fifo_generator_v1_1_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v1_1_bhv_ss
-- Compiling entity fifo_generator_v1_1_bhv_fifo16
-- Compiling architecture behavioral of fifo_generator_v1_1_bhv_fifo16
-- Loading entity fifo_generator_v1_1_bhv_as
-- Loading entity fifo_generator_v1_1_bhv_ss
-- Compiling entity fifo_generator_v1_1
-- Compiling architecture behavioral of fifo_generator_v1_1
-- Compiling package fifo_generator_v1_1_comp
-- Compiling entity dist_mem_gen_v3_4
-- Compiling architecture behavioral of dist_mem_gen_v3_4
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(264768):       file_open(mif_status, meminitfile, filename, read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(264768): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(264780):          if not(endfile(meminitfile)) and i < depth then
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(264780): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(264783):             readline(meminitfile, bitline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(264783): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(264814):       file_close(meminitfile);      
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(264814): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(264902):          memory_content := read_mif(filename, def_data, depth, width);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(264902): (vcom-1284) Cannot call side-effect function "read_mif" from pure function "init_mem".
-- Compiling package dist_mem_gen_v3_4_comp
-- Loading package dist_mem_gen_v3_4_comp
-- Compiling entity dist_mem_gen_v3_4_xst
-- Compiling architecture behavioral of dist_mem_gen_v3_4_xst
-- Compiling package dist_mem_gen_v3_4_xst_comp
-- Compiling package blkmemdp_v4_0_services
-- Compiling package body blkmemdp_v4_0_services
-- Loading package blkmemdp_v4_0_services
-- Compiling package blkmemsp_pkg_v6_0
-- Compiling package body blkmemsp_pkg_v6_0
-- Loading package blkmemsp_pkg_v6_0
-- Compiling package mem_init_file_pack_v6_0
-- Compiling package body mem_init_file_pack_v6_0
-- Loading package mem_init_file_pack_v6_0
-- Loading package mem_init_file_pack_v6_0
-- Loading package blkmemsp_pkg_v6_0
-- Compiling entity blkmemsp_v6_0
-- Compiling architecture behavioral of blkmemsp_v6_0
-- Compiling package blkmemsp_v6_0_comp
-- Compiling entity blk_mem_gen_v1_1_output_stage
-- Compiling architecture behavioral of blk_mem_gen_v1_1_output_stage
-- Compiling entity blk_mem_gen_v1_1
-- Compiling architecture behavioral of blk_mem_gen_v1_1
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(268497):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(268497): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(268499):       while (i < depth and not endfile(init_file)) loop
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(268499): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(268501):         readline(init_file, file_buffer);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(268501): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(268511):       file_close(init_file);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(268511): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling entity dist_mem_gen_v2_1
-- Compiling architecture behavioral of dist_mem_gen_v2_1
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(269595):       file_open(mif_status, meminitfile, filename, read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(269595): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(269607):          if not(endfile(meminitfile)) and i < depth then
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(269607): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(269610):             readline(meminitfile, bitline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(269610): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(269641):       file_close(meminitfile);      
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(269641): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(269729):          memory_content := read_mif(filename, def_data, depth, width);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(269729): (vcom-1284) Cannot call side-effect function "read_mif" from pure function "init_mem".
-- Compiling package dist_mem_gen_v2_1_comp
-- Loading package dist_mem_gen_v2_1_comp
-- Compiling entity dist_mem_gen_v2_1_xst
-- Compiling architecture behavioral of dist_mem_gen_v2_1_xst
-- Compiling package dist_mem_gen_v2_1_xst_comp
-- Loading package iputils_math
-- Compiling package cam_v5_1_pkg
-- Compiling package body cam_v5_1_pkg
-- Loading package cam_v5_1_pkg
-- Loading package cam_v5_1_pkg
-- Loading package iputils_mem87
-- Loading package iputils_slv
-- Compiling entity cam_v5_1
-- Compiling architecture behavioral of cam_v5_1
-- Compiling package cam_v5_1_comp
-- Compiling package pkg_div_gen_v1_0
-- Compiling package body pkg_div_gen_v1_0
-- Loading package pkg_div_gen_v1_0
-- Loading package pkg_div_gen_v1_0
-- Loading package div_repmult_v1_0_comp
-- Loading package sdivider_v4_0_comp
-- Compiling entity div_gen_v1_0
-- Compiling architecture behavioral of div_gen_v1_0
-- Compiling package div_gen_v1_0_comp
-- Loading package div_gen_v1_0_comp
-- Compiling entity div_gen_v1_0_xst
-- Compiling architecture behavioral of div_gen_v1_0_xst
-- Compiling package div_gen_v1_0_xst_comp
-- Compiling entity blk_mem_gen_v2_8_output_stage
-- Compiling architecture behavioral of blk_mem_gen_v2_8_output_stage
-- Compiling entity blk_mem_gen_v2_8
-- Compiling architecture behavioral of blk_mem_gen_v2_8
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(273291):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(273291): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(273293):       while (i < depth and not endfile(init_file)) loop
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(273293): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(273295):         readline(init_file, file_buffer);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(273295): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(273305):       file_close(init_file);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(273305): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling package blk_mem_gen_v2_8_comp
-- Loading package blk_mem_gen_v2_8_comp
-- Compiling entity blk_mem_gen_v2_8_xst
-- Compiling architecture behavioral of blk_mem_gen_v2_8_xst
-- Compiling package blk_mem_gen_v2_8_xst_comp
-- Compiling entity c_lut_v9_1
-- Compiling architecture behavioral of c_lut_v9_1
-- Compiling package c_lut_v9_1_comp
-- Loading package c_lut_v9_1_comp
-- Compiling entity c_lut_v9_1_xst
-- Compiling architecture behavioral of c_lut_v9_1_xst
-- Compiling package c_lut_v9_1_xst_comp
-- Compiling entity fifo_generator_v4_1_bhv_as
-- Compiling architecture behavioral of fifo_generator_v4_1_bhv_as
-- Compiling entity fifo_generator_v4_1_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v4_1_bhv_ss
-- Compiling entity fifo_generator_v4_1_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v4_1_bhv_preload0
-- Loading entity fifo_generator_v4_1_bhv_as
-- Loading entity fifo_generator_v4_1_bhv_ss
-- Compiling entity fifo_generator_v4_1
-- Compiling architecture behavioral of fifo_generator_v4_1
-- Compiling package fifo_generator_v4_1_comp
-- Loading package fifo_generator_v4_1_comp
-- Compiling entity fifo_generator_v4_1_xst
-- Compiling architecture behavioral of fifo_generator_v4_1_xst
-- Compiling package fifo_generator_v4_1_xst_comp
-- Compiling entity c_shift_fd_v9_0
-- Compiling architecture behavioral of c_shift_fd_v9_0
-- Compiling package c_shift_fd_v9_0_comp
-- Loading package c_shift_fd_v9_0_comp
-- Compiling entity c_shift_fd_v9_0_xst
-- Compiling architecture behavioral of c_shift_fd_v9_0_xst
-- Compiling package c_shift_fd_v9_0_xst_comp
-- Compiling entity async_fifo_v6_0
-- Compiling architecture behavioral of async_fifo_v6_0
-- Compiling package async_fifo_v6_0_comp
-- Compiling package blkmemdp_pkg_v6_2
-- Compiling package body blkmemdp_pkg_v6_2
-- Loading package blkmemdp_pkg_v6_2
-- Compiling package blkmemdp_mem_init_file_pack_v6_2
-- Compiling package body blkmemdp_mem_init_file_pack_v6_2
-- Loading package blkmemdp_mem_init_file_pack_v6_2
-- Loading package blkmemdp_mem_init_file_pack_v6_2
-- Loading package blkmemdp_pkg_v6_2
-- Compiling entity blkmemdp_v6_2
-- Compiling architecture behavioral of blkmemdp_v6_2
-- Compiling package blkmemdp_v6_2_comp
-- Loading package blkmemdp_v6_2_comp
-- Compiling entity blkmemdp_v6_2_xst
-- Compiling architecture xilinx of blkmemdp_v6_2_xst
-- Compiling package blkmemdp_v6_2_xst_comp
-- Compiling package blkmemdp_v6_2_services
-- Compiling package body blkmemdp_v6_2_services
-- Loading package blkmemdp_v6_2_services
-- Loading package prims_constants_v5_0
-- Loading package prims_utils_v5_0
-- Loading package c_reg_fd_v5_0_comp
-- Compiling entity c_gate_bit_bus_v5_0
-- Compiling architecture behavioral of c_gate_bit_bus_v5_0
-- Compiling package c_gate_bit_bus_v5_0_comp
-- Compiling entity c_mux_slice_bufe_v5_0
-- Compiling architecture behavioral of c_mux_slice_bufe_v5_0
-- Compiling package c_mux_slice_bufe_v5_0_comp
-- Compiling package baseblox_v5_0_services
-- Compiling package body baseblox_v5_0_services
-- Loading package baseblox_v5_0_services
-- Compiling entity c_decode_binary_v5_0
-- Compiling architecture behavioral of c_decode_binary_v5_0
-- Compiling package c_decode_binary_v5_0_comp
-- Compiling entity c_gate_bit_v5_0
-- Compiling architecture behavioral of c_gate_bit_v5_0
-- Compiling package c_gate_bit_v5_0_comp
-- Compiling package prims_comps_v5_0
-- Loading package prims_comps_v5_0
-- Compiling entity c_lut_v5_0
-- Compiling architecture behavioral of c_lut_v5_0
-- Compiling configuration cfg_lut
-- Loading entity c_lut_v5_0
-- Loading architecture behavioral of c_lut_v5_0
-- Compiling entity c_addsub_v5_0
-- Compiling architecture behavioral of c_addsub_v5_0
-- Compiling package c_addsub_v5_0_comp
-- Loading package c_addsub_v5_0_comp
-- Compiling entity c_accum_v5_1
-- Compiling architecture behavioral of c_accum_v5_1
-- Compiling package c_accum_v5_1_comp
-- Compiling entity c_reg_ld_v5_0
-- Compiling architecture behavioral of c_reg_ld_v5_0
-- Compiling package c_reg_ld_v5_0_comp
-- Compiling entity c_compare_v5_0
-- Compiling architecture behavioral of c_compare_v5_0
-- Compiling package c_compare_v5_0_comp
-- Compiling entity c_mux_bus_v5_0
-- Compiling architecture behavioral of c_mux_bus_v5_0
-- Compiling package c_mux_bus_v5_0_comp
-- Loading package c_compare_v5_0_comp
-- Loading package c_mux_bus_v5_0_comp
-- Compiling entity c_counter_binary_v5_0
-- Compiling architecture behavioral of c_counter_binary_v5_0
-- Compiling package c_counter_binary_v5_0_comp
-- Compiling entity c_gate_bus_v5_0
-- Compiling architecture behavioral of c_gate_bus_v5_0
-- Compiling package c_gate_bus_v5_0_comp
-- Compiling entity c_mux_slice_buft_v5_0
-- Compiling architecture behavioral of c_mux_slice_buft_v5_0
-- Compiling package c_mux_slice_buft_v5_0_comp
-- Compiling package blkmemsp_pkg_v4_0
-- Compiling package body blkmemsp_pkg_v4_0
-- Loading package blkmemsp_pkg_v4_0
-- Loading package blkmemsp_pkg_v4_0
-- Compiling entity blkmemsp_v4_0
-- Compiling architecture behavioral of blkmemsp_v4_0
-- Compiling package blkmemsp_v4_0_comp
-- Compiling package sync_fifo_pkg_v5_0
-- Compiling package body sync_fifo_pkg_v5_0
-- Loading package sync_fifo_pkg_v5_0
-- Loading package sync_fifo_pkg_v5_0
-- Compiling entity sync_fifo_v5_0
-- Compiling architecture behavioral of sync_fifo_v5_0
-- Compiling package sync_fifo_v5_0_comp
-- Loading package sync_fifo_v5_0_comp
-- Compiling entity sync_fifo_v5_0_xst
-- Compiling architecture xilinx of sync_fifo_v5_0_xst
-- Compiling package sync_fifo_v5_0_xst_comp
-- Compiling entity dist_mem_gen_v3_2
-- Compiling architecture behavioral of dist_mem_gen_v3_2
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(295381):       file_open(mif_status, meminitfile, filename, read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(295381): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(295393):          if not(endfile(meminitfile)) and i < depth then
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(295393): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(295396):             readline(meminitfile, bitline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(295396): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(295427):       file_close(meminitfile);      
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(295427): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(295515):          memory_content := read_mif(filename, def_data, depth, width);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(295515): (vcom-1284) Cannot call side-effect function "read_mif" from pure function "init_mem".
-- Compiling package dist_mem_gen_v3_2_comp
-- Loading package dist_mem_gen_v3_2_comp
-- Compiling entity dist_mem_gen_v3_2_xst
-- Compiling architecture behavioral of dist_mem_gen_v3_2_xst
-- Compiling package dist_mem_gen_v3_2_xst_comp
-- Compiling entity c_accum_v9_1_xst
-- Compiling architecture behavioral of c_accum_v9_1_xst
-- Compiling package c_accum_v9_1_xst_comp
-- Compiling entity fifo_generator_v3_3_bhv_as
-- Compiling architecture behavioral of fifo_generator_v3_3_bhv_as
-- Compiling entity fifo_generator_v3_3_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v3_3_bhv_ss
-- Compiling entity fifo_generator_v3_3_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v3_3_bhv_preload0
-- Loading entity fifo_generator_v3_3_bhv_as
-- Loading entity fifo_generator_v3_3_bhv_ss
-- Compiling entity fifo_generator_v3_3
-- Compiling architecture behavioral of fifo_generator_v3_3
-- Compiling package fifo_generator_v3_3_comp
-- Loading package fifo_generator_v3_3_comp
-- Compiling entity fifo_generator_v3_3_xst
-- Compiling architecture behavioral of fifo_generator_v3_3_xst
-- Compiling package fifo_generator_v3_3_xst_comp
-- Compiling entity c_shift_ram_v9_0
-- Compiling architecture behavioral of c_shift_ram_v9_0
-- Compiling package c_shift_ram_v9_0_comp
-- Loading package c_shift_ram_v9_0_comp
-- Compiling entity c_shift_ram_v9_0_xst
-- Compiling architecture behavioral of c_shift_ram_v9_0_xst
-- Compiling package c_shift_ram_v9_0_xst_comp
-- Compiling package decode_8b10b_v5_0_pkg
-- Compiling package body decode_8b10b_v5_0_pkg
-- Loading package decode_8b10b_v5_0_pkg
-- Loading package decode_8b10b_v5_0_pkg
-- Compiling entity decode_8b10b_v5_0_base
-- Compiling architecture behavioral of decode_8b10b_v5_0_base
-- Loading entity decode_8b10b_v5_0_base
-- Compiling entity decode_8b10b_v5_0
-- Compiling architecture behavioral of decode_8b10b_v5_0
-- Compiling package decode_8b10b_v5_0_comp
-- Loading package vcomponents
-- Loading package vital_primitives
-- Loading package vpkg
-- Compiling entity pci_exp_4_lane_64b_dsport
-- Loading package standard
-- Compiling architecture structure of pci_exp_4_lane_64b_dsport
-- Loading package std_logic_1164
-- Loading package vcomponents
-- Loading package textio
-- Loading package vital_timing
-- Loading package vital_primitives
-- Loading package vpkg
-- Loading entity pci_exp_4_lane_64b_dsport
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package vcomponents
-- Loading package textio
-- Loading package vital_timing
-- Loading package vital_primitives
-- Loading package vpkg
-- Compiling entity pci_exp_1_lane_64b_dsport
-- Compiling architecture structure of pci_exp_1_lane_64b_dsport
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package decode_8b10b_v7_0_pkg
-- Compiling package body decode_8b10b_v7_0_pkg
-- Loading package decode_8b10b_v7_0_pkg
-- Loading package decode_8b10b_v7_0_pkg
-- Loading package textio
-- Loading package iputils_conv
-- Compiling entity decode_8b10b_v7_0_base
-- Compiling architecture behavioral of decode_8b10b_v7_0_base
-- Loading entity decode_8b10b_v7_0_base
-- Compiling entity decode_8b10b_v7_0
-- Compiling architecture behavioral of decode_8b10b_v7_0
-- Compiling package decode_8b10b_v7_0_comp
-- Compiling package decode_8b10b_v7_1_pkg
-- Compiling package body decode_8b10b_v7_1_pkg
-- Loading package decode_8b10b_v7_1_pkg
-- Loading package decode_8b10b_v7_1_pkg
-- Compiling entity decode_8b10b_v7_1_base
-- Compiling architecture behavioral of decode_8b10b_v7_1_base
-- Loading entity decode_8b10b_v7_1_base
-- Compiling entity decode_8b10b_v7_1
-- Compiling architecture behavioral of decode_8b10b_v7_1
-- Compiling package decode_8b10b_v7_1_comp
-- Compiling package decode_8b10b_v6_0_pkg
-- Compiling package body decode_8b10b_v6_0_pkg
-- Loading package decode_8b10b_v6_0_pkg
-- Loading package decode_8b10b_v6_0_pkg
-- Compiling entity decode_8b10b_v6_0_base
-- Compiling architecture behavioral of decode_8b10b_v6_0_base
-- Loading entity decode_8b10b_v6_0_base
-- Compiling entity decode_8b10b_v6_0
-- Compiling architecture behavioral of decode_8b10b_v6_0
-- Compiling package decode_8b10b_v6_0_comp
-- Compiling entity encode_8b10b_v4_0_base
-- Compiling architecture behavioral of encode_8b10b_v4_0_base
-- Loading entity encode_8b10b_v4_0_base
-- Compiling entity encode_8b10b_v4_0
-- Compiling architecture behavioral of encode_8b10b_v4_0
-- Compiling package encode_8b10b_v4_0_comp
-- Compiling entity encode_8b10b_v5_0_base
-- Compiling architecture behavioral of encode_8b10b_v5_0_base
-- Loading entity encode_8b10b_v5_0_base
-- Compiling entity encode_8b10b_v5_0
-- Compiling architecture behavioral of encode_8b10b_v5_0
-- Compiling package encode_8b10b_v5_0_comp
-- Compiling package rs_ftns_pkg_v5_1
-- Compiling package body rs_ftns_pkg_v5_1
-- Loading package rs_ftns_pkg_v5_1
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(733724): IO1OIOI0I1l11O0IllIOllII1llIIOIIII>0 AND IO1OIOI0I1l11O0IllIOllII1llIIOIIII<=IIlO0IOl0I0I0lI0OOll1l1l1lO0IIIIII)THEN II0Ol0OI111lIO001O0IIlO110IlIOIIII:=IO1OIOI0I1l11O0IllIOllII1llIIOIIII;ELSE II0Ol0OI111lIO001O0IIlO110IlIOIIII:=IIlO0IOl0I0I0lI0OOll1l1l1lO0IIIIII;END IF;II1ll00lO01110lOI1I0IOO0IlO0IIIIII:=0;IOIIOIIO1lIIOOl0IlO11I00II110IIIII:=0;WHILE(NOT(ENDFILE(MEMINITFILE
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(733724): (vcom-1283) Cannot reference file "meminitfile" inside pure function "io01l1ll0iloll0i00lll11l0olliiiiii".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(733725): ))AND(II1ll00lO01110lOI1I0IOO0IlO0IIIIII<II0Ol0OI111lIO001O0IIlO110IlIOIIII))LOOP READLINE(MEMINITFILE,IO00lII1lIll0OllOlI1l1O0OI100IIIII);READ(IO00lII1lIll0OllOlI1l1O0OI100IIIII,IO0I011OOl0OOO000O0I0O0OO0OllIIIII,II10ll00IlO1IIOIOIO10II0lI1l0IIIII);ASSERT II10ll00IlO1IIOIOIO10II0lI1l0IIIII REPORT
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(733725): (vcom-1283) Cannot reference file "meminitfile" inside pure function "io01l1ll0iloll0i00lll11l0olliiiiii".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(733730):  TO(II0IOOI1Il101lO1O010O0O0IO10IOIIII-1));BEGIN IF(II0IOOI1Il101lO1O010O0O0IO10IOIIII>0)THEN III1O0Ol0IOOO0IllIOOO000O1lO0IIIII:=IO01l1ll0IlOll0I00lll11l0OllIIIIII(IOO1l1010O10O10I0llO11O100O1IOIIII,II0IOOI1Il101lO1O010O0O0IO10IOIIII,IOIlOIOl1lO1l001Ol10IO01OIlI1IIIII,II0IOOI1Il101lO1O010O0O0IO10IOIIII);IIl1IIO111llI0l1O1OI00lIl1I0OIIIII:=
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(733730): (vcom-1284) Cannot call side-effect function "io01l1ll0iloll0i00lll11l0olliiiiii" from pure function "iol0l10li11io10li1oi1ioi01oo0iiiii".
-- Loading package rs_ftns_pkg_v5_1
-- Loading package iputils_std_logic_arith
-- Loading package iputils_std_logic_unsigned
-- Compiling entity rs_decoder_v5_1
-- Compiling architecture behavioral of rs_decoder_v5_1
-- Compiling package rs_decoder_v5_1_comp
-- Compiling package body rs_decoder_v5_1_comp
-- Loading package rs_decoder_v5_1_comp
-- Loading package bip_utils_pkg_v1_0
-- Loading package bip_usecase_utils_pkg_v1_0
-- Loading package xbip_dsp48_acc_v1_0_comp
-- Compiling entity xbip_dsp48_acc_v1_0_xst
-- Compiling architecture behavioral of xbip_dsp48_acc_v1_0_xst
-- Compiling package xbip_dsp48_acc_v1_0_xst_comp
-- Loading package ul_utils
-- Compiling package mac_fir_v3_0_comp
-- Compiling package fir_compiler_v1_0_xst_comp
-- Compiling package fir_compiler_v1_0_comp
-- Compiling entity addr_gen_802_16e_v1_1
-- Compiling architecture behavioral of addr_gen_802_16e_v1_1
-- Compiling package addr_gen_802_16e_v1_1_comp
-- Loading package addr_gen_802_16e_v1_1_comp
-- Compiling entity addr_gen_802_16e_v1_1_xst
-- Compiling architecture behavioral of addr_gen_802_16e_v1_1_xst
-- Compiling package addr_gen_802_16e_v1_1_xst_comp
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity sdivider_v3_0
-- Compiling architecture behavioral of sdivider_v3_0
-- Compiling package sdivider_v3_0_comp
-- Loading package std_logic_signed
-- Compiling package ddc_v1_0_pack
-- Compiling package body ddc_v1_0_pack
-- Loading package ddc_v1_0_pack
-- Loading package ddc_v1_0_pack
-- Compiling package ddc_v1_0_comp
-- Compiling package addr_gen_3gpp_top_level_pkg_v4_1
-- Loading package addr_gen_3gpp_top_level_pkg_v4_1
-- Compiling package addr_gen_3gpp_v4_1_xst_comp
-- Compiling package body addr_gen_3gpp_v4_1_xst_comp
-- Loading package addr_gen_3gpp_v4_1_xst_comp
-- Compiling package addr_gen_3gpp_v4_1_comp
-- Compiling package body addr_gen_3gpp_v4_1_comp
-- Loading package addr_gen_3gpp_v4_1_comp
-- Compiling package tcc_encoder_3gpp2_v2_0_xst_comp
-- Compiling package tcc_encoder_3gpp2_v2_0_comp
-- Loading package numeric_std
-- Loading package mem_init_file_pack_v5_0
-- Loading package prims_constants_v4_0
-- Loading package prims_utils_v4_0
-- Loading package c_reg_fd_v4_0_comp
-- Compiling entity c_shift_ram_v4_0
-- Compiling architecture behavioral of c_shift_ram_v4_0
-- Compiling package c_shift_ram_v4_0_comp
-- Compiling entity c_twos_comp_v4_0
-- Compiling architecture behavioral of c_twos_comp_v4_0
-- Compiling package c_twos_comp_v4_0_comp
-- Loading package prims_constants_v5_0
-- Compiling package mult_const_pkg_v4_0
-- Loading package mult_const_pkg_v4_0
-- Compiling package parm_v4_0_services
-- Compiling package body parm_v4_0_services
-- Loading package parm_v4_0_services
-- Loading package parm_v4_0_services
-- Compiling package ccm_v4_0_services
-- Compiling package body ccm_v4_0_services
-- Loading package ccm_v4_0_services
-- Loading package ccm_v4_0_services
-- Compiling package sqm_v4_0_services
-- Compiling package body sqm_v4_0_services
-- Loading package sqm_v4_0_services
-- Loading package sqm_v4_0_services
-- Compiling package mult_gen_v4_0_services
-- Compiling package body mult_gen_v4_0_services
-- Loading package mult_gen_v4_0_services
-- Loading package mult_gen_v4_0_services
-- Compiling package mult_pkg_v4_0
-- Compiling package body mult_pkg_v4_0
-- Loading package mult_pkg_v4_0
-- Loading package mult_pkg_v4_0
-- Compiling entity mult_gen_v4_0
-- Compiling architecture behavioral of mult_gen_v4_0
-- Compiling package mult_gen_v4_0_comp
-- Loading package prims_utils_v5_0
-- Loading package c_reg_fd_v5_0_comp
-- Compiling entity c_mux_bit_v5_0
-- Compiling architecture behavioral of c_mux_bit_v5_0
-- Compiling package c_mux_bit_v5_0_comp
-- Loading package c_mux_bit_v5_0_comp
-- Compiling entity c_shift_fd_v5_0
-- Compiling architecture behavioral of c_shift_fd_v5_0
-- Compiling package c_shift_fd_v5_0_comp
-- Loading package math_real
-- Compiling package c_sin_cos_v4_0_pack
-- Compiling package body c_sin_cos_v4_0_pack
-- Loading package c_sin_cos_v4_0_pack
-- Compiling entity pipe_bhv_v4_0
-- Compiling architecture behavioral of pipe_bhv_v4_0
-- Compiling package pipe_bhv_v4_0_comp
-- Loading package c_shift_fd_v5_0_comp
-- Loading package c_sin_cos_v4_0_pack
-- Loading package pipe_bhv_v4_0_comp
-- Compiling entity c_sin_cos_v4_0
-- Compiling architecture behavioral of c_sin_cos_v4_0
-- Compiling package c_sin_cos_v4_0_comp
-- Compiling package vfft32_pkg_v3
-- Compiling package body vfft32_pkg_v3
-- Loading package vfft32_pkg_v3
-- Loading package vfft32_pkg_v3
-- Compiling package vfft32_comps_v3
-- Loading package vfft32_comps_v3
-- Compiling entity flip_flop_v3
-- Compiling architecture behavioral of flip_flop_v3
-- Compiling entity flip_flop_sclr_v3
-- Compiling architecture behavioral of flip_flop_sclr_v3
-- Compiling entity flip_flop_sclr_sset_v3
-- Compiling architecture behavioral of flip_flop_sclr_sset_v3
-- Compiling entity flip_flop_ainit_sclr_v3
-- Compiling architecture behavioral of flip_flop_ainit_sclr_v3
-- Compiling entity state_machine_v3
-- Compiling architecture behavioral of state_machine_v3
-- Loading package c_gate_bit_v4_0_comp
-- Compiling entity or_a_b_32_v3
-- Compiling architecture behavioral of or_a_b_32_v3
-- Compiling entity or_a_b_c_32_v3
-- Compiling architecture behavioral of or_a_b_c_32_v3
-- Compiling entity xor_a_b_32_v3
-- Compiling architecture behavioral of xor_a_b_32_v3
-- Compiling entity nand_a_b_32_v3
-- Compiling architecture behavioral of nand_a_b_32_v3
-- Compiling entity and_a_b_32_v3
-- Compiling architecture behavioral of and_a_b_32_v3
-- Compiling entity and_a_notb_32_v3
-- Compiling architecture behavioral of and_a_notb_32_v3
-- Compiling entity srflop_v3
-- Compiling architecture behavioral of srflop_v3
-- Loading package c_shift_ram_v4_0_comp
-- Compiling entity delay_wrapper_v3
-- Compiling architecture behavioral of delay_wrapper_v3
-- Loading package c_mux_bus_v4_0_comp
-- Loading package c_counter_binary_v4_0_comp
-- Compiling entity hand_shaking_v3
-- Compiling architecture behavioral of hand_shaking_v3
-- Loading package c_mux_bit_v4_0_comp
-- Compiling entity addr_gen_v3
-- Compiling architecture behavioral of addr_gen_v3
-- Loading package c_dist_mem_v5_0_comp
-- Compiling entity dmem_wkg_r_i_v3
-- Compiling architecture behavioral of dmem_wkg_r_i_v3
-- Compiling entity mem_address_v3
-- Compiling architecture behavioral of mem_address_v3
-- Loading package c_compare_v4_0_comp
-- Compiling entity mem_ctrl_v3
-- Compiling architecture behavioral of mem_ctrl_v3
-- Loading package blkmemdp_pkg_v4_0
-- Loading package blkmemdp_v4_0_comp
-- Compiling entity mem_wkg_r_i_v3
-- Compiling architecture behavioral of mem_wkg_r_i_v3
-- Compiling entity working_memory_v3
-- Compiling architecture behavioral of working_memory_v3
-- Loading package c_twos_comp_v4_0_comp
-- Compiling entity conj_reg_v3
-- Compiling architecture behavioral of conj_reg_v3
-- Compiling entity input_working_result_memory_v3
-- Compiling architecture behavioral of input_working_result_memory_v3
-- Loading package mult_gen_v4_0_comp
-- Loading package c_addsub_v4_0_comp
-- Compiling entity complex_mult_v3
-- Compiling architecture behavioral of complex_mult_v3
-- Compiling entity complex_reg_conj_v3
-- Compiling architecture behavioral of complex_reg_conj_v3
-- Compiling entity butterfly_v3
-- Compiling architecture behavioral of butterfly_v3
-- Compiling entity butterfly_32_v3
-- Compiling architecture behavioral of butterfly_32_v3
-- Compiling entity bflyw0_v3
-- Compiling architecture behavioral of bflyw0_v3
-- Compiling entity bflyw_j_v3
-- Compiling architecture behavioral of bflyw_j_v3
-- Compiling entity fft4_32_v3
-- Compiling architecture behavioral of fft4_32_v3
-- Compiling entity bfly_buffer_v3
-- Compiling architecture behavioral of bfly_buffer_v3
-- Compiling entity bfly_buf_fft_v3
-- Compiling architecture behavioral of bfly_buf_fft_v3
-- Compiling entity phase_factor_adgen_v3
-- Compiling architecture behavioral of phase_factor_adgen_v3
-- Loading package c_sin_cos_v4_0_comp
-- Compiling entity phase_factors_v3
-- Compiling architecture behavioral of phase_factors_v3
-- Compiling entity result_memory_v3
-- Compiling architecture behavioral of result_memory_v3
-- Compiling entity vfft32_v3_0
-- Compiling architecture behavioral of vfft32_v3_0
-- Compiling package vfft32_v3_0_comp
-- Loading package prims_constants_v7_0
-- Compiling package mult_const_pkg_v7_0
-- Loading package mult_const_pkg_v7_0
-- Compiling package parm_v7_0_services
-- Compiling package body parm_v7_0_services
-- Loading package parm_v7_0_services
-- Loading package parm_v7_0_services
-- Compiling package ccm_v7_0_services
-- Compiling package body ccm_v7_0_services
-- Loading package ccm_v7_0_services
-- Loading package ccm_v7_0_services
-- Compiling package sqm_v7_0_services
-- Compiling package body sqm_v7_0_services
-- Loading package sqm_v7_0_services
-- Loading package sqm_v7_0_services
-- Compiling package mult_gen_v7_0_services
-- Compiling package body mult_gen_v7_0_services
-- Loading package mult_gen_v7_0_services
-- Compiling package iputils_std_logic_signed
-- Compiling package body iputils_std_logic_signed
-- Loading package iputils_std_logic_signed
-- Compiling entity cordic_v3_0
-- Loading package mult_gen_v7_0_services
-- Compiling package cordic_pack_beh
-- Compiling package body cordic_pack_beh
-- Loading package cordic_pack_beh
-- Loading package cordic_pack_beh
-- Loading package iputils_std_logic_signed
-- Compiling architecture behavioral of cordic_v3_0
-- Compiling package cordic_v3_0_comp
-- Compiling package dafir_pack_v7_0
-- Loading package dafir_pack_v7_0
-- Compiling entity c_da_fir_v7_0
-- Compiling architecture behavioral of c_da_fir_v7_0
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(760692):     WHILE (NOT(endfile(coeffile)) AND (lines <= number_of_values)) LOOP
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(760692): (vcom-1283) Cannot reference file "coeffile" inside pure function "read_coefficients".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(760693):       readline(coeffile, hexline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(760693): (vcom-1283) Cannot reference file "coeffile" inside pure function "read_coefficients".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(760730):     filter_coefficients := read_coefficients(filename, orig_number_of_taps, nrz_coef );
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(760730): (vcom-1284) Cannot call side-effect function "read_coefficients" from pure function "assign_filter_coefficients".
-- Compiling package c_da_fir_v7_0_comp
-- Compiling package tcc_decoder_3gpp_v3_1_comp
-- Compiling package body tcc_decoder_3gpp_v3_1_comp
-- Loading package tcc_decoder_3gpp_v3_1_comp
-- Compiling package tcc_decoder_3gpp_v3_1_xst_comp
-- Compiling package body tcc_decoder_3gpp_v3_1_xst_comp
-- Loading package tcc_decoder_3gpp_v3_1_xst_comp
-- Compiling package viterbi_v6_0_xst_comp
-- Compiling package viterbi_v6_0_comp
-- Compiling package lte_ul_channel_decoder_v1_0_xst_comp
-- Compiling package lte_ul_channel_decoder_v1_0_comp
-- Compiling package viterbi_v6_2_comp
-- Compiling package viterbi_v6_2_xst_comp
-- Compiling package dvb_s2_fec_encoder_v1_3_xst_comp
-- Compiling entity dvb_s2_fec_encoder_v1_3
-- Compiling architecture behavioral of dvb_s2_fec_encoder_v1_3
-- Compiling package dvb_s2_fec_encoder_v1_3_comp
-- Compiling entity rach_3gpp_v1_0
-- Compiling architecture behavioral of rach_3gpp_v1_0
-- Compiling package rach_3gpp_v1_0_comp
-- Loading package rach_3gpp_v1_0_comp
-- Compiling entity rach_3gpp_v1_0_xst
-- Compiling architecture behavioural of rach_3gpp_v1_0_xst
-- Compiling package rach_3gpp_v1_0_xst_comp
-- Compiling package tcc_decoder_toplevel_pkg
-- Compiling package body tcc_decoder_toplevel_pkg
-- Loading package tcc_decoder_toplevel_pkg
-- Loading package tcc_decoder_toplevel_pkg
-- Compiling entity tcc_decoder_v2_1
-- Compiling architecture behavioral of tcc_decoder_v2_1
-- Compiling package tcc_decoder_v2_1_comp
-- Loading package tcc_decoder_v2_1_comp
-- Compiling entity tcc_decoder_v2_1_xst
-- Compiling architecture behavioral of tcc_decoder_v2_1_xst
-- Compiling package tcc_decoder_v2_1_xst_comp
-- Compiling entity sdivider_v5_0
-- Compiling architecture behavioral of sdivider_v5_0
-- Compiling package sdivider_v5_0_comp
-- Loading package sdivider_v5_0_comp
-- Compiling entity sdivider_v5_0_xst
-- Compiling architecture behavioral of sdivider_v5_0_xst
-- Compiling package sdivider_v5_0_xst_comp
-- Compiling package cic_compiler_v1_2_pkg
-- Compiling package body cic_compiler_v1_2_pkg
-- Loading package cic_compiler_v1_2_pkg
-- Loading package cic_compiler_v1_2_pkg
-- Compiling entity cic_compiler_v1_2_interpolate_bhv
-- Compiling architecture behavioral of cic_compiler_v1_2_interpolate_bhv
-- Compiling entity cic_compiler_v1_2_decimate_bhv
-- Compiling architecture behavioral of cic_compiler_v1_2_decimate_bhv
-- Compiling package cic_compiler_v1_2_sim_comps
-- Loading package cic_compiler_v1_2_sim_comps
-- Compiling entity cic_compiler_v1_2
-- Compiling architecture behavioral of cic_compiler_v1_2
-- Compiling package cic_compiler_v1_2_comp
-- Compiling package body cic_compiler_v1_2_comp
-- Loading package cic_compiler_v1_2_comp
-- Loading package cic_compiler_v1_2_comp
-- Compiling entity cic_compiler_v1_2_xst
-- Compiling architecture behavioral of cic_compiler_v1_2_xst
-- Compiling package cic_compiler_v1_2_xst_comp
-- Compiling package convolution_v5_0_xst_comp
-- Loading package prims_constants_v8_0
-- Compiling package convolution_pack_v5_0
-- Compiling package body convolution_pack_v5_0
-- Loading package convolution_pack_v5_0
-- Loading package convolution_pack_v5_0
-- Compiling entity convolution_v5_0
-- Compiling architecture behavioral of convolution_v5_0
-- Compiling package convolution_v5_0_comp
-- Compiling package mac_fir_v5_0_comp
-- Loading package prims_utils_v7_0
-- Loading package c_reg_fd_v7_0_comp
-- Compiling entity c_mux_bit_v7_0
-- Compiling architecture behavioral of c_mux_bit_v7_0
-- Compiling package c_mux_bit_v7_0_comp
-- Loading package c_mux_bit_v7_0_comp
-- Compiling entity c_shift_fd_v7_0
-- Compiling architecture behavioral of c_shift_fd_v7_0
-- Compiling package c_shift_fd_v7_0_comp
-- Compiling package c_sin_cos_v5_1_pack
-- Compiling package body c_sin_cos_v5_1_pack
-- Loading package c_sin_cos_v5_1_pack
-- Compiling entity pipe_bhv_v5_1
-- Compiling architecture behavioral of pipe_bhv_v5_1
-- Compiling package pipe_bhv_v5_1_comp
-- Loading package c_shift_fd_v7_0_comp
-- Loading package c_sin_cos_v5_1_pack
-- Loading package pipe_bhv_v5_1_comp
-- Compiling entity c_sin_cos_v5_1
-- Compiling architecture behavioral of c_sin_cos_v5_1
-- Loading entity c_shift_fd_v7_0
-- Loading entity pipe_bhv_v5_1
-- Loading entity c_reg_fd_v7_0
-- Compiling package c_sin_cos_v5_1_comp
-- Compiling package dvb_s2_fec_encoder_v1_2_xst_comp
-- Compiling entity dvb_s2_fec_encoder_v1_2
-- Compiling architecture behavioral of dvb_s2_fec_encoder_v1_2
-- Compiling package dvb_s2_fec_encoder_v1_2_comp
-- Compiling package fir_compiler_v2_0_comp
-- Compiling package fir_compiler_v2_0_xst_comp
-- Compiling package floating_point_v1_0_consts
-- Loading package floating_point_v1_0_consts
-- Compiling package floating_point_pkg_v1_0
-- Compiling package body floating_point_pkg_v1_0
-- Loading package floating_point_pkg_v1_0
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(771314):   end function;
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(771314): Function 'flt_pt_get_embedded' may complete without a RETURN at line 771299.
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(771314): Function 'flt_pt_get_embedded' may complete without a RETURN at line 771309.
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(771332):   end function;
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(771332): Function 'flt_pt_get_usedsp48' may complete without a RETURN at line 771325.
-- Loading package floating_point_pkg_v1_0
-- Compiling entity flt_pt_operator
-- Compiling architecture behavioral of flt_pt_operator
-- Compiling entity floating_point_v1_0_xst
-- Compiling architecture behavioral of floating_point_v1_0_xst
-- Compiling package floating_point_v1_0_xst_comp
-- Loading package floating_point_v1_0_xst_comp
-- Compiling entity floating_point_v1_0
-- Compiling architecture behavioral of floating_point_v1_0
-- Compiling package floating_point_v1_0_comp
-- Compiling package tcc_intlv_3gpplte_v2_0_xst_comp
-- Compiling package tcc_intlv_3gpplte_v2_0_comp
-- Loading package c_addsub_v5_0_comp
-- Compiling entity c_accum_v5_0
-- Compiling architecture behavioral of c_accum_v5_0
-- Compiling package c_accum_v5_0_comp
-- Compiling entity dither_v4_0
-- Compiling architecture rtl of dither_v4_0
-- Compiling package dither_v4_0_comp
-- Loading package dither_v4_0_comp
-- Compiling entity dither_add_v4_0
-- Compiling architecture structural of dither_add_v4_0
-- Loading entity dither_v4_0
-- Loading entity c_reg_fd_v5_0
-- Loading entity c_addsub_v5_0
-- Compiling package dither_add_v4_0_comp
-- Compiling package c_dds_v4_0_pack
-- Compiling package body c_dds_v4_0_pack
-- Loading package c_dds_v4_0_pack
-- Loading package c_accum_v5_0_comp
-- Loading package dither_add_v4_0_comp
-- Loading package c_dds_v4_0_pack
-- Compiling entity c_dds_v4_0
-- Compiling architecture behavioral of c_dds_v4_0
-- Loading entity c_accum_v5_0
-- Loading entity c_sin_cos_v4_0
-- Loading entity dither_add_v4_0
-- Compiling package dds_v4_0_comp
-- Compiling package cic_compiler_v1_0_pkg
-- Compiling package body cic_compiler_v1_0_pkg
-- Loading package cic_compiler_v1_0_pkg
-- Loading package cic_compiler_v1_0_pkg
-- Compiling package cic_compiler_v1_0_sim_comps
-- Loading package cic_compiler_v1_0_sim_comps
-- Compiling entity cic_compiler_v1_0
-- Compiling architecture behavioral of cic_compiler_v1_0
-- Compiling package cic_compiler_v1_0_comp
-- Compiling package body cic_compiler_v1_0_comp
-- Loading package cic_compiler_v1_0_comp
-- Loading package cic_compiler_v1_0_comp
-- Compiling entity interpolate_behave
-- Compiling architecture behavioral of interpolate_behave
-- Compiling entity decimate_behave
-- Compiling architecture behavioral of decimate_behave
-- Compiling entity cic_compiler_v1_0_xst
-- Compiling architecture behavioral of cic_compiler_v1_0_xst
-- Compiling package cic_compiler_v1_0_xst_comp
-- Loading package prims_constants_v2_0
-- Compiling package mac_v4_0_comp
-- Compiling package addr_gen_3gpp_top_level_pkg_v3_0
-- Loading package addr_gen_3gpp_top_level_pkg_v3_0
-- Compiling package addr_gen_3gpp_v3_0_xst_comp
-- Compiling package body addr_gen_3gpp_v3_0_xst_comp
-- Loading package addr_gen_3gpp_v3_0_xst_comp
-- Compiling package addr_gen_3gpp_v3_0_comp
-- Compiling package body addr_gen_3gpp_v3_0_comp
-- Loading package addr_gen_3gpp_v3_0_comp
-- Compiling entity addr_gen_802_16e_v2_0
-- Compiling architecture behavioral of addr_gen_802_16e_v2_0
-- Compiling package addr_gen_802_16e_v2_0_comp
-- Loading package addr_gen_802_16e_v2_0_comp
-- Compiling entity addr_gen_802_16e_v2_0_xst
-- Compiling architecture behavioral of addr_gen_802_16e_v2_0_xst
-- Compiling package addr_gen_802_16e_v2_0_xst_comp
-- Compiling package vfft_utils
-- Compiling entity xdsp_cnt10
-- Compiling architecture behv of xdsp_cnt10
-- Compiling entity xdsp_cnt11
-- Compiling architecture behv of xdsp_cnt11
-- Compiling entity xdsp_cnt12
-- Compiling architecture behv of xdsp_cnt12
-- Compiling entity xdsp_cnt2
-- Compiling architecture behv of xdsp_cnt2
-- Compiling entity xdsp_cnt4
-- Compiling architecture behv of xdsp_cnt4
-- Compiling entity xdsp_cnt5
-- Compiling architecture behv of xdsp_cnt5
-- Compiling entity xdsp_cnt8
-- Compiling architecture behv of xdsp_cnt8
-- Compiling entity xdsp_cnt9
-- Compiling architecture behv of xdsp_cnt9
-- Compiling entity xdsp_cos1024
-- Compiling architecture behv of xdsp_cos1024
-- Compiling entity xdsp_cos256
-- Compiling architecture behv of xdsp_cos256
-- Compiling entity xdsp_cos64
-- Compiling architecture behv of xdsp_cos64
-- Compiling entity xdsp_coss16
-- Compiling architecture behv of xdsp_coss16
-- Compiling entity xdsp_mul16x17
-- Compiling architecture behv of xdsp_mul16x17
-- Compiling entity xdsp_mul16x17z4
-- Compiling architecture behv of xdsp_mul16x17z4
-- Compiling entity xdsp_mux2w1
-- Compiling architecture mux1 of xdsp_mux2w1
-- Compiling entity xdsp_mux2w16
-- Compiling architecture behv of xdsp_mux2w16
-- Compiling entity xdsp_mux2w16r
-- Compiling architecture behv of xdsp_mux2w16r
-- Compiling entity xdsp_mux2w4
-- Compiling architecture behv of xdsp_mux2w4
-- Compiling entity xdsp_mux2w4r
-- Compiling architecture behv of xdsp_mux2w4r
-- Compiling entity xdsp_mux3w1
-- Compiling architecture mux1 of xdsp_mux3w1
-- Compiling entity xdsp_mux4w16
-- Compiling architecture behv of xdsp_mux4w16
-- Compiling entity xdsp_mux4w16r
-- Compiling architecture behv of xdsp_mux4w16r
-- Compiling entity xdsp_radd16
-- Compiling architecture behv of xdsp_radd16
-- Compiling entity xdsp_radd16c
-- Compiling architecture behv of xdsp_radd16c
-- Compiling entity xdsp_radd17
-- Compiling architecture behv of xdsp_radd17
-- Compiling entity xdsp_ramd16a4
-- Compiling architecture behv of xdsp_ramd16a4
-- Compiling entity xdsp_reg16
-- Compiling architecture behavioral of xdsp_reg16
-- Compiling entity xdsp_reg16b
-- Compiling architecture behavioral of xdsp_reg16b
-- Compiling entity xdsp_reg16l
-- Compiling architecture behavioral of xdsp_reg16l
-- Compiling entity xdsp_reg4
-- Compiling architecture behavioral of xdsp_reg4
-- Compiling entity xdsp_rsub16
-- Compiling architecture behv of xdsp_rsub16
-- Compiling entity xdsp_rsub16b
-- Compiling architecture behv of xdsp_rsub16b
-- Compiling entity xdsp_rsub16c
-- Compiling architecture behv of xdsp_rsub16c
-- Compiling entity xdsp_rsub17
-- Compiling architecture behv of xdsp_rsub17
-- Compiling entity xdsp_rsub17b
-- Compiling architecture behv of xdsp_rsub17b
-- Compiling entity xdsp_sin1024
-- Compiling architecture behv of xdsp_sin1024
-- Compiling entity xdsp_sin256
-- Compiling architecture behv of xdsp_sin256
-- Compiling entity xdsp_sin64
-- Compiling architecture behv of xdsp_sin64
-- Compiling entity xdsp_sinn16
-- Compiling architecture behv of xdsp_sinn16
-- Compiling entity xdsp_tcompw16
-- Compiling architecture behv of xdsp_tcompw16
-- Compiling entity xdsp_tcompw16b
-- Compiling architecture behv of xdsp_tcompw16b
-- Compiling entity xdsp_tcompw17
-- Compiling architecture behv of xdsp_tcompw17
-- Compiling entity xdsp_triginv
-- Compiling architecture behv of xdsp_triginv
-- Compiling package fft_defsx_1024
-- Loading package fft_defsx_1024
-- Compiling entity cmplx_reg16_conj
-- Compiling architecture struct of cmplx_reg16_conj
-- Compiling entity cmplx_reg16_conjb
-- Compiling architecture struct of cmplx_reg16_conjb
-- Compiling entity cmplx_reg16_conjc
-- Compiling architecture struct of cmplx_reg16_conjc
-- Compiling entity state_mach
-- Compiling architecture behavioral of state_mach
-- Compiling entity fflce
-- Compiling architecture fflce_arch of fflce
-- Compiling entity ffrce
-- Compiling architecture ffrce_arch of ffrce
-- Loading package vcomponents
-- Compiling entity z19w1
-- Compiling architecture z19w1_arch of z19w1
-- Compiling entity z20w1
-- Compiling architecture struct of z20w1
-- Compiling entity z47w1
-- Compiling architecture struct of z47w1
-- Compiling entity z49w1
-- Compiling architecture struct of z49w1
-- Compiling entity z17w1
-- Compiling architecture struct of z17w1
-- Compiling entity xmul16x17
-- Compiling architecture struct of xmul16x17
-- Compiling entity shift_reg2b
-- Compiling architecture shift_reg2b_arch of shift_reg2b
-- Compiling entity xmux4w16r
-- Compiling architecture behv of xmux4w16r
-- Compiling entity xmux4w16rb
-- Compiling architecture behv of xmux4w16rb
-- Compiling entity xmux2w16r
-- Compiling architecture struct of xmux2w16r
-- Compiling entity bflyw0_16
-- Compiling architecture struct of bflyw0_16
-- Compiling entity bflywj_16
-- Compiling architecture struct of bflywj_16
-- Compiling entity bflyw0_17
-- Compiling architecture struct of bflyw0_17
-- Compiling entity fft4
-- Compiling architecture struct of fft4
-- Compiling entity dragonfly_1024
-- Compiling architecture struct of dragonfly_1024
-- Compiling entity phase_agen_1024
-- Compiling architecture phase_agen_arch of phase_agen_1024
-- Compiling entity phase_factors_1024
-- Compiling architecture phase_factors_arch of phase_factors_1024
-- Compiling entity fft_dbl_bufr_1024
-- Compiling architecture struct of fft_dbl_bufr_1024
-- Compiling entity fft4_engine
-- Compiling architecture struct of fft4_engine
-- Compiling entity index_map_1024
-- Compiling architecture behv of index_map_1024
-- Compiling entity fft_cntrlx_1024
-- Compiling architecture behv of fft_cntrlx_1024
-- Compiling entity fft_rd_agenx_1024
-- Compiling architecture fft_rd_agen1 of fft_rd_agenx_1024
-- Compiling entity fft_wr_agenx_1024
-- Compiling architecture fft_wr_agen1 of fft_wr_agenx_1024
-- Compiling package fft_defs_64
-- Compiling entity z16w1
-- Compiling architecture struct of z16w1
-- Compiling entity z18w1
-- Compiling architecture struct of z18w1
-- Compiling entity xmul16x17z
-- Compiling architecture struct of xmul16x17z
-- Compiling entity xmux2w16
-- Compiling architecture struct of xmux2w16
-- Compiling entity xmux4w16
-- Compiling architecture struct of xmux4w16
-- Loading package fft_defs_64
-- Compiling entity dragonfly_64
-- Compiling architecture struct of dragonfly_64
-- Compiling entity fft_rd_agen_64
-- Compiling architecture struct of fft_rd_agen_64
-- Compiling entity fft_wr_agen_64
-- Compiling architecture struct of fft_wr_agen_64
-- Compiling entity phase_agen_64
-- Compiling architecture behv of phase_agen_64
-- Compiling entity fft_cntrl_64
-- Compiling architecture virtex_fft_cntrl of fft_cntrl_64
-- Compiling entity phase_factors_64
-- Compiling architecture phase_factors_arch of phase_factors_64
-- Compiling package fft_defsx_256
-- Compiling entity dragonfly_256
-- Compiling architecture struct of dragonfly_256
-- Loading package fft_defsx_256
-- Compiling entity phase_agen_256
-- Compiling architecture phase_agen_arch of phase_agen_256
-- Compiling entity phase_factors_256
-- Compiling architecture phase_factors_arch of phase_factors_256
-- Compiling entity fft_dbl_bufr
-- Compiling architecture struct of fft_dbl_bufr
-- Compiling entity index_map_256
-- Compiling architecture behv of index_map_256
-- Compiling entity fft_cntrlx_256
-- Compiling architecture behv of fft_cntrlx_256
-- Compiling entity fft_rd_agenx_256
-- Compiling architecture fft_rd_agen_256 of fft_rd_agenx_256
-- Compiling entity fft_wr_agenx_256
-- Compiling architecture fft_wr_agen_256 of fft_wr_agenx_256
-- Compiling package fft_defs_16
-- Compiling entity z4w1
-- Compiling architecture struct of z4w1
-- Compiling entity z36w1
-- Compiling architecture struct of z36w1
-- Compiling entity z46w1
-- Compiling architecture struct of z46w1
-- Compiling entity xmux4w16br
-- Compiling architecture behv of xmux4w16br
-- Loading package fft_defs_16
-- Compiling entity fft4_16
-- Compiling architecture struct of fft4_16
-- Compiling entity fft4b
-- Compiling architecture struct of fft4b
-- Compiling entity dragonfly_16
-- Compiling architecture struct of dragonfly_16
-- Compiling entity input_dbl_bufr
-- Compiling architecture struct of input_dbl_bufr
-- Compiling entity fft_dbl_bufr_16
-- Compiling architecture struct of fft_dbl_bufr_16
-- Compiling entity bitrev_bufr
-- Compiling architecture struct of bitrev_bufr
-- Compiling entity fft_cntrl_16
-- Compiling architecture virtex_fft_cntrl of fft_cntrl_16
-- Loading package vfft_utils
-- Compiling entity vfft256
-- Compiling architecture behavioral of vfft256
-- Compiling package vfft256_comp
-- Compiling entity vfft16
-- Compiling architecture behavioral of vfft16
-- Compiling package vfft16_comp
-- Compiling entity vfft1024
-- Compiling architecture behavioral of vfft1024
-- Compiling package vfft1024_comp
-- Compiling entity vfft64
-- Compiling architecture behavioral of vfft64
-- Compiling package vfft64_comp
-- Compiling package sid_const_pkg_behav_v4_0
-- Compiling package sid_mif_pkg_behav_v4_0
-- Compiling package body sid_mif_pkg_behav_v4_0
-- Loading package sid_mif_pkg_behav_v4_0
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(797006): :=0;IO0OOOI1IIIlIOIIOO0Il00I1lOOlIIIII:=0;WHILE(NOT(ENDFILE(MEMINITFILE))AND(IOl1I1O0IIO001llOlll1I1lOI1l0IIIII<IOl0I10010lIIIl000I1O1IO1IlOIIIIII))LOOP READLINE(MEMINITFILE,IIl1O1I0001l1001OllOOII0I10l1IIIII);READ(IIl1O1I0001l1001OllOOII0I10l1IIIII,IOl1Ol11IlIl0110l0OOll000lI11IIIII,
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(797006): (vcom-1283) Cannot reference file "meminitfile" inside pure function "iooiooi00l1oooli1ooo0i00ol0iliiiii".
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(797006): (vcom-1283) Cannot reference file "meminitfile" inside pure function "iooiooi00l1oooli1ooo0i00ol0iliiiii".
-- Loading package sid_const_pkg_behav_v4_0
-- Loading package sid_mif_pkg_behav_v4_0
-- Compiling package sid_pkg_behav_v4_0
-- Compiling package body sid_pkg_behav_v4_0
-- Loading package sid_pkg_behav_v4_0
-- Loading package sid_pkg_behav_v4_0
-- Compiling entity sid_bhv_forney_v4_0
-- Compiling architecture behavioral of sid_bhv_forney_v4_0
-- Compiling entity sid_bhv_rectangular_block_v4_0
-- Compiling architecture behavioral of sid_bhv_rectangular_block_v4_0
-- Compiling entity sid_v4_0
-- Compiling architecture behavioral of sid_v4_0
-- Compiling package sid_v4_0_comp
-- Compiling package body sid_v4_0_comp
-- Loading package sid_v4_0_comp
-- Loading package prims_constants_v6_0
-- Compiling package tcc_encoder_v1_0_comp
-- Compiling package fir_compiler_v3_2_comp
-- Compiling package fir_compiler_v3_2_xst_comp
-- Compiling package tcc_decoder_3gpp_behv_pkg_v1_0
-- Compiling package body tcc_decoder_3gpp_behv_pkg_v1_0
-- Loading package tcc_decoder_3gpp_behv_pkg_v1_0
-- Loading package tcc_decoder_3gpp_behv_pkg_v1_0
-- Compiling entity tcc_decoder_3gpp_v1_0
-- Compiling architecture behavioral of tcc_decoder_3gpp_v1_0
-- Compiling package tcc_decoder_3gpp_v1_0_comp
-- Compiling package body tcc_decoder_3gpp_v1_0_comp
-- Loading package tcc_decoder_3gpp_v1_0_comp
-- Compiling entity inverter
-- Compiling architecture virtexii of inverter
-- Compiling entity cmplx_butterfly
-- Compiling architecture virtexii of cmplx_butterfly
-- Compiling entity dragonfly
-- Compiling architecture virtexii of dragonfly
-- Compiling entity cmplx_mult
-- Compiling architecture virtexii of cmplx_mult
-- Compiling entity arithmetic_shift
-- Compiling architecture virtexii of arithmetic_shift
-- Compiling entity unbias_round
-- Compiling architecture virtexii of unbias_round
-- Compiling entity pe0
-- Compiling architecture virtexii of pe0
-- Compiling entity pe1
-- Compiling architecture virtexii of pe1
-- Compiling entity xfft1024_v1_1
-- Compiling architecture behav_vhdl of xfft1024_v1_1
-- Compiling package xfft1024_v1_1_comp
-- Compiling package tcc_encoder_3gpplte_v2_0_comp
-- Compiling package tcc_encoder_3gpplte_v2_0_xst_comp
-- Compiling package rs_encoder_v6_1_consts
-- Compiling package body rs_encoder_v6_1_consts
-- Loading package rs_encoder_v6_1_consts
-- Loading package rs_encoder_v6_1_consts
-- Compiling entity rs_encoder_v6_1
-- Compiling architecture behavioral of rs_encoder_v6_1
-- Compiling package rs_encoder_v6_1_comp
-- Loading package rs_encoder_v6_1_comp
-- Compiling entity rs_encoder_v6_1_xst
-- Compiling architecture behavioral of rs_encoder_v6_1_xst
-- Compiling package rs_encoder_v6_1_xst_comp
-- Compiling package mult_gen_pkg_v10_1
-- Compiling package body mult_gen_pkg_v10_1
-- Loading package mult_gen_pkg_v10_1
-- Loading package mult_gen_pkg_v10_1
-- Compiling entity mult_gen_v10_1
-- Compiling architecture behavioral of mult_gen_v10_1
-- Compiling package mult_gen_v10_1_comp
-- Loading package mult_gen_v10_1_comp
-- Compiling entity mult_gen_v10_1_xst
-- Compiling architecture behavioral of mult_gen_v10_1_xst
-- Compiling package mult_gen_v10_1_xst_comp
-- Compiling package sid_v5_0_comp_pkg
-- Compiling package body sid_v5_0_comp_pkg
-- Loading package sid_v5_0_comp_pkg
-- Loading package prims_constants_v9_0
-- Loading package prims_utils_v9_0
-- Compiling package sid_const_pkg_behav_v5_0
-- Compiling package sid_mif_pkg_behav_v5_0
-- Compiling package body sid_mif_pkg_behav_v5_0
-- Loading package sid_mif_pkg_behav_v5_0
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(806596):         WHILE (NOT(ENDFILE(meminitfile)) AND (num_lines < total_lines)) LOOP
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(806596): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_meminit_file".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(806597):           READLINE(meminitfile, bitline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(806597): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_meminit_file".
-- Loading package sid_const_pkg_behav_v5_0
-- Loading package sid_mif_pkg_behav_v5_0
-- Compiling package sid_pkg_behav_v5_0
-- Compiling package body sid_pkg_behav_v5_0
-- Loading package sid_pkg_behav_v5_0
-- Loading package sid_pkg_behav_v5_0
-- Compiling entity sid_bhv_forney_v5_0
-- Compiling architecture behavioral of sid_bhv_forney_v5_0
-- Compiling entity sid_bhv_rectangular_block_v5_0
-- Compiling architecture behavioral of sid_bhv_rectangular_block_v5_0
-- Compiling entity sid_v5_0
-- Compiling architecture behavioral of sid_v5_0
-- Loading package sid_v5_0_comp_pkg
-- Compiling package sid_v5_0_comp
-- Loading package sid_v5_0_comp
-- Compiling entity sid_v5_0_xst
-- Compiling architecture behavioral of sid_v5_0_xst
-- Compiling package sid_v5_0_xst_comp
-- Compiling entity xfft_v4_0
-- Compiling architecture behavioral of xfft_v4_0
-- Compiling package xfft_v4_0_comp
-- Loading package xfft_v4_0_comp
-- Compiling entity xfft_v4_0_xst
-- Compiling architecture behavioral of xfft_v4_0_xst
-- Compiling package xfft_v4_0_xst_comp
-- Compiling package tcc_decoder_3gpp_v3_0_xst_comp
-- Compiling package body tcc_decoder_3gpp_v3_0_xst_comp
-- Loading package tcc_decoder_3gpp_v3_0_xst_comp
-- Compiling package tcc_decoder_3gpp_v3_0_comp
-- Compiling package body tcc_decoder_3gpp_v3_0_comp
-- Loading package tcc_decoder_3gpp_v3_0_comp
-- Compiling package c_dds_v5_0_comp
-- Compiling package viterbi_v6_1_comp
-- Compiling package viterbi_v6_1_xst_comp
-- Compiling package lte_dl_channel_encoder_v1_0_xst_comp
-- Compiling package lte_dl_channel_encoder_v1_0_comp
-- Compiling package c_mac_v3_1_comp
-- Compiling package bip_bram18k_v1_0_pkg
-- Compiling package body bip_bram18k_v1_0_pkg
-- Loading package bip_bram18k_v1_0_pkg
-- Loading package bip_bram18k_v1_0_pkg
-- Compiling entity xbip_bram18k_v1_0
-- Compiling architecture behavioral of xbip_bram18k_v1_0
-- Compiling package xbip_bram18k_v1_0_comp
-- Loading package xbip_bram18k_v1_0_comp
-- Compiling entity xbip_bram18k_v1_0_xst
-- Compiling architecture behavioral of xbip_bram18k_v1_0_xst
-- Compiling package xbip_bram18k_v1_0_xst_comp
-- Loading package prims_constants_v9_1
-- Loading package prims_utils_v9_1
-- Compiling package fir_compiler_v4_0_sim_pkg
-- Compiling package body fir_compiler_v4_0_sim_pkg
-- Loading package fir_compiler_v4_0_sim_pkg
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818303):     file_open(mif_status,filepointer,mif_file,read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818303): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818305):     while (not(endfile(filepointer)) and (lines < depth)) loop
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818305): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818306):       readline(filepointer, dataline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818306): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818307):       exit when endfile(filepointer);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818307): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818313):     file_close(filepointer);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818313): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818850):   file_open(mif_status,filepointer,filename,read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818850): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818852):   while (not(endfile(filepointer)) and (lines < number_of_values+offset)) loop
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818852): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818853):     readline(filepointer, dataline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818853): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818861):   file_close(filepointer);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818861): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818883):   file_open(mif_status,filepointer,filename,read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818883): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data_bin".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818885):   while (not(endfile(filepointer)) and (lines < number_of_values+offset)) loop
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818885): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data_bin".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818886):     readline(filepointer, dataline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818886): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data_bin".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818895):   file_close(filepointer);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818895): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data_bin".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818915):   file_open(mif_status,filepointer,filename,write_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818915): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data_hex".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818920):     writeline(filepointer,write_line);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818920): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data_hex".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818923):   file_close(filepointer);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818923): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data_hex".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818943):     file_open(mif_status,filepointer,filename,append_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818943): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818945):     file_open(mif_status,filepointer,filename,write_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818945): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818951):     writeline(filepointer,write_line);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818951): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818955):   file_close(filepointer);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818955): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818971):         file_open(mif_status,inpfile,filename,read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818971): (vcom-1283) Cannot reference file "inpfile" inside pure function "get_number_of_inputs".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818973):         while (not(endfile(inpfile))) loop
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818973): (vcom-1283) Cannot reference file "inpfile" inside pure function "get_number_of_inputs".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818974):                 readline(inpfile, oneline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818974): (vcom-1283) Cannot reference file "inpfile" inside pure function "get_number_of_inputs".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818978):         file_close(inpfile);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(818978): (vcom-1283) Cannot reference file "inpfile" inside pure function "get_number_of_inputs".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(819606):                 <param.num_taps*param.num_filts) then
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(819606): (vcom-1284) Cannot call side-effect function "get_number_of_inputs" from pure function "gen_mif_files".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(819616):       report "NOTE : FIR Compiler v4.0 : NUM INPUTS    : "&int_to_str(get_number_of_inputs(elab_dir&mif_file) ) severity note;
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(819616): (vcom-1284) Cannot call side-effect function "get_number_of_inputs" from pure function "gen_mif_files".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(819649):                                        0);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(819649): (vcom-1284) Cannot call side-effect function "read_coef_data" from pure function "gen_mif_files".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820312):                                         mac_coefficients(mac));
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820312): (vcom-1284) Cannot call side-effect function "write_coef_data" from pure function "gen_mif_files".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820336):                                         true);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820336): (vcom-1284) Cannot call side-effect function "write_coef_data" from pure function "gen_mif_files".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820371):                                       half_band_centre_value);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820371): (vcom-1284) Cannot call side-effect function "write_coef_data" from pure function "gen_mif_files".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820477):   file_open(mif_status,read_file,file_name,read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820477): (vcom-1283) Cannot reference file "read_file" inside pure function "split_wide_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820479):     file_open(mif_status,write_file0,file_name&"_0",write_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820479): (vcom-1283) Cannot reference file "write_file0" inside pure function "split_wide_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820480):     file_open(mif_status,write_file1,file_name&"_1",write_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820480): (vcom-1283) Cannot reference file "write_file1" inside pure function "split_wide_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820484):     readline(read_file, dataline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820484): (vcom-1283) Cannot reference file "read_file" inside pure function "split_wide_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820528):         writeline(write_file0,outline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820528): (vcom-1283) Cannot reference file "write_file0" inside pure function "split_wide_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820530):         writeline(write_file1,outline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820530): (vcom-1283) Cannot reference file "write_file1" inside pure function "split_wide_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820533):         writeline(write_file0,outline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820533): (vcom-1283) Cannot reference file "write_file0" inside pure function "split_wide_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820535):         writeline(write_file1,outline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820535): (vcom-1283) Cannot reference file "write_file1" inside pure function "split_wide_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820557):     writeline(write_file0,outline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820557): (vcom-1283) Cannot reference file "write_file0" inside pure function "split_wide_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820559):     writeline(write_file1,outline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820559): (vcom-1283) Cannot reference file "write_file1" inside pure function "split_wide_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820562):   file_close(read_file);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820562): (vcom-1283) Cannot reference file "read_file" inside pure function "split_wide_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820565):     file_close(write_file0);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820565): (vcom-1283) Cannot reference file "write_file0" inside pure function "split_wide_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820566):     file_close(write_file1);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820566): (vcom-1283) Cannot reference file "write_file1" inside pure function "split_wide_mif".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820745):                                 gen_reorder_seq);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(820745): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_single_rate".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(821619):                                 gen_reorder_seq);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(821619): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_decimation".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(822624):                                 gen_reorder_seq);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(822624): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_halfband".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(823523):                                 gen_reorder_seq);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(823523): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_interpolated".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(824372):                                 gen_reorder_seq);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(824372): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_hilbert".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(825238):                                 gen_reorder_seq);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(825238): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_interpolation".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(826094):                                 gen_reorder_seq);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(826094): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_halfband_decimation".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(827105):                                 gen_reorder_seq);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(827105): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_halfband_interpolation".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(828108):                                 gen_reorder_seq);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(828108): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_sympair_interpolation".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(829169):                                 gen_reorder_seq);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(829169): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_pq_interpolation".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(830024):                                 gen_reorder_seq);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(830024): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_pq_decimation".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(831054):         if (get_number_of_inputs(elab_dir&mif_file)<reqs.num_taps*reqs.num_filts) then
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(831054): (vcom-1284) Cannot call side-effect function "get_number_of_inputs" from pure function "define_extended_mult".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(831063):           report "NOTE   : FIR Compiler v4.0: "&int_to_str(get_number_of_inputs(elab_dir&mif_file) ) severity note;
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(831063): (vcom-1284) Cannot call side-effect function "get_number_of_inputs" from pure function "define_extended_mult".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(831077):                                                   gen_mif_files);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(831077): (vcom-1284) Cannot call side-effect function "split_wide_mif" from pure function "define_extended_mult".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(831087):                                                   gen_mif_files);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(831087): (vcom-1284) Cannot call side-effect function "split_wide_mif" from pure function "define_extended_mult".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(831807):                                 gen_reorder_seq);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(831807): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_transpose".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(832477):                                 gen_reorder_seq);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(832477): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_channelizer".
-- Compiling package fir_compiler_v4_0_sim_comps
-- Loading package fir_compiler_v4_0_sim_pkg
-- Loading package fir_compiler_v4_0_sim_comps
-- Compiling entity fir_compiler_v4_0
-- Loading package standard
-- Compiling architecture behavioral of fir_compiler_v4_0
-- Loading package std_logic_1164
-- Loading package textio
-- Loading package prims_constants_v9_1
-- Loading package prims_utils_v9_1
-- Loading package numeric_std
-- Loading package fir_compiler_v4_0_sim_pkg
-- Loading package ul_utils
-- Loading package fir_compiler_v4_0_sim_comps
-- Loading entity fir_compiler_v4_0
-- Compiling package fir_compiler_v4_0_comp
-- Loading package fir_compiler_v4_0_comp
-- Compiling entity fir_compiler_v4_0_xst
-- Compiling architecture behavioral of fir_compiler_v4_0_xst
-- Compiling package fir_compiler_v4_0_xst_comp
-- Compiling entity fir_compiler_v4_0_da_fir
-- Compiling architecture behavioral of fir_compiler_v4_0_da_fir
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(835909):     WHILE (NOT(endfile(coeffile)) AND (lines <= number_of_values)) LOOP
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(835909): (vcom-1283) Cannot reference file "coeffile" inside pure function "read_coefficients".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(835913):       readline(coeffile, binline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(835913): (vcom-1283) Cannot reference file "coeffile" inside pure function "read_coefficients".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(835950):     filter_coefficients := read_coefficients(filename, orig_number_of_taps, nrz_coef );
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(835950): (vcom-1284) Cannot call side-effect function "read_coefficients" from pure function "assign_filter_coefficients".
-- Compiling entity fir_compiler_v4_0_mac_fir
-- Compiling architecture behavioral of fir_compiler_v4_0_mac_fir
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(839150):   file_open(mif_status,filepointer,filename,read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(839150): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_miffile_data".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(839163):       readline(filepointer, dataline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(839163): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_miffile_data".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(839179):         readline(filepointer, dataline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(839179): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_miffile_data".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(839204):   file_close(filepointer);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(839204): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_miffile_data".
-- Loading package bip_utils_pkg_v1_0
-- Loading package bip_usecase_utils_pkg_v1_0
-- Loading package xbip_dsp48_addsub_v1_0_comp
-- Compiling entity xbip_dsp48_addsub_v1_0_xst
-- Compiling architecture behavioral of xbip_dsp48_addsub_v1_0_xst
-- Compiling package xbip_dsp48_addsub_v1_0_xst_comp
-- Compiling package tcc_encoder_3gpp_v3_0_comp
-- Compiling package tcc_encoder_3gpp_v3_0_xst_comp
-- Loading package math_real
-- Compiling package c_sin_cos_v4_1_pack
-- Loading package iputils_std_logic_arith
-- Compiling package body c_sin_cos_v4_1_pack
-- Loading package c_sin_cos_v4_1_pack
-- Compiling entity pipe_bhv_v4_1
-- Compiling architecture behavioral of pipe_bhv_v4_1
-- Compiling package pipe_bhv_v4_1_comp
-- Loading package iputils_std_logic_unsigned
-- Loading package prims_constants_v5_0
-- Loading package c_shift_fd_v5_0_comp
-- Loading package c_reg_fd_v5_0_comp
-- Loading package c_sin_cos_v4_1_pack
-- Loading package pipe_bhv_v4_1_comp
-- Compiling entity c_sin_cos_v4_1
-- Compiling architecture behavioral of c_sin_cos_v4_1
-- Loading package c_mux_bit_v5_0_comp
-- Loading entity c_shift_fd_v5_0
-- Loading entity pipe_bhv_v4_1
-- Loading package prims_utils_v5_0
-- Loading entity c_reg_fd_v5_0
-- Compiling package c_sin_cos_v4_1_comp
-- Loading package iputils_std_logic_signed
-- Compiling entity dither_v4_1
-- Compiling architecture rtl of dither_v4_1
-- Compiling package dither_v4_1_comp
-- Loading package c_addsub_v5_0_comp
-- Loading package dither_v4_1_comp
-- Compiling entity dither_add_v4_1
-- Compiling architecture structural of dither_add_v4_1
-- Loading entity dither_v4_1
-- Loading entity c_addsub_v5_0
-- Compiling package dither_add_v4_1_comp
-- Compiling package mult_const_pkg_v5_0
-- Loading package mult_const_pkg_v5_0
-- Compiling package parm_v5_0_services
-- Compiling package body parm_v5_0_services
-- Loading package parm_v5_0_services
-- Loading package parm_v5_0_services
-- Compiling package ccm_v5_0_services
-- Compiling package body ccm_v5_0_services
-- Loading package ccm_v5_0_services
-- Loading package ccm_v5_0_services
-- Compiling package sqm_v5_0_services
-- Compiling package body sqm_v5_0_services
-- Loading package sqm_v5_0_services
-- Loading package sqm_v5_0_services
-- Compiling package mult_gen_v5_0_services
-- Compiling package body mult_gen_v5_0_services
-- Loading package mult_gen_v5_0_services
-- Loading package mult_gen_v5_0_services
-- Compiling package c_dds_v4_1_pack
-- Compiling package body c_dds_v4_1_pack
-- Loading package c_dds_v4_1_pack
-- Loading package mem_init_file_pack_v5_0
-- Compiling entity c_shift_ram_v5_0
-- Compiling architecture behavioral of c_shift_ram_v5_0
-- Compiling package c_shift_ram_v5_0_comp
-- Compiling package mult_pkg_v5_0
-- Compiling package body mult_pkg_v5_0
-- Loading package mult_pkg_v5_0
-- Loading package mult_pkg_v5_0
-- Compiling entity mult_gen_v5_0_non_seq
-- Compiling architecture behavioral of mult_gen_v5_0_non_seq
-- Compiling package mult_gen_v5_0_non_seq_comp
-- Loading package mult_gen_v5_0_non_seq_comp
-- Compiling entity mult_gen_v5_0_seq
-- Compiling architecture behavioral of mult_gen_v5_0_seq
-- Compiling package mult_gen_v5_0_seq_comp
-- Loading package mult_gen_v5_0_seq_comp
-- Compiling entity mult_gen_v5_0
-- Compiling architecture behavioral of mult_gen_v5_0
-- Compiling package mult_gen_v5_0_comp
-- Compiling entity c_twos_comp_v5_0
-- Compiling architecture behavioral of c_twos_comp_v5_0
-- Compiling package c_twos_comp_v5_0_comp
-- Loading package c_twos_comp_v5_0_comp
-- Compiling entity dds_round_v4_1
-- Compiling architecture structural of dds_round_v4_1
-- Loading entity c_twos_comp_v5_0
-- Compiling package dds_round_v4_1_comp
-- Loading package c_shift_ram_v5_0_comp
-- Loading package c_dds_v4_1_pack
-- Loading package mult_gen_v5_0_comp
-- Loading package dds_round_v4_1_comp
-- Compiling entity c_eff_v4_1
-- Compiling architecture c_eff_v4_1 of c_eff_v4_1
-- Loading entity c_shift_ram_v5_0
-- Loading entity dds_round_v4_1
-- Loading entity mult_gen_v5_0
-- Compiling package c_eff_v4_1_comp
-- Loading package c_sin_cos_v4_1_comp
-- Loading package c_accum_v5_0_comp
-- Loading package dither_add_v4_1_comp
-- Loading package c_eff_v4_1_comp
-- Compiling entity c_dds_v4_1
-- Compiling architecture behavioral of c_dds_v4_1
-- Loading entity dither_add_v4_1
-- Loading entity c_eff_v4_1
-- Loading entity c_accum_v5_0
-- Loading entity c_sin_cos_v4_1
-- Compiling package c_dds_v4_1_comp
-- Compiling package bit_correlator_comps
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling package bit_correlator_pack_v3_0
-- Compiling package body bit_correlator_pack_v3_0
-- Loading package bit_correlator_pack_v3_0
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(851110): 		WHILE (NOT(endfile(pattern_file)) AND (lines <= number_of_values)) LOOP
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(851110): (vcom-1283) Cannot reference file "pattern_file" inside pure function "read_pattern_mask".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(851111): 			readline(pattern_file, hexline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(851111): (vcom-1283) Cannot reference file "pattern_file" inside pure function "read_pattern_mask".
-- Loading package bit_correlator_pack_v3_0
-- Compiling entity c_bit_correlator_v3_0
-- Compiling architecture behavioral of c_bit_correlator_v3_0
-- Loading package prims_constants_v6_0
-- Compiling package convolution_pack_v3_0
-- Compiling package body convolution_pack_v3_0
-- Loading package convolution_pack_v3_0
-- Loading package convolution_pack_v3_0
-- Compiling entity convolution_v3_0
-- Compiling architecture behavioral of convolution_v3_0
-- Compiling package convolution_v3_0_comp
-- Compiling package mac_fir_v5_1_comp
-- Loading package mac_fir_v5_1_comp
-- Compiling entity mac_fir_v5_1_xst
-- Compiling architecture xilinx of mac_fir_v5_1_xst
-- Compiling package mac_fir_v5_1_xst_comp
-- Compiling entity xfft_v4_1
-- Compiling architecture behavioral of xfft_v4_1
-- Compiling package xfft_v4_1_comp
-- Loading package xfft_v4_1_comp
-- Compiling entity xfft_v4_1_xst
-- Compiling architecture behavioral of xfft_v4_1_xst
-- Compiling package xfft_v4_1_xst_comp
-- Compiling package dft_v2_1_xst_comp
-- Compiling package dft_v2_1_comp
-- Loading package prims_utils_v6_0
-- Loading package c_reg_fd_v6_0_comp
-- Compiling entity c_mux_bit_v6_0
-- Compiling architecture behavioral of c_mux_bit_v6_0
-- Compiling package c_mux_bit_v6_0_comp
-- Loading package c_mux_bit_v6_0_comp
-- Compiling entity c_shift_fd_v6_0
-- Compiling architecture behavioral of c_shift_fd_v6_0
-- Compiling package c_shift_fd_v6_0_comp
-- Compiling package c_sin_cos_v4_2_pack
-- Compiling package body c_sin_cos_v4_2_pack
-- Loading package c_sin_cos_v4_2_pack
-- Compiling entity pipe_bhv_v4_2
-- Compiling architecture behavioral of pipe_bhv_v4_2
-- Compiling package pipe_bhv_v4_2_comp
-- Loading package c_shift_fd_v6_0_comp
-- Loading package c_sin_cos_v4_2_pack
-- Loading package pipe_bhv_v4_2_comp
-- Compiling entity c_sin_cos_v4_2
-- Compiling architecture behavioral of c_sin_cos_v4_2
-- Loading entity c_shift_fd_v6_0
-- Loading entity pipe_bhv_v4_2
-- Loading entity c_reg_fd_v6_0
-- Compiling package c_sin_cos_v4_2_comp
-- Loading package prims_constants_v9_0
-- Loading package prims_utils_v9_0
-- Compiling entity addr_gen_3gpp2_v2_0
-- Compiling architecture behavioral of addr_gen_3gpp2_v2_0
-- Compiling package addr_gen_3gpp2_v2_0_comp
-- Loading package addr_gen_3gpp2_v2_0_comp
-- Compiling entity addr_gen_3gpp2_v2_0_xst
-- Compiling architecture behavioral of addr_gen_3gpp2_v2_0_xst
-- Compiling package addr_gen_3gpp2_v2_0_xst_comp
-- Compiling package cic_pack_v3_0
-- Loading package cic_pack_v3_0
-- Compiling entity c_cic_v3_0
-- Compiling architecture behavioral of c_cic_v3_0
-- Compiling package c_cic_v3_0_comp
-- Compiling package tcc_intlv_3gpplte_v1_0_xst_comp
-- Compiling package tcc_intlv_3gpplte_v1_0_comp
-- Compiling package tcc_enc_802_16e_v2_1_xst_comp
-- Compiling package tcc_enc_802_16e_v2_1_comp
-- Loading package prims_constants_v2_0
-- Compiling package c_mac_v3_0_comp
-- Compiling package div_gen_v2_0_xst_comp
-- Compiling package div_gen_v2_0_comp
-- Compiling package div_gen_hdl_pkg_v2_0
-- Compiling package body div_gen_hdl_pkg_v2_0
-- Loading package div_gen_hdl_pkg_v2_0
-- Loading package div_gen_hdl_pkg_v2_0
-- Compiling package div_gen_pkg_v2_0
-- Compiling package body div_gen_pkg_v2_0
-- Loading package div_gen_pkg_v2_0
-- Compiling package bip_dsp48_mult_pkg_v1_0
-- Compiling package body bip_dsp48_mult_pkg_v1_0
-- Loading package bip_dsp48_mult_pkg_v1_0
-- Loading package std_logic_signed
-- Loading package xbip_pipe_v1_0_comp
-- Loading package bip_dsp48_mult_pkg_v1_0
-- Compiling entity xbip_dsp48_mult_v1_0
-- Compiling architecture behavioral of xbip_dsp48_mult_v1_0
-- Compiling package xbip_dsp48_mult_v1_0_comp
-- Loading package xbip_dsp48_mult_v1_0_comp
-- Compiling entity xbip_dsp48_mult_v1_0_xst
-- Compiling architecture behavioral of xbip_dsp48_mult_v1_0_xst
-- Compiling package xbip_dsp48_mult_v1_0_xst_comp
-- Compiling package bip_dsp48_multadd_pkg_v1_0
-- Compiling package body bip_dsp48_multadd_pkg_v1_0
-- Loading package bip_dsp48_multadd_pkg_v1_0
-- Loading package bip_dsp48_multadd_pkg_v1_0
-- Compiling entity xbip_dsp48_multadd_v1_0
-- Compiling architecture behavioral of xbip_dsp48_multadd_v1_0
-- Compiling package xbip_dsp48_multadd_v1_0_comp
-- Loading package xbip_dsp48_multadd_v1_0_comp
-- Compiling entity xbip_dsp48_multadd_v1_0_xst
-- Compiling architecture behavioral of xbip_dsp48_multadd_v1_0_xst
-- Compiling package xbip_dsp48_multadd_v1_0_xst_comp
-- Compiling package sid_const_pkg_behav_v3_1
-- Compiling package sid_mif_pkg_behav_v3_1
-- Compiling package body sid_mif_pkg_behav_v3_1
-- Loading package sid_mif_pkg_behav_v3_1
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(858782): :=0;IO0OOOI1IIIlIOIIOO0Il00I1lOOlIIIII:=0;WHILE(NOT(ENDFILE(MEMINITFILE))AND(IOl1I1O0IIO001llOlll1I1lOI1l0IIIII<IOl0I10010lIIIl000I1O1IO1IlOIIIIII))LOOP READLINE(MEMINITFILE,IIl1O1I0001l1001OllOOII0I10l1IIIII);READ(IIl1O1I0001l1001OllOOII0I10l1IIIII,IOl1Ol11IlIl0110l0OOll000lI11IIIII,
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(858782): (vcom-1283) Cannot reference file "meminitfile" inside pure function "iooiooi00l1oooli1ooo0i00ol0iliiiii".
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(858782): (vcom-1283) Cannot reference file "meminitfile" inside pure function "iooiooi00l1oooli1ooo0i00ol0iliiiii".
-- Loading package sid_const_pkg_behav_v3_1
-- Loading package sid_mif_pkg_behav_v3_1
-- Compiling package sid_pkg_behav_v3_1
-- Compiling package body sid_pkg_behav_v3_1
-- Loading package sid_pkg_behav_v3_1
-- Loading package sid_pkg_behav_v3_1
-- Compiling entity sid_bhv_forney_v3_1
-- Compiling architecture behavioral of sid_bhv_forney_v3_1
-- Compiling entity sid_bhv_rectangular_block_v3_1
-- Compiling architecture behavioral of sid_bhv_rectangular_block_v3_1
-- Compiling entity sid_v3_1
-- Compiling architecture behavioral of sid_v3_1
-- Compiling package sid_v3_1_comp
-- Compiling package body sid_v3_1_comp
-- Loading package sid_v3_1_comp
-- Loading package c_reg_fd_v9_1_comp
-- Compiling entity c_reg_fd_v9_1_xst
-- Compiling architecture behavioral of c_reg_fd_v9_1_xst
-- Compiling package c_reg_fd_v9_1_xst_comp
-- Loading package pkg_baseblox_v9_1
-- Loading package c_reg_fd_v9_1_xst_comp
-- Compiling entity dds_compiler_v2_0_reg
-- Compiling architecture synth of dds_compiler_v2_0_reg
-- Compiling package xcc_utils_v9_1
-- Compiling package body xcc_utils_v9_1
-- Loading package xcc_utils_v9_1
-- Compiling package pkg_dds_compiler_v2_0
-- Compiling package body pkg_dds_compiler_v2_0
-- Loading package pkg_dds_compiler_v2_0
-- Compiling package dds_compiler_v2_0_sim_comps
-- Loading package xcc_utils_v9_1
-- Loading package iputils_conv
-- Loading package pkg_dds_compiler_v2_0
-- Loading package dds_compiler_v2_0_sim_comps
-- Compiling entity dds_compiler_v2_0
-- Compiling architecture behavioral of dds_compiler_v2_0
-- Compiling package dds_compiler_v2_0_comp
-- Loading package dds_compiler_v2_0_comp
-- Compiling entity dds_compiler_v2_0_xst
-- Compiling architecture behavioral of dds_compiler_v2_0_xst
-- Compiling package dds_compiler_v2_0_xst_comp
-- Compiling package convolution_v6_1_xst_comp
-- Compiling package convolution_pack_v6_1
-- Compiling package body convolution_pack_v6_1
-- Loading package convolution_pack_v6_1
-- Loading package convolution_pack_v6_1
-- Compiling entity convolution_v6_1
-- Compiling architecture behavioral of convolution_v6_1
-- Compiling package convolution_v6_1_comp
-- Compiling package tcc_encoder_3gpplte_v1_0_xst_comp
-- Compiling package tcc_encoder_3gpplte_v1_0_comp
-- Compiling package addr_gen_802_16e_v2_1_comp
-- Compiling package addr_gen_802_16e_v2_1_xst_comp
-- Compiling entity dds_compiler_v1_1_reg
-- Compiling architecture synth of dds_compiler_v1_1_reg
-- Compiling package pkg_dds_compiler_v1_1
-- Compiling package body pkg_dds_compiler_v1_1
-- Loading package pkg_dds_compiler_v1_1
-- Compiling package dds_compiler_v1_1_sim_comps
-- Loading package pkg_dds_compiler_v1_1
-- Loading package dds_compiler_v1_1_sim_comps
-- Compiling entity dds_compiler_v1_1
-- Compiling architecture behavioral of dds_compiler_v1_1
-- Compiling package dds_compiler_v1_1_comp
-- Loading package dds_compiler_v1_1_comp
-- Compiling entity dds_compiler_v1_1_xst
-- Compiling architecture behavioral of dds_compiler_v1_1_xst
-- Compiling package dds_compiler_v1_1_xst_comp
-- Compiling entity cordic_v2_0
-- Loading package mult_const_pkg_v6_0
-- Loading package parm_v6_0_services
-- Loading package ccm_v6_0_services
-- Loading package sqm_v6_0_services
-- Loading package mult_gen_v6_0_services
-- Compiling package cordic_pack_beh_v2_0
-- Compiling package body cordic_pack_beh_v2_0
-- Loading package cordic_pack_beh_v2_0
-- Loading package cordic_pack_beh_v2_0
-- Compiling architecture behavioral of cordic_v2_0
-- Compiling package cordic_v2_0_comp
-- Compiling package dvb_s2_fec_encoder_v1_4_xst_comp
-- Compiling entity dvb_s2_fec_encoder_v1_4
-- Compiling architecture behavioral of dvb_s2_fec_encoder_v1_4
-- Compiling package dvb_s2_fec_encoder_v1_4_comp
-- Compiling package dlcr_3gpp_v1_0_comp
-- Compiling package dlcr_3gpp_v1_0_xst_comp
-- Compiling package dft_v3_0_comp
-- Compiling package dft_v3_0_xst_comp
-- Compiling package bip_dsp48_multacc_pkg_v1_0
-- Compiling package body bip_dsp48_multacc_pkg_v1_0
-- Loading package bip_dsp48_multacc_pkg_v1_0
-- Loading package bip_dsp48_multacc_pkg_v1_0
-- Compiling entity xbip_dsp48_multacc_v1_0
-- Compiling architecture behavioral of xbip_dsp48_multacc_v1_0
-- Compiling package xbip_dsp48_multacc_v1_0_comp
-- Loading package xbip_dsp48_multacc_v1_0_comp
-- Compiling entity bip_dsp48_multacc_v1_0_xst
-- Compiling architecture behavioral of bip_dsp48_multacc_v1_0_xst
-- Compiling package xbip_dsp48_multacc_v1_0_xst_comp
-- Loading package prims_constants_v7_0
-- Loading package prims_utils_v7_0
-- Loading package c_reg_fd_v7_0_comp
-- Compiling entity c_gate_bus_v7_0
-- Compiling architecture behavioral of c_gate_bus_v7_0
-- Compiling package c_gate_bus_v7_0_comp
-- Loading package mult_const_pkg_v7_0
-- Loading package parm_v7_0_services
-- Loading package ccm_v7_0_services
-- Loading package sqm_v7_0_services
-- Loading package mult_gen_v7_0_services
-- Compiling package mult_pkg_v7_0
-- Compiling package body mult_pkg_v7_0
-- Loading package mult_pkg_v7_0
-- Loading package mult_pkg_v7_0
-- Compiling entity mult_gen_v7_0_non_seq
-- Compiling architecture behavioral of mult_gen_v7_0_non_seq
-- Compiling package mult_gen_v7_0_non_seq_comp
-- Loading package mult_gen_v7_0_non_seq_comp
-- Compiling entity mult_gen_v7_0_seq
-- Compiling architecture behavioral of mult_gen_v7_0_seq
-- Compiling package mult_gen_v7_0_seq_comp
-- Loading package mult_gen_v7_0_seq_comp
-- Compiling entity mult_gen_v7_0
-- Compiling architecture behavioral of mult_gen_v7_0
-- Compiling package mult_gen_v7_0_comp
-- Loading package iputils_mem87
-- Compiling entity c_shift_ram_v7_0
-- Compiling architecture behavioral of c_shift_ram_v7_0
-- Compiling package c_shift_ram_v7_0_comp
-- Loading package family
-- Compiling package cmpy_v2_0_pkg
-- Compiling package body cmpy_v2_0_pkg
-- Loading package cmpy_v2_0_pkg
-- Loading package cmpy_v2_0_pkg
-- Compiling entity cmpy_v2_0
-- Compiling architecture behavioral of cmpy_v2_0
-- Compiling package cmpy_v2_0_comp
-- Compiling entity c_twos_comp_v7_0
-- Compiling architecture behavioral of c_twos_comp_v7_0
-- Compiling package c_twos_comp_v7_0_comp
-- Compiling package c_sin_cos_v5_0_pack
-- Compiling package body c_sin_cos_v5_0_pack
-- Loading package c_sin_cos_v5_0_pack
-- Compiling entity pipe_bhv_v5_0
-- Compiling architecture behavioral of pipe_bhv_v5_0
-- Compiling package pipe_bhv_v5_0_comp
-- Loading package c_shift_fd_v7_0_comp
-- Loading package c_sin_cos_v5_0_pack
-- Loading package pipe_bhv_v5_0_comp
-- Compiling entity c_sin_cos_v5_0
-- Compiling architecture behavioral of c_sin_cos_v5_0
-- Loading package c_mux_bit_v7_0_comp
-- Loading entity c_shift_fd_v7_0
-- Loading entity pipe_bhv_v5_0
-- Loading entity c_reg_fd_v7_0
-- Compiling package c_sin_cos_v5_0_comp
-- Compiling entity c_gate_bit_bus_v7_0
-- Compiling architecture behavioral of c_gate_bit_bus_v7_0
-- Compiling package c_gate_bit_bus_v7_0_comp
-- Loading package c_addsub_v7_0_comp
-- Compiling entity c_accum_v7_0
-- Compiling architecture behavioral of c_accum_v7_0
-- Compiling package c_accum_v7_0_comp
-- Loading package c_gate_bus_v7_0_comp
-- Loading package c_gate_bit_v7_0_comp
-- Loading package prims_comps_v7_0
-- Loading package c_compare_v7_0_comp
-- Loading package c_dist_mem_v7_1_comp
-- Loading package blkmemdp_pkg_v6_1
-- Loading package blkmemdp_v6_1_comp
-- Loading package mult_gen_v7_0_comp
-- Loading package c_mux_bus_v7_0_comp
-- Loading package c_shift_ram_v7_0_comp
-- Loading package cmpy_v2_0_comp
-- Loading package c_twos_comp_v7_0_comp
-- Loading package c_sin_cos_v5_0_comp
-- Loading package c_gate_bit_bus_v7_0_comp
-- Loading package c_accum_v7_0_comp
-- Compiling package fft31_pkg
-- Compiling package body fft31_pkg
-- Loading package fft31_pkg
-- Compiling package fft31_synth_pkg
-- Compiling package body fft31_synth_pkg
-- Loading package fft31_synth_pkg
-- Compiling package fft31_bb_comps
-- Compiling package fft31_synth_comps
-- Compiling package fft31_comps
-- Compiling entity fft31_equ_rtl
-- Compiling architecture xilinx of fft31_equ_rtl
-- Compiling entity fft31_fde_rtl
-- Compiling architecture xilinx of fft31_fde_rtl
-- Compiling entity fft31_fdre_rtl
-- Compiling architecture xilinx of fft31_fdre_rtl
-- Compiling entity fft31_reg_rs_rtl
-- Compiling architecture xilinx of fft31_reg_rs_rtl
-- Loading package vcomponents
-- Compiling entity fft31_reg_re_rtl
-- Compiling architecture xilinx of fft31_reg_re_rtl
-- Loading package fft31_synth_comps
-- Compiling entity fft31_cnt_tc_rtl
-- Compiling architecture xilinx of fft31_cnt_tc_rtl
-- Compiling entity fft31_cnt_tc_rtl_a
-- Compiling architecture xilinx of fft31_cnt_tc_rtl_a
-- Compiling entity fft31_r22_cnt_ctrl
-- Compiling architecture xilinx of fft31_r22_cnt_ctrl
-- Loading package fft31_synth_pkg
-- Compiling entity fft31_r22_flow_ctrl
-- Compiling architecture xilinx of fft31_r22_flow_ctrl
-- Compiling entity fft31_flow_control_a
-- Compiling architecture xilinx of fft31_flow_control_a
-- Compiling entity fft31_flow_control_b
-- Compiling architecture xilinx of fft31_flow_control_b
-- Compiling entity fft31_flow_control_c
-- Compiling architecture xilinx of fft31_flow_control_c
-- Compiling entity fft31_c_lut
-- Compiling architecture xilinx of fft31_c_lut
-- Loading package fft31_comps
-- Compiling entity fft31_c_lut_reg
-- Compiling architecture xilinx of fft31_c_lut_reg
-- Compiling entity fft31_c_lut_reg_sclr
-- Compiling architecture xilinx of fft31_c_lut_reg_sclr
-- Compiling entity fft31_fde
-- Compiling architecture xilinx of fft31_fde
-- Compiling entity fft31_reg_fde
-- Compiling architecture xilinx of fft31_reg_fde
-- Compiling entity fft31_reg_fde_sclr
-- Compiling architecture xilinx of fft31_reg_fde_sclr
-- Compiling entity fft31_reg_fde_sr_1
-- Compiling architecture xilinx of fft31_reg_fde_sr_1
-- Compiling entity fft31_adder
-- Compiling architecture xilinx of fft31_adder
-- Compiling entity fft31_adder_bypass
-- Compiling architecture xilinx of fft31_adder_bypass
-- Compiling entity fft31_compare
-- Compiling architecture xilinx of fft31_compare
-- Compiling entity fft31_sub_byp
-- Compiling architecture xilinx of fft31_sub_byp
-- Compiling entity fft31_sub_byp_j
-- Compiling architecture xilinx of fft31_sub_byp_j
-- Compiling entity fft31_subtracter
-- Compiling architecture xilinx of fft31_subtracter
-- Compiling entity fft31_xor_bit_gate
-- Compiling architecture xilinx of fft31_xor_bit_gate
-- Compiling entity fft31_xnor_bit_gate
-- Compiling architecture xilinx of fft31_xnor_bit_gate
-- Compiling entity fft31_mux_bus
-- Compiling architecture xilinx of fft31_mux_bus
-- Compiling entity fft31_mux_bus_sclr
-- Compiling architecture xilinx of fft31_mux_bus_sclr
-- Compiling entity fft31_mux_bus16
-- Compiling architecture xilinx of fft31_mux_bus16
-- Compiling entity fft31_mux_bus2
-- Compiling architecture xilinx of fft31_mux_bus2
-- Compiling entity fft31_mux_bus8
-- Compiling architecture xilinx of fft31_mux_bus8
-- Compiling entity fft31_mux_bus2_1
-- Compiling architecture xilinx of fft31_mux_bus2_1
-- Compiling entity fft31_ones_comp
-- Compiling architecture xilinx of fft31_ones_comp
-- Compiling entity fft31_twos_comp
-- Compiling architecture xilinx of fft31_twos_comp
-- Compiling entity fft31_and_gate
-- Compiling architecture xilinx of fft31_and_gate
-- Compiling entity fft31_and_bus_gate
-- Compiling architecture xilinx of fft31_and_bus_gate
-- Compiling entity fft31_and2
-- Compiling architecture xilinx of fft31_and2
-- Compiling entity fft31_shift_ram
-- Compiling architecture xilinx of fft31_shift_ram
-- Compiling entity fft31_shift_ram_1
-- Compiling architecture xilinx of fft31_shift_ram_1
-- Compiling entity fft31_shift_ram_sclr
-- Compiling architecture xilinx of fft31_shift_ram_sclr
-- Compiling entity fft31_shift_ram_1_sclr
-- Compiling architecture xilinx of fft31_shift_ram_1_sclr
-- Loading package fft31_pkg
-- Compiling entity fft31_mult
-- Compiling architecture xilinx of fft31_mult
-- Compiling entity fft31_dpm
-- Compiling architecture xilinx of fft31_dpm
-- Compiling entity fft31_dist_mem
-- Compiling architecture xilinx of fft31_dist_mem
-- Compiling entity fft31_sin_cos
-- Compiling architecture xilinx of fft31_sin_cos
-- Compiling entity fft31_max2_2
-- Compiling architecture xilinx of fft31_max2_2
-- Compiling entity fft31_comp8
-- Compiling architecture xilinx of fft31_comp8
-- Compiling entity fft31_range_r2
-- Compiling architecture xilinx of fft31_range_r2
-- Compiling entity fft31_range_r4
-- Compiling architecture xilinx of fft31_range_r4
-- Compiling entity fft31_arith_shift1
-- Compiling architecture xilinx of fft31_arith_shift1
-- Compiling entity fft31_arith_shift3
-- Compiling architecture xilinx of fft31_arith_shift3
-- Compiling entity fft31_r2_ranger
-- Compiling architecture xilinx of fft31_r2_ranger
-- Compiling entity fft31_in_ranger
-- Compiling architecture xilinx of fft31_in_ranger
-- Compiling entity fft31_r4_ranger
-- Compiling architecture xilinx of fft31_r4_ranger
-- Compiling entity fft31_scale_logic
-- Compiling architecture xilinx of fft31_scale_logic
-- Compiling entity fft31_r2_ovflo_gen
-- Compiling architecture xilinx of fft31_r2_ovflo_gen
-- Compiling entity fft31_overflow_gen
-- Compiling architecture xilinx of fft31_overflow_gen
-- Compiling entity fft31_butterfly_dsp48
-- Compiling architecture xilinx of fft31_butterfly_dsp48
-- Compiling entity fft31_butterfly_dsp48_bypass
-- Compiling architecture xilinx of fft31_butterfly_dsp48_bypass
-- Compiling entity fft31_butterfly
-- Compiling architecture xilinx of fft31_butterfly
-- Compiling entity fft31_butterfly_j
-- Compiling architecture xilinx of fft31_butterfly_j
-- Compiling entity fft31_bfly_byp
-- Compiling architecture xilinx of fft31_bfly_byp
-- Compiling entity fft31_bfly_byp_j
-- Compiling architecture xilinx of fft31_bfly_byp_j
-- Compiling entity fft31_complex_mult3
-- Compiling architecture xilinx of fft31_complex_mult3
-- Compiling entity fft31_complex_mult4
-- Compiling architecture xilinx of fft31_complex_mult4
-- Compiling entity fft31_dragonfly_dsp48
-- Compiling architecture xilinx of fft31_dragonfly_dsp48
-- Compiling entity fft31_dragonfly_dsp48_bypass
-- Compiling architecture xilinx of fft31_dragonfly_dsp48_bypass
-- Compiling entity fft31_dragonfly
-- Compiling architecture xilinx of fft31_dragonfly
-- Compiling entity fft31_dfly_byp
-- Compiling architecture xilinx of fft31_dfly_byp
-- Compiling entity fft31_unbiased_round
-- Compiling architecture xilinx of fft31_unbiased_round
-- Compiling entity fft31_pe4
-- Compiling architecture xilinx of fft31_pe4
-- Compiling entity fft31_io_addr_gen
-- Compiling architecture xilinx of fft31_io_addr_gen
-- Compiling entity fft31_rw_addr_gen
-- Compiling architecture xilinx of fft31_rw_addr_gen
-- Compiling entity fft31_rw_addr_gen_b
-- Compiling architecture xilinx of fft31_rw_addr_gen_b
-- Compiling entity fft31_tw_gen_p2
-- Compiling architecture xilinx of fft31_tw_gen_p2
-- Compiling entity fft31_tw_gen_p4
-- Compiling architecture xilinx of fft31_tw_gen_p4
-- Loading package fft31_bb_comps
-- Compiling entity fft31_tw_addr_gen
-- Compiling architecture xilinx of fft31_tw_addr_gen
-- Compiling entity fft31_out_addr_gen
-- Compiling architecture xilinx of fft31_out_addr_gen
-- Compiling entity fft31_out_addr_gen_b
-- Compiling architecture xilinx of fft31_out_addr_gen_b
-- Compiling entity fft31_in_switch4
-- Compiling architecture xilinx of fft31_in_switch4
-- Compiling entity fft31_out_switch4
-- Compiling architecture xilinx of fft31_out_switch4
-- Compiling entity fft31_r2_pe
-- Compiling architecture xilinx of fft31_r2_pe
-- Compiling entity fft31_r2_tw_addr
-- Compiling architecture xilinx of fft31_r2_tw_addr
-- Compiling entity fft31_r2_in_addr
-- Compiling architecture xilinx of fft31_r2_in_addr
-- Compiling entity fft31_r2_rw_addr
-- Compiling architecture xilinx of fft31_r2_rw_addr
-- Compiling entity fft31_r22_cmplx_mult
-- Compiling architecture xilinx of fft31_r22_cmplx_mult
-- Compiling entity fft31_r22_bfly_byp
-- Compiling architecture xilinx of fft31_r22_bfly_byp
-- Compiling entity fft31_r22_memory
-- Compiling architecture xilinx of fft31_r22_memory
-- Compiling entity fft31_r22_tw_gen
-- Compiling architecture xilinx of fft31_r22_tw_gen
-- Compiling entity fft31_r22_ovflo
-- Compiling architecture xilinx of fft31_r22_ovflo
-- Compiling entity fft31_r22_bf1_last_even
-- Compiling architecture xilinx of fft31_r22_bf1_last_even
-- Compiling entity fft31_r22_bf1_last_odd
-- Compiling architecture xilinx of fft31_r22_bf1_last_odd
-- Compiling entity fft31_r22_bf1_penult_odd
-- Compiling architecture xilinx of fft31_r22_bf1_penult_odd
-- Compiling entity fft31_r22_bf1_sp
-- Compiling architecture xilinx of fft31_r22_bf1_sp
-- Compiling entity fft31_r22_bf1
-- Compiling architecture xilinx of fft31_r22_bf1
-- Compiling entity fft31_r22_bf2_last_even
-- Compiling architecture xilinx of fft31_r22_bf2_last_even
-- Compiling entity fft31_r22_bf2_penult_even
-- Compiling architecture xilinx of fft31_r22_bf2_penult_even
-- Compiling entity fft31_r22_bf2_penult_odd
-- Compiling architecture xilinx of fft31_r22_bf2_penult_odd
-- Compiling entity fft31_r22_bf2_sp
-- Compiling architecture xilinx of fft31_r22_bf2_sp
-- Compiling entity fft31_r22_bf2
-- Compiling architecture xilinx of fft31_r22_bf2
-- Compiling entity fft31_r22_pe
-- Compiling architecture xilinx of fft31_r22_pe
-- Compiling entity fft31_r22_pe_last
-- Compiling architecture xilinx of fft31_r22_pe_last
-- Compiling entity xfft_v3_1_a
-- Compiling architecture xilinx of xfft_v3_1_a
-- Compiling entity xfft_v3_1_b
-- Compiling architecture xilinx of xfft_v3_1_b
-- Compiling entity xfft_v3_1_c
-- Compiling architecture xilinx of xfft_v3_1_c
-- Compiling entity xfft_v3_1_d
-- Compiling architecture xilinx of xfft_v3_1_d
-- Compiling entity xfft_v3_1
-- Compiling architecture behavioral of xfft_v3_1
-- Compiling package xfft_v3_1_comp
-- Compiling package body xfft_v3_1_comp
-- Loading package xfft_v3_1_comp
-- Compiling package rs_encoder_v6_0_consts
-- Compiling package body rs_encoder_v6_0_consts
-- Loading package rs_encoder_v6_0_consts
-- Loading package rs_encoder_v6_0_consts
-- Compiling entity rs_encoder_v6_0
-- Compiling architecture behavioral of rs_encoder_v6_0
-- Compiling package rs_encoder_v6_0_comp
-- Loading package rs_encoder_v6_0_comp
-- Compiling entity rs_encoder_v6_0_xst
-- Compiling architecture behavioral of rs_encoder_v6_0_xst
-- Compiling package rs_encoder_v6_0_xst_comp
-- Compiling package sim_pkg
-- Compiling package body sim_pkg
-- Loading package sim_pkg
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914421):     file_open(mif_status,filepointer,mif_file,read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914421): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914423):     while (not(endfile(filepointer)) and (lines < depth)) loop
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914423): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914425):       readline(filepointer, dataline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914425): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914426):       exit when endfile(filepointer);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914426): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914462):     file_close(filepointer);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914462): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914828):   file_open(mif_status,filepointer,filename,read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914828): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914830):   while (not(endfile(filepointer)) and (lines < number_of_values+offset)) loop
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914830): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914831):     readline(filepointer, dataline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914831): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914843):   file_close(filepointer);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914843): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914869):   file_open(mif_status,filepointer,filename,read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914869): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data_bin".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914871):   while (not(endfile(filepointer)) and (lines < number_of_values+offset)) loop
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914871): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data_bin".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914872):     readline(filepointer, dataline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914872): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data_bin".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914883):   file_close(filepointer);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914883): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data_bin".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914904):   file_open(mif_status,filepointer,filename,write_mode); 
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914904): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data_hex".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914913):     writeline(filepointer,write_line);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914913): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data_hex".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914916):   file_close(filepointer);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914916): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data_hex".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914936):   file_open(mif_status,filepointer,filename,write_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914936): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914954):     writeline(filepointer,write_line);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914954): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914957):   file_close(filepointer);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914957): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914976):         file_open(mif_status,filepointer,filename,read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914976): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_mem_mif_file".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914980):         while (not(endfile(filepointer)) and (lines < number_of_values+offset)) loop
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914980): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_mem_mif_file".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914985):                 readline(filepointer, dataline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(914985): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_mem_mif_file".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(915007):         file_close(filepointer);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(915007): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_mem_mif_file".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(915023):         file_open(mif_status,inpfile,filename,read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(915023): (vcom-1283) Cannot reference file "inpfile" inside pure function "get_number_of_inputs".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(915025):         while (not(endfile(inpfile))) loop
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(915025): (vcom-1283) Cannot reference file "inpfile" inside pure function "get_number_of_inputs".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(915026):                 readline(inpfile, oneline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(915026): (vcom-1283) Cannot reference file "inpfile" inside pure function "get_number_of_inputs".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(915030):         file_close(inpfile);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(915030): (vcom-1283) Cannot reference file "inpfile" inside pure function "get_number_of_inputs".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(915465):   if (get_number_of_inputs(elab_dir&mif_file)<param.num_taps*param.num_filts) then
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(915465): (vcom-1284) Cannot call side-effect function "get_number_of_inputs" from pure function "gen_mif_files".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(915470):     report int_to_str(get_number_of_inputs(elab_dir&mif_file) ) severity note;
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(915470): (vcom-1284) Cannot call side-effect function "get_number_of_inputs" from pure function "gen_mif_files".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(915486):                                      filter*param.num_taps);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(915486): (vcom-1284) Cannot call side-effect function "read_coef_data" from pure function "gen_mif_files".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(915961):                                     mac_coefficients(mac)                  );
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(915961): (vcom-1284) Cannot call side-effect function "write_coef_data" from pure function "gen_mif_files".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(915980):                                     half_band_centre_value);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(915980): (vcom-1284) Cannot call side-effect function "write_coef_data" from pure function "gen_mif_files".
-- Compiling package fir_compiler_v3_0_xst_comp
-- Compiling package pkg_name
-- Compiling package body pkg_name
-- Loading package pkg_name
-- Compiling package fir_compiler_v3_0_comp
-- Compiling entity xfft_v5_0
-- Compiling architecture behavioral of xfft_v5_0
-- Compiling package xfft_v5_0_comp
-- Loading package xfft_v5_0_comp
-- Compiling entity xfft_v5_0_xst
-- Compiling architecture behavioral of xfft_v5_0_xst
-- Compiling package xfft_v5_0_xst_comp
-- Compiling package dafir_pack_v8_0
-- Loading package dafir_pack_v8_0
-- Compiling entity c_da_fir_v8_0
-- Compiling architecture behavioral of c_da_fir_v8_0
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(924147):     WHILE (NOT(endfile(coeffile)) AND (lines <= number_of_values)) LOOP
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(924147): (vcom-1283) Cannot reference file "coeffile" inside pure function "read_coefficients".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(924148):       readline(coeffile, hexline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(924148): (vcom-1283) Cannot reference file "coeffile" inside pure function "read_coefficients".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(924185):     filter_coefficients := read_coefficients(filename, orig_number_of_taps, nrz_coef );
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(924185): (vcom-1284) Cannot call side-effect function "read_coefficients" from pure function "assign_filter_coefficients".
-- Compiling package c_da_fir_v8_0_comp
-- Compiling package dafir_pack_v6_0
-- Loading package dafir_pack_v6_0
-- Compiling entity c_da_fir_v6_0
-- Compiling architecture behavioral of c_da_fir_v6_0
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(925596):     WHILE (NOT(endfile(coeffile)) AND (lines <= number_of_values)) LOOP
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(925596): (vcom-1283) Cannot reference file "coeffile" inside pure function "read_coefficients".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(925597):       readline(coeffile, hexline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(925597): (vcom-1283) Cannot reference file "coeffile" inside pure function "read_coefficients".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(925635):     filter_coefficients := read_coefficients(filename, orig_number_of_taps, nrz_coef );
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(925635): (vcom-1284) Cannot call side-effect function "read_coefficients" from pure function "assign_filter_coefficients".
-- Compiling package da_fir_comps
-- Compiling package convolution_pack_v4_0
-- Compiling package body convolution_pack_v4_0
-- Loading package convolution_pack_v4_0
-- Loading package convolution_pack_v4_0
-- Compiling entity convolution_v4_0
-- Compiling architecture behavioral of convolution_v4_0
-- Compiling package convolution_v4_0_comp
-- Compiling package da_2d_dct_pack_v2_0
-- Compiling package body da_2d_dct_pack_v2_0
-- Loading package da_2d_dct_pack_v2_0
-- Compiling package da_1d_dct_pack_v2_1
-- Compiling package body da_1d_dct_pack_v2_1
-- Loading package da_1d_dct_pack_v2_1
-- Loading package da_1d_dct_pack_v2_1
-- Compiling entity c_da_1d_dct_v2_1
-- Compiling architecture behavioral of c_da_1d_dct_v2_1
-- Compiling package da_1d_dct_v2_1_comp
-- Loading package da_1d_dct_v2_1_comp
-- Loading package da_2d_dct_pack_v2_0
-- Compiling entity c_da_2d_dct_v2_0
-- Compiling architecture behavioral of c_da_2d_dct_v2_0
-- Compiling package da_2d_dct_v2_0_comp
-- Compiling entity tcc_dec_802_16e_basestation_v3_1
-- Compiling architecture behavioral of tcc_dec_802_16e_basestation_v3_1
-- Compiling package tcc_dec_802_16e_basestation_v3_1_comp
-- Loading package tcc_dec_802_16e_basestation_v3_1_comp
-- Compiling entity tcc_dec_802_16e_basestation_v3_1_xst
-- Compiling architecture behavioral of tcc_dec_802_16e_basestation_v3_1_xst
-- Compiling package tcc_dec_802_16e_basestation_v3_1_xst_comp
-- Compiling entity tcc_dec_802_16e_basestation_v3_0
-- Compiling architecture behavioral of tcc_dec_802_16e_basestation_v3_0
-- Compiling package tcc_dec_802_16e_basestation_v3_0_comp
-- Loading package tcc_dec_802_16e_basestation_v3_0_comp
-- Compiling entity tcc_dec_802_16e_basestation_v3_0_xst
-- Compiling architecture behavioral of tcc_dec_802_16e_basestation_v3_0_xst
-- Compiling package tcc_dec_802_16e_basestation_v3_0_xst_comp
-- Compiling package viterbi_pack_v5
-- Compiling package body viterbi_pack_v5
-- Loading package viterbi_pack_v5
-- Loading package viterbi_pack_v5
-- Compiling entity viterbi_v5_0
-- Compiling architecture behavioral of viterbi_v5_0
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package prims_constants_v7_0
-- Compiling package viterbi_v5_0_comp
-- Compiling package dafir_pack_v9_0
-- Loading package textio
-- Loading package dafir_pack_v9_0
-- Loading package ul_utils
-- Compiling entity c_da_fir_v9_0
-- Compiling architecture behavioral of c_da_fir_v9_0
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(931670):     WHILE (NOT(endfile(coeffile)) AND (lines <= number_of_values)) LOOP
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(931670): (vcom-1283) Cannot reference file "coeffile" inside pure function "read_coefficients".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(931671):       readline(coeffile, hexline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(931671): (vcom-1283) Cannot reference file "coeffile" inside pure function "read_coefficients".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(931708):     filter_coefficients := read_coefficients(filename, orig_number_of_taps, nrz_coef );
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(931708): (vcom-1284) Cannot call side-effect function "read_coefficients" from pure function "assign_filter_coefficients".
-- Compiling package c_da_fir_v9_0_comp
-- Loading package c_da_fir_v9_0_comp
-- Compiling entity c_da_fir_v9_0_xst
-- Compiling architecture xilinx of c_da_fir_v9_0_xst
-- Compiling package c_da_fir_v9_0_xst_comp
-- Compiling package c_dds_v4_2_comp
-- Compiling package tcc_decoder_behv_pkg_v1_0
-- Compiling package body tcc_decoder_behv_pkg_v1_0
-- Loading package tcc_decoder_behv_pkg_v1_0
-- Loading package tcc_decoder_behv_pkg_v1_0
-- Compiling entity tcc_decoder_v1_0
-- Compiling architecture behavioral of tcc_decoder_v1_0
-- Compiling package tcc_decoder_v1_0_comp
-- Compiling package body tcc_decoder_v1_0_comp
-- Loading package tcc_decoder_v1_0_comp
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Compiling package pkg_dds_compiler_v2_1
-- Compiling package body pkg_dds_compiler_v2_1
-- Loading package pkg_dds_compiler_v2_1
-- Compiling package dds_compiler_v2_1_sim_comps
-- Loading package numeric_std
-- Loading package math_real
-- Loading package prims_constants_v9_1
-- Loading package prims_utils_v9_1
-- Loading package xcc_utils_v9_1
-- Loading package iputils_conv
-- Loading package pkg_dds_compiler_v2_1
-- Loading package dds_compiler_v2_1_sim_comps
-- Compiling entity dds_compiler_v2_1
-- Compiling architecture behavioral of dds_compiler_v2_1
-- Compiling package dds_compiler_v2_1_comp
-- Loading package dds_compiler_v2_1_comp
-- Compiling entity dds_compiler_v2_1_xst
-- Compiling architecture behavioral of dds_compiler_v2_1_xst
-- Compiling package dds_compiler_v2_1_xst_comp
-- Loading package pkg_baseblox_v9_1
-- Loading package c_reg_fd_v9_1_xst_comp
-- Compiling entity dds_compiler_v2_1_reg
-- Compiling architecture synth of dds_compiler_v2_1_reg
-- Compiling package tcc_encoder_3gpp_v3_1_comp
-- Compiling package tcc_encoder_3gpp_v3_1_xst_comp
-- Compiling entity xfft_v6_0
-- Compiling architecture behavioral of xfft_v6_0
-- Compiling package xfft_v6_0_comp
-- Loading package xfft_v6_0_comp
-- Compiling entity xfft_v6_0_xst
-- Compiling architecture behavioral of xfft_v6_0_xst
-- Compiling package xfft_v6_0_xst_comp
-- Loading package family
-- Loading package mult_const_pkg_v7_0
-- Loading package parm_v7_0_services
-- Loading package ccm_v7_0_services
-- Loading package sqm_v7_0_services
-- Loading package mult_gen_v7_0_services
-- Compiling package cmpy_v2_1_pkg
-- Compiling package body cmpy_v2_1_pkg
-- Loading package cmpy_v2_1_pkg
-- Loading package cmpy_v2_1_pkg
-- Loading package iputils_std_logic_arith
-- Loading package iputils_std_logic_signed
-- Compiling entity cmpy_v2_1
-- Compiling architecture behavioral of cmpy_v2_1
-- Compiling package cmpy_v2_1_comp
-- Compiling package rs_encoder_v5_0_comp
-- Compiling package body rs_encoder_v5_0_comp
-- Loading package rs_encoder_v5_0_comp
-- Loading package rs_encoder_v5_0_comp
-- Compiling entity rs_encoder_v5_0
-- Compiling architecture behavioral of rs_encoder_v5_0
-- Loading package prims_constants_v9_0
-- Compiling package convolution_pack_v6_0
-- Compiling package body convolution_pack_v6_0
-- Loading package convolution_pack_v6_0
-- Loading package convolution_pack_v6_0
-- Compiling entity convolution_v6_0
-- Compiling architecture behavioral of convolution_v6_0
-- Compiling package convolution_v6_0_comp
-- Compiling package convolution_v6_0_xst_comp
-- Compiling package mac_fir_v4_0_comp
-- Compiling entity hrdiv_v1_0
-- Compiling architecture behavioral of hrdiv_v1_0
-- Compiling package hrdiv_v1_0_comp
-- Loading package hrdiv_v1_0_comp
-- Compiling entity hrdiv_v1_0_xst
-- Compiling architecture behavioral of hrdiv_v1_0_xst
-- Compiling package hrdiv_v1_0_xst_comp
-- Loading package std_logic_unsigned
-- Loading package bip_utils_pkg_v1_0
-- Loading package bip_usecase_utils_pkg_v1_0
-- Loading package bip_bram18k_v1_0_pkg
-- Compiling package hrdiv_hdl_pkg_v1_0
-- Compiling package body hrdiv_hdl_pkg_v1_0
-- Loading package hrdiv_hdl_pkg_v1_0
-- Loading package hrdiv_hdl_pkg_v1_0
-- Compiling package hrdiv_pkg_v1_0
-- Compiling package body hrdiv_pkg_v1_0
-- Loading package hrdiv_pkg_v1_0
-- Compiling package cic_compiler_v1_1_pkg
-- Compiling package body cic_compiler_v1_1_pkg
-- Loading package cic_compiler_v1_1_pkg
-- Loading package cic_compiler_v1_1_pkg
-- Compiling package cic_compiler_v1_1_sim_comps
-- Loading package cic_compiler_v1_1_sim_comps
-- Compiling entity cic_compiler_v1_1
-- Compiling architecture behavioral of cic_compiler_v1_1
-- Compiling package cic_compiler_v1_1_comp
-- Compiling package body cic_compiler_v1_1_comp
-- Loading package cic_compiler_v1_1_comp
-- Loading package cic_compiler_v1_1_comp
-- Compiling entity cic_compiler_v1_1_xst
-- Compiling architecture behavioral of cic_compiler_v1_1_xst
-- Compiling package cic_compiler_v1_1_xst_comp
-- Compiling entity cic_compiler_v1_1_decimate_bhv
-- Compiling architecture behavioral of cic_compiler_v1_1_decimate_bhv
-- Compiling entity cic_compiler_v1_1_interpolate_bhv
-- Compiling architecture behavioral of cic_compiler_v1_1_interpolate_bhv
-- Compiling package sid_const_pkg_behav_v3_0
-- Compiling package sid_mif_pkg_behav_v3_0
-- Compiling package body sid_mif_pkg_behav_v3_0
-- Loading package sid_mif_pkg_behav_v3_0
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(944479):  IIIO10O1ll1l0O0IOl0l1lllO0lI1IIIII:=II0IOOI1Il101lO1O010O0O0IO10IOIIII;ELSE IIIO10O1ll1l0O0IOl0l1lllO0lI1IIIII:=IOO1l1010O10O10I0llO11O100O1IOIIII;END IF;IIIlOO0OOl101Ol0Oll10O1lOIIO0IIIII:=0;IIIIlI10IO0IlIll11O0O1OII0OIIOIIII:=0;WHILE(NOT(ENDFILE(MEMINITFILE))AND(IIIlOO0OOl101Ol0Oll10O1lOIIO0IIIII<IIIO10O1ll1l0O0IOl0l1lllO0lI1IIIII))
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(944479): (vcom-1283) Cannot reference file "meminitfile" inside pure function "ioo1i1li11ol1l1oollliiii1l1ioiiiii".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(944480): LOOP READLINE(MEMINITFILE,IOOIOOI00l1OOOlI1OOO0I00Ol0IlIIIII);READ(IOOIOOI00l1OOOlI1OOO0I00Ol0IlIIIII,IIl1O1I0001l1001OllOOII0I10l1IIIII,III0OI0OlIOOl1Ol1I0l00O0lI1IIIIIII);ASSERT III0OI0OlIOOl1Ol1I0l00O0lI1IIIIIII REPORT
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(944480): (vcom-1283) Cannot reference file "meminitfile" inside pure function "ioo1i1li11ol1l1oollliiii1l1ioiiiii".
-- Loading package sid_const_pkg_behav_v3_0
-- Loading package sid_mif_pkg_behav_v3_0
-- Compiling package sid_pkg_behav_v3_0
-- Compiling package body sid_pkg_behav_v3_0
-- Loading package sid_pkg_behav_v3_0
-- Loading package sid_pkg_behav_v3_0
-- Compiling entity sid_bhv_forney_v3_0
-- Compiling architecture behavioral of sid_bhv_forney_v3_0
-- Compiling entity sid_bhv_rectangular_block_v3_0
-- Compiling architecture behavioral of sid_bhv_rectangular_block_v3_0
-- Compiling entity sid_v3_0
-- Compiling architecture behavioral of sid_v3_0
-- Compiling package sid_v3_0_comp
-- Compiling package body sid_v3_0_comp
-- Loading package sid_v3_0_comp
-- Compiling package sid_v5_1_comp_pkg
-- Compiling package body sid_v5_1_comp_pkg
-- Loading package sid_v5_1_comp_pkg
-- Loading package prims_utils_v9_0
-- Compiling package sid_const_pkg_behav_v5_1
-- Compiling package sid_mif_pkg_behav_v5_1
-- Compiling package body sid_mif_pkg_behav_v5_1
-- Loading package sid_mif_pkg_behav_v5_1
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(945643):         WHILE (NOT(ENDFILE(meminitfile)) AND (num_lines < total_lines)) LOOP
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(945643): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_meminit_file".
###### /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(945644):           READLINE(meminitfile, bitline);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/XilinxCoreLib_source.vhd(945644): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_meminit_file".
-- Loading package sid_const_pkg_behav_v5_1
-- Loading package sid_mif_pkg_behav_v5_1
-- Compiling package sid_pkg_behav_v5_1
-- Compiling package body sid_pkg_behav_v5_1
-- Loading package sid_pkg_behav_v5_1
-- Loading package sid_pkg_behav_v5_1
-- Compiling entity sid_bhv_forney_v5_1
-- Compiling architecture behavioral of sid_bhv_forney_v5_1
-- Compiling entity sid_bhv_rectangular_block_v5_1
-- Compiling architecture behavioral of sid_bhv_rectangular_block_v5_1
-- Compiling entity sid_v5_1
-- Compiling architecture behavioral of sid_v5_1
-- Loading package sid_v5_1_comp_pkg
-- Compiling package sid_v5_1_comp
-- Loading package sid_v5_1_comp
-- Compiling entity sid_v5_1_xst
-- Compiling architecture behavioral of sid_v5_1_xst
-- Compiling package sid_v5_1_xst_comp
-- Compiling package mac_fir_v2_0_comp
-- Compiling package mac_fir_v2_0_pack
-- Compiling package floating_point_v2_0_consts
-- Loading package floating_point_v2_0_consts
-- Compiling package floating_point_pkg_v2_0
-- Compiling package body floating_point_pkg_v2_0
-- Loading package floating_point_pkg_v2_0
-- Loading package floating_point_pkg_v2_0
-- Compiling entity flt_pt_operator_v2_0
-- Compiling architecture behavioral of flt_pt_operator_v2_0
-- Compiling entity floating_point_v2_0_xst
-- Compiling architecture behavioral of floating_point_v2_0_xst
-- Compiling package floating_point_v2_0_xst_comp
-- Loading package floating_point_v2_0_xst_comp
-- Compiling entity floating_point_v2_0
-- Compiling architecture behavioral of floating_point_v2_0
-- Compiling package floating_point_v2_0_comp
-- Loading package mult_gen_pkg_v10_1
-- Compiling package xbip_multadd_pkg_v1_0
-- Compiling package body xbip_multadd_pkg_v1_0
-- Loading package xbip_multadd_pkg_v1_0
-- Loading package xbip_pipe_v1_0_comp
-- Loading package xbip_multadd_pkg_v1_0
-- Compiling entity xbip_multadd_v1_0
-- Compiling architecture behavioral of xbip_multadd_v1_0
-- Compiling package xbip_multadd_v1_0_comp
-- Loading package xbip_multadd_v1_0_comp
-- Compiling entity xbip_multadd_v1_0_xst
-- Compiling architecture behavioral of xbip_multadd_v1_0_xst
-- Compiling package xbip_multadd_v1_0_xst_comp
-- Compiling entity searcher_3gpp_v1_0
-- Compiling architecture behavioral of searcher_3gpp_v1_0
-- Compiling package searcher_3gpp_v1_0_comp
-- Loading package searcher_3gpp_v1_0_comp
-- Compiling entity searcher_3gpp_v1_0_xst
-- Compiling architecture behavioral of searcher_3gpp_v1_0_xst
-- Compiling package searcher_3gpp_v1_0_xst_comp
-- Compiling package addr_gen_3gpp_top_level_pkg_v4_0
-- Loading package addr_gen_3gpp_top_level_pkg_v4_0
-- Compiling package addr_gen_3gpp_v4_0_comp
-- Compiling package body addr_gen_3gpp_v4_0_comp
-- Loading package addr_gen_3gpp_v4_0_comp
-- Compiling package addr_gen_3gpp_v4_0_xst_comp
-- Compiling package body addr_gen_3gpp_v4_0_xst_comp
-- Loading package addr_gen_3gpp_v4_0_xst_comp
-- Compiling package xfft_v3_2_comp
-- Compiling package body xfft_v3_2_comp
-- Loading package xfft_v3_2_comp
-- Compiling entity ldpc_802_16_enc_v1_0
-- Compiling architecture behavioral of ldpc_802_16_enc_v1_0
-- Compiling package ldpc_802_16_enc_v1_0_comp
-- Compiling package ldpc_802_16_enc_v1_0_xst_comp
-- Compiling package sid_const_pkg_behav_turbo_v1_0
-- Loading package sid_const_pkg_behav_turbo_v1_0
-- Compiling package sid_pkg_behav_turbo_v1_0
-- Compiling package body sid_pkg_behav_turbo_v1_0
-- Loading package sid_pkg_behav_turbo_v1_0
-- Loading package sid_pkg_behav_turbo_v1_0
-- Compiling entity sid_turbo_v1_0
-- Compiling architecture behavioral of sid_turbo_v1_0
-- Compiling package sid_turbo_v1_0_comp
-- Compiling package fir_compiler_v3_1_xst_comp
-- Compiling package fir_compiler_v3_1_comp

END_COMPILE:XilinxCoreLib

==============================================================================

    > Log file /opt/Xilinx/10.1/ISE/vhdl/mti_se/XilinxCoreLib/cxl_XilinxCoreLib.log generated
    > Library mapping successful, setup file(s) modelsim.ini updated

compxlib[XilinxCoreLib]: No error(s), 199 warning(s)

--> Compiling vhdl simprim library
    > Simprim compiled to /opt/Xilinx/10.1/ISE/vhdl/mti_se/simprim

==============================================================================
START_COMPILE simprim


Modifying /opt/modelsim/modeltech/modelsim.ini

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package vital_timing
-- Compiling package vcomponents

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package vital_timing
-- Loading package vital_primitives
-- Loading package textio
-- Compiling package vpackage
-- Compiling package body vpackage
-- Loading package vpackage

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package vital_timing
-- Loading package vital_primitives
-- Compiling entity x_and16
-- Compiling architecture x_and16_v of x_and16
-- Compiling entity x_and2
-- Compiling architecture x_and2_v of x_and2
-- Compiling entity x_and32
-- Compiling architecture x_and32_v of x_and32
-- Compiling entity x_and3
-- Compiling architecture x_and3_v of x_and3
-- Compiling entity x_and4
-- Compiling architecture x_and4_v of x_and4
-- Compiling entity x_and5
-- Compiling architecture x_and5_v of x_and5
-- Compiling entity x_and6
-- Compiling architecture x_and6_v of x_and6
-- Compiling entity x_and7
-- Compiling architecture x_and7_v of x_and7
-- Compiling entity x_and8
-- Compiling architecture x_and8_v of x_and8
-- Compiling entity x_and9
-- Compiling architecture x_and9_v of x_and9
-- Compiling entity x_bpad
-- Compiling architecture x_bpad_v of x_bpad
-- Compiling entity x_bscan_fpgacore
-- Compiling architecture x_bscan_fpgacore_v of x_bscan_fpgacore
-- Compiling entity x_bscan_spartan2
-- Compiling architecture x_bscan_spartan2_v of x_bscan_spartan2
-- Compiling entity x_bscan_spartan3
-- Compiling architecture x_bscan_spartan3_v of x_bscan_spartan3
-- Compiling entity x_bscan_virtex2
-- Compiling architecture x_bscan_virtex2_v of x_bscan_virtex2
-- Compiling entity x_bscan_virtex
-- Compiling architecture x_bscan_virtex_v of x_bscan_virtex
-- Loading package vcomponents
-- Compiling entity x_bufgmux_1
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(1608):       tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(1608): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_bufgmux_1_v of x_bufgmux_1
-- Compiling entity x_bufgmux
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(1844):       tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(1844): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_bufgmux_v of x_bufgmux
-- Loading package textio
-- Loading package vpackage
-- Compiling entity x_buf
-- Compiling architecture x_buf_v of x_buf
-- Compiling entity x_ckbuf
-- Compiling architecture x_ckbuf_v of x_ckbuf
-- Compiling entity x_clk_div
-- Compiling architecture x_clk_div_v of x_clk_div
-- Compiling entity x_clkdlle_maximum_period_check
-- Compiling architecture x_clkdlle_maximum_period_check_v of x_clkdlle_maximum_period_check
-- Compiling entity x_clkdlle
-- Compiling architecture x_clkdlle_v of x_clkdlle
-- Compiling entity x_clkdll_maximum_period_check
-- Compiling architecture x_clkdll_maximum_period_check_v of x_clkdll_maximum_period_check
-- Compiling entity x_clkdll
-- Compiling architecture x_clkdll_v of x_clkdll
-- Compiling entity x_dcm_sp_clock_divide_by_2
-- Compiling architecture x_dcm_sp_clock_divide_by_2_v of x_dcm_sp_clock_divide_by_2
-- Compiling entity x_dcm_sp_maximum_period_check
-- Compiling architecture x_dcm_sp_maximum_period_check_v of x_dcm_sp_maximum_period_check
-- Compiling entity x_dcm_sp_clock_lost
-- Compiling architecture x_dcm_sp_clock_lost_v of x_dcm_sp_clock_lost
-- Compiling entity x_dcm_sp
-- Compiling architecture x_dcm_sp_v of x_dcm_sp
-- Compiling entity x_dcm_clock_divide_by_2
-- Compiling architecture x_dcm_clock_divide_by_2_v of x_dcm_clock_divide_by_2
-- Compiling entity x_dcm_maximum_period_check
-- Compiling architecture x_dcm_maximum_period_check_v of x_dcm_maximum_period_check
-- Compiling entity x_dcm_clock_lost
-- Compiling architecture x_dcm_clock_lost_v of x_dcm_clock_lost
-- Compiling entity x_dcm
-- Compiling architecture x_dcm_v of x_dcm
-- Compiling entity x_fddrcpe
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(7981):     tbpd_GSR_Q_C0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(7981): (vcom-1288) VITAL timing generic "tbpd_gsr_q_c0" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8002):     tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8002): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8011):     tisd_GSR_C0 : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8011): (vcom-1288) VITAL timing generic "tisd_gsr_c0" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8012):     tisd_GSR_C1 : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8012): (vcom-1288) VITAL timing generic "tisd_gsr_c1" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8019):     tpd_GSR_Q : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8019): (vcom-1288) VITAL timing generic "tpd_gsr_q" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8027):     tpw_GSR_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8027): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8032):     trecovery_GSR_C0_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8032): (vcom-1288) VITAL timing generic "trecovery_gsr_c0_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8033):     trecovery_GSR_C1_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8033): (vcom-1288) VITAL timing generic "trecovery_gsr_c1_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8039):     tremoval_GSR_C0_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8039): (vcom-1288) VITAL timing generic "tremoval_gsr_c0_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8040):     tremoval_GSR_C1_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8040): (vcom-1288) VITAL timing generic "tremoval_gsr_c1_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_fddrcpe_v of x_fddrcpe
-- Compiling entity x_fddrrse
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8509):     tbpd_GSR_Q_C0 : VitalDelayType01 := (0.000 ns, 0.000 ns);    
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8509): (vcom-1288) VITAL timing generic "tbpd_gsr_q_c0" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8536):     tipd_GSR : VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8536): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8540):     tisd_GSR_C0 : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8540): (vcom-1288) VITAL timing generic "tisd_gsr_c0" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8541):     tisd_GSR_C1 : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8541): (vcom-1288) VITAL timing generic "tisd_gsr_c1" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8553):     tpd_GSR_Q : VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8553): (vcom-1288) VITAL timing generic "tpd_gsr_q" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8559):     tpw_GSR_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8559): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8563):     trecovery_GSR_C0_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8563): (vcom-1288) VITAL timing generic "trecovery_gsr_c0_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8564):     trecovery_GSR_C1_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8564): (vcom-1288) VITAL timing generic "trecovery_gsr_c1_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8566):     tremoval_GSR_C0_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8566): (vcom-1288) VITAL timing generic "tremoval_gsr_c0_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8567):     tremoval_GSR_C1_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(8567): (vcom-1288) VITAL timing generic "tremoval_gsr_c1_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_fddrrse_v of x_fddrrse
-- Compiling entity x_fdd
-- Compiling architecture x_fdd_v of x_fdd
-- Compiling entity x_ff_cpld
-- Compiling architecture x_ff_cpld_v of x_ff_cpld
-- Compiling entity x_ff
-- Compiling architecture x_ff_v of x_ff
-- Compiling entity x_ibufds
-- Compiling architecture x_ibufds_v of x_ibufds
-- Compiling entity x_inv
-- Compiling architecture x_inv_v of x_inv
-- Compiling entity x_ipad
-- Compiling architecture x_ipad_v of x_ipad
-- Compiling entity x_keeper
-- Compiling architecture x_keeper_v of x_keeper
-- Compiling entity x_latch_cpld
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(10401):       tpd_GSR_O  : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(10401): (vcom-1288) VITAL timing generic "tpd_gsr_o" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(10402):       tpd_PRLD_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(10402): (vcom-1288) VITAL timing generic "tpd_prld_o" port specification "prld" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_latch_cpld_v of x_latch_cpld
-- Compiling entity x_latche
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(10698):       tpd_GSR_O  : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(10698): (vcom-1288) VITAL timing generic "tpd_gsr_o" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(10699):       tpd_PRLD_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(10699): (vcom-1288) VITAL timing generic "tpd_prld_o" port specification "prld" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_latche_v of x_latche
-- Compiling entity x_latch
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(11023):       tpd_GSR_O  : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(11023): (vcom-1288) VITAL timing generic "tpd_gsr_o" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(11024):       tpd_PRLD_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(11024): (vcom-1288) VITAL timing generic "tpd_prld_o" port specification "prld" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_latch_v of x_latch
-- Compiling entity x_lut2
-- Compiling architecture x_lut2_v of x_lut2
-- Compiling entity x_lut3
-- Compiling architecture x_lut3_v of x_lut3
-- Compiling entity x_lut4
-- Compiling architecture x_lut4_v of x_lut4
-- Compiling entity x_lut5
-- Compiling architecture x_lut5_v of x_lut5
-- Compiling entity x_lut6
-- Compiling architecture x_lut6_v of x_lut6
-- Compiling entity x_lut7
-- Compiling architecture x_lut7_v of x_lut7
-- Compiling entity x_lut8
-- Compiling architecture x_lut8_v of x_lut8
-- Compiling entity x_mult18x18s
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(12338):       tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(12338): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(12341):       tpd_GSR_P :     VitalDelayArrayType01 (35 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(12341): (vcom-1288) VITAL timing generic "tpd_gsr_p" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(12343):       trecovery_GSR_C_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(12343): (vcom-1288) VITAL timing generic "trecovery_gsr_c_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(12359):       thold_GSR_C_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(12359): (vcom-1288) VITAL timing generic "thold_gsr_c_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(12367):       tisd_GSR_C : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(12367): (vcom-1288) VITAL timing generic "tisd_gsr_c" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(12372):       tpw_GSR_posedge : VitalDelayType := 0.000 ns
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(12372): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_mult18x18s_v of x_mult18x18s
-- Compiling entity x_mult18x18
-- Compiling architecture x_mult18x18_v of x_mult18x18
-- Compiling entity x_mux2
-- Compiling architecture x_mux2_v of x_mux2
-- Compiling entity x_obufds
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(15649):       tpd_GTS_O : VitalDelayType01z := (0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(15649): (vcom-1288) VITAL timing generic "tpd_gts_o" port specification "gts" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(15650):       tpd_GTS_OB : VitalDelayType01z := (0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(15650): (vcom-1288) VITAL timing generic "tpd_gts_ob" port specification "gts" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_obufds_v of x_obufds
-- Compiling entity x_obuftds
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(15822):       tpd_GTS_O : VitalDelayType01z := (0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(15822): (vcom-1288) VITAL timing generic "tpd_gts_o" port specification "gts" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(15823):       tpd_GTS_OB : VitalDelayType01z := (0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(15823): (vcom-1288) VITAL timing generic "tpd_gts_ob" port specification "gts" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_obuftds_v of x_obuftds
-- Compiling entity x_obuft
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(16003):       tpd_GTS_O : VitalDelayType01z := (0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(16003): (vcom-1288) VITAL timing generic "tpd_gts_o" port specification "gts" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_obuft_v of x_obuft
-- Compiling entity x_obuf
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(16145):       tpd_GTS_O : VitalDelayType01z := (0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(16145): (vcom-1288) VITAL timing generic "tpd_gts_o" port specification "gts" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_obuf_v of x_obuf
-- Compiling entity x_one
-- Compiling architecture x_one_v of x_one
-- Compiling entity x_opad
-- Compiling architecture x_opad_v of x_opad
-- Compiling entity x_or16
-- Compiling architecture x_or16_v of x_or16
-- Compiling entity x_or2
-- Compiling architecture x_or2_v of x_or2
-- Compiling entity x_or32
-- Compiling architecture x_or32_v of x_or32
-- Compiling entity x_or3
-- Compiling architecture x_or3_v of x_or3
-- Compiling entity x_or4
-- Compiling architecture x_or4_v of x_or4
-- Compiling entity x_or5
-- Compiling architecture x_or5_v of x_or5
-- Compiling entity x_or6
-- Compiling architecture x_or6_v of x_or6
-- Compiling entity x_or7
-- Compiling architecture x_or7_v of x_or7
-- Compiling entity x_or8
-- Compiling architecture x_or8_v of x_or8
-- Compiling entity x_or9
-- Compiling architecture x_or9_v of x_or9
-- Compiling entity x_pd
-- Compiling architecture x_pd_v of x_pd
-- Compiling entity x_pu
-- Compiling architecture x_pu_v of x_pu
-- Compiling entity x_ramb16_s18_s18
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17720):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17720): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17722):     tpd_GSR_DOA  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17722): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17723):     tpd_GSR_DOB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17723): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17724):     tpd_GSR_DOPA : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17724): (vcom-1288) VITAL timing generic "tpd_gsr_dopa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17725):     tpd_GSR_DOPB : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17725): (vcom-1288) VITAL timing generic "tpd_gsr_dopb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17732):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17732): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17746):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17746): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17768):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17768): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17782):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17782): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17788):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17788): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17789):     tbpd_GSR_DOPA_CLKA : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17789): (vcom-1288) VITAL timing generic "tbpd_gsr_dopa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17795):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17795): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17799):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17799): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17800):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17800): (vcom-1288) VITAL timing generic "tbpd_gsr_dopb_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17806):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17806): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17814):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(17814): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_s18_s18_v of x_ramb16_s18_s18
-- Compiling entity x_ramb16_s18_s36
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20785):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20785): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20787):     tpd_GSR_DOA  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20787): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20788):     tpd_GSR_DOB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20788): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20789):     tpd_GSR_DOPA : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20789): (vcom-1288) VITAL timing generic "tpd_gsr_dopa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20790):     tpd_GSR_DOPB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20790): (vcom-1288) VITAL timing generic "tpd_gsr_dopb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20797):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20797): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20811):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20811): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20833):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20833): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20847):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20847): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20853):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20853): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20854):     tbpd_GSR_DOPA_CLKA : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20854): (vcom-1288) VITAL timing generic "tbpd_gsr_dopa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20860):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20860): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20864):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20864): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20865):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20865): (vcom-1288) VITAL timing generic "tbpd_gsr_dopb_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20871):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20871): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20879):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(20879): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_s18_s36_v of x_ramb16_s18_s36
-- Compiling entity x_ramb16_s18
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(24451):     tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(24451): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(24457):     tpd_GSR_DO : VitalDelayArrayType01 (15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(24457): (vcom-1288) VITAL timing generic "tpd_gsr_do" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(24458):     tpd_GSR_DOP : VitalDelayArrayType01 (1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(24458): (vcom-1288) VITAL timing generic "tpd_gsr_dop" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(24460):     trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(24460): (vcom-1288) VITAL timing generic "trecovery_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(24482):     thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(24482): (vcom-1288) VITAL timing generic "thold_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(24493):     tisd_GSR_CLK : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(24493): (vcom-1288) VITAL timing generic "tisd_gsr_clk" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(24499):     tpw_GSR_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(24499): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_s18_v of x_ramb16_s18
-- Compiling entity x_ramb16_s1_s18
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25832):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25832): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25834):     tpd_GSR_DOA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25834): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25835):     tpd_GSR_DOB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25835): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25836):     tpd_GSR_DOPB : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25836): (vcom-1288) VITAL timing generic "tpd_gsr_dopb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25842):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25842): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25854):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25854): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25874):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25874): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25888):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25888): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25894):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25894): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25899):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25899): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25903):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25903): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25904):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25904): (vcom-1288) VITAL timing generic "tbpd_gsr_dopb_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25910):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25910): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25918):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(25918): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_s1_s18_v of x_ramb16_s1_s18
-- Compiling entity x_ramb16_s1_s1
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(28327):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(28327): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(28329):     tpd_GSR_DOA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(28329): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(28330):     tpd_GSR_DOB  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(28330): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(28335):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(28335): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(28347):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(28347): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(28365):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(28365): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(28377):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(28377): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(28383):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(28383): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(28388):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(28388): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(28392):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(28392): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(28397):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(28397): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(28405):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(28405): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_s1_s1_v of x_ramb16_s1_s1
-- Compiling entity x_ramb16_s1_s2
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(30251):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(30251): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(30253):     tpd_GSR_DOA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(30253): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(30254):     tpd_GSR_DOB  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(30254): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(30259):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(30259): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(30271):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(30271): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(30289):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(30289): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(30301):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(30301): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(30307):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(30307): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(30312):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(30312): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(30316):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(30316): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(30321):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(30321): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(30329):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(30329): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_s1_s2_v of x_ramb16_s1_s2
-- Compiling entity x_ramb16_s1_s36
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32189):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32189): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32191):     tpd_GSR_DOA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32191): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32192):     tpd_GSR_DOB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32192): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32193):     tpd_GSR_DOPB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32193): (vcom-1288) VITAL timing generic "tpd_gsr_dopb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32199):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32199): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32211):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32211): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32231):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32231): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32245):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32245): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32251):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32251): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32256):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32256): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32260):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32260): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32261):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32261): (vcom-1288) VITAL timing generic "tbpd_gsr_dopb_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32267):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32267): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32275):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(32275): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_s1_s36_v of x_ramb16_s1_s36
-- Compiling entity x_ramb16_s1_s4
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(35292):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(35292): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(35294):     tpd_GSR_DOA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(35294): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(35295):     tpd_GSR_DOB  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(35295): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(35300):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(35300): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(35312):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(35312): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(35330):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(35330): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(35342):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(35342): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(35348):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(35348): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(35353):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(35353): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(35357):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(35357): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(35362):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(35362): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(35370):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(35370): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_s1_s4_v of x_ramb16_s1_s4
-- Compiling entity x_ramb16_s1_s9
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37278):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37278): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37280):     tpd_GSR_DOA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37280): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37281):     tpd_GSR_DOB  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37281): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37282):     tpd_GSR_DOPB : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37282): (vcom-1288) VITAL timing generic "tpd_gsr_dopb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37288):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37288): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37300):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37300): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37320):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37320): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37334):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37334): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37340):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37340): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37345):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37345): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37349):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37349): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37350):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37350): (vcom-1288) VITAL timing generic "tbpd_gsr_dopb_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37356):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37356): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37364):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(37364): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_s1_s9_v of x_ramb16_s1_s9
-- Compiling entity x_ramb16_s1
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(39476):     tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(39476): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(39481):     tpd_GSR_DO : VitalDelayArrayType01 (0 downto 0) := (others => (0.0 ns, 0.0 ns));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(39481): (vcom-1288) VITAL timing generic "tpd_gsr_do" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(39483):     trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(39483): (vcom-1288) VITAL timing generic "trecovery_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(39501):     thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(39501): (vcom-1288) VITAL timing generic "thold_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(39511):     tisd_GSR_CLK : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(39511): (vcom-1288) VITAL timing generic "tisd_gsr_clk" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(39517):     tpw_GSR_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(39517): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_s1_v of x_ramb16_s1
-- Compiling entity x_ramb16_s2_s18
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40294):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40294): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40296):     tpd_GSR_DOA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40296): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40297):     tpd_GSR_DOB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40297): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40298):     tpd_GSR_DOPB : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40298): (vcom-1288) VITAL timing generic "tpd_gsr_dopb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40304):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40304): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40316):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40316): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40336):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40336): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40350):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40350): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40356):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40356): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40361):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40361): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40365):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40365): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40366):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40366): (vcom-1288) VITAL timing generic "tbpd_gsr_dopb_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40372):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40372): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40380):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(40380): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_s2_s18_v of x_ramb16_s2_s18
-- Compiling entity x_ramb16_s2_s2
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(42802):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(42802): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(42804):     tpd_GSR_DOA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(42804): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(42805):     tpd_GSR_DOB  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(42805): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(42810):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(42810): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(42822):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(42822): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(42840):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(42840): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(42852):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(42852): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(42858):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(42858): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(42863):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(42863): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(42867):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(42867): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(42872):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(42872): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(42880):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(42880): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_s2_s2_v of x_ramb16_s2_s2
-- Compiling entity x_ramb16_s2_s36
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44753):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44753): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44755):     tpd_GSR_DOA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44755): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44756):     tpd_GSR_DOB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44756): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44757):     tpd_GSR_DOPB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44757): (vcom-1288) VITAL timing generic "tpd_gsr_dopb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44763):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44763): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44775):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44775): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44795):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44795): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44809):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44809): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44815):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44815): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44820):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44820): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44824):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44824): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44825):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44825): (vcom-1288) VITAL timing generic "tbpd_gsr_dopb_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44831):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44831): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44839):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(44839): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_s2_s36_v of x_ramb16_s2_s36
-- Compiling entity x_ramb16_s2_s4
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(47869):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(47869): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(47871):     tpd_GSR_DOA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(47871): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(47872):     tpd_GSR_DOB  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(47872): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(47877):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(47877): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(47889):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(47889): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(47907):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(47907): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(47919):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(47919): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(47925):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(47925): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(47930):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(47930): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(47934):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(47934): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(47939):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(47939): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(47947):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(47947): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_s2_s4_v of x_ramb16_s2_s4
-- Compiling entity x_ramb16_s2_s9
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49868):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49868): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49870):     tpd_GSR_DOA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49870): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49871):     tpd_GSR_DOB  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49871): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49872):     tpd_GSR_DOPB : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49872): (vcom-1288) VITAL timing generic "tpd_gsr_dopb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49878):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49878): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49890):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49890): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49910):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49910): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49924):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49924): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49930):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49930): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49935):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49935): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49939):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49939): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49940):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49940): (vcom-1288) VITAL timing generic "tbpd_gsr_dopb_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49946):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49946): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49954):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(49954): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_s2_s9_v of x_ramb16_s2_s9
-- Compiling entity x_ramb16_s2
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52078):     tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52078): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52083):     tpd_GSR_DO : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52083): (vcom-1288) VITAL timing generic "tpd_gsr_do" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52085):     trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52085): (vcom-1288) VITAL timing generic "trecovery_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52103):     thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52103): (vcom-1288) VITAL timing generic "thold_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52113):     tisd_GSR_CLK : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52113): (vcom-1288) VITAL timing generic "tisd_gsr_clk" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52119):     tpw_GSR_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52119): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_s2_v of x_ramb16_s2
-- Compiling entity x_ramb16_s36_s36
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52916):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52916): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52918):     tpd_GSR_DOA  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52918): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52919):     tpd_GSR_DOB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52919): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52920):     tpd_GSR_DOPA : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52920): (vcom-1288) VITAL timing generic "tpd_gsr_dopa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52921):     tpd_GSR_DOPB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52921): (vcom-1288) VITAL timing generic "tpd_gsr_dopb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52928):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52928): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52942):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52942): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52964):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52964): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52978):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52978): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52984):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52984): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52985):     tbpd_GSR_DOPA_CLKA : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52985): (vcom-1288) VITAL timing generic "tbpd_gsr_dopa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52991):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52991): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52995):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52995): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52996):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(52996): (vcom-1288) VITAL timing generic "tbpd_gsr_dopb_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(53002):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(53002): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(53010):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(53010): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_s36_s36_v of x_ramb16_s36_s36
-- Compiling entity x_ramb16_s36
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(57189):     tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(57189): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(57195):     tpd_GSR_DO  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(57195): (vcom-1288) VITAL timing generic "tpd_gsr_do" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(57196):     tpd_GSR_DOP : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(57196): (vcom-1288) VITAL timing generic "tpd_gsr_dop" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(57198):     trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(57198): (vcom-1288) VITAL timing generic "trecovery_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(57220):     thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(57220): (vcom-1288) VITAL timing generic "thold_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(57231):     tisd_GSR_CLK : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(57231): (vcom-1288) VITAL timing generic "tisd_gsr_clk" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(57237):     tpw_GSR_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(57237): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_s36_v of x_ramb16_s36
-- Compiling entity x_ramb16_s4_s18
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59180):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59180): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59182):     tpd_GSR_DOA  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59182): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59183):     tpd_GSR_DOB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59183): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59184):     tpd_GSR_DOPB : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59184): (vcom-1288) VITAL timing generic "tpd_gsr_dopb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59190):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59190): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59202):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59202): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59222):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59222): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59236):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59236): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59242):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59242): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59247):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59247): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59251):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59251): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59252):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59252): (vcom-1288) VITAL timing generic "tbpd_gsr_dopb_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59258):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59258): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59266):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(59266): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_s4_s18_v of x_ramb16_s4_s18
-- Compiling entity x_ramb16_s4_s36
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61737):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61737): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61739):     tpd_GSR_DOA  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61739): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61740):     tpd_GSR_DOB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61740): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61741):     tpd_GSR_DOPB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61741): (vcom-1288) VITAL timing generic "tpd_gsr_dopb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61747):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61747): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61759):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61759): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61779):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61779): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61793):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61793): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61799):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61799): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61804):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61804): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61808):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61808): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61809):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61809): (vcom-1288) VITAL timing generic "tbpd_gsr_dopb_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61815):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61815): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61823):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(61823): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_s4_s36_v of x_ramb16_s4_s36
-- Compiling entity x_ramb16_s4_s4
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(64901):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(64901): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(64903):     tpd_GSR_DOA  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(64903): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(64904):     tpd_GSR_DOB  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(64904): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(64909):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(64909): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(64921):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(64921): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(64939):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(64939): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(64951):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(64951): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(64957):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(64957): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(64962):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(64962): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(64966):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(64966): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(64971):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(64971): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(64979):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(64979): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_s4_s4_v of x_ramb16_s4_s4
-- Compiling entity x_ramb16_s4_s9
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(66948):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(66948): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(66950):     tpd_GSR_DOA  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(66950): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(66951):     tpd_GSR_DOB  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(66951): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(66952):     tpd_GSR_DOPB : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(66952): (vcom-1288) VITAL timing generic "tpd_gsr_dopb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(66958):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(66958): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(66970):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(66970): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(66990):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(66990): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(67004):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(67004): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(67010):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(67010): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(67015):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(67015): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(67019):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(67019): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(67020):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(67020): (vcom-1288) VITAL timing generic "tbpd_gsr_dopb_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(67026):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(67026): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(67034):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(67034): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_s4_s9_v of x_ramb16_s4_s9
-- Compiling entity x_ramb16_s4
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(69207):     tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(69207): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(69212):     tpd_GSR_DO : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(69212): (vcom-1288) VITAL timing generic "tpd_gsr_do" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(69214):     trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(69214): (vcom-1288) VITAL timing generic "trecovery_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(69232):     thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(69232): (vcom-1288) VITAL timing generic "thold_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(69242):     tisd_GSR_CLK : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(69242): (vcom-1288) VITAL timing generic "tisd_gsr_clk" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(69248):     tpw_GSR_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(69248): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_s4_v of x_ramb16_s4
-- Compiling entity x_ramb16_s9_s18
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70089):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70089): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70091):     tpd_GSR_DOA  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70091): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70092):     tpd_GSR_DOB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70092): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70093):     tpd_GSR_DOPA : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70093): (vcom-1288) VITAL timing generic "tpd_gsr_dopa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70094):     tpd_GSR_DOPB : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70094): (vcom-1288) VITAL timing generic "tpd_gsr_dopb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70101):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70101): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70115):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70115): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70137):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70137): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70151):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70151): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70157):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70157): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70158):     tbpd_GSR_DOPA_CLKA : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70158): (vcom-1288) VITAL timing generic "tbpd_gsr_dopa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70164):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70164): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70168):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70168): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70169):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70169): (vcom-1288) VITAL timing generic "tbpd_gsr_dopb_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70175):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70175): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70183):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(70183): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_s9_s18_v of x_ramb16_s9_s18
-- Compiling entity x_ramb16_s9_s36
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72861):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72861): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72863):     tpd_GSR_DOA  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72863): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72864):     tpd_GSR_DOB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72864): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72865):     tpd_GSR_DOPA : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72865): (vcom-1288) VITAL timing generic "tpd_gsr_dopa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72866):     tpd_GSR_DOPB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72866): (vcom-1288) VITAL timing generic "tpd_gsr_dopb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72873):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72873): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72887):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72887): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72909):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72909): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72923):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72923): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72929):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72929): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72930):     tbpd_GSR_DOPA_CLKA : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72930): (vcom-1288) VITAL timing generic "tbpd_gsr_dopa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72936):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72936): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72940):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72940): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72941):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72941): (vcom-1288) VITAL timing generic "tbpd_gsr_dopb_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72947):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72947): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72955):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(72955): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_s9_s36_v of x_ramb16_s9_s36
-- Compiling entity x_ramb16_s9_s9
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76241):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76241): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76243):     tpd_GSR_DOA  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76243): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76244):     tpd_GSR_DOB  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76244): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76245):     tpd_GSR_DOPA : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76245): (vcom-1288) VITAL timing generic "tpd_gsr_dopa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76246):     tpd_GSR_DOPB : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76246): (vcom-1288) VITAL timing generic "tpd_gsr_dopb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76253):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76253): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76267):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76267): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76289):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76289): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76303):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76303): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76309):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76309): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76310):     tbpd_GSR_DOPA_CLKA : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76310): (vcom-1288) VITAL timing generic "tbpd_gsr_dopa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76316):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76316): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76320):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76320): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76321):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76321): (vcom-1288) VITAL timing generic "tbpd_gsr_dopb_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76327):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76327): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76335):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(76335): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_s9_s9_v of x_ramb16_s9_s9
-- Compiling entity x_ramb16_s9
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(78711):     tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(78711): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(78717):     tpd_GSR_DO  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(78717): (vcom-1288) VITAL timing generic "tpd_gsr_do" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(78718):     tpd_GSR_DOP : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(78718): (vcom-1288) VITAL timing generic "tpd_gsr_dop" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(78720):     trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(78720): (vcom-1288) VITAL timing generic "trecovery_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(78742):     thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(78742): (vcom-1288) VITAL timing generic "thold_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(78753):     tisd_GSR_CLK : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(78753): (vcom-1288) VITAL timing generic "tisd_gsr_clk" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(78759):     tpw_GSR_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(78759): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_s9_v of x_ramb16_s9
-- Compiling entity x_ramb4_s16_s16
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(79794):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(79794): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(79798):     tpd_GSR_DOA  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(79798): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(79799):     tpd_GSR_DOB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(79799): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(79801):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(79801): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(79813):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(79813): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(79831):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(79831): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(79843):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(79843): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(79849):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(79849): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(79854):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(79854): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(79858):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(79858): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(79863):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(79863): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(79871):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(79871): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb4_s16_s16_v of x_ramb4_s16_s16
-- Compiling entity x_ramb4_s16
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(82051):     tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(82051): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(82056):     tpd_GSR_DO : VitalDelayArrayType01 (15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(82056): (vcom-1288) VITAL timing generic "tpd_gsr_do" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(82058):     trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(82058): (vcom-1288) VITAL timing generic "trecovery_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(82076):     thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(82076): (vcom-1288) VITAL timing generic "thold_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(82086):     tisd_GSR_CLK : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(82086): (vcom-1288) VITAL timing generic "tisd_gsr_clk" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(82092):     tpw_GSR_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(82092): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb4_s16_v of x_ramb4_s16
-- Compiling entity x_ramb4_s1_s16
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(83162):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(83162): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(83166):     tpd_GSR_DOA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(83166): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(83167):     tpd_GSR_DOB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(83167): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(83169):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(83169): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(83181):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(83181): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(83199):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(83199): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(83211):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(83211): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(83217):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(83217): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(83222):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(83222): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(83226):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(83226): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(83231):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(83231): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(83239):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(83239): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb4_s1_s16_v of x_ramb4_s1_s16
-- Compiling entity x_ramb4_s1_s1
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(84986):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(84986): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(84990):     tpd_GSR_DOA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(84990): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(84991):     tpd_GSR_DOB  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(84991): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(84993):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(84993): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(85005):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(85005): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(85023):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(85023): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(85035):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(85035): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(85041):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(85041): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(85046):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(85046): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(85050):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(85050): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(85055):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(85055): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(85063):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(85063): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb4_s1_s1_v of x_ramb4_s1_s1
-- Compiling entity x_ramb4_s1_s2
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(86373):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(86373): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(86377):     tpd_GSR_DOA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(86377): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(86378):     tpd_GSR_DOB  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(86378): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(86380):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(86380): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(86392):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(86392): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(86410):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(86410): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(86422):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(86422): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(86428):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(86428): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(86433):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(86433): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(86437):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(86437): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(86442):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(86442): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(86450):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(86450): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb4_s1_s2_v of x_ramb4_s1_s2
-- Compiling entity x_ramb4_s1_s4
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(87773):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(87773): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(87777):     tpd_GSR_DOA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(87777): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(87778):     tpd_GSR_DOB  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(87778): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(87780):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(87780): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(87792):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(87792): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(87810):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(87810): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(87822):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(87822): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(87828):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(87828): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(87833):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(87833): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(87837):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(87837): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(87842):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(87842): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(87850):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(87850): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb4_s1_s4_v of x_ramb4_s1_s4
-- Compiling entity x_ramb4_s1_s8
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(89221):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(89221): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(89225):     tpd_GSR_DOA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(89225): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(89226):     tpd_GSR_DOB  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(89226): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(89228):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(89228): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(89240):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(89240): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(89258):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(89258): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(89270):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(89270): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(89276):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(89276): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(89281):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(89281): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(89285):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(89285): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(89290):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(89290): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(89298):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(89298): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb4_s1_s8_v of x_ramb4_s1_s8
-- Compiling entity x_ramb4_s1
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(90782):     tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(90782): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(90787):     tpd_GSR_DO : VitalDelayArrayType01 (0 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(90787): (vcom-1288) VITAL timing generic "tpd_gsr_do" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(90789):     trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(90789): (vcom-1288) VITAL timing generic "trecovery_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(90807):     thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(90807): (vcom-1288) VITAL timing generic "thold_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(90817):     tisd_GSR_CLK : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(90817): (vcom-1288) VITAL timing generic "tisd_gsr_clk" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(90823):     tpw_GSR_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(90823): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb4_s1_v of x_ramb4_s1
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package vital_timing
-- Loading package vital_primitives
-- Loading package textio
-- Loading package vpackage
-- Loading package vcomponents
-- Compiling entity x_ramb4_s2_s16
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(91455):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(91455): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(91459):     tpd_GSR_DOA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(91459): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(91460):     tpd_GSR_DOB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(91460): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(91462):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(91462): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(91474):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(91474): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(91492):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(91492): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(91504):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(91504): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(91510):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(91510): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(91515):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(91515): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(91519):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(91519): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(91524):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(91524): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(91532):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(91532): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb4_s2_s16_v of x_ramb4_s2_s16
-- Compiling entity x_ramb4_s2_s2
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(93292):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(93292): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(93296):     tpd_GSR_DOA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(93296): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(93297):     tpd_GSR_DOB  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(93297): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(93299):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(93299): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(93311):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(93311): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(93329):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(93329): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(93341):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(93341): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(93347):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(93347): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(93352):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(93352): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(93356):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(93356): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(93361):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(93361): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(93369):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(93369): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb4_s2_s2_v of x_ramb4_s2_s2
-- Compiling entity x_ramb4_s2_s4
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(94705):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(94705): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(94709):     tpd_GSR_DOA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(94709): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(94710):     tpd_GSR_DOB  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(94710): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(94712):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(94712): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(94724):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(94724): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(94742):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(94742): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(94754):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(94754): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(94760):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(94760): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(94765):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(94765): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(94769):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(94769): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(94774):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(94774): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(94782):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(94782): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb4_s2_s4_v of x_ramb4_s2_s4
-- Compiling entity x_ramb4_s2_s8
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(96166):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(96166): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(96170):     tpd_GSR_DOA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(96170): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(96171):     tpd_GSR_DOB  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(96171): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(96173):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(96173): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(96185):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(96185): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(96203):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(96203): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(96215):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(96215): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(96221):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(96221): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(96226):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(96226): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(96230):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(96230): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(96235):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(96235): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(96243):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(96243): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb4_s2_s8_v of x_ramb4_s2_s8
-- Compiling entity x_ramb4_s2
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(97742):     tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(97742): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(97747):     tpd_GSR_DO : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(97747): (vcom-1288) VITAL timing generic "tpd_gsr_do" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(97749):     trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(97749): (vcom-1288) VITAL timing generic "trecovery_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(97767):     thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(97767): (vcom-1288) VITAL timing generic "thold_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(97777):     tisd_GSR_CLK : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(97777): (vcom-1288) VITAL timing generic "tisd_gsr_clk" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(97783):     tpw_GSR_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(97783): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb4_s2_v of x_ramb4_s2
-- Compiling entity x_ramb4_s4_s16
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(98426):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(98426): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(98430):     tpd_GSR_DOA  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(98430): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(98431):     tpd_GSR_DOB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(98431): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(98433):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(98433): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(98445):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(98445): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(98463):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(98463): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(98475):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(98475): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(98481):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(98481): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(98486):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(98486): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(98490):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(98490): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(98495):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(98495): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(98503):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(98503): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb4_s4_s16_v of x_ramb4_s4_s16
-- Compiling entity x_ramb4_s4_s4
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(100311):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(100311): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(100315):     tpd_GSR_DOA  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(100315): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(100316):     tpd_GSR_DOB  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(100316): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(100318):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(100318): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(100330):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(100330): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(100348):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(100348): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(100360):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(100360): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(100366):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(100366): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(100371):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(100371): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(100375):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(100375): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(100380):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(100380): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(100388):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(100388): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb4_s4_s4_v of x_ramb4_s4_s4
-- Compiling entity x_ramb4_s4_s8
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(101820):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(101820): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(101824):     tpd_GSR_DOA  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(101824): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(101825):     tpd_GSR_DOB  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(101825): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(101827):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(101827): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(101839):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(101839): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(101857):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(101857): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(101869):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(101869): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(101875):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(101875): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(101880):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(101880): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(101884):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(101884): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(101889):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(101889): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(101897):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(101897): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb4_s4_s8_v of x_ramb4_s4_s8
-- Compiling entity x_ramb4_s4
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(103441):     tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(103441): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(103446):     tpd_GSR_DO : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(103446): (vcom-1288) VITAL timing generic "tpd_gsr_do" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(103448):     trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(103448): (vcom-1288) VITAL timing generic "trecovery_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(103466):     thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(103466): (vcom-1288) VITAL timing generic "thold_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(103476):     tisd_GSR_CLK : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(103476): (vcom-1288) VITAL timing generic "tisd_gsr_clk" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(103482):     tpw_GSR_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(103482): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb4_s4_v of x_ramb4_s4
-- Compiling entity x_ramb4_s8_s16
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(104174):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(104174): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(104178):     tpd_GSR_DOA  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(104178): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(104179):     tpd_GSR_DOB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(104179): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(104181):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(104181): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(104193):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(104193): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(104211):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(104211): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(104223):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(104223): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(104229):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(104229): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(104234):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(104234): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(104238):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(104238): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(104243):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(104243): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(104251):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(104251): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb4_s8_s16_v of x_ramb4_s8_s16
-- Compiling entity x_ramb4_s8_s8
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(106177):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(106177): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(106181):     tpd_GSR_DOA  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(106181): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(106182):     tpd_GSR_DOB  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(106182): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(106184):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(106184): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(106196):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(106196): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(106214):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(106214): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(106226):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(106226): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(106232):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(106232): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(106237):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(106237): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(106241):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(106241): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(106246):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(106246): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(106254):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(106254): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb4_s8_s8_v of x_ramb4_s8_s8
-- Compiling entity x_ramb4_s8
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(107917):     tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(107917): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(107922):     tpd_GSR_DO : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(107922): (vcom-1288) VITAL timing generic "tpd_gsr_do" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(107924):     trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(107924): (vcom-1288) VITAL timing generic "trecovery_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(107942):     thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(107942): (vcom-1288) VITAL timing generic "thold_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(107952):     tisd_GSR_CLK : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(107952): (vcom-1288) VITAL timing generic "tisd_gsr_clk" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(107958):     tpw_GSR_posedge : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(107958): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb4_s8_v of x_ramb4_s8
-- Compiling entity x_ramd16
-- Compiling architecture x_ramd16_v of x_ramd16
-- Compiling entity x_ramd32
-- Compiling architecture x_ramd32_v of x_ramd32
-- Compiling entity x_ramd64
-- Compiling architecture x_ramd64_v of x_ramd64
-- Compiling entity x_rams128
-- Compiling architecture x_rams128_v of x_rams128
-- Compiling entity x_rams16
-- Compiling architecture x_rams16_v of x_rams16
-- Compiling entity x_rams32
-- Compiling architecture x_rams32_v of x_rams32
-- Compiling entity x_rams64
-- Compiling architecture x_rams64_v of x_rams64
-- Compiling entity x_rocbuf
-- Compiling architecture x_rocbuf_v of x_rocbuf
-- Compiling entity x_roc
-- Compiling architecture x_roc_v of x_roc
-- Compiling entity x_sff
-- Compiling architecture x_sff_v of x_sff
-- Compiling entity x_srl16e
-- Compiling architecture x_srl16e_v of x_srl16e
-- Compiling entity x_srlc16e
-- Compiling architecture x_srlc16e_v of x_srlc16e
-- Compiling entity x_suh
-- Compiling architecture x_suh_v of x_suh
-- Compiling entity x_tocbuf
-- Compiling architecture x_tocbuf_v of x_tocbuf
-- Compiling entity x_toc
-- Compiling architecture x_toc_v of x_toc
-- Compiling entity x_tri
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(112955):     tpd_GTS_O : VitalDelayType01z := (0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(112955): (vcom-1288) VITAL timing generic "tpd_gts_o" port specification "gts" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_tri_v of x_tri
-- Compiling entity x_upad
-- Compiling architecture x_upad_v of x_upad
-- Compiling entity x_xor16
-- Compiling architecture x_xor16_v of x_xor16
-- Compiling entity x_xor2
-- Compiling architecture x_xor2_v of x_xor2
-- Compiling entity x_xor32
-- Compiling architecture x_xor32_v of x_xor32
-- Compiling entity x_xor3
-- Compiling architecture x_xor3_v of x_xor3
-- Compiling entity x_xor4
-- Compiling architecture x_xor4_v of x_xor4
-- Compiling entity x_xor5
-- Compiling architecture x_xor5_v of x_xor5
-- Compiling entity x_xor6
-- Compiling architecture x_xor6_v of x_xor6
-- Compiling entity x_xor7
-- Compiling architecture x_xor7_v of x_xor7
-- Compiling entity x_xor8
-- Compiling architecture x_xor8_v of x_xor8
-- Compiling entity x_zero
-- Compiling architecture x_zero_v of x_zero
-- Compiling entity x_bscan_virtex4
-- Compiling architecture x_bscan_virtex4_v of x_bscan_virtex4
-- Compiling entity x_bufgctrl
-- Compiling architecture x_bufgctrl_v of x_bufgctrl
-- Compiling entity x_bufr
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(115208):       tipd_GSR  : VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(115208): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(115221):       tpd_GSR_O : VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(115221): (vcom-1288) VITAL timing generic "tpd_gsr_o" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(115225):       tisd_GSR_I : VitalDelayType   := 0.0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(115225): (vcom-1288) VITAL timing generic "tisd_gsr_i" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(115243):       tpw_GSR_posedge            : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(115243): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(115250):       trecovery_GSR_I_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(115250): (vcom-1288) VITAL timing generic "trecovery_gsr_i_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(115254):       tremoval_GSR_I_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(115254): (vcom-1288) VITAL timing generic "tremoval_gsr_i_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_bufr_v of x_bufr
-- Compiling entity x_dcm_adv_clock_divide_by_2
-- Compiling architecture x_dcm_adv_clock_divide_by_2_v of x_dcm_adv_clock_divide_by_2
-- Compiling entity x_dcm_adv_maximum_period_check
-- Compiling architecture x_dcm_adv_maximum_period_check_v of x_dcm_adv_maximum_period_check
-- Compiling entity x_dcm_adv_clock_lost
-- Compiling architecture x_dcm_adv_clock_lost_v of x_dcm_adv_clock_lost
-- Loading package numeric_std
-- Compiling entity x_dcm_adv
-- Compiling architecture x_dcm_adv_v of x_dcm_adv
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Compiling entity x_dsp48
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(118691):         tipd_GSR        : VitalDelayType01 := ( 0 ps,  0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(118691): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(118856):         tisd_GSR_CLK            : VitalDelayType  := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(118856): (vcom-1288) VITAL timing generic "tisd_gsr_clk" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(118876):         trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(118876): (vcom-1288) VITAL timing generic "trecovery_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_dsp48_v of x_dsp48
-- Compiling entity x_fifo16
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141541):     tipd_GSR   : VitalDelayType01                   := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141541): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141557):     tpd_GSR_DO            : VitalDelayArrayType01 (31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141557): (vcom-1288) VITAL timing generic "tpd_gsr_do" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141558):     tpd_GSR_DOP           : VitalDelayArrayType01 (3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141558): (vcom-1288) VITAL timing generic "tpd_gsr_dop" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141559):     tpd_GSR_EMPTY         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141559): (vcom-1288) VITAL timing generic "tpd_gsr_empty" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141560):     tpd_GSR_ALMOSTEMPTY   : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141560): (vcom-1288) VITAL timing generic "tpd_gsr_almostempty" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141561):     tpd_GSR_FULL          : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141561): (vcom-1288) VITAL timing generic "tpd_gsr_full" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141562):     tpd_GSR_ALMOSTFULL    : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141562): (vcom-1288) VITAL timing generic "tpd_gsr_almostfull" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141563):     tpd_GSR_RDCOUNT       : VitalDelayArrayType01 (11 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141563): (vcom-1288) VITAL timing generic "tpd_gsr_rdcount" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141564):     tpd_GSR_RDERR         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141564): (vcom-1288) VITAL timing generic "tpd_gsr_rderr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141565):     tpd_GSR_WRCOUNT       : VitalDelayArrayType01 (11 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141565): (vcom-1288) VITAL timing generic "tpd_gsr_wrcount" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141566):     tpd_GSR_WRERR         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141566): (vcom-1288) VITAL timing generic "tpd_gsr_wrerr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141579):     trecovery_GSR_WRCLK_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141579): (vcom-1288) VITAL timing generic "trecovery_gsr_wrclk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141580):     trecovery_GSR_RDCLK_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141580): (vcom-1288) VITAL timing generic "trecovery_gsr_rdclk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141587):     tremoval_GSR_WRCLK_negedge_posedge : VitalDelayType  := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141587): (vcom-1288) VITAL timing generic "tremoval_gsr_wrclk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141588):     tremoval_GSR_RDCLK_negedge_posedge : VitalDelayType  := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141588): (vcom-1288) VITAL timing generic "tremoval_gsr_rdclk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141619):     tisd_GSR_WRCLK   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(141619): (vcom-1288) VITAL timing generic "tisd_gsr_wrclk" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_fifo16_v of x_fifo16
-- Compiling entity x_gt11clk
-- Compiling architecture x_gt11clk_v of x_gt11clk
-- Compiling entity x_iddr
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(144586):       tipd_GSR  : VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(144586): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(144603):       tpd_GSR_Q1 : VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(144603): (vcom-1288) VITAL timing generic "tpd_gsr_q1" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(144604):       tpd_GSR_Q2 : VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(144604): (vcom-1288) VITAL timing generic "tpd_gsr_q2" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(144611):       tisd_GSR_C : VitalDelayType   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(144611): (vcom-1288) VITAL timing generic "tisd_gsr_c" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(144655):       tpw_GSR_posedge            : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(144655): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(144663):       trecovery_GSR_C_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(144663): (vcom-1288) VITAL timing generic "trecovery_gsr_c_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(144674):       tremoval_GSR_C_negedge_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(144674): (vcom-1288) VITAL timing generic "tremoval_gsr_c_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_iddr_v of x_iddr
-- Compiling entity x_idelayctrl
-- Compiling architecture x_idelayctrl_v of x_idelayctrl
-- Compiling entity x_idelay
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(145594):       tipd_GSR    : VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(145594): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(145605):       tpd_GSR_O : VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(145605): (vcom-1288) VITAL timing generic "tpd_gsr_o" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(145609):       tisd_GSR_C  : VitalDelayType  := 0.0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(145609): (vcom-1288) VITAL timing generic "tisd_gsr_c" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(145632):       tpw_GSR_posedge             : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(145632): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(145638):       trecovery_GSR_C_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(145638): (vcom-1288) VITAL timing generic "trecovery_gsr_c_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(145641):       tremoval_GSR_C_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(145641): (vcom-1288) VITAL timing generic "tremoval_gsr_c_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_idelay_v of x_idelay
-- Compiling entity bscntrl
-- Compiling architecture bscntrl_v of bscntrl
-- Compiling entity ice_module
-- Compiling architecture ice_v of ice_module
-- Compiling entity x_iserdes
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(146530):       tipd_GSR		: VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(146530): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(146555):       tpd_GSR_Q1	: VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(146555): (vcom-1288) VITAL timing generic "tpd_gsr_q1" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(146556):       tpd_GSR_Q2	: VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(146556): (vcom-1288) VITAL timing generic "tpd_gsr_q2" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(146557):       tpd_GSR_Q3	: VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(146557): (vcom-1288) VITAL timing generic "tpd_gsr_q3" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(146558):       tpd_GSR_Q4	: VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(146558): (vcom-1288) VITAL timing generic "tpd_gsr_q4" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(146559):       tpd_GSR_Q5	: VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(146559): (vcom-1288) VITAL timing generic "tpd_gsr_q5" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(146560):       tpd_GSR_Q6	: VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(146560): (vcom-1288) VITAL timing generic "tpd_gsr_q6" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(146576):       tisd_GSR			: VitalDelayType := 0.0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(146576): (vcom-1287) VITAL timing generic "tisd_gsr" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(146579):       tisd_SHIFTIN1		: VitalDelayType := 0.0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(146579): (vcom-1287) VITAL timing generic "tisd_shiftin1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(146580):       tisd_SHIFTIN2		: VitalDelayType := 0.0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(146580): (vcom-1287) VITAL timing generic "tisd_shiftin2" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(146663):       tpw_GSR_posedge	: VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(146663): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(146671):       trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(146671): (vcom-1288) VITAL timing generic "trecovery_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(146676):       tremoval_GSR_CLK_negedge_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(146676): (vcom-1288) VITAL timing generic "tremoval_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_iserdes_v of x_iserdes
-- Compiling entity x_oddr
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(148563):       tipd_GSR  : VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(148563): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(148577):       tpd_GSR_Q : VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(148577): (vcom-1288) VITAL timing generic "tpd_gsr_q" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(148585):       tisd_GSR_C : VitalDelayType   := 0.0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(148585): (vcom-1288) VITAL timing generic "tisd_gsr_c" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(148639):       tpw_GSR_negedge            : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(148639): (vcom-1288) VITAL timing generic "tpw_gsr_negedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(148640):       tpw_GSR_posedge            : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(148640): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(148652):       trecovery_GSR_C_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(148652): (vcom-1288) VITAL timing generic "trecovery_gsr_c_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(148659):       tremoval_GSR_C_negedge_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(148659): (vcom-1288) VITAL timing generic "tremoval_gsr_c_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_oddr_v of x_oddr
-- Compiling entity x_plg
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149253):       tisd_C23		: VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149253): (vcom-1287) VITAL timing generic "tisd_c23" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149254):       tisd_C45		: VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149254): (vcom-1287) VITAL timing generic "tisd_c45" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149255):       tisd_C67		: VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149255): (vcom-1287) VITAL timing generic "tisd_c67" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149256):       tisd_GSR		: VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149256): (vcom-1287) VITAL timing generic "tisd_gsr" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149257):       tisd_RST		: VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149257): (vcom-1287) VITAL timing generic "tisd_rst" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149258):       tisd_SEL		: VitalDelayArrayType(1 downto 0) :=  (others => 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149258): (vcom-1287) VITAL timing generic "tisd_sel" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149267):       tpw_R_posedge	: VitalDelayType := 0.0 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149267): (vcom-1288) VITAL timing generic "tpw_r_posedge" port specification "r" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149268):       tpw_S_posedge	: VitalDelayType := 0.0 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149268): (vcom-1288) VITAL timing generic "tpw_s_posedge" port specification "s" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149275):       trecovery_R_CLK_negedge_posedge   : VitalDelayType := 0.0 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149275): (vcom-1288) VITAL timing generic "trecovery_r_clk_negedge_posedge" port specification "r" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149276):       trecovery_S_CLK_negedge_posedge   : VitalDelayType := 0.0 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149276): (vcom-1288) VITAL timing generic "trecovery_s_clk_negedge_posedge" port specification "s" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149280):       tremoval_R_CLK_negedge_posedge    : VitalDelayType := 0.0 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149280): (vcom-1288) VITAL timing generic "tremoval_r_clk_negedge_posedge" port specification "r" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149281):       tremoval_S_CLK_negedge_posedge    : VitalDelayType := 0.0 ns
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149281): (vcom-1288) VITAL timing generic "tremoval_s_clk_negedge_posedge" port specification "s" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_plg_v of x_plg
-- Compiling entity x_ioout
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149637):       tisd_D1			: VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149637): (vcom-1287) VITAL timing generic "tisd_d1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149638):       tisd_D2			: VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149638): (vcom-1287) VITAL timing generic "tisd_d2" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149639):       tisd_D3			: VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149639): (vcom-1287) VITAL timing generic "tisd_d3" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149640):       tisd_D4			: VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149640): (vcom-1287) VITAL timing generic "tisd_d4" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149641):       tisd_D5			: VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149641): (vcom-1287) VITAL timing generic "tisd_d5" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149642):       tisd_D6			: VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149642): (vcom-1287) VITAL timing generic "tisd_d6" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149643):       tisd_GSR			: VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149643): (vcom-1287) VITAL timing generic "tisd_gsr" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149644):       tisd_OCE			: VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149644): (vcom-1287) VITAL timing generic "tisd_oce" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149645):       tisd_REV			: VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149645): (vcom-1287) VITAL timing generic "tisd_rev" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149646):       tisd_SR			: VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149646): (vcom-1287) VITAL timing generic "tisd_sr" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149647):       tisd_SHIFTIN1		: VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149647): (vcom-1287) VITAL timing generic "tisd_shiftin1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149648):       tisd_SHIFTIN2		: VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(149648): (vcom-1287) VITAL timing generic "tisd_shiftin2" has invalid port specification.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ioout_v of x_ioout
-- Compiling entity x_iot
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150664):       tisd_GSR                  : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150664): (vcom-1287) VITAL timing generic "tisd_gsr" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150665):       tisd_LOAD                 : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150665): (vcom-1287) VITAL timing generic "tisd_load" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150666):       tisd_REV                  : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150666): (vcom-1287) VITAL timing generic "tisd_rev" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150667):       tisd_SR                    : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150667): (vcom-1287) VITAL timing generic "tisd_sr" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150668):       tisd_T1                   : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150668): (vcom-1287) VITAL timing generic "tisd_t1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150669):       tisd_T2                   : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150669): (vcom-1287) VITAL timing generic "tisd_t2" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150670):       tisd_T3                   : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150670): (vcom-1287) VITAL timing generic "tisd_t3" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150671):       tisd_T4                   : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150671): (vcom-1287) VITAL timing generic "tisd_t4" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150672):       tisd_TCE                  : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150672): (vcom-1287) VITAL timing generic "tisd_tce" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150677):       tpw_CLK_posedge	: VitalDelayType := 0.0 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150677): (vcom-1288) VITAL timing generic "tpw_clk_posedge" port specification "clk" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150683):       tperiod_CLK_posedge	: VitalDelayType := 0.0 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150683): (vcom-1288) VITAL timing generic "tperiod_clk_posedge" port specification "clk" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150686):       trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.0 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150686): (vcom-1288) VITAL timing generic "trecovery_gsr_clk_negedge_posedge" port specification "clk" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150687):       trecovery_REV_CLK_negedge_posedge   : VitalDelayType := 0.0 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150687): (vcom-1288) VITAL timing generic "trecovery_rev_clk_negedge_posedge" port specification "clk" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150688):       trecovery_SR_CLK_negedge_posedge   : VitalDelayType := 0.0 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150688): (vcom-1288) VITAL timing generic "trecovery_sr_clk_negedge_posedge" port specification "clk" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150691):       tremoval_GSR_CLK_negedge_posedge  : VitalDelayType := 0.0 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150691): (vcom-1288) VITAL timing generic "tremoval_gsr_clk_negedge_posedge" port specification "clk" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150692):       tremoval_REV_CLK_negedge_posedge    : VitalDelayType := 0.0 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150692): (vcom-1288) VITAL timing generic "tremoval_rev_clk_negedge_posedge" port specification "clk" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150693):       tremoval_SR_CLK_negedge_posedge    : VitalDelayType := 0.0 ns
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(150693): (vcom-1288) VITAL timing generic "tremoval_sr_clk_negedge_posedge" port specification "clk" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_iot_v of x_iot
-- Compiling entity x_oserdes
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(151395):       tipd_GSR			: VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(151395): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(151429):       tpd_GSR_OQ		: VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(151429): (vcom-1288) VITAL timing generic "tpd_gsr_oq" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(151430):       tpd_GSR_TQ		: VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(151430): (vcom-1288) VITAL timing generic "tpd_gsr_tq" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(151442):       tisd_GSR			: VitalDelayType := 0.0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(151442): (vcom-1287) VITAL timing generic "tisd_gsr" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(151446):       tisd_SHIFTIN1		: VitalDelayType := 0.0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(151446): (vcom-1287) VITAL timing generic "tisd_shiftin1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(151447):       tisd_SHIFTIN2		: VitalDelayType := 0.0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(151447): (vcom-1287) VITAL timing generic "tisd_shiftin2" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(151565):       tpw_GSR_posedge		: VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(151565): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(151574):       trecovery_GSR_CLK_negedge_posedge		: VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(151574): (vcom-1288) VITAL timing generic "trecovery_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(151575):       trecovery_GSR_CLKDIV_negedge_posedge	: VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(151575): (vcom-1288) VITAL timing generic "trecovery_gsr_clkdiv_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(151583):       tremoval_GSR_CLK_negedge_posedge		: VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(151583): (vcom-1288) VITAL timing generic "tremoval_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(151584):       tremoval_GSR_CLKDIV_negedge_posedge	: VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(151584): (vcom-1288) VITAL timing generic "tremoval_gsr_clkdiv_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_oserdes_v of x_oserdes
-- Compiling entity x_pmcd
-- Compiling architecture x_pmcd_v of x_pmcd
-- Compiling entity x_ramb16
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153549):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153549): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153553):     tpd_GSR_DOA  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153553): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153554):     tpd_GSR_DOPA : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153554): (vcom-1288) VITAL timing generic "tpd_gsr_dopa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153555):     tpd_GSR_CASCADEOUTA : VitalDelayType01            := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153555): (vcom-1288) VITAL timing generic "tpd_gsr_cascadeouta" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153557):     tpd_GSR_DOB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153557): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153558):     tpd_GSR_DOPB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153558): (vcom-1288) VITAL timing generic "tpd_gsr_dopb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153559):     tpd_GSR_CASCADEOUTB : VitalDelayType01            := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153559): (vcom-1288) VITAL timing generic "tpd_gsr_cascadeoutb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153573):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153573): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153574):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153574): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153634):     thold_GSR_CLKA_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153634): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153652):     thold_GSR_CLKB_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153652): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153662):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153662): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153663):     tbpd_GSR_DOPA_CLKA : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153663): (vcom-1288) VITAL timing generic "tbpd_gsr_dopa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153664):     tbpd_GSR_CASCADEOUTA_CLKA : VitalDelayType01            := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153664): (vcom-1288) VITAL timing generic "tbpd_gsr_cascadeouta_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153672):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153672): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153677):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153677): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153678):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153678): (vcom-1288) VITAL timing generic "tbpd_gsr_dopb_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153679):     tbpd_GSR_CASCADEOUTB_CLKB : VitalDelayType01            := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153679): (vcom-1288) VITAL timing generic "tbpd_gsr_cascadeoutb_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153687):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153687): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153699):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(153699): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16_v of x_ramb16
-- Compiling entity x_iddr2
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(155575):       tbpd_GSR_Q0_C0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(155575): (vcom-1288) VITAL timing generic "tbpd_gsr_q0_c0" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(155579):       tbpd_GSR_Q1_C1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(155579): (vcom-1288) VITAL timing generic "tbpd_gsr_q1_c1" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(155588):       tipd_GSR  : VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(155588): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(155607):       tpd_GSR_Q0 : VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(155607): (vcom-1288) VITAL timing generic "tpd_gsr_q0" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(155608):       tpd_GSR_Q1 : VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(155608): (vcom-1288) VITAL timing generic "tpd_gsr_q1" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(155618):       tisd_GSR_C0 : VitalDelayType   := 0.0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(155618): (vcom-1288) VITAL timing generic "tisd_gsr_c0" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(155619):       tisd_GSR_C1 : VitalDelayType   := 0.0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(155619): (vcom-1288) VITAL timing generic "tisd_gsr_c1" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(155668):       tpw_GSR_posedge            : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(155668): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(155677):       trecovery_GSR_C0_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(155677): (vcom-1288) VITAL timing generic "trecovery_gsr_c0_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(155680):       trecovery_GSR_C1_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(155680): (vcom-1288) VITAL timing generic "trecovery_gsr_c1_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(155685):       tremoval_GSR_C0_negedge_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(155685): (vcom-1288) VITAL timing generic "tremoval_gsr_c0_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(155688):       tremoval_GSR_C1_negedge_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(155688): (vcom-1288) VITAL timing generic "tremoval_gsr_c1_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_iddr2_v of x_iddr2
-- Compiling entity x_mult18x18sio
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(156455): 	tipd_GSR	: VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(156455): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(156467): 	tpd_GSR_P	: VitalDelayArrayType01 (35 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(156467): (vcom-1288) VITAL timing generic "tpd_gsr_p" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(156481):         tisd_GSR_CLK	: VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(156481): (vcom-1288) VITAL timing generic "tisd_gsr_clk" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(156548): 	tpw_GSR_posedge	: VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(156548): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(156551):         trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0 ps
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(156551): (vcom-1288) VITAL timing generic "trecovery_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_mult18x18sio_v of x_mult18x18sio
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package vital_timing
-- Loading package vcomponents
-- Loading package vital_primitives
-- Loading package textio
-- Loading package vpackage
-- Compiling entity x_oddr2
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(160247):       tbpd_GSR_Q_C0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(160247): (vcom-1288) VITAL timing generic "tbpd_gsr_q_c0" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(160257):       tipd_GSR  : VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(160257): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(160272):       tpd_GSR_Q : VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(160272): (vcom-1288) VITAL timing generic "tpd_gsr_q" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(160284):       tisd_GSR_C0 : VitalDelayType   := 0.0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(160284): (vcom-1288) VITAL timing generic "tisd_gsr_c0" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(160285):       tisd_GSR_C1 : VitalDelayType   := 0.0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(160285): (vcom-1288) VITAL timing generic "tisd_gsr_c1" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(160343):       tpw_GSR_posedge            : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(160343): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(160352):       trecovery_GSR_C0_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(160352): (vcom-1288) VITAL timing generic "trecovery_gsr_c0_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(160355):       trecovery_GSR_C1_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(160355): (vcom-1288) VITAL timing generic "trecovery_gsr_c1_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(160360):       tremoval_GSR_C0_negedge_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(160360): (vcom-1288) VITAL timing generic "tremoval_gsr_c0_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(160363):       tremoval_GSR_C1_negedge_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(160363): (vcom-1288) VITAL timing generic "tremoval_gsr_c1_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_oddr2_v of x_oddr2
-- Loading package std_logic_arith
-- Compiling entity x_afifo36_internal
-- Compiling architecture x_afifo36_internal_v of x_afifo36_internal
-- Loading package std_logic_signed
-- Loading package std_logic_textio
-- Compiling entity x_aramb36_internal
-- Compiling architecture x_aramb36_internal_v of x_aramb36_internal
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(163718):       file_open(open_status, int_infile, INIT_FILE, read_mode);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(163718): (vcom-1283) Cannot reference file "int_infile" inside pure function "two_d_mem_initf".
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(163720):       while not endfile(int_infile) loop
** Warning: /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(163720): (vcom-1283) Cannot reference file "int_infile" inside pure function "two_d_mem_initf".
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(163722):         readline(int_infile, data_line);
** Warning: /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(163722): (vcom-1283) Cannot reference file "int_infile" inside pure function "two_d_mem_initf".
-- Compiling entity x_bscan_virtex5
-- Compiling architecture x_bscan_virtex5_v of x_bscan_virtex5
-- Compiling entity x_carry4
-- Compiling architecture x_carry4_v of x_carry4
-- Compiling entity x_crc32
-- Compiling architecture x_crc32_v of x_crc32
-- Compiling entity x_crc64
-- Compiling architecture x_crc64_v of x_crc64
-- Compiling entity x_dsp48e
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(173673):         tipd_GSR        : VitalDelayType01 := ( 0 ps,  0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(173673): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(173977):         tisd_GSR_CLK            : VitalDelayType  := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(173977): (vcom-1288) VITAL timing generic "tisd_gsr_clk" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(173998):         trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(173998): (vcom-1288) VITAL timing generic "trecovery_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_dsp48e_v of x_dsp48e
-- Compiling entity x_fifo18_36
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207598):     tipd_GSR   : VitalDelayType01                   := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207598): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207614):     tpd_GSR_DO            : VitalDelayArrayType01 (31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207614): (vcom-1288) VITAL timing generic "tpd_gsr_do" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207615):     tpd_GSR_DOP           : VitalDelayArrayType01 (3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207615): (vcom-1288) VITAL timing generic "tpd_gsr_dop" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207616):     tpd_GSR_EMPTY         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207616): (vcom-1288) VITAL timing generic "tpd_gsr_empty" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207617):     tpd_GSR_ALMOSTEMPTY   : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207617): (vcom-1288) VITAL timing generic "tpd_gsr_almostempty" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207618):     tpd_GSR_FULL          : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207618): (vcom-1288) VITAL timing generic "tpd_gsr_full" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207619):     tpd_GSR_ALMOSTFULL    : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207619): (vcom-1288) VITAL timing generic "tpd_gsr_almostfull" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207620):     tpd_GSR_RDCOUNT       : VitalDelayArrayType01 (8 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207620): (vcom-1288) VITAL timing generic "tpd_gsr_rdcount" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207621):     tpd_GSR_RDERR         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207621): (vcom-1288) VITAL timing generic "tpd_gsr_rderr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207622):     tpd_GSR_WRCOUNT       : VitalDelayArrayType01 (8 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207622): (vcom-1288) VITAL timing generic "tpd_gsr_wrcount" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207623):     tpd_GSR_WRERR         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207623): (vcom-1288) VITAL timing generic "tpd_gsr_wrerr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207644):     trecovery_GSR_WRCLK_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207644): (vcom-1288) VITAL timing generic "trecovery_gsr_wrclk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207645):     trecovery_GSR_RDCLK_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207645): (vcom-1288) VITAL timing generic "trecovery_gsr_rdclk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207652):     tremoval_GSR_WRCLK_negedge_posedge : VitalDelayType  := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207652): (vcom-1288) VITAL timing generic "tremoval_gsr_wrclk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207653):     tremoval_GSR_RDCLK_negedge_posedge : VitalDelayType  := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207653): (vcom-1288) VITAL timing generic "tremoval_gsr_rdclk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207684):     tisd_GSR_WRCLK   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(207684): (vcom-1288) VITAL timing generic "tisd_gsr_wrclk" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_fifo18_36_v of x_fifo18_36
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package vital_timing
-- Loading package vcomponents
-- Loading package vital_primitives
-- Loading package textio
-- Loading package vpackage
-- Compiling entity x_fifo18
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209843):     tipd_GSR   : VitalDelayType01                   := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209843): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209859):     tpd_GSR_DO            : VitalDelayArrayType01 (15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209859): (vcom-1288) VITAL timing generic "tpd_gsr_do" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209860):     tpd_GSR_DOP           : VitalDelayArrayType01 (1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209860): (vcom-1288) VITAL timing generic "tpd_gsr_dop" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209861):     tpd_GSR_EMPTY         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209861): (vcom-1288) VITAL timing generic "tpd_gsr_empty" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209862):     tpd_GSR_ALMOSTEMPTY   : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209862): (vcom-1288) VITAL timing generic "tpd_gsr_almostempty" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209863):     tpd_GSR_FULL          : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209863): (vcom-1288) VITAL timing generic "tpd_gsr_full" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209864):     tpd_GSR_ALMOSTFULL    : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209864): (vcom-1288) VITAL timing generic "tpd_gsr_almostfull" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209865):     tpd_GSR_RDCOUNT       : VitalDelayArrayType01 (11 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209865): (vcom-1288) VITAL timing generic "tpd_gsr_rdcount" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209866):     tpd_GSR_RDERR         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209866): (vcom-1288) VITAL timing generic "tpd_gsr_rderr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209867):     tpd_GSR_WRCOUNT       : VitalDelayArrayType01 (11 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209867): (vcom-1288) VITAL timing generic "tpd_gsr_wrcount" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209868):     tpd_GSR_WRERR         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209868): (vcom-1288) VITAL timing generic "tpd_gsr_wrerr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209889):     trecovery_GSR_WRCLK_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209889): (vcom-1288) VITAL timing generic "trecovery_gsr_wrclk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209890):     trecovery_GSR_RDCLK_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209890): (vcom-1288) VITAL timing generic "trecovery_gsr_rdclk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209897):     tremoval_GSR_WRCLK_negedge_posedge : VitalDelayType  := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209897): (vcom-1288) VITAL timing generic "tremoval_gsr_wrclk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209898):     tremoval_GSR_RDCLK_negedge_posedge : VitalDelayType  := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209898): (vcom-1288) VITAL timing generic "tremoval_gsr_rdclk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209929):     tisd_GSR_WRCLK   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(209929): (vcom-1288) VITAL timing generic "tisd_gsr_wrclk" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_fifo18_v of x_fifo18
-- Compiling entity x_fifo36_72_exp
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211560):     tipd_GSR   : VitalDelayType01                   := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211560): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211589):     tpd_GSR_DO            : VitalDelayArrayType01 (63 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211589): (vcom-1288) VITAL timing generic "tpd_gsr_do" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211590):     tpd_GSR_DOP           : VitalDelayArrayType01 (7 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211590): (vcom-1288) VITAL timing generic "tpd_gsr_dop" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211591):     tpd_GSR_EMPTY         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211591): (vcom-1288) VITAL timing generic "tpd_gsr_empty" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211592):     tpd_GSR_ALMOSTEMPTY   : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211592): (vcom-1288) VITAL timing generic "tpd_gsr_almostempty" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211593):     tpd_GSR_FULL          : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211593): (vcom-1288) VITAL timing generic "tpd_gsr_full" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211594):     tpd_GSR_ALMOSTFULL    : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211594): (vcom-1288) VITAL timing generic "tpd_gsr_almostfull" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211595):     tpd_GSR_RDCOUNT       : VitalDelayArrayType01 (12 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211595): (vcom-1288) VITAL timing generic "tpd_gsr_rdcount" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211596):     tpd_GSR_RDERR         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211596): (vcom-1288) VITAL timing generic "tpd_gsr_rderr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211597):     tpd_GSR_WRCOUNT       : VitalDelayArrayType01 (12 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211597): (vcom-1288) VITAL timing generic "tpd_gsr_wrcount" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211598):     tpd_GSR_WRERR         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211598): (vcom-1288) VITAL timing generic "tpd_gsr_wrerr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211599):     tpd_GSR_ECCPARITY : VitalDelayArrayType01(7 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211599): (vcom-1288) VITAL timing generic "tpd_gsr_eccparity" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211600):     tpd_GSR_DBITERR  : VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211600): (vcom-1288) VITAL timing generic "tpd_gsr_dbiterr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211601):     tpd_GSR_SBITERR  : VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211601): (vcom-1288) VITAL timing generic "tpd_gsr_sbiterr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211622):     trecovery_GSR_WRCLKL_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211622): (vcom-1288) VITAL timing generic "trecovery_gsr_wrclkl_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211623):     trecovery_GSR_RDCLKL_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211623): (vcom-1288) VITAL timing generic "trecovery_gsr_rdclkl_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211624):     trecovery_GSR_RDRCLKL_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211624): (vcom-1288) VITAL timing generic "trecovery_gsr_rdrclkl_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211632):     tremoval_GSR_WRCLKL_negedge_posedge : VitalDelayType  := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211632): (vcom-1288) VITAL timing generic "tremoval_gsr_wrclkl_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211633):     tremoval_GSR_RDCLKL_negedge_posedge : VitalDelayType  := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211633): (vcom-1288) VITAL timing generic "tremoval_gsr_rdclkl_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211634):     tremoval_GSR_RDRCLKL_negedge_posedge : VitalDelayType  := 0 ps;    
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211634): (vcom-1288) VITAL timing generic "tremoval_gsr_rdrclkl_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211670):     tisd_GSR_WRCLKL   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(211670): (vcom-1288) VITAL timing generic "tisd_gsr_wrclkl" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_fifo36_72_exp_v of x_fifo36_72_exp
-- Compiling entity x_fifo36_exp
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215672):     tipd_GSR   : VitalDelayType01                   := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215672): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215695):     tpd_GSR_DO            : VitalDelayArrayType01 (31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215695): (vcom-1288) VITAL timing generic "tpd_gsr_do" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215696):     tpd_GSR_DOP           : VitalDelayArrayType01 (3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215696): (vcom-1288) VITAL timing generic "tpd_gsr_dop" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215697):     tpd_GSR_EMPTY         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215697): (vcom-1288) VITAL timing generic "tpd_gsr_empty" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215698):     tpd_GSR_ALMOSTEMPTY   : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215698): (vcom-1288) VITAL timing generic "tpd_gsr_almostempty" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215699):     tpd_GSR_FULL          : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215699): (vcom-1288) VITAL timing generic "tpd_gsr_full" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215700):     tpd_GSR_ALMOSTFULL    : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215700): (vcom-1288) VITAL timing generic "tpd_gsr_almostfull" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215701):     tpd_GSR_RDCOUNT       : VitalDelayArrayType01 (12 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215701): (vcom-1288) VITAL timing generic "tpd_gsr_rdcount" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215702):     tpd_GSR_RDERR         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215702): (vcom-1288) VITAL timing generic "tpd_gsr_rderr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215703):     tpd_GSR_WRCOUNT       : VitalDelayArrayType01 (12 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215703): (vcom-1288) VITAL timing generic "tpd_gsr_wrcount" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215704):     tpd_GSR_WRERR         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215704): (vcom-1288) VITAL timing generic "tpd_gsr_wrerr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215725):     trecovery_GSR_WRCLKL_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215725): (vcom-1288) VITAL timing generic "trecovery_gsr_wrclkl_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215726):     trecovery_GSR_RDCLKL_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215726): (vcom-1288) VITAL timing generic "trecovery_gsr_rdclkl_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215727):     trecovery_GSR_RDRCLKL_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215727): (vcom-1288) VITAL timing generic "trecovery_gsr_rdrclkl_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215735):     tremoval_GSR_WRCLKL_negedge_posedge : VitalDelayType  := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215735): (vcom-1288) VITAL timing generic "tremoval_gsr_wrclkl_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215736):     tremoval_GSR_RDCLKL_negedge_posedge : VitalDelayType  := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215736): (vcom-1288) VITAL timing generic "tremoval_gsr_rdclkl_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215737):     tremoval_GSR_RDRCLKL_negedge_posedge : VitalDelayType  := 0 ps;    
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215737): (vcom-1288) VITAL timing generic "tremoval_gsr_rdrclkl_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215773):     tisd_GSR_WRCLKL   : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(215773): (vcom-1288) VITAL timing generic "tisd_gsr_wrclkl" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_fifo36_exp_v of x_fifo36_exp
-- Compiling entity x_iddr_2clk
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(218174):       tipd_GSR  : VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(218174): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(218203):       tpd_GSR_Q1 : VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(218203): (vcom-1288) VITAL timing generic "tpd_gsr_q1" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(218204):       tpd_GSR_Q2 : VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(218204): (vcom-1288) VITAL timing generic "tpd_gsr_q2" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(218214):       tisd_GSR_C : VitalDelayType   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(218214): (vcom-1288) VITAL timing generic "tisd_gsr_c" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(218298):       tpw_GSR_posedge            : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(218298): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(218307):       trecovery_GSR_C_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(218307): (vcom-1288) VITAL timing generic "trecovery_gsr_c_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(218317):       trecovery_GSR_CB_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(218317): (vcom-1288) VITAL timing generic "trecovery_gsr_cb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(218328):       tremoval_GSR_C_negedge_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(218328): (vcom-1288) VITAL timing generic "tremoval_gsr_c_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(218338):       tremoval_GSR_CB_negedge_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(218338): (vcom-1288) VITAL timing generic "tremoval_gsr_cb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_iddr_2clk_v of x_iddr_2clk
-- Compiling entity x_iodelay
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(219295):       tipd_GSR		: VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(219295): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(219312):       tpd_GSR_DATAOUT : VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(219312): (vcom-1288) VITAL timing generic "tpd_gsr_dataout" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(219319):       tisd_GSR_C : VitalDelayType := 0.0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(219319): (vcom-1288) VITAL timing generic "tisd_gsr_c" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(219346):       tpw_GSR_posedge             : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(219346): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(219352):       trecovery_GSR_C_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(219352): (vcom-1288) VITAL timing generic "trecovery_gsr_c_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(219355):       tremoval_GSR_C_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(219355): (vcom-1288) VITAL timing generic "tremoval_gsr_c_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_iodelay_v of x_iodelay
-- Loading package std_logic_arith
-- Compiling entity bscntrl_nodelay
-- Compiling architecture bscntrl_nodelay_v of bscntrl_nodelay
-- Compiling entity ice_module_nodelay
-- Compiling architecture ice_module_nodelay_v of ice_module_nodelay
-- Compiling entity x_iserdes_nodelay
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220605):       tipd_DIN		: VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220605): (vcom-1288) VITAL timing generic "tipd_din" port specification "din" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220606):       tipd_GSR		: VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220606): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220648):       tpd_GSR_Q1	: VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220648): (vcom-1288) VITAL timing generic "tpd_gsr_q1" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220649):       tpd_GSR_Q2	: VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220649): (vcom-1288) VITAL timing generic "tpd_gsr_q2" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220650):       tpd_GSR_Q3	: VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220650): (vcom-1288) VITAL timing generic "tpd_gsr_q3" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220651):       tpd_GSR_Q4	: VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220651): (vcom-1288) VITAL timing generic "tpd_gsr_q4" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220652):       tpd_GSR_Q5	: VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220652): (vcom-1288) VITAL timing generic "tpd_gsr_q5" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220653):       tpd_GSR_Q6	: VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220653): (vcom-1288) VITAL timing generic "tpd_gsr_q6" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220673):       tisd_GSR			: VitalDelayType := 0.0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220673): (vcom-1287) VITAL timing generic "tisd_gsr" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220680):       tisd_SHIFTIN1		: VitalDelayType := 0.0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220680): (vcom-1287) VITAL timing generic "tisd_shiftin1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220681):       tisd_SHIFTIN2		: VitalDelayType := 0.0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220681): (vcom-1287) VITAL timing generic "tisd_shiftin2" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220795):       tpw_GSR_posedge	: VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220795): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220802):       trecovery_GSR_CLK_negedge_posedge    : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220802): (vcom-1288) VITAL timing generic "trecovery_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220809):       tremoval_GSR_CLK_negedge_posedge    : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(220809): (vcom-1288) VITAL timing generic "tremoval_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_iserdes_nodelay_v of x_iserdes_nodelay
-- Compiling entity x_lut6_2
-- Compiling architecture x_lut6_2_v of x_lut6_2
-- Loading package numeric_std
-- Compiling entity x_pll_adv
-- Compiling architecture x_pll_adv_v of x_pll_adv
-- Compiling entity x_ram32m
-- Compiling architecture x_ram32m_v of x_ram32m
-- Compiling entity x_ram64m
-- Compiling architecture x_ram64m_v of x_ram64m
-- Compiling entity x_ramb18sdp
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(229573):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(229573): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(229577):     tpd_GSR_DO  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(229577): (vcom-1288) VITAL timing generic "tpd_gsr_do" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(229578):     tpd_GSR_DOP : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(229578): (vcom-1288) VITAL timing generic "tpd_gsr_dop" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(229585):     trecovery_GSR_RDCLK_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(229585): (vcom-1288) VITAL timing generic "trecovery_gsr_rdclk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(229586):     trecovery_GSR_WRCLK_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(229586): (vcom-1288) VITAL timing generic "trecovery_gsr_wrclk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(229620):     thold_GSR_RDCLK_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(229620): (vcom-1288) VITAL timing generic "thold_gsr_rdclk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(229630):     thold_GSR_WRCLK_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(229630): (vcom-1288) VITAL timing generic "thold_gsr_wrclk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(229634):     tbpd_GSR_DO_RDCLK  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(229634): (vcom-1288) VITAL timing generic "tbpd_gsr_do_rdclk" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(229635):     tbpd_GSR_DOP_RDCLK : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(229635): (vcom-1288) VITAL timing generic "tbpd_gsr_dop_rdclk" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(229642):     tisd_GSR_RDCLK      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(229642): (vcom-1288) VITAL timing generic "tisd_gsr_rdclk" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(229649):     tisd_GSR_WRCLK      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(229649): (vcom-1288) VITAL timing generic "tisd_gsr_wrclk" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb18sdp_v of x_ramb18sdp
-- Compiling entity x_ramb18
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232350):     tipd_CASCADEINLATA  : VitalDelayType01               := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232350): (vcom-1288) VITAL timing generic "tipd_cascadeinlata" port specification "cascadeinlata" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232351):     tipd_CASCADEINREGA  : VitalDelayType01               := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232351): (vcom-1288) VITAL timing generic "tipd_cascadeinrega" port specification "cascadeinrega" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232361):     tipd_CASCADEINLATB  : VitalDelayType01               := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232361): (vcom-1288) VITAL timing generic "tipd_cascadeinlatb" port specification "cascadeinlatb" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232362):     tipd_CASCADEINREGB  : VitalDelayType01               := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232362): (vcom-1288) VITAL timing generic "tipd_cascadeinregb" port specification "cascadeinregb" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232364):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232364): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232368):     tpd_GSR_DOA  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232368): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232369):     tpd_GSR_DOPA : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232369): (vcom-1288) VITAL timing generic "tpd_gsr_dopa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232370):     tpd_GSR_CASCADEOUTLATA : VitalDelayType01            := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232370): (vcom-1288) VITAL timing generic "tpd_gsr_cascadeoutlata" port specification "gsr" and "cascadeoutlata" do not denote ports.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232371):     tpd_GSR_CASCADEOUTREGA : VitalDelayType01            := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232371): (vcom-1288) VITAL timing generic "tpd_gsr_cascadeoutrega" port specification "gsr" and "cascadeoutrega" do not denote ports.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232373):     tpd_GSR_DOB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232373): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232374):     tpd_GSR_DOPB : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232374): (vcom-1288) VITAL timing generic "tpd_gsr_dopb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232375):     tpd_GSR_CASCADEOUTLATB : VitalDelayType01            := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232375): (vcom-1288) VITAL timing generic "tpd_gsr_cascadeoutlatb" port specification "gsr" and "cascadeoutlatb" do not denote ports.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232376):     tpd_GSR_CASCADEOUTREGB : VitalDelayType01            := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232376): (vcom-1288) VITAL timing generic "tpd_gsr_cascadeoutregb" port specification "gsr" and "cascadeoutregb" do not denote ports.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232380):     tpd_CLKA_CASCADEOUTLATA : VitalDelayType01            := (100 ps, 100 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232380): (vcom-1288) VITAL timing generic "tpd_clka_cascadeoutlata" port specification "cascadeoutlata" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232381):     tpd_CLKA_CASCADEOUTREGA : VitalDelayType01            := (100 ps, 100 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232381): (vcom-1288) VITAL timing generic "tpd_clka_cascadeoutrega" port specification "cascadeoutrega" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232385):     tpd_CLKB_CASCADEOUTLATB : VitalDelayType01            := (100 ps, 100 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232385): (vcom-1288) VITAL timing generic "tpd_clkb_cascadeoutlatb" port specification "cascadeoutlatb" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232386):     tpd_CLKB_CASCADEOUTREGB : VitalDelayType01            := (100 ps, 100 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232386): (vcom-1288) VITAL timing generic "tpd_clkb_cascadeoutregb" port specification "cascadeoutregb" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232390):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232390): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232391):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232391): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232439):     thold_GSR_CLKA_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232439): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232457):     thold_GSR_CLKB_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232457): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232467):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232467): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232468):     tbpd_GSR_DOPA_CLKA : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232468): (vcom-1288) VITAL timing generic "tbpd_gsr_dopa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232469):     tbpd_GSR_CASCADEOUTLATA_CLKA : VitalDelayType01            := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232469): (vcom-1288) VITAL timing generic "tbpd_gsr_cascadeoutlata_clka" port specification "gsr" and "cascadeoutlata" do not denote ports.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232470):     tbpd_GSR_CASCADEOUTREGA_CLKA : VitalDelayType01            := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232470): (vcom-1288) VITAL timing generic "tbpd_gsr_cascadeoutrega_clka" port specification "gsr" and "cascadeoutrega" do not denote ports.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232477):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232477): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232480):     tisd_CASCADEINLATA_CLKA     : VitalDelayType               := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232480): (vcom-1288) VITAL timing generic "tisd_cascadeinlata_clka" port specification "cascadeinlata" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232481):     tisd_CASCADEINREGA_CLKA     : VitalDelayType               := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232481): (vcom-1288) VITAL timing generic "tisd_cascadeinrega_clka" port specification "cascadeinrega" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232484):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232484): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232485):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232485): (vcom-1288) VITAL timing generic "tbpd_gsr_dopb_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232486):     tbpd_GSR_CASCADEOUTLATB_CLKB : VitalDelayType01            := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232486): (vcom-1288) VITAL timing generic "tbpd_gsr_cascadeoutlatb_clkb" port specification "gsr" and "cascadeoutlatb" do not denote ports.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232487):     tbpd_GSR_CASCADEOUTREGB_CLKB : VitalDelayType01            := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232487): (vcom-1288) VITAL timing generic "tbpd_gsr_cascadeoutregb_clkb" port specification "gsr" and "cascadeoutregb" do not denote ports.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232494):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232494): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232497):     tisd_CASCADEINLATB_CLKB     : VitalDelayType               := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232497): (vcom-1288) VITAL timing generic "tisd_cascadeinlatb_clkb" port specification "cascadeinlatb" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232498):     tisd_CASCADEINREGB_CLKB     : VitalDelayType               := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(232498): (vcom-1288) VITAL timing generic "tisd_cascadeinregb_clkb" port specification "cascadeinregb" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb18_v of x_ramb18
-- Compiling entity x_ramb36_exp
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235745):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235745): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235749):     tpd_GSR_DOA  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235749): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235750):     tpd_GSR_DOPA : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235750): (vcom-1288) VITAL timing generic "tpd_gsr_dopa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235751):     tpd_GSR_CASCADEOUTLATA : VitalDelayType01            := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235751): (vcom-1288) VITAL timing generic "tpd_gsr_cascadeoutlata" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235752):     tpd_GSR_CASCADEOUTREGA : VitalDelayType01            := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235752): (vcom-1288) VITAL timing generic "tpd_gsr_cascadeoutrega" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235756):     tpd_GSR_DOB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235756): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235757):     tpd_GSR_DOPB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235757): (vcom-1288) VITAL timing generic "tpd_gsr_dopb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235758):     tpd_GSR_CASCADEOUTLATB : VitalDelayType01            := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235758): (vcom-1288) VITAL timing generic "tpd_gsr_cascadeoutlatb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235759):     tpd_GSR_CASCADEOUTREGB : VitalDelayType01            := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235759): (vcom-1288) VITAL timing generic "tpd_gsr_cascadeoutregb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235779):     trecovery_GSR_CLKAL_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235779): (vcom-1288) VITAL timing generic "trecovery_gsr_clkal_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235780):     trecovery_GSR_CLKBL_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235780): (vcom-1288) VITAL timing generic "trecovery_gsr_clkbl_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235840):     thold_GSR_CLKAL_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235840): (vcom-1288) VITAL timing generic "thold_gsr_clkal_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235864):     thold_GSR_CLKBL_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235864): (vcom-1288) VITAL timing generic "thold_gsr_clkbl_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235880):     tbpd_GSR_DOA_CLKAL  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235880): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clkal" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235881):     tbpd_GSR_DOPA_CLKAL : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235881): (vcom-1288) VITAL timing generic "tbpd_gsr_dopa_clkal" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235882):     tbpd_GSR_CASCADEOUTLATA_CLKAL : VitalDelayType01            := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235882): (vcom-1288) VITAL timing generic "tbpd_gsr_cascadeoutlata_clkal" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235883):     tbpd_GSR_CASCADEOUTREGA_CLKAL : VitalDelayType01            := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235883): (vcom-1288) VITAL timing generic "tbpd_gsr_cascadeoutrega_clkal" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235891):     tisd_GSR_CLKAL      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235891): (vcom-1288) VITAL timing generic "tisd_gsr_clkal" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235892):     tisd_GSR_REGCLKAL      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235892): (vcom-1288) VITAL timing generic "tisd_gsr_regclkal" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235901):     tbpd_GSR_DOB_CLKBL  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235901): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkbl" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235902):     tbpd_GSR_DOPB_CLKBL : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235902): (vcom-1288) VITAL timing generic "tbpd_gsr_dopb_clkbl" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235903):     tbpd_GSR_CASCADEOUTLATB_CLKBL : VitalDelayType01            := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235903): (vcom-1288) VITAL timing generic "tbpd_gsr_cascadeoutlatb_clkbl" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235904):     tbpd_GSR_CASCADEOUTREGB_CLKBL : VitalDelayType01            := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235904): (vcom-1288) VITAL timing generic "tbpd_gsr_cascadeoutregb_clkbl" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235912):     tisd_GSR_CLKBL      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235912): (vcom-1288) VITAL timing generic "tisd_gsr_clkbl" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235913):     tisd_GSR_REGCLKBL      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(235913): (vcom-1288) VITAL timing generic "tisd_gsr_regclkbl" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb36_exp_v of x_ramb36_exp
-- Compiling entity x_ramb36sdp_exp
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241205):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241205): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241209):     tpd_GSR_DO  : VitalDelayArrayType01(63 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241209): (vcom-1288) VITAL timing generic "tpd_gsr_do" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241210):     tpd_GSR_DOP : VitalDelayArrayType01(7 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241210): (vcom-1288) VITAL timing generic "tpd_gsr_dop" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241211):     tpd_GSR_ECCPARITY : VitalDelayArrayType01(7 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241211): (vcom-1288) VITAL timing generic "tpd_gsr_eccparity" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241212):     tbpd_GSR_ECCPARITY_RDCLKL : VitalDelayArrayType01(7 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241212): (vcom-1288) VITAL timing generic "tbpd_gsr_eccparity_rdclkl" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241213):     tpd_GSR_DBITERR  : VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241213): (vcom-1288) VITAL timing generic "tpd_gsr_dbiterr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241214):     tbpd_GSR_DBITERR_RDCLKL  : VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241214): (vcom-1288) VITAL timing generic "tbpd_gsr_dbiterr_rdclkl" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241215):     tpd_GSR_SBITERR  : VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241215): (vcom-1288) VITAL timing generic "tpd_gsr_sbiterr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241216):     tbpd_GSR_SBITERR_RDCLKL  : VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241216): (vcom-1288) VITAL timing generic "tbpd_gsr_sbiterr_rdclkl" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241231):     trecovery_GSR_RDCLKL_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241231): (vcom-1288) VITAL timing generic "trecovery_gsr_rdclkl_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241232):     trecovery_GSR_WRCLKL_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241232): (vcom-1288) VITAL timing generic "trecovery_gsr_wrclkl_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241270):     thold_GSR_RDCLKL_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241270): (vcom-1288) VITAL timing generic "thold_gsr_rdclkl_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241284):     thold_GSR_WRCLKL_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241284): (vcom-1288) VITAL timing generic "thold_gsr_wrclkl_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241288):     tbpd_GSR_DO_RDCLKL  : VitalDelayArrayType01(63 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241288): (vcom-1288) VITAL timing generic "tbpd_gsr_do_rdclkl" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241289):     tbpd_GSR_DOP_RDCLKL : VitalDelayArrayType01(7 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241289): (vcom-1288) VITAL timing generic "tbpd_gsr_dop_rdclkl" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241297):     tisd_GSR_RDCLKL      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241297): (vcom-1288) VITAL timing generic "tisd_gsr_rdclkl" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241298):     tisd_GSR_RDRCLKL      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241298): (vcom-1288) VITAL timing generic "tisd_gsr_rdrclkl" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241307):     tisd_GSR_WRCLKL      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(241307): (vcom-1288) VITAL timing generic "tisd_gsr_wrclkl" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb36sdp_exp_v of x_ramb36sdp_exp
-- Compiling entity x_ramd128
-- Compiling architecture x_ramd128_v of x_ramd128
-- Compiling entity x_ramd64_adv
-- Compiling architecture x_ramd64_adv_v of x_ramd64_adv
-- Compiling entity x_rams256
-- Compiling architecture x_rams256_v of x_rams256
-- Compiling entity x_rams64_adv
-- Compiling architecture x_rams64_adv_v of x_rams64_adv
-- Compiling entity x_sim_config_v5
-- Compiling architecture x_sim_config_v5_v of x_sim_config_v5
-- Compiling entity x_srlc32e
-- Compiling architecture x_srlc32e_v of x_srlc32e
-- Loading package std_logic_signed
-- Compiling entity x_sysmon
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(249484):         tisd_DI : VitalDelayArrayType(15 downto 0) := (others => 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(249484): (vcom-1287) VITAL timing generic "tisd_di" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(249485):         tisd_DADDR : VitalDelayArrayType(6 downto 0) := (others => 0.000 ns);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(249485): (vcom-1287) VITAL timing generic "tisd_daddr" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(249486):         tisd_DEN : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(249486): (vcom-1287) VITAL timing generic "tisd_den" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(249487):         tisd_DWE : VitalDelayType := 0.000 ns;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(249487): (vcom-1287) VITAL timing generic "tisd_dwe" has invalid port specification.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_sysmon_v of x_sysmon
-- Compiling entity x_bscan_spartan3a
-- Compiling architecture x_bscan_spartan3a_v of x_bscan_spartan3a
-- Compiling entity x_dna_port
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(252931):       tipd_GSR : VitalDelayType01 := (0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(252931): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(252941):       tisd_GSR_CLK   : VitalDelayType   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(252941): (vcom-1288) VITAL timing generic "tisd_gsr_clk" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_dna_port_v of x_dna_port
-- Compiling entity x_ibuf_dly_adj
-- Compiling architecture x_ibuf_dly_adj_v of x_ibuf_dly_adj
-- Compiling entity x_ibufds_dly_adj
-- Compiling architecture x_ibufds_dly_adj_v of x_ibufds_dly_adj
-- Compiling entity x_ramb16bwe
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(253959):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(253959): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(253963):     tpd_GSR_DOA  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(253963): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(253964):     tpd_GSR_DOPA : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(253964): (vcom-1288) VITAL timing generic "tpd_gsr_dopa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(253966):     tpd_GSR_DOB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(253966): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(253967):     tpd_GSR_DOPB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(253967): (vcom-1288) VITAL timing generic "tpd_gsr_dopb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(253977):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(253977): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(253978):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(253978): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(254018):     thold_GSR_CLKA_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(254018): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(254032):     thold_GSR_CLKB_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(254032): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(254038):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(254038): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(254039):     tbpd_GSR_DOPA_CLKA : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(254039): (vcom-1288) VITAL timing generic "tbpd_gsr_dopa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(254046):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(254046): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(254050):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(254050): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(254051):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(254051): (vcom-1288) VITAL timing generic "tbpd_gsr_dopb_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(254058):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(254058): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(254069):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(254069): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16bwe_v of x_ramb16bwe
-- Compiling entity x_sim_config_s3a
-- Compiling architecture x_sim_config_s3a_v of x_sim_config_s3a
-- Loading package std_logic_textio
-- Loading package std_logic_unsigned
-- Compiling entity x_spi_access
-- Compiling architecture x_spi_access_v of x_spi_access
-- Compiling entity x_dsp48a
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(264884):         tipd_GSR        : VitalDelayType01 := ( 0 ps,  0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(264884): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(265114):         tisd_GSR_CLK            : VitalDelayType  := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(265114): (vcom-1288) VITAL timing generic "tisd_gsr_clk" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(265134):         trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(265134): (vcom-1288) VITAL timing generic "trecovery_gsr_clk_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_dsp48a_v of x_dsp48a
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package textio
-- Loading package vital_timing
-- Loading package vcomponents
-- Loading package vital_primitives
-- Loading package vpackage
-- Compiling entity x_ramb16bwer
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(286986):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(286986): (vcom-1288) VITAL timing generic "tipd_gsr" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(286997):     tpd_GSR_DOA  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(286997): (vcom-1288) VITAL timing generic "tpd_gsr_doa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(286998):     tpd_GSR_DOPA : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(286998): (vcom-1288) VITAL timing generic "tpd_gsr_dopa" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(287000):     tpd_GSR_DOB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(287000): (vcom-1288) VITAL timing generic "tpd_gsr_dob" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(287001):     tpd_GSR_DOPB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(287001): (vcom-1288) VITAL timing generic "tpd_gsr_dopb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(287011):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(287011): (vcom-1288) VITAL timing generic "trecovery_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(287012):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(287012): (vcom-1288) VITAL timing generic "trecovery_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(287062):     thold_GSR_CLKA_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(287062): (vcom-1288) VITAL timing generic "thold_gsr_clka_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(287078):     thold_GSR_CLKB_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(287078): (vcom-1288) VITAL timing generic "thold_gsr_clkb_negedge_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(287086):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(287086): (vcom-1288) VITAL timing generic "tbpd_gsr_doa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(287087):     tbpd_GSR_DOPA_CLKA : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(287087): (vcom-1288) VITAL timing generic "tbpd_gsr_dopa_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(287094):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(287094): (vcom-1288) VITAL timing generic "tisd_gsr_clka" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(287099):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(287099): (vcom-1288) VITAL timing generic "tbpd_gsr_dob_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(287100):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(287100): (vcom-1288) VITAL timing generic "tbpd_gsr_dopb_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(287107):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(287107): (vcom-1288) VITAL timing generic "tisd_gsr_clkb" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(287119):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_VITAL_mti.vhd(287119): (vcom-1288) VITAL timing generic "tpw_gsr_posedge" port specification "gsr" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_ramb16bwer_v of x_ramb16bwer

END_COMPILE:simprim

==============================================================================

    > Log file /opt/Xilinx/10.1/ISE/vhdl/mti_se/simprim/cxl_simprim.log generated
    > Library mapping successful, setup file(s) modelsim.ini updated

compxlib[simprim]: No error(s), 977 warning(s)
MTI => Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009

--> Compiling vhdl smartmodel(unisim) library
    > configuring SWIFT Interface in '/opt/modelsim/modeltech/modelsim.ini' file ...
    > SWIFT Interface configured in '/opt/modelsim/modeltech/modelsim.ini' file
    > Unisim Smart-Models compiled to /opt/Xilinx/10.1/ISE/vhdl/mti_se/unisim

==============================================================================
Modifying /opt/modelsim/modeltech/modelsim.ini

START_COMPILE:smartmodel(unisim)

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity dcc_fpgacore_swift
-- Compiling architecture smartmodel of dcc_fpgacore_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity dcc_fpgacore_swift_bus
-- Compiling architecture dcc_fpgacore_swift_bus_v of dcc_fpgacore_swift_bus
-- Loading entity dcc_fpgacore_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity emac_swift
-- Compiling architecture smartmodel of emac_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity emac_swift_bus
-- Compiling architecture emac_swift_bus_v of emac_swift_bus
-- Loading entity emac_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity gt10_swift
-- Compiling architecture smartmodel of gt10_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity gt10_swift_bus
-- Compiling architecture gt10_swift_bus_v of gt10_swift_bus
-- Loading entity gt10_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity gt11_swift
-- Compiling architecture smartmodel of gt11_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity gt11_swift_bus
-- Compiling architecture gt11_swift_bus_v of gt11_swift_bus
-- Loading entity gt11_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity gt_swift
-- Compiling architecture smartmodel of gt_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity gt_swift_bus
-- Compiling architecture gt_swift_bus_v of gt_swift_bus
-- Loading entity gt_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity gtp_dual_fast
-- Compiling architecture smartmodel of gtp_dual_fast

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity gtp_dual_fast_bus
-- Compiling architecture gtp_dual_fast_bus_v of gtp_dual_fast_bus
-- Loading entity gtp_dual_fast

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity gtp_dual_swift
-- Compiling architecture smartmodel of gtp_dual_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity gtp_dual_swift_bus
-- Compiling architecture gtp_dual_swift_bus_v of gtp_dual_swift_bus
-- Loading entity gtp_dual_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity gtx_dual_fast
-- Compiling architecture smartmodel of gtx_dual_fast

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity gtx_dual_fast_bus
-- Compiling architecture gtx_dual_fast_bus_v of gtx_dual_fast_bus
-- Loading entity gtx_dual_fast

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity gtx_dual_swift
-- Compiling architecture smartmodel of gtx_dual_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity gtx_dual_swift_bus
-- Compiling architecture gtx_dual_swift_bus_v of gtx_dual_swift_bus
-- Loading entity gtx_dual_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity pcie_internal_1_1_swift
-- Compiling architecture smartmodel of pcie_internal_1_1_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity pcie_internal_1_1_swift_bus
-- Compiling architecture pcie_internal_1_1_swift_bus_v of pcie_internal_1_1_swift_bus
-- Loading entity pcie_internal_1_1_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ppc405_adv_swift
-- Compiling architecture smartmodel of ppc405_adv_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ppc405_adv_swift_bus
-- Compiling architecture ppc405_adv_swift_bus_v of ppc405_adv_swift_bus
-- Loading entity ppc405_adv_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ppc405_swift
-- Compiling architecture smartmodel of ppc405_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity ppc405_swift_bus
-- Compiling architecture ppc405_swift_bus_v of ppc405_swift_bus
-- Loading entity ppc405_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ppc440_swift
-- Compiling architecture smartmodel of ppc440_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ppc440_swift_bus
-- Compiling architecture ppc440_swift_bus_v of ppc440_swift_bus
-- Loading entity ppc440_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity temac_swift
-- Compiling architecture smartmodel of temac_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity temac_swift_bus
-- Compiling architecture temac_swift_bus_v of temac_swift_bus
-- Loading entity temac_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package vcomponents
-- Compiling entity dcc_fpgacore
-- Compiling architecture dcc_fpgacore_v of dcc_fpgacore
-- Compiling entity gt10_10ge_4
-- Compiling architecture gt10_10ge_4_v of gt10_10ge_4
-- Compiling entity gt10_10ge_8
-- Compiling architecture gt10_10ge_8_v of gt10_10ge_8
-- Compiling entity gt10_10gfc_4
-- Compiling architecture gt10_10gfc_4_v of gt10_10gfc_4
-- Compiling entity gt10_10gfc_8
-- Compiling architecture gt10_10gfc_8_v of gt10_10gfc_8
-- Compiling entity gt10_aurora_1
-- Compiling architecture gt10_aurora_1_v of gt10_aurora_1
-- Compiling entity gt10_aurora_2
-- Compiling architecture gt10_aurora_2_v of gt10_aurora_2
-- Compiling entity gt10_aurora_4
-- Compiling architecture gt10_aurora_4_v of gt10_aurora_4
-- Compiling entity gt10_aurorax_4
-- Compiling architecture gt10_aurorax_4_v of gt10_aurorax_4
-- Compiling entity gt10_aurorax_8
-- Compiling architecture gt10_aurorax_8_v of gt10_aurorax_8
-- Compiling entity gt10_custom
-- Compiling architecture gt10_custom_v of gt10_custom
-- Compiling entity gt10_infiniband_1
-- Compiling architecture gt10_infiniband_1_v of gt10_infiniband_1
-- Compiling entity gt10_infiniband_2
-- Compiling architecture gt10_infiniband_2_v of gt10_infiniband_2
-- Compiling entity gt10_infiniband_4
-- Compiling architecture gt10_infiniband_4_v of gt10_infiniband_4
-- Compiling entity gt10_oc192_4
-- Compiling architecture gt10_oc192_4_v of gt10_oc192_4
-- Compiling entity gt10_oc192_8
-- Compiling architecture gt10_oc192_8_v of gt10_oc192_8
-- Compiling entity gt10_oc48_1
-- Compiling architecture gt10_oc48_1_v of gt10_oc48_1
-- Compiling entity gt10_oc48_2
-- Compiling architecture gt10_oc48_2_v of gt10_oc48_2
-- Compiling entity gt10_oc48_4
-- Compiling architecture gt10_oc48_4_v of gt10_oc48_4
-- Compiling entity gt10_pci_express_1
-- Compiling architecture gt10_pci_express_1_v of gt10_pci_express_1
-- Compiling entity gt10_pci_express_2
-- Compiling architecture gt10_pci_express_2_v of gt10_pci_express_2
-- Compiling entity gt10_pci_express_4
-- Compiling architecture gt10_pci_express_4_v of gt10_pci_express_4
-- Loading package vital_timing
-- Compiling entity gt10
-- Compiling architecture gt10_v of gt10
-- Compiling entity gt10_xaui_1
-- Compiling architecture gt10_xaui_1_v of gt10_xaui_1
-- Compiling entity gt10_xaui_2
-- Compiling architecture gt10_xaui_2_v of gt10_xaui_2
-- Compiling entity gt10_xaui_4
-- Compiling architecture gt10_xaui_4_v of gt10_xaui_4
-- Compiling entity gt_aurora_1
-- Compiling architecture gt_aurora_1_v of gt_aurora_1
-- Compiling entity gt_aurora_2
-- Compiling architecture gt_aurora_2_v of gt_aurora_2
-- Compiling entity gt_aurora_4
-- Compiling architecture gt_aurora_4_v of gt_aurora_4
-- Compiling entity gt_custom
-- Compiling architecture gt_custom_v of gt_custom
-- Compiling entity gt_ethernet_1
-- Compiling architecture gt_ethernet_1_v of gt_ethernet_1
-- Compiling entity gt_ethernet_2
-- Compiling architecture gt_ethernet_2_v of gt_ethernet_2
-- Compiling entity gt_ethernet_4
-- Compiling architecture gt_ethernet_4_v of gt_ethernet_4
-- Compiling entity gt_fibre_chan_1
-- Compiling architecture gt_fibre_chan_1_v of gt_fibre_chan_1
-- Compiling entity gt_fibre_chan_2
-- Compiling architecture gt_fibre_chan_2_v of gt_fibre_chan_2
-- Compiling entity gt_fibre_chan_4
-- Compiling architecture gt_fibre_chan_4_v of gt_fibre_chan_4
-- Compiling entity gt_infiniband_1
-- Compiling architecture gt_infiniband_1_v of gt_infiniband_1
-- Compiling entity gt_infiniband_2
-- Compiling architecture gt_infiniband_2_v of gt_infiniband_2
-- Compiling entity gt_infiniband_4
-- Compiling architecture gt_infiniband_4_v of gt_infiniband_4
-- Compiling entity gt
-- Compiling architecture gt_v of gt
-- Compiling entity gt_xaui_1
-- Compiling architecture gt_xaui_1_v of gt_xaui_1
-- Compiling entity gt_xaui_2
-- Compiling architecture gt_xaui_2_v of gt_xaui_2
-- Compiling entity gt_xaui_4
-- Compiling architecture gt_xaui_4_v of gt_xaui_4
-- Compiling entity jtagppc
-- Compiling architecture jtagppc_v of jtagppc
-- Compiling entity fpga_startup
-- Compiling architecture fpga_startup_v of fpga_startup
-- Compiling entity ppc405
-- Compiling architecture ppc405_v of ppc405
-- Compiling entity emac
-- Compiling architecture emac_v of emac
-- Compiling entity gt11_custom
-- Compiling architecture gt11_custom_v of gt11_custom
-- Compiling entity gt11_dual
-- Compiling architecture gt11_dual_v of gt11_dual
-- Compiling entity gt11
-- Compiling architecture gt11_v of gt11
-- Compiling entity fpga_startup_virtex4
-- Compiling architecture fpga_startup_virtex4_v of fpga_startup_virtex4
-- Compiling entity ppc405_adv
-- Compiling architecture ppc405_adv_v of ppc405_adv

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package vital_timing
-- Loading package vcomponents
-- Compiling entity gtp_dual
-- Compiling architecture gtp_dual_v of gtp_dual
-- Compiling entity pcie_ep
-- Compiling architecture pcie_ep_v of pcie_ep
-- Compiling entity pcie_internal_1_1
-- Compiling architecture pcie_internal_1_1_v of pcie_internal_1_1
-- Compiling entity temac
-- Compiling architecture temac_v of temac
-- Compiling entity gtx_dual
-- Compiling architecture gtx_dual_v of gtx_dual
-- Compiling entity jtagppc440
-- Compiling architecture jtagppc440_v of jtagppc440
-- Compiling entity ppc440
-- Compiling architecture ppc440_v of ppc440

END_COMPILE:smartmodel(unisim)

==============================================================================

    > Log file /opt/Xilinx/10.1/ISE/vhdl/mti_se/unisim/cxl_smartmodel.log generated
    > Library mapping successful, setup file(s) modelsim.ini updated

compxlib[smartmodel]: No error(s), no warning(s)

--> Compiling vhdl smartmodel(simprim) library
    > configuring SWIFT Interface in '/opt/modelsim/modeltech/modelsim.ini' file ...
    > SWIFT Interface configured in '/opt/modelsim/modeltech/modelsim.ini' file
    > Simprim Smart-Models compiled to /opt/Xilinx/10.1/ISE/vhdl/mti_se/simprim

==============================================================================
Modifying /opt/modelsim/modeltech/modelsim.ini

START_COMPILE:smartmodel(simprim)

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity dcc_fpgacore_swift
-- Compiling architecture smartmodel of dcc_fpgacore_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity dcc_fpgacore_swift_bus
-- Compiling architecture dcc_fpgacore_swift_bus_v of dcc_fpgacore_swift_bus
-- Loading entity dcc_fpgacore_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity emac_swift
-- Compiling architecture smartmodel of emac_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity emac_swift_bus
-- Compiling architecture emac_swift_bus_v of emac_swift_bus
-- Loading entity emac_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity gt10_swift
-- Compiling architecture smartmodel of gt10_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity gt10_swift_bus
-- Compiling architecture gt10_swift_bus_v of gt10_swift_bus
-- Loading entity gt10_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity gt11_swift
-- Compiling architecture smartmodel of gt11_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity gt11_swift_bus
-- Compiling architecture gt11_swift_bus_v of gt11_swift_bus
-- Loading entity gt11_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity gt_swift
-- Compiling architecture smartmodel of gt_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity gt_swift_bus
-- Compiling architecture gt_swift_bus_v of gt_swift_bus
-- Loading entity gt_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity gtp_dual_fast
-- Compiling architecture smartmodel of gtp_dual_fast

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity gtp_dual_fast_bus
-- Compiling architecture gtp_dual_fast_bus_v of gtp_dual_fast_bus
-- Loading entity gtp_dual_fast

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity gtp_dual_swift
-- Compiling architecture smartmodel of gtp_dual_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity gtp_dual_swift_bus
-- Compiling architecture gtp_dual_swift_bus_v of gtp_dual_swift_bus
-- Loading entity gtp_dual_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity gtx_dual_fast
-- Compiling architecture smartmodel of gtx_dual_fast

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity gtx_dual_fast_bus
-- Compiling architecture gtx_dual_fast_bus_v of gtx_dual_fast_bus
-- Loading entity gtx_dual_fast

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity gtx_dual_swift
-- Compiling architecture smartmodel of gtx_dual_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity gtx_dual_swift_bus
-- Compiling architecture gtx_dual_swift_bus_v of gtx_dual_swift_bus
-- Loading entity gtx_dual_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity pcie_internal_1_1_swift
-- Compiling architecture smartmodel of pcie_internal_1_1_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity pcie_internal_1_1_swift_bus
-- Compiling architecture pcie_internal_1_1_swift_bus_v of pcie_internal_1_1_swift_bus
-- Loading entity pcie_internal_1_1_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ppc405_adv_swift
-- Compiling architecture smartmodel of ppc405_adv_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ppc405_adv_swift_bus
-- Compiling architecture ppc405_adv_swift_bus_v of ppc405_adv_swift_bus
-- Loading entity ppc405_adv_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ppc405_swift
-- Compiling architecture smartmodel of ppc405_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity ppc405_swift_bus
-- Compiling architecture ppc405_swift_bus_v of ppc405_swift_bus
-- Loading entity ppc405_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ppc440_swift
-- Compiling architecture smartmodel of ppc440_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ppc440_swift_bus
-- Compiling architecture ppc440_swift_bus_v of ppc440_swift_bus
-- Loading entity ppc440_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity temac_swift
-- Compiling architecture smartmodel of temac_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity temac_swift_bus
-- Compiling architecture temac_swift_bus_v of temac_swift_bus
-- Loading entity temac_swift

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package vital_timing
-- Loading package vcomponents
-- Compiling entity x_gt10
-- Compiling architecture x_gt10_v of x_gt10
-- Compiling entity x_gt
-- Compiling architecture x_gt_v of x_gt
-- Compiling entity fpga_startup
-- Compiling architecture fpga_startup_v of fpga_startup
-- Compiling entity x_ppc405
-- Compiling architecture x_ppc405_v of x_ppc405
-- Compiling entity x_emac
-- Compiling architecture x_emac_v of x_emac
-- Compiling entity x_gt11
-- Compiling architecture x_gt11_v of x_gt11
-- Compiling entity fpga_startup_virtex4
-- Compiling architecture fpga_startup_virtex4_v of fpga_startup_virtex4
-- Compiling entity x_ppc405_adv
-- Compiling architecture x_ppc405_adv_v of x_ppc405_adv

Model Technology ModelSim SE vcom 6.5 Compiler 2009.01 Jan 22 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package vital_timing
-- Loading package vcomponents
-- Compiling entity x_gtp_dual
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(619): 	tisd_DADDR : VitalDelayArrayType(6 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(619): (vcom-1287) VITAL timing generic "tisd_daddr" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(620): 	tisd_DEN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(620): (vcom-1287) VITAL timing generic "tisd_den" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(621): 	tisd_DI : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(621): (vcom-1287) VITAL timing generic "tisd_di" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(622): 	tisd_DWE : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(622): (vcom-1287) VITAL timing generic "tisd_dwe" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(623): 	tisd_PRBSCNTRESET0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(623): (vcom-1287) VITAL timing generic "tisd_prbscntreset0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(624): 	tisd_PRBSCNTRESET1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(624): (vcom-1287) VITAL timing generic "tisd_prbscntreset1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(625): 	tisd_RXCHBONDI0 : VitalDelayArrayType(2 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(625): (vcom-1287) VITAL timing generic "tisd_rxchbondi0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(626): 	tisd_RXCHBONDI1 : VitalDelayArrayType(2 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(626): (vcom-1287) VITAL timing generic "tisd_rxchbondi1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(627): 	tisd_RXCOMMADETUSE0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(627): (vcom-1287) VITAL timing generic "tisd_rxcommadetuse0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(628): 	tisd_RXCOMMADETUSE1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(628): (vcom-1287) VITAL timing generic "tisd_rxcommadetuse1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(629): 	tisd_RXDEC8B10BUSE0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(629): (vcom-1287) VITAL timing generic "tisd_rxdec8b10buse0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(630): 	tisd_RXDEC8B10BUSE1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(630): (vcom-1287) VITAL timing generic "tisd_rxdec8b10buse1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(631): 	tisd_RXENCHANSYNC0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(631): (vcom-1287) VITAL timing generic "tisd_rxenchansync0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(632): 	tisd_RXENCHANSYNC1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(632): (vcom-1287) VITAL timing generic "tisd_rxenchansync1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(633): 	tisd_RXENMCOMMAALIGN0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(633): (vcom-1287) VITAL timing generic "tisd_rxenmcommaalign0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(634): 	tisd_RXENMCOMMAALIGN1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(634): (vcom-1287) VITAL timing generic "tisd_rxenmcommaalign1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(635): 	tisd_RXENPCOMMAALIGN0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(635): (vcom-1287) VITAL timing generic "tisd_rxenpcommaalign0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(636): 	tisd_RXENPCOMMAALIGN1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(636): (vcom-1287) VITAL timing generic "tisd_rxenpcommaalign1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(637): 	tisd_RXENPRBSTST0 : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(637): (vcom-1287) VITAL timing generic "tisd_rxenprbstst0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(638): 	tisd_RXENPRBSTST1 : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(638): (vcom-1287) VITAL timing generic "tisd_rxenprbstst1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(639): 	tisd_RXENSAMPLEALIGN0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(639): (vcom-1287) VITAL timing generic "tisd_rxensamplealign0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(640): 	tisd_RXENSAMPLEALIGN1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(640): (vcom-1287) VITAL timing generic "tisd_rxensamplealign1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(641): 	tisd_RXPOLARITY0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(641): (vcom-1287) VITAL timing generic "tisd_rxpolarity0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(642): 	tisd_RXPOLARITY1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(642): (vcom-1287) VITAL timing generic "tisd_rxpolarity1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(643): 	tisd_RXSLIDE0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(643): (vcom-1287) VITAL timing generic "tisd_rxslide0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(644): 	tisd_RXSLIDE1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(644): (vcom-1287) VITAL timing generic "tisd_rxslide1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(645): 	tisd_TXBYPASS8B10B0 : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(645): (vcom-1287) VITAL timing generic "tisd_txbypass8b10b0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(646): 	tisd_TXBYPASS8B10B1 : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(646): (vcom-1287) VITAL timing generic "tisd_txbypass8b10b1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(647): 	tisd_TXCHARDISPMODE0 : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(647): (vcom-1287) VITAL timing generic "tisd_txchardispmode0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(648): 	tisd_TXCHARDISPMODE1 : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(648): (vcom-1287) VITAL timing generic "tisd_txchardispmode1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(649): 	tisd_TXCHARDISPVAL0 : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(649): (vcom-1287) VITAL timing generic "tisd_txchardispval0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(650): 	tisd_TXCHARDISPVAL1 : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(650): (vcom-1287) VITAL timing generic "tisd_txchardispval1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(651): 	tisd_TXCHARISK0 : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(651): (vcom-1287) VITAL timing generic "tisd_txcharisk0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(652): 	tisd_TXCHARISK1 : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(652): (vcom-1287) VITAL timing generic "tisd_txcharisk1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(653): 	tisd_TXCOMSTART0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(653): (vcom-1287) VITAL timing generic "tisd_txcomstart0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(654): 	tisd_TXCOMSTART1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(654): (vcom-1287) VITAL timing generic "tisd_txcomstart1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(655): 	tisd_TXCOMTYPE0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(655): (vcom-1287) VITAL timing generic "tisd_txcomtype0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(656): 	tisd_TXCOMTYPE1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(656): (vcom-1287) VITAL timing generic "tisd_txcomtype1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(657): 	tisd_TXDATA0 : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(657): (vcom-1287) VITAL timing generic "tisd_txdata0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(658): 	tisd_TXDATA1 : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(658): (vcom-1287) VITAL timing generic "tisd_txdata1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(659): 	tisd_TXDETECTRX0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(659): (vcom-1287) VITAL timing generic "tisd_txdetectrx0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(660): 	tisd_TXDETECTRX1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(660): (vcom-1287) VITAL timing generic "tisd_txdetectrx1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(661): 	tisd_TXENC8B10BUSE0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(661): (vcom-1287) VITAL timing generic "tisd_txenc8b10buse0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(662): 	tisd_TXENC8B10BUSE1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(662): (vcom-1287) VITAL timing generic "tisd_txenc8b10buse1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(663): 	tisd_TXENPRBSTST0 : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(663): (vcom-1287) VITAL timing generic "tisd_txenprbstst0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(664): 	tisd_TXENPRBSTST1 : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(664): (vcom-1287) VITAL timing generic "tisd_txenprbstst1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(665): 	tisd_TXINHIBIT0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(665): (vcom-1287) VITAL timing generic "tisd_txinhibit0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(666): 	tisd_TXINHIBIT1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(666): (vcom-1287) VITAL timing generic "tisd_txinhibit1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(667): 	tisd_TXPOLARITY0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(667): (vcom-1287) VITAL timing generic "tisd_txpolarity0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(668): 	tisd_TXPOLARITY1 : VitalDelayType := 0 ps
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(668): (vcom-1287) VITAL timing generic "tisd_txpolarity1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_gtp_dual_v of x_gtp_dual
-- Compiling entity x_pcie_internal_1_1
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11490):         tisd_CRMURSTN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11490): (vcom-1287) VITAL timing generic "tisd_crmurstn" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11491):         tisd_CRMNVRSTN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11491): (vcom-1287) VITAL timing generic "tisd_crmnvrstn" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11492):         tisd_CRMMGMTRSTN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11492): (vcom-1287) VITAL timing generic "tisd_crmmgmtrstn" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11493): 	tisd_CRMUSERCFGRSTN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11493): (vcom-1287) VITAL timing generic "tisd_crmusercfgrstn" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11494): 	tisd_CRMMACRSTN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11494): (vcom-1287) VITAL timing generic "tisd_crmmacrstn" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11495): 	tisd_CRMLINKRSTN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11495): (vcom-1287) VITAL timing generic "tisd_crmlinkrstn" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11497):        	tisd_AUXPOWER : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11497): (vcom-1287) VITAL timing generic "tisd_auxpower" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11498): 	tisd_CFGNEGOTIATEDLINKWIDTH : VitalDelayArrayType(5 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11498): (vcom-1287) VITAL timing generic "tisd_cfgnegotiatedlinkwidth" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11499): 	tisd_COMPLIANCEAVOID : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11499): (vcom-1287) VITAL timing generic "tisd_complianceavoid" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11500): 	tisd_CRMCFGBRIDGEHOTRESET : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11500): (vcom-1287) VITAL timing generic "tisd_crmcfgbridgehotreset" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11501): 	tisd_CRMTXHOTRESETN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11501): (vcom-1287) VITAL timing generic "tisd_crmtxhotresetn" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11502):         tisd_CROSSLINKSEED : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11502): (vcom-1287) VITAL timing generic "tisd_crosslinkseed" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11503): 	tisd_L0ACKNAKTIMERADJUSTMENT : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11503): (vcom-1287) VITAL timing generic "tisd_l0acknaktimeradjustment" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11504): 	tisd_L0ALLDOWNPORTSINL1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11504): (vcom-1287) VITAL timing generic "tisd_l0alldownportsinl1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11505): 	tisd_L0ALLDOWNRXPORTSINL0S : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11505): (vcom-1287) VITAL timing generic "tisd_l0alldownrxportsinl0s" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11506): 	tisd_L0ASE : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11506): (vcom-1287) VITAL timing generic "tisd_l0ase" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11507): 	tisd_L0ASPORTCOUNT : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11507): (vcom-1287) VITAL timing generic "tisd_l0asportcount" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11508): 	tisd_L0ASTURNPOOLBITSCONSUMED : VitalDelayArrayType(2 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11508): (vcom-1287) VITAL timing generic "tisd_l0asturnpoolbitsconsumed" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11509): 	tisd_L0ATTENTIONBUTTONPRESSED : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11509): (vcom-1287) VITAL timing generic "tisd_l0attentionbuttonpressed" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11510): 	tisd_L0CFGASSPANTREEOWNEDSTATE : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11510): (vcom-1287) VITAL timing generic "tisd_l0cfgasspantreeownedstate" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11511): 	tisd_L0CFGASSTATECHANGECMD : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11511): (vcom-1287) VITAL timing generic "tisd_l0cfgasstatechangecmd" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11512): 	tisd_L0CFGDISABLESCRAMBLE : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11512): (vcom-1287) VITAL timing generic "tisd_l0cfgdisablescramble" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11513): 	tisd_L0CFGEXTENDEDSYNC : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11513): (vcom-1287) VITAL timing generic "tisd_l0cfgextendedsync" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11514): 	tisd_L0CFGL0SENTRYENABLE : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11514): (vcom-1287) VITAL timing generic "tisd_l0cfgl0sentryenable" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11515): 	tisd_L0CFGL0SENTRYSUP : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11515): (vcom-1287) VITAL timing generic "tisd_l0cfgl0sentrysup" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11516): 	tisd_L0CFGL0SEXITLAT : VitalDelayArrayType(2 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11516): (vcom-1287) VITAL timing generic "tisd_l0cfgl0sexitlat" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11517): 	tisd_L0CFGLINKDISABLE : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11517): (vcom-1287) VITAL timing generic "tisd_l0cfglinkdisable" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11518): 	tisd_L0CFGLOOPBACKMASTER : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11518): (vcom-1287) VITAL timing generic "tisd_l0cfgloopbackmaster" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11519): 	tisd_L0CFGNEGOTIATEDMAXP : VitalDelayArrayType(2 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11519): (vcom-1287) VITAL timing generic "tisd_l0cfgnegotiatedmaxp" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11520): 	tisd_L0CFGVCENABLE : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11520): (vcom-1287) VITAL timing generic "tisd_l0cfgvcenable" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11521): 	tisd_L0CFGVCID : VitalDelayArrayType(23 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11521): (vcom-1287) VITAL timing generic "tisd_l0cfgvcid" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11522): 	tisd_L0DLLHOLDLINKUP : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11522): (vcom-1287) VITAL timing generic "tisd_l0dllholdlinkup" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11523): 	tisd_L0ELECTROMECHANICALINTERLOCKENGAGED : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11523): (vcom-1287) VITAL timing generic "tisd_l0electromechanicalinterlockengaged" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11524): 	tisd_L0FWDASSERTINTALEGACYINT : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11524): (vcom-1287) VITAL timing generic "tisd_l0fwdassertintalegacyint" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11525): 	tisd_L0FWDASSERTINTBLEGACYINT : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11525): (vcom-1287) VITAL timing generic "tisd_l0fwdassertintblegacyint" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11526): 	tisd_L0FWDASSERTINTCLEGACYINT : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11526): (vcom-1287) VITAL timing generic "tisd_l0fwdassertintclegacyint" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11527): 	tisd_L0FWDASSERTINTDLEGACYINT : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11527): (vcom-1287) VITAL timing generic "tisd_l0fwdassertintdlegacyint" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11528): 	tisd_L0FWDCORRERRIN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11528): (vcom-1287) VITAL timing generic "tisd_l0fwdcorrerrin" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11529): 	tisd_L0FWDDEASSERTINTALEGACYINT : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11529): (vcom-1287) VITAL timing generic "tisd_l0fwddeassertintalegacyint" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11530): 	tisd_L0FWDDEASSERTINTBLEGACYINT : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11530): (vcom-1287) VITAL timing generic "tisd_l0fwddeassertintblegacyint" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11531): 	tisd_L0FWDDEASSERTINTCLEGACYINT : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11531): (vcom-1287) VITAL timing generic "tisd_l0fwddeassertintclegacyint" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11532): 	tisd_L0FWDDEASSERTINTDLEGACYINT : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11532): (vcom-1287) VITAL timing generic "tisd_l0fwddeassertintdlegacyint" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11533): 	tisd_L0FWDFATALERRIN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11533): (vcom-1287) VITAL timing generic "tisd_l0fwdfatalerrin" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11534): 	tisd_L0FWDNONFATALERRIN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11534): (vcom-1287) VITAL timing generic "tisd_l0fwdnonfatalerrin" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11535): 	tisd_L0LEGACYINTFUNCT0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11535): (vcom-1287) VITAL timing generic "tisd_l0legacyintfunct0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11536): 	tisd_L0MRLSENSORCLOSEDN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11536): (vcom-1287) VITAL timing generic "tisd_l0mrlsensorclosedn" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11537): 	tisd_L0MSIREQUEST0 : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11537): (vcom-1287) VITAL timing generic "tisd_l0msirequest0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11538): 	tisd_L0PACKETHEADERFROMUSER : VitalDelayArrayType(127 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11538): (vcom-1287) VITAL timing generic "tisd_l0packetheaderfromuser" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11539): 	tisd_L0PMEREQIN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11539): (vcom-1287) VITAL timing generic "tisd_l0pmereqin" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11540): 	tisd_L0PORTNUMBER : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11540): (vcom-1287) VITAL timing generic "tisd_l0portnumber" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11541): 	tisd_L0POWERFAULTDETECTED : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11541): (vcom-1287) VITAL timing generic "tisd_l0powerfaultdetected" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11542): 	tisd_L0PRESENCEDETECTSLOTEMPTYN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11542): (vcom-1287) VITAL timing generic "tisd_l0presencedetectslotemptyn" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11543): 	tisd_L0PWRNEWSTATEREQ : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11543): (vcom-1287) VITAL timing generic "tisd_l0pwrnewstatereq" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11544): 	tisd_L0PWRNEXTLINKSTATE : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11544): (vcom-1287) VITAL timing generic "tisd_l0pwrnextlinkstate" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11545): 	tisd_L0REPLAYTIMERADJUSTMENT : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11545): (vcom-1287) VITAL timing generic "tisd_l0replaytimeradjustment" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11546): 	tisd_L0ROOTTURNOFFREQ : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11546): (vcom-1287) VITAL timing generic "tisd_l0rootturnoffreq" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11547): 	tisd_L0RXTLTLPNONINITIALIZEDVC : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11547): (vcom-1287) VITAL timing generic "tisd_l0rxtltlpnoninitializedvc" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11548): 	tisd_L0SENDUNLOCKMESSAGE : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11548): (vcom-1287) VITAL timing generic "tisd_l0sendunlockmessage" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11549): 	tisd_L0SETCOMPLETERABORTERROR : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11549): (vcom-1287) VITAL timing generic "tisd_l0setcompleteraborterror" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11550): 	tisd_L0SETCOMPLETIONTIMEOUTCORRERROR : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11550): (vcom-1287) VITAL timing generic "tisd_l0setcompletiontimeoutcorrerror" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11551): 	tisd_L0SETCOMPLETIONTIMEOUTUNCORRERROR : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11551): (vcom-1287) VITAL timing generic "tisd_l0setcompletiontimeoutuncorrerror" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11552): 	tisd_L0SETDETECTEDCORRERROR : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11552): (vcom-1287) VITAL timing generic "tisd_l0setdetectedcorrerror" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11553): 	tisd_L0SETDETECTEDFATALERROR : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11553): (vcom-1287) VITAL timing generic "tisd_l0setdetectedfatalerror" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11554): 	tisd_L0SETDETECTEDNONFATALERROR : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11554): (vcom-1287) VITAL timing generic "tisd_l0setdetectednonfatalerror" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11555): 	tisd_L0SETLINKDETECTEDPARITYERROR : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11555): (vcom-1287) VITAL timing generic "tisd_l0setlinkdetectedparityerror" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11556): 	tisd_L0SETLINKMASTERDATAPARITY : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11556): (vcom-1287) VITAL timing generic "tisd_l0setlinkmasterdataparity" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11557): 	tisd_L0SETLINKRECEIVEDMASTERABORT : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11557): (vcom-1287) VITAL timing generic "tisd_l0setlinkreceivedmasterabort" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11558): 	tisd_L0SETLINKRECEIVEDTARGETABORT : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11558): (vcom-1287) VITAL timing generic "tisd_l0setlinkreceivedtargetabort" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11559): 	tisd_L0SETLINKSIGNALLEDTARGETABORT : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11559): (vcom-1287) VITAL timing generic "tisd_l0setlinksignalledtargetabort" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11560): 	tisd_L0SETLINKSYSTEMERROR : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11560): (vcom-1287) VITAL timing generic "tisd_l0setlinksystemerror" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11561): 	tisd_L0SETUNEXPECTEDCOMPLETIONCORRERROR : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11561): (vcom-1287) VITAL timing generic "tisd_l0setunexpectedcompletioncorrerror" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11562): 	tisd_L0SETUNEXPECTEDCOMPLETIONUNCORRERROR : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11562): (vcom-1287) VITAL timing generic "tisd_l0setunexpectedcompletionuncorrerror" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11563): 	tisd_L0SETUNSUPPORTEDREQUESTNONPOSTEDERROR : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11563): (vcom-1287) VITAL timing generic "tisd_l0setunsupportedrequestnonpostederror" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11564): 	tisd_L0SETUNSUPPORTEDREQUESTOTHERERROR : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11564): (vcom-1287) VITAL timing generic "tisd_l0setunsupportedrequestothererror" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11565): 	tisd_L0SETUSERDETECTEDPARITYERROR : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11565): (vcom-1287) VITAL timing generic "tisd_l0setuserdetectedparityerror" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11566): 	tisd_L0SETUSERMASTERDATAPARITY : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11566): (vcom-1287) VITAL timing generic "tisd_l0setusermasterdataparity" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11567): 	tisd_L0SETUSERRECEIVEDMASTERABORT : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11567): (vcom-1287) VITAL timing generic "tisd_l0setuserreceivedmasterabort" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11568): 	tisd_L0SETUSERRECEIVEDTARGETABORT : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11568): (vcom-1287) VITAL timing generic "tisd_l0setuserreceivedtargetabort" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11569): 	tisd_L0SETUSERSIGNALLEDTARGETABORT : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11569): (vcom-1287) VITAL timing generic "tisd_l0setusersignalledtargetabort" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11570): 	tisd_L0SETUSERSYSTEMERROR : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11570): (vcom-1287) VITAL timing generic "tisd_l0setusersystemerror" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11571): 	tisd_L0TLASFCCREDSTARVATION : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11571): (vcom-1287) VITAL timing generic "tisd_l0tlasfccredstarvation" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11572): 	tisd_L0TLLINKRETRAIN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11572): (vcom-1287) VITAL timing generic "tisd_l0tllinkretrain" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11573): 	tisd_L0TRANSACTIONSPENDING : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11573): (vcom-1287) VITAL timing generic "tisd_l0transactionspending" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11574): 	tisd_L0TXBEACON : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11574): (vcom-1287) VITAL timing generic "tisd_l0txbeacon" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11575): 	tisd_L0TXCFGPM : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11575): (vcom-1287) VITAL timing generic "tisd_l0txcfgpm" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11576): 	tisd_L0TXCFGPMTYPE : VitalDelayArrayType(2 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11576): (vcom-1287) VITAL timing generic "tisd_l0txcfgpmtype" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11577): 	tisd_L0TXTLFCCMPLMCCRED : VitalDelayArrayType(159 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11577): (vcom-1287) VITAL timing generic "tisd_l0txtlfccmplmccred" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11578): 	tisd_L0TXTLFCCMPLMCUPDATE : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11578): (vcom-1287) VITAL timing generic "tisd_l0txtlfccmplmcupdate" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11579): 	tisd_L0TXTLFCNPOSTBYPCRED : VitalDelayArrayType(191 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11579): (vcom-1287) VITAL timing generic "tisd_l0txtlfcnpostbypcred" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11580): 	tisd_L0TXTLFCNPOSTBYPUPDATE : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11580): (vcom-1287) VITAL timing generic "tisd_l0txtlfcnpostbypupdate" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11581): 	tisd_L0TXTLFCPOSTORDCRED : VitalDelayArrayType(159 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11581): (vcom-1287) VITAL timing generic "tisd_l0txtlfcpostordcred" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11582): 	tisd_L0TXTLFCPOSTORDUPDATE : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11582): (vcom-1287) VITAL timing generic "tisd_l0txtlfcpostordupdate" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11583): 	tisd_L0TXTLSBFCDATA : VitalDelayArrayType(18 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11583): (vcom-1287) VITAL timing generic "tisd_l0txtlsbfcdata" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11584): 	tisd_L0TXTLSBFCUPDATE : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11584): (vcom-1287) VITAL timing generic "tisd_l0txtlsbfcupdate" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11585): 	tisd_L0TXTLTLPDATA : VitalDelayArrayType(63 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11585): (vcom-1287) VITAL timing generic "tisd_l0txtltlpdata" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11586): 	tisd_L0TXTLTLPEDB : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11586): (vcom-1287) VITAL timing generic "tisd_l0txtltlpedb" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11587): 	tisd_L0TXTLTLPENABLE : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11587): (vcom-1287) VITAL timing generic "tisd_l0txtltlpenable" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11588): 	tisd_L0TXTLTLPEND : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11588): (vcom-1287) VITAL timing generic "tisd_l0txtltlpend" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11589): 	tisd_L0TXTLTLPLATENCY : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11589): (vcom-1287) VITAL timing generic "tisd_l0txtltlplatency" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11590): 	tisd_L0TXTLTLPREQ : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11590): (vcom-1287) VITAL timing generic "tisd_l0txtltlpreq" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11591): 	tisd_L0TXTLTLPREQEND : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11591): (vcom-1287) VITAL timing generic "tisd_l0txtltlpreqend" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11592): 	tisd_L0TXTLTLPWIDTH : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11592): (vcom-1287) VITAL timing generic "tisd_l0txtltlpwidth" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11593): 	tisd_L0UPSTREAMRXPORTINL0S : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11593): (vcom-1287) VITAL timing generic "tisd_l0upstreamrxportinl0s" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11594): 	tisd_L0VC0PREVIEWEXPAND : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11594): (vcom-1287) VITAL timing generic "tisd_l0vc0previewexpand" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11595): 	tisd_L0WAKEN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11595): (vcom-1287) VITAL timing generic "tisd_l0waken" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11596): 	tisd_LLKRXCHFIFO : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11596): (vcom-1287) VITAL timing generic "tisd_llkrxchfifo" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11597): 	tisd_LLKRXCHTC : VitalDelayArrayType(2 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11597): (vcom-1287) VITAL timing generic "tisd_llkrxchtc" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11598): 	tisd_LLKRXDSTCONTREQN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11598): (vcom-1287) VITAL timing generic "tisd_llkrxdstcontreqn" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11599): 	tisd_LLKRXDSTREQN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11599): (vcom-1287) VITAL timing generic "tisd_llkrxdstreqn" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11600): 	tisd_LLKTX4DWHEADERN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11600): (vcom-1287) VITAL timing generic "tisd_llktx4dwheadern" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11601): 	tisd_LLKTXCHFIFO : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11601): (vcom-1287) VITAL timing generic "tisd_llktxchfifo" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11602): 	tisd_LLKTXCHTC : VitalDelayArrayType(2 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11602): (vcom-1287) VITAL timing generic "tisd_llktxchtc" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11603): 	tisd_LLKTXCOMPLETEN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11603): (vcom-1287) VITAL timing generic "tisd_llktxcompleten" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11604): 	tisd_LLKTXCREATEECRCN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11604): (vcom-1287) VITAL timing generic "tisd_llktxcreateecrcn" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11605): 	tisd_LLKTXDATA : VitalDelayArrayType(63 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11605): (vcom-1287) VITAL timing generic "tisd_llktxdata" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11606): 	tisd_LLKTXENABLEN : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11606): (vcom-1287) VITAL timing generic "tisd_llktxenablen" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11607): 	tisd_LLKTXEOFN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11607): (vcom-1287) VITAL timing generic "tisd_llktxeofn" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11608): 	tisd_LLKTXEOPN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11608): (vcom-1287) VITAL timing generic "tisd_llktxeopn" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11609): 	tisd_LLKTXSOFN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11609): (vcom-1287) VITAL timing generic "tisd_llktxsofn" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11610): 	tisd_LLKTXSOPN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11610): (vcom-1287) VITAL timing generic "tisd_llktxsopn" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11611): 	tisd_LLKTXSRCDSCN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11611): (vcom-1287) VITAL timing generic "tisd_llktxsrcdscn" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11612): 	tisd_LLKTXSRCRDYN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11612): (vcom-1287) VITAL timing generic "tisd_llktxsrcrdyn" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11613): 	tisd_MAINPOWER : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11613): (vcom-1287) VITAL timing generic "tisd_mainpower" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11614): 	tisd_MGMTADDR : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11614): (vcom-1287) VITAL timing generic "tisd_mgmtaddr" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11615): 	tisd_MGMTBWREN : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11615): (vcom-1287) VITAL timing generic "tisd_mgmtbwren" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11616): 	tisd_MGMTRDEN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11616): (vcom-1287) VITAL timing generic "tisd_mgmtrden" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11617): 	tisd_MGMTSTATSCREDITSEL : VitalDelayArrayType(6 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11617): (vcom-1287) VITAL timing generic "tisd_mgmtstatscreditsel" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11618): 	tisd_MGMTWDATA : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11618): (vcom-1287) VITAL timing generic "tisd_mgmtwdata" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11619): 	tisd_MGMTWREN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11619): (vcom-1287) VITAL timing generic "tisd_mgmtwren" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11620): 	tisd_MIMDLLBRDATA : VitalDelayArrayType(63 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11620): (vcom-1287) VITAL timing generic "tisd_mimdllbrdata" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11621): 	tisd_MIMRXBRDATA : VitalDelayArrayType(63 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11621): (vcom-1287) VITAL timing generic "tisd_mimrxbrdata" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11622): 	tisd_MIMTXBRDATA : VitalDelayArrayType(63 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11622): (vcom-1287) VITAL timing generic "tisd_mimtxbrdata" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11623): 	tisd_PIPEPHYSTATUSL0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11623): (vcom-1287) VITAL timing generic "tisd_pipephystatusl0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11624): 	tisd_PIPEPHYSTATUSL1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11624): (vcom-1287) VITAL timing generic "tisd_pipephystatusl1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11625): 	tisd_PIPEPHYSTATUSL2 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11625): (vcom-1287) VITAL timing generic "tisd_pipephystatusl2" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11626): 	tisd_PIPEPHYSTATUSL3 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11626): (vcom-1287) VITAL timing generic "tisd_pipephystatusl3" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11627): 	tisd_PIPEPHYSTATUSL4 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11627): (vcom-1287) VITAL timing generic "tisd_pipephystatusl4" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11628): 	tisd_PIPEPHYSTATUSL5 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11628): (vcom-1287) VITAL timing generic "tisd_pipephystatusl5" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11629): 	tisd_PIPEPHYSTATUSL6 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11629): (vcom-1287) VITAL timing generic "tisd_pipephystatusl6" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11630): 	tisd_PIPEPHYSTATUSL7 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11630): (vcom-1287) VITAL timing generic "tisd_pipephystatusl7" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11631): 	tisd_PIPERXCHANISALIGNEDL0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11631): (vcom-1287) VITAL timing generic "tisd_piperxchanisalignedl0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11632): 	tisd_PIPERXCHANISALIGNEDL1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11632): (vcom-1287) VITAL timing generic "tisd_piperxchanisalignedl1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11633): 	tisd_PIPERXCHANISALIGNEDL2 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11633): (vcom-1287) VITAL timing generic "tisd_piperxchanisalignedl2" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11634): 	tisd_PIPERXCHANISALIGNEDL3 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11634): (vcom-1287) VITAL timing generic "tisd_piperxchanisalignedl3" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11635): 	tisd_PIPERXCHANISALIGNEDL4 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11635): (vcom-1287) VITAL timing generic "tisd_piperxchanisalignedl4" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11636): 	tisd_PIPERXCHANISALIGNEDL5 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11636): (vcom-1287) VITAL timing generic "tisd_piperxchanisalignedl5" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11637): 	tisd_PIPERXCHANISALIGNEDL6 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11637): (vcom-1287) VITAL timing generic "tisd_piperxchanisalignedl6" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11638): 	tisd_PIPERXCHANISALIGNEDL7 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11638): (vcom-1287) VITAL timing generic "tisd_piperxchanisalignedl7" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11639): 	tisd_PIPERXDATAKL0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11639): (vcom-1287) VITAL timing generic "tisd_piperxdatakl0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11640): 	tisd_PIPERXDATAKL1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11640): (vcom-1287) VITAL timing generic "tisd_piperxdatakl1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11641): 	tisd_PIPERXDATAKL2 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11641): (vcom-1287) VITAL timing generic "tisd_piperxdatakl2" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11642): 	tisd_PIPERXDATAKL3 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11642): (vcom-1287) VITAL timing generic "tisd_piperxdatakl3" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11643): 	tisd_PIPERXDATAKL4 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11643): (vcom-1287) VITAL timing generic "tisd_piperxdatakl4" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11644): 	tisd_PIPERXDATAKL5 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11644): (vcom-1287) VITAL timing generic "tisd_piperxdatakl5" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11645): 	tisd_PIPERXDATAKL6 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11645): (vcom-1287) VITAL timing generic "tisd_piperxdatakl6" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11646): 	tisd_PIPERXDATAKL7 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11646): (vcom-1287) VITAL timing generic "tisd_piperxdatakl7" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11647): 	tisd_PIPERXDATAL0 : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11647): (vcom-1287) VITAL timing generic "tisd_piperxdatal0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11648): 	tisd_PIPERXDATAL1 : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11648): (vcom-1287) VITAL timing generic "tisd_piperxdatal1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11649): 	tisd_PIPERXDATAL2 : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11649): (vcom-1287) VITAL timing generic "tisd_piperxdatal2" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11650): 	tisd_PIPERXDATAL3 : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11650): (vcom-1287) VITAL timing generic "tisd_piperxdatal3" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11651): 	tisd_PIPERXDATAL4 : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11651): (vcom-1287) VITAL timing generic "tisd_piperxdatal4" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11652): 	tisd_PIPERXDATAL5 : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11652): (vcom-1287) VITAL timing generic "tisd_piperxdatal5" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11653): 	tisd_PIPERXDATAL6 : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11653): (vcom-1287) VITAL timing generic "tisd_piperxdatal6" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11654): 	tisd_PIPERXDATAL7 : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11654): (vcom-1287) VITAL timing generic "tisd_piperxdatal7" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11655): 	tisd_PIPERXELECIDLEL0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11655): (vcom-1287) VITAL timing generic "tisd_piperxelecidlel0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11656): 	tisd_PIPERXELECIDLEL1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11656): (vcom-1287) VITAL timing generic "tisd_piperxelecidlel1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11657): 	tisd_PIPERXELECIDLEL2 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11657): (vcom-1287) VITAL timing generic "tisd_piperxelecidlel2" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11658): 	tisd_PIPERXELECIDLEL3 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11658): (vcom-1287) VITAL timing generic "tisd_piperxelecidlel3" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11659): 	tisd_PIPERXELECIDLEL4 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11659): (vcom-1287) VITAL timing generic "tisd_piperxelecidlel4" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11660): 	tisd_PIPERXELECIDLEL5 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11660): (vcom-1287) VITAL timing generic "tisd_piperxelecidlel5" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11661): 	tisd_PIPERXELECIDLEL6 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11661): (vcom-1287) VITAL timing generic "tisd_piperxelecidlel6" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11662): 	tisd_PIPERXELECIDLEL7 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11662): (vcom-1287) VITAL timing generic "tisd_piperxelecidlel7" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11663): 	tisd_PIPERXSTATUSL0 : VitalDelayArrayType(2 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11663): (vcom-1287) VITAL timing generic "tisd_piperxstatusl0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11664): 	tisd_PIPERXSTATUSL1 : VitalDelayArrayType(2 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11664): (vcom-1287) VITAL timing generic "tisd_piperxstatusl1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11665): 	tisd_PIPERXSTATUSL2 : VitalDelayArrayType(2 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11665): (vcom-1287) VITAL timing generic "tisd_piperxstatusl2" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11666): 	tisd_PIPERXSTATUSL3 : VitalDelayArrayType(2 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11666): (vcom-1287) VITAL timing generic "tisd_piperxstatusl3" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11667): 	tisd_PIPERXSTATUSL4 : VitalDelayArrayType(2 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11667): (vcom-1287) VITAL timing generic "tisd_piperxstatusl4" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11668): 	tisd_PIPERXSTATUSL5 : VitalDelayArrayType(2 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11668): (vcom-1287) VITAL timing generic "tisd_piperxstatusl5" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11669): 	tisd_PIPERXSTATUSL6 : VitalDelayArrayType(2 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11669): (vcom-1287) VITAL timing generic "tisd_piperxstatusl6" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11670): 	tisd_PIPERXSTATUSL7 : VitalDelayArrayType(2 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11670): (vcom-1287) VITAL timing generic "tisd_piperxstatusl7" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11671): 	tisd_PIPERXVALIDL0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11671): (vcom-1287) VITAL timing generic "tisd_piperxvalidl0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11672): 	tisd_PIPERXVALIDL1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11672): (vcom-1287) VITAL timing generic "tisd_piperxvalidl1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11673): 	tisd_PIPERXVALIDL2 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11673): (vcom-1287) VITAL timing generic "tisd_piperxvalidl2" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11674): 	tisd_PIPERXVALIDL3 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11674): (vcom-1287) VITAL timing generic "tisd_piperxvalidl3" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11675): 	tisd_PIPERXVALIDL4 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11675): (vcom-1287) VITAL timing generic "tisd_piperxvalidl4" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11676): 	tisd_PIPERXVALIDL5 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11676): (vcom-1287) VITAL timing generic "tisd_piperxvalidl5" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11677): 	tisd_PIPERXVALIDL6 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11677): (vcom-1287) VITAL timing generic "tisd_piperxvalidl6" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11678): 	tisd_PIPERXVALIDL7 : VitalDelayType := 0 ps
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(11678): (vcom-1287) VITAL timing generic "tisd_piperxvalidl7" has invalid port specification.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_pcie_internal_1_1_v of x_pcie_internal_1_1
-- Compiling entity x_temac
-- Compiling architecture x_temac_v of x_temac
-- Compiling entity x_gtx_dual
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99013): 	tisd_DADDR : VitalDelayArrayType(6 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99013): (vcom-1287) VITAL timing generic "tisd_daddr" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99014): 	tisd_DEN : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99014): (vcom-1287) VITAL timing generic "tisd_den" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99015): 	tisd_DFECLKDLYADJ0 : VitalDelayArrayType(5 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99015): (vcom-1287) VITAL timing generic "tisd_dfeclkdlyadj0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99016): 	tisd_DFECLKDLYADJ1 : VitalDelayArrayType(5 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99016): (vcom-1287) VITAL timing generic "tisd_dfeclkdlyadj1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99017): 	tisd_DFETAP10 : VitalDelayArrayType(4 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99017): (vcom-1287) VITAL timing generic "tisd_dfetap10" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99018): 	tisd_DFETAP11 : VitalDelayArrayType(4 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99018): (vcom-1287) VITAL timing generic "tisd_dfetap11" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99019): 	tisd_DFETAP20 : VitalDelayArrayType(4 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99019): (vcom-1287) VITAL timing generic "tisd_dfetap20" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99020): 	tisd_DFETAP21 : VitalDelayArrayType(4 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99020): (vcom-1287) VITAL timing generic "tisd_dfetap21" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99021): 	tisd_DFETAP30 : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99021): (vcom-1287) VITAL timing generic "tisd_dfetap30" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99022): 	tisd_DFETAP31 : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99022): (vcom-1287) VITAL timing generic "tisd_dfetap31" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99023): 	tisd_DFETAP40 : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99023): (vcom-1287) VITAL timing generic "tisd_dfetap40" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99024): 	tisd_DFETAP41 : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99024): (vcom-1287) VITAL timing generic "tisd_dfetap41" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99025): 	tisd_DI : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99025): (vcom-1287) VITAL timing generic "tisd_di" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99026): 	tisd_DWE : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99026): (vcom-1287) VITAL timing generic "tisd_dwe" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99027): 	tisd_PRBSCNTRESET0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99027): (vcom-1287) VITAL timing generic "tisd_prbscntreset0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99028): 	tisd_PRBSCNTRESET1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99028): (vcom-1287) VITAL timing generic "tisd_prbscntreset1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99029): 	tisd_RXCHBONDI0 : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99029): (vcom-1287) VITAL timing generic "tisd_rxchbondi0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99030): 	tisd_RXCHBONDI1 : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99030): (vcom-1287) VITAL timing generic "tisd_rxchbondi1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99031): 	tisd_RXCOMMADETUSE0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99031): (vcom-1287) VITAL timing generic "tisd_rxcommadetuse0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99032): 	tisd_RXCOMMADETUSE1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99032): (vcom-1287) VITAL timing generic "tisd_rxcommadetuse1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99033): 	tisd_RXDEC8B10BUSE0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99033): (vcom-1287) VITAL timing generic "tisd_rxdec8b10buse0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99034): 	tisd_RXDEC8B10BUSE1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99034): (vcom-1287) VITAL timing generic "tisd_rxdec8b10buse1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99035): 	tisd_RXENCHANSYNC0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99035): (vcom-1287) VITAL timing generic "tisd_rxenchansync0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99036): 	tisd_RXENCHANSYNC1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99036): (vcom-1287) VITAL timing generic "tisd_rxenchansync1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99037): 	tisd_RXENMCOMMAALIGN0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99037): (vcom-1287) VITAL timing generic "tisd_rxenmcommaalign0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99038): 	tisd_RXENMCOMMAALIGN1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99038): (vcom-1287) VITAL timing generic "tisd_rxenmcommaalign1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99039): 	tisd_RXENPCOMMAALIGN0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99039): (vcom-1287) VITAL timing generic "tisd_rxenpcommaalign0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99040): 	tisd_RXENPCOMMAALIGN1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99040): (vcom-1287) VITAL timing generic "tisd_rxenpcommaalign1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99041): 	tisd_RXENPRBSTST0 : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99041): (vcom-1287) VITAL timing generic "tisd_rxenprbstst0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99042): 	tisd_RXENPRBSTST1 : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99042): (vcom-1287) VITAL timing generic "tisd_rxenprbstst1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99043): 	tisd_RXENSAMPLEALIGN0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99043): (vcom-1287) VITAL timing generic "tisd_rxensamplealign0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99044): 	tisd_RXENSAMPLEALIGN1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99044): (vcom-1287) VITAL timing generic "tisd_rxensamplealign1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99045): 	tisd_RXGEARBOXSLIP0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99045): (vcom-1287) VITAL timing generic "tisd_rxgearboxslip0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99046): 	tisd_RXGEARBOXSLIP1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99046): (vcom-1287) VITAL timing generic "tisd_rxgearboxslip1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99047): 	tisd_RXPOLARITY0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99047): (vcom-1287) VITAL timing generic "tisd_rxpolarity0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99048): 	tisd_RXPOLARITY1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99048): (vcom-1287) VITAL timing generic "tisd_rxpolarity1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99049): 	tisd_RXSLIDE0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99049): (vcom-1287) VITAL timing generic "tisd_rxslide0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99050): 	tisd_RXSLIDE1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99050): (vcom-1287) VITAL timing generic "tisd_rxslide1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99051): 	tisd_TXBYPASS8B10B0 : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99051): (vcom-1287) VITAL timing generic "tisd_txbypass8b10b0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99052): 	tisd_TXBYPASS8B10B1 : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99052): (vcom-1287) VITAL timing generic "tisd_txbypass8b10b1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99053): 	tisd_TXCHARDISPMODE0 : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99053): (vcom-1287) VITAL timing generic "tisd_txchardispmode0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99054): 	tisd_TXCHARDISPMODE1 : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99054): (vcom-1287) VITAL timing generic "tisd_txchardispmode1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99055): 	tisd_TXCHARDISPVAL0 : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99055): (vcom-1287) VITAL timing generic "tisd_txchardispval0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99056): 	tisd_TXCHARDISPVAL1 : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99056): (vcom-1287) VITAL timing generic "tisd_txchardispval1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99057): 	tisd_TXCHARISK0 : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99057): (vcom-1287) VITAL timing generic "tisd_txcharisk0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99058): 	tisd_TXCHARISK1 : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99058): (vcom-1287) VITAL timing generic "tisd_txcharisk1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99059): 	tisd_TXCOMSTART0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99059): (vcom-1287) VITAL timing generic "tisd_txcomstart0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99060): 	tisd_TXCOMSTART1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99060): (vcom-1287) VITAL timing generic "tisd_txcomstart1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99061): 	tisd_TXCOMTYPE0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99061): (vcom-1287) VITAL timing generic "tisd_txcomtype0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99062): 	tisd_TXCOMTYPE1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99062): (vcom-1287) VITAL timing generic "tisd_txcomtype1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99063): 	tisd_TXDATA0 : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99063): (vcom-1287) VITAL timing generic "tisd_txdata0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99064): 	tisd_TXDATA1 : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99064): (vcom-1287) VITAL timing generic "tisd_txdata1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99065): 	tisd_TXDETECTRX0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99065): (vcom-1287) VITAL timing generic "tisd_txdetectrx0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99066): 	tisd_TXDETECTRX1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99066): (vcom-1287) VITAL timing generic "tisd_txdetectrx1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99067):         tisd_TXELECIDLE0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99067): (vcom-1287) VITAL timing generic "tisd_txelecidle0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99068): 	tisd_TXELECIDLE1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99068): (vcom-1287) VITAL timing generic "tisd_txelecidle1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99069): 	tisd_TXENC8B10BUSE0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99069): (vcom-1287) VITAL timing generic "tisd_txenc8b10buse0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99070): 	tisd_TXENC8B10BUSE1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99070): (vcom-1287) VITAL timing generic "tisd_txenc8b10buse1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99071): 	tisd_TXENPRBSTST0 : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99071): (vcom-1287) VITAL timing generic "tisd_txenprbstst0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99072): 	tisd_TXENPRBSTST1 : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99072): (vcom-1287) VITAL timing generic "tisd_txenprbstst1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99073): 	tisd_TXHEADER0 : VitalDelayArrayType(2 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99073): (vcom-1287) VITAL timing generic "tisd_txheader0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99074): 	tisd_TXHEADER1 : VitalDelayArrayType(2 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99074): (vcom-1287) VITAL timing generic "tisd_txheader1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99075): 	tisd_TXINHIBIT0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99075): (vcom-1287) VITAL timing generic "tisd_txinhibit0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99076): 	tisd_TXINHIBIT1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99076): (vcom-1287) VITAL timing generic "tisd_txinhibit1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99077): 	tisd_TXPOLARITY0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99077): (vcom-1287) VITAL timing generic "tisd_txpolarity0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99078): 	tisd_TXPOLARITY1 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99078): (vcom-1287) VITAL timing generic "tisd_txpolarity1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99079): 	tisd_TXSEQUENCE0 : VitalDelayArrayType(6 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99079): (vcom-1287) VITAL timing generic "tisd_txsequence0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99080): 	tisd_TXSEQUENCE1 : VitalDelayArrayType(6 downto 0) := (others => 0 ps);
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99080): (vcom-1287) VITAL timing generic "tisd_txsequence1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99081): 	tisd_TXSTARTSEQ0 : VitalDelayType := 0 ps;
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99081): (vcom-1287) VITAL timing generic "tisd_txstartseq0" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99082): 	tisd_TXSTARTSEQ1 : VitalDelayType := 0 ps 
** Warning: [6] /opt/Xilinx/10.1/ISE/vhdl/src/simprims/simprim_virtex5_SMODEL_mti.vhd(99082): (vcom-1287) VITAL timing generic "tisd_txstartseq1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture x_gtx_dual_v of x_gtx_dual
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package vital_timing
-- Loading package vcomponents
-- Compiling entity x_ppc440
-- Compiling architecture x_ppc440_v of x_ppc440

END_COMPILE:smartmodel(simprim)

==============================================================================

    > Log file /opt/Xilinx/10.1/ISE/vhdl/mti_se/simprim/cxl_smartmodel.log generated
    > Library mapping successful, setup file(s) modelsim.ini updated

compxlib[smartmodel]: No error(s), 308 warning(s)

**************************************************************************
*                         COMPILATION SUMMARY                            *
*                                                                        *
*  Simulator used: mti_se                                                *
*  Compiled on: Mon Nov 30 02:34:17 2009                                 *
*                                                                        *
**************************************************************************
*     Library      |  Lang   |  Mapped Name(s)   | Err#(s)  |  Warn#(s)  *
*------------------------------------------------------------------------*
*  unisim          | verilog | unisims_ver       | 0        | 0          *
*------------------------------------------------------------------------*
*  unimacro        | verilog | unimacro_ver      | 0        | 0          *
*------------------------------------------------------------------------*
*  XilinxCoreLib   | verilog | XilinxCoreLib_ver | 0        | 9          *
*------------------------------------------------------------------------*
*  simprim         | verilog | simprims_ver      | 0        | 0          *
*------------------------------------------------------------------------*
*  smartmodel      | verilog | unisims_ver       | 0        | 0          *
*------------------------------------------------------------------------*
*  smartmodel      | verilog | simprims_ver      | 0        | 0          *
*------------------------------------------------------------------------*
*  unisim          | vhdl    | unisim            | 0        | 3          *
*------------------------------------------------------------------------*
*  unimacro        | vhdl    | unimacro          | 0        | 0          *
*------------------------------------------------------------------------*
*  XilinxCoreLib   | vhdl    | XilinxCoreLib     | 0        | 199        *
*------------------------------------------------------------------------*
*  simprim         | vhdl    | simprim           | 0        | 977        *
*------------------------------------------------------------------------*
*  smartmodel      | vhdl    | unisim            | 0        | 0          *
*------------------------------------------------------------------------*
*  smartmodel      | vhdl    | simprim           | 0        | 308        *
*------------------------------------------------------------------------*
