-w -erf "C:/Users/HP/Desktop/University/First_Semester 2021/Encs533-Advanced Digital/VHDL/Final_project/Final_project/compile/Final_project.erf" -d "C:/Users/HP/Desktop/University/First_Semester 2021/Encs533-Advanced Digital/VHDL/Final_project/Final_project/compile" -s "C:/Users/HP/Desktop/University/First_Semester 2021/Encs533-Advanced Digital/VHDL/Final_project/Final_project/library.cfg" -j "C:/Users/HP/Desktop/University/First_Semester 2021/Encs533-Advanced Digital/VHDL/Final_project/Final_project/projlib.cfg" -work Final_project -O3 -e 100 -work Final_project -2002 "C:/Users/HP/Desktop/University/First_Semester 2021/Encs533-Advanced Digital/VHDL/Final_project/Final_project/src/Full_circuit.vhd" 