Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_axi_dma_i2s_wrapper_xst.prj"
Verilog Include Directory          : {"/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP/pcores/" "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP/cf_lib/edk/pcores/" "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/system_axi_dma_i2s_wrapper.ngc"

---- Source Options
Top Module Name                    : system_axi_dma_i2s_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_reset.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_reset>.
Parsing architecture <implementation> of entity <axi_datamover_reset>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_afifo_autord.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_afifo_autord>.
Parsing architecture <imp> of entity <axi_datamover_afifo_autord>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_sfifo_autord>.
Parsing architecture <imp> of entity <axi_datamover_sfifo_autord>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_fifo>.
Parsing architecture <imp> of entity <axi_datamover_fifo>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_cmd_status>.
Parsing architecture <implementation> of entity <axi_datamover_cmd_status>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_scc.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_scc>.
Parsing architecture <implementation> of entity <axi_datamover_scc>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_strb_gen2.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_strb_gen2>.
Parsing architecture <implementation> of entity <axi_datamover_strb_gen2>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_pcc.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_pcc>.
Parsing architecture <implementation> of entity <axi_datamover_pcc>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_addr_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_addr_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_addr_cntl>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rdmux.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_rdmux>.
Parsing architecture <implementation> of entity <axi_datamover_rdmux>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rddata_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_rddata_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_rddata_cntl>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_status_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_rd_status_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_rd_status_cntl>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_demux.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_wr_demux>.
Parsing architecture <implementation> of entity <axi_datamover_wr_demux>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_wrdata_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_wrdata_cntl>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_wr_status_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_wr_status_cntl>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_skid2mm_buf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_skid2mm_buf>.
Parsing architecture <implementation> of entity <axi_datamover_skid2mm_buf>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_skid_buf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_skid_buf>.
Parsing architecture <implementation> of entity <axi_datamover_skid_buf>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_sf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_rd_sf>.
Parsing architecture <implementation> of entity <axi_datamover_rd_sf>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_sf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_wr_sf>.
Parsing architecture <implementation> of entity <axi_datamover_wr_sf>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_stbs_set.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_stbs_set>.
Parsing architecture <implementation> of entity <axi_datamover_stbs_set>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_ibttcc>.
Parsing architecture <implementation> of entity <axi_datamover_ibttcc>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_indet_btt>.
Parsing architecture <implementation> of entity <axi_datamover_indet_btt>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux2_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_dre_mux2_1_x_n>.
Parsing architecture <implementation> of entity <axi_datamover_dre_mux2_1_x_n>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux4_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_dre_mux4_1_x_n>.
Parsing architecture <implementation> of entity <axi_datamover_dre_mux4_1_x_n>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux8_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_dre_mux8_1_x_n>.
Parsing architecture <implementation> of entity <axi_datamover_dre_mux8_1_x_n>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_dre.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mm2s_dre>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_dre>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_dre.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_dre>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_dre>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ms_strb_set.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_ms_strb_set>.
Parsing architecture <implementation> of entity <axi_datamover_ms_strb_set>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mssai_skid_buf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mssai_skid_buf>.
Parsing architecture <implementation> of entity <axi_datamover_mssai_skid_buf>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_scatter>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_scatter>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_realign>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_realign>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_basic_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_basic_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_basic_wrap>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_omit_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_omit_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_omit_wrap>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_full_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_full_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_full_wrap>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_basic_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mm2s_basic_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_basic_wrap>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_omit_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mm2s_omit_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_omit_wrap>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mm2s_full_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_full_wrap>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover>.
Parsing architecture <implementation> of entity <axi_datamover>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_reset.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_reset>.
Parsing architecture <implementation> of entity <axi_datamover_reset>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_afifo_autord.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_afifo_autord>.
Parsing architecture <imp> of entity <axi_datamover_afifo_autord>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_sfifo_autord>.
Parsing architecture <imp> of entity <axi_datamover_sfifo_autord>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_fifo>.
Parsing architecture <imp> of entity <axi_datamover_fifo>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_cmd_status>.
Parsing architecture <implementation> of entity <axi_datamover_cmd_status>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_scc.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_scc>.
Parsing architecture <implementation> of entity <axi_datamover_scc>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_strb_gen2.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_strb_gen2>.
Parsing architecture <implementation> of entity <axi_datamover_strb_gen2>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_pcc.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_pcc>.
Parsing architecture <implementation> of entity <axi_datamover_pcc>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_addr_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_addr_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_addr_cntl>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rdmux.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_rdmux>.
Parsing architecture <implementation> of entity <axi_datamover_rdmux>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rddata_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_rddata_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_rddata_cntl>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_status_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_rd_status_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_rd_status_cntl>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_demux.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_wr_demux>.
Parsing architecture <implementation> of entity <axi_datamover_wr_demux>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_wrdata_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_wrdata_cntl>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_wr_status_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_wr_status_cntl>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_skid2mm_buf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_skid2mm_buf>.
Parsing architecture <implementation> of entity <axi_datamover_skid2mm_buf>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_skid_buf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_skid_buf>.
Parsing architecture <implementation> of entity <axi_datamover_skid_buf>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_sf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_rd_sf>.
Parsing architecture <implementation> of entity <axi_datamover_rd_sf>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_sf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_wr_sf>.
Parsing architecture <implementation> of entity <axi_datamover_wr_sf>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_stbs_set.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_stbs_set>.
Parsing architecture <implementation> of entity <axi_datamover_stbs_set>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_ibttcc>.
Parsing architecture <implementation> of entity <axi_datamover_ibttcc>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_indet_btt>.
Parsing architecture <implementation> of entity <axi_datamover_indet_btt>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux2_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_dre_mux2_1_x_n>.
Parsing architecture <implementation> of entity <axi_datamover_dre_mux2_1_x_n>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux4_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_dre_mux4_1_x_n>.
Parsing architecture <implementation> of entity <axi_datamover_dre_mux4_1_x_n>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux8_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_dre_mux8_1_x_n>.
Parsing architecture <implementation> of entity <axi_datamover_dre_mux8_1_x_n>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_dre.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mm2s_dre>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_dre>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_dre.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_dre>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_dre>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ms_strb_set.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_ms_strb_set>.
Parsing architecture <implementation> of entity <axi_datamover_ms_strb_set>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mssai_skid_buf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mssai_skid_buf>.
Parsing architecture <implementation> of entity <axi_datamover_mssai_skid_buf>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_scatter>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_scatter>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_realign>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_realign>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_basic_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_basic_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_basic_wrap>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_omit_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_omit_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_omit_wrap>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_full_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_full_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_full_wrap>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_basic_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mm2s_basic_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_basic_wrap>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_omit_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mm2s_omit_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_omit_wrap>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mm2s_full_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_full_wrap>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover>.
Parsing architecture <implementation> of entity <axi_datamover>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_pkg.vhd" into library axi_sg_v3_00_a
Parsing package <axi_sg_pkg>.
Parsing package body <axi_sg_pkg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_sm.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_ftch_sm>.
Parsing architecture <implementation> of entity <axi_sg_ftch_sm>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_pntr.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_ftch_pntr>.
Parsing architecture <implementation> of entity <axi_sg_ftch_pntr>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_cmdsts_if.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_ftch_cmdsts_if>.
Parsing architecture <implementation> of entity <axi_sg_ftch_cmdsts_if>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_mngr.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_ftch_mngr>.
Parsing architecture <implementation> of entity <axi_sg_ftch_mngr>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_afifo_autord.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_afifo_autord>.
Parsing architecture <imp> of entity <axi_sg_afifo_autord>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_queue.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_ftch_queue>.
Parsing architecture <implementation> of entity <axi_sg_ftch_queue>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_noqueue.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_ftch_noqueue>.
Parsing architecture <implementation> of entity <axi_sg_ftch_noqueue>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_q_mngr.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_ftch_q_mngr>.
Parsing architecture <implementation> of entity <axi_sg_ftch_q_mngr>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_cmdsts_if.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_updt_cmdsts_if>.
Parsing architecture <implementation> of entity <axi_sg_updt_cmdsts_if>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_sm.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_updt_sm>.
Parsing architecture <implementation> of entity <axi_sg_updt_sm>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_mngr.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_updt_mngr>.
Parsing architecture <implementation> of entity <axi_sg_updt_mngr>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_queue.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_updt_queue>.
Parsing architecture <implementation> of entity <axi_sg_updt_queue>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_noqueue.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_updt_noqueue>.
Parsing architecture <implementation> of entity <axi_sg_updt_noqueue>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_q_mngr.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_updt_q_mngr>.
Parsing architecture <implementation> of entity <axi_sg_updt_q_mngr>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_intrpt.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_intrpt>.
Parsing architecture <implementation> of entity <axi_sg_intrpt>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg>.
Parsing architecture <implementation> of entity <axi_sg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_pkg.vhd" into library axi_dma_v5_00_a
Parsing package <axi_dma_pkg>.
Parsing package body <axi_dma_pkg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_reset.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_reset>.
Parsing architecture <implementation> of entity <axi_dma_reset>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_rst_module.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_rst_module>.
Parsing architecture <implementation> of entity <axi_dma_rst_module>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_lite_if.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_lite_if>.
Parsing architecture <implementation> of entity <axi_dma_lite_if>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_register.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_register>.
Parsing architecture <implementation> of entity <axi_dma_register>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_reg_module.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_reg_module>.
Parsing architecture <implementation> of entity <axi_dma_reg_module>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_skid_buf.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_skid_buf>.
Parsing architecture <implementation> of entity <axi_dma_skid_buf>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_afifo_autord.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_afifo_autord>.
Parsing architecture <imp> of entity <axi_dma_afifo_autord>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_sofeof_gen.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_sofeof_gen>.
Parsing architecture <implementation> of entity <axi_dma_sofeof_gen>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_smple_sm.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_smple_sm>.
Parsing architecture <implementation> of entity <axi_dma_smple_sm>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_mm2s_sg_if.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_mm2s_sg_if>.
Parsing architecture <implementation> of entity <axi_dma_mm2s_sg_if>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_mm2s_sm.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_mm2s_sm>.
Parsing architecture <implementation> of entity <axi_dma_mm2s_sm>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_mm2s_cmdsts_if.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_mm2s_cmdsts_if>.
Parsing architecture <implementation> of entity <axi_dma_mm2s_cmdsts_if>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_mm2s_sts_mngr.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_mm2s_sts_mngr>.
Parsing architecture <implementation> of entity <axi_dma_mm2s_sts_mngr>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_mm2s_cntrl_strm.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_mm2s_cntrl_strm>.
Parsing architecture <implementation> of entity <axi_dma_mm2s_cntrl_strm>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_mm2s_mngr.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_mm2s_mngr>.
Parsing architecture <implementation> of entity <axi_dma_mm2s_mngr>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_sg_if.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_s2mm_sg_if>.
Parsing architecture <implementation> of entity <axi_dma_s2mm_sg_if>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_sm.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_s2mm_sm>.
Parsing architecture <implementation> of entity <axi_dma_s2mm_sm>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_cmdsts_if.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_s2mm_cmdsts_if>.
Parsing architecture <implementation> of entity <axi_dma_s2mm_cmdsts_if>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_sts_mngr.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_s2mm_sts_mngr>.
Parsing architecture <implementation> of entity <axi_dma_s2mm_sts_mngr>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_sts_strm.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_s2mm_sts_strm>.
Parsing architecture <implementation> of entity <axi_dma_s2mm_sts_strm>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_mngr.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_s2mm_mngr>.
Parsing architecture <implementation> of entity <axi_dma_s2mm_mngr>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma>.
Parsing architecture <implementation> of entity <axi_dma>.
Parsing VHDL file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP/hdl/system_axi_dma_i2s_wrapper.vhd" into library work
Parsing entity <system_axi_dma_i2s_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_axi_dma_i2s_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_axi_dma_i2s_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <axi_dma> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.

Elaborating entity <axi_dma_rst_module> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.

Elaborating entity <axi_dma_reset> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.

Elaborating entity <axi_dma_reg_module> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.

Elaborating entity <axi_dma_lite_if> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.

Elaborating entity <axi_dma_register> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.

Elaborating entity <axi_sg> (architecture <implementation>) with generics from library <axi_sg_v3_00_a>.

Elaborating entity <axi_sg_ftch_mngr> (architecture <implementation>) with generics from library <axi_sg_v3_00_a>.

Elaborating entity <axi_sg_ftch_sm> (architecture <implementation>) with generics from library <axi_sg_v3_00_a>.
INFO:HDLCompiler:679 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_sm.vhd" Line 450. Case statement is complete. others clause is never selected

Elaborating entity <axi_sg_ftch_pntr> (architecture <implementation>) with generics from library <axi_sg_v3_00_a>.

Elaborating entity <axi_sg_ftch_cmdsts_if> (architecture <implementation>) with generics from library <axi_sg_v3_00_a>.

Elaborating entity <axi_sg_ftch_q_mngr> (architecture <implementation>) with generics from library <axi_sg_v3_00_a>.
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_q_mngr.vhd" Line 302: Assignment to msb_curdesc ignored, since the identifier is never used

Elaborating entity <axi_sg_ftch_noqueue> (architecture <implementation>) with generics from library <axi_sg_v3_00_a>.
WARNING:HDLCompiler:871 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_noqueue.vhd" Line 185: Using initial value "00000000000000000000000000000000" for msb_curdesc since it is never assigned

Elaborating entity <axi_sg_updt_mngr> (architecture <implementation>) with generics from library <axi_sg_v3_00_a>.

Elaborating entity <axi_sg_updt_sm> (architecture <implementation>) with generics from library <axi_sg_v3_00_a>.
INFO:HDLCompiler:679 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_sm.vhd" Line 405. Case statement is complete. others clause is never selected

Elaborating entity <axi_sg_updt_cmdsts_if> (architecture <implementation>) with generics from library <axi_sg_v3_00_a>.

Elaborating entity <axi_sg_updt_q_mngr> (architecture <implementation>) with generics from library <axi_sg_v3_00_a>.

Elaborating entity <axi_sg_updt_noqueue> (architecture <implementation>) with generics from library <axi_sg_v3_00_a>.
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_noqueue.vhd" Line 256: Assignment to updt_active_re ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_noqueue.vhd" Line 329. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_noqueue.vhd" Line 263: Assignment to writing_curdesc ignored, since the identifier is never used

Elaborating entity <axi_sg_intrpt> (architecture <implementation>) with generics from library <axi_sg_v3_00_a>.

Elaborating entity <axi_datamover> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_mm2s_basic_wrap> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_reset> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_cmd_status> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_rd_status_cntl> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_scc> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_scc.vhd" Line 459: Assignment to sig_addr_data_rdy4cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_scc.vhd" Line 587: Assignment to sig_cmd_type_reg ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_scc.vhd" Line 1091. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_scc.vhd" Line 1111: Assignment to sm_set_push2axi ignored, since the identifier is never used

Elaborating entity <axi_datamover_addr_cntl> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_addr_cntl.vhd" Line 618: Assignment to sig_next_tag_reg ignored, since the identifier is never used

Elaborating entity <axi_datamover_rddata_cntl> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_rdmux> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rddata_cntl.vhd" Line 1396: Assignment to sig_coelsc_reg_empty ignored, since the identifier is never used

Elaborating entity <axi_datamover_skid_buf> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_s2mm_basic_wrap> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_wr_status_cntl> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <cntr_incr_decr_addn_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:89 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 161: <muxcy_l> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 171: <xorcy> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 180: <fds> remains a black-box since it has no binding entity.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:89 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" Line 197: <srlc16e> remains a black-box since it has no binding entity.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <axi_datamover_addr_cntl> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_wrdata_cntl> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd" Line 1576: Assignment to sig_fifo_next_drr ignored, since the identifier is never used

Elaborating entity <axi_datamover_skid2mm_buf> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_wr_demux> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_dma_mm2s_mngr> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.

Elaborating entity <axi_dma_mm2s_sm> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.
INFO:HDLCompiler:679 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_mm2s_sm.vhd" Line 331. Case statement is complete. others clause is never selected

Elaborating entity <axi_dma_mm2s_sg_if> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.

Elaborating entity <axi_dma_mm2s_cmdsts_if> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.

Elaborating entity <axi_dma_mm2s_sts_mngr> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.

Elaborating entity <axi_dma_sofeof_gen> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.

Elaborating entity <axi_dma_s2mm_mngr> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.

Elaborating entity <axi_dma_s2mm_sm> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.
INFO:HDLCompiler:679 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_sm.vhd" Line 352. Case statement is complete. others clause is never selected

Elaborating entity <axi_dma_s2mm_sg_if> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.

Elaborating entity <axi_dma_s2mm_cmdsts_if> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.

Elaborating entity <axi_dma_s2mm_sts_mngr> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.

Elaborating entity <axi_datamover> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_mm2s_full_wrap> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_pcc> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_pcc.vhd" Line 950: Assignment to sig_input_reg_full ignored, since the identifier is never used

Elaborating entity <axi_datamover_strb_gen2> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_strb_gen2> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_pcc.vhd" Line 1249: Assignment to sig_xfer_reg_full ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_pcc.vhd" Line 2458. Case statement is complete. others clause is never selected

Elaborating entity <axi_datamover_addr_cntl> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <cntr_incr_decr_addn_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <axi_datamover_rddata_cntl> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <axi_datamover_rd_sf> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_sf.vhd" Line 1298: Assignment to sig_curr_tag_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_sf.vhd" Line 1300: Assignment to sig_curr_eof_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_sf.vhd" Line 1301: Assignment to sig_curr_calc_error_reg ignored, since the identifier is never used

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <axi_datamover_sfifo_autord> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.
WARNING:HDLCompiler:321 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" Line 216: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <sync_fifo_fg> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:634 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" Line 171: Net <raw_data_count_corr_minus1[7]> does not have a driver.

Elaborating entity <axi_datamover_s2mm_full_wrap> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_cmd_status> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_wr_status_cntl> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <cntr_incr_decr_addn_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:634 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" Line 379: Net <sig_data_last_err_reg> does not have a driver.

Elaborating entity <axi_datamover_ibttcc> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" Line 969: Assignment to sig_input_reg_full ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" Line 1145. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" Line 1167: Assignment to sig_psm_ld_calc2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" Line 1596: Assignment to sig_child_cmd_reg_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" Line 1717: Assignment to sig_last_s_f_xfer_ld ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" Line 1871. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" Line 2141: Assignment to sig_first_child_xfer ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" Line 2640: Assignment to sig_xfer_is_seq ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" Line 2721: Assignment to sig_xfer_reg_empty ignored, since the identifier is never used

Elaborating entity <axi_datamover_s2mm_realign> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" Line 561: Assignment to sig_curr_tag_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" Line 565: Assignment to sig_curr_drr_reg ignored, since the identifier is never used

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.
INFO:HDLCompiler:679 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" Line 761. Case statement is complete. others clause is never selected

Elaborating entity <axi_datamover_s2mm_scatter> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd" Line 548: Assignment to sig_good_strm_dbeat ignored, since the identifier is never used

Elaborating entity <axi_datamover_mssai_skid_buf> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_ms_strb_set> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <cntr_incr_decr_addn_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:634 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd" Line 482: Net <sig_err_underflow_reg> does not have a driver.

Elaborating entity <axi_datamover_indet_btt> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_stbs_set> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_sfifo_autord> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <sync_fifo_fg> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <axi_datamover_sfifo_autord> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <sync_fifo_fg> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <axi_datamover_skid_buf> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_addr_cntl> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_wrdata_cntl> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd" Line 1643: Assignment to sig_fifo_next_drr ignored, since the identifier is never used

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:634 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd" Line 682: Net <sig_spcl_push_err2wsc> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_axi_dma_i2s_wrapper>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP/hdl/system_axi_dma_i2s_wrapper.vhd".
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP/hdl/system_axi_dma_i2s_wrapper.vhd" line 276: Output port <axi_dma_tstvec> of the instance <axi_dma_i2s> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <system_axi_dma_i2s_wrapper> synthesized.

Synthesizing Unit <axi_dma>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd".
        C_S_AXI_LITE_ADDR_WIDTH = 32
        C_S_AXI_LITE_DATA_WIDTH = 32
        C_DLYTMR_RESOLUTION = 125
        C_PRMRY_IS_ACLK_ASYNC = 0
        C_S_AXI_LITE_ACLK_FREQ_HZ = 100000000
        C_M_AXI_MM2S_ACLK_FREQ_HZ = 100000000
        C_M_AXI_S2MM_ACLK_FREQ_HZ = 100000000
        C_M_AXI_SG_ACLK_FREQ_HZ = 100000000
        C_INCLUDE_SG = 1
        C_SG_INCLUDE_DESC_QUEUE = 0
        C_SG_INCLUDE_STSCNTRL_STRM = 0
        C_SG_USE_STSAPP_LENGTH = 0
        C_SG_LENGTH_WIDTH = 20
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_M_AXI_SG_DATA_WIDTH = 32
        C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = 32
        C_S_AXIS_S2MM_STS_TDATA_WIDTH = 32
        C_INCLUDE_MM2S = 1
        C_INCLUDE_MM2S_SF = 1
        C_INCLUDE_MM2S_DRE = 0
        C_MM2S_BURST_SIZE = 16
        C_M_AXI_MM2S_ADDR_WIDTH = 32
        C_M_AXI_MM2S_DATA_WIDTH = 32
        C_M_AXIS_MM2S_TDATA_WIDTH = 32
        C_INCLUDE_S2MM = 1
        C_INCLUDE_S2MM_SF = 1
        C_INCLUDE_S2MM_DRE = 0
        C_S2MM_BURST_SIZE = 16
        C_M_AXI_S2MM_ADDR_WIDTH = 32
        C_M_AXI_S2MM_DATA_WIDTH = 32
        C_S_AXIS_S2MM_TDATA_WIDTH = 32
        C_FAMILY = "zynq"
        C_INSTANCE = "axi_dma_i2s"
WARNING:Xst:37 - Detected unknown constraint/property "IP_GROUP". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IPTYPE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "RUN_NGCBUILD". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1417: Output port <mm2s_smple_done> of the instance <I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1417: Output port <mm2s_interr_set> of the instance <I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1417: Output port <mm2s_slverr_set> of the instance <I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1417: Output port <mm2s_decerr_set> of the instance <I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1557: Output port <s2mm_smple_done> of the instance <I_S2MM_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1557: Output port <s2mm_interr_set> of the instance <I_S2MM_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1557: Output port <s2mm_slverr_set> of the instance <I_S2MM_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1557: Output port <s2mm_decerr_set> of the instance <I_S2MM_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1700: Output port <m_axi_mm2s_arid> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1700: Output port <mm2s_dbg_data> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1700: Output port <s2mm_wr_len> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1700: Output port <m_axi_s2mm_awid> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1700: Output port <s2mm_dbg_data> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1700: Output port <m_axis_mm2s_sts_tlast> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1700: Output port <mm2s_addr_req_posted> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1700: Output port <mm2s_rd_xfer_cmplt> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1700: Output port <m_axis_s2mm_sts_tlast> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1700: Output port <s2mm_addr_req_posted> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1700: Output port <s2mm_wr_xfer_cmplt> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1700: Output port <s2mm_ld_nxt_len> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_dma> synthesized.

Synthesizing Unit <axi_dma_rst_module>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_rst_module.vhd".
        C_INCLUDE_MM2S = 1
        C_INCLUDE_S2MM = 1
        C_INCLUDE_SG = 1
        C_SG_INCLUDE_STSCNTRL_STRM = 0
        C_PRMRY_IS_ACLK_ASYNC = 0
        C_M_AXI_MM2S_ACLK_FREQ_HZ = 100000000
        C_M_AXI_S2MM_ACLK_FREQ_HZ = 100000000
        C_M_AXI_SG_ACLK_FREQ_HZ = 100000000
    Set property "KEEP = TRUE" for signal <m_axi_sg_hrdresetn>.
    Set property "equivalent_register_removal = no" for signal <m_axi_sg_hrdresetn>.
    Set property "KEEP = TRUE" for signal <s_axi_lite_resetn>.
    Set property "equivalent_register_removal = no" for signal <s_axi_lite_resetn>.
    Found 1-bit register for signal <m_axi_sg_hrdresetn>.
    Found 1-bit register for signal <hrd_resetn_i_d1>.
    Found 1-bit register for signal <s_axi_lite_resetn>.
    Found 1-bit register for signal <mm2s_soft_reset_done>.
    Found 1-bit register for signal <s2mm_soft_reset_done>.
    Found 1-bit register for signal <hrd_resetn_i>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <axi_dma_rst_module> synthesized.

Synthesizing Unit <axi_dma_reset>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_reset.vhd".
        C_INCLUDE_SG = 1
        C_SG_INCLUDE_STSCNTRL_STRM = 0
        C_PRMRY_IS_ACLK_ASYNC = 0
        C_AXI_PRMRY_ACLK_FREQ_HZ = 100000000
        C_AXI_SCNDRY_ACLK_FREQ_HZ = 100000000
    Set property "KEEP = TRUE" for signal <scndry_resetn>.
    Set property "equivalent_register_removal = no" for signal <scndry_resetn>.
    Set property "KEEP = TRUE" for signal <prmry_resetn>.
    Set property "equivalent_register_removal = no" for signal <prmry_resetn>.
    Set property "KEEP = TRUE" for signal <dm_prmry_resetn>.
    Set property "equivalent_register_removal = no" for signal <dm_prmry_resetn>.
    Set property "KEEP = TRUE" for signal <dm_scndry_resetn>.
    Set property "equivalent_register_removal = no" for signal <dm_scndry_resetn>.
    Set property "KEEP = TRUE" for signal <prmry_reset_out_n>.
    Set property "equivalent_register_removal = no" for signal <prmry_reset_out_n>.
    Set property "KEEP = TRUE" for signal <altrnt_reset_out_n>.
    Set property "equivalent_register_removal = no" for signal <altrnt_reset_out_n>.
WARNING:Xst:647 - Input <axi_prmry_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <assert_sftrst_d1>.
    Found 1-bit register for signal <soft_reset_d1>.
    Found 1-bit register for signal <soft_reset_re>.
    Found 1-bit register for signal <sft_rst_dly1>.
    Found 1-bit register for signal <sft_rst_dly2>.
    Found 1-bit register for signal <sft_rst_dly3>.
    Found 1-bit register for signal <sft_rst_dly4>.
    Found 1-bit register for signal <sft_rst_dly5>.
    Found 1-bit register for signal <sft_rst_dly6>.
    Found 1-bit register for signal <sft_rst_dly7>.
    Found 1-bit register for signal <min_assert_sftrst>.
    Found 1-bit register for signal <s_soft_reset_i>.
    Found 1-bit register for signal <halt_i>.
    Found 1-bit register for signal <prmry_reset_out_n>.
    Found 1-bit register for signal <prmry_resetn>.
    Found 1-bit register for signal <scndry_resetn>.
    Found 1-bit register for signal <s_soft_reset_i_d1>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal dm_prmry_resetn may hinder XST clustering optimizations.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <axi_dma_reset> synthesized.

Synthesizing Unit <axi_dma_reg_module>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_reg_module.vhd".
        C_INCLUDE_MM2S = 1
        C_INCLUDE_S2MM = 1
        C_INCLUDE_SG = 1
        C_SG_LENGTH_WIDTH = 20
        C_AXI_LITE_IS_ASYNC = 0
        C_S_AXI_LITE_ADDR_WIDTH = 32
        C_S_AXI_LITE_DATA_WIDTH = 32
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_M_AXI_MM2S_ADDR_WIDTH = 32
        C_M_AXI_S2MM_ADDR_WIDTH = 32
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_reg_module.vhd" line 405: Output port <axi2ip_rdce> of the instance <GEN_AXI_LITE_IF.AXI_LITE_IF_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_dma_reg_module> synthesized.

Synthesizing Unit <axi_dma_lite_if>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_lite_if.vhd".
        C_NUM_CE = 23
        C_AXI_LITE_IS_ASYNC = 0
        C_S_AXI_LITE_ADDR_WIDTH = 32
        C_S_AXI_LITE_DATA_WIDTH = 32
WARNING:Xst:647 - Input <ip2axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ip2axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <awaddr>.
    Found 1-bit register for signal <wvalid>.
    Found 32-bit register for signal <wdata>.
    Found 1-bit register for signal <arvalid>.
    Found 32-bit register for signal <araddr>.
    Found 1-bit register for signal <awvalid_d1>.
    Found 1-bit register for signal <awvalid_re>.
    Found 1-bit register for signal <awready_i>.
    Found 1-bit register for signal <wr_addr_cap>.
    Found 1-bit register for signal <wvalid_d1>.
    Found 1-bit register for signal <wvalid_re>.
    Found 1-bit register for signal <wready_i>.
    Found 1-bit register for signal <wr_data_cap>.
    Found 32-bit register for signal <axi2ip_wraddr_i>.
    Found 32-bit register for signal <axi2ip_wrdata_i>.
    Found 23-bit register for signal <axi2ip_wrce>.
    Found 32-bit register for signal <axi2ip_wrdata>.
    Found 1-bit register for signal <bvalid_i>.
    Found 1-bit register for signal <rst_wvalid_re>.
    Found 1-bit register for signal <arvalid_d1>.
    Found 1-bit register for signal <arready_i>.
    Found 32-bit register for signal <axi2ip_rdaddr_i>.
    Found 32-bit register for signal <axi2ip_rdaddr>.
    Found 23-bit register for signal <axi2ip_rdce>.
    Found 1-bit register for signal <arvalid_re_d1>.
    Found 1-bit register for signal <rvalid>.
    Found 32-bit register for signal <s_axi_lite_rdata>.
    Found 1-bit register for signal <s_axi_lite_rvalid_i>.
    Found 1-bit register for signal <rst_rvalid_re>.
    Found 1-bit register for signal <awvalid>.
    Summary:
	inferred 353 D-type flip-flop(s).
	inferred  46 Multiplexer(s).
Unit <axi_dma_lite_if> synthesized.

Synthesizing Unit <axi_dma_register>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_register.vhd".
        C_NUM_REGISTERS = 11
        C_INCLUDE_SG = 1
        C_SG_LENGTH_WIDTH = 20
        C_S_AXI_LITE_DATA_WIDTH = 32
        C_M_AXI_SG_ADDR_WIDTH = 32
WARNING:Xst:647 - Input <axi2ip_wrce<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi2ip_wrce<10:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi2ip_wrdata<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi2ip_wrdata<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bytes_received> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bytes_received_wren> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <dmacr_i<30>>.
    Found 1-bit register for signal <dmacr_i<29>>.
    Found 1-bit register for signal <dmacr_i<28>>.
    Found 1-bit register for signal <dmacr_i<27>>.
    Found 1-bit register for signal <dmacr_i<26>>.
    Found 1-bit register for signal <dmacr_i<25>>.
    Found 1-bit register for signal <dmacr_i<24>>.
    Found 1-bit register for signal <irqdelay_wren>.
    Found 1-bit register for signal <dmacr_i<23>>.
    Found 1-bit register for signal <dmacr_i<22>>.
    Found 1-bit register for signal <dmacr_i<21>>.
    Found 1-bit register for signal <dmacr_i<20>>.
    Found 1-bit register for signal <dmacr_i<19>>.
    Found 1-bit register for signal <dmacr_i<18>>.
    Found 1-bit register for signal <dmacr_i<17>>.
    Found 1-bit register for signal <dmacr_i<16>>.
    Found 1-bit register for signal <irqthresh_wren>.
    Found 1-bit register for signal <dmacr_i<15>>.
    Found 1-bit register for signal <dmacr_i<14>>.
    Found 1-bit register for signal <dmacr_i<13>>.
    Found 1-bit register for signal <dmacr_i<12>>.
    Found 1-bit register for signal <dmacr_i<11>>.
    Found 1-bit register for signal <dmacr_i<10>>.
    Found 1-bit register for signal <dmacr_i<9>>.
    Found 1-bit register for signal <dmacr_i<8>>.
    Found 1-bit register for signal <dmacr_i<7>>.
    Found 1-bit register for signal <dmacr_i<6>>.
    Found 1-bit register for signal <dmacr_i<5>>.
    Found 1-bit register for signal <dmacr_i<4>>.
    Found 1-bit register for signal <dmacr_i<3>>.
    Found 1-bit register for signal <dmacr_i<2>>.
    Found 1-bit register for signal <dmacr_i<0>>.
    Found 1-bit register for signal <halted>.
    Found 1-bit register for signal <idle>.
    Found 1-bit register for signal <dma_interr>.
    Found 1-bit register for signal <dma_slverr>.
    Found 1-bit register for signal <dma_decerr>.
    Found 1-bit register for signal <sg_interr>.
    Found 1-bit register for signal <sg_slverr>.
    Found 1-bit register for signal <sg_decerr>.
    Found 1-bit register for signal <ioc_irq>.
    Found 1-bit register for signal <dly_irq>.
    Found 1-bit register for signal <error_d1>.
    Found 1-bit register for signal <err_irq>.
    Found 1-bit register for signal <introut>.
    Found 32-bit register for signal <curdesc_lsb_i>.
    Found 1-bit register for signal <error_pointer_set>.
    Found 32-bit register for signal <taildesc_lsb_i>.
    Found 1-bit register for signal <tailpntr_updated>.
    Found 1-bit register for signal <dmacr_i<31>>.
    Found 8-bit comparator not equal for signal <n0032> created at line 345
    Found 8-bit comparator not equal for signal <n0070> created at line 397
    Summary:
	inferred 112 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <axi_dma_register> synthesized.

Synthesizing Unit <axi_sg>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg.vhd".
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_M_AXI_SG_DATA_WIDTH = 32
        C_M_AXIS_SG_TDATA_WIDTH = 32
        C_S_AXIS_UPDPTR_TDATA_WIDTH = 32
        C_S_AXIS_UPDSTS_TDATA_WIDTH = 33
        C_SG_FTCH_DESC2QUEUE = 0
        C_SG_UPDT_DESC2QUEUE = 0
        C_SG_CH1_WORDS_TO_FETCH = 8
        C_SG_CH1_WORDS_TO_UPDATE = 1
        C_SG_CH1_FIRST_UPDATE_WORD = 7
        C_SG_CH1_ENBL_STALE_ERROR = 1
        C_SG_CH2_WORDS_TO_FETCH = 8
        C_SG_CH2_WORDS_TO_UPDATE = 1
        C_SG_CH2_FIRST_UPDATE_WORD = 7
        C_SG_CH2_ENBL_STALE_ERROR = 1
        C_INCLUDE_CH1 = 1
        C_INCLUDE_CH2 = 1
        C_AXIS_IS_ASYNC = 0
        C_INCLUDE_DESC_UPDATE = 1
        C_INCLUDE_INTRPT = 1
        C_INCLUDE_DLYTMR = 1
        C_DLYTMR_RESOLUTION = 125
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg.vhd" line 1050: Output port <m_axi_mm2s_arid> of the instance <I_SG_AXI_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg.vhd" line 1050: Output port <mm2s_dbg_data> of the instance <I_SG_AXI_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg.vhd" line 1050: Output port <s2mm_wr_len> of the instance <I_SG_AXI_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg.vhd" line 1050: Output port <m_axi_s2mm_awid> of the instance <I_SG_AXI_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg.vhd" line 1050: Output port <s2mm_dbg_data> of the instance <I_SG_AXI_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg.vhd" line 1050: Output port <mm2s_halt_cmplt> of the instance <I_SG_AXI_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg.vhd" line 1050: Output port <m_axis_mm2s_sts_tlast> of the instance <I_SG_AXI_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg.vhd" line 1050: Output port <mm2s_addr_req_posted> of the instance <I_SG_AXI_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg.vhd" line 1050: Output port <mm2s_rd_xfer_cmplt> of the instance <I_SG_AXI_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg.vhd" line 1050: Output port <s2mm_halt_cmplt> of the instance <I_SG_AXI_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg.vhd" line 1050: Output port <m_axis_s2mm_sts_tlast> of the instance <I_SG_AXI_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg.vhd" line 1050: Output port <s2mm_addr_req_posted> of the instance <I_SG_AXI_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg.vhd" line 1050: Output port <s2mm_wr_xfer_cmplt> of the instance <I_SG_AXI_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg.vhd" line 1050: Output port <s2mm_ld_nxt_len> of the instance <I_SG_AXI_DATAMOVER> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_sg> synthesized.

Synthesizing Unit <axi_sg_ftch_mngr>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_mngr.vhd".
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_INCLUDE_CH1 = 1
        C_INCLUDE_CH2 = 1
        C_SG_CH1_WORDS_TO_FETCH = 8
        C_SG_CH2_WORDS_TO_FETCH = 8
        C_SG_FTCH_DESC2QUEUE = 0
        C_SG_CH1_ENBL_STALE_ERROR = 1
        C_SG_CH2_ENBL_STALE_ERROR = 1
    Summary:
	no macro.
Unit <axi_sg_ftch_mngr> synthesized.

Synthesizing Unit <axi_sg_ftch_sm>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_sm.vhd".
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_INCLUDE_CH1 = 1
        C_INCLUDE_CH2 = 1
        C_SG_CH1_WORDS_TO_FETCH = 8
        C_SG_CH2_WORDS_TO_FETCH = 8
        C_SG_FTCH_DESC2QUEUE = 0
        C_SG_CH1_ENBL_STALE_ERROR = 1
        C_SG_CH2_ENBL_STALE_ERROR = 1
WARNING:Xst:647 - Input <ch1_tailpntr_enabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ch1_ftch_pause> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ch2_tailpntr_enabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ch2_ftch_pause> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ch1_active_i>.
    Found 1-bit register for signal <ch1_ftch_idle>.
    Found 1-bit register for signal <ch1_pause_fetch>.
    Found 1-bit register for signal <ch1_ftch_interr_set_i>.
    Found 1-bit register for signal <ch1_ftch_slverr_set>.
    Found 1-bit register for signal <ch1_ftch_decerr_set>.
    Found 1-bit register for signal <ch1_stale_descriptor>.
    Found 1-bit register for signal <ch2_active_i>.
    Found 1-bit register for signal <ch2_ftch_idle>.
    Found 1-bit register for signal <ch2_pause_fetch>.
    Found 1-bit register for signal <ch2_ftch_interr_set_i>.
    Found 1-bit register for signal <ch2_ftch_slverr_set>.
    Found 1-bit register for signal <ch2_ftch_decerr_set>.
    Found 1-bit register for signal <ch2_stale_descriptor>.
    Found 1-bit register for signal <ftch_cmnd_wr>.
    Found 72-bit register for signal <ftch_cmnd_data>.
    Found 32-bit register for signal <ftch_error_addr>.
    Found 2-bit register for signal <ftch_cs>.
    Found finite state machine <FSM_0> for signal <ftch_cs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 87                                             |
    | Inputs             | 17                                             |
    | Outputs            | 2                                              |
    | Clock              | m_axi_sg_aclk (rising_edge)                    |
    | Reset              | m_axi_sg_aresetn_INV_112_o (positive)          |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 4-to-1 multiplexer for signal <ch1_ftch_sm_idle> created at line 357.
    Found 1-bit 4-to-1 multiplexer for signal <ch2_ftch_sm_idle> created at line 357.
    Found 1-bit 4-to-1 multiplexer for signal <ch1_active_set> created at line 357.
    Found 1-bit 4-to-1 multiplexer for signal <ch2_active_set> created at line 357.
    Summary:
	inferred 119 D-type flip-flop(s).
	inferred  30 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_sg_ftch_sm> synthesized.

Synthesizing Unit <axi_sg_ftch_pntr>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_pntr.vhd".
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_INCLUDE_CH1 = 1
        C_INCLUDE_CH2 = 1
    Found 1-bit register for signal <ch1_use_crntdesc>.
    Found 32-bit register for signal <ch1_fetch_address_i>.
    Found 1-bit register for signal <ch1_sg_idle>.
    Found 1-bit register for signal <ch2_run_stop_d1>.
    Found 1-bit register for signal <ch2_use_crntdesc>.
    Found 32-bit register for signal <ch2_fetch_address_i>.
    Found 1-bit register for signal <ch2_sg_idle>.
    Found 1-bit register for signal <ch1_run_stop_d1>.
    Found 32-bit comparator equal for signal <ch1_fetch_address_i[31]_ch1_taildesc[31]_equal_6_o> created at line 318
    Found 32-bit comparator equal for signal <ch2_fetch_address_i[31]_ch2_taildesc[31]_equal_12_o> created at line 414
    Summary:
	inferred  70 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <axi_sg_ftch_pntr> synthesized.

Synthesizing Unit <axi_sg_ftch_cmdsts_if>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_cmdsts_if.vhd".
        C_M_AXI_SG_ADDR_WIDTH = 32
WARNING:Xst:647 - Input <m_axis_ftch_sts_tdata<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_ftch_sts_tkeep> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 72-bit register for signal <s_axis_ftch_cmd_tdata>.
    Found 1-bit register for signal <m_axis_ftch_sts_tready>.
    Found 1-bit register for signal <ftch_done>.
    Found 1-bit register for signal <ftch_slverr_i>.
    Found 1-bit register for signal <ftch_decerr_i>.
    Found 1-bit register for signal <ftch_interr_i>.
    Found 2-bit register for signal <sg_rresp>.
    Found 1-bit register for signal <sg_rvalid>.
    Found 1-bit register for signal <ftch_error_early>.
    Found 1-bit register for signal <ftch_error>.
    Found 1-bit register for signal <s_axis_ftch_cmd_tvalid>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <axi_sg_ftch_cmdsts_if> synthesized.

Synthesizing Unit <axi_sg_ftch_q_mngr>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_q_mngr.vhd".
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_M_AXIS_SG_TDATA_WIDTH = 32
        C_AXIS_IS_ASYNC = 0
        C_SG_FTCH_DESC2QUEUE = 0
        C_SG_CH1_WORDS_TO_FETCH = 8
        C_SG_CH2_WORDS_TO_FETCH = 8
        C_SG_CH1_ENBL_STALE_ERROR = 1
        C_SG_CH2_ENBL_STALE_ERROR = 1
        C_INCLUDE_CH1 = 1
        C_INCLUDE_CH2 = 1
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <m_axis_mm2s_tkeep> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_ch1_ftch_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_ch2_ftch_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <nxtdesc>.
    Found 1-bit register for signal <ch1_nxtdesc_wren>.
    Found 1-bit register for signal <ch2_nxtdesc_wren>.
    Found 1-bit register for signal <ftch_stale_desc>.
    Found 3-bit register for signal <fetch_word_count>.
    Found 3-bit adder for signal <fetch_word_count[2]_GND_45_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <axi_sg_ftch_q_mngr> synthesized.

Synthesizing Unit <axi_sg_ftch_noqueue>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_noqueue.vhd".
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_M_AXIS_SG_TDATA_WIDTH = 32
WARNING:Xst:647 - Input <ftch_cmnd_data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ftch_cmnd_data<71:64>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <curdesc_tvalid>.
    Found 1-bit register for signal <writing_lsb>.
    Found 1-bit register for signal <writing_msb>.
    Found 1-bit register for signal <ftch_queue_empty>.
    Found 32-bit register for signal <curdesc_tdata>.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <axi_sg_ftch_noqueue> synthesized.

Synthesizing Unit <axi_sg_updt_mngr>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_mngr.vhd".
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_INCLUDE_CH1 = 1
        C_INCLUDE_CH2 = 1
        C_SG_CH1_WORDS_TO_UPDATE = 1
        C_SG_CH1_FIRST_UPDATE_WORD = 7
        C_SG_CH2_WORDS_TO_UPDATE = 1
        C_SG_CH2_FIRST_UPDATE_WORD = 7
    Summary:
	no macro.
Unit <axi_sg_updt_mngr> synthesized.

Synthesizing Unit <axi_sg_updt_sm>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_sm.vhd".
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_INCLUDE_CH1 = 1
        C_INCLUDE_CH2 = 1
        C_SG_CH1_WORDS_TO_UPDATE = 1
        C_SG_CH1_FIRST_UPDATE_WORD = 7
        C_SG_CH2_WORDS_TO_UPDATE = 1
        C_SG_CH2_FIRST_UPDATE_WORD = 7
    Found 1-bit register for signal <ch1_active_i>.
    Found 1-bit register for signal <ch1_updt_ioc_irq_set>.
    Found 1-bit register for signal <ch1_dma_interr_set>.
    Found 1-bit register for signal <ch1_dma_slverr_set>.
    Found 1-bit register for signal <ch1_dma_decerr_set>.
    Found 1-bit register for signal <ch1_updt_slverr_set>.
    Found 1-bit register for signal <ch1_updt_interr_set>.
    Found 1-bit register for signal <ch1_updt_decerr_set>.
    Found 1-bit register for signal <ch1_updt_idle>.
    Found 1-bit register for signal <ch1_updt_done>.
    Found 1-bit register for signal <ch2_active_i>.
    Found 1-bit register for signal <ch2_updt_ioc_irq_set>.
    Found 1-bit register for signal <ch2_dma_interr_set>.
    Found 1-bit register for signal <ch2_dma_slverr_set>.
    Found 1-bit register for signal <ch2_dma_decerr_set>.
    Found 1-bit register for signal <ch2_updt_slverr_set>.
    Found 1-bit register for signal <ch2_updt_interr_set>.
    Found 1-bit register for signal <ch2_updt_decerr_set>.
    Found 1-bit register for signal <ch2_updt_idle>.
    Found 1-bit register for signal <ch2_updt_done>.
    Found 32-bit register for signal <update_address>.
    Found 1-bit register for signal <updt_cmnd_wr>.
    Found 72-bit register for signal <updt_cmnd_data>.
    Found 32-bit register for signal <updt_error_addr>.
    Found 3-bit register for signal <updt_cs>.
    Found finite state machine <FSM_1> for signal <updt_cs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 18                                             |
    | Inputs             | 8                                              |
    | Outputs            | 3                                              |
    | Clock              | m_axi_sg_aclk (rising_edge)                    |
    | Reset              | m_axi_sg_aresetn_INV_168_o (positive)          |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <ch1_updt_curdesc[31]_GND_48_o_add_19_OUT> created at line 1241.
    Found 32-bit adder for signal <ch2_updt_curdesc[31]_GND_48_o_add_20_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 157 D-type flip-flop(s).
	inferred  22 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_sg_updt_sm> synthesized.

Synthesizing Unit <axi_sg_updt_cmdsts_if>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_cmdsts_if.vhd".
        C_M_AXI_SG_ADDR_WIDTH = 32
WARNING:Xst:647 - Input <m_axis_updt_sts_tdata<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_updt_sts_tkeep> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 72-bit register for signal <s_axis_updt_cmd_tdata>.
    Found 1-bit register for signal <m_axis_updt_sts_tready>.
    Found 1-bit register for signal <updt_slverr_i>.
    Found 1-bit register for signal <updt_decerr_i>.
    Found 1-bit register for signal <updt_interr_i>.
    Found 1-bit register for signal <updt_done>.
    Found 1-bit register for signal <updt_error>.
    Found 1-bit register for signal <s_axis_updt_cmd_tvalid>.
    Summary:
	inferred  79 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <axi_sg_updt_cmdsts_if> synthesized.

Synthesizing Unit <axi_sg_updt_q_mngr>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_q_mngr.vhd".
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_M_AXI_SG_DATA_WIDTH = 32
        C_S_AXIS_UPDPTR_TDATA_WIDTH = 32
        C_S_AXIS_UPDSTS_TDATA_WIDTH = 33
        C_SG_UPDT_DESC2QUEUE = 0
        C_SG_CH1_WORDS_TO_UPDATE = 1
        C_SG_CH2_WORDS_TO_UPDATE = 1
        C_INCLUDE_CH1 = 1
        C_INCLUDE_CH2 = 1
        C_AXIS_IS_ASYNC = 0
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <s_axis_ch1_updt_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_ch2_updt_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   6 Multiplexer(s).
Unit <axi_sg_updt_q_mngr> synthesized.

Synthesizing Unit <axi_sg_updt_noqueue>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_noqueue.vhd".
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_M_AXIS_UPDT_DATA_WIDTH = 32
        C_S_AXIS_UPDPTR_TDATA_WIDTH = 32
        C_S_AXIS_UPDSTS_TDATA_WIDTH = 33
WARNING:Xst:647 - Input <s_axis_updtptr_tlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <pntr_cs>.
    Found 32-bit register for signal <updt_curdesc>.
    Found 1-bit register for signal <updt_curdesc_wren>.
    Found 1-bit register for signal <writing_status_d1>.
    Found 1-bit register for signal <updt_ioc>.
    Found 1-bit register for signal <dma_interr>.
    Found 1-bit register for signal <dma_slverr>.
    Found 1-bit register for signal <dma_decerr>.
    Found finite state machine <FSM_2> for signal <pntr_cs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | m_axi_sg_aclk (rising_edge)                    |
    | Reset              | m_axi_sg_aresetn_INV_197_o (positive)          |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  38 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_sg_updt_noqueue> synthesized.

Synthesizing Unit <axi_sg_intrpt>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_intrpt.vhd".
        C_INCLUDE_CH1 = 1
        C_INCLUDE_CH2 = 1
        C_INCLUDE_DLYTMR = 1
        C_DLYTMR_RESOLUTION = 125
    Found 1-bit register for signal <ch1_ioc_irq_set_i>.
    Found 7-bit register for signal <ch1_dly_fast_cnt>.
    Found 1-bit register for signal <ch1_dly_fast_incr>.
    Found 8-bit register for signal <ch1_delay_count>.
    Found 1-bit register for signal <ch1_dly_irq_set_i>.
    Found 1-bit register for signal <ch1_delay_cnt_en>.
    Found 8-bit register for signal <ch2_thresh_count>.
    Found 1-bit register for signal <ch2_ioc_irq_set_i>.
    Found 7-bit register for signal <ch2_dly_fast_cnt>.
    Found 1-bit register for signal <ch2_dly_fast_incr>.
    Found 8-bit register for signal <ch2_delay_count>.
    Found 1-bit register for signal <ch2_dly_irq_set_i>.
    Found 1-bit register for signal <ch2_delay_cnt_en>.
    Found 8-bit register for signal <ch1_thresh_count>.
    Found 8-bit adder for signal <ch1_delay_count[7]_GND_52_o_add_15_OUT> created at line 1241.
    Found 8-bit adder for signal <ch2_delay_count[7]_GND_52_o_add_36_OUT> created at line 1241.
    Found 8-bit subtractor for signal <GND_52_o_GND_52_o_sub_2_OUT<7:0>> created at line 1308.
    Found 7-bit subtractor for signal <GND_52_o_GND_52_o_sub_10_OUT<6:0>> created at line 1308.
    Found 8-bit subtractor for signal <GND_52_o_GND_52_o_sub_23_OUT<7:0>> created at line 1308.
    Found 7-bit subtractor for signal <GND_52_o_GND_52_o_sub_31_OUT<6:0>> created at line 1308.
    Found 8-bit comparator equal for signal <ch1_irqdelay[7]_ch1_delay_count[7]_equal_15_o> created at line 364
    Found 8-bit comparator equal for signal <ch2_irqdelay[7]_ch2_delay_count[7]_equal_36_o> created at line 536
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <axi_sg_intrpt> synthesized.

Synthesizing Unit <axi_datamover_1>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover.vhd".
        C_INCLUDE_MM2S = 2
        C_M_AXI_MM2S_ARID = 0
        C_M_AXI_MM2S_ID_WIDTH = 4
        C_M_AXI_MM2S_ADDR_WIDTH = 32
        C_M_AXI_MM2S_DATA_WIDTH = 32
        C_M_AXIS_MM2S_TDATA_WIDTH = 32
        C_INCLUDE_MM2S_STSFIFO = 0
        C_MM2S_STSCMD_FIFO_DEPTH = 1
        C_MM2S_STSCMD_IS_ASYNC = 0
        C_INCLUDE_MM2S_DRE = 0
        C_MM2S_BURST_SIZE = 16
        C_MM2S_BTT_USED = 16
        C_MM2S_ADDR_PIPE_DEPTH = 1
        C_MM2S_INCLUDE_SF = 0
        C_INCLUDE_S2MM = 2
        C_M_AXI_S2MM_AWID = 1
        C_M_AXI_S2MM_ID_WIDTH = 4
        C_M_AXI_S2MM_ADDR_WIDTH = 32
        C_M_AXI_S2MM_DATA_WIDTH = 32
        C_S_AXIS_S2MM_TDATA_WIDTH = 32
        C_INCLUDE_S2MM_STSFIFO = 0
        C_S2MM_STSCMD_FIFO_DEPTH = 1
        C_S2MM_STSCMD_IS_ASYNC = 0
        C_INCLUDE_S2MM_DRE = 0
        C_S2MM_BURST_SIZE = 16
        C_S2MM_BTT_USED = 16
        C_S2MM_SUPPORT_INDET_BTT = 0
        C_S2MM_ADDR_PIPE_DEPTH = 1
        C_S2MM_INCLUDE_SF = 0
        C_FAMILY = "zynq"
    Summary:
	no macro.
Unit <axi_datamover_1> synthesized.

Synthesizing Unit <axi_datamover_mm2s_basic_wrap>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_basic_wrap.vhd".
        C_INCLUDE_MM2S = 2
        C_MM2S_ARID = 0
        C_MM2S_ID_WIDTH = 4
        C_MM2S_ADDR_WIDTH = 32
        C_MM2S_MDATA_WIDTH = 32
        C_MM2S_SDATA_WIDTH = 32
        C_INCLUDE_MM2S_STSFIFO = 0
        C_MM2S_STSCMD_FIFO_DEPTH = 1
        C_MM2S_STSCMD_IS_ASYNC = 0
        C_INCLUDE_MM2S_DRE = 0
        C_MM2S_BURST_SIZE = 16
        C_MM2S_BTT_USED = 16
        C_MM2S_ADDR_PIPE_DEPTH = 1
        C_TAG_WIDTH = 4
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <mm2s_cmd_wdata<71:68>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_dbg_sel<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_basic_wrap.vhd" line 764: Output port <mm2s_dre_src_align> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_basic_wrap.vhd" line 764: Output port <mm2s_dre_dest_align> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_basic_wrap.vhd" line 764: Output port <mm2s_dre_new_align> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_basic_wrap.vhd" line 764: Output port <mm2s_dre_use_autodest> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_basic_wrap.vhd" line 764: Output port <mm2s_dre_flush> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_basic_wrap.vhd" line 764: Output port <mm2s_data2sf_cmd_cmplt> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_basic_wrap.vhd" line 764: Output port <data2all_dcntlr_halted> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_datamover_mm2s_basic_wrap> synthesized.

Synthesizing Unit <axi_datamover_reset>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_reset.vhd".
        C_STSCMD_IS_ASYNC = 0
WARNING:Xst:647 - Input <secondary_awclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <secondary_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <sig_cmd_stat_rst_user_reg_n> equivalent to <sig_cmd_stat_rst_int_reg_n> has been removed
    Register <sig_stream_rst_reg_n> equivalent to <sig_cmd_stat_rst_int_reg_n> has been removed
    Register <sig_mmap_rst_reg_n> equivalent to <sig_cmd_stat_rst_int_reg_n> has been removed
    Found 1-bit register for signal <sig_cmd_stat_rst_int_reg_n>.
    Found 1-bit register for signal <sig_s_h_halt_reg>.
    Found 1-bit register for signal <sig_halt_cmplt>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <axi_datamover_reset> synthesized.

Synthesizing Unit <axi_datamover_cmd_status_1>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd".
        C_ADDR_WIDTH = 32
        C_INCLUDE_STSFIFO = 1
        C_STSCMD_FIFO_DEPTH = 1
        C_STSCMD_IS_ASYNC = 0
        C_CMD_WIDTH = 68
        C_STS_WIDTH = 8
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <secondary_awclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd" line 349: Output port <fifo_wr_full> of the instance <I_CMD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd" line 349: Output port <fifo_rd_empty> of the instance <I_CMD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd" line 422: Output port <fifo_wr_full> of the instance <GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd" line 422: Output port <fifo_rd_empty> of the instance <GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_datamover_cmd_status_1> synthesized.

Synthesizing Unit <axi_datamover_fifo_1>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 68
        C_DEPTH = 1
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 68-bit register for signal <USE_SINGLE_REG.sig_regfifo_dout_reg>.
    Found 1-bit register for signal <USE_SINGLE_REG.sig_regfifo_full_reg>.
    Found 1-bit register for signal <USE_SINGLE_REG.sig_regfifo_empty_reg>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred  73 D-type flip-flop(s).
Unit <axi_datamover_fifo_1> synthesized.

Synthesizing Unit <axi_datamover_fifo_2>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 8
        C_DEPTH = 1
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 8-bit register for signal <USE_SINGLE_REG.sig_regfifo_dout_reg>.
    Found 1-bit register for signal <USE_SINGLE_REG.sig_regfifo_full_reg>.
    Found 1-bit register for signal <USE_SINGLE_REG.sig_regfifo_empty_reg>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <axi_datamover_fifo_2> synthesized.

Synthesizing Unit <axi_datamover_rd_status_cntl>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_status_cntl.vhd".
        C_STS_WIDTH = 8
        C_TAG_WIDTH = 4
WARNING:Xst:647 - Input <calc2rsc_calc_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr2rsc_calc_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr2rsc_fifo_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_rd_sts_interr_reg>.
    Found 1-bit register for signal <sig_rd_sts_decerr_reg>.
    Found 1-bit register for signal <sig_rd_sts_slverr_reg>.
    Found 1-bit register for signal <sig_rd_sts_okay_reg>.
    Found 1-bit register for signal <sig_rd_sts_reg_full>.
    Found 1-bit register for signal <sig_rd_sts_reg_empty>.
    Found 4-bit register for signal <sig_rd_sts_tag_reg>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <axi_datamover_rd_status_cntl> synthesized.

Synthesizing Unit <axi_datamover_scc>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_scc.vhd".
        C_SEL_ADDR_WIDTH = 2
        C_ADDR_WIDTH = 32
        C_STREAM_DWIDTH = 32
        C_MAX_BURST_LEN = 16
        C_CMD_WIDTH = 68
        C_TAG_WIDTH = 4
WARNING:Xst:647 - Input <cmd2mstr_command<31:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <sig_cmd_addr_reg>.
    Found 4-bit register for signal <sig_cmd_tag_reg>.
    Found 1-bit register for signal <sig_btt_is_zero_reg>.
    Found 1-bit register for signal <sig_cmd_reg_empty>.
    Found 1-bit register for signal <sig_cmd_reg_full>.
    Found 1-bit register for signal <sig_cmd2data_valid>.
    Found 1-bit register for signal <sig_cmd2addr_valid>.
    Found 3-bit register for signal <sm_scc_state>.
    Found 1-bit register for signal <sm_pop_input_cmd>.
    Found 1-bit register for signal <sm_set_error>.
    Found 1-bit register for signal <sm_scc_sm_ready>.
    Found 7-bit register for signal <sig_cmd_btt_reg>.
    Found finite state machine <FSM_3> for signal <sm_scc_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | primary_aclk (rising_edge)                     |
    | Reset              | mmap_reset (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <GND_60_o_GND_60_o_sub_17_OUT<4:0>> created at line 544.
    Found 8x4-bit Read Only RAM for signal <GEN_LEN_SDWIDTH_32.sig_last_strb>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_datamover_scc> synthesized.

Synthesizing Unit <axi_datamover_addr_cntl_1>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_addr_cntl.vhd".
        C_ADDR_FIFO_DEPTH = 1
        C_ADDR_WIDTH = 32
        C_ADDR_ID = 0
        C_ADDR_ID_WIDTH = 4
        C_TAG_WIDTH = 4
        C_FAMILY = "virtex6"
    Set property "KEEP = TRUE" for signal <sig_posted_to_axi>.
    Set property "equivalent_register_removal = no" for signal <sig_posted_to_axi>.
    Set property "KEEP = TRUE" for signal <sig_posted_to_axi_2>.
    Set property "equivalent_register_removal = no" for signal <sig_posted_to_axi_2>.
WARNING:Xst:647 - Input <data2addr_data_rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <sig_next_addr_reg>.
    Found 8-bit register for signal <sig_next_len_reg>.
    Found 3-bit register for signal <sig_next_size_reg>.
    Found 2-bit register for signal <sig_next_burst_reg>.
    Found 1-bit register for signal <sig_addr_valid_reg>.
    Found 1-bit register for signal <sig_calc_error_reg>.
    Found 1-bit register for signal <sig_addr_reg_empty>.
    Found 1-bit register for signal <sig_addr_reg_full>.
    Found 1-bit register for signal <sig_posted_to_axi>.
    Found 1-bit register for signal <sig_posted_to_axi_2>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_datamover_addr_cntl_1> synthesized.

Synthesizing Unit <axi_datamover_rddata_cntl_1>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rddata_cntl.vhd".
        C_INCLUDE_DRE = 0
        C_ALIGN_WIDTH = 2
        C_SEL_ADDR_WIDTH = 2
        C_DATA_CNTL_FIFO_DEPTH = 1
        C_MMAP_DWIDTH = 32
        C_STREAM_DWIDTH = 32
        C_TAG_WIDTH = 4
        C_FAMILY = "zynq"
    Register <sig_rd_xfer_cmplt> equivalent to <sig_last_mmap_dbeat_reg> has been removed
    Found 1-bit register for signal <sig_last_mmap_dbeat_reg>.
    Found 4-bit register for signal <sig_next_tag_reg>.
    Found 4-bit register for signal <sig_next_strt_strb_reg>.
    Found 4-bit register for signal <sig_next_last_strb_reg>.
    Found 1-bit register for signal <sig_next_eof_reg>.
    Found 1-bit register for signal <sig_next_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_next_sequential_reg>.
    Found 1-bit register for signal <sig_next_calc_error_reg>.
    Found 1-bit register for signal <sig_dqual_reg_empty>.
    Found 1-bit register for signal <sig_dqual_reg_full>.
    Found 2-bit register for signal <sig_ls_addr_cntr[1]_sig_addr_incr_unsgnd[1]_add_31_OUT>.
    Found 3-bit register for signal <sig_addr_posted_cntr>.
    Found 1-bit register for signal <sig_first_dbeat>.
    Found 1-bit register for signal <sig_last_dbeat>.
    Found 8-bit register for signal <sig_dbeat_cntr>.
    Found 1-bit register for signal <sig_ld_new_cmd_reg>.
    Found 4-bit register for signal <sig_coelsc_tag_reg>.
    Found 1-bit register for signal <sig_coelsc_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_coelsc_interr_reg>.
    Found 1-bit register for signal <sig_coelsc_decerr_reg>.
    Found 1-bit register for signal <sig_coelsc_slverr_reg>.
    Found 1-bit register for signal <sig_coelsc_okay_reg>.
    Found 1-bit register for signal <sig_coelsc_reg_full>.
    Found 1-bit register for signal <sig_halt_reg>.
    Found 1-bit register for signal <sig_halt_reg_dly1>.
    Found 1-bit register for signal <sig_halt_reg_dly2>.
    Found 1-bit register for signal <sig_halt_reg_dly3>.
    Found 3-bit adder for signal <sig_addr_posted_cntr[2]_GND_63_o_add_38_OUT> created at line 1198.
    Found 3-bit subtractor for signal <GND_63_o_GND_63_o_sub_40_OUT<2:0>> created at line 1204.
    Found 8-bit subtractor for signal <GND_63_o_GND_63_o_sub_49_OUT<7:0>> created at line 1308.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_datamover_rddata_cntl_1> synthesized.

Synthesizing Unit <axi_datamover_rdmux>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rdmux.vhd".
        C_SEL_ADDR_WIDTH = 2
        C_MMAP_DWIDTH = 32
        C_STREAM_DWIDTH = 32
WARNING:Xst:647 - Input <mstr2data_saddr_lsb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_datamover_rdmux> synthesized.

Synthesizing Unit <axi_datamover_skid_buf_1>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_skid_buf.vhd".
        C_WDATA_WIDTH = 32
    Set property "KEEP = TRUE" for signal <sig_m_valid_out>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_out>.
    Set property "KEEP = TRUE" for signal <sig_m_valid_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_dup>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_out>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_out>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_s_ready_out>.
    Found 1-bit register for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_m_valid_out>.
    Found 1-bit register for signal <sig_m_valid_dup>.
    Found 32-bit register for signal <sig_data_skid_reg>.
    Found 4-bit register for signal <sig_strb_skid_reg>.
    Found 1-bit register for signal <sig_last_skid_reg>.
    Found 32-bit register for signal <sig_data_reg_out>.
    Found 4-bit register for signal <sig_strb_reg_out>.
    Found 1-bit register for signal <sig_last_reg_out>.
    Found 1-bit register for signal <sig_stop_request>.
    Found 4-bit register for signal <sig_sstrb_stop_mask>.
    Found 1-bit register for signal <sig_sready_stop_reg>.
    Found 1-bit register for signal <sig_mvalid_stop_reg>.
    Found 1-bit register for signal <sig_reset_reg>.
    Summary:
	inferred  86 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_datamover_skid_buf_1> synthesized.

Synthesizing Unit <axi_datamover_s2mm_basic_wrap>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_basic_wrap.vhd".
        C_INCLUDE_S2MM = 2
        C_S2MM_AWID = 1
        C_S2MM_ID_WIDTH = 4
        C_S2MM_ADDR_WIDTH = 32
        C_S2MM_MDATA_WIDTH = 32
        C_S2MM_SDATA_WIDTH = 32
        C_INCLUDE_S2MM_STSFIFO = 0
        C_S2MM_STSCMD_FIFO_DEPTH = 1
        C_S2MM_STSCMD_IS_ASYNC = 0
        C_INCLUDE_S2MM_DRE = 0
        C_S2MM_BURST_SIZE = 16
        C_S2MM_ADDR_PIPE_DEPTH = 1
        C_TAG_WIDTH = 4
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <s2mm_cmd_wdata<71:68>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_dbg_sel<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_basic_wrap.vhd" line 887: Output port <data2all_dcntlr_halted> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_datamover_s2mm_basic_wrap> synthesized.

Synthesizing Unit <axi_datamover_wr_status_cntl_1>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd".
        C_ENABLE_INDET_BTT = 0
        C_SF_BYTES_RCVD_WIDTH = 1
        C_STS_FIFO_DEPTH = 3
        C_STS_WIDTH = 8
        C_TAG_WIDTH = 4
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <data2wsc_bytes_rcvd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calc2wsc_calc_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr2wsc_fifo_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data2wsc_eop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" line 647: Output port <fifo_wr_full> of the instance <I_WRESP_STATUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" line 647: Output port <fifo_rd_empty> of the instance <I_WRESP_STATUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" line 863: Output port <fifo_wr_full> of the instance <GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" line 863: Output port <fifo_rd_empty> of the instance <GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <sig_wdc_statcnt>.
    Found 4-bit register for signal <sig_coelsc_tag_reg>.
    Found 1-bit register for signal <sig_coelsc_interr_reg>.
    Found 1-bit register for signal <sig_coelsc_decerr_reg>.
    Found 1-bit register for signal <sig_coelsc_slverr_reg>.
    Found 1-bit register for signal <sig_coelsc_okay_reg>.
    Found 1-bit register for signal <sig_coelsc_reg_full>.
    Found 1-bit register for signal <sig_coelsc_reg_empty>.
    Found 3-bit register for signal <sig_addr_posted_cntr>.
    Found 1-bit register for signal <sig_halt_reg>.
    Found 1-bit register for signal <sig_halt_reg_dly1>.
    Found 1-bit register for signal <sig_halt_reg_dly2>.
    Found 1-bit register for signal <sig_halt_reg_dly3>.
    Found 1-bit register for signal <sig_wdc_status_going_full>.
    Found 3-bit adder for signal <sig_wdc_statcnt[2]_GND_72_o_add_10_OUT> created at line 759.
    Found 3-bit adder for signal <sig_addr_posted_cntr[2]_GND_72_o_add_25_OUT> created at line 1334.
    Found 3-bit subtractor for signal <GND_72_o_GND_72_o_sub_12_OUT<2:0>> created at line 765.
    Found 3-bit subtractor for signal <GND_72_o_GND_72_o_sub_27_OUT<2:0>> created at line 1340.
    Found 3-bit comparator lessequal for signal <n0030> created at line 707
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <axi_datamover_wr_status_cntl_1> synthesized.

Synthesizing Unit <axi_datamover_fifo_3>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 2
        C_DEPTH = 3
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_3> synthesized.

Synthesizing Unit <srl_fifo_f_1>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 2
        C_DEPTH = 3
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_1> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_1>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 2
        C_DEPTH = 3
        C_FAMILY = "zynq"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 3-bit comparator lessequal for signal <n0015> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_1> synthesized.

Synthesizing Unit <cntr_incr_decr_addn_f_1>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
        C_SIZE = 3
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 211: Output port <LO> of the instance <STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I> is unconnected or connected to loadless signal.
    Summary:
Unit <cntr_incr_decr_addn_f_1> synthesized.

Synthesizing Unit <dynshreg_f_1>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 3
        C_DWIDTH = 2
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_1> synthesized.

Synthesizing Unit <axi_datamover_fifo_4>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 7
        C_DEPTH = 3
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_4> synthesized.

Synthesizing Unit <srl_fifo_f_2>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 7
        C_DEPTH = 3
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_2> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_2>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 7
        C_DEPTH = 3
        C_FAMILY = "zynq"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 3-bit comparator lessequal for signal <n0015> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_2> synthesized.

Synthesizing Unit <dynshreg_f_2>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 3
        C_DWIDTH = 7
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_2> synthesized.

Synthesizing Unit <axi_datamover_addr_cntl_2>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_addr_cntl.vhd".
        C_ADDR_FIFO_DEPTH = 1
        C_ADDR_WIDTH = 32
        C_ADDR_ID = 1
        C_ADDR_ID_WIDTH = 4
        C_TAG_WIDTH = 4
        C_FAMILY = "virtex6"
    Set property "KEEP = TRUE" for signal <sig_posted_to_axi>.
    Set property "equivalent_register_removal = no" for signal <sig_posted_to_axi>.
    Set property "KEEP = TRUE" for signal <sig_posted_to_axi_2>.
    Set property "equivalent_register_removal = no" for signal <sig_posted_to_axi_2>.
WARNING:Xst:647 - Input <data2addr_data_rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <sig_next_addr_reg>.
    Found 8-bit register for signal <sig_next_len_reg>.
    Found 3-bit register for signal <sig_next_size_reg>.
    Found 2-bit register for signal <sig_next_burst_reg>.
    Found 1-bit register for signal <sig_addr_valid_reg>.
    Found 1-bit register for signal <sig_calc_error_reg>.
    Found 1-bit register for signal <sig_addr_reg_empty>.
    Found 1-bit register for signal <sig_addr_reg_full>.
    Found 1-bit register for signal <sig_posted_to_axi>.
    Found 1-bit register for signal <sig_posted_to_axi_2>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_datamover_addr_cntl_2> synthesized.

Synthesizing Unit <axi_datamover_wrdata_cntl_1>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd".
        C_REALIGNER_INCLUDED = 0
        C_ENABLE_INDET_BTT = 0
        C_SF_BYTES_RCVD_WIDTH = 1
        C_SEL_ADDR_WIDTH = 2
        C_DATA_CNTL_FIFO_DEPTH = 1
        C_MMAP_DWIDTH = 32
        C_STREAM_DWIDTH = 32
        C_TAG_WIDTH = 4
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <s2mm_stbs_asserted> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_strm_eop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <realign2wdc_eop_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mstr2data_drr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_tlast_error_reg>.
    Found 1-bit register for signal <sig_tlast_err_stop>.
    Found 1-bit register for signal <sig_last_mmap_dbeat_reg>.
    Found 1-bit register for signal <sig_push_err2wsc>.
    Found 1-bit register for signal <sig_push_to_wsc>.
    Found 4-bit register for signal <sig_data2wsc_tag>.
    Found 1-bit register for signal <sig_data2wsc_calc_err>.
    Found 1-bit register for signal <sig_data2wsc_last_err>.
    Found 1-bit register for signal <sig_data2wsc_cmd_cmplt>.
    Found 1-bit register for signal <sig_ld_new_cmd_reg>.
    Found 1-bit register for signal <sig_s2mm_ld_nxt_len>.
    Found 8-bit register for signal <sig_s2mm_wr_len>.
    Found 4-bit register for signal <sig_next_tag_reg>.
    Found 4-bit register for signal <sig_next_strt_strb_reg>.
    Found 4-bit register for signal <sig_next_last_strb_reg>.
    Found 1-bit register for signal <sig_next_eof_reg>.
    Found 1-bit register for signal <sig_next_sequential_reg>.
    Found 1-bit register for signal <sig_next_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_next_calc_error_reg>.
    Found 1-bit register for signal <sig_dqual_reg_empty>.
    Found 1-bit register for signal <sig_dqual_reg_full>.
    Found 2-bit register for signal <sig_ls_addr_cntr[1]_sig_addr_incr_unsgnd[1]_add_33_OUT>.
    Found 3-bit register for signal <sig_addr_posted_cntr>.
    Found 1-bit register for signal <sig_first_dbeat>.
    Found 1-bit register for signal <sig_last_dbeat>.
    Found 8-bit register for signal <sig_dbeat_cntr>.
    Found 1-bit register for signal <sig_halt_reg>.
    Found 1-bit register for signal <sig_halt_reg_dly1>.
    Found 1-bit register for signal <sig_halt_reg_dly2>.
    Found 1-bit register for signal <sig_halt_reg_dly3>.
    Found 1-bit register for signal <sig_wr_xfer_cmplt>.
    Found 3-bit adder for signal <sig_addr_posted_cntr[2]_GND_87_o_add_41_OUT> created at line 1930.
    Found 3-bit subtractor for signal <GND_87_o_GND_87_o_sub_43_OUT<2:0>> created at line 1936.
    Found 8-bit subtractor for signal <GND_87_o_GND_87_o_sub_52_OUT<7:0>> created at line 1308.
    Found 4-bit comparator not equal for signal <n0054> created at line 900
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  59 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <axi_datamover_wrdata_cntl_1> synthesized.

Synthesizing Unit <axi_datamover_skid2mm_buf>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_skid2mm_buf.vhd".
        C_MDATA_WIDTH = 32
        C_SDATA_WIDTH = 32
        C_ADDR_LSB_WIDTH = 2
    Set property "KEEP = TRUE" for signal <sig_m_valid_out>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_out>.
    Set property "KEEP = TRUE" for signal <sig_m_valid_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_dup>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_out>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_out>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_s_ready_out>.
    Found 1-bit register for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_m_valid_out>.
    Found 1-bit register for signal <sig_m_valid_dup>.
    Found 32-bit register for signal <sig_data_skid_reg>.
    Found 4-bit register for signal <sig_strb_skid_reg>.
    Found 1-bit register for signal <sig_last_skid_reg>.
    Found 32-bit register for signal <sig_data_reg_out>.
    Found 4-bit register for signal <sig_strb_reg_out>.
    Found 1-bit register for signal <sig_last_reg_out>.
    Found 1-bit register for signal <sig_reset_reg>.
    Summary:
	inferred  79 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_datamover_skid2mm_buf> synthesized.

Synthesizing Unit <axi_datamover_wr_demux>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_demux.vhd".
        C_SEL_ADDR_WIDTH = 2
        C_MMAP_DWIDTH = 32
        C_STREAM_DWIDTH = 32
WARNING:Xst:647 - Input <debeat_saddr_lsb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_datamover_wr_demux> synthesized.

Synthesizing Unit <axi_dma_mm2s_mngr>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_mm2s_mngr.vhd".
        C_PRMRY_IS_ACLK_ASYNC = 0
        C_PRMY_CMDFIFO_DEPTH = 1
        C_INCLUDE_SG = 1
        C_SG_INCLUDE_STSCNTRL_STRM = 0
        C_SG_INCLUDE_DESC_QUEUE = 0
        C_SG_LENGTH_WIDTH = 20
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_M_AXIS_SG_TDATA_WIDTH = 32
        C_S_AXIS_UPDPTR_TDATA_WIDTH = 32
        C_S_AXIS_UPDSTS_TDATA_WIDTH = 33
        C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = 32
        C_INCLUDE_MM2S = 1
        C_M_AXI_MM2S_ADDR_WIDTH = 32
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <mm2s_sa> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_length> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi_prmry_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p_reset_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_halted> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_length_wren> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_mm2s_cntrl_tready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_mm2s_mngr.vhd" line 487: Output port <cntrlstrm_fifo_din> of the instance <GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_mm2s_mngr.vhd" line 487: Output port <mm2s_desc_app0> of the instance <GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_mm2s_mngr.vhd" line 487: Output port <mm2s_desc_app1> of the instance <GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_mm2s_mngr.vhd" line 487: Output port <mm2s_desc_app2> of the instance <GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_mm2s_mngr.vhd" line 487: Output port <mm2s_desc_app3> of the instance <GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_mm2s_mngr.vhd" line 487: Output port <mm2s_desc_app4> of the instance <GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_mm2s_mngr.vhd" line 487: Output port <cntrlstrm_fifo_wren> of the instance <GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <mm2s_stop>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <axi_dma_mm2s_mngr> synthesized.

Synthesizing Unit <axi_dma_mm2s_sm>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_mm2s_sm.vhd".
        C_M_AXI_MM2S_ADDR_WIDTH = 32
        C_SG_LENGTH_WIDTH = 20
        C_SG_INCLUDE_DESC_QUEUE = 0
        C_PRMY_CMDFIFO_DEPTH = 1
WARNING:Xst:647 - Input <mm2s_desc_blength<22:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_ftch_idle> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <desc_fetch_req>.
    Found 1-bit register for signal <mm2s_cmnd_wr_i>.
    Found 72-bit register for signal <mm2s_cmnd_data>.
    Found 1-bit register for signal <cmnds_queued>.
    Found 1-bit register for signal <queue_more>.
    Found 2-bit register for signal <mm2s_cs>.
    Found finite state machine <FSM_4> for signal <mm2s_cs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | m_axi_sg_aclk (rising_edge)                    |
    | Reset              | m_axi_sg_aresetn_INV_375_o (positive)          |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <n0067> created at line 1308.
    Found 1-bit adder for signal <cmnds_queued[0]_PWR_69_o_add_15_OUT<0>> created at line 1241.
    Found 1-bit comparator greater for signal <cmnds_queued[0]_PWR_69_o_LessThan_19_o> created at line 499
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  76 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_dma_mm2s_sm> synthesized.

Synthesizing Unit <axi_dma_mm2s_sg_if>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_mm2s_sg_if.vhd".
        C_PRMRY_IS_ACLK_ASYNC = 0
        C_SG_INCLUDE_STSCNTRL_STRM = 0
        C_SG_INCLUDE_DESC_QUEUE = 0
        C_M_AXIS_SG_TDATA_WIDTH = 32
        C_S_AXIS_UPDPTR_TDATA_WIDTH = 32
        C_S_AXIS_UPDSTS_TDATA_WIDTH = 33
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_M_AXI_MM2S_ADDR_WIDTH = 32
        C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = 32
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <mm2s_tag<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_sts_received> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_ftch_stale_desc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cntrlstrm_fifo_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <desc_reg7>.
    Found 32-bit register for signal <desc_reg6>.
    Found 32-bit register for signal <desc_reg5>.
    Found 32-bit register for signal <desc_reg4>.
    Found 32-bit register for signal <desc_reg3>.
    Found 32-bit register for signal <desc_reg2>.
    Found 32-bit register for signal <desc_reg1>.
    Found 32-bit register for signal <desc_reg0>.
    Found 1-bit register for signal <mm2s_new_curdesc_wren_i>.
    Found 33-bit register for signal <updt_desc_reg0>.
    Found 33-bit register for signal <updt_desc_reg1>.
    Found 1-bit register for signal <updt_data>.
    Found 23-bit register for signal <mm2s_xferd_bytes>.
    Found 1-bit register for signal <sts_received_d1>.
    Found 1-bit register for signal <updt_sts>.
    Found 34-bit register for signal <updt_desc_reg2>.
    Found 1-bit register for signal <desc_update_done>.
    Found 1-bit register for signal <packet_in_progress>.
    Summary:
	inferred 385 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <axi_dma_mm2s_sg_if> synthesized.

Synthesizing Unit <axi_dma_mm2s_cmdsts_if>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_mm2s_cmdsts_if.vhd".
        C_M_AXI_MM2S_ADDR_WIDTH = 32
WARNING:Xst:647 - Input <m_axis_mm2s_sts_tkeep> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 72-bit register for signal <s_axis_mm2s_cmd_tdata>.
    Found 1-bit register for signal <mm2s_cmnd_pending>.
    Found 1-bit register for signal <sts_tready>.
    Found 1-bit register for signal <mm2s_done>.
    Found 1-bit register for signal <mm2s_slverr_i>.
    Found 1-bit register for signal <mm2s_decerr_i>.
    Found 1-bit register for signal <mm2s_interr_i>.
    Found 4-bit register for signal <mm2s_tag>.
    Found 1-bit register for signal <sts_received_i>.
    Found 1-bit register for signal <mm2s_error>.
    Found 1-bit register for signal <s_axis_mm2s_cmd_tvalid>.
    Summary:
	inferred  85 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_dma_mm2s_cmdsts_if> synthesized.

Synthesizing Unit <axi_dma_mm2s_sts_mngr>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_mm2s_sts_mngr.vhd".
        C_PRMRY_IS_ACLK_ASYNC = 0
    Found 1-bit register for signal <mm2s_halted_clr>.
    Found 1-bit register for signal <all_is_idle_d1>.
    Found 1-bit register for signal <mm2s_halted_set>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <axi_dma_mm2s_sts_mngr> synthesized.

Synthesizing Unit <axi_dma_sofeof_gen>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_sofeof_gen.vhd".
        C_PRMRY_IS_ACLK_ASYNC = 0
WARNING:Xst:647 - Input <axi_prmry_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <s_last>.
    Found 1-bit register for signal <s_ready>.
    Found 1-bit register for signal <s_valid_d1>.
    Found 1-bit register for signal <s_last_d1>.
    Found 1-bit register for signal <s_sof_generated>.
    Found 1-bit register for signal <s_sof_d1>.
    Found 1-bit register for signal <s_valid>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <axi_dma_sofeof_gen> synthesized.

Synthesizing Unit <axi_dma_s2mm_mngr>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_mngr.vhd".
        C_PRMRY_IS_ACLK_ASYNC = 0
        C_PRMY_CMDFIFO_DEPTH = 1
        C_DM_STATUS_WIDTH = 32
        C_INCLUDE_SG = 1
        C_SG_INCLUDE_STSCNTRL_STRM = 0
        C_SG_INCLUDE_DESC_QUEUE = 0
        C_SG_USE_STSAPP_LENGTH = 0
        C_SG_LENGTH_WIDTH = 20
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_M_AXIS_SG_TDATA_WIDTH = 32
        C_S_AXIS_UPDPTR_TDATA_WIDTH = 32
        C_S_AXIS_UPDSTS_TDATA_WIDTH = 33
        C_S_AXIS_S2MM_STS_TDATA_WIDTH = 32
        C_INCLUDE_S2MM = 1
        C_M_AXI_S2MM_ADDR_WIDTH = 32
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <s2mm_da> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_length> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_s2mm_sts_tdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_s2mm_sts_tkeep> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi_prmry_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p_reset_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_halted> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_length_wren> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_s2mm_sts_tvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_s2mm_sts_tlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_mngr.vhd" line 468: Output port <s2mm_rxlength_clr> of the instance <GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_mngr.vhd" line 515: Output port <s2mm_desc_app0> of the instance <GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_mngr.vhd" line 515: Output port <s2mm_desc_app1> of the instance <GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_mngr.vhd" line 515: Output port <s2mm_desc_app2> of the instance <GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_mngr.vhd" line 515: Output port <s2mm_desc_app3> of the instance <GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_mngr.vhd" line 515: Output port <s2mm_desc_app4> of the instance <GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_mngr.vhd" line 515: Output port <stsstrm_fifo_rden> of the instance <GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <s2mm_bytes_rcvd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2mm_bytes_rcvd_wren> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <s2mm_desc_flush_i>.
    Found 1-bit register for signal <s2mm_stop>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <axi_dma_s2mm_mngr> synthesized.

Synthesizing Unit <axi_dma_s2mm_sm>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_sm.vhd".
        C_M_AXI_S2MM_ADDR_WIDTH = 32
        C_SG_INCLUDE_STSCNTRL_STRM = 0
        C_SG_USE_STSAPP_LENGTH = 0
        C_SG_LENGTH_WIDTH = 20
        C_SG_INCLUDE_DESC_QUEUE = 0
        C_PRMY_CMDFIFO_DEPTH = 1
WARNING:Xst:647 - Input <s2mm_rxlength> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_desc_blength<22:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_ftch_idle> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_rxlength_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <desc_fetch_req>.
    Found 1-bit register for signal <s2mm_cmnd_wr>.
    Found 72-bit register for signal <s2mm_cmnd_data>.
    Found 1-bit register for signal <cmnds_queued>.
    Found 1-bit register for signal <queue_more>.
    Found 2-bit register for signal <GEN_SM_FOR_NO_LENGTH.s2mm_cs>.
    Found finite state machine <FSM_5> for signal <GEN_SM_FOR_NO_LENGTH.s2mm_cs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | m_axi_sg_aclk (rising_edge)                    |
    | Reset              | m_axi_sg_aresetn_INV_430_o (positive)          |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <n0063> created at line 1308.
    Found 1-bit adder for signal <cmnds_queued[0]_PWR_76_o_add_15_OUT<0>> created at line 1241.
    Found 1-bit comparator greater for signal <cmnds_queued[0]_PWR_76_o_LessThan_19_o> created at line 907
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  76 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_dma_s2mm_sm> synthesized.

Synthesizing Unit <axi_dma_s2mm_sg_if>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_sg_if.vhd".
        C_PRMRY_IS_ACLK_ASYNC = 0
        C_SG_INCLUDE_STSCNTRL_STRM = 0
        C_SG_INCLUDE_DESC_QUEUE = 0
        C_SG_USE_STSAPP_LENGTH = 0
        C_SG_LENGTH_WIDTH = 20
        C_M_AXIS_SG_TDATA_WIDTH = 32
        C_S_AXIS_UPDPTR_TDATA_WIDTH = 32
        C_S_AXIS_UPDSTS_TDATA_WIDTH = 33
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_M_AXI_S2MM_ADDR_WIDTH = 32
        C_S_AXIS_S2MM_STS_TDATA_WIDTH = 32
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <s2mm_tag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <stsstrm_fifo_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_cmnd_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_sts_received> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_eof_set> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <stsstrm_fifo_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <desc_reg6>.
    Found 32-bit register for signal <desc_reg5>.
    Found 32-bit register for signal <desc_reg4>.
    Found 32-bit register for signal <desc_reg3>.
    Found 32-bit register for signal <desc_reg2>.
    Found 32-bit register for signal <desc_reg1>.
    Found 32-bit register for signal <desc_reg0>.
    Found 1-bit register for signal <s2mm_new_curdesc_wren_i>.
    Found 1-bit register for signal <s2mm_in_progress>.
    Found 1-bit register for signal <s2mm_sof_set>.
    Found 1-bit register for signal <sof_received>.
    Found 33-bit register for signal <updt_desc_reg0>.
    Found 33-bit register for signal <updt_desc_reg1>.
    Found 1-bit register for signal <updt_data>.
    Found 1-bit register for signal <sts_received_d1>.
    Found 1-bit register for signal <updt_sts>.
    Found 1-bit register for signal <desc_update_done>.
    Found 34-bit register for signal <updt_desc_sts>.
    Found 32-bit register for signal <desc_reg7>.
    Summary:
	inferred 364 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_dma_s2mm_sg_if> synthesized.

Synthesizing Unit <axi_dma_s2mm_cmdsts_if>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_cmdsts_if.vhd".
        C_M_AXI_S2MM_ADDR_WIDTH = 32
        C_DM_STATUS_WIDTH = 32
        C_INCLUDE_SG = 1
        C_SG_INCLUDE_STSCNTRL_STRM = 0
        C_SG_USE_STSAPP_LENGTH = 0
        C_SG_LENGTH_WIDTH = 20
WARNING:Xst:647 - Input <m_axis_s2mm_sts_tdata<30:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_s2mm_sts_tkeep> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 72-bit register for signal <s_axis_s2mm_cmd_tdata>.
    Found 1-bit register for signal <s2mm_cmnd_pending>.
    Found 1-bit register for signal <sts_tready>.
    Found 20-bit register for signal <s2mm_brcvd>.
    Found 1-bit register for signal <s2mm_done>.
    Found 1-bit register for signal <s2mm_slverr_i>.
    Found 1-bit register for signal <s2mm_decerr_i>.
    Found 1-bit register for signal <s2mm_interr>.
    Found 4-bit register for signal <s2mm_tag>.
    Found 1-bit register for signal <s2mm_packet_eof_i>.
    Found 1-bit register for signal <sts_received_i>.
    Found 1-bit register for signal <s2mm_error>.
    Found 1-bit register for signal <s_axis_s2mm_cmd_tvalid>.
    Summary:
	inferred 106 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <axi_dma_s2mm_cmdsts_if> synthesized.

Synthesizing Unit <axi_dma_s2mm_sts_mngr>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_sts_mngr.vhd".
        C_PRMRY_IS_ACLK_ASYNC = 0
    Found 1-bit register for signal <s2mm_halted_clr>.
    Found 1-bit register for signal <all_is_idle_d1>.
    Found 1-bit register for signal <s2mm_halted_set>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <axi_dma_s2mm_sts_mngr> synthesized.

Synthesizing Unit <axi_datamover_2>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover.vhd".
        C_INCLUDE_MM2S = 1
        C_M_AXI_MM2S_ARID = 0
        C_M_AXI_MM2S_ID_WIDTH = 4
        C_M_AXI_MM2S_ADDR_WIDTH = 32
        C_M_AXI_MM2S_DATA_WIDTH = 32
        C_M_AXIS_MM2S_TDATA_WIDTH = 32
        C_INCLUDE_MM2S_STSFIFO = 1
        C_MM2S_STSCMD_FIFO_DEPTH = 1
        C_MM2S_STSCMD_IS_ASYNC = 0
        C_INCLUDE_MM2S_DRE = 0
        C_MM2S_BURST_SIZE = 16
        C_MM2S_BTT_USED = 20
        C_MM2S_ADDR_PIPE_DEPTH = 4
        C_MM2S_INCLUDE_SF = 1
        C_INCLUDE_S2MM = 1
        C_M_AXI_S2MM_AWID = 1
        C_M_AXI_S2MM_ID_WIDTH = 4
        C_M_AXI_S2MM_ADDR_WIDTH = 32
        C_M_AXI_S2MM_DATA_WIDTH = 32
        C_S_AXIS_S2MM_TDATA_WIDTH = 32
        C_INCLUDE_S2MM_STSFIFO = 1
        C_S2MM_STSCMD_FIFO_DEPTH = 1
        C_S2MM_STSCMD_IS_ASYNC = 0
        C_INCLUDE_S2MM_DRE = 0
        C_S2MM_BURST_SIZE = 16
        C_S2MM_BTT_USED = 20
        C_S2MM_SUPPORT_INDET_BTT = 1
        C_S2MM_ADDR_PIPE_DEPTH = 4
        C_S2MM_INCLUDE_SF = 1
        C_FAMILY = "zynq"
    Summary:
	no macro.
Unit <axi_datamover_2> synthesized.

Synthesizing Unit <axi_datamover_mm2s_full_wrap>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd".
        C_INCLUDE_MM2S = 1
        C_MM2S_ARID = 0
        C_MM2S_ID_WIDTH = 4
        C_MM2S_ADDR_WIDTH = 32
        C_MM2S_MDATA_WIDTH = 32
        C_MM2S_SDATA_WIDTH = 32
        C_INCLUDE_MM2S_STSFIFO = 1
        C_MM2S_STSCMD_FIFO_DEPTH = 1
        C_MM2S_STSCMD_IS_ASYNC = 0
        C_INCLUDE_MM2S_DRE = 0
        C_MM2S_BURST_SIZE = 16
        C_MM2S_BTT_USED = 20
        C_MM2S_ADDR_PIPE_DEPTH = 4
        C_TAG_WIDTH = 4
        C_INCLUDE_MM2S_GP_SF = 1
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <mm2s_cmd_wdata<71:68>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_dbg_sel<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 989: Output port <mstr2dre_btt> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 989: Output port <mstr2dre_cmd_cmplt> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 1128: Output port <mm2s_dre_src_align> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 1128: Output port <mm2s_dre_dest_align> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 1128: Output port <mm2s_dre_new_align> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 1128: Output port <mm2s_dre_use_autodest> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 1128: Output port <data2all_dcntlr_halted> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_datamover_mm2s_full_wrap> synthesized.

Synthesizing Unit <axi_datamover_pcc>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_pcc.vhd".
        C_IS_MM2S = 1
        C_DRE_ALIGN_WIDTH = 1
        C_SEL_ADDR_WIDTH = 2
        C_ADDR_WIDTH = 32
        C_STREAM_DWIDTH = 32
        C_MAX_BURST_LEN = 16
        C_CMD_WIDTH = 68
        C_TAG_WIDTH = 4
        C_BTT_USED = 20
        C_SUPPORT_INDET_BTT = 0
        C_NATIVE_XFER_WIDTH = 32
        C_STRT_SF_OFFSET_WIDTH = 1
WARNING:Xst:647 - Input <cmd2mstr_command<23:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_input_burst_type_reg>.
    Found 4-bit register for signal <sig_input_tag_reg>.
    Found 6-bit register for signal <sig_input_dsa_reg>.
    Found 1-bit register for signal <sig_input_drr_reg>.
    Found 1-bit register for signal <sig_input_eof_reg>.
    Found 1-bit register for signal <sig_input_reg_empty>.
    Found 1-bit register for signal <sig_calc_error_reg>.
    Found 1-bit register for signal <sig_calc_error_pushed>.
    Found 2-bit register for signal <sig_strbgen_addr_ireg2>.
    Found 3-bit register for signal <sig_strbgen_bytes_ireg2>.
    Found 2-bit register for signal <sig_finish_addr_offset_ireg2>.
    Found 4-bit register for signal <sig_xfer_strt_strb_ireg3>.
    Found 4-bit register for signal <sig_xfer_end_strb_ireg3>.
    Found 1-bit register for signal <sig_xfer_len_eq_0_ireg3>.
    Found 32-bit register for signal <sig_xfer_addr_reg>.
    Found 1-bit register for signal <sig_xfer_type_reg>.
    Found 8-bit register for signal <sig_xfer_len_reg>.
    Found 4-bit register for signal <sig_xfer_tag_reg>.
    Found 6-bit register for signal <sig_xfer_dsa_reg>.
    Found 1-bit register for signal <sig_xfer_drr_reg>.
    Found 1-bit register for signal <sig_xfer_eof_reg>.
    Found 4-bit register for signal <sig_xfer_strt_strb_reg>.
    Found 4-bit register for signal <sig_xfer_end_strb_reg>.
    Found 1-bit register for signal <sig_xfer_is_seq_reg>.
    Found 1-bit register for signal <sig_xfer_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_xfer_calc_err_reg>.
    Found 20-bit register for signal <sig_xfer_btt_reg>.
    Found 1-bit register for signal <sig_xfer_dre_eof_reg>.
    Found 1-bit register for signal <sig_xfer_reg_empty>.
    Found 20-bit register for signal <sig_btt_cntr_im0>.
    Found 16-bit register for signal <sig_bytes_to_mbaa_ireg1>.
    Found 1-bit register for signal <sig_addr_aligned_ireg1>.
    Found 1-bit register for signal <sig_btt_lt_b2mbaa_ireg1>.
    Found 1-bit register for signal <sig_btt_eq_b2mbaa_ireg1>.
    Found 1-bit register for signal <sig_brst_cnt_eq_zero_ireg1>.
    Found 1-bit register for signal <sig_brst_cnt_eq_one_ireg1>.
    Found 1-bit register for signal <sig_no_btt_residue_ireg1>.
    Found 16-bit register for signal <sig_addr_cntr_incr_ireg2>.
    Found 16-bit register for signal <sig_predict_addr_lsh_ireg3>.
    Found 16-bit register for signal <sig_adjusted_addr_incr_ireg2>.
    Found 16-bit register for signal <sig_addr_cntr_lsh_im0>.
    Found 16-bit register for signal <sig_addr_cntr_im0_msh>.
    Found 1-bit register for signal <sig_first_xfer_im0>.
    Found 1-bit register for signal <sig_cmd2data_valid>.
    Found 1-bit register for signal <sig_cmd2addr_valid>.
    Found 1-bit register for signal <sig_cmd2dre_valid>.
    Found 3-bit register for signal <sig_pcc_sm_state>.
    Found 1-bit register for signal <sig_sm_halt_reg>.
    Found 1-bit register for signal <sig_sm_pop_input_reg>.
    Found 1-bit register for signal <sig_sm_ld_calc1_reg>.
    Found 1-bit register for signal <sig_sm_ld_calc2_reg>.
    Found 1-bit register for signal <sig_sm_ld_calc3_reg>.
    Found 1-bit register for signal <sig_ld_xfer_reg>.
    Found 1-bit register for signal <sig_parent_done>.
    Found 1-bit register for signal <sig_mmap_reset_reg>.
    Found finite state machine <FSM_6> for signal <sig_pcc_sm_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 16                                             |
    | Inputs             | 8                                              |
    | Outputs            | 7                                              |
    | Clock              | primary_aclk (rising_edge)                     |
    | Reset              | sig_mmap_reset_reg (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <sig_adjusted_addr_incr_im1> created at line 1387.
    Found 16-bit adder for signal <sig_predict_addr_lsh_im1> created at line 1586.
    Found 16-bit adder for signal <sig_predict_addr_lsh_im2> created at line 1623.
    Found 16-bit adder for signal <sig_addr_cntr_im0_msh[15]_GND_122_o_add_111_OUT> created at line 1783.
    Found 2-bit subtractor for signal <sig_last_addr_offset_im2> created at line 752.
    Found 20-bit subtractor for signal <GND_122_o_GND_122_o_sub_65_OUT<19:0>> created at line 1339.
    Found 16-bit subtractor for signal <sig_byte_change_minus1_im2> created at line 686.
    Found 16-bit subtractor for signal <sig_bytes_to_mbaa_im0> created at line 710.
    Found 16-bit comparator lessequal for signal <n0193> created at line 1464
    Found 16-bit comparator greater for signal <GND_122_o_sig_bytes_to_mbaa_im0[15]_LessThan_87_o> created at line 1509
    Found 16-bit comparator equal for signal <GND_122_o_sig_bytes_to_mbaa_im0[15]_equal_88_o> created at line 1516
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred 252 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_datamover_pcc> synthesized.

Synthesizing Unit <axi_datamover_strb_gen2_1>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_strb_gen2.vhd".
        C_OP_MODE = 0
        C_STRB_WIDTH = 4
        C_OFFSET_WIDTH = 2
        C_NUM_BYTES_WIDTH = 3
WARNING:Xst:647 - Input <end_addr_offset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit adder for signal <GEN_OFF_LEN_CASE.lsig_end_addr_us> created at line 2523.
    Found 3-bit subtractor for signal <GEN_OFF_LEN_CASE.lsig_incr_offset_bytes_us> created at line 2504.
    Found 31-bit comparator lessequal for signal <n0009> created at line 2410
    Found 31-bit comparator lessequal for signal <n0012> created at line 2410
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <axi_datamover_strb_gen2_1> synthesized.

Synthesizing Unit <axi_datamover_strb_gen2_2>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_strb_gen2.vhd".
        C_OP_MODE = 1
        C_STRB_WIDTH = 4
        C_OFFSET_WIDTH = 2
        C_NUM_BYTES_WIDTH = 2
WARNING:Xst:647 - Input <num_valid_bytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_datamover_strb_gen2_2> synthesized.

Synthesizing Unit <axi_datamover_addr_cntl_3>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_addr_cntl.vhd".
        C_ADDR_FIFO_DEPTH = 4
        C_ADDR_WIDTH = 32
        C_ADDR_ID = 0
        C_ADDR_ID_WIDTH = 4
        C_TAG_WIDTH = 4
        C_FAMILY = "virtex6"
    Set property "KEEP = TRUE" for signal <sig_posted_to_axi>.
    Set property "equivalent_register_removal = no" for signal <sig_posted_to_axi>.
    Set property "KEEP = TRUE" for signal <sig_posted_to_axi_2>.
    Set property "equivalent_register_removal = no" for signal <sig_posted_to_axi_2>.
WARNING:Xst:647 - Input <data2addr_data_rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_addr_cntl.vhd" line 506: Output port <fifo_wr_full> of the instance <GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <sig_next_addr_reg>.
    Found 8-bit register for signal <sig_next_len_reg>.
    Found 3-bit register for signal <sig_next_size_reg>.
    Found 2-bit register for signal <sig_next_burst_reg>.
    Found 1-bit register for signal <sig_addr_valid_reg>.
    Found 1-bit register for signal <sig_calc_error_reg>.
    Found 1-bit register for signal <sig_addr_reg_empty>.
    Found 1-bit register for signal <sig_addr_reg_full>.
    Found 1-bit register for signal <sig_posted_to_axi>.
    Found 1-bit register for signal <sig_posted_to_axi_2>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_datamover_addr_cntl_3> synthesized.

Synthesizing Unit <axi_datamover_fifo_5>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 51
        C_DEPTH = 4
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_5> synthesized.

Synthesizing Unit <srl_fifo_f_3>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 51
        C_DEPTH = 4
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_3> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_3>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 51
        C_DEPTH = 4
        C_FAMILY = "virtex6"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 3-bit comparator lessequal for signal <n0015> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_3> synthesized.

Synthesizing Unit <cntr_incr_decr_addn_f_2>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
        C_SIZE = 3
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 211: Output port <LO> of the instance <STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I> is unconnected or connected to loadless signal.
    Summary:
Unit <cntr_incr_decr_addn_f_2> synthesized.

Synthesizing Unit <dynshreg_f_3>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 4
        C_DWIDTH = 51
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_3> synthesized.

Synthesizing Unit <axi_datamover_rddata_cntl_2>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rddata_cntl.vhd".
        C_INCLUDE_DRE = 0
        C_ALIGN_WIDTH = 1
        C_SEL_ADDR_WIDTH = 2
        C_DATA_CNTL_FIFO_DEPTH = 4
        C_MMAP_DWIDTH = 32
        C_STREAM_DWIDTH = 32
        C_TAG_WIDTH = 4
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rddata_cntl.vhd" line 954: Output port <fifo_wr_full> of the instance <GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rddata_cntl.vhd" line 954: Output port <fifo_rd_empty> of the instance <GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO> is unconnected or connected to loadless signal.
    Register <sig_rd_xfer_cmplt> equivalent to <sig_last_mmap_dbeat_reg> has been removed
    Found 1-bit register for signal <sig_last_mmap_dbeat_reg>.
    Found 4-bit register for signal <sig_next_tag_reg>.
    Found 4-bit register for signal <sig_next_strt_strb_reg>.
    Found 4-bit register for signal <sig_next_last_strb_reg>.
    Found 1-bit register for signal <sig_next_eof_reg>.
    Found 1-bit register for signal <sig_next_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_next_sequential_reg>.
    Found 1-bit register for signal <sig_next_calc_error_reg>.
    Found 1-bit register for signal <sig_dqual_reg_empty>.
    Found 1-bit register for signal <sig_dqual_reg_full>.
    Found 2-bit register for signal <sig_ls_addr_cntr[1]_sig_addr_incr_unsgnd[1]_add_24_OUT>.
    Found 3-bit register for signal <sig_addr_posted_cntr>.
    Found 1-bit register for signal <sig_first_dbeat>.
    Found 1-bit register for signal <sig_last_dbeat>.
    Found 8-bit register for signal <sig_dbeat_cntr>.
    Found 1-bit register for signal <sig_ld_new_cmd_reg>.
    Found 4-bit register for signal <sig_coelsc_tag_reg>.
    Found 1-bit register for signal <sig_coelsc_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_coelsc_interr_reg>.
    Found 1-bit register for signal <sig_coelsc_decerr_reg>.
    Found 1-bit register for signal <sig_coelsc_slverr_reg>.
    Found 1-bit register for signal <sig_coelsc_okay_reg>.
    Found 1-bit register for signal <sig_coelsc_reg_full>.
    Found 1-bit register for signal <sig_halt_reg>.
    Found 1-bit register for signal <sig_halt_reg_dly1>.
    Found 1-bit register for signal <sig_halt_reg_dly2>.
    Found 1-bit register for signal <sig_halt_reg_dly3>.
    Found 3-bit adder for signal <sig_addr_posted_cntr[2]_GND_308_o_add_31_OUT> created at line 1198.
    Found 3-bit subtractor for signal <GND_308_o_GND_308_o_sub_33_OUT<2:0>> created at line 1204.
    Found 8-bit subtractor for signal <GND_308_o_GND_308_o_sub_42_OUT<7:0>> created at line 1308.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_datamover_rddata_cntl_2> synthesized.

Synthesizing Unit <axi_datamover_fifo_6>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 29
        C_DEPTH = 4
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_6> synthesized.

Synthesizing Unit <srl_fifo_f_4>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 29
        C_DEPTH = 4
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_4> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_4>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 29
        C_DEPTH = 4
        C_FAMILY = "zynq"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 3-bit comparator lessequal for signal <n0015> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_4> synthesized.

Synthesizing Unit <dynshreg_f_4>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 4
        C_DWIDTH = 29
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_4> synthesized.

Synthesizing Unit <axi_datamover_rd_sf>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_sf.vhd".
        C_SF_FIFO_DEPTH = 128
        C_MAX_BURST_LEN = 16
        C_DRE_IS_USED = 0
        C_DRE_CNTL_FIFO_DEPTH = 4
        C_DRE_ALIGN_WIDTH = 1
        C_MMAP_DWIDTH = 32
        C_STREAM_DWIDTH = 32
        C_STRT_SF_OFFSET_WIDTH = 1
        C_TAG_WIDTH = 4
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <mstr2dre_dre_src_align> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mstr2dre_dre_dest_align> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_sf.vhd" line 1321: Output port <fifo_wr_full> of the instance <OMIT_DRE_CNTL.I_DRE_CNTL_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_sf.vhd" line 1321: Output port <fifo_rd_empty> of the instance <OMIT_DRE_CNTL.I_DRE_CNTL_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_sf.vhd" line 1847: Output port <SFIFO_Rd_count> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_sf.vhd" line 1847: Output port <SFIFO_Rd_count_minus1> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_sf.vhd" line 1847: Output port <SFIFO_Empty> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_sf.vhd" line 1847: Output port <SFIFO_Almost_full> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_sf.vhd" line 1847: Output port <SFIFO_Almost_empty> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_sf.vhd" line 1847: Output port <SFIFO_Rd_ack> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <sig_token_cntr>.
    Found 1-bit register for signal <sig_ok_to_post_rd_addr>.
    Found 1-bit register for signal <OMIT_UNPACKING.lsig_cmd_loaded>.
    Found 4-bit adder for signal <sig_token_cntr[3]_GND_315_o_add_10_OUT> created at line 1714.
    Found 6-bit adder for signal <sig_commit_plus_actual> created at line 1808.
    Found 4-bit subtractor for signal <n0096[3:0]> created at line 1808.
    Found 4-bit subtractor for signal <GND_315_o_GND_315_o_sub_12_OUT<3:0>> created at line 1719.
    Found 6-bit comparator lessequal for signal <sig_stall_rd_addr_posts> created at line 1816
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <axi_datamover_rd_sf> synthesized.

Synthesizing Unit <axi_datamover_fifo_7>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 8
        C_DEPTH = 4
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_7> synthesized.

Synthesizing Unit <srl_fifo_f_5>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 8
        C_DEPTH = 4
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_5> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_5>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 8
        C_DEPTH = 4
        C_FAMILY = "zynq"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 3-bit comparator lessequal for signal <n0015> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_5> synthesized.

Synthesizing Unit <dynshreg_f_5>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 4
        C_DWIDTH = 8
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_5> synthesized.

Synthesizing Unit <axi_datamover_sfifo_autord_1>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd".
        C_DWIDTH = 39
        C_DEPTH = 128
        C_DATA_CNT_WIDTH = 8
        C_NEED_ALMOST_EMPTY = 0
        C_NEED_ALMOST_FULL = 0
        C_USE_BLKMEM = 1
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 281: Output port <Almost_full> of the instance <V6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 281: Output port <Wr_ack> of the instance <V6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 281: Output port <Rd_err> of the instance <V6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 281: Output port <Wr_err> of the instance <V6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'raw_data_count_corr_minus1', unconnected in block 'axi_datamover_sfifo_autord_1', is tied to its initial value (00000000).
    Found 1-bit register for signal <hold_ff_q>.
    Found 32-bit adder for signal <n0042> created at line 528.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <axi_datamover_sfifo_autord_1> synthesized.

Synthesizing Unit <sync_fifo_fg_1>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd".
        C_FAMILY = "zynq"
        C_DCOUNT_WIDTH = 8
        C_ENABLE_RLOCS = 0
        C_HAS_DCOUNT = 1
        C_HAS_RD_ACK = 1
        C_HAS_RD_ERR = 0
        C_HAS_WR_ACK = 1
        C_HAS_WR_ERR = 0
        C_HAS_ALMOST_FULL = 0
        C_MEMORY_TYPE = 1
        C_PORTS_DIFFER = 0
        C_RD_ACK_LOW = 0
        C_USE_EMBEDDED_REG = 1
        C_READ_DATA_WIDTH = 39
        C_READ_DEPTH = 128
        C_RD_ERR_LOW = 0
        C_WR_ACK_LOW = 0
        C_WR_ERR_LOW = 0
        C_PRELOAD_REGS = 1
        C_PRELOAD_LATENCY = 0
        C_WRITE_DATA_WIDTH = 39
        C_WRITE_DEPTH = 128
    Set property "GENERATOR_DEFAULT = generatecore com.xilinx.ip.fifo_generator_v9_3.fifo_generator_v9_3 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM>.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BRESP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWADDR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWLEN> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWSIZE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWBURST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWLOCK> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWCACHE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWPROT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWQOS> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWREGION> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WSTRB> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RRESP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARADDR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARLEN> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARSIZE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARBURST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARLOCK> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARCACHE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARPROT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARQOS> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARREGION> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TSTRB> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TKEEP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TDEST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <ALMOST_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_AWREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_WREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_BREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_ARREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_RREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXIS_TREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <sync_fifo_fg_1> synthesized.

Synthesizing Unit <axi_datamover_s2mm_full_wrap>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_full_wrap.vhd".
        C_INCLUDE_S2MM = 1
        C_S2MM_AWID = 1
        C_S2MM_ID_WIDTH = 4
        C_S2MM_ADDR_WIDTH = 32
        C_S2MM_MDATA_WIDTH = 32
        C_S2MM_SDATA_WIDTH = 32
        C_INCLUDE_S2MM_STSFIFO = 1
        C_S2MM_STSCMD_FIFO_DEPTH = 1
        C_S2MM_STSCMD_IS_ASYNC = 0
        C_INCLUDE_S2MM_DRE = 0
        C_S2MM_BURST_SIZE = 16
        C_S2MM_BTT_USED = 20
        C_S2MM_SUPPORT_INDET_BTT = 1
        C_S2MM_ADDR_PIPE_DEPTH = 4
        C_TAG_WIDTH = 4
        C_INCLUDE_S2MM_GP_SF = 1
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <s2mm_cmd_wdata<71:68>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_dbg_sel<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_full_wrap.vhd" line 1721: Output port <dre2all_halted> of the instance <GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_full_wrap.vhd" line 2126: Output port <data2all_dcntlr_halted> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_datamover_s2mm_full_wrap> synthesized.

Synthesizing Unit <axi_datamover_cmd_status_2>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd".
        C_ADDR_WIDTH = 32
        C_INCLUDE_STSFIFO = 1
        C_STSCMD_FIFO_DEPTH = 1
        C_STSCMD_IS_ASYNC = 0
        C_CMD_WIDTH = 68
        C_STS_WIDTH = 32
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <secondary_awclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd" line 349: Output port <fifo_wr_full> of the instance <I_CMD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd" line 349: Output port <fifo_rd_empty> of the instance <I_CMD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd" line 422: Output port <fifo_wr_full> of the instance <GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd" line 422: Output port <fifo_rd_empty> of the instance <GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_datamover_cmd_status_2> synthesized.

Synthesizing Unit <axi_datamover_fifo_8>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 32
        C_DEPTH = 1
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 32-bit register for signal <USE_SINGLE_REG.sig_regfifo_dout_reg>.
    Found 1-bit register for signal <USE_SINGLE_REG.sig_regfifo_full_reg>.
    Found 1-bit register for signal <USE_SINGLE_REG.sig_regfifo_empty_reg>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred  37 D-type flip-flop(s).
Unit <axi_datamover_fifo_8> synthesized.

Synthesizing Unit <axi_datamover_wr_status_cntl_2>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd".
        C_ENABLE_INDET_BTT = 1
        C_SF_BYTES_RCVD_WIDTH = 20
        C_STS_FIFO_DEPTH = 6
        C_STS_WIDTH = 32
        C_TAG_WIDTH = 4
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <calc2wsc_calc_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr2wsc_fifo_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data2wsc_last_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" line 647: Output port <fifo_wr_full> of the instance <I_WRESP_STATUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" line 647: Output port <fifo_rd_empty> of the instance <I_WRESP_STATUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" line 1100: Output port <fifo_wr_full> of the instance <GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" line 1100: Output port <fifo_rd_empty> of the instance <GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'sig_data_last_err_reg', unconnected in block 'axi_datamover_wr_status_cntl_2', is tied to its initial value (0).
    Found 4-bit register for signal <sig_wdc_statcnt>.
    Found 4-bit register for signal <sig_coelsc_tag_reg>.
    Found 1-bit register for signal <sig_coelsc_interr_reg>.
    Found 1-bit register for signal <sig_coelsc_decerr_reg>.
    Found 1-bit register for signal <sig_coelsc_slverr_reg>.
    Found 1-bit register for signal <sig_coelsc_okay_reg>.
    Found 20-bit register for signal <GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd>.
    Found 1-bit register for signal <GEN_ENABLE_INDET_BTT.sig_coelsc_eop>.
    Found 1-bit register for signal <sig_coelsc_reg_full>.
    Found 1-bit register for signal <sig_coelsc_reg_empty>.
    Found 4-bit register for signal <sig_addr_posted_cntr>.
    Found 1-bit register for signal <sig_halt_reg>.
    Found 1-bit register for signal <sig_halt_reg_dly1>.
    Found 1-bit register for signal <sig_halt_reg_dly2>.
    Found 1-bit register for signal <sig_halt_reg_dly3>.
    Found 1-bit register for signal <sig_wdc_status_going_full>.
    Found 4-bit adder for signal <sig_wdc_statcnt[3]_GND_897_o_add_10_OUT> created at line 759.
    Found 4-bit adder for signal <sig_addr_posted_cntr[3]_GND_897_o_add_31_OUT> created at line 1334.
    Found 4-bit subtractor for signal <GND_897_o_GND_897_o_sub_12_OUT<3:0>> created at line 765.
    Found 4-bit subtractor for signal <GND_897_o_GND_897_o_sub_33_OUT<3:0>> created at line 1340.
    Found 4-bit comparator lessequal for signal <n0030> created at line 707
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <axi_datamover_wr_status_cntl_2> synthesized.

Synthesizing Unit <axi_datamover_fifo_9>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 2
        C_DEPTH = 6
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_9> synthesized.

Synthesizing Unit <srl_fifo_f_6>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 2
        C_DEPTH = 6
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_6> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_6>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 2
        C_DEPTH = 6
        C_FAMILY = "zynq"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 4-bit comparator lessequal for signal <n0016> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_6> synthesized.

Synthesizing Unit <cntr_incr_decr_addn_f_3>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
        C_SIZE = 4
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 211: Output port <LO> of the instance <STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I> is unconnected or connected to loadless signal.
    Summary:
Unit <cntr_incr_decr_addn_f_3> synthesized.

Synthesizing Unit <dynshreg_f_6>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 6
        C_DWIDTH = 2
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_6> synthesized.

Synthesizing Unit <axi_datamover_fifo_10>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 27
        C_DEPTH = 6
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_10> synthesized.

Synthesizing Unit <srl_fifo_f_7>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 27
        C_DEPTH = 6
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_7> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_7>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 27
        C_DEPTH = 6
        C_FAMILY = "zynq"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 4-bit comparator lessequal for signal <n0016> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_7> synthesized.

Synthesizing Unit <dynshreg_f_7>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 6
        C_DWIDTH = 27
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_7> synthesized.

Synthesizing Unit <axi_datamover_ibttcc>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd".
        C_SF_XFER_BYTES_WIDTH = 7
        C_DRE_ALIGN_WIDTH = 1
        C_SEL_ADDR_WIDTH = 2
        C_ADDR_WIDTH = 32
        C_STREAM_DWIDTH = 32
        C_MAX_BURST_LEN = 16
        C_CMD_WIDTH = 68
        C_TAG_WIDTH = 4
        C_BTT_USED = 20
        C_NATIVE_XFER_WIDTH = 32
        C_STRT_SF_OFFSET_WIDTH = 1
WARNING:Xst:647 - Input <cmd2mstr_command<23:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <sig_input_addr_reg>.
    Found 1-bit register for signal <sig_input_burst_type_reg>.
    Found 4-bit register for signal <sig_input_tag_reg>.
    Found 6-bit register for signal <sig_input_dsa_reg>.
    Found 1-bit register for signal <sig_input_drr_reg>.
    Found 1-bit register for signal <sig_input_eof_reg>.
    Found 1-bit register for signal <sig_input_reg_empty>.
    Found 3-bit register for signal <sig_psm_state>.
    Found 1-bit register for signal <sig_psm_halt>.
    Found 1-bit register for signal <sig_psm_pop_input_cmd>.
    Found 1-bit register for signal <sig_psm_ld_calc1>.
    Found 1-bit register for signal <sig_psm_ld_realigner_reg>.
    Found 1-bit register for signal <sig_psm_ld_chcmd_reg>.
    Found 1-bit register for signal <sig_first_realigner_cmd>.
    Found 20-bit register for signal <sig_btt_cntr>.
    Found 1-bit register for signal <sig_skip_align2mbaa_s_h>.
    Found 4-bit register for signal <sig_realign_tag_reg>.
    Found 1-bit register for signal <sig_realign_src_align_reg>.
    Found 1-bit register for signal <sig_realign_dest_align_reg>.
    Found 20-bit register for signal <sig_realign_btt_reg>.
    Found 1-bit register for signal <sig_realign_drr_reg>.
    Found 1-bit register for signal <sig_realign_eof_reg>.
    Found 1-bit register for signal <sig_realign_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_realign_calc_err_reg>.
    Found 1-bit register for signal <sig_realign_strt_offset_reg>.
    Found 1-bit register for signal <sig_realign_reg_empty>.
    Found 1-bit register for signal <sig_realign_reg_full>.
    Found 1-bit register for signal <sig_calc_error_reg>.
    Found 4-bit register for signal <sig_child_tag_reg>.
    Found 32-bit register for signal <sig_child_addr_reg>.
    Found 1-bit register for signal <sig_child_burst_type_reg>.
    Found 1-bit register for signal <sig_needed_2_realign_cmds>.
    Found 1-bit register for signal <sig_child_error_reg>.
    Found 1-bit register for signal <sig_child_cmd_reg_full>.
    Found 4-bit register for signal <sig_child_qual_tag_reg>.
    Found 1-bit register for signal <sig_child_qual_burst_type>.
    Found 1-bit register for signal <sig_child_qual_error_reg>.
    Found 1-bit register for signal <sig_child_qual_first_of_2>.
    Found 3-bit register for signal <sig_csm_state>.
    Found 1-bit register for signal <sig_csm_ld_xfer>.
    Found 1-bit register for signal <sig_csm_pop_sf_fifo>.
    Found 1-bit register for signal <sig_csm_pop_child_cmd>.
    Found 1-bit register for signal <sig_child_addr_lsh_rollover_reg>.
    Found 16-bit register for signal <sig_child_addr_cntr_lsh>.
    Found 16-bit register for signal <sig_child_addr_cntr_msh>.
    Found 1-bit register for signal <sig_cmd2data_valid>.
    Found 1-bit register for signal <sig_cmd2addr_valid>.
    Found 4-bit register for signal <sig_xfer_tag_reg>.
    Found 32-bit register for signal <sig_xfer_addr_reg>.
    Found 8-bit register for signal <sig_xfer_len_reg>.
    Found 1-bit register for signal <sig_xfer_eof_reg>.
    Found 1-bit register for signal <sig_xfer_is_seq_reg>.
    Found 1-bit register for signal <sig_xfer_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_xfer_calc_err_reg>.
    Found 1-bit register for signal <sig_xfer_type_reg>.
    Found 1-bit register for signal <sig_mmap_reset_reg>.
    Found finite state machine <FSM_7> for signal <sig_psm_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | primary_aclk (rising_edge)                     |
    | Reset              | sig_mmap_reset_reg (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | p_init                                         |
    | Power Up State     | p_init                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <sig_csm_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 16                                             |
    | Inputs             | 7                                              |
    | Outputs            | 3                                              |
    | Clock              | primary_aclk (rising_edge)                     |
    | Reset              | sig_mmap_reset_reg (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | ch_init                                        |
    | Power Up State     | ch_init                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <sig_adjusted_addr_incr> created at line 1967.
    Found 16-bit adder for signal <sig_predict_child_addr_lsh> created at line 1999.
    Found 16-bit adder for signal <sig_child_addr_cntr_msh[15]_GND_913_o_add_99_OUT> created at line 2120.
    Found 20-bit subtractor for signal <GND_913_o_GND_913_o_sub_45_OUT<19:0>> created at line 1281.
    Found 16-bit subtractor for signal <GND_913_o_GND_913_o_sub_53_OUT<15:0>> created at line 1329.
    Found 16-bit subtractor for signal <sig_byte_change_minus1> created at line 725.
    Found 16-bit comparator greater for signal <GND_913_o_sig_bytes_to_mbaa[15]_LessThan_57_o> created at line 1347
    Found 16-bit comparator equal for signal <GND_913_o_sig_bytes_to_mbaa[15]_equal_58_o> created at line 1356
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  24 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <axi_datamover_ibttcc> synthesized.

Synthesizing Unit <axi_datamover_s2mm_realign>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd".
        C_ENABLE_INDET_BTT = 1
        C_INCLUDE_DRE = 0
        C_DRE_CNTL_FIFO_DEPTH = 4
        C_DRE_ALIGN_WIDTH = 1
        C_SUPPORT_SCATTER = 1
        C_BTT_USED = 20
        C_STREAM_DWIDTH = 32
        C_TAG_WIDTH = 4
        C_STRT_SF_OFFSET_WIDTH = 1
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" line 580: Output port <fifo_wr_full> of the instance <I_DRE_CNTL_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" line 580: Output port <fifo_rd_empty> of the instance <I_DRE_CNTL_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" line 1291: Output port <scatter2drc_src_align> of the instance <GEN_INCLUDE_SCATTER.I_S2MM_SCATTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" line 1291: Output port <scatter2drc_flush> of the instance <GEN_INCLUDE_SCATTER.I_S2MM_SCATTER> is unconnected or connected to loadless signal.
    Register <sig_sm_ld_scatter_cmd> equivalent to <sig_sm_ld_dre_cmd> has been removed
    Found 1-bit register for signal <sig_sm_ld_dre_cmd>.
    Found 1-bit register for signal <sig_sm_pop_cmd_fifo>.
    Found 1-bit register for signal <sig_output_strt_offset_reg>.
    Found 1-bit register for signal <GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause>.
    Found 1-bit register for signal <sig_need_cmd_flush>.
    Found 3-bit register for signal <sig_cmdcntl_sm_state>.
    Found finite state machine <FSM_9> for signal <sig_cmdcntl_sm_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | primary_aclk (rising_edge)                     |
    | Reset              | mmap_reset (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_datamover_s2mm_realign> synthesized.

Synthesizing Unit <axi_datamover_fifo_11>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 31
        C_DEPTH = 4
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_11> synthesized.

Synthesizing Unit <srl_fifo_f_8>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 31
        C_DEPTH = 4
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_8> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_8>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 31
        C_DEPTH = 4
        C_FAMILY = "zynq"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 3-bit comparator lessequal for signal <n0015> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_8> synthesized.

Synthesizing Unit <dynshreg_f_8>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 4
        C_DWIDTH = 31
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_8> synthesized.

Synthesizing Unit <axi_datamover_s2mm_scatter>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd".
        C_ENABLE_INDET_BTT = 1
        C_DRE_ALIGN_WIDTH = 1
        C_BTT_USED = 20
        C_STREAM_DWIDTH = 32
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd" line 574: Output port <m_strb_error> of the instance <I_MSSAI_SKID_BUF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd" line 1138: Output port <fifo_wr_full> of the instance <I_TSTRB_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd" line 1138: Output port <fifo_rd_tvalid> of the instance <I_TSTRB_FIFO> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'sig_err_underflow_reg', unconnected in block 'axi_datamover_s2mm_scatter', is tied to its initial value (0).
    Found 1-bit register for signal <sig_cmd_empty>.
    Found 2-bit register for signal <sig_curr_strt_offset>.
    Found 2-bit register for signal <sig_next_strt_offset>.
    Found 2-bit register for signal <sig_fifo_mssai>.
    Found 20-bit register for signal <sig_max_first_increment>.
    Found 20-bit register for signal <sig_btt_cntr>.
    Found 1-bit register for signal <sig_btt_eq_0>.
    Found 1-bit register for signal <sig_eop_halt_xfer>.
    Found 1-bit register for signal <ld_btt_cntr_reg1>.
    Found 1-bit register for signal <ld_btt_cntr_reg2>.
    Found 1-bit register for signal <ld_btt_cntr_reg3>.
    Found 1-bit register for signal <sig_eop_sent_reg>.
    Found 1-bit register for signal <sig_curr_eof_reg>.
    Found 1-bit register for signal <GEN_INDET_BTT.lsig_absorb2tlast>.
    Found 1-bit register for signal <sig_cmd_full>.
    Found 2-bit adder for signal <sig_next_strt_offset[1]_sig_btt_offset_slice[1]_add_7_OUT> created at line 727.
    Found 2-bit subtractor for signal <GND_921_o_GND_921_o_sub_12_OUT<1:0>> created at line 760.
    Found 3-bit subtractor for signal <GND_921_o_GND_921_o_sub_20_OUT<2:0>> created at line 858.
    Found 20-bit subtractor for signal <GND_921_o_GND_921_o_sub_26_OUT<19:0>> created at line 896.
    Found 20-bit comparator lessequal for signal <n0047> created at line 835
    Found 20-bit comparator lessequal for signal <n0060> created at line 905
    Found 2-bit comparator lessequal for signal <n0119> created at line 1530
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  56 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <axi_datamover_s2mm_scatter> synthesized.

Synthesizing Unit <axi_datamover_mssai_skid_buf>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mssai_skid_buf.vhd".
        C_WDATA_WIDTH = 32
        C_INDEX_WIDTH = 2
    Set property "KEEP = TRUE" for signal <sig_m_valid_out>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_out>.
    Set property "KEEP = TRUE" for signal <sig_m_valid_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_dup>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_out>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_out>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup2>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup2>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup3>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup3>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup4>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup4>.
    Found 1-bit register for signal <sig_s_ready_out>.
    Found 1-bit register for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_s_ready_dup2>.
    Found 1-bit register for signal <sig_s_ready_dup3>.
    Found 1-bit register for signal <sig_s_ready_dup4>.
    Found 1-bit register for signal <sig_m_valid_out>.
    Found 1-bit register for signal <sig_m_valid_dup>.
    Found 32-bit register for signal <sig_data_skid_reg>.
    Found 4-bit register for signal <sig_strb_skid_reg>.
    Found 1-bit register for signal <sig_last_skid_reg>.
    Found 32-bit register for signal <sig_data_reg_out>.
    Found 4-bit register for signal <sig_strb_reg_out>.
    Found 1-bit register for signal <sig_last_reg_out>.
    Found 1-bit register for signal <sig_stop_request>.
    Found 4-bit register for signal <sig_sstrb_stop_mask>.
    Found 1-bit register for signal <sig_sready_stop_reg>.
    Found 1-bit register for signal <sig_mvalid_stop_reg>.
    Found 2-bit register for signal <sig_mssa_index_reg_out>.
    Found 1-bit register for signal <sig_strb_error_reg_out>.
    Found 1-bit register for signal <sig_reset_reg>.
    Summary:
	inferred  92 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_datamover_mssai_skid_buf> synthesized.

Synthesizing Unit <axi_datamover_ms_strb_set>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ms_strb_set.vhd".
        C_STRB_WIDTH = 4
        C_INDEX_WIDTH = 2
    Found 8-bit comparator lessequal for signal <n0005> created at line 988
    Summary:
	inferred   1 Comparator(s).
Unit <axi_datamover_ms_strb_set> synthesized.

Synthesizing Unit <axi_datamover_fifo_12>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 9
        C_DEPTH = 16
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_12> synthesized.

Synthesizing Unit <srl_fifo_f_9>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 9
        C_DEPTH = 16
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_9> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_9>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 9
        C_DEPTH = 16
        C_FAMILY = "virtex6"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 5-bit comparator lessequal for signal <n0017> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_9> synthesized.

Synthesizing Unit <cntr_incr_decr_addn_f_4>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
        C_SIZE = 5
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 211: Output port <LO> of the instance <STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I> is unconnected or connected to loadless signal.
    Summary:
Unit <cntr_incr_decr_addn_f_4> synthesized.

Synthesizing Unit <dynshreg_f_9>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 16
        C_DWIDTH = 9
        C_FAMILY = "virtex6"
    Found 9-bit register for signal <INFERRED_GEN.data<1>>.
    Found 9-bit register for signal <INFERRED_GEN.data<2>>.
    Found 9-bit register for signal <INFERRED_GEN.data<3>>.
    Found 9-bit register for signal <INFERRED_GEN.data<4>>.
    Found 9-bit register for signal <INFERRED_GEN.data<5>>.
    Found 9-bit register for signal <INFERRED_GEN.data<6>>.
    Found 9-bit register for signal <INFERRED_GEN.data<7>>.
    Found 9-bit register for signal <INFERRED_GEN.data<8>>.
    Found 9-bit register for signal <INFERRED_GEN.data<9>>.
    Found 9-bit register for signal <INFERRED_GEN.data<10>>.
    Found 9-bit register for signal <INFERRED_GEN.data<11>>.
    Found 9-bit register for signal <INFERRED_GEN.data<12>>.
    Found 9-bit register for signal <INFERRED_GEN.data<13>>.
    Found 9-bit register for signal <INFERRED_GEN.data<14>>.
    Found 9-bit register for signal <INFERRED_GEN.data<15>>.
    Found 9-bit register for signal <INFERRED_GEN.data<0>>.
    Found 9-bit 16-to-1 multiplexer for signal <Dout> created at line 367.
    Summary:
	inferred 144 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dynshreg_f_9> synthesized.

Synthesizing Unit <axi_datamover_indet_btt>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd".
        C_SF_FIFO_DEPTH = 128
        C_IBTT_XFER_BYTES_WIDTH = 7
        C_STRT_OFFSET_WIDTH = 1
        C_MAX_BURST_LEN = 16
        C_MMAP_DWIDTH = 32
        C_STREAM_DWIDTH = 32
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <dre2ibtt_strt_addr_offset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 739: Output port <SFIFO_Rd_count> of the instance <I_XD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 739: Output port <SFIFO_Rd_count_minus1> of the instance <I_XD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 739: Output port <SFIFO_Wr_count> of the instance <I_XD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 739: Output port <SFIFO_Empty> of the instance <I_XD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 739: Output port <SFIFO_Almost_full> of the instance <I_XD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 739: Output port <SFIFO_Almost_empty> of the instance <I_XD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 739: Output port <SFIFO_Rd_ack> of the instance <I_XD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 1364: Output port <SFIFO_Rd_count> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 1364: Output port <SFIFO_Rd_count_minus1> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 1364: Output port <SFIFO_Wr_count> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 1364: Output port <SFIFO_Empty> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 1364: Output port <SFIFO_Almost_full> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 1364: Output port <SFIFO_Almost_empty> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 1364: Output port <SFIFO_Rd_ack> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_dre2ibtt_eop_reg>.
    Found 1-bit register for signal <sig_clr_dbc_reg>.
    Found 4-bit register for signal <sig_burst_dbeat_cntr>.
    Found 7-bit register for signal <sig_byte_cntr>.
    Found 1-bit register for signal <sig_dre2ibtt_tlast_reg>.
    Found 4-bit adder for signal <sig_burst_dbeat_cntr[3]_GND_945_o_add_5_OUT> created at line 613.
    Found 7-bit adder for signal <sig_byte_cntr[6]_sig_byte_cntr_incr_value[6]_add_10_OUT> created at line 670.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_datamover_indet_btt> synthesized.

Synthesizing Unit <axi_datamover_stbs_set>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_stbs_set.vhd".
        C_STROBE_WIDTH = 4
    Found 256x4-bit Read Only RAM for signal <sig_stbs_asserted<3:0>>
    Summary:
	inferred   1 RAM(s).
Unit <axi_datamover_stbs_set> synthesized.

Synthesizing Unit <axi_datamover_sfifo_autord_2>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd".
        C_DWIDTH = 9
        C_DEPTH = 8
        C_DATA_CNT_WIDTH = 4
        C_NEED_ALMOST_EMPTY = 0
        C_NEED_ALMOST_FULL = 0
        C_USE_BLKMEM = 0
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 227: Output port <Almost_full> of the instance <S6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 227: Output port <Wr_ack> of the instance <S6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 227: Output port <Rd_err> of the instance <S6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 227: Output port <Wr_err> of the instance <S6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'raw_data_count_corr_minus1', unconnected in block 'axi_datamover_sfifo_autord_2', is tied to its initial value (0000).
    Found 1-bit register for signal <hold_ff_q>.
    Found 32-bit adder for signal <n0042> created at line 528.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <axi_datamover_sfifo_autord_2> synthesized.

Synthesizing Unit <sync_fifo_fg_2>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd".
        C_FAMILY = "zynq"
        C_DCOUNT_WIDTH = 4
        C_ENABLE_RLOCS = 0
        C_HAS_DCOUNT = 1
        C_HAS_RD_ACK = 1
        C_HAS_RD_ERR = 0
        C_HAS_WR_ACK = 1
        C_HAS_WR_ERR = 0
        C_HAS_ALMOST_FULL = 0
        C_MEMORY_TYPE = 0
        C_PORTS_DIFFER = 0
        C_RD_ACK_LOW = 0
        C_USE_EMBEDDED_REG = 0
        C_READ_DATA_WIDTH = 9
        C_READ_DEPTH = 8
        C_RD_ERR_LOW = 0
        C_WR_ACK_LOW = 0
        C_WR_ERR_LOW = 0
        C_PRELOAD_REGS = 0
        C_PRELOAD_LATENCY = 1
        C_WRITE_DATA_WIDTH = 9
        C_WRITE_DEPTH = 8
    Set property "GENERATOR_DEFAULT = generatecore com.xilinx.ip.fifo_generator_v9_3.fifo_generator_v9_3 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM>.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BRESP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWADDR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWLEN> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWSIZE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWBURST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWLOCK> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWCACHE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWPROT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWQOS> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWREGION> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WSTRB> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RRESP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARADDR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARLEN> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARSIZE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARBURST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARLOCK> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARCACHE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARPROT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARQOS> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARREGION> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TSTRB> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TKEEP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TDEST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <ALMOST_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_AWREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_WREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_BREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_ARREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_RREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXIS_TREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <sync_fifo_fg_2> synthesized.

Synthesizing Unit <axi_datamover_sfifo_autord_3>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd".
        C_DWIDTH = 38
        C_DEPTH = 128
        C_DATA_CNT_WIDTH = 8
        C_NEED_ALMOST_EMPTY = 0
        C_NEED_ALMOST_FULL = 0
        C_USE_BLKMEM = 1
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 281: Output port <Almost_full> of the instance <V6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 281: Output port <Wr_ack> of the instance <V6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 281: Output port <Rd_err> of the instance <V6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 281: Output port <Wr_err> of the instance <V6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'raw_data_count_corr_minus1', unconnected in block 'axi_datamover_sfifo_autord_3', is tied to its initial value (00000000).
    Found 1-bit register for signal <hold_ff_q>.
    Found 32-bit adder for signal <n0042> created at line 528.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <axi_datamover_sfifo_autord_3> synthesized.

Synthesizing Unit <sync_fifo_fg_3>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd".
        C_FAMILY = "zynq"
        C_DCOUNT_WIDTH = 8
        C_ENABLE_RLOCS = 0
        C_HAS_DCOUNT = 1
        C_HAS_RD_ACK = 1
        C_HAS_RD_ERR = 0
        C_HAS_WR_ACK = 1
        C_HAS_WR_ERR = 0
        C_HAS_ALMOST_FULL = 0
        C_MEMORY_TYPE = 1
        C_PORTS_DIFFER = 0
        C_RD_ACK_LOW = 0
        C_USE_EMBEDDED_REG = 1
        C_READ_DATA_WIDTH = 38
        C_READ_DEPTH = 128
        C_RD_ERR_LOW = 0
        C_WR_ACK_LOW = 0
        C_WR_ERR_LOW = 0
        C_PRELOAD_REGS = 1
        C_PRELOAD_LATENCY = 0
        C_WRITE_DATA_WIDTH = 38
        C_WRITE_DEPTH = 128
    Set property "GENERATOR_DEFAULT = generatecore com.xilinx.ip.fifo_generator_v9_3.fifo_generator_v9_3 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM>.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BRESP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWADDR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWLEN> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWSIZE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWBURST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWLOCK> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWCACHE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWPROT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWQOS> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWREGION> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WSTRB> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RRESP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARADDR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARLEN> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARSIZE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARBURST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARLOCK> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARCACHE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARPROT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARQOS> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARREGION> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TSTRB> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TKEEP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TDEST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <ALMOST_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_AWREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_WREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_BREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_ARREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_RREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXIS_TREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <sync_fifo_fg_3> synthesized.

Synthesizing Unit <axi_datamover_skid_buf_2>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_skid_buf.vhd".
        C_WDATA_WIDTH = 40
    Set property "KEEP = TRUE" for signal <sig_m_valid_out>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_out>.
    Set property "KEEP = TRUE" for signal <sig_m_valid_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_dup>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_out>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_out>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_s_ready_out>.
    Found 1-bit register for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_m_valid_out>.
    Found 1-bit register for signal <sig_m_valid_dup>.
    Found 40-bit register for signal <sig_data_skid_reg>.
    Found 5-bit register for signal <sig_strb_skid_reg>.
    Found 1-bit register for signal <sig_last_skid_reg>.
    Found 40-bit register for signal <sig_data_reg_out>.
    Found 5-bit register for signal <sig_strb_reg_out>.
    Found 1-bit register for signal <sig_last_reg_out>.
    Found 1-bit register for signal <sig_stop_request>.
    Found 5-bit register for signal <sig_sstrb_stop_mask>.
    Found 1-bit register for signal <sig_sready_stop_reg>.
    Found 1-bit register for signal <sig_mvalid_stop_reg>.
    Found 1-bit register for signal <sig_reset_reg>.
    Summary:
	inferred 105 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_datamover_skid_buf_2> synthesized.

Synthesizing Unit <axi_datamover_addr_cntl_4>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_addr_cntl.vhd".
        C_ADDR_FIFO_DEPTH = 4
        C_ADDR_WIDTH = 32
        C_ADDR_ID = 1
        C_ADDR_ID_WIDTH = 4
        C_TAG_WIDTH = 4
        C_FAMILY = "virtex6"
    Set property "KEEP = TRUE" for signal <sig_posted_to_axi>.
    Set property "equivalent_register_removal = no" for signal <sig_posted_to_axi>.
    Set property "KEEP = TRUE" for signal <sig_posted_to_axi_2>.
    Set property "equivalent_register_removal = no" for signal <sig_posted_to_axi_2>.
WARNING:Xst:647 - Input <data2addr_data_rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_addr_cntl.vhd" line 506: Output port <fifo_wr_full> of the instance <GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <sig_next_addr_reg>.
    Found 8-bit register for signal <sig_next_len_reg>.
    Found 3-bit register for signal <sig_next_size_reg>.
    Found 2-bit register for signal <sig_next_burst_reg>.
    Found 1-bit register for signal <sig_addr_valid_reg>.
    Found 1-bit register for signal <sig_calc_error_reg>.
    Found 1-bit register for signal <sig_addr_reg_empty>.
    Found 1-bit register for signal <sig_addr_reg_full>.
    Found 1-bit register for signal <sig_posted_to_axi>.
    Found 1-bit register for signal <sig_posted_to_axi_2>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_datamover_addr_cntl_4> synthesized.

Synthesizing Unit <axi_datamover_wrdata_cntl_2>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd".
        C_REALIGNER_INCLUDED = 1
        C_ENABLE_INDET_BTT = 1
        C_SF_BYTES_RCVD_WIDTH = 20
        C_SEL_ADDR_WIDTH = 2
        C_DATA_CNTL_FIFO_DEPTH = 4
        C_MMAP_DWIDTH = 32
        C_STREAM_DWIDTH = 32
        C_TAG_WIDTH = 4
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <realign2wdc_eop_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd" line 1659: Output port <fifo_wr_full> of the instance <GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd" line 1659: Output port <fifo_rd_empty> of the instance <GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'sig_spcl_push_err2wsc', unconnected in block 'axi_datamover_wrdata_cntl_2', is tied to its initial value (0).
    Found 1-bit register for signal <GEN_INDET_BTT.lsig_end_of_cmd_reg>.
    Found 1-bit register for signal <GEN_INDET_BTT.lsig_eop_reg>.
    Found 20-bit register for signal <GEN_INDET_BTT.lsig_byte_cntr>.
    Found 1-bit register for signal <sig_last_mmap_dbeat_reg>.
    Found 1-bit register for signal <sig_push_err2wsc>.
    Found 1-bit register for signal <data2wsc_valid>.
    Found 4-bit register for signal <sig_data2wsc_tag>.
    Found 1-bit register for signal <sig_data2wsc_calc_err>.
    Found 1-bit register for signal <sig_data2wsc_last_err>.
    Found 1-bit register for signal <sig_data2wsc_cmd_cmplt>.
    Found 1-bit register for signal <sig_ld_new_cmd_reg>.
    Found 1-bit register for signal <sig_s2mm_ld_nxt_len>.
    Found 8-bit register for signal <sig_s2mm_wr_len>.
    Found 4-bit register for signal <sig_next_tag_reg>.
    Found 4-bit register for signal <sig_next_strt_strb_reg>.
    Found 1-bit register for signal <sig_next_sequential_reg>.
    Found 1-bit register for signal <sig_next_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_next_calc_error_reg>.
    Found 1-bit register for signal <sig_dqual_reg_empty>.
    Found 1-bit register for signal <sig_dqual_reg_full>.
    Found 2-bit register for signal <sig_ls_addr_cntr[1]_sig_addr_incr_unsgnd[1]_add_41_OUT>.
    Found 3-bit register for signal <sig_addr_posted_cntr>.
    Found 1-bit register for signal <sig_first_dbeat>.
    Found 1-bit register for signal <sig_last_dbeat>.
    Found 1-bit register for signal <sig_single_dbeat>.
    Found 8-bit register for signal <sig_dbeat_cntr>.
    Found 1-bit register for signal <data2addr_stop_req>.
    Found 1-bit register for signal <sig_halt_reg_dly1>.
    Found 1-bit register for signal <sig_halt_reg_dly2>.
    Found 1-bit register for signal <sig_halt_reg_dly3>.
    Found 1-bit register for signal <sig_wr_xfer_cmplt>.
    Found 20-bit adder for signal <GEN_INDET_BTT.lsig_byte_cntr[19]_GEN_INDET_BTT.lsig_byte_cntr_incr_value[19]_add_11_OUT> created at line 1305.
    Found 3-bit adder for signal <sig_addr_posted_cntr[2]_GND_2072_o_add_49_OUT> created at line 1930.
    Found 3-bit subtractor for signal <GND_2072_o_GND_2072_o_sub_51_OUT<2:0>> created at line 1936.
    Found 8-bit subtractor for signal <GND_2072_o_GND_2072_o_sub_60_OUT<7:0>> created at line 1308.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  75 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <axi_datamover_wrdata_cntl_2> synthesized.

Synthesizing Unit <axi_datamover_fifo_13>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 27
        C_DEPTH = 4
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_13> synthesized.

Synthesizing Unit <srl_fifo_f_10>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 27
        C_DEPTH = 4
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_10> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_10>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 27
        C_DEPTH = 4
        C_FAMILY = "zynq"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 3-bit comparator lessequal for signal <n0015> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_10> synthesized.

Synthesizing Unit <dynshreg_f_10>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 4
        C_DWIDTH = 27
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_10> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 256x4-bit single-port Read Only RAM                   : 2
 8x4-bit single-port Read Only RAM                     : 2
# Adders/Subtractors                                   : 59
 1-bit adder                                           : 2
 16-bit adder                                          : 7
 16-bit subtractor                                     : 4
 2-bit adder                                           : 1
 2-bit subtractor                                      : 4
 20-bit adder                                          : 1
 20-bit subtractor                                     : 3
 3-bit adder                                           : 4
 3-bit addsub                                          : 6
 3-bit subtractor                                      : 4
 32-bit adder                                          : 4
 4-bit adder                                           : 1
 4-bit addsub                                          : 3
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 2
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 2
 8-bit adder                                           : 2
 8-bit subtractor                                      : 6
# Registers                                            : 990
 1-bit register                                        : 754
 16-bit register                                       : 8
 2-bit register                                        : 15
 20-bit register                                       : 9
 23-bit register                                       : 3
 3-bit register                                        : 12
 32-bit register                                       : 64
 33-bit register                                       : 4
 34-bit register                                       : 2
 4-bit register                                        : 57
 40-bit register                                       : 2
 5-bit register                                        : 3
 6-bit register                                        : 3
 68-bit register                                       : 4
 7-bit register                                        : 5
 72-bit register                                       : 8
 8-bit register                                        : 21
 9-bit register                                        : 16
# Comparators                                          : 40
 1-bit comparator greater                              : 2
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 1
 2-bit comparator lessequal                            : 1
 20-bit comparator lessequal                           : 2
 3-bit comparator lessequal                            : 9
 31-bit comparator lessequal                           : 6
 32-bit comparator equal                               : 2
 4-bit comparator lessequal                            : 3
 4-bit comparator not equal                            : 1
 5-bit comparator lessequal                            : 1
 6-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 2
 8-bit comparator lessequal                            : 1
 8-bit comparator not equal                            : 4
# Multiplexers                                         : 380
 1-bit 2-to-1 multiplexer                              : 252
 1-bit 4-to-1 multiplexer                              : 4
 16-bit 2-to-1 multiplexer                             : 7
 2-bit 2-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 10
 3-bit 2-to-1 multiplexer                              : 2
 31-bit 2-to-1 multiplexer                             : 6
 32-bit 2-to-1 multiplexer                             : 36
 33-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 28
 40-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 7
 7-bit 2-to-1 multiplexer                              : 5
 72-bit 2-to-1 multiplexer                             : 5
 8-bit 2-to-1 multiplexer                              : 12
 9-bit 16-to-1 multiplexer                             : 1
# FSMs                                                 : 12
# Xors                                                 : 37
 1-bit xor2                                            : 37

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
Release 14.7 - generatecore $Revision: 1.69 $ (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:coreutil:1006 - Xilinx repository path
   '/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/coregen' is not a valid directory
INFO:encore:403 - Generating cell
   'system_axi_dma_i2s_wrapper_fifo_generator_v9_3_1' of component
   'system_axi_dma_i2s_wrapper_fifo_generator_v9_3_1' using IPEngine
   generatecore flow.
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/aartix7/data/aartix7.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/aartix7/data/aartix7.acd>
INFO:sim:172 - Generating IP...
Delivering EJava files for 'system_axi_dma_i2s_wrapper_fifo_generator_v9_3_1'...
Generating implementation netlist for
'system_axi_dma_i2s_wrapper_fifo_generator_v9_3_1'...
INFO:sim - Pre-processing HDL files for
   'system_axi_dma_i2s_wrapper_fifo_generator_v9_3_1'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'system_axi_dma_i2s_wrapper_fifo_generator_v9_3_1'
Running ngcbuild...
Moving files to output directory...
Finished moving files to output directory
Successfully generated unit 'system_axi_dma_i2s_wrapper_fifo_generator_v9_3_1'.

End of process call...
Release 14.7 - generatecore $Revision: 1.69 $ (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:coreutil:1006 - Xilinx repository path
   '/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/coregen' is not a valid directory
INFO:encore:403 - Generating cell
   'system_axi_dma_i2s_wrapper_fifo_generator_v9_3_2' of component
   'system_axi_dma_i2s_wrapper_fifo_generator_v9_3_2' using IPEngine
   generatecore flow.
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/aartix7/data/aartix7.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/aartix7/data/aartix7.acd>
INFO:sim:172 - Generating IP...
Delivering EJava files for 'system_axi_dma_i2s_wrapper_fifo_generator_v9_3_2'...
Generating implementation netlist for
'system_axi_dma_i2s_wrapper_fifo_generator_v9_3_2'...
INFO:sim - Pre-processing HDL files for
   'system_axi_dma_i2s_wrapper_fifo_generator_v9_3_2'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'system_axi_dma_i2s_wrapper_fifo_generator_v9_3_2'
Running ngcbuild...
Moving files to output directory...
Finished moving files to output directory
Successfully generated unit 'system_axi_dma_i2s_wrapper_fifo_generator_v9_3_2'.

End of process call...
Release 14.7 - generatecore $Revision: 1.69 $ (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:coreutil:1006 - Xilinx repository path
   '/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/coregen' is not a valid directory
INFO:encore:403 - Generating cell
   'system_axi_dma_i2s_wrapper_fifo_generator_v9_3_3' of component
   'system_axi_dma_i2s_wrapper_fifo_generator_v9_3_3' using IPEngine
   generatecore flow.
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/aartix7/data/aartix7.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/aartix7/data/aartix7.acd>
INFO:sim:172 - Generating IP...
Delivering EJava files for 'system_axi_dma_i2s_wrapper_fifo_generator_v9_3_3'...
Generating implementation netlist for
'system_axi_dma_i2s_wrapper_fifo_generator_v9_3_3'...
INFO:sim - Pre-processing HDL files for
   'system_axi_dma_i2s_wrapper_fifo_generator_v9_3_3'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'system_axi_dma_i2s_wrapper_fifo_generator_v9_3_3'
Running ngcbuild...
Moving files to output directory...
Finished moving files to output directory
Successfully generated unit 'system_axi_dma_i2s_wrapper_fifo_generator_v9_3_3'.

End of process call...
WARNING:Xst:638 - in unit axi_dma_reset Conflict on KEEP property on signal dm_prmry_resetn and dm_scndry_resetn dm_scndry_resetn signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_axi_dma_i2s_wrapper_fifo_generator_v9_3_1.ngc>.
Reading core <../implementation/system_axi_dma_i2s_wrapper_fifo_generator_v9_3_2.ngc>.
Reading core <../implementation/system_axi_dma_i2s_wrapper_fifo_generator_v9_3_3.ngc>.
Loading core <system_axi_dma_i2s_wrapper_fifo_generator_v9_3_1> for timing and area information for instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM>.
Loading core <system_axi_dma_i2s_wrapper_fifo_generator_v9_3_2> for timing and area information for instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM>.
Loading core <system_axi_dma_i2s_wrapper_fifo_generator_v9_3_3> for timing and area information for instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM>.
WARNING:Xst:2404 -  FFs/Latches <updt_cmnd_data<71:64>> (without init value) have a constant value of 0 in block <axi_sg_updt_sm>.
WARNING:Xst:2404 -  FFs/Latches <s2mm_cmnd_data<71:64>> (without init value) have a constant value of 0 in block <axi_dma_s2mm_sm>.
WARNING:Xst:2404 -  FFs/Latches <mm2s_cmnd_data<71:66>> (without init value) have a constant value of 0 in block <axi_dma_mm2s_sm>.

Synthesizing (advanced) Unit <axi_datamover_ibttcc>.
The following registers are absorbed into accumulator <sig_btt_cntr>: 1 register on signal <sig_btt_cntr>.
The following registers are absorbed into counter <sig_child_addr_cntr_msh>: 1 register on signal <sig_child_addr_cntr_msh>.
Unit <axi_datamover_ibttcc> synthesized (advanced).

Synthesizing (advanced) Unit <axi_datamover_indet_btt>.
The following registers are absorbed into accumulator <sig_byte_cntr>: 1 register on signal <sig_byte_cntr>.
The following registers are absorbed into counter <sig_burst_dbeat_cntr>: 1 register on signal <sig_burst_dbeat_cntr>.
Unit <axi_datamover_indet_btt> synthesized (advanced).

Synthesizing (advanced) Unit <axi_datamover_pcc>.
The following registers are absorbed into accumulator <sig_btt_cntr_im0>: 1 register on signal <sig_btt_cntr_im0>.
The following registers are absorbed into counter <sig_addr_cntr_im0_msh>: 1 register on signal <sig_addr_cntr_im0_msh>.
Unit <axi_datamover_pcc> synthesized (advanced).

Synthesizing (advanced) Unit <axi_datamover_rd_sf>.
The following registers are absorbed into counter <sig_token_cntr>: 1 register on signal <sig_token_cntr>.
Unit <axi_datamover_rd_sf> synthesized (advanced).

Synthesizing (advanced) Unit <axi_datamover_rddata_cntl_1>.
The following registers are absorbed into counter <sig_dbeat_cntr>: 1 register on signal <sig_dbeat_cntr>.
The following registers are absorbed into counter <sig_addr_posted_cntr>: 1 register on signal <sig_addr_posted_cntr>.
Unit <axi_datamover_rddata_cntl_1> synthesized (advanced).

Synthesizing (advanced) Unit <axi_datamover_rddata_cntl_2>.
The following registers are absorbed into counter <sig_addr_posted_cntr>: 1 register on signal <sig_addr_posted_cntr>.
The following registers are absorbed into counter <sig_dbeat_cntr>: 1 register on signal <sig_dbeat_cntr>.
Unit <axi_datamover_rddata_cntl_2> synthesized (advanced).

Synthesizing (advanced) Unit <axi_datamover_s2mm_scatter>.
The following registers are absorbed into accumulator <sig_btt_cntr>: 1 register on signal <sig_btt_cntr>.
The following registers are absorbed into accumulator <sig_next_strt_offset>: 1 register on signal <sig_next_strt_offset>.
Unit <axi_datamover_s2mm_scatter> synthesized (advanced).

Synthesizing (advanced) Unit <axi_datamover_scc>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <sig_cmd_btt_reg> prevents it from being combined with the RAM <Mram_GEN_LEN_SDWIDTH_32.sig_last_strb> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(sig_cmd_btt_reg<6>,sig_cmd_btt_reg<1:0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <GEN_LEN_SDWIDTH_32.sig_last_strb> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_GEN_LEN_SDWIDTH_32.sig_last_strb> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
Unit <axi_datamover_scc> synthesized (advanced).

Synthesizing (advanced) Unit <axi_datamover_stbs_set>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sig_stbs_asserted<3:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 4-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("0000",tstrb_in)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sig_stbs_asserted> |          |
    -----------------------------------------------------------------------
Unit <axi_datamover_stbs_set> synthesized (advanced).

Synthesizing (advanced) Unit <axi_datamover_wr_status_cntl_1>.
The following registers are absorbed into counter <sig_wdc_statcnt>: 1 register on signal <sig_wdc_statcnt>.
The following registers are absorbed into counter <sig_addr_posted_cntr>: 1 register on signal <sig_addr_posted_cntr>.
Unit <axi_datamover_wr_status_cntl_1> synthesized (advanced).

Synthesizing (advanced) Unit <axi_datamover_wr_status_cntl_2>.
The following registers are absorbed into counter <sig_wdc_statcnt>: 1 register on signal <sig_wdc_statcnt>.
The following registers are absorbed into counter <sig_addr_posted_cntr>: 1 register on signal <sig_addr_posted_cntr>.
Unit <axi_datamover_wr_status_cntl_2> synthesized (advanced).

Synthesizing (advanced) Unit <axi_datamover_wrdata_cntl_1>.
The following registers are absorbed into counter <sig_addr_posted_cntr>: 1 register on signal <sig_addr_posted_cntr>.
The following registers are absorbed into counter <sig_dbeat_cntr>: 1 register on signal <sig_dbeat_cntr>.
Unit <axi_datamover_wrdata_cntl_1> synthesized (advanced).

Synthesizing (advanced) Unit <axi_datamover_wrdata_cntl_2>.
The following registers are absorbed into accumulator <GEN_INDET_BTT.lsig_byte_cntr>: 1 register on signal <GEN_INDET_BTT.lsig_byte_cntr>.
The following registers are absorbed into counter <sig_addr_posted_cntr>: 1 register on signal <sig_addr_posted_cntr>.
The following registers are absorbed into counter <sig_dbeat_cntr>: 1 register on signal <sig_dbeat_cntr>.
Unit <axi_datamover_wrdata_cntl_2> synthesized (advanced).

Synthesizing (advanced) Unit <axi_dma_mm2s_sm>.
The following registers are absorbed into counter <cmnds_queued_0>: 1 register on signal <cmnds_queued_0>.
Unit <axi_dma_mm2s_sm> synthesized (advanced).

Synthesizing (advanced) Unit <axi_dma_s2mm_sm>.
The following registers are absorbed into counter <cmnds_queued_0>: 1 register on signal <cmnds_queued_0>.
Unit <axi_dma_s2mm_sm> synthesized (advanced).

Synthesizing (advanced) Unit <axi_sg_ftch_q_mngr>.
The following registers are absorbed into counter <fetch_word_count>: 1 register on signal <fetch_word_count>.
Unit <axi_sg_ftch_q_mngr> synthesized (advanced).

Synthesizing (advanced) Unit <axi_sg_intrpt>.
The following registers are absorbed into counter <ch1_delay_count>: 1 register on signal <ch1_delay_count>.
The following registers are absorbed into counter <ch2_delay_count>: 1 register on signal <ch2_delay_count>.
Unit <axi_sg_intrpt> synthesized (advanced).

Synthesizing (advanced) Unit <dynshreg_f_9>.
	Found 16-bit dynamic shift register for signal <Dout<8>>.
	Found 16-bit dynamic shift register for signal <Dout<7>>.
	Found 16-bit dynamic shift register for signal <Dout<6>>.
	Found 16-bit dynamic shift register for signal <Dout<5>>.
	Found 16-bit dynamic shift register for signal <Dout<4>>.
	Found 16-bit dynamic shift register for signal <Dout<3>>.
	Found 16-bit dynamic shift register for signal <Dout<2>>.
	Found 16-bit dynamic shift register for signal <Dout<1>>.
	Found 16-bit dynamic shift register for signal <Dout<0>>.
Unit <dynshreg_f_9> synthesized (advanced).
WARNING:Xst:2677 - Node <awaddr_0> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_1> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_7> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_8> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_9> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_10> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_11> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_12> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_13> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_14> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_15> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_16> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_17> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_18> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_19> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_20> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_21> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_22> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_23> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_24> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_25> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_26> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_27> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_28> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_29> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_30> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_31> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <axi2ip_wraddr_i_0> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <axi2ip_wraddr_i_1> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <axi2ip_wraddr_i_7> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <axi2ip_wraddr_i_8> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <axi2ip_wraddr_i_9> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <axi2ip_wraddr_i_10> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <axi2ip_wraddr_i_11> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <axi2ip_wraddr_i_12> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <axi2ip_wraddr_i_13> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <axi2ip_wraddr_i_14> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <axi2ip_wraddr_i_15> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <axi2ip_wraddr_i_16> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <axi2ip_wraddr_i_17> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <axi2ip_wraddr_i_18> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <axi2ip_wraddr_i_19> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <axi2ip_wraddr_i_20> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <axi2ip_wraddr_i_21> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <axi2ip_wraddr_i_22> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <axi2ip_wraddr_i_23> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <axi2ip_wraddr_i_24> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <axi2ip_wraddr_i_25> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <axi2ip_wraddr_i_26> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <axi2ip_wraddr_i_27> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <axi2ip_wraddr_i_28> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <axi2ip_wraddr_i_29> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <axi2ip_wraddr_i_30> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <axi2ip_wraddr_i_31> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_1> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_2> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_3> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_4> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_5> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_1> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_2> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_3> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_4> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_5> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_6> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_7> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_8> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_9> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_10> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_11> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_12> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_13> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_14> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_15> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_1> of sequential type is unconnected in block <axi_datamover_ibttcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_2> of sequential type is unconnected in block <axi_datamover_ibttcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_3> of sequential type is unconnected in block <axi_datamover_ibttcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_4> of sequential type is unconnected in block <axi_datamover_ibttcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_5> of sequential type is unconnected in block <axi_datamover_ibttcc>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 256x4-bit single-port distributed Read Only RAM       : 2
 8x4-bit single-port distributed Read Only RAM         : 2
# Adders/Subtractors                                   : 33
 1-bit subtractor                                      : 2
 16-bit adder                                          : 3
 16-bit subtractor                                     : 2
 2-bit adder                                           : 1
 2-bit subtractor                                      : 2
 20-bit subtractor                                     : 1
 3-bit adder                                           : 3
 3-bit subtractor                                      : 4
 32-bit adder                                          : 4
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 2
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 3
 8-bit subtractor                                      : 2
# Counters                                             : 21
 1-bit up counter                                      : 2
 16-bit up counter                                     : 2
 3-bit up counter                                      : 1
 3-bit updown counter                                  : 6
 4-bit up counter                                      : 1
 4-bit updown counter                                  : 3
 8-bit down counter                                    : 4
 8-bit up counter                                      : 2
# Accumulators                                         : 6
 2-bit up accumulator                                  : 1
 20-bit down loadable accumulator                      : 3
 20-bit up loadable accumulator                        : 1
 7-bit up loadable accumulator                         : 1
# Registers                                            : 4565
 Flip-Flops                                            : 4565
# Shift Registers                                      : 9
 16-bit dynamic shift register                         : 9
# Comparators                                          : 40
 1-bit comparator greater                              : 2
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 1
 2-bit comparator lessequal                            : 1
 20-bit comparator lessequal                           : 2
 3-bit comparator lessequal                            : 9
 31-bit comparator lessequal                           : 6
 32-bit comparator equal                               : 2
 4-bit comparator lessequal                            : 3
 4-bit comparator not equal                            : 1
 5-bit comparator lessequal                            : 1
 6-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 2
 8-bit comparator lessequal                            : 1
 8-bit comparator not equal                            : 4
# Multiplexers                                         : 469
 1-bit 2-to-1 multiplexer                              : 361
 1-bit 4-to-1 multiplexer                              : 4
 16-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 2
 31-bit 2-to-1 multiplexer                             : 6
 32-bit 2-to-1 multiplexer                             : 36
 33-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 27
 40-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 5
 7-bit 2-to-1 multiplexer                              : 4
 72-bit 2-to-1 multiplexer                             : 5
 8-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 12
# Xors                                                 : 37
 1-bit xor2                                            : 37

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <dmacr_i_10> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_15> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_11> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_7> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_9> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_8> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_4> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_6> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_5> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_3> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <taildesc_lsb_i_0> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <taildesc_lsb_i_1> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <taildesc_lsb_i_2> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <taildesc_lsb_i_3> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <taildesc_lsb_i_4> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <taildesc_lsb_i_5> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_next_sequential_reg> has a constant value of 0 in block <axi_datamover_rddata_cntl_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <updt_cmnd_data_14> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_15> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_16> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_17> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_18> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_19> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_20> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_21> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_22> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_23> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_24> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_25> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_26> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_27> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_28> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_29> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_30> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_31> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_error_addr_0> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_error_addr_1> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_error_addr_2> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_error_addr_3> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_error_addr_4> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_error_addr_5> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_0> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_1> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_3> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_4> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_5> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_6> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_7> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_8> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_9> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_10> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_11> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_12> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <updt_cmnd_data_13> (without init value) has a constant value of 0 in block <axi_sg_updt_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_xfer_len_reg_4> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_len_reg_5> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_len_reg_6> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_len_reg_7> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_xfer_len_reg_5> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_len_reg_6> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_len_reg_7> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_sready_stop_reg> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_stop_request> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_0> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_1> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_2> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_3> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_mvalid_stop_reg> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_sstrb_stop_mask_0> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_1> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_2> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_3> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_4> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_stop_request> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sready_stop_reg> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_mvalid_stop_reg> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <updt_desc_sts_20> has a constant value of 0 in block <axi_dma_s2mm_sg_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <updt_desc_sts_21> has a constant value of 0 in block <axi_dma_s2mm_sg_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <updt_desc_sts_22> has a constant value of 0 in block <axi_dma_s2mm_sg_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <updt_desc_sts_23> has a constant value of 0 in block <axi_dma_s2mm_sg_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <updt_desc_sts_24> has a constant value of 0 in block <axi_dma_s2mm_sg_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <updt_desc_sts_25> has a constant value of 0 in block <axi_dma_s2mm_sg_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s2mm_cmnd_data_20> (without init value) has a constant value of 0 in block <axi_dma_s2mm_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s2mm_cmnd_data_21> (without init value) has a constant value of 0 in block <axi_dma_s2mm_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s2mm_cmnd_data_22> (without init value) has a constant value of 0 in block <axi_dma_s2mm_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s2mm_cmnd_data_24> (without init value) has a constant value of 0 in block <axi_dma_s2mm_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s2mm_cmnd_data_25> (without init value) has a constant value of 0 in block <axi_dma_s2mm_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s2mm_cmnd_data_26> (without init value) has a constant value of 0 in block <axi_dma_s2mm_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s2mm_cmnd_data_27> (without init value) has a constant value of 0 in block <axi_dma_s2mm_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s2mm_cmnd_data_28> (without init value) has a constant value of 0 in block <axi_dma_s2mm_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s2mm_cmnd_data_29> (without init value) has a constant value of 0 in block <axi_dma_s2mm_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s2mm_cmnd_data_30> (without init value) has a constant value of 0 in block <axi_dma_s2mm_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <updt_desc_reg2_23> has a constant value of 0 in block <axi_dma_mm2s_sg_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <updt_desc_reg2_24> has a constant value of 0 in block <axi_dma_mm2s_sg_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <updt_desc_reg2_25> has a constant value of 0 in block <axi_dma_mm2s_sg_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <updt_desc_reg2_26> has a constant value of 0 in block <axi_dma_mm2s_sg_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <updt_desc_reg2_27> has a constant value of 0 in block <axi_dma_mm2s_sg_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mm2s_cmnd_data_20> (without init value) has a constant value of 0 in block <axi_dma_mm2s_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mm2s_cmnd_data_21> (without init value) has a constant value of 0 in block <axi_dma_mm2s_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mm2s_cmnd_data_22> (without init value) has a constant value of 0 in block <axi_dma_mm2s_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mm2s_cmnd_data_24> (without init value) has a constant value of 0 in block <axi_dma_mm2s_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mm2s_cmnd_data_25> (without init value) has a constant value of 0 in block <axi_dma_mm2s_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mm2s_cmnd_data_26> (without init value) has a constant value of 0 in block <axi_dma_mm2s_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mm2s_cmnd_data_27> (without init value) has a constant value of 0 in block <axi_dma_mm2s_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mm2s_cmnd_data_28> (without init value) has a constant value of 0 in block <axi_dma_mm2s_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mm2s_cmnd_data_29> (without init value) has a constant value of 0 in block <axi_dma_mm2s_sm>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <bvalid_i> in Unit <axi_dma_lite_if> is equivalent to the following FF/Latch, which will be removed : <rst_wvalid_re> 
INFO:Xst:2261 - The FF/Latch <arready_i> in Unit <axi_dma_lite_if> is equivalent to the following FF/Latch, which will be removed : <arvalid_re_d1> 
INFO:Xst:2261 - The FF/Latch <s_axi_lite_rvalid_i> in Unit <axi_dma_lite_if> is equivalent to the following FF/Latch, which will be removed : <rst_rvalid_re> 
INFO:Xst:2261 - The FF/Latch <sig_coelsc_cmd_cmplt_reg> in Unit <axi_datamover_rddata_cntl_1> is equivalent to the following FF/Latch, which will be removed : <sig_coelsc_reg_full> 
INFO:Xst:2261 - The FF/Latch <updt_error_addr_24> in Unit <axi_sg_updt_sm> is equivalent to the following FF/Latch, which will be removed : <updt_cmnd_data_56> 
INFO:Xst:2261 - The FF/Latch <updt_error_addr_19> in Unit <axi_sg_updt_sm> is equivalent to the following FF/Latch, which will be removed : <updt_cmnd_data_51> 
INFO:Xst:2261 - The FF/Latch <updt_error_addr_6> in Unit <axi_sg_updt_sm> is equivalent to the following FF/Latch, which will be removed : <updt_cmnd_data_38> 
INFO:Xst:2261 - The FF/Latch <updt_error_addr_14> in Unit <axi_sg_updt_sm> is equivalent to the following FF/Latch, which will be removed : <updt_cmnd_data_46> 
INFO:Xst:2261 - The FF/Latch <updt_error_addr_27> in Unit <axi_sg_updt_sm> is equivalent to the following FF/Latch, which will be removed : <updt_cmnd_data_59> 
INFO:Xst:2261 - The FF/Latch <updt_error_addr_13> in Unit <axi_sg_updt_sm> is equivalent to the following FF/Latch, which will be removed : <updt_cmnd_data_45> 
INFO:Xst:2261 - The FF/Latch <updt_error_addr_26> in Unit <axi_sg_updt_sm> is equivalent to the following FF/Latch, which will be removed : <updt_cmnd_data_58> 
INFO:Xst:2261 - The FF/Latch <updt_error_addr_31> in Unit <axi_sg_updt_sm> is equivalent to the following FF/Latch, which will be removed : <updt_cmnd_data_63> 
INFO:Xst:2261 - The FF/Latch <updt_error_addr_8> in Unit <axi_sg_updt_sm> is equivalent to the following FF/Latch, which will be removed : <updt_cmnd_data_40> 
INFO:Xst:2261 - The FF/Latch <updt_error_addr_16> in Unit <axi_sg_updt_sm> is equivalent to the following FF/Latch, which will be removed : <updt_cmnd_data_48> 
INFO:Xst:2261 - The FF/Latch <updt_error_addr_21> in Unit <axi_sg_updt_sm> is equivalent to the following FF/Latch, which will be removed : <updt_cmnd_data_53> 
INFO:Xst:2261 - The FF/Latch <updt_error_addr_29> in Unit <axi_sg_updt_sm> is equivalent to the following FF/Latch, which will be removed : <updt_cmnd_data_61> 
INFO:Xst:2261 - The FF/Latch <updt_error_addr_7> in Unit <axi_sg_updt_sm> is equivalent to the following FF/Latch, which will be removed : <updt_cmnd_data_39> 
INFO:Xst:2261 - The FF/Latch <updt_error_addr_15> in Unit <axi_sg_updt_sm> is equivalent to the following FF/Latch, which will be removed : <updt_cmnd_data_47> 
INFO:Xst:2261 - The FF/Latch <updt_error_addr_20> in Unit <axi_sg_updt_sm> is equivalent to the following FF/Latch, which will be removed : <updt_cmnd_data_52> 
INFO:Xst:2261 - The FF/Latch <updt_error_addr_28> in Unit <axi_sg_updt_sm> is equivalent to the following FF/Latch, which will be removed : <updt_cmnd_data_60> 
INFO:Xst:2261 - The FF/Latch <updt_error_addr_10> in Unit <axi_sg_updt_sm> is equivalent to the following FF/Latch, which will be removed : <updt_cmnd_data_42> 
INFO:Xst:2261 - The FF/Latch <updt_error_addr_18> in Unit <axi_sg_updt_sm> is equivalent to the following FF/Latch, which will be removed : <updt_cmnd_data_50> 
INFO:Xst:2261 - The FF/Latch <updt_error_addr_23> in Unit <axi_sg_updt_sm> is equivalent to the following FF/Latch, which will be removed : <updt_cmnd_data_55> 
INFO:Xst:2261 - The FF/Latch <updt_error_addr_9> in Unit <axi_sg_updt_sm> is equivalent to the following FF/Latch, which will be removed : <updt_cmnd_data_41> 
INFO:Xst:2261 - The FF/Latch <updt_error_addr_17> in Unit <axi_sg_updt_sm> is equivalent to the following FF/Latch, which will be removed : <updt_cmnd_data_49> 
INFO:Xst:2261 - The FF/Latch <updt_error_addr_22> in Unit <axi_sg_updt_sm> is equivalent to the following FF/Latch, which will be removed : <updt_cmnd_data_54> 
INFO:Xst:2261 - The FF/Latch <updt_error_addr_12> in Unit <axi_sg_updt_sm> is equivalent to the following FF/Latch, which will be removed : <updt_cmnd_data_44> 
INFO:Xst:2261 - The FF/Latch <updt_error_addr_25> in Unit <axi_sg_updt_sm> is equivalent to the following FF/Latch, which will be removed : <updt_cmnd_data_57> 
INFO:Xst:2261 - The FF/Latch <updt_error_addr_30> in Unit <axi_sg_updt_sm> is equivalent to the following FF/Latch, which will be removed : <updt_cmnd_data_62> 
INFO:Xst:2261 - The FF/Latch <updt_error_addr_11> in Unit <axi_sg_updt_sm> is equivalent to the following FF/Latch, which will be removed : <updt_cmnd_data_43> 
INFO:Xst:2261 - The FF/Latch <sig_coelsc_cmd_cmplt_reg> in Unit <axi_datamover_rddata_cntl_2> is equivalent to the following FF/Latch, which will be removed : <sig_coelsc_reg_full> 
INFO:Xst:2261 - The FF/Latch <updt_desc_sts_26> in Unit <axi_dma_s2mm_sg_if> is equivalent to the following FF/Latch, which will be removed : <updt_desc_sts_32> 
INFO:Xst:2261 - The FF/Latch <updt_desc_sts_31> in Unit <axi_dma_s2mm_sg_if> is equivalent to the following FF/Latch, which will be removed : <updt_desc_sts_33> 
INFO:Xst:2261 - The FF/Latch <s_axis_s2mm_cmd_tvalid> in Unit <axi_dma_s2mm_cmdsts_if> is equivalent to the following FF/Latch, which will be removed : <s2mm_cmnd_pending> 
INFO:Xst:2261 - The FF/Latch <s2mm_cmnd_data_23> in Unit <axi_dma_s2mm_sm> is equivalent to the following FF/Latch, which will be removed : <s2mm_cmnd_data_31> 
INFO:Xst:2261 - The FF/Latch <updt_desc_reg2_31> in Unit <axi_dma_mm2s_sg_if> is equivalent to the following FF/Latch, which will be removed : <updt_desc_reg2_33> 
INFO:Xst:2261 - The FF/Latch <mm2s_cmnd_pending> in Unit <axi_dma_mm2s_cmdsts_if> is equivalent to the following FF/Latch, which will be removed : <s_axis_mm2s_cmd_tvalid> 
INFO:Xst:2261 - The FF/Latch <mm2s_cmnd_data_30> in Unit <axi_dma_mm2s_sm> is equivalent to the following 2 FFs/Latches, which will be removed : <mm2s_cmnd_data_64> <mm2s_cmnd_data_65> 
INFO:Xst:2261 - The FF/Latch <sig_next_strt_strb_reg_0> in Unit <axi_datamover_rddata_cntl_1> is equivalent to the following 5 FFs/Latches, which will be removed : <sig_next_strt_strb_reg_1> <sig_next_strt_strb_reg_2> <sig_next_strt_strb_reg_3> <sig_next_eof_reg> <sig_next_cmd_cmplt_reg> 
INFO:Xst:2261 - The FF/Latch <sig_next_size_reg_1> in Unit <axi_datamover_addr_cntl_1> is equivalent to the following FF/Latch, which will be removed : <sig_next_burst_reg_0> 
INFO:Xst:2261 - The FF/Latch <sig_next_len_reg_5> in Unit <axi_datamover_addr_cntl_1> is equivalent to the following 5 FFs/Latches, which will be removed : <sig_next_len_reg_6> <sig_next_len_reg_7> <sig_next_size_reg_0> <sig_next_size_reg_2> <sig_next_burst_reg_1> 
INFO:Xst:2261 - The FF/Latch <I_CMD_STATUS/I_CMD_FIFO/sig_init_reg> in Unit <axi_datamover_s2mm_basic_wrap> is equivalent to the following FF/Latch, which will be removed : <I_S2MM_MMAP_SKID_BUF/sig_reset_reg> 
INFO:Xst:2261 - The FF/Latch <sig_next_size_reg_1> in Unit <axi_datamover_addr_cntl_2> is equivalent to the following FF/Latch, which will be removed : <sig_next_burst_reg_0> 
INFO:Xst:2261 - The FF/Latch <sig_next_len_reg_5> in Unit <axi_datamover_addr_cntl_2> is equivalent to the following 5 FFs/Latches, which will be removed : <sig_next_len_reg_6> <sig_next_len_reg_7> <sig_next_size_reg_0> <sig_next_size_reg_2> <sig_next_burst_reg_1> 
INFO:Xst:2261 - The FF/Latch <sig_s2mm_wr_len_5> in Unit <axi_datamover_wrdata_cntl_1> is equivalent to the following 2 FFs/Latches, which will be removed : <sig_s2mm_wr_len_6> <sig_s2mm_wr_len_7> 
INFO:Xst:2261 - The FF/Latch <sig_next_strt_strb_reg_0> in Unit <axi_datamover_wrdata_cntl_1> is equivalent to the following 5 FFs/Latches, which will be removed : <sig_next_strt_strb_reg_1> <sig_next_strt_strb_reg_2> <sig_next_strt_strb_reg_3> <sig_next_eof_reg> <sig_next_cmd_cmplt_reg> 
INFO:Xst:2261 - The FF/Latch <I_S2MM_MMAP_SKID_BUF/sig_reset_reg> in Unit <axi_datamover_s2mm_full_wrap> is equivalent to the following FF/Latch, which will be removed : <I_CMD_STATUS/I_CMD_FIFO/sig_init_reg> 
INFO:Xst:2261 - The FF/Latch <sig_data_skid_reg_36> in Unit <axi_datamover_skid_buf_2> is equivalent to the following 3 FFs/Latches, which will be removed : <sig_data_skid_reg_37> <sig_data_skid_reg_38> <sig_data_skid_reg_39> 
WARNING:Xst:1293 - FF/Latch <GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_s_h_halt_reg> has a constant value of 0 in block <axi_dma>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_halt_cmplt> of sequential type is unconnected in block <axi_dma>.
WARNING:Xst:2677 - Node <GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_31> of sequential type is unconnected in block <axi_dma>.
WARNING:Xst:2677 - Node <GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_30> of sequential type is unconnected in block <axi_dma>.
WARNING:Xst:2677 - Node <GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_29> of sequential type is unconnected in block <axi_dma>.
WARNING:Xst:2677 - Node <GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_28> of sequential type is unconnected in block <axi_dma>.
WARNING:Xst:2677 - Node <GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_27> of sequential type is unconnected in block <axi_dma>.
WARNING:Xst:2677 - Node <GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_26> of sequential type is unconnected in block <axi_dma>.
WARNING:Xst:2677 - Node <GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_25> of sequential type is unconnected in block <axi_dma>.
WARNING:Xst:2677 - Node <GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_24> of sequential type is unconnected in block <axi_dma>.
WARNING:Xst:2677 - Node <GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_23> of sequential type is unconnected in block <axi_dma>.
WARNING:Xst:2677 - Node <GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_22> of sequential type is unconnected in block <axi_dma>.
WARNING:Xst:2677 - Node <GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_21> of sequential type is unconnected in block <axi_dma>.
WARNING:Xst:2677 - Node <GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_20> of sequential type is unconnected in block <axi_dma>.
WARNING:Xst:2677 - Node <GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_19> of sequential type is unconnected in block <axi_dma>.
WARNING:Xst:2677 - Node <GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_18> of sequential type is unconnected in block <axi_dma>.
WARNING:Xst:2677 - Node <GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_17> of sequential type is unconnected in block <axi_dma>.
WARNING:Xst:2677 - Node <GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_16> of sequential type is unconnected in block <axi_dma>.
WARNING:Xst:2677 - Node <GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_15> of sequential type is unconnected in block <axi_dma>.
WARNING:Xst:2677 - Node <GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_14> of sequential type is unconnected in block <axi_dma>.
WARNING:Xst:2677 - Node <GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_13> of sequential type is unconnected in block <axi_dma>.
WARNING:Xst:2677 - Node <GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_12> of sequential type is unconnected in block <axi_dma>.
WARNING:Xst:2677 - Node <GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_11> of sequential type is unconnected in block <axi_dma>.
WARNING:Xst:2677 - Node <GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_10> of sequential type is unconnected in block <axi_dma>.
WARNING:Xst:2677 - Node <GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_9> of sequential type is unconnected in block <axi_dma>.
WARNING:Xst:2677 - Node <GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_8> of sequential type is unconnected in block <axi_dma>.
WARNING:Xst:2677 - Node <GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_7> of sequential type is unconnected in block <axi_dma>.
WARNING:Xst:2677 - Node <sig_ls_addr_cntr_0> of sequential type is unconnected in block <axi_datamover_rddata_cntl_1>.
WARNING:Xst:2677 - Node <sig_ls_addr_cntr_1> of sequential type is unconnected in block <axi_datamover_rddata_cntl_1>.
WARNING:Xst:1293 - FF/Latch <sig_next_len_reg_5> has a constant value of 0 in block <axi_datamover_addr_cntl_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <I_RESET/sig_s_h_halt_reg> has a constant value of 0 in block <axi_datamover_s2mm_basic_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_31> of sequential type is unconnected in block <axi_datamover_s2mm_basic_wrap>.
WARNING:Xst:2677 - Node <I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_30> of sequential type is unconnected in block <axi_datamover_s2mm_basic_wrap>.
WARNING:Xst:2677 - Node <I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_29> of sequential type is unconnected in block <axi_datamover_s2mm_basic_wrap>.
WARNING:Xst:2677 - Node <I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_28> of sequential type is unconnected in block <axi_datamover_s2mm_basic_wrap>.
WARNING:Xst:2677 - Node <I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_27> of sequential type is unconnected in block <axi_datamover_s2mm_basic_wrap>.
WARNING:Xst:2677 - Node <I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_26> of sequential type is unconnected in block <axi_datamover_s2mm_basic_wrap>.
WARNING:Xst:2677 - Node <I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_25> of sequential type is unconnected in block <axi_datamover_s2mm_basic_wrap>.
WARNING:Xst:2677 - Node <I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_24> of sequential type is unconnected in block <axi_datamover_s2mm_basic_wrap>.
WARNING:Xst:2677 - Node <I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_23> of sequential type is unconnected in block <axi_datamover_s2mm_basic_wrap>.
WARNING:Xst:2677 - Node <I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_22> of sequential type is unconnected in block <axi_datamover_s2mm_basic_wrap>.
WARNING:Xst:2677 - Node <I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_21> of sequential type is unconnected in block <axi_datamover_s2mm_basic_wrap>.
WARNING:Xst:2677 - Node <I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_20> of sequential type is unconnected in block <axi_datamover_s2mm_basic_wrap>.
WARNING:Xst:2677 - Node <I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_19> of sequential type is unconnected in block <axi_datamover_s2mm_basic_wrap>.
WARNING:Xst:2677 - Node <I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_18> of sequential type is unconnected in block <axi_datamover_s2mm_basic_wrap>.
WARNING:Xst:2677 - Node <I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_17> of sequential type is unconnected in block <axi_datamover_s2mm_basic_wrap>.
WARNING:Xst:2677 - Node <I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_16> of sequential type is unconnected in block <axi_datamover_s2mm_basic_wrap>.
WARNING:Xst:2677 - Node <I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_15> of sequential type is unconnected in block <axi_datamover_s2mm_basic_wrap>.
WARNING:Xst:2677 - Node <I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_14> of sequential type is unconnected in block <axi_datamover_s2mm_basic_wrap>.
WARNING:Xst:2677 - Node <I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_13> of sequential type is unconnected in block <axi_datamover_s2mm_basic_wrap>.
WARNING:Xst:2677 - Node <I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_12> of sequential type is unconnected in block <axi_datamover_s2mm_basic_wrap>.
WARNING:Xst:2677 - Node <I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_11> of sequential type is unconnected in block <axi_datamover_s2mm_basic_wrap>.
WARNING:Xst:2677 - Node <I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_10> of sequential type is unconnected in block <axi_datamover_s2mm_basic_wrap>.
WARNING:Xst:2677 - Node <I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_9> of sequential type is unconnected in block <axi_datamover_s2mm_basic_wrap>.
WARNING:Xst:2677 - Node <I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_8> of sequential type is unconnected in block <axi_datamover_s2mm_basic_wrap>.
WARNING:Xst:2677 - Node <I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_7> of sequential type is unconnected in block <axi_datamover_s2mm_basic_wrap>.
WARNING:Xst:1293 - FF/Latch <sig_next_len_reg_5> has a constant value of 0 in block <axi_datamover_addr_cntl_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_s2mm_wr_len_5> has a constant value of 0 in block <axi_datamover_wrdata_cntl_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sig_ls_addr_cntr_0> of sequential type is unconnected in block <axi_datamover_rddata_cntl_2>.
WARNING:Xst:2677 - Node <sig_ls_addr_cntr_1> of sequential type is unconnected in block <axi_datamover_rddata_cntl_2>.
WARNING:Xst:1293 - FF/Latch <sig_data_skid_reg_36> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_dma_i2s/FSM_3> on signal <sm_scc_state[1:3]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 init         | 000
 pop_recover  | 001
 get_nxt_cmd  | 010
 chk_and_calc | 011
 push_to_axi  | 100
 error_trap   | 101
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/FSM_3> on signal <sm_scc_state[1:3]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 init         | 000
 pop_recover  | 001
 get_nxt_cmd  | 010
 chk_and_calc | 011
 push_to_axi  | 100
 error_trap   | 101
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/FSM_0> on signal <ftch_cs[1:2]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 idle             | 00
 fetch_descriptor | 01
 fetch_status     | 10
 fetch_error      | 11
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_NO_QUEUE.I_NO_CH1_UPDT_DESC_QUEUE/FSM_2> on signal <pntr_cs[1:2]> with gray encoding.
Optimizing FSM <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_NO_QUEUE.I_NO_CH2_UPDT_DESC_QUEUE/FSM_2> on signal <pntr_cs[1:2]> with gray encoding.
------------------------------
 State            | Encoding
------------------------------
 idle             | 00
 read_curdesc_lsb | 01
 read_curdesc_msb | 11
 write_status     | 10
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/FSM_1> on signal <updt_cs[1:3]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 idle              | 000
 get_update_pntr   | 001
 update_descriptor | 010
 update_status     | 011
 update_error      | 100
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/FSM_6> on signal <sig_pcc_sm_state[1:3]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 init              | 000
 wait_for_cmd      | 001
 calc_1            | 010
 calc_2            | 011
 calc_3            | 100
 wait_on_xfer_push | 101
 chk_if_done       | 110
 error_trap        | 111
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_7> on signal <sig_psm_state[1:3]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 p_init         | 000
 p_wait_for_cmd | 001
 p_ld_first_cmd | 010
 p_ld_child_cmd | 011
 p_ld_last_cmd  | 100
 p_error_trap   | 101
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_8> on signal <sig_csm_state[1:3]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 ch_init            | 000
 wait_for_pcmd      | 001
 ch_wait_for_sf_cmd | 010
 ch_ld_child_cmd    | 011
 ch_chk_if_done     | 100
 ch_error_trap1     | 101
 ch_error_trap2     | 110
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/FSM_9> on signal <sig_cmdcntl_sm_state[1:6]> with one-hot encoding.
-----------------------------------
 State                 | Encoding
-----------------------------------
 init                  | 000001
 ld_dre_scatter_first  | 000010
 chk_pop_first         | 000100
 ld_dre_scatter_second | 010000
 chk_pop_second        | 100000
 error_trap            | 001000
-----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/FSM_5> on signal <GEN_SM_FOR_NO_LENGTH.s2mm_cs[1:2]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 idle             | 00
 fetch_descriptor | 01
 execute_xfer     | 10
 wait_status      | 11
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/FSM_4> on signal <mm2s_cs[1:2]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 idle             | 00
 fetch_descriptor | 01
 execute_xfer     | 10
 wait_status      | 11
------------------------------
WARNING:Xst:1710 - FF/Latch <ftch_cmnd_data_20> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_21> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_22> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_24> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_25> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_26> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_27> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_28> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_29> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_30> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_31> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_64> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_65> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_66> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_67> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_68> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_69> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_70> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_71> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_0> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_1> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_2> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_3> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_4> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_6> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_7> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_8> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_9> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_10> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_11> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_12> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_13> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_14> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_15> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_16> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_17> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_18> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ftch_cmnd_data_19> (without init value) has a constant value of 0 in block <axi_sg_ftch_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_addr_cntr_incr_ireg2_15> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_ireg2_14> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_ireg2_13> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_ireg2_12> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_ireg2_11> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_ireg2_10> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_ireg2_9> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_ireg2_8> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_ireg2_7> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_bytes_to_mbaa_ireg1_15> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_bytes_to_mbaa_ireg1_14> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_bytes_to_mbaa_ireg1_13> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_bytes_to_mbaa_ireg1_12> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_bytes_to_mbaa_ireg1_11> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_bytes_to_mbaa_ireg1_10> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_bytes_to_mbaa_ireg1_9> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_bytes_to_mbaa_ireg1_8> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_bytes_to_mbaa_ireg1_7> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_max_first_increment_19> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_18> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_17> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_16> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_15> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_14> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_13> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_12> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_11> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_10> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_9> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_8> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_7> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_6> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_5> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_4> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_3> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_data_reg_out_36> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_data_reg_out_37> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_data_reg_out_38> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_data_reg_out_39> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_49> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_17> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_54> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_22> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_36> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_4> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_44> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_12> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_57> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_25> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_62> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_30> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_39> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_7> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_43> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_11> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_51> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_19> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_56> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_24> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_38> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_6> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_5> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_cmnd_data_23> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_46> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_14> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_33> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_1> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_59> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_27> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_41> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_9> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_45> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_13> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_32> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_0> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_58> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_26> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_63> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_31> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_40> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_8> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_48> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_16> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_53> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_21> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_35> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_3> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_61> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_29> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_47> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_15> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_52> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_20> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_34> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_2> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_60> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_28> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_42> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_10> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_50> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_18> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_55> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_23> 
INFO:Xst:2261 - The FF/Latch <ftch_cmnd_data_37> in Unit <axi_sg_ftch_sm> is equivalent to the following FF/Latch, which will be removed : <ftch_error_addr_5> 
WARNING:Xst:1293 - FF/Latch <sig_strb_error_reg_out> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <system_axi_dma_i2s_wrapper> ...

Optimizing unit <dynshreg_f_4> ...

Optimizing unit <dynshreg_f_3> ...

Optimizing unit <dynshreg_f_5> ...

Optimizing unit <dynshreg_f_7> ...

Optimizing unit <dynshreg_f_8> ...

Optimizing unit <dynshreg_f_9> ...

Optimizing unit <dynshreg_f_10> ...

Optimizing unit <axi_dma> ...

Optimizing unit <axi_dma_reg_module> ...

Optimizing unit <axi_dma_lite_if> ...

Optimizing unit <axi_dma_register> ...

Optimizing unit <axi_datamover_rddata_cntl_1> ...

Optimizing unit <axi_datamover_fifo_2> ...

Optimizing unit <axi_datamover_addr_cntl_1> ...

Optimizing unit <axi_datamover_skid_buf_1> ...

Optimizing unit <axi_datamover_s2mm_basic_wrap> ...

Optimizing unit <axi_datamover_wr_status_cntl_1> ...

Optimizing unit <axi_datamover_fifo_3> ...

Optimizing unit <srl_fifo_rbu_f_1> ...

Optimizing unit <axi_datamover_fifo_4> ...

Optimizing unit <srl_fifo_rbu_f_2> ...

Optimizing unit <axi_datamover_addr_cntl_2> ...

Optimizing unit <axi_datamover_wrdata_cntl_1> ...

Optimizing unit <axi_sg_ftch_pntr> ...

Optimizing unit <axi_sg_ftch_cmdsts_if> ...
WARNING:Xst:2677 - Node <sg_rresp_0> of sequential type is unconnected in block <axi_sg_ftch_cmdsts_if>.

Optimizing unit <axi_sg_ftch_sm> ...

Optimizing unit <axi_sg_intrpt> ...

Optimizing unit <axi_sg_updt_q_mngr> ...

Optimizing unit <axi_sg_updt_noqueue> ...

Optimizing unit <axi_sg_ftch_q_mngr> ...

Optimizing unit <axi_sg_updt_sm> ...

Optimizing unit <axi_sg_updt_cmdsts_if> ...

Optimizing unit <axi_datamover_mm2s_full_wrap> ...

Optimizing unit <axi_datamover_rddata_cntl_2> ...

Optimizing unit <axi_datamover_fifo_6> ...

Optimizing unit <srl_fifo_rbu_f_4> ...

Optimizing unit <axi_datamover_pcc> ...
INFO:Xst:2261 - The FF/Latch <sig_bytes_to_mbaa_ireg1_6> in Unit <axi_datamover_pcc> is equivalent to the following FF/Latch, which will be removed : <sig_addr_aligned_ireg1> 

Optimizing unit <axi_datamover_strb_gen2_1> ...

Optimizing unit <axi_datamover_addr_cntl_3> ...

Optimizing unit <srl_fifo_rbu_f_3> ...

Optimizing unit <cntr_incr_decr_addn_f_2> ...

Optimizing unit <axi_datamover_rd_sf> ...

Optimizing unit <axi_datamover_fifo_7> ...

Optimizing unit <srl_fifo_rbu_f_5> ...

Optimizing unit <axi_datamover_sfifo_autord_1> ...

Optimizing unit <axi_datamover_s2mm_full_wrap> ...

Optimizing unit <axi_datamover_wr_status_cntl_2> ...

Optimizing unit <axi_datamover_fifo_9> ...

Optimizing unit <srl_fifo_rbu_f_6> ...

Optimizing unit <axi_datamover_fifo_10> ...

Optimizing unit <srl_fifo_rbu_f_7> ...

Optimizing unit <axi_datamover_fifo_8> ...

Optimizing unit <axi_datamover_ibttcc> ...

Optimizing unit <axi_datamover_s2mm_realign> ...
INFO:Xst:2261 - The FF/Latch <sig_sm_ld_dre_cmd> in Unit <axi_datamover_s2mm_realign> is equivalent to the following FF/Latch, which will be removed : <sig_cmdcntl_sm_state_FSM_FFd4> 

Optimizing unit <axi_datamover_fifo_11> ...

Optimizing unit <srl_fifo_rbu_f_8> ...

Optimizing unit <axi_datamover_s2mm_scatter> ...

Optimizing unit <axi_datamover_mssai_skid_buf> ...

Optimizing unit <axi_datamover_fifo_12> ...

Optimizing unit <srl_fifo_rbu_f_9> ...

Optimizing unit <cntr_incr_decr_addn_f_4> ...

Optimizing unit <axi_datamover_indet_btt> ...

Optimizing unit <axi_datamover_sfifo_autord_2> ...

Optimizing unit <axi_datamover_sfifo_autord_3> ...

Optimizing unit <axi_datamover_skid_buf_2> ...

Optimizing unit <axi_datamover_addr_cntl_4> ...

Optimizing unit <axi_datamover_wrdata_cntl_2> ...

Optimizing unit <axi_datamover_fifo_13> ...

Optimizing unit <srl_fifo_rbu_f_10> ...

Optimizing unit <axi_dma_s2mm_mngr> ...

Optimizing unit <axi_dma_s2mm_sg_if> ...

Optimizing unit <axi_dma_s2mm_cmdsts_if> ...

Optimizing unit <axi_dma_s2mm_sm> ...

Optimizing unit <axi_dma_s2mm_sts_mngr> ...

Optimizing unit <axi_dma_rst_module> ...

Optimizing unit <axi_dma_reset> ...

Optimizing unit <axi_dma_mm2s_mngr> ...

Optimizing unit <axi_dma_mm2s_sg_if> ...

Optimizing unit <axi_dma_mm2s_cmdsts_if> ...

Optimizing unit <axi_dma_mm2s_sm> ...

Optimizing unit <axi_dma_mm2s_sts_mngr> ...

Optimizing unit <axi_dma_sofeof_gen> ...
WARNING:Xst:1293 - FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_23> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_24> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_25> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_data_reg_out_23> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_data_reg_out_24> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_data_reg_out_25> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_6> (without init value) has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_64> (without init value) has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_65> (without init value) has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_23> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_24> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_25> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_67> (without init value) has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_INDET_BTT_SKID_BUF/sig_data_skid_reg_35> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_INDET_BTT_SKID_BUF/sig_data_reg_out_35> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_66> (without init value) has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_67> (without init value) has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_0> (without init value) has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_1> (without init value) has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_2> (without init value) has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_3> (without init value) has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_eof_reg> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_4> (without init value) has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_6> (without init value) has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_24> (without init value) has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_66> (without init value) has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_67> (without init value) has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_24> (without init value) has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_30> (without init value) has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_64> (without init value) has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_0> (without init value) has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_1> (without init value) has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_3> (without init value) has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_4> (without init value) has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_65> (without init value) has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_66> (without init value) has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_mvalid_stop_reg> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_sready_stop_reg> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_stop_request> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_3> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_2> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_1> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_0> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MM2S_SKID_BUF/sig_stop_request> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MM2S_SKID_BUF/sig_sready_stop_reg> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MM2S_SKID_BUF/sig_mvalid_stop_reg> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_5> (without init value) has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_24> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_66> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_67> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_67> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_66> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_65> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_64> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_30> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_0> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_1> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_2> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_3> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_4> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_6> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_dly1> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_23> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_24> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_25> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_0> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_1> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_24> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_67> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_66> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_65> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_64> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_6> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_5> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_4> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_3> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_tag_reg_0> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_dsa_reg_0> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_tag_reg_3> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_tag_reg_2> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_tag_reg_1> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_tag_reg_2> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_tag_reg_3> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_dsa_reg_0> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_eof_reg> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_6> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_5> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_4> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_3> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_1> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_0> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_tag_reg_3> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly2> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_tag_reg_2> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_tag_reg_1> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_tag_reg_0> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_dly2> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_6> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_4> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_3> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_2> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_1> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_0> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_dly3> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg_0> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg_1> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg_2> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg_3> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg_0> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg_1> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_tag_reg_0> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_dsa_reg_0> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_tag_reg_3> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_tag_reg_2> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_tag_reg_1> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_tag_reg_2> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_tag_reg_3> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly3> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_src_align_reg_0> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg_3> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg_2> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_tag_3> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_tag_2> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_tag_1> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_tag_0> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_tag_reg_3> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_tag_reg_2> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_tag_reg_1> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_tag_reg_0> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_tag_reg_1> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_tag_reg_2> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_tag_reg_3> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_tag_reg_0> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_tag_reg_0> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_tag_reg_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_tag_reg_2> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_tag_reg_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_0> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_2> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_64> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_65> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_66> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_67> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_22> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_21> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_20> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_19> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_18> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_17> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_16> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_15> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_14> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_13> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_12> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_11> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_10> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_9> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_8> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_7> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_6> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_5> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_4> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_2> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_0> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_31> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_30> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_29> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_28> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_27> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_26> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_25> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_24> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_23> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_22> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_21> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_20> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_19> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_18> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_17> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_16> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_15> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_14> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_13> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_12> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_11> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_10> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_9> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_8> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_7> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_5> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_4> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_31> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_30> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_29> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_28> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_27> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_26> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_25> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_24> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_23> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_22> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_21> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_20> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_19> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_18> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_17> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_16> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_15> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_14> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_13> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_12> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_11> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_10> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_9> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_8> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_7> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_5> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_4> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_22> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_21> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_20> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_19> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_18> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_17> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_15> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_11> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_10> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_9> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_8> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_7> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_6> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_5> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_5> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_4> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_31> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_30> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_29> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_28> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_27> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_26> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_25> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_24> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_23> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_22> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_21> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_20> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_19> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_18> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_17> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_16> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_15> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_14> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_13> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_12> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_11> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_10> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_9> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_8> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_7> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_7> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_6> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_5> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_4> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_2> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_0> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_last_dbeat> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_2> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_0> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_first_dbeat> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_2> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_0> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg_2> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg_0> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_2> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_0> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MM2S_SKID_BUF/sig_strb_reg_out_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MM2S_SKID_BUF/sig_strb_reg_out_2> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MM2S_SKID_BUF/sig_strb_reg_out_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MM2S_SKID_BUF/sig_strb_reg_out_0> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MM2S_SKID_BUF/sig_strb_skid_reg_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MM2S_SKID_BUF/sig_strb_skid_reg_2> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MM2S_SKID_BUF/sig_strb_skid_reg_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MM2S_SKID_BUF/sig_strb_skid_reg_0> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MM2S_SKID_BUF/sig_sstrb_stop_mask_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MM2S_SKID_BUF/sig_sstrb_stop_mask_2> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MM2S_SKID_BUF/sig_sstrb_stop_mask_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MM2S_SKID_BUF/sig_sstrb_stop_mask_0> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_0> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_2> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_halt_cmplt> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_2> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_0> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly2> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_2> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_0> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_ls_addr_cntr_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_ls_addr_cntr_0> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_wr_xfer_cmplt> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_ld_nxt_len> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_4> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_2> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_0> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_71> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_70> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_69> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_68> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_67> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_66> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_65> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_64> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_31> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_30> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_29> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_28> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_27> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_26> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_25> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_24> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_23> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_22> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_21> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_20> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_19> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_18> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_17> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_16> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_15> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_14> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_13> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_12> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_11> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_10> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_9> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_8> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tdata_7> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_71> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_70> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_69> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_68> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_31> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_30> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_29> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_28> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_27> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_26> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_25> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_24> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_23> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_22> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_21> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_20> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_19> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_18> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_17> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_16> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_15> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_14> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_13> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_12> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_11> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_10> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_9> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_8> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tdata_7> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_2> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_2> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_20> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_21> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_22> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_23> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_25> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_26> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_27> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_28> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_29> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_2> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg_2> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_19> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_18> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_17> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_16> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_15> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_14> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_13> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_12> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_11> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_10> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_9> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_8> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_7> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_6> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_5> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_4> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_2> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_0> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_29> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_28> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_27> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_26> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_25> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_23> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_22> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_21> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_20> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_2> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_0> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_30> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_29> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_28> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_2> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_0> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_output_strt_offset_reg_0> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_ls_addr_cntr_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_ls_addr_cntr_0> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_wr_xfer_cmplt> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_ld_nxt_len> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_7> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_6> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_5> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_4> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_2> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_0> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_71> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_70> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_69> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_68> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_29> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_28> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_27> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_26> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_25> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_23> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_22> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_21> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_20> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_tag_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_tag_2> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_tag_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_tag_0> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_71> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_70> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_69> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_68> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_29> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_28> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_27> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_26> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_25> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_23> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_22> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_21> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_20> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_tag_3> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_tag_2> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_tag_1> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_cmnd_data_23> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
WARNING:Xst:1293 - FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_wdc_statcnt_2> has a constant value of 0 in block <system_axi_dma_i2s_wrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2> <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_sstrb_stop_mask_0> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following 5 FFs/Latches, which will be removed : <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_sstrb_stop_mask_1> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_sstrb_stop_mask_2> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_sstrb_stop_mask_3> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_stop_request> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_sready_stop_reg> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_inhibit_rdy_n> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_re> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_i2s/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_last_strb_reg_3> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_last_strb_reg_2> <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_last_strb_reg_1> <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_last_strb_reg_0> <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_0> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_reset_reg> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following 10 FFs/Latches, which will be removed : <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg>
   <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_INDET_BTT_SKID_BUF/sig_reset_reg> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_strb_skid_reg_0> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_strb_skid_reg_1> <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_strb_skid_reg_2> <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_strb_skid_reg_3> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_done> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_done> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_0> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_finish_addr_offset_ireg2_0> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_1> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_finish_addr_offset_ireg2_1> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_0> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_1> <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_2> <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_3> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_65> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_64> <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_30> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following 5 FFs/Latches, which will be removed : <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done> <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done> <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done> <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done>
   <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_inhibit_rdy_n> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_inhibit_rdy_n> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/m_axis_ftch_sts_tready> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/m_axis_updt_sts_tready> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_4> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_3> <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_2> <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_1> <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_0> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_i2s/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_reset_reg> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_0> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following 5 FFs/Latches, which will be removed : <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_1> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_2> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_3> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_stop_request> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_sready_stop_reg> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg2> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly1> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly2> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly2> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly3> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly3> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg> <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MM2S_SKID_BUF/sig_reset_reg> <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_reset_reg> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_2> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_1> <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_0> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_4> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_3> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_strb_reg_out_0> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_strb_reg_out_1> <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_strb_reg_out_2> <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_strb_reg_out_3> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_0> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_1> <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_2> <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_3> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg> <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg> <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2> <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2> 

Mapping all equations...
WARNING:Xst:2677 - Node <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2> of sequential type is unconnected in block <system_axi_dma_i2s_wrapper>.
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_30> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_64> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_65> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_eof_reg> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_tag_reg_1> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_tag_reg_0> 
INFO:Xst:2261 - The FF/Latch <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_dre_eof_reg> in Unit <system_axi_dma_i2s_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_tag_reg_1> <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_tag_reg_0> 
Found area constraint ratio of 100 (+ 0) on block system_axi_dma_i2s_wrapper, actual ratio is 11.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
FlipFlop axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_first_realigner_cmd has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <system_axi_dma_i2s_wrapper> :
	Found 5-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_31>.
	Found 5-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_30>.
	Found 5-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_29>.
	Found 5-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_28>.
	Found 5-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_27>.
	Found 5-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_26>.
	Found 5-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_25>.
	Found 5-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_24>.
	Found 5-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_23>.
	Found 5-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_22>.
	Found 5-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_21>.
	Found 5-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_20>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_19>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_18>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_17>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_16>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_15>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_14>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_13>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_12>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_11>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_10>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_9>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_8>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_7>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_6>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_5>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_4>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_3>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_2>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_1>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/desc_reg2_0>.
	Found 2-bit shift register for signal <axi_dma_i2s/I_RST_MODULE/s_axi_lite_resetn>.
	Found 5-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_31>.
	Found 5-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_30>.
	Found 5-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_29>.
	Found 5-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_28>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_27>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_26>.
	Found 5-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_25>.
	Found 5-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_24>.
	Found 5-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_23>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_22>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_21>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_20>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_19>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_18>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_17>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_16>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_15>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_14>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_13>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_12>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_11>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_10>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_9>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_8>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_7>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_6>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_5>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_4>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_3>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_2>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_1>.
	Found 4-bit shift register for signal <axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_reg2_0>.
INFO:Xst:741 - HDL ADVISOR - A 6-bit shift register was found for signal <axi_dma_i2s/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sft_rst_dly7> and currently occupies 6 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 6-bit shift register was found for signal <axi_dma_i2s/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sft_rst_dly7> and currently occupies 6 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <system_axi_dma_i2s_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3526
 Flip-Flops                                            : 3526
# Shift Registers                                      : 65
 2-bit shift register                                  : 1
 4-bit shift register                                  : 45
 5-bit shift register                                  : 19

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_axi_dma_i2s_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3430
#      GND                         : 6
#      INV                         : 56
#      LUT1                        : 37
#      LUT2                        : 417
#      LUT3                        : 891
#      LUT4                        : 487
#      LUT5                        : 365
#      LUT6                        : 592
#      MUXCY                       : 256
#      MUXCY_L                     : 37
#      MUXF7                       : 6
#      VCC                         : 3
#      XORCY                       : 277
# FlipFlops/Latches                : 3791
#      FD                          : 225
#      FDE                         : 271
#      FDR                         : 387
#      FDRE                        : 2836
#      FDS                         : 55
#      FDSE                        : 17
# RAMS                             : 6
#      RAM32M                      : 1
#      RAM32X1D                    : 3
#      RAMB36E1                    : 2
# Shift Registers                  : 309
#      SRLC16E                     : 309

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:            3791  out of  106400     3%  
 Number of Slice LUTs:                 3164  out of  53200     5%  
    Number used as Logic:              2845  out of  53200     5%  
    Number used as Memory:              319  out of  17400     1%  
       Number used as RAM:               10
       Number used as SRL:              309

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4713
   Number with an unused Flip Flop:     922  out of   4713    19%  
   Number with an unused LUT:          1549  out of   4713    32%  
   Number of fully used LUT-FF pairs:  2242  out of   4713    47%  
   Number of unique control sets:       182

IO Utilization: 
 Number of IOs:                         685
 Number of bonded IOBs:                   0  out of    200     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    140     1%  
    Number using Block RAM only:          2

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                              | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------+
m_axi_sg_aclk                      | NONE(axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sm_scc_state_FSM_FFd1)| 2240  |
s_axi_lite_aclk                    | NONE(axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_6)                                               | 173   |
m_axi_mm2s_aclk                    | NONE(axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_reset_reg)                                | 584   |
m_axi_s2mm_aclk                    | NONE(axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_reset_reg)                           | 1109  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | Buffer(FF name)                                                                                                                                                                                                                                                                                                                                                   | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                | NONE(axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)        | 2     |
axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)| 2     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.667ns (Maximum Frequency: 214.271MHz)
   Minimum input arrival time before clock: 2.506ns
   Maximum output required time after clock: 1.560ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'm_axi_sg_aclk'
  Clock period: 3.852ns (frequency: 259.605MHz)
  Total number of paths / destination ports: 26263 / 5831
-------------------------------------------------------------------------
Delay:               3.852ns (Levels of Logic = 5)
  Source:            axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/ftch_error_early (FF)
  Destination:       axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/fetch_word_count_2 (FF)
  Source Clock:      m_axi_sg_aclk rising
  Destination Clock: m_axi_sg_aclk rising

  Data Path: axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/ftch_error_early to axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/fetch_word_count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.282   0.745  axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/ftch_error_early (axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/ftch_error_early)
     LUT6:I0->O            1   0.053   0.413  axi_dma_i2s/I_S2MM_DMA_MNGR/s2mm_stop_i_SW1 (N269)
     LUT6:I5->O           21   0.053   0.543  axi_dma_i2s/I_S2MM_DMA_MNGR/s2mm_stop_i (axi_dma_i2s/I_MM2S_DMA_MNGR/mm2s_stop_i)
     LUT3:I2->O            4   0.053   0.433  axi_dma_i2s/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_desc_flush_i1 (axi_dma_i2s/mm2s_desc_flush)
     LUT5:I4->O            4   0.053   0.433  axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/Mmux_m_axis_mm2s_tready_i14 (axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/m_axis_mm2s_tready)
     LUT6:I5->O            3   0.053   0.413  axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/m_axi_sg_aresetn_m_axis_mm2s_tlast_OR_149_o1 (axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/m_axi_sg_aresetn_m_axis_mm2s_tlast_OR_149_o)
     FDRE:R                    0.325          axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/fetch_word_count_0
    ----------------------------------------
    Total                      3.852ns (0.872ns logic, 2.980ns route)
                                       (22.6% logic, 77.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 's_axi_lite_aclk'
  Clock period: 2.822ns (frequency: 354.396MHz)
  Total number of paths / destination ports: 1002 / 367
-------------------------------------------------------------------------
Delay:               2.822ns (Levels of Logic = 4)
  Source:            axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_5 (FF)
  Destination:       axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_31 (FF)
  Source Clock:      s_axi_lite_aclk rising
  Destination Clock: s_axi_lite_aclk rising

  Data Path: axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_5 to axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             83   0.282   0.766  axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_5 (axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_5)
     LUT3:I0->O            1   0.053   0.725  axi_dma_i2s/I_AXI_DMA_REG_MODULE/ip2axi_rddata<31>2 (axi_dma_i2s/I_AXI_DMA_REG_MODULE/ip2axi_rddata<31>2)
     LUT6:I1->O            1   0.053   0.413  axi_dma_i2s/I_AXI_DMA_REG_MODULE/ip2axi_rddata<31>3 (axi_dma_i2s/I_AXI_DMA_REG_MODULE/ip2axi_rddata<31>3)
     LUT6:I5->O            1   0.053   0.413  axi_dma_i2s/I_AXI_DMA_REG_MODULE/ip2axi_rddata<31>4 (axi_dma_i2s/I_AXI_DMA_REG_MODULE/ip2axi_rddata<31>4)
     LUT4:I3->O            1   0.053   0.000  axi_dma_i2s/I_AXI_DMA_REG_MODULE/ip2axi_rddata<31>5 (axi_dma_i2s/I_AXI_DMA_REG_MODULE/ip2axi_rddata<31>)
     FDRE:D                    0.011          axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_31
    ----------------------------------------
    Total                      2.822ns (0.505ns logic, 2.317ns route)
                                       (17.9% logic, 82.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm_axi_mm2s_aclk'
  Clock period: 3.850ns (frequency: 259.719MHz)
  Total number of paths / destination ports: 10990 / 1605
-------------------------------------------------------------------------
Delay:               3.850ns (Levels of Logic = 7)
  Source:            axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full (FF)
  Destination:       axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full (FF)
  Source Clock:      m_axi_mm2s_aclk rising
  Destination Clock: m_axi_mm2s_aclk rising

  Data Path: axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full to axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.739  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full)
     LUT5:I0->O            4   0.053   0.433  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_advance_pipe11 (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_advance_pipe1)
     LUT4:I3->O            7   0.053   0.453  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_data2mmap_ready1 (m_axi_mm2s_rready)
     LUT6:I5->O           31   0.053   0.565  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg3 (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg)
     LUT3:I2->O            1   0.053   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Mxor_STRUCTURAL_A_GEN.hsum_A<0>_xo<0>1 (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.hsum_A<0>)
     MUXCY_L:S->LO         1   0.291   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.cry<1>)
     XORCY:CI->O           2   0.320   0.491  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].XORCY_I (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/addr_i_p1<1>)
     LUT3:I1->O            1   0.053   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/fifo_full_p1<2>1 (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/fifo_full_p1)
     FDR:D                     0.011          axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full
    ----------------------------------------
    Total                      3.850ns (1.169ns logic, 2.681ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm_axi_s2mm_aclk'
  Clock period: 4.667ns (frequency: 214.271MHz)
  Total number of paths / destination ports: 77020 / 3035
-------------------------------------------------------------------------
Delay:               4.667ns (Levels of Logic = 26)
  Source:            axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_8 (FF)
  Destination:       axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_19 (FF)
  Source Clock:      m_axi_s2mm_aclk rising
  Destination Clock: m_axi_s2mm_aclk rising

  Data Path: axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_8 to axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.282   0.759  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_8 (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_8)
     LUT6:I0->O            2   0.053   0.491  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_upper_eq_0<12>1 (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_upper_eq_0<12>)
     LUT3:I1->O            2   0.053   0.641  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_upper_eq_0<12>3 (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_upper_eq_0)
     LUT5:I1->O            2   0.053   0.419  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa5_1 (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa5)
     LUT4:I3->O            6   0.053   0.446  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa1_1 (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa1)
     LUT6:I5->O            2   0.053   0.419  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Mmux_sig_realigner_btt110 (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt<0>)
     LUT4:I3->O            1   0.053   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_lut<0> (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_lut<0>)
     MUXCY:S->O            1   0.291   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<0> (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<1> (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<2> (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<3> (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<4> (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<5> (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<6> (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<7> (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<8> (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<9> (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<10> (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<11> (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<12> (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<13> (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<14> (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<15> (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<16> (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<17> (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<17>)
     MUXCY:CI->O           0   0.015   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<18> (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<18>)
     XORCY:CI->O           1   0.320   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_xor<19> (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Result<19>)
     FDRE:D                    0.011          axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_19
    ----------------------------------------
    Total                      4.667ns (1.492ns logic, 3.175ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_axi_lite_aclk'
  Total number of paths / destination ports: 109 / 109
-------------------------------------------------------------------------
Offset:              1.016ns (Levels of Logic = 1)
  Source:            s_axi_lite_rready (PAD)
  Destination:       axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_31 (FF)
  Destination Clock: s_axi_lite_aclk rising

  Data Path: s_axi_lite_rready to axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I1->O           32   0.053   0.552  axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Reset_OR_DriverANDClockEnable321 (axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Reset_OR_DriverANDClockEnable)
     FDRE:R                    0.325          axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_0
    ----------------------------------------
    Total                      1.016ns (0.464ns logic, 0.552ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm_axi_sg_aclk'
  Total number of paths / destination ports: 221 / 212
-------------------------------------------------------------------------
Offset:              1.676ns (Levels of Logic = 4)
  Source:            m_axi_sg_bvalid (PAD)
  Destination:       axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full (FF)
  Destination Clock: m_axi_sg_aclk rising

  Data Path: m_axi_sg_bvalid to axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            3   0.053   0.413  axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo1 (axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo)
     MUXCY_L:CI->LO        1   0.015   0.000  axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I (axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.cry<1>)
     XORCY:CI->O           2   0.320   0.608  axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].XORCY_I (axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/addr_i_p1<1>)
     LUT3:I0->O            1   0.053   0.000  axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/fifo_full_p1<2>1 (axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/fifo_full_p1)
     FDR:D                     0.011          axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full
    ----------------------------------------
    Total                      1.676ns (0.655ns logic, 1.021ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm_axi_mm2s_aclk'
  Total number of paths / destination ports: 234 / 179
-------------------------------------------------------------------------
Offset:              2.506ns (Levels of Logic = 6)
  Source:            m_axi_mm2s_rvalid (PAD)
  Destination:       axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full (FF)
  Destination Clock: m_axi_mm2s_aclk rising

  Data Path: m_axi_mm2s_rvalid to axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I2->O            1   0.053   0.602  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg2 (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg2)
     LUT6:I3->O           31   0.053   0.565  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg3 (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg)
     LUT3:I2->O            1   0.053   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Mxor_STRUCTURAL_A_GEN.hsum_A<0>_xo<0>1 (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.hsum_A<0>)
     MUXCY_L:S->LO         1   0.291   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.cry<1>)
     XORCY:CI->O           2   0.320   0.491  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].XORCY_I (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/addr_i_p1<1>)
     LUT3:I1->O            1   0.053   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/fifo_full_p1<2>1 (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/fifo_full_p1)
     FDR:D                     0.011          axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full
    ----------------------------------------
    Total                      2.506ns (0.848ns logic, 1.658ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm_axi_s2mm_aclk'
  Total number of paths / destination ports: 192 / 185
-------------------------------------------------------------------------
Offset:              1.739ns (Levels of Logic = 6)
  Source:            m_axi_s2mm_bvalid (PAD)
  Destination:       axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full (FF)
  Destination Clock: m_axi_s2mm_aclk rising

  Data Path: m_axi_s2mm_bvalid to axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            3   0.053   0.413  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo1 (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo)
     MUXCY_L:CI->LO        1   0.015   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.cry<1>)
     MUXCY_L:CI->LO        1   0.015   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.cry<2>)
     MUXCY_L:CI->LO        1   0.015   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.cry<3>)
     XORCY:CI->O           2   0.320   0.641  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].XORCY_I (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/addr_i_p1<3>)
     LUT4:I0->O            1   0.053   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/fifo_full_p1<3>1 (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/fifo_full_p1)
     FDR:D                     0.011          axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full
    ----------------------------------------
    Total                      1.739ns (0.685ns logic, 1.054ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_axi_lite_aclk'
  Total number of paths / destination ports: 37 / 37
-------------------------------------------------------------------------
Offset:              0.282ns (Levels of Logic = 0)
  Source:            axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_31 (FF)
  Destination:       s_axi_lite_rdata<31> (PAD)
  Source Clock:      s_axi_lite_aclk rising

  Data Path: axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_31 to s_axi_lite_rdata<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             0   0.282   0.000  axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_31 (axi_dma_i2s/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_31)
    ----------------------------------------
    Total                      0.282ns (0.282ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm_axi_sg_aclk'
  Total number of paths / destination ports: 128 / 121
-------------------------------------------------------------------------
Offset:              1.514ns (Levels of Logic = 2)
  Source:            axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_0 (FF)
  Destination:       m_axi_sg_rready (PAD)
  Source Clock:      m_axi_sg_aclk rising

  Data Path: axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_0 to m_axi_sg_rready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.282   0.635  axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_0 (axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_0)
     LUT3:I0->O            2   0.053   0.491  axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/_n0320_inv11 (axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/_n0320_inv1)
     LUT5:I3->O            4   0.053   0.000  axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_data2mmap_ready1 (m_axi_sg_rready)
    ----------------------------------------
    Total                      1.514ns (0.388ns logic, 1.126ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm_axi_mm2s_aclk'
  Total number of paths / destination ports: 92 / 85
-------------------------------------------------------------------------
Offset:              1.560ns (Levels of Logic = 2)
  Source:            axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full (FF)
  Destination:       m_axi_mm2s_rready (PAD)
  Source Clock:      m_axi_mm2s_aclk rising

  Data Path: axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full to m_axi_mm2s_rready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.739  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full)
     LUT5:I0->O            4   0.053   0.433  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_advance_pipe11 (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_advance_pipe1)
     LUT4:I3->O            7   0.053   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_data2mmap_ready1 (m_axi_mm2s_rready)
    ----------------------------------------
    Total                      1.560ns (0.388ns logic, 1.172ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm_axi_s2mm_aclk'
  Total number of paths / destination ports: 88 / 86
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 1)
  Source:            axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg (FF)
  Destination:       m_axi_s2mm_bready (PAD)
  Source Clock:      m_axi_s2mm_aclk rising

  Data Path: axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg to m_axi_s2mm_bready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             18   0.282   0.714  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg (axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg)
     LUT3:I0->O            0   0.053   0.000  axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/s2mm_bready1 (m_axi_s2mm_bready)
    ----------------------------------------
    Total                      1.049ns (0.335ns logic, 0.714ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock m_axi_mm2s_aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m_axi_mm2s_aclk|    3.850|         |         |         |
m_axi_sg_aclk  |    1.708|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m_axi_s2mm_aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m_axi_s2mm_aclk|    4.667|         |         |         |
m_axi_sg_aclk  |    1.832|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m_axi_sg_aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m_axi_mm2s_aclk|    1.720|         |         |         |
m_axi_s2mm_aclk|    1.720|         |         |         |
m_axi_sg_aclk  |    3.852|         |         |         |
s_axi_lite_aclk|    2.591|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s_axi_lite_aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m_axi_sg_aclk  |    2.547|         |         |         |
s_axi_lite_aclk|    2.822|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 275.00 secs
Total CPU time to Xst completion: 171.27 secs
 
--> 


Total memory usage is 611612 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1040 (   0 filtered)
Number of infos    :  843 (   0 filtered)

