
-- VHDL Instantiation Created from source file comprator.vhd -- 16:29:38 05/15/2025
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit

	COMPONENT comprator
	PORT(
		A : IN std_logic_vector(3 downto 0);
		B : IN std_logic_vector(3 downto 0);          
		C : OUT std_logic
		);
	END COMPONENT;

	Inst_comprator: comprator PORT MAP(
		A => ,
		B => ,
		C => 
	);


