m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/LogicDesign/Practice03/Practice03
vd_latch
Z0 !s110 1570442493
!i10b 1
!s100 d`SSeZ8`Ya`<WY9b1hVMQ0
IB??0V>R69gJNU5<J[ljFL1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/LogicDesign/Practice04/Practice04
Z3 w1570437746
Z4 8C:/LogicDesign/Practice04/Practice04/LatchFlipFlop.v
Z5 FC:/LogicDesign/Practice04/Practice04/LatchFlipFlop.v
L0 1
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1570442493.000000
Z8 !s107 C:/LogicDesign/Practice04/Practice04/LatchFlipFlop.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|C:/LogicDesign/Practice04/Practice04/LatchFlipFlop.v|
!i113 1
Z10 o-work work
Z11 tCvgOpt 0
vdec3to8_case
R0
!i10b 1
!s100 fa>V]fIZEgLEFK0b4XKMY2
IXTei3e>JCd]11Kkf8=g2;2
R1
R2
Z12 w1570442449
Z13 8C:/LogicDesign/Practice04/Practice04/Decoder.v
Z14 FC:/LogicDesign/Practice04/Practice04/Decoder.v
L0 13
R6
r1
!s85 0
31
Z15 !s108 1570442492.000000
Z16 !s107 C:/LogicDesign/Practice04/Practice04/Decoder.v|
Z17 !s90 -reportprogress|300|-work|work|-stats=none|C:/LogicDesign/Practice04/Practice04/Decoder.v|
!i113 1
R10
R11
vdec3to8_shift
R0
!i10b 1
!s100 :[@;KeB@eaAh>QQM^5[<O1
I?kbaRU<@LFhS^;0Q;DNIY2
R1
R2
R12
R13
R14
L0 1
R6
r1
!s85 0
31
R15
R16
R17
!i113 1
R10
R11
vdff_asyn
R0
!i10b 1
!s100 T1QF8ID3iYICE2DenmBG32
ICOSNd01dVTji9gJEf5?LF2
R1
R2
R3
R4
R5
L0 20
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
vdff_syn
R0
!i10b 1
!s100 C8gCfBJBH_1<QbFdKIFVO0
I9hX5dV[X_`M[AE=8]D1bC3
R1
R2
R3
R4
R5
L0 37
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
vtb_decoder
!s110 1570442494
!i10b 1
!s100 k7^3odz=1ROP93aChbJP42
IE=RhUI9Fl6Q1:e=U[kgSz2
R1
R2
w1570441480
8C:/LogicDesign/Practice04/Practice04/tb_decoder.v
FC:/LogicDesign/Practice04/Practice04/tb_decoder.v
L0 1
R6
r1
!s85 0
31
!s108 1570442494.000000
!s107 C:/LogicDesign/Practice04/Practice04/tb_decoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/LogicDesign/Practice04/Practice04/tb_decoder.v|
!i113 1
R10
R11
vtb_sequential
R0
!i10b 1
!s100 7cd6W32;557Y0`ZTI7NYz2
I8]R=HbiDFG;0g4`PIYl023
R1
R2
w1570440484
8C:/LogicDesign/Practice04/Practice04/tb_latch.v
FC:/LogicDesign/Practice04/Practice04/tb_latch.v
L0 1
R6
r1
!s85 0
31
R7
!s107 C:/LogicDesign/Practice04/Practice04/tb_latch.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/LogicDesign/Practice04/Practice04/tb_latch.v|
!i113 1
R10
R11
