<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>dpaa2_qdma.h source code [master/drivers/raw/dpaa2_qdma/dpaa2_qdma.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="dpaa2_dpdmai_dev,qdma_device,qdma_hw_queue,qdma_io_meta,qdma_per_core_info,qdma_sdd,qdma_virt_queue "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'master/drivers/raw/dpaa2_qdma/dpaa2_qdma.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>master</a>/<a href='../..'>drivers</a>/<a href='..'>raw</a>/<a href='./'>dpaa2_qdma</a>/<a href='dpaa2_qdma.h.html'>dpaa2_qdma.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright 2018 NXP</i></td></tr>
<tr><th id="3">3</th><td><i> */</i></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#<span data-ppcond="5">ifndef</span> <span class="macro" data-ref="_M/__DPAA2_QDMA_H__">__DPAA2_QDMA_H__</span></u></td></tr>
<tr><th id="6">6</th><td><u>#define <dfn class="macro" id="_M/__DPAA2_QDMA_H__" data-ref="_M/__DPAA2_QDMA_H__">__DPAA2_QDMA_H__</dfn></u></td></tr>
<tr><th id="7">7</th><td></td></tr>
<tr><th id="8">8</th><td><b>struct</b> <a class="type" href="#qdma_sdd" title='qdma_sdd' data-ref="qdma_sdd">qdma_sdd</a>;</td></tr>
<tr><th id="9">9</th><td><b>struct</b> <a class="type" href="#qdma_io_meta" title='qdma_io_meta' data-ref="qdma_io_meta">qdma_io_meta</a>;</td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><u>#define <dfn class="macro" id="_M/DPAA2_QDMA_MAX_FLE" data-ref="_M/DPAA2_QDMA_MAX_FLE">DPAA2_QDMA_MAX_FLE</dfn> 3</u></td></tr>
<tr><th id="12">12</th><td><u>#define <dfn class="macro" id="_M/DPAA2_QDMA_MAX_SDD" data-ref="_M/DPAA2_QDMA_MAX_SDD">DPAA2_QDMA_MAX_SDD</dfn> 2</u></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><i class="doc">/** FLE pool size: 3 Frame list + 2 source/destination descriptor */</i></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/QDMA_FLE_POOL_SIZE" data-ref="_M/QDMA_FLE_POOL_SIZE">QDMA_FLE_POOL_SIZE</dfn> (sizeof(struct qdma_io_meta) + \</u></td></tr>
<tr><th id="16">16</th><td><u>		sizeof(struct qbman_fle) * DPAA2_QDMA_MAX_FLE + \</u></td></tr>
<tr><th id="17">17</th><td><u>		sizeof(struct qdma_sdd) * DPAA2_QDMA_MAX_SDD)</u></td></tr>
<tr><th id="18">18</th><td><i class="doc">/** FLE pool cache size */</i></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/QDMA_FLE_CACHE_SIZE" data-ref="_M/QDMA_FLE_CACHE_SIZE">QDMA_FLE_CACHE_SIZE</dfn>(_num) (_num/(RTE_MAX_LCORE * 2))</u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><i class="doc">/** Notification by FQD_CTX[fqid] */</i></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/QDMA_SER_CTX" data-ref="_M/QDMA_SER_CTX">QDMA_SER_CTX</dfn> (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><i class="doc">/**</i></td></tr>
<tr><th id="25">25</th><td><i class="doc"> * Source descriptor command read transaction type for RBP=0:</i></td></tr>
<tr><th id="26">26</th><td><i class="doc"> * coherent copy of cacheable memory</i></td></tr>
<tr><th id="27">27</th><td><i class="doc"> */</i></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/DPAA2_SET_SDD_RD_COHERENT" data-ref="_M/DPAA2_SET_SDD_RD_COHERENT">DPAA2_SET_SDD_RD_COHERENT</dfn>(sdd) ((sdd)-&gt;cmd = (0xb &lt;&lt; 28))</u></td></tr>
<tr><th id="29">29</th><td><i class="doc">/**</i></td></tr>
<tr><th id="30">30</th><td><i class="doc"> * Destination descriptor command write transaction type for RBP=0:</i></td></tr>
<tr><th id="31">31</th><td><i class="doc"> * coherent copy of cacheable memory</i></td></tr>
<tr><th id="32">32</th><td><i class="doc"> */</i></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/DPAA2_SET_SDD_WR_COHERENT" data-ref="_M/DPAA2_SET_SDD_WR_COHERENT">DPAA2_SET_SDD_WR_COHERENT</dfn>(sdd) ((sdd)-&gt;cmd = (0x6 &lt;&lt; 28))</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i class="doc">/** Maximum possible H/W Queues on each core */</i></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/MAX_HW_QUEUE_PER_CORE" data-ref="_M/MAX_HW_QUEUE_PER_CORE">MAX_HW_QUEUE_PER_CORE</dfn>		64</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i class="doc">/**</i></td></tr>
<tr><th id="39">39</th><td><i class="doc"> * In case of Virtual Queue mode, this specifies the number of</i></td></tr>
<tr><th id="40">40</th><td><i class="doc"> * dequeue the 'qdma_vq_dequeue/multi' API does from the H/W Queue</i></td></tr>
<tr><th id="41">41</th><td><i class="doc"> * in case there is no job present on the Virtual Queue ring.</i></td></tr>
<tr><th id="42">42</th><td><i class="doc"> */</i></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/QDMA_DEQUEUE_BUDGET" data-ref="_M/QDMA_DEQUEUE_BUDGET">QDMA_DEQUEUE_BUDGET</dfn>		64</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><i class="doc">/**</i></td></tr>
<tr><th id="46">46</th><td><i class="doc"> * Represents a QDMA device.</i></td></tr>
<tr><th id="47">47</th><td><i class="doc"> * A single QDMA device exists which is combination of multiple DPDMAI rawdev's.</i></td></tr>
<tr><th id="48">48</th><td><i class="doc"> */</i></td></tr>
<tr><th id="49">49</th><td><b>struct</b> <dfn class="type def" id="qdma_device" title='qdma_device' data-ref="qdma_device">qdma_device</dfn> {</td></tr>
<tr><th id="50">50</th><td>	<i class="doc">/** total number of hw queues. */</i></td></tr>
<tr><th id="51">51</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="qdma_device::num_hw_queues" title='qdma_device::num_hw_queues' data-ref="qdma_device::num_hw_queues">num_hw_queues</dfn>;</td></tr>
<tr><th id="52">52</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="53">53</th><td><i class="doc">	 * Maximum number of hw queues to be alocated per core.</i></td></tr>
<tr><th id="54">54</th><td><i class="doc">	 * This is limited by MAX_HW_QUEUE_PER_CORE</i></td></tr>
<tr><th id="55">55</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="56">56</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="qdma_device::max_hw_queues_per_core" title='qdma_device::max_hw_queues_per_core' data-ref="qdma_device::max_hw_queues_per_core">max_hw_queues_per_core</dfn>;</td></tr>
<tr><th id="57">57</th><td>	<i class="doc">/** Maximum number of VQ's */</i></td></tr>
<tr><th id="58">58</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="qdma_device::max_vqs" title='qdma_device::max_vqs' data-ref="qdma_device::max_vqs">max_vqs</dfn>;</td></tr>
<tr><th id="59">59</th><td>	<i class="doc">/** mode of operation - physical(h/w) or virtual */</i></td></tr>
<tr><th id="60">60</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl field" id="qdma_device::mode" title='qdma_device::mode' data-ref="qdma_device::mode">mode</dfn>;</td></tr>
<tr><th id="61">61</th><td>	<i class="doc">/** Device state - started or stopped */</i></td></tr>
<tr><th id="62">62</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl field" id="qdma_device::state" title='qdma_device::state' data-ref="qdma_device::state">state</dfn>;</td></tr>
<tr><th id="63">63</th><td>	<i class="doc">/** FLE pool for the device */</i></td></tr>
<tr><th id="64">64</th><td>	<b>struct</b> <a class="type" href="../../../lib/librte_mempool/rte_mempool.h.html#rte_mempool" title='rte_mempool' data-ref="rte_mempool">rte_mempool</a> *<dfn class="decl field" id="qdma_device::fle_pool" title='qdma_device::fle_pool' data-ref="qdma_device::fle_pool">fle_pool</dfn>;</td></tr>
<tr><th id="65">65</th><td>	<i class="doc">/** FLE pool size */</i></td></tr>
<tr><th id="66">66</th><td>	<em>int</em> <dfn class="decl field" id="qdma_device::fle_pool_count" title='qdma_device::fle_pool_count' data-ref="qdma_device::fle_pool_count">fle_pool_count</dfn>;</td></tr>
<tr><th id="67">67</th><td>	<i class="doc">/** A lock to QDMA device whenever required */</i></td></tr>
<tr><th id="68">68</th><td>	<a class="typedef" href="../../../lib/librte_eal/common/include/generic/rte_spinlock.h.html#rte_spinlock_t" title='rte_spinlock_t' data-type='struct rte_spinlock_t' data-ref="rte_spinlock_t">rte_spinlock_t</a> <dfn class="decl field" id="qdma_device::lock" title='qdma_device::lock' data-ref="qdma_device::lock">lock</dfn>;</td></tr>
<tr><th id="69">69</th><td>};</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><i class="doc">/** Represents a QDMA H/W queue */</i></td></tr>
<tr><th id="72">72</th><td><b>struct</b> <dfn class="type def" id="qdma_hw_queue" title='qdma_hw_queue' data-ref="qdma_hw_queue">qdma_hw_queue</dfn> {</td></tr>
<tr><th id="73">73</th><td>	<i class="doc">/** Pointer to Next instance */</i></td></tr>
<tr><th id="74">74</th><td>	<a class="macro" href="../../../../include/sys/queue.h.html#382" title="struct { struct qdma_hw_queue *tqe_next; struct qdma_hw_queue * *tqe_prev; }" data-ref="_M/TAILQ_ENTRY">TAILQ_ENTRY</a>(<a class="type" href="#qdma_hw_queue" title='qdma_hw_queue' data-ref="qdma_hw_queue">qdma_hw_queue</a>) <dfn class="decl field" id="qdma_hw_queue::next" title='qdma_hw_queue::next' data-ref="qdma_hw_queue::next">next</dfn>;</td></tr>
<tr><th id="75">75</th><td>	<i class="doc">/** DPDMAI device to communicate with HW */</i></td></tr>
<tr><th id="76">76</th><td>	<b>struct</b> <a class="type" href="#dpaa2_dpdmai_dev" title='dpaa2_dpdmai_dev' data-ref="dpaa2_dpdmai_dev">dpaa2_dpdmai_dev</a> *<dfn class="decl field" id="qdma_hw_queue::dpdmai_dev" title='qdma_hw_queue::dpdmai_dev' data-ref="qdma_hw_queue::dpdmai_dev">dpdmai_dev</dfn>;</td></tr>
<tr><th id="77">77</th><td>	<i class="doc">/** queue ID to communicate with HW */</i></td></tr>
<tr><th id="78">78</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="qdma_hw_queue::queue_id" title='qdma_hw_queue::queue_id' data-ref="qdma_hw_queue::queue_id">queue_id</dfn>;</td></tr>
<tr><th id="79">79</th><td>	<i class="doc">/** Associated lcore id */</i></td></tr>
<tr><th id="80">80</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="qdma_hw_queue::lcore_id" title='qdma_hw_queue::lcore_id' data-ref="qdma_hw_queue::lcore_id">lcore_id</dfn>;</td></tr>
<tr><th id="81">81</th><td>	<i class="doc">/** Number of users of this hw queue */</i></td></tr>
<tr><th id="82">82</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="qdma_hw_queue::num_users" title='qdma_hw_queue::num_users' data-ref="qdma_hw_queue::num_users">num_users</dfn>;</td></tr>
<tr><th id="83">83</th><td>};</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><i class="doc">/** Represents a QDMA virtual queue */</i></td></tr>
<tr><th id="86">86</th><td><b>struct</b> <dfn class="type def" id="qdma_virt_queue" title='qdma_virt_queue' data-ref="qdma_virt_queue">qdma_virt_queue</dfn> {</td></tr>
<tr><th id="87">87</th><td>	<i class="doc">/** Status ring of the virtual queue */</i></td></tr>
<tr><th id="88">88</th><td>	<b>struct</b> <a class="type" href="../../../lib/librte_ring/rte_ring.h.html#rte_ring" title='rte_ring' data-ref="rte_ring">rte_ring</a> *<dfn class="decl field" id="qdma_virt_queue::status_ring" title='qdma_virt_queue::status_ring' data-ref="qdma_virt_queue::status_ring">status_ring</dfn>;</td></tr>
<tr><th id="89">89</th><td>	<i class="doc">/** Associated hw queue */</i></td></tr>
<tr><th id="90">90</th><td>	<b>struct</b> <a class="type" href="#qdma_hw_queue" title='qdma_hw_queue' data-ref="qdma_hw_queue">qdma_hw_queue</a> *<dfn class="decl field" id="qdma_virt_queue::hw_queue" title='qdma_virt_queue::hw_queue' data-ref="qdma_virt_queue::hw_queue">hw_queue</dfn>;</td></tr>
<tr><th id="91">91</th><td>	<i class="doc">/** Associated lcore id */</i></td></tr>
<tr><th id="92">92</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="qdma_virt_queue::lcore_id" title='qdma_virt_queue::lcore_id' data-ref="qdma_virt_queue::lcore_id">lcore_id</dfn>;</td></tr>
<tr><th id="93">93</th><td>	<i class="doc">/** States if this vq is in use or not */</i></td></tr>
<tr><th id="94">94</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl field" id="qdma_virt_queue::in_use" title='qdma_virt_queue::in_use' data-ref="qdma_virt_queue::in_use">in_use</dfn>;</td></tr>
<tr><th id="95">95</th><td>	<i class="doc">/** States if this vq has exclusively associated hw queue */</i></td></tr>
<tr><th id="96">96</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl field" id="qdma_virt_queue::exclusive_hw_queue" title='qdma_virt_queue::exclusive_hw_queue' data-ref="qdma_virt_queue::exclusive_hw_queue">exclusive_hw_queue</dfn>;</td></tr>
<tr><th id="97">97</th><td>	<i>/* Total number of enqueues on this VQ */</i></td></tr>
<tr><th id="98">98</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="qdma_virt_queue::num_enqueues" title='qdma_virt_queue::num_enqueues' data-ref="qdma_virt_queue::num_enqueues">num_enqueues</dfn>;</td></tr>
<tr><th id="99">99</th><td>	<i>/* Total number of dequeues from this VQ */</i></td></tr>
<tr><th id="100">100</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="qdma_virt_queue::num_dequeues" title='qdma_virt_queue::num_dequeues' data-ref="qdma_virt_queue::num_dequeues">num_dequeues</dfn>;</td></tr>
<tr><th id="101">101</th><td>};</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><i class="doc">/** Represents a QDMA per core hw queues allocation in virtual mode */</i></td></tr>
<tr><th id="104">104</th><td><b>struct</b> <dfn class="type def" id="qdma_per_core_info" title='qdma_per_core_info' data-ref="qdma_per_core_info">qdma_per_core_info</dfn> {</td></tr>
<tr><th id="105">105</th><td>	<i class="doc">/** list for allocated hw queues */</i></td></tr>
<tr><th id="106">106</th><td>	<b>struct</b> <a class="type" href="#qdma_hw_queue" title='qdma_hw_queue' data-ref="qdma_hw_queue">qdma_hw_queue</a> *<dfn class="decl field" id="qdma_per_core_info::hw_queues" title='qdma_per_core_info::hw_queues' data-ref="qdma_per_core_info::hw_queues">hw_queues</dfn>[<a class="macro" href="#36" title="64" data-ref="_M/MAX_HW_QUEUE_PER_CORE">MAX_HW_QUEUE_PER_CORE</a>];</td></tr>
<tr><th id="107">107</th><td>	<i>/* Number of hw queues allocated for this core */</i></td></tr>
<tr><th id="108">108</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="qdma_per_core_info::num_hw_queues" title='qdma_per_core_info::num_hw_queues' data-ref="qdma_per_core_info::num_hw_queues">num_hw_queues</dfn>;</td></tr>
<tr><th id="109">109</th><td>};</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><i class="doc">/** Metadata which is stored with each operation */</i></td></tr>
<tr><th id="112">112</th><td><b>struct</b> <dfn class="type def" id="qdma_io_meta" title='qdma_io_meta' data-ref="qdma_io_meta">qdma_io_meta</dfn> {</td></tr>
<tr><th id="113">113</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="114">114</th><td><i class="doc">	 * Context which is stored in the FLE pool (just before the FLE).</i></td></tr>
<tr><th id="115">115</th><td><i class="doc">	 * QDMA job is stored as a this context as a part of metadata.</i></td></tr>
<tr><th id="116">116</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="117">117</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="qdma_io_meta::cnxt" title='qdma_io_meta::cnxt' data-ref="qdma_io_meta::cnxt">cnxt</dfn>;</td></tr>
<tr><th id="118">118</th><td>	<i class="doc">/** VQ ID is stored as a part of metadata of the enqueue command */</i></td></tr>
<tr><th id="119">119</th><td>	 <a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="qdma_io_meta::id" title='qdma_io_meta::id' data-ref="qdma_io_meta::id">id</dfn>;</td></tr>
<tr><th id="120">120</th><td>};</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><i class="doc">/** Source/Destination Descriptor */</i></td></tr>
<tr><th id="123">123</th><td><b>struct</b> <dfn class="type def" id="qdma_sdd" title='qdma_sdd' data-ref="qdma_sdd">qdma_sdd</dfn> {</td></tr>
<tr><th id="124">124</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="qdma_sdd::rsv" title='qdma_sdd::rsv' data-ref="qdma_sdd::rsv">rsv</dfn>;</td></tr>
<tr><th id="125">125</th><td>	<i class="doc">/** Stride configuration */</i></td></tr>
<tr><th id="126">126</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="qdma_sdd::stride" title='qdma_sdd::stride' data-ref="qdma_sdd::stride">stride</dfn>;</td></tr>
<tr><th id="127">127</th><td>	<i class="doc">/** Route-by-port command */</i></td></tr>
<tr><th id="128">128</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="qdma_sdd::rbpcmd" title='qdma_sdd::rbpcmd' data-ref="qdma_sdd::rbpcmd">rbpcmd</dfn>;</td></tr>
<tr><th id="129">129</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="qdma_sdd::cmd" title='qdma_sdd::cmd' data-ref="qdma_sdd::cmd">cmd</dfn>;</td></tr>
<tr><th id="130">130</th><td>} <b>__attribute__</b>((__packed__));</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><i class="doc">/** Represents a DPDMAI raw device */</i></td></tr>
<tr><th id="133">133</th><td><b>struct</b> <dfn class="type def" id="dpaa2_dpdmai_dev" title='dpaa2_dpdmai_dev' data-ref="dpaa2_dpdmai_dev">dpaa2_dpdmai_dev</dfn> {</td></tr>
<tr><th id="134">134</th><td>	<i class="doc">/** Pointer to Next device instance */</i></td></tr>
<tr><th id="135">135</th><td>	<a class="macro" href="../../../../include/sys/queue.h.html#382" title="struct { struct dpaa2_qdma_device *tqe_next; struct dpaa2_qdma_device * *tqe_prev; }" data-ref="_M/TAILQ_ENTRY">TAILQ_ENTRY</a>(<dfn class="type" id="dpaa2_qdma_device" title='dpaa2_qdma_device' data-ref="dpaa2_qdma_device"><a class="type" href="#135" title='dpaa2_qdma_device' data-ref="dpaa2_qdma_device"><a class="type" href="#135" title='dpaa2_qdma_device' data-ref="dpaa2_qdma_device">dpaa2_qdma_device</a></a></dfn>) <dfn class="decl field" id="dpaa2_dpdmai_dev::next" title='dpaa2_dpdmai_dev::next' data-ref="dpaa2_dpdmai_dev::next">next</dfn>;</td></tr>
<tr><th id="136">136</th><td>	<i class="doc">/** handle to DPDMAI object */</i></td></tr>
<tr><th id="137">137</th><td>	<b>struct</b> <a class="type" href="../../bus/fslmc/mc/fsl_mc_sys.h.html#fsl_mc_io" title='fsl_mc_io' data-ref="fsl_mc_io">fsl_mc_io</a> <dfn class="decl field" id="dpaa2_dpdmai_dev::dpdmai" title='dpaa2_dpdmai_dev::dpdmai' data-ref="dpaa2_dpdmai_dev::dpdmai">dpdmai</dfn>;</td></tr>
<tr><th id="138">138</th><td>	<i class="doc">/** HW ID for DPDMAI object */</i></td></tr>
<tr><th id="139">139</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="dpaa2_dpdmai_dev::dpdmai_id" title='dpaa2_dpdmai_dev::dpdmai_id' data-ref="dpaa2_dpdmai_dev::dpdmai_id">dpdmai_id</dfn>;</td></tr>
<tr><th id="140">140</th><td>	<i class="doc">/** Tocken of this device */</i></td></tr>
<tr><th id="141">141</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="dpaa2_dpdmai_dev::token" title='dpaa2_dpdmai_dev::token' data-ref="dpaa2_dpdmai_dev::token">token</dfn>;</td></tr>
<tr><th id="142">142</th><td>	<i class="doc">/** Number of queue in this DPDMAI device */</i></td></tr>
<tr><th id="143">143</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl field" id="dpaa2_dpdmai_dev::num_queues" title='dpaa2_dpdmai_dev::num_queues' data-ref="dpaa2_dpdmai_dev::num_queues">num_queues</dfn>;</td></tr>
<tr><th id="144">144</th><td>	<i class="doc">/** RX queues */</i></td></tr>
<tr><th id="145">145</th><td>	<b>struct</b> <a class="type" href="../../bus/fslmc/portal/dpaa2_hw_pvt.h.html#dpaa2_queue" title='dpaa2_queue' data-ref="dpaa2_queue">dpaa2_queue</a> <dfn class="decl field" id="dpaa2_dpdmai_dev::rx_queue" title='dpaa2_dpdmai_dev::rx_queue' data-ref="dpaa2_dpdmai_dev::rx_queue">rx_queue</dfn>[<a class="macro" href="../../bus/fslmc/mc/fsl_dpdmai.h.html#19" title="2" data-ref="_M/DPDMAI_PRIO_NUM">DPDMAI_PRIO_NUM</a>];</td></tr>
<tr><th id="146">146</th><td>	<i class="doc">/** TX queues */</i></td></tr>
<tr><th id="147">147</th><td>	<b>struct</b> <a class="type" href="../../bus/fslmc/portal/dpaa2_hw_pvt.h.html#dpaa2_queue" title='dpaa2_queue' data-ref="dpaa2_queue">dpaa2_queue</a> <dfn class="decl field" id="dpaa2_dpdmai_dev::tx_queue" title='dpaa2_dpdmai_dev::tx_queue' data-ref="dpaa2_dpdmai_dev::tx_queue">tx_queue</dfn>[<a class="macro" href="../../bus/fslmc/mc/fsl_dpdmai.h.html#19" title="2" data-ref="_M/DPDMAI_PRIO_NUM">DPDMAI_PRIO_NUM</a>];</td></tr>
<tr><th id="148">148</th><td>};</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><u>#<span data-ppcond="5">endif</span> /* __DPAA2_QDMA_H__ */</u></td></tr>
<tr><th id="151">151</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='dpaa2_qdma.c.html'>master/drivers/raw/dpaa2_qdma/dpaa2_qdma.c</a><br/>Generated on <em>2018-Oct-01</em> from project master revision <em>master</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
