
STM32F030F4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a84  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08002b44  08002b44  00012b44  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002bb8  08002bb8  00012bb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002bbc  08002bbc  00012bbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000068  20000000  08002bc0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000010c  20000068  08002c28  00020068  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000174  08002c28  00020174  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
  9 .debug_info   000134fa  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002ca4  00000000  00000000  0003358a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000438a  00000000  00000000  0003622e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000007f0  00000000  00000000  0003a5b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000009b0  00000000  00000000  0003ada8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005148  00000000  00000000  0003b758  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002b65  00000000  00000000  000408a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00043405  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000017c4  00000000  00000000  00043484  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002b2c 	.word	0x08002b2c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08002b2c 	.word	0x08002b2c

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000234:	b510      	push	{r4, lr}
 8000236:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8000238:	f000 fef0 	bl	800101c <HAL_RCC_GetHCLKFreq>
 800023c:	21fa      	movs	r1, #250	; 0xfa
 800023e:	0089      	lsls	r1, r1, #2
 8000240:	f7ff ff6c 	bl	800011c <__udivsi3>
 8000244:	f000 fb52 	bl	80008ec <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000248:	2001      	movs	r0, #1
 800024a:	2200      	movs	r2, #0
 800024c:	0021      	movs	r1, r4
 800024e:	4240      	negs	r0, r0
 8000250:	f000 fb12 	bl	8000878 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000254:	2000      	movs	r0, #0
 8000256:	bd10      	pop	{r4, pc}

08000258 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000258:	2310      	movs	r3, #16
 800025a:	4a06      	ldr	r2, [pc, #24]	; (8000274 <HAL_Init+0x1c>)
{
 800025c:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800025e:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000260:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000262:	430b      	orrs	r3, r1
 8000264:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000266:	f7ff ffe5 	bl	8000234 <HAL_InitTick>
  HAL_MspInit();
 800026a:	f001 ff1b 	bl	80020a4 <HAL_MspInit>
}
 800026e:	2000      	movs	r0, #0
 8000270:	bd10      	pop	{r4, pc}
 8000272:	46c0      	nop			; (mov r8, r8)
 8000274:	40022000 	.word	0x40022000

08000278 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000278:	4a02      	ldr	r2, [pc, #8]	; (8000284 <HAL_IncTick+0xc>)
 800027a:	6813      	ldr	r3, [r2, #0]
 800027c:	3301      	adds	r3, #1
 800027e:	6013      	str	r3, [r2, #0]
}
 8000280:	4770      	bx	lr
 8000282:	46c0      	nop			; (mov r8, r8)
 8000284:	20000090 	.word	0x20000090

08000288 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000288:	4b01      	ldr	r3, [pc, #4]	; (8000290 <HAL_GetTick+0x8>)
 800028a:	6818      	ldr	r0, [r3, #0]
}
 800028c:	4770      	bx	lr
 800028e:	46c0      	nop			; (mov r8, r8)
 8000290:	20000090 	.word	0x20000090

08000294 <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 8000294:	2302      	movs	r3, #2
 8000296:	4a02      	ldr	r2, [pc, #8]	; (80002a0 <HAL_ResumeTick+0xc>)
 8000298:	6811      	ldr	r1, [r2, #0]
 800029a:	430b      	orrs	r3, r1
 800029c:	6013      	str	r3, [r2, #0]
}
 800029e:	4770      	bx	lr
 80002a0:	e000e010 	.word	0xe000e010

080002a4 <ADC_Disable>:
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80002a4:	2103      	movs	r1, #3
 80002a6:	6803      	ldr	r3, [r0, #0]
{
 80002a8:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 80002aa:	689a      	ldr	r2, [r3, #8]
{
 80002ac:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 80002ae:	400a      	ands	r2, r1
 80002b0:	2a01      	cmp	r2, #1
 80002b2:	d001      	beq.n	80002b8 <ADC_Disable+0x14>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80002b4:	2000      	movs	r0, #0
}
 80002b6:	bd70      	pop	{r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) != RESET)
 80002b8:	6819      	ldr	r1, [r3, #0]
 80002ba:	4211      	tst	r1, r2
 80002bc:	d102      	bne.n	80002c4 <ADC_Disable+0x20>
 80002be:	68da      	ldr	r2, [r3, #12]
 80002c0:	0412      	lsls	r2, r2, #16
 80002c2:	d5f7      	bpl.n	80002b4 <ADC_Disable+0x10>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80002c4:	2205      	movs	r2, #5
 80002c6:	689d      	ldr	r5, [r3, #8]
 80002c8:	4015      	ands	r5, r2
 80002ca:	2d01      	cmp	r5, #1
 80002cc:	d11a      	bne.n	8000304 <ADC_Disable+0x60>
      __HAL_ADC_DISABLE(hadc);
 80002ce:	2202      	movs	r2, #2
 80002d0:	6899      	ldr	r1, [r3, #8]
 80002d2:	430a      	orrs	r2, r1
 80002d4:	609a      	str	r2, [r3, #8]
 80002d6:	2203      	movs	r2, #3
 80002d8:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80002da:	f7ff ffd5 	bl	8000288 <HAL_GetTick>
 80002de:	0006      	movs	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80002e0:	6823      	ldr	r3, [r4, #0]
 80002e2:	689b      	ldr	r3, [r3, #8]
 80002e4:	422b      	tst	r3, r5
 80002e6:	d0e5      	beq.n	80002b4 <ADC_Disable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80002e8:	f7ff ffce 	bl	8000288 <HAL_GetTick>
 80002ec:	1b80      	subs	r0, r0, r6
 80002ee:	2802      	cmp	r0, #2
 80002f0:	d9f6      	bls.n	80002e0 <ADC_Disable+0x3c>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80002f2:	2310      	movs	r3, #16
 80002f4:	6c62      	ldr	r2, [r4, #68]	; 0x44
        return HAL_ERROR;
 80002f6:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80002f8:	4313      	orrs	r3, r2
 80002fa:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80002fc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80002fe:	431d      	orrs	r5, r3
 8000300:	64a5      	str	r5, [r4, #72]	; 0x48
        return HAL_ERROR;
 8000302:	e7d8      	b.n	80002b6 <ADC_Disable+0x12>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000304:	2310      	movs	r3, #16
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000306:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000308:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800030a:	4313      	orrs	r3, r2
 800030c:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800030e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000310:	4303      	orrs	r3, r0
 8000312:	64a3      	str	r3, [r4, #72]	; 0x48
      return HAL_ERROR;
 8000314:	e7cf      	b.n	80002b6 <ADC_Disable+0x12>
	...

08000318 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 8000318:	2300      	movs	r3, #0
{
 800031a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 800031c:	2103      	movs	r1, #3
  __IO uint32_t wait_loop_index = 0U;
 800031e:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000320:	6803      	ldr	r3, [r0, #0]
{
 8000322:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000324:	689a      	ldr	r2, [r3, #8]
 8000326:	400a      	ands	r2, r1
 8000328:	2a01      	cmp	r2, #1
 800032a:	d107      	bne.n	800033c <ADC_Enable+0x24>
 800032c:	6819      	ldr	r1, [r3, #0]
 800032e:	4211      	tst	r1, r2
 8000330:	d001      	beq.n	8000336 <ADC_Enable+0x1e>
  return HAL_OK;
 8000332:	2000      	movs	r0, #0
}
 8000334:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000336:	68da      	ldr	r2, [r3, #12]
 8000338:	0412      	lsls	r2, r2, #16
 800033a:	d4fa      	bmi.n	8000332 <ADC_Enable+0x1a>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800033c:	6899      	ldr	r1, [r3, #8]
 800033e:	4a19      	ldr	r2, [pc, #100]	; (80003a4 <ADC_Enable+0x8c>)
 8000340:	4211      	tst	r1, r2
 8000342:	d008      	beq.n	8000356 <ADC_Enable+0x3e>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000344:	2310      	movs	r3, #16
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000346:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000348:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800034a:	4313      	orrs	r3, r2
 800034c:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800034e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000350:	4303      	orrs	r3, r0
 8000352:	64a3      	str	r3, [r4, #72]	; 0x48
      return HAL_ERROR;
 8000354:	e7ee      	b.n	8000334 <ADC_Enable+0x1c>
    __HAL_ADC_ENABLE(hadc);
 8000356:	2201      	movs	r2, #1
 8000358:	6899      	ldr	r1, [r3, #8]
 800035a:	430a      	orrs	r2, r1
 800035c:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800035e:	4b12      	ldr	r3, [pc, #72]	; (80003a8 <ADC_Enable+0x90>)
 8000360:	4912      	ldr	r1, [pc, #72]	; (80003ac <ADC_Enable+0x94>)
 8000362:	6818      	ldr	r0, [r3, #0]
 8000364:	f7ff feda 	bl	800011c <__udivsi3>
 8000368:	9001      	str	r0, [sp, #4]
    while(wait_loop_index != 0U)
 800036a:	9b01      	ldr	r3, [sp, #4]
 800036c:	2b00      	cmp	r3, #0
 800036e:	d115      	bne.n	800039c <ADC_Enable+0x84>
    tickstart = HAL_GetTick();
 8000370:	f7ff ff8a 	bl	8000288 <HAL_GetTick>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8000374:	2501      	movs	r5, #1
    tickstart = HAL_GetTick();
 8000376:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8000378:	6823      	ldr	r3, [r4, #0]
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	422b      	tst	r3, r5
 800037e:	d1d8      	bne.n	8000332 <ADC_Enable+0x1a>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000380:	f7ff ff82 	bl	8000288 <HAL_GetTick>
 8000384:	1b80      	subs	r0, r0, r6
 8000386:	2802      	cmp	r0, #2
 8000388:	d9f6      	bls.n	8000378 <ADC_Enable+0x60>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800038a:	2310      	movs	r3, #16
 800038c:	6c62      	ldr	r2, [r4, #68]	; 0x44
        return HAL_ERROR;
 800038e:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000390:	4313      	orrs	r3, r2
 8000392:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000394:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000396:	432b      	orrs	r3, r5
 8000398:	64a3      	str	r3, [r4, #72]	; 0x48
        return HAL_ERROR;
 800039a:	e7cb      	b.n	8000334 <ADC_Enable+0x1c>
      wait_loop_index--;
 800039c:	9b01      	ldr	r3, [sp, #4]
 800039e:	3b01      	subs	r3, #1
 80003a0:	9301      	str	r3, [sp, #4]
 80003a2:	e7e2      	b.n	800036a <ADC_Enable+0x52>
 80003a4:	80000017 	.word	0x80000017
 80003a8:	20000000 	.word	0x20000000
 80003ac:	000f4240 	.word	0x000f4240

080003b0 <ADC_ConversionStop>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 80003b0:	2204      	movs	r2, #4
 80003b2:	6803      	ldr	r3, [r0, #0]
{
 80003b4:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 80003b6:	6899      	ldr	r1, [r3, #8]
{
 80003b8:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 80003ba:	4211      	tst	r1, r2
 80003bc:	d101      	bne.n	80003c2 <ADC_ConversionStop+0x12>
    }
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 80003be:	2000      	movs	r0, #0
}
 80003c0:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80003c2:	6899      	ldr	r1, [r3, #8]
 80003c4:	4211      	tst	r1, r2
 80003c6:	d006      	beq.n	80003d6 <ADC_ConversionStop+0x26>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 80003c8:	689a      	ldr	r2, [r3, #8]
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80003ca:	0792      	lsls	r2, r2, #30
 80003cc:	d403      	bmi.n	80003d6 <ADC_ConversionStop+0x26>
      hadc->Instance->CR |= ADC_CR_ADSTP;
 80003ce:	2210      	movs	r2, #16
 80003d0:	6899      	ldr	r1, [r3, #8]
 80003d2:	430a      	orrs	r2, r1
 80003d4:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80003d6:	f7ff ff57 	bl	8000288 <HAL_GetTick>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80003da:	2504      	movs	r5, #4
    tickstart = HAL_GetTick();
 80003dc:	0006      	movs	r6, r0
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80003de:	6823      	ldr	r3, [r4, #0]
 80003e0:	689b      	ldr	r3, [r3, #8]
 80003e2:	422b      	tst	r3, r5
 80003e4:	d0eb      	beq.n	80003be <ADC_ConversionStop+0xe>
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80003e6:	f7ff ff4f 	bl	8000288 <HAL_GetTick>
 80003ea:	1b80      	subs	r0, r0, r6
 80003ec:	2802      	cmp	r0, #2
 80003ee:	d9f6      	bls.n	80003de <ADC_ConversionStop+0x2e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80003f0:	2310      	movs	r3, #16
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80003f2:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80003f4:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80003f6:	4313      	orrs	r3, r2
 80003f8:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80003fa:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80003fc:	4303      	orrs	r3, r0
 80003fe:	64a3      	str	r3, [r4, #72]	; 0x48
 8000400:	e7de      	b.n	80003c0 <ADC_ConversionStop+0x10>
	...

08000404 <HAL_ADC_Init>:
{
 8000404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000406:	0004      	movs	r4, r0
    return HAL_ERROR;
 8000408:	2001      	movs	r0, #1
  if(hadc == NULL)
 800040a:	2c00      	cmp	r4, #0
 800040c:	d072      	beq.n	80004f4 <HAL_ADC_Init+0xf0>
  if (hadc->State == HAL_ADC_STATE_RESET)
 800040e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000410:	2b00      	cmp	r3, #0
 8000412:	d106      	bne.n	8000422 <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
 8000414:	0022      	movs	r2, r4
 8000416:	3240      	adds	r2, #64	; 0x40
    ADC_CLEAR_ERRORCODE(hadc);
 8000418:	64a3      	str	r3, [r4, #72]	; 0x48
    HAL_ADC_MspInit(hadc);
 800041a:	0020      	movs	r0, r4
    hadc->Lock = HAL_UNLOCKED;
 800041c:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 800041e:	f001 fba9 	bl	8001b74 <HAL_ADC_MspInit>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000422:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000424:	06db      	lsls	r3, r3, #27
 8000426:	d500      	bpl.n	800042a <HAL_ADC_Init+0x26>
 8000428:	e079      	b.n	800051e <HAL_ADC_Init+0x11a>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800042a:	2204      	movs	r2, #4
 800042c:	6823      	ldr	r3, [r4, #0]
 800042e:	6898      	ldr	r0, [r3, #8]
 8000430:	4010      	ands	r0, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000432:	d000      	beq.n	8000436 <HAL_ADC_Init+0x32>
 8000434:	e073      	b.n	800051e <HAL_ADC_Init+0x11a>
    ADC_STATE_CLR_SET(hadc->State,
 8000436:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000438:	4942      	ldr	r1, [pc, #264]	; (8000544 <HAL_ADC_Init+0x140>)
 800043a:	4011      	ands	r1, r2
 800043c:	2202      	movs	r2, #2
 800043e:	430a      	orrs	r2, r1
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000440:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State,
 8000442:	6462      	str	r2, [r4, #68]	; 0x44
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000444:	689a      	ldr	r2, [r3, #8]
 8000446:	400a      	ands	r2, r1
 8000448:	2a01      	cmp	r2, #1
 800044a:	d000      	beq.n	800044e <HAL_ADC_Init+0x4a>
 800044c:	e06d      	b.n	800052a <HAL_ADC_Init+0x126>
 800044e:	6819      	ldr	r1, [r3, #0]
 8000450:	4211      	tst	r1, r2
 8000452:	d102      	bne.n	800045a <HAL_ADC_Init+0x56>
 8000454:	68da      	ldr	r2, [r3, #12]
 8000456:	0412      	lsls	r2, r2, #16
 8000458:	d567      	bpl.n	800052a <HAL_ADC_Init+0x126>
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800045a:	68da      	ldr	r2, [r3, #12]
 800045c:	493a      	ldr	r1, [pc, #232]	; (8000548 <HAL_ADC_Init+0x144>)
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 800045e:	6a25      	ldr	r5, [r4, #32]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8000460:	400a      	ands	r2, r1
 8000462:	60da      	str	r2, [r3, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8000464:	69a2      	ldr	r2, [r4, #24]
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 8000466:	036f      	lsls	r7, r5, #13
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8000468:	0391      	lsls	r1, r2, #14
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 800046a:	69e2      	ldr	r2, [r4, #28]
 800046c:	03d2      	lsls	r2, r2, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 800046e:	4311      	orrs	r1, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 8000470:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000472:	3a01      	subs	r2, #1
 8000474:	1e56      	subs	r6, r2, #1
 8000476:	41b2      	sbcs	r2, r6
 8000478:	0316      	lsls	r6, r2, #12
 800047a:	68e2      	ldr	r2, [r4, #12]
 800047c:	4311      	orrs	r1, r2
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 800047e:	6922      	ldr	r2, [r4, #16]
 8000480:	430f      	orrs	r7, r1
 8000482:	2a02      	cmp	r2, #2
 8000484:	d100      	bne.n	8000488 <HAL_ADC_Init+0x84>
 8000486:	2004      	movs	r0, #4
                 ADC_CFGR1_DMACONTREQ(hadc->Init.DMAContinuousRequests)  );
 8000488:	6b22      	ldr	r2, [r4, #48]	; 0x30
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800048a:	6a61      	ldr	r1, [r4, #36]	; 0x24
                 ADC_CFGR1_DMACONTREQ(hadc->Init.DMAContinuousRequests)  );
 800048c:	0052      	lsls	r2, r2, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 800048e:	433a      	orrs	r2, r7
 8000490:	4332      	orrs	r2, r6
 8000492:	4302      	orrs	r2, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000494:	2901      	cmp	r1, #1
 8000496:	d104      	bne.n	80004a2 <HAL_ADC_Init+0x9e>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000498:	2d00      	cmp	r5, #0
 800049a:	d12c      	bne.n	80004f6 <HAL_ADC_Init+0xf2>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800049c:	2180      	movs	r1, #128	; 0x80
 800049e:	0249      	lsls	r1, r1, #9
 80004a0:	430a      	orrs	r2, r1
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80004a2:	20c2      	movs	r0, #194	; 0xc2
 80004a4:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80004a6:	30ff      	adds	r0, #255	; 0xff
 80004a8:	4281      	cmp	r1, r0
 80004aa:	d002      	beq.n	80004b2 <HAL_ADC_Init+0xae>
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80004ac:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80004ae:	4301      	orrs	r1, r0
 80004b0:	430a      	orrs	r2, r1
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80004b2:	2080      	movs	r0, #128	; 0x80
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80004b4:	68d9      	ldr	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80004b6:	0540      	lsls	r0, r0, #21
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80004b8:	4311      	orrs	r1, r2
 80004ba:	60d9      	str	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80004bc:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80004be:	4281      	cmp	r1, r0
 80004c0:	d002      	beq.n	80004c8 <HAL_ADC_Init+0xc4>
 80004c2:	1e48      	subs	r0, r1, #1
 80004c4:	2806      	cmp	r0, #6
 80004c6:	d807      	bhi.n	80004d8 <HAL_ADC_Init+0xd4>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80004c8:	2507      	movs	r5, #7
 80004ca:	6958      	ldr	r0, [r3, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 80004cc:	4029      	ands	r1, r5
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80004ce:	43a8      	bics	r0, r5
 80004d0:	6158      	str	r0, [r3, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 80004d2:	6958      	ldr	r0, [r3, #20]
 80004d4:	4301      	orrs	r1, r0
 80004d6:	6159      	str	r1, [r3, #20]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80004d8:	68db      	ldr	r3, [r3, #12]
 80004da:	491c      	ldr	r1, [pc, #112]	; (800054c <HAL_ADC_Init+0x148>)
 80004dc:	400b      	ands	r3, r1
 80004de:	429a      	cmp	r2, r3
 80004e0:	d111      	bne.n	8000506 <HAL_ADC_Init+0x102>
      ADC_CLEAR_ERRORCODE(hadc);
 80004e2:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 80004e4:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 80004e6:	64a0      	str	r0, [r4, #72]	; 0x48
      ADC_STATE_CLR_SET(hadc->State,
 80004e8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80004ea:	4393      	bics	r3, r2
 80004ec:	001a      	movs	r2, r3
 80004ee:	2301      	movs	r3, #1
 80004f0:	4313      	orrs	r3, r2
 80004f2:	6463      	str	r3, [r4, #68]	; 0x44
}
 80004f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80004f6:	2020      	movs	r0, #32
 80004f8:	6c65      	ldr	r5, [r4, #68]	; 0x44
 80004fa:	4328      	orrs	r0, r5
 80004fc:	6460      	str	r0, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80004fe:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8000500:	4301      	orrs	r1, r0
 8000502:	64a1      	str	r1, [r4, #72]	; 0x48
 8000504:	e7cd      	b.n	80004a2 <HAL_ADC_Init+0x9e>
      ADC_STATE_CLR_SET(hadc->State,
 8000506:	2212      	movs	r2, #18
 8000508:	6c63      	ldr	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800050a:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 800050c:	4393      	bics	r3, r2
 800050e:	001a      	movs	r2, r3
 8000510:	2310      	movs	r3, #16
 8000512:	4313      	orrs	r3, r2
 8000514:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000516:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000518:	4303      	orrs	r3, r0
 800051a:	64a3      	str	r3, [r4, #72]	; 0x48
 800051c:	e7ea      	b.n	80004f4 <HAL_ADC_Init+0xf0>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800051e:	2310      	movs	r3, #16
 8000520:	6c62      	ldr	r2, [r4, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 8000522:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000524:	4313      	orrs	r3, r2
 8000526:	6463      	str	r3, [r4, #68]	; 0x44
 8000528:	e7e4      	b.n	80004f4 <HAL_ADC_Init+0xf0>
      MODIFY_REG(hadc->Instance->CFGR1,
 800052a:	2118      	movs	r1, #24
 800052c:	68da      	ldr	r2, [r3, #12]
 800052e:	438a      	bics	r2, r1
 8000530:	68a1      	ldr	r1, [r4, #8]
 8000532:	430a      	orrs	r2, r1
 8000534:	60da      	str	r2, [r3, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000536:	6919      	ldr	r1, [r3, #16]
 8000538:	6862      	ldr	r2, [r4, #4]
 800053a:	0089      	lsls	r1, r1, #2
 800053c:	0889      	lsrs	r1, r1, #2
 800053e:	4311      	orrs	r1, r2
 8000540:	6119      	str	r1, [r3, #16]
 8000542:	e78a      	b.n	800045a <HAL_ADC_Init+0x56>
 8000544:	fffffefd 	.word	0xfffffefd
 8000548:	fffe0219 	.word	0xfffe0219
 800054c:	833fffe7 	.word	0x833fffe7

08000550 <HAL_ADC_Start>:
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000550:	6803      	ldr	r3, [r0, #0]
{
 8000552:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000554:	689b      	ldr	r3, [r3, #8]
{
 8000556:	0004      	movs	r4, r0
    tmp_hal_status = HAL_BUSY;
 8000558:	2002      	movs	r0, #2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800055a:	075b      	lsls	r3, r3, #29
 800055c:	d41a      	bmi.n	8000594 <HAL_ADC_Start+0x44>
    __HAL_LOCK(hadc);
 800055e:	0025      	movs	r5, r4
 8000560:	3540      	adds	r5, #64	; 0x40
 8000562:	782b      	ldrb	r3, [r5, #0]
 8000564:	2b01      	cmp	r3, #1
 8000566:	d015      	beq.n	8000594 <HAL_ADC_Start+0x44>
 8000568:	2301      	movs	r3, #1
 800056a:	702b      	strb	r3, [r5, #0]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800056c:	69e3      	ldr	r3, [r4, #28]
 800056e:	2b01      	cmp	r3, #1
 8000570:	d111      	bne.n	8000596 <HAL_ADC_Start+0x46>
      ADC_STATE_CLR_SET(hadc->State,
 8000572:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000574:	4a0b      	ldr	r2, [pc, #44]	; (80005a4 <HAL_ADC_Start+0x54>)
      ADC_CLEAR_ERRORCODE(hadc);
 8000576:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 8000578:	401a      	ands	r2, r3
 800057a:	2380      	movs	r3, #128	; 0x80
 800057c:	005b      	lsls	r3, r3, #1
 800057e:	4313      	orrs	r3, r2
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000580:	221c      	movs	r2, #28
      ADC_STATE_CLR_SET(hadc->State,
 8000582:	6463      	str	r3, [r4, #68]	; 0x44
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000584:	6823      	ldr	r3, [r4, #0]
      ADC_CLEAR_ERRORCODE(hadc);
 8000586:	64a0      	str	r0, [r4, #72]	; 0x48
      __HAL_UNLOCK(hadc);
 8000588:	7028      	strb	r0, [r5, #0]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800058a:	601a      	str	r2, [r3, #0]
      hadc->Instance->CR |= ADC_CR_ADSTART;
 800058c:	6899      	ldr	r1, [r3, #8]
 800058e:	3a18      	subs	r2, #24
 8000590:	430a      	orrs	r2, r1
 8000592:	609a      	str	r2, [r3, #8]
}
 8000594:	bd70      	pop	{r4, r5, r6, pc}
      tmp_hal_status = ADC_Enable(hadc);
 8000596:	0020      	movs	r0, r4
 8000598:	f7ff febe 	bl	8000318 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 800059c:	2800      	cmp	r0, #0
 800059e:	d1f9      	bne.n	8000594 <HAL_ADC_Start+0x44>
 80005a0:	e7e7      	b.n	8000572 <HAL_ADC_Start+0x22>
 80005a2:	46c0      	nop			; (mov r8, r8)
 80005a4:	fffff0fe 	.word	0xfffff0fe

080005a8 <HAL_ADC_Stop>:
{ 
 80005a8:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 80005aa:	0006      	movs	r6, r0
 80005ac:	3640      	adds	r6, #64	; 0x40
 80005ae:	7833      	ldrb	r3, [r6, #0]
{ 
 80005b0:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 80005b2:	2002      	movs	r0, #2
 80005b4:	2b01      	cmp	r3, #1
 80005b6:	d012      	beq.n	80005de <HAL_ADC_Stop+0x36>
 80005b8:	2501      	movs	r5, #1
  tmp_hal_status = ADC_ConversionStop(hadc);
 80005ba:	0020      	movs	r0, r4
  __HAL_LOCK(hadc);
 80005bc:	7035      	strb	r5, [r6, #0]
  tmp_hal_status = ADC_ConversionStop(hadc);
 80005be:	f7ff fef7 	bl	80003b0 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 80005c2:	2800      	cmp	r0, #0
 80005c4:	d109      	bne.n	80005da <HAL_ADC_Stop+0x32>
    tmp_hal_status = ADC_Disable(hadc);
 80005c6:	0020      	movs	r0, r4
 80005c8:	f7ff fe6c 	bl	80002a4 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 80005cc:	2800      	cmp	r0, #0
 80005ce:	d104      	bne.n	80005da <HAL_ADC_Stop+0x32>
      ADC_STATE_CLR_SET(hadc->State,
 80005d0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80005d2:	4a03      	ldr	r2, [pc, #12]	; (80005e0 <HAL_ADC_Stop+0x38>)
 80005d4:	4013      	ands	r3, r2
 80005d6:	431d      	orrs	r5, r3
 80005d8:	6465      	str	r5, [r4, #68]	; 0x44
  __HAL_UNLOCK(hadc);
 80005da:	2300      	movs	r3, #0
 80005dc:	7033      	strb	r3, [r6, #0]
}
 80005de:	bd70      	pop	{r4, r5, r6, pc}
 80005e0:	fffffefe 	.word	0xfffffefe

080005e4 <HAL_ADC_PollForConversion>:
{
 80005e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80005e6:	6945      	ldr	r5, [r0, #20]
{
 80005e8:	0004      	movs	r4, r0
 80005ea:	000e      	movs	r6, r1
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80005ec:	2d08      	cmp	r5, #8
 80005ee:	d00d      	beq.n	800060c <HAL_ADC_PollForConversion+0x28>
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 80005f0:	6803      	ldr	r3, [r0, #0]
 80005f2:	2001      	movs	r0, #1
 80005f4:	68db      	ldr	r3, [r3, #12]
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80005f6:	250c      	movs	r5, #12
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 80005f8:	4203      	tst	r3, r0
 80005fa:	d007      	beq.n	800060c <HAL_ADC_PollForConversion+0x28>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80005fc:	2320      	movs	r3, #32
 80005fe:	6c62      	ldr	r2, [r4, #68]	; 0x44
      __HAL_UNLOCK(hadc);
 8000600:	3440      	adds	r4, #64	; 0x40
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000602:	4313      	orrs	r3, r2
 8000604:	6063      	str	r3, [r4, #4]
      __HAL_UNLOCK(hadc);
 8000606:	2300      	movs	r3, #0
 8000608:	7023      	strb	r3, [r4, #0]
}
 800060a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  tickstart = HAL_GetTick();
 800060c:	f7ff fe3c 	bl	8000288 <HAL_GetTick>
 8000610:	0007      	movs	r7, r0
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000612:	6823      	ldr	r3, [r4, #0]
 8000614:	681a      	ldr	r2, [r3, #0]
 8000616:	422a      	tst	r2, r5
 8000618:	d023      	beq.n	8000662 <HAL_ADC_PollForConversion+0x7e>
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800061a:	2280      	movs	r2, #128	; 0x80
 800061c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800061e:	0092      	lsls	r2, r2, #2
 8000620:	430a      	orrs	r2, r1
 8000622:	6462      	str	r2, [r4, #68]	; 0x44
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000624:	22c0      	movs	r2, #192	; 0xc0
 8000626:	68d9      	ldr	r1, [r3, #12]
 8000628:	0112      	lsls	r2, r2, #4
 800062a:	4211      	tst	r1, r2
 800062c:	d112      	bne.n	8000654 <HAL_ADC_PollForConversion+0x70>
 800062e:	6a22      	ldr	r2, [r4, #32]
 8000630:	2a00      	cmp	r2, #0
 8000632:	d10f      	bne.n	8000654 <HAL_ADC_PollForConversion+0x70>
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8000634:	681a      	ldr	r2, [r3, #0]
 8000636:	0712      	lsls	r2, r2, #28
 8000638:	d50c      	bpl.n	8000654 <HAL_ADC_PollForConversion+0x70>
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800063a:	689a      	ldr	r2, [r3, #8]
 800063c:	0752      	lsls	r2, r2, #29
 800063e:	d423      	bmi.n	8000688 <HAL_ADC_PollForConversion+0xa4>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000640:	210c      	movs	r1, #12
 8000642:	685a      	ldr	r2, [r3, #4]
 8000644:	438a      	bics	r2, r1
 8000646:	605a      	str	r2, [r3, #4]
        ADC_STATE_CLR_SET(hadc->State,
 8000648:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800064a:	4914      	ldr	r1, [pc, #80]	; (800069c <HAL_ADC_PollForConversion+0xb8>)
 800064c:	4011      	ands	r1, r2
 800064e:	2201      	movs	r2, #1
 8000650:	430a      	orrs	r2, r1
 8000652:	6462      	str	r2, [r4, #68]	; 0x44
  return HAL_OK;
 8000654:	2000      	movs	r0, #0
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8000656:	69a2      	ldr	r2, [r4, #24]
 8000658:	4282      	cmp	r2, r0
 800065a:	d1d6      	bne.n	800060a <HAL_ADC_PollForConversion+0x26>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800065c:	220c      	movs	r2, #12
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	e7d3      	b.n	800060a <HAL_ADC_PollForConversion+0x26>
    if(Timeout != HAL_MAX_DELAY)
 8000662:	1c72      	adds	r2, r6, #1
 8000664:	d0d6      	beq.n	8000614 <HAL_ADC_PollForConversion+0x30>
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8000666:	2e00      	cmp	r6, #0
 8000668:	d108      	bne.n	800067c <HAL_ADC_PollForConversion+0x98>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800066a:	2304      	movs	r3, #4
 800066c:	6c62      	ldr	r2, [r4, #68]	; 0x44
        __HAL_UNLOCK(hadc);
 800066e:	3440      	adds	r4, #64	; 0x40
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000670:	4313      	orrs	r3, r2
 8000672:	6063      	str	r3, [r4, #4]
        __HAL_UNLOCK(hadc);
 8000674:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8000676:	2003      	movs	r0, #3
        __HAL_UNLOCK(hadc);
 8000678:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 800067a:	e7c6      	b.n	800060a <HAL_ADC_PollForConversion+0x26>
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 800067c:	f7ff fe04 	bl	8000288 <HAL_GetTick>
 8000680:	1bc0      	subs	r0, r0, r7
 8000682:	4286      	cmp	r6, r0
 8000684:	d2c5      	bcs.n	8000612 <HAL_ADC_PollForConversion+0x2e>
 8000686:	e7f0      	b.n	800066a <HAL_ADC_PollForConversion+0x86>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000688:	2220      	movs	r2, #32
 800068a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800068c:	430a      	orrs	r2, r1
 800068e:	6462      	str	r2, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000690:	2201      	movs	r2, #1
 8000692:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8000694:	430a      	orrs	r2, r1
 8000696:	64a2      	str	r2, [r4, #72]	; 0x48
 8000698:	e7dc      	b.n	8000654 <HAL_ADC_PollForConversion+0x70>
 800069a:	46c0      	nop			; (mov r8, r8)
 800069c:	fffffefe 	.word	0xfffffefe

080006a0 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 80006a0:	6803      	ldr	r3, [r0, #0]
 80006a2:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 80006a4:	4770      	bx	lr

080006a6 <HAL_ADC_ConvCpltCallback>:
 80006a6:	4770      	bx	lr

080006a8 <HAL_ADC_LevelOutOfWindowCallback>:
 80006a8:	4770      	bx	lr

080006aa <HAL_ADC_ErrorCallback>:
}
 80006aa:	4770      	bx	lr

080006ac <HAL_ADC_IRQHandler>:
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80006ac:	2204      	movs	r2, #4
 80006ae:	6803      	ldr	r3, [r0, #0]
{
 80006b0:	b570      	push	{r4, r5, r6, lr}
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80006b2:	6819      	ldr	r1, [r3, #0]
{
 80006b4:	0004      	movs	r4, r0
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80006b6:	4211      	tst	r1, r2
 80006b8:	d002      	beq.n	80006c0 <HAL_ADC_IRQHandler+0x14>
 80006ba:	6859      	ldr	r1, [r3, #4]
 80006bc:	4211      	tst	r1, r2
 80006be:	d106      	bne.n	80006ce <HAL_ADC_IRQHandler+0x22>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80006c0:	2208      	movs	r2, #8
 80006c2:	6819      	ldr	r1, [r3, #0]
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80006c4:	4211      	tst	r1, r2
 80006c6:	d028      	beq.n	800071a <HAL_ADC_IRQHandler+0x6e>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80006c8:	6859      	ldr	r1, [r3, #4]
 80006ca:	4211      	tst	r1, r2
 80006cc:	d025      	beq.n	800071a <HAL_ADC_IRQHandler+0x6e>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80006ce:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80006d0:	06d2      	lsls	r2, r2, #27
 80006d2:	d404      	bmi.n	80006de <HAL_ADC_IRQHandler+0x32>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80006d4:	2280      	movs	r2, #128	; 0x80
 80006d6:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80006d8:	0092      	lsls	r2, r2, #2
 80006da:	430a      	orrs	r2, r1
 80006dc:	6462      	str	r2, [r4, #68]	; 0x44
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80006de:	22c0      	movs	r2, #192	; 0xc0
 80006e0:	68d9      	ldr	r1, [r3, #12]
 80006e2:	0112      	lsls	r2, r2, #4
 80006e4:	4211      	tst	r1, r2
 80006e6:	d112      	bne.n	800070e <HAL_ADC_IRQHandler+0x62>
 80006e8:	6a22      	ldr	r2, [r4, #32]
 80006ea:	2a00      	cmp	r2, #0
 80006ec:	d10f      	bne.n	800070e <HAL_ADC_IRQHandler+0x62>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80006ee:	681a      	ldr	r2, [r3, #0]
 80006f0:	0712      	lsls	r2, r2, #28
 80006f2:	d50c      	bpl.n	800070e <HAL_ADC_IRQHandler+0x62>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80006f4:	689a      	ldr	r2, [r3, #8]
 80006f6:	0752      	lsls	r2, r2, #29
 80006f8:	d43c      	bmi.n	8000774 <HAL_ADC_IRQHandler+0xc8>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80006fa:	210c      	movs	r1, #12
 80006fc:	685a      	ldr	r2, [r3, #4]
 80006fe:	438a      	bics	r2, r1
 8000700:	605a      	str	r2, [r3, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8000702:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000704:	4a20      	ldr	r2, [pc, #128]	; (8000788 <HAL_ADC_IRQHandler+0xdc>)
 8000706:	401a      	ands	r2, r3
 8000708:	2301      	movs	r3, #1
 800070a:	4313      	orrs	r3, r2
 800070c:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_ADC_ConvCpltCallback(hadc);
 800070e:	0020      	movs	r0, r4
 8000710:	f7ff ffc9 	bl	80006a6 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8000714:	220c      	movs	r2, #12
 8000716:	6823      	ldr	r3, [r4, #0]
 8000718:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 800071a:	2580      	movs	r5, #128	; 0x80
 800071c:	6823      	ldr	r3, [r4, #0]
 800071e:	681a      	ldr	r2, [r3, #0]
 8000720:	422a      	tst	r2, r5
 8000722:	d00c      	beq.n	800073e <HAL_ADC_IRQHandler+0x92>
 8000724:	685b      	ldr	r3, [r3, #4]
 8000726:	422b      	tst	r3, r5
 8000728:	d009      	beq.n	800073e <HAL_ADC_IRQHandler+0x92>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800072a:	2380      	movs	r3, #128	; 0x80
 800072c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800072e:	025b      	lsls	r3, r3, #9
 8000730:	4313      	orrs	r3, r2
 8000732:	6463      	str	r3, [r4, #68]	; 0x44
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000734:	0020      	movs	r0, r4
 8000736:	f7ff ffb7 	bl	80006a8 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800073a:	6823      	ldr	r3, [r4, #0]
 800073c:	601d      	str	r5, [r3, #0]
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 800073e:	2210      	movs	r2, #16
 8000740:	6823      	ldr	r3, [r4, #0]
 8000742:	6819      	ldr	r1, [r3, #0]
 8000744:	4211      	tst	r1, r2
 8000746:	d014      	beq.n	8000772 <HAL_ADC_IRQHandler+0xc6>
 8000748:	6859      	ldr	r1, [r3, #4]
 800074a:	4211      	tst	r1, r2
 800074c:	d011      	beq.n	8000772 <HAL_ADC_IRQHandler+0xc6>
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 800074e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000750:	2a01      	cmp	r2, #1
 8000752:	d002      	beq.n	800075a <HAL_ADC_IRQHandler+0xae>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 8000754:	68da      	ldr	r2, [r3, #12]
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8000756:	07d2      	lsls	r2, r2, #31
 8000758:	d508      	bpl.n	800076c <HAL_ADC_IRQHandler+0xc0>
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800075a:	2202      	movs	r2, #2
 800075c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
      HAL_ADC_ErrorCallback(hadc);
 800075e:	0020      	movs	r0, r4
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8000760:	430a      	orrs	r2, r1
 8000762:	64a2      	str	r2, [r4, #72]	; 0x48
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8000764:	2210      	movs	r2, #16
 8000766:	601a      	str	r2, [r3, #0]
      HAL_ADC_ErrorCallback(hadc);
 8000768:	f7ff ff9f 	bl	80006aa <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800076c:	2210      	movs	r2, #16
 800076e:	6823      	ldr	r3, [r4, #0]
 8000770:	601a      	str	r2, [r3, #0]
}
 8000772:	bd70      	pop	{r4, r5, r6, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000774:	2320      	movs	r3, #32
 8000776:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000778:	4313      	orrs	r3, r2
 800077a:	6463      	str	r3, [r4, #68]	; 0x44
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800077c:	2301      	movs	r3, #1
 800077e:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8000780:	4313      	orrs	r3, r2
 8000782:	64a3      	str	r3, [r4, #72]	; 0x48
 8000784:	e7c3      	b.n	800070e <HAL_ADC_IRQHandler+0x62>
 8000786:	46c0      	nop			; (mov r8, r8)
 8000788:	fffffefe 	.word	0xfffffefe

0800078c <HAL_ADC_ConfigChannel>:
{
 800078c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0U;
 800078e:	2300      	movs	r3, #0
  __HAL_LOCK(hadc);
 8000790:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0U;
 8000792:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000794:	3440      	adds	r4, #64	; 0x40
 8000796:	7823      	ldrb	r3, [r4, #0]
{
 8000798:	0005      	movs	r5, r0
  __HAL_LOCK(hadc);
 800079a:	2002      	movs	r0, #2
 800079c:	2b01      	cmp	r3, #1
 800079e:	d02b      	beq.n	80007f8 <HAL_ADC_ConfigChannel+0x6c>
 80007a0:	2301      	movs	r3, #1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80007a2:	682a      	ldr	r2, [r5, #0]
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80007a4:	6bae      	ldr	r6, [r5, #56]	; 0x38
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80007a6:	6890      	ldr	r0, [r2, #8]
  __HAL_LOCK(hadc);
 80007a8:	7023      	strb	r3, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80007aa:	0740      	lsls	r0, r0, #29
 80007ac:	d452      	bmi.n	8000854 <HAL_ADC_ConfigChannel+0xc8>
    if (sConfig->Rank != ADC_RANK_NONE)
 80007ae:	482c      	ldr	r0, [pc, #176]	; (8000860 <HAL_ADC_ConfigChannel+0xd4>)
 80007b0:	684f      	ldr	r7, [r1, #4]
 80007b2:	680d      	ldr	r5, [r1, #0]
 80007b4:	4287      	cmp	r7, r0
 80007b6:	d03b      	beq.n	8000830 <HAL_ADC_ConfigChannel+0xa4>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80007b8:	40ab      	lsls	r3, r5
 80007ba:	0018      	movs	r0, r3
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80007bc:	2380      	movs	r3, #128	; 0x80
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80007be:	6a97      	ldr	r7, [r2, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80007c0:	055b      	lsls	r3, r3, #21
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80007c2:	4338      	orrs	r0, r7
 80007c4:	6290      	str	r0, [r2, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80007c6:	429e      	cmp	r6, r3
 80007c8:	d00f      	beq.n	80007ea <HAL_ADC_ConfigChannel+0x5e>
 80007ca:	3e01      	subs	r6, #1
 80007cc:	2e06      	cmp	r6, #6
 80007ce:	d90c      	bls.n	80007ea <HAL_ADC_ConfigChannel+0x5e>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80007d0:	688b      	ldr	r3, [r1, #8]
 80007d2:	2107      	movs	r1, #7
 80007d4:	6950      	ldr	r0, [r2, #20]
 80007d6:	4008      	ands	r0, r1
 80007d8:	4283      	cmp	r3, r0
 80007da:	d006      	beq.n	80007ea <HAL_ADC_ConfigChannel+0x5e>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80007dc:	6950      	ldr	r0, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80007de:	400b      	ands	r3, r1
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80007e0:	4388      	bics	r0, r1
 80007e2:	6150      	str	r0, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80007e4:	6950      	ldr	r0, [r2, #20]
 80007e6:	4303      	orrs	r3, r0
 80007e8:	6153      	str	r3, [r2, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80007ea:	002b      	movs	r3, r5
 80007ec:	3b10      	subs	r3, #16
 80007ee:	2b01      	cmp	r3, #1
 80007f0:	d903      	bls.n	80007fa <HAL_ADC_ConfigChannel+0x6e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80007f2:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 80007f4:	2300      	movs	r3, #0
 80007f6:	7023      	strb	r3, [r4, #0]
}
 80007f8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80007fa:	4b1a      	ldr	r3, [pc, #104]	; (8000864 <HAL_ADC_ConfigChannel+0xd8>)
 80007fc:	2280      	movs	r2, #128	; 0x80
 80007fe:	6819      	ldr	r1, [r3, #0]
 8000800:	2d10      	cmp	r5, #16
 8000802:	d013      	beq.n	800082c <HAL_ADC_ConfigChannel+0xa0>
 8000804:	03d2      	lsls	r2, r2, #15
 8000806:	430a      	orrs	r2, r1
 8000808:	601a      	str	r2, [r3, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800080a:	2d10      	cmp	r5, #16
 800080c:	d1f1      	bne.n	80007f2 <HAL_ADC_ConfigChannel+0x66>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800080e:	4b16      	ldr	r3, [pc, #88]	; (8000868 <HAL_ADC_ConfigChannel+0xdc>)
 8000810:	4916      	ldr	r1, [pc, #88]	; (800086c <HAL_ADC_ConfigChannel+0xe0>)
 8000812:	6818      	ldr	r0, [r3, #0]
 8000814:	f7ff fc82 	bl	800011c <__udivsi3>
 8000818:	230a      	movs	r3, #10
 800081a:	4358      	muls	r0, r3
 800081c:	9001      	str	r0, [sp, #4]
          while(wait_loop_index != 0U)
 800081e:	9b01      	ldr	r3, [sp, #4]
 8000820:	2b00      	cmp	r3, #0
 8000822:	d0e6      	beq.n	80007f2 <HAL_ADC_ConfigChannel+0x66>
            wait_loop_index--;
 8000824:	9b01      	ldr	r3, [sp, #4]
 8000826:	3b01      	subs	r3, #1
 8000828:	9301      	str	r3, [sp, #4]
 800082a:	e7f8      	b.n	800081e <HAL_ADC_ConfigChannel+0x92>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800082c:	0412      	lsls	r2, r2, #16
 800082e:	e7ea      	b.n	8000806 <HAL_ADC_ConfigChannel+0x7a>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000830:	40ab      	lsls	r3, r5
 8000832:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8000834:	4399      	bics	r1, r3
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000836:	002b      	movs	r3, r5
 8000838:	3b10      	subs	r3, #16
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 800083a:	6291      	str	r1, [r2, #40]	; 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800083c:	2b01      	cmp	r3, #1
 800083e:	d8d8      	bhi.n	80007f2 <HAL_ADC_ConfigChannel+0x66>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000840:	4b08      	ldr	r3, [pc, #32]	; (8000864 <HAL_ADC_ConfigChannel+0xd8>)
 8000842:	681a      	ldr	r2, [r3, #0]
 8000844:	2d10      	cmp	r5, #16
 8000846:	d003      	beq.n	8000850 <HAL_ADC_ConfigChannel+0xc4>
 8000848:	4909      	ldr	r1, [pc, #36]	; (8000870 <HAL_ADC_ConfigChannel+0xe4>)
 800084a:	400a      	ands	r2, r1
 800084c:	601a      	str	r2, [r3, #0]
 800084e:	e7d0      	b.n	80007f2 <HAL_ADC_ConfigChannel+0x66>
 8000850:	4908      	ldr	r1, [pc, #32]	; (8000874 <HAL_ADC_ConfigChannel+0xe8>)
 8000852:	e7fa      	b.n	800084a <HAL_ADC_ConfigChannel+0xbe>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000854:	2220      	movs	r2, #32
 8000856:	6c69      	ldr	r1, [r5, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 8000858:	0018      	movs	r0, r3
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800085a:	430a      	orrs	r2, r1
 800085c:	646a      	str	r2, [r5, #68]	; 0x44
 800085e:	e7c9      	b.n	80007f4 <HAL_ADC_ConfigChannel+0x68>
 8000860:	00001001 	.word	0x00001001
 8000864:	40012708 	.word	0x40012708
 8000868:	20000000 	.word	0x20000000
 800086c:	000f4240 	.word	0x000f4240
 8000870:	ffbfffff 	.word	0xffbfffff
 8000874:	ff7fffff 	.word	0xff7fffff

08000878 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000878:	b570      	push	{r4, r5, r6, lr}
 800087a:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 800087c:	2800      	cmp	r0, #0
 800087e:	da14      	bge.n	80008aa <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000880:	230f      	movs	r3, #15
 8000882:	b2c0      	uxtb	r0, r0
 8000884:	4003      	ands	r3, r0
 8000886:	3b08      	subs	r3, #8
 8000888:	4a11      	ldr	r2, [pc, #68]	; (80008d0 <HAL_NVIC_SetPriority+0x58>)
 800088a:	089b      	lsrs	r3, r3, #2
 800088c:	009b      	lsls	r3, r3, #2
 800088e:	189b      	adds	r3, r3, r2
 8000890:	2203      	movs	r2, #3
 8000892:	4010      	ands	r0, r2
 8000894:	4090      	lsls	r0, r2
 8000896:	32fc      	adds	r2, #252	; 0xfc
 8000898:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800089a:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800089c:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800089e:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008a0:	69dc      	ldr	r4, [r3, #28]
 80008a2:	43ac      	bics	r4, r5
 80008a4:	4321      	orrs	r1, r4
 80008a6:	61d9      	str	r1, [r3, #28]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80008a8:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008aa:	2503      	movs	r5, #3
 80008ac:	0883      	lsrs	r3, r0, #2
 80008ae:	4028      	ands	r0, r5
 80008b0:	40a8      	lsls	r0, r5
 80008b2:	35fc      	adds	r5, #252	; 0xfc
 80008b4:	002e      	movs	r6, r5
 80008b6:	4a07      	ldr	r2, [pc, #28]	; (80008d4 <HAL_NVIC_SetPriority+0x5c>)
 80008b8:	009b      	lsls	r3, r3, #2
 80008ba:	189b      	adds	r3, r3, r2
 80008bc:	22c0      	movs	r2, #192	; 0xc0
 80008be:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008c0:	4029      	ands	r1, r5
 80008c2:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008c4:	0092      	lsls	r2, r2, #2
 80008c6:	589c      	ldr	r4, [r3, r2]
 80008c8:	43b4      	bics	r4, r6
 80008ca:	4321      	orrs	r1, r4
 80008cc:	5099      	str	r1, [r3, r2]
 80008ce:	e7eb      	b.n	80008a8 <HAL_NVIC_SetPriority+0x30>
 80008d0:	e000ed00 	.word	0xe000ed00
 80008d4:	e000e100 	.word	0xe000e100

080008d8 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80008d8:	231f      	movs	r3, #31
 80008da:	4018      	ands	r0, r3
 80008dc:	3b1e      	subs	r3, #30
 80008de:	4083      	lsls	r3, r0
 80008e0:	4a01      	ldr	r2, [pc, #4]	; (80008e8 <HAL_NVIC_EnableIRQ+0x10>)
 80008e2:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80008e4:	4770      	bx	lr
 80008e6:	46c0      	nop			; (mov r8, r8)
 80008e8:	e000e100 	.word	0xe000e100

080008ec <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008ec:	4a09      	ldr	r2, [pc, #36]	; (8000914 <HAL_SYSTICK_Config+0x28>)
 80008ee:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 80008f0:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008f2:	4293      	cmp	r3, r2
 80008f4:	d80d      	bhi.n	8000912 <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008f6:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008f8:	4a07      	ldr	r2, [pc, #28]	; (8000918 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008fa:	4808      	ldr	r0, [pc, #32]	; (800091c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008fc:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008fe:	6a03      	ldr	r3, [r0, #32]
 8000900:	0609      	lsls	r1, r1, #24
 8000902:	021b      	lsls	r3, r3, #8
 8000904:	0a1b      	lsrs	r3, r3, #8
 8000906:	430b      	orrs	r3, r1
 8000908:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800090a:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800090c:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800090e:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000910:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000912:	4770      	bx	lr
 8000914:	00ffffff 	.word	0x00ffffff
 8000918:	e000e010 	.word	0xe000e010
 800091c:	e000ed00 	.word	0xe000ed00

08000920 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000920:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000922:	680b      	ldr	r3, [r1, #0]
{ 
 8000924:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000926:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00U;
 8000928:	2300      	movs	r3, #0
{ 
 800092a:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != RESET)
 800092c:	9a02      	ldr	r2, [sp, #8]
 800092e:	40da      	lsrs	r2, r3
 8000930:	d101      	bne.n	8000936 <HAL_GPIO_Init+0x16>
      }
    }
    
    position++;
  } 
}
 8000932:	b007      	add	sp, #28
 8000934:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000936:	2201      	movs	r2, #1
 8000938:	409a      	lsls	r2, r3
 800093a:	9203      	str	r2, [sp, #12]
 800093c:	9903      	ldr	r1, [sp, #12]
 800093e:	9a02      	ldr	r2, [sp, #8]
 8000940:	400a      	ands	r2, r1
 8000942:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 8000944:	d100      	bne.n	8000948 <HAL_GPIO_Init+0x28>
 8000946:	e08c      	b.n	8000a62 <HAL_GPIO_Init+0x142>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000948:	9a01      	ldr	r2, [sp, #4]
 800094a:	2110      	movs	r1, #16
 800094c:	6852      	ldr	r2, [r2, #4]
 800094e:	0016      	movs	r6, r2
 8000950:	438e      	bics	r6, r1
 8000952:	2e02      	cmp	r6, #2
 8000954:	d10e      	bne.n	8000974 <HAL_GPIO_Init+0x54>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8000956:	2507      	movs	r5, #7
 8000958:	401d      	ands	r5, r3
 800095a:	00ad      	lsls	r5, r5, #2
 800095c:	3901      	subs	r1, #1
 800095e:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3];
 8000960:	08dc      	lsrs	r4, r3, #3
 8000962:	00a4      	lsls	r4, r4, #2
 8000964:	1904      	adds	r4, r0, r4
 8000966:	6a27      	ldr	r7, [r4, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8000968:	438f      	bics	r7, r1
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 800096a:	9901      	ldr	r1, [sp, #4]
 800096c:	6909      	ldr	r1, [r1, #16]
 800096e:	40a9      	lsls	r1, r5
 8000970:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 8000972:	6227      	str	r7, [r4, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000974:	2403      	movs	r4, #3
 8000976:	005f      	lsls	r7, r3, #1
 8000978:	40bc      	lsls	r4, r7
 800097a:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 800097c:	6805      	ldr	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800097e:	3e01      	subs	r6, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000980:	4025      	ands	r5, r4
 8000982:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000984:	2503      	movs	r5, #3
 8000986:	4015      	ands	r5, r2
 8000988:	40bd      	lsls	r5, r7
 800098a:	4661      	mov	r1, ip
 800098c:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 800098e:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000990:	2e01      	cmp	r6, #1
 8000992:	d80f      	bhi.n	80009b4 <HAL_GPIO_Init+0x94>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000994:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR; 
 8000996:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000998:	68cd      	ldr	r5, [r1, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800099a:	4026      	ands	r6, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 800099c:	40bd      	lsls	r5, r7
 800099e:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 80009a0:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 80009a2:	6846      	ldr	r6, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80009a4:	9903      	ldr	r1, [sp, #12]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80009a6:	0915      	lsrs	r5, r2, #4
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80009a8:	438e      	bics	r6, r1
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80009aa:	2101      	movs	r1, #1
 80009ac:	400d      	ands	r5, r1
 80009ae:	409d      	lsls	r5, r3
 80009b0:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 80009b2:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 80009b4:	68c5      	ldr	r5, [r0, #12]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80009b6:	9901      	ldr	r1, [sp, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 80009b8:	402c      	ands	r4, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80009ba:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80009bc:	2180      	movs	r1, #128	; 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80009be:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80009c0:	0549      	lsls	r1, r1, #21
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80009c2:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 80009c4:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80009c6:	420a      	tst	r2, r1
 80009c8:	d04b      	beq.n	8000a62 <HAL_GPIO_Init+0x142>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ca:	2101      	movs	r1, #1
 80009cc:	4c26      	ldr	r4, [pc, #152]	; (8000a68 <HAL_GPIO_Init+0x148>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80009ce:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009d0:	69a5      	ldr	r5, [r4, #24]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80009d2:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009d4:	430d      	orrs	r5, r1
 80009d6:	61a5      	str	r5, [r4, #24]
 80009d8:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 80009da:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009dc:	400c      	ands	r4, r1
 80009de:	9405      	str	r4, [sp, #20]
 80009e0:	9c05      	ldr	r4, [sp, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80009e2:	240f      	movs	r4, #15
 80009e4:	4921      	ldr	r1, [pc, #132]	; (8000a6c <HAL_GPIO_Init+0x14c>)
 80009e6:	00ad      	lsls	r5, r5, #2
 80009e8:	00b6      	lsls	r6, r6, #2
 80009ea:	186d      	adds	r5, r5, r1
 80009ec:	40b4      	lsls	r4, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80009ee:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2];
 80009f0:	68af      	ldr	r7, [r5, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80009f2:	05c9      	lsls	r1, r1, #23
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80009f4:	43a7      	bics	r7, r4
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80009f6:	2400      	movs	r4, #0
 80009f8:	4288      	cmp	r0, r1
 80009fa:	d00c      	beq.n	8000a16 <HAL_GPIO_Init+0xf6>
 80009fc:	491c      	ldr	r1, [pc, #112]	; (8000a70 <HAL_GPIO_Init+0x150>)
 80009fe:	3401      	adds	r4, #1
 8000a00:	4288      	cmp	r0, r1
 8000a02:	d008      	beq.n	8000a16 <HAL_GPIO_Init+0xf6>
 8000a04:	491b      	ldr	r1, [pc, #108]	; (8000a74 <HAL_GPIO_Init+0x154>)
 8000a06:	3401      	adds	r4, #1
 8000a08:	4288      	cmp	r0, r1
 8000a0a:	d004      	beq.n	8000a16 <HAL_GPIO_Init+0xf6>
 8000a0c:	491a      	ldr	r1, [pc, #104]	; (8000a78 <HAL_GPIO_Init+0x158>)
 8000a0e:	3403      	adds	r4, #3
 8000a10:	4288      	cmp	r0, r1
 8000a12:	d100      	bne.n	8000a16 <HAL_GPIO_Init+0xf6>
 8000a14:	3c02      	subs	r4, #2
 8000a16:	40b4      	lsls	r4, r6
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000a18:	9900      	ldr	r1, [sp, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a1a:	433c      	orrs	r4, r7
          SET_BIT(temp, iocurrent); 
 8000a1c:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2] = temp;
 8000a1e:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 8000a20:	4c16      	ldr	r4, [pc, #88]	; (8000a7c <HAL_GPIO_Init+0x15c>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000a22:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 8000a24:	6827      	ldr	r7, [r4, #0]
          SET_BIT(temp, iocurrent); 
 8000a26:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a28:	03d1      	lsls	r1, r2, #15
 8000a2a:	d401      	bmi.n	8000a30 <HAL_GPIO_Init+0x110>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000a2c:	003e      	movs	r6, r7
 8000a2e:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 8000a30:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 8000a32:	6867      	ldr	r7, [r4, #4]
          SET_BIT(temp, iocurrent); 
 8000a34:	9e00      	ldr	r6, [sp, #0]
 8000a36:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a38:	0391      	lsls	r1, r2, #14
 8000a3a:	d401      	bmi.n	8000a40 <HAL_GPIO_Init+0x120>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8000a3c:	003e      	movs	r6, r7
 8000a3e:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 8000a40:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 8000a42:	68a7      	ldr	r7, [r4, #8]
          SET_BIT(temp, iocurrent); 
 8000a44:	9e00      	ldr	r6, [sp, #0]
 8000a46:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a48:	02d1      	lsls	r1, r2, #11
 8000a4a:	d401      	bmi.n	8000a50 <HAL_GPIO_Init+0x130>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000a4c:	003e      	movs	r6, r7
 8000a4e:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 8000a50:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 8000a52:	68e6      	ldr	r6, [r4, #12]
          SET_BIT(temp, iocurrent); 
 8000a54:	9f00      	ldr	r7, [sp, #0]
 8000a56:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a58:	0292      	lsls	r2, r2, #10
 8000a5a:	d401      	bmi.n	8000a60 <HAL_GPIO_Init+0x140>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000a5c:	402e      	ands	r6, r5
 8000a5e:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 8000a60:	60e7      	str	r7, [r4, #12]
    position++;
 8000a62:	3301      	adds	r3, #1
 8000a64:	e762      	b.n	800092c <HAL_GPIO_Init+0xc>
 8000a66:	46c0      	nop			; (mov r8, r8)
 8000a68:	40021000 	.word	0x40021000
 8000a6c:	40010000 	.word	0x40010000
 8000a70:	48000400 	.word	0x48000400
 8000a74:	48000800 	.word	0x48000800
 8000a78:	48000c00 	.word	0x48000c00
 8000a7c:	40010400 	.word	0x40010400

08000a80 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000a80:	6900      	ldr	r0, [r0, #16]
 8000a82:	4008      	ands	r0, r1
 8000a84:	1e41      	subs	r1, r0, #1
 8000a86:	4188      	sbcs	r0, r1
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8000a88:	b2c0      	uxtb	r0, r0
  }
 8000a8a:	4770      	bx	lr

08000a8c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000a8c:	2a00      	cmp	r2, #0
 8000a8e:	d001      	beq.n	8000a94 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000a90:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000a92:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000a94:	6281      	str	r1, [r0, #40]	; 0x28
}
 8000a96:	e7fc      	b.n	8000a92 <HAL_GPIO_WritePin+0x6>

08000a98 <HAL_PWR_EnableWakeUpPin>:
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
  /* Check the parameters */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
  /* Enable the EWUPx pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 8000a98:	4a02      	ldr	r2, [pc, #8]	; (8000aa4 <HAL_PWR_EnableWakeUpPin+0xc>)
 8000a9a:	6853      	ldr	r3, [r2, #4]
 8000a9c:	4318      	orrs	r0, r3
 8000a9e:	6050      	str	r0, [r2, #4]
}
 8000aa0:	4770      	bx	lr
 8000aa2:	46c0      	nop			; (mov r8, r8)
 8000aa4:	40007000 	.word	0x40007000

08000aa8 <HAL_PWR_EnterSTANDBYMode>:
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
  /* Select STANDBY mode */
  PWR->CR |= (uint32_t)PWR_CR_PDDS;
 8000aa8:	2302      	movs	r3, #2
 8000aaa:	4a05      	ldr	r2, [pc, #20]	; (8000ac0 <HAL_PWR_EnterSTANDBYMode+0x18>)
 8000aac:	6811      	ldr	r1, [r2, #0]
 8000aae:	430b      	orrs	r3, r1
 8000ab0:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 8000ab2:	2304      	movs	r3, #4
 8000ab4:	4a03      	ldr	r2, [pc, #12]	; (8000ac4 <HAL_PWR_EnterSTANDBYMode+0x1c>)
 8000ab6:	6911      	ldr	r1, [r2, #16]
 8000ab8:	430b      	orrs	r3, r1
 8000aba:	6113      	str	r3, [r2, #16]
  \brief   Wait For Interrupt
  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
 */
__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 8000abc:	bf30      	wfi
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
}
 8000abe:	4770      	bx	lr
 8000ac0:	40007000 	.word	0x40007000
 8000ac4:	e000ed00 	.word	0xe000ed00

08000ac8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ac8:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000aca:	6803      	ldr	r3, [r0, #0]
{
 8000acc:	b085      	sub	sp, #20
 8000ace:	0005      	movs	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ad0:	07db      	lsls	r3, r3, #31
 8000ad2:	d42f      	bmi.n	8000b34 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ad4:	682b      	ldr	r3, [r5, #0]
 8000ad6:	079b      	lsls	r3, r3, #30
 8000ad8:	d500      	bpl.n	8000adc <HAL_RCC_OscConfig+0x14>
 8000ada:	e081      	b.n	8000be0 <HAL_RCC_OscConfig+0x118>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000adc:	682b      	ldr	r3, [r5, #0]
 8000ade:	071b      	lsls	r3, r3, #28
 8000ae0:	d500      	bpl.n	8000ae4 <HAL_RCC_OscConfig+0x1c>
 8000ae2:	e0bc      	b.n	8000c5e <HAL_RCC_OscConfig+0x196>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ae4:	682b      	ldr	r3, [r5, #0]
 8000ae6:	075b      	lsls	r3, r3, #29
 8000ae8:	d500      	bpl.n	8000aec <HAL_RCC_OscConfig+0x24>
 8000aea:	e0df      	b.n	8000cac <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000aec:	682b      	ldr	r3, [r5, #0]
 8000aee:	06db      	lsls	r3, r3, #27
 8000af0:	d51a      	bpl.n	8000b28 <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000af2:	696a      	ldr	r2, [r5, #20]
 8000af4:	4cb5      	ldr	r4, [pc, #724]	; (8000dcc <HAL_RCC_OscConfig+0x304>)
 8000af6:	2304      	movs	r3, #4
 8000af8:	2a01      	cmp	r2, #1
 8000afa:	d000      	beq.n	8000afe <HAL_RCC_OscConfig+0x36>
 8000afc:	e14b      	b.n	8000d96 <HAL_RCC_OscConfig+0x2ce>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000afe:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000b00:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000b02:	430b      	orrs	r3, r1
 8000b04:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8000b06:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000b08:	431a      	orrs	r2, r3
 8000b0a:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000b0c:	f7ff fbbc 	bl	8000288 <HAL_GetTick>
 8000b10:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000b12:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000b14:	4233      	tst	r3, r6
 8000b16:	d100      	bne.n	8000b1a <HAL_RCC_OscConfig+0x52>
 8000b18:	e136      	b.n	8000d88 <HAL_RCC_OscConfig+0x2c0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000b1a:	21f8      	movs	r1, #248	; 0xf8
 8000b1c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000b1e:	69ab      	ldr	r3, [r5, #24]
 8000b20:	438a      	bics	r2, r1
 8000b22:	00db      	lsls	r3, r3, #3
 8000b24:	4313      	orrs	r3, r2
 8000b26:	6363      	str	r3, [r4, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000b28:	6a29      	ldr	r1, [r5, #32]
 8000b2a:	2900      	cmp	r1, #0
 8000b2c:	d000      	beq.n	8000b30 <HAL_RCC_OscConfig+0x68>
 8000b2e:	e159      	b.n	8000de4 <HAL_RCC_OscConfig+0x31c>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000b30:	2000      	movs	r0, #0
 8000b32:	e013      	b.n	8000b5c <HAL_RCC_OscConfig+0x94>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000b34:	210c      	movs	r1, #12
 8000b36:	4ca5      	ldr	r4, [pc, #660]	; (8000dcc <HAL_RCC_OscConfig+0x304>)
 8000b38:	6862      	ldr	r2, [r4, #4]
 8000b3a:	400a      	ands	r2, r1
 8000b3c:	2a04      	cmp	r2, #4
 8000b3e:	d006      	beq.n	8000b4e <HAL_RCC_OscConfig+0x86>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b40:	6863      	ldr	r3, [r4, #4]
 8000b42:	400b      	ands	r3, r1
 8000b44:	2b08      	cmp	r3, #8
 8000b46:	d10b      	bne.n	8000b60 <HAL_RCC_OscConfig+0x98>
 8000b48:	6863      	ldr	r3, [r4, #4]
 8000b4a:	03db      	lsls	r3, r3, #15
 8000b4c:	d508      	bpl.n	8000b60 <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b4e:	6823      	ldr	r3, [r4, #0]
 8000b50:	039b      	lsls	r3, r3, #14
 8000b52:	d5bf      	bpl.n	8000ad4 <HAL_RCC_OscConfig+0xc>
 8000b54:	686b      	ldr	r3, [r5, #4]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d1bc      	bne.n	8000ad4 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000b5a:	2001      	movs	r0, #1
}
 8000b5c:	b005      	add	sp, #20
 8000b5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b60:	686b      	ldr	r3, [r5, #4]
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d113      	bne.n	8000b8e <HAL_RCC_OscConfig+0xc6>
 8000b66:	2380      	movs	r3, #128	; 0x80
 8000b68:	6822      	ldr	r2, [r4, #0]
 8000b6a:	025b      	lsls	r3, r3, #9
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000b70:	f7ff fb8a 	bl	8000288 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b74:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000b76:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b78:	02b6      	lsls	r6, r6, #10
 8000b7a:	6823      	ldr	r3, [r4, #0]
 8000b7c:	4233      	tst	r3, r6
 8000b7e:	d1a9      	bne.n	8000ad4 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b80:	f7ff fb82 	bl	8000288 <HAL_GetTick>
 8000b84:	1bc0      	subs	r0, r0, r7
 8000b86:	2864      	cmp	r0, #100	; 0x64
 8000b88:	d9f7      	bls.n	8000b7a <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
 8000b8a:	2003      	movs	r0, #3
 8000b8c:	e7e6      	b.n	8000b5c <HAL_RCC_OscConfig+0x94>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d116      	bne.n	8000bc0 <HAL_RCC_OscConfig+0xf8>
 8000b92:	6823      	ldr	r3, [r4, #0]
 8000b94:	4a8e      	ldr	r2, [pc, #568]	; (8000dd0 <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b96:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b98:	4013      	ands	r3, r2
 8000b9a:	6023      	str	r3, [r4, #0]
 8000b9c:	6823      	ldr	r3, [r4, #0]
 8000b9e:	4a8d      	ldr	r2, [pc, #564]	; (8000dd4 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ba0:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ba2:	4013      	ands	r3, r2
 8000ba4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000ba6:	f7ff fb6f 	bl	8000288 <HAL_GetTick>
 8000baa:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bac:	6823      	ldr	r3, [r4, #0]
 8000bae:	4233      	tst	r3, r6
 8000bb0:	d100      	bne.n	8000bb4 <HAL_RCC_OscConfig+0xec>
 8000bb2:	e78f      	b.n	8000ad4 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000bb4:	f7ff fb68 	bl	8000288 <HAL_GetTick>
 8000bb8:	1bc0      	subs	r0, r0, r7
 8000bba:	2864      	cmp	r0, #100	; 0x64
 8000bbc:	d9f6      	bls.n	8000bac <HAL_RCC_OscConfig+0xe4>
 8000bbe:	e7e4      	b.n	8000b8a <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bc0:	2b05      	cmp	r3, #5
 8000bc2:	d105      	bne.n	8000bd0 <HAL_RCC_OscConfig+0x108>
 8000bc4:	2380      	movs	r3, #128	; 0x80
 8000bc6:	6822      	ldr	r2, [r4, #0]
 8000bc8:	02db      	lsls	r3, r3, #11
 8000bca:	4313      	orrs	r3, r2
 8000bcc:	6023      	str	r3, [r4, #0]
 8000bce:	e7ca      	b.n	8000b66 <HAL_RCC_OscConfig+0x9e>
 8000bd0:	6823      	ldr	r3, [r4, #0]
 8000bd2:	4a7f      	ldr	r2, [pc, #508]	; (8000dd0 <HAL_RCC_OscConfig+0x308>)
 8000bd4:	4013      	ands	r3, r2
 8000bd6:	6023      	str	r3, [r4, #0]
 8000bd8:	6823      	ldr	r3, [r4, #0]
 8000bda:	4a7e      	ldr	r2, [pc, #504]	; (8000dd4 <HAL_RCC_OscConfig+0x30c>)
 8000bdc:	4013      	ands	r3, r2
 8000bde:	e7c6      	b.n	8000b6e <HAL_RCC_OscConfig+0xa6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000be0:	220c      	movs	r2, #12
 8000be2:	4c7a      	ldr	r4, [pc, #488]	; (8000dcc <HAL_RCC_OscConfig+0x304>)
 8000be4:	6863      	ldr	r3, [r4, #4]
 8000be6:	4213      	tst	r3, r2
 8000be8:	d006      	beq.n	8000bf8 <HAL_RCC_OscConfig+0x130>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000bea:	6863      	ldr	r3, [r4, #4]
 8000bec:	4013      	ands	r3, r2
 8000bee:	2b08      	cmp	r3, #8
 8000bf0:	d110      	bne.n	8000c14 <HAL_RCC_OscConfig+0x14c>
 8000bf2:	6863      	ldr	r3, [r4, #4]
 8000bf4:	03db      	lsls	r3, r3, #15
 8000bf6:	d40d      	bmi.n	8000c14 <HAL_RCC_OscConfig+0x14c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bf8:	6823      	ldr	r3, [r4, #0]
 8000bfa:	079b      	lsls	r3, r3, #30
 8000bfc:	d502      	bpl.n	8000c04 <HAL_RCC_OscConfig+0x13c>
 8000bfe:	68eb      	ldr	r3, [r5, #12]
 8000c00:	2b01      	cmp	r3, #1
 8000c02:	d1aa      	bne.n	8000b5a <HAL_RCC_OscConfig+0x92>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c04:	21f8      	movs	r1, #248	; 0xf8
 8000c06:	6822      	ldr	r2, [r4, #0]
 8000c08:	692b      	ldr	r3, [r5, #16]
 8000c0a:	438a      	bics	r2, r1
 8000c0c:	00db      	lsls	r3, r3, #3
 8000c0e:	4313      	orrs	r3, r2
 8000c10:	6023      	str	r3, [r4, #0]
 8000c12:	e763      	b.n	8000adc <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c14:	68ea      	ldr	r2, [r5, #12]
 8000c16:	2301      	movs	r3, #1
 8000c18:	2a00      	cmp	r2, #0
 8000c1a:	d00f      	beq.n	8000c3c <HAL_RCC_OscConfig+0x174>
        __HAL_RCC_HSI_ENABLE();
 8000c1c:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c1e:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 8000c20:	4313      	orrs	r3, r2
 8000c22:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000c24:	f7ff fb30 	bl	8000288 <HAL_GetTick>
 8000c28:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c2a:	6823      	ldr	r3, [r4, #0]
 8000c2c:	4233      	tst	r3, r6
 8000c2e:	d1e9      	bne.n	8000c04 <HAL_RCC_OscConfig+0x13c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c30:	f7ff fb2a 	bl	8000288 <HAL_GetTick>
 8000c34:	1bc0      	subs	r0, r0, r7
 8000c36:	2802      	cmp	r0, #2
 8000c38:	d9f7      	bls.n	8000c2a <HAL_RCC_OscConfig+0x162>
 8000c3a:	e7a6      	b.n	8000b8a <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_HSI_DISABLE();
 8000c3c:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c3e:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 8000c40:	439a      	bics	r2, r3
 8000c42:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 8000c44:	f7ff fb20 	bl	8000288 <HAL_GetTick>
 8000c48:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c4a:	6823      	ldr	r3, [r4, #0]
 8000c4c:	4233      	tst	r3, r6
 8000c4e:	d100      	bne.n	8000c52 <HAL_RCC_OscConfig+0x18a>
 8000c50:	e744      	b.n	8000adc <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c52:	f7ff fb19 	bl	8000288 <HAL_GetTick>
 8000c56:	1bc0      	subs	r0, r0, r7
 8000c58:	2802      	cmp	r0, #2
 8000c5a:	d9f6      	bls.n	8000c4a <HAL_RCC_OscConfig+0x182>
 8000c5c:	e795      	b.n	8000b8a <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c5e:	69ea      	ldr	r2, [r5, #28]
 8000c60:	2301      	movs	r3, #1
 8000c62:	4c5a      	ldr	r4, [pc, #360]	; (8000dcc <HAL_RCC_OscConfig+0x304>)
 8000c64:	2a00      	cmp	r2, #0
 8000c66:	d010      	beq.n	8000c8a <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_LSI_ENABLE();
 8000c68:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c6a:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 8000c6c:	4313      	orrs	r3, r2
 8000c6e:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000c70:	f7ff fb0a 	bl	8000288 <HAL_GetTick>
 8000c74:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000c78:	4233      	tst	r3, r6
 8000c7a:	d000      	beq.n	8000c7e <HAL_RCC_OscConfig+0x1b6>
 8000c7c:	e732      	b.n	8000ae4 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c7e:	f7ff fb03 	bl	8000288 <HAL_GetTick>
 8000c82:	1bc0      	subs	r0, r0, r7
 8000c84:	2802      	cmp	r0, #2
 8000c86:	d9f6      	bls.n	8000c76 <HAL_RCC_OscConfig+0x1ae>
 8000c88:	e77f      	b.n	8000b8a <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_LSI_DISABLE();
 8000c8a:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c8c:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 8000c8e:	439a      	bics	r2, r3
 8000c90:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000c92:	f7ff faf9 	bl	8000288 <HAL_GetTick>
 8000c96:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000c9a:	4233      	tst	r3, r6
 8000c9c:	d100      	bne.n	8000ca0 <HAL_RCC_OscConfig+0x1d8>
 8000c9e:	e721      	b.n	8000ae4 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ca0:	f7ff faf2 	bl	8000288 <HAL_GetTick>
 8000ca4:	1bc0      	subs	r0, r0, r7
 8000ca6:	2802      	cmp	r0, #2
 8000ca8:	d9f6      	bls.n	8000c98 <HAL_RCC_OscConfig+0x1d0>
 8000caa:	e76e      	b.n	8000b8a <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000cac:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000cae:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000cb0:	4c46      	ldr	r4, [pc, #280]	; (8000dcc <HAL_RCC_OscConfig+0x304>)
 8000cb2:	0552      	lsls	r2, r2, #21
 8000cb4:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000cb6:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000cb8:	4213      	tst	r3, r2
 8000cba:	d108      	bne.n	8000cce <HAL_RCC_OscConfig+0x206>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000cbc:	69e3      	ldr	r3, [r4, #28]
 8000cbe:	4313      	orrs	r3, r2
 8000cc0:	61e3      	str	r3, [r4, #28]
 8000cc2:	69e3      	ldr	r3, [r4, #28]
 8000cc4:	4013      	ands	r3, r2
 8000cc6:	9303      	str	r3, [sp, #12]
 8000cc8:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cce:	2780      	movs	r7, #128	; 0x80
 8000cd0:	4e41      	ldr	r6, [pc, #260]	; (8000dd8 <HAL_RCC_OscConfig+0x310>)
 8000cd2:	007f      	lsls	r7, r7, #1
 8000cd4:	6833      	ldr	r3, [r6, #0]
 8000cd6:	423b      	tst	r3, r7
 8000cd8:	d006      	beq.n	8000ce8 <HAL_RCC_OscConfig+0x220>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cda:	68ab      	ldr	r3, [r5, #8]
 8000cdc:	2b01      	cmp	r3, #1
 8000cde:	d113      	bne.n	8000d08 <HAL_RCC_OscConfig+0x240>
 8000ce0:	6a22      	ldr	r2, [r4, #32]
 8000ce2:	4313      	orrs	r3, r2
 8000ce4:	6223      	str	r3, [r4, #32]
 8000ce6:	e030      	b.n	8000d4a <HAL_RCC_OscConfig+0x282>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ce8:	6833      	ldr	r3, [r6, #0]
 8000cea:	433b      	orrs	r3, r7
 8000cec:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000cee:	f7ff facb 	bl	8000288 <HAL_GetTick>
 8000cf2:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cf4:	6833      	ldr	r3, [r6, #0]
 8000cf6:	423b      	tst	r3, r7
 8000cf8:	d1ef      	bne.n	8000cda <HAL_RCC_OscConfig+0x212>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000cfa:	f7ff fac5 	bl	8000288 <HAL_GetTick>
 8000cfe:	9b01      	ldr	r3, [sp, #4]
 8000d00:	1ac0      	subs	r0, r0, r3
 8000d02:	2864      	cmp	r0, #100	; 0x64
 8000d04:	d9f6      	bls.n	8000cf4 <HAL_RCC_OscConfig+0x22c>
 8000d06:	e740      	b.n	8000b8a <HAL_RCC_OscConfig+0xc2>
 8000d08:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d114      	bne.n	8000d38 <HAL_RCC_OscConfig+0x270>
 8000d0e:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000d10:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d12:	4393      	bics	r3, r2
 8000d14:	6223      	str	r3, [r4, #32]
 8000d16:	6a23      	ldr	r3, [r4, #32]
 8000d18:	3203      	adds	r2, #3
 8000d1a:	4393      	bics	r3, r2
 8000d1c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000d1e:	f7ff fab3 	bl	8000288 <HAL_GetTick>
 8000d22:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000d24:	6a23      	ldr	r3, [r4, #32]
 8000d26:	423b      	tst	r3, r7
 8000d28:	d025      	beq.n	8000d76 <HAL_RCC_OscConfig+0x2ae>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d2a:	f7ff faad 	bl	8000288 <HAL_GetTick>
 8000d2e:	4b2b      	ldr	r3, [pc, #172]	; (8000ddc <HAL_RCC_OscConfig+0x314>)
 8000d30:	1b80      	subs	r0, r0, r6
 8000d32:	4298      	cmp	r0, r3
 8000d34:	d9f6      	bls.n	8000d24 <HAL_RCC_OscConfig+0x25c>
 8000d36:	e728      	b.n	8000b8a <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d38:	2b05      	cmp	r3, #5
 8000d3a:	d10b      	bne.n	8000d54 <HAL_RCC_OscConfig+0x28c>
 8000d3c:	6a21      	ldr	r1, [r4, #32]
 8000d3e:	3b01      	subs	r3, #1
 8000d40:	430b      	orrs	r3, r1
 8000d42:	6223      	str	r3, [r4, #32]
 8000d44:	6a23      	ldr	r3, [r4, #32]
 8000d46:	431a      	orrs	r2, r3
 8000d48:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 8000d4a:	f7ff fa9d 	bl	8000288 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d4e:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8000d50:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d52:	e00d      	b.n	8000d70 <HAL_RCC_OscConfig+0x2a8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d54:	6a23      	ldr	r3, [r4, #32]
 8000d56:	4393      	bics	r3, r2
 8000d58:	2204      	movs	r2, #4
 8000d5a:	6223      	str	r3, [r4, #32]
 8000d5c:	6a23      	ldr	r3, [r4, #32]
 8000d5e:	4393      	bics	r3, r2
 8000d60:	e7c0      	b.n	8000ce4 <HAL_RCC_OscConfig+0x21c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d62:	f7ff fa91 	bl	8000288 <HAL_GetTick>
 8000d66:	4b1d      	ldr	r3, [pc, #116]	; (8000ddc <HAL_RCC_OscConfig+0x314>)
 8000d68:	1b80      	subs	r0, r0, r6
 8000d6a:	4298      	cmp	r0, r3
 8000d6c:	d900      	bls.n	8000d70 <HAL_RCC_OscConfig+0x2a8>
 8000d6e:	e70c      	b.n	8000b8a <HAL_RCC_OscConfig+0xc2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d70:	6a23      	ldr	r3, [r4, #32]
 8000d72:	423b      	tst	r3, r7
 8000d74:	d0f5      	beq.n	8000d62 <HAL_RCC_OscConfig+0x29a>
    if(pwrclkchanged == SET)
 8000d76:	9b00      	ldr	r3, [sp, #0]
 8000d78:	2b01      	cmp	r3, #1
 8000d7a:	d000      	beq.n	8000d7e <HAL_RCC_OscConfig+0x2b6>
 8000d7c:	e6b6      	b.n	8000aec <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000d7e:	69e3      	ldr	r3, [r4, #28]
 8000d80:	4a17      	ldr	r2, [pc, #92]	; (8000de0 <HAL_RCC_OscConfig+0x318>)
 8000d82:	4013      	ands	r3, r2
 8000d84:	61e3      	str	r3, [r4, #28]
 8000d86:	e6b1      	b.n	8000aec <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000d88:	f7ff fa7e 	bl	8000288 <HAL_GetTick>
 8000d8c:	1bc0      	subs	r0, r0, r7
 8000d8e:	2802      	cmp	r0, #2
 8000d90:	d800      	bhi.n	8000d94 <HAL_RCC_OscConfig+0x2cc>
 8000d92:	e6be      	b.n	8000b12 <HAL_RCC_OscConfig+0x4a>
 8000d94:	e6f9      	b.n	8000b8a <HAL_RCC_OscConfig+0xc2>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000d96:	3205      	adds	r2, #5
 8000d98:	d103      	bne.n	8000da2 <HAL_RCC_OscConfig+0x2da>
      __HAL_RCC_HSI14ADC_ENABLE();
 8000d9a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000d9c:	439a      	bics	r2, r3
 8000d9e:	6362      	str	r2, [r4, #52]	; 0x34
 8000da0:	e6bb      	b.n	8000b1a <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 8000da2:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000da4:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000da6:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8000da8:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8000daa:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8000dac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000dae:	4393      	bics	r3, r2
 8000db0:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000db2:	f7ff fa69 	bl	8000288 <HAL_GetTick>
 8000db6:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000db8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000dba:	4233      	tst	r3, r6
 8000dbc:	d100      	bne.n	8000dc0 <HAL_RCC_OscConfig+0x2f8>
 8000dbe:	e6b3      	b.n	8000b28 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000dc0:	f7ff fa62 	bl	8000288 <HAL_GetTick>
 8000dc4:	1bc0      	subs	r0, r0, r7
 8000dc6:	2802      	cmp	r0, #2
 8000dc8:	d9f6      	bls.n	8000db8 <HAL_RCC_OscConfig+0x2f0>
 8000dca:	e6de      	b.n	8000b8a <HAL_RCC_OscConfig+0xc2>
 8000dcc:	40021000 	.word	0x40021000
 8000dd0:	fffeffff 	.word	0xfffeffff
 8000dd4:	fffbffff 	.word	0xfffbffff
 8000dd8:	40007000 	.word	0x40007000
 8000ddc:	00001388 	.word	0x00001388
 8000de0:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000de4:	220c      	movs	r2, #12
 8000de6:	4c26      	ldr	r4, [pc, #152]	; (8000e80 <HAL_RCC_OscConfig+0x3b8>)
      return HAL_ERROR;
 8000de8:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000dea:	6863      	ldr	r3, [r4, #4]
 8000dec:	4013      	ands	r3, r2
 8000dee:	2b08      	cmp	r3, #8
 8000df0:	d100      	bne.n	8000df4 <HAL_RCC_OscConfig+0x32c>
 8000df2:	e6b3      	b.n	8000b5c <HAL_RCC_OscConfig+0x94>
        __HAL_RCC_PLL_DISABLE();
 8000df4:	6823      	ldr	r3, [r4, #0]
 8000df6:	4a23      	ldr	r2, [pc, #140]	; (8000e84 <HAL_RCC_OscConfig+0x3bc>)
 8000df8:	4013      	ands	r3, r2
 8000dfa:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000dfc:	2902      	cmp	r1, #2
 8000dfe:	d12f      	bne.n	8000e60 <HAL_RCC_OscConfig+0x398>
        tickstart = HAL_GetTick();
 8000e00:	f7ff fa42 	bl	8000288 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e04:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000e06:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e08:	04b6      	lsls	r6, r6, #18
 8000e0a:	6823      	ldr	r3, [r4, #0]
 8000e0c:	4233      	tst	r3, r6
 8000e0e:	d121      	bne.n	8000e54 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e10:	220f      	movs	r2, #15
 8000e12:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000e14:	4393      	bics	r3, r2
 8000e16:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8000e18:	4313      	orrs	r3, r2
 8000e1a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000e1c:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000e1e:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000e20:	6862      	ldr	r2, [r4, #4]
 8000e22:	430b      	orrs	r3, r1
 8000e24:	4918      	ldr	r1, [pc, #96]	; (8000e88 <HAL_RCC_OscConfig+0x3c0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e26:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e28:	400a      	ands	r2, r1
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000e2e:	2380      	movs	r3, #128	; 0x80
 8000e30:	6822      	ldr	r2, [r4, #0]
 8000e32:	045b      	lsls	r3, r3, #17
 8000e34:	4313      	orrs	r3, r2
 8000e36:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000e38:	f7ff fa26 	bl	8000288 <HAL_GetTick>
 8000e3c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e3e:	04ad      	lsls	r5, r5, #18
 8000e40:	6823      	ldr	r3, [r4, #0]
 8000e42:	422b      	tst	r3, r5
 8000e44:	d000      	beq.n	8000e48 <HAL_RCC_OscConfig+0x380>
 8000e46:	e673      	b.n	8000b30 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e48:	f7ff fa1e 	bl	8000288 <HAL_GetTick>
 8000e4c:	1b80      	subs	r0, r0, r6
 8000e4e:	2802      	cmp	r0, #2
 8000e50:	d9f6      	bls.n	8000e40 <HAL_RCC_OscConfig+0x378>
 8000e52:	e69a      	b.n	8000b8a <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e54:	f7ff fa18 	bl	8000288 <HAL_GetTick>
 8000e58:	1bc0      	subs	r0, r0, r7
 8000e5a:	2802      	cmp	r0, #2
 8000e5c:	d9d5      	bls.n	8000e0a <HAL_RCC_OscConfig+0x342>
 8000e5e:	e694      	b.n	8000b8a <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8000e60:	f7ff fa12 	bl	8000288 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e64:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 8000e66:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e68:	04ad      	lsls	r5, r5, #18
 8000e6a:	6823      	ldr	r3, [r4, #0]
 8000e6c:	422b      	tst	r3, r5
 8000e6e:	d100      	bne.n	8000e72 <HAL_RCC_OscConfig+0x3aa>
 8000e70:	e65e      	b.n	8000b30 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e72:	f7ff fa09 	bl	8000288 <HAL_GetTick>
 8000e76:	1b80      	subs	r0, r0, r6
 8000e78:	2802      	cmp	r0, #2
 8000e7a:	d9f6      	bls.n	8000e6a <HAL_RCC_OscConfig+0x3a2>
 8000e7c:	e685      	b.n	8000b8a <HAL_RCC_OscConfig+0xc2>
 8000e7e:	46c0      	nop			; (mov r8, r8)
 8000e80:	40021000 	.word	0x40021000
 8000e84:	feffffff 	.word	0xfeffffff
 8000e88:	ffc2ffff 	.word	0xffc2ffff

08000e8c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000e8c:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000e8e:	4c14      	ldr	r4, [pc, #80]	; (8000ee0 <HAL_RCC_GetSysClockFreq+0x54>)
{
 8000e90:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000e92:	2210      	movs	r2, #16
 8000e94:	0021      	movs	r1, r4
 8000e96:	4668      	mov	r0, sp
 8000e98:	f001 fa0e 	bl	80022b8 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8000e9c:	0021      	movs	r1, r4
 8000e9e:	ad04      	add	r5, sp, #16
 8000ea0:	2210      	movs	r2, #16
 8000ea2:	3110      	adds	r1, #16
 8000ea4:	0028      	movs	r0, r5
 8000ea6:	f001 fa07 	bl	80022b8 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000eaa:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8000eac:	4e0d      	ldr	r6, [pc, #52]	; (8000ee4 <HAL_RCC_GetSysClockFreq+0x58>)
 8000eae:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000eb0:	401a      	ands	r2, r3
 8000eb2:	2a08      	cmp	r2, #8
 8000eb4:	d111      	bne.n	8000eda <HAL_RCC_GetSysClockFreq+0x4e>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000eb6:	200f      	movs	r0, #15
 8000eb8:	466a      	mov	r2, sp
 8000eba:	0c99      	lsrs	r1, r3, #18
 8000ebc:	4001      	ands	r1, r0
 8000ebe:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000ec0:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8000ec2:	4002      	ands	r2, r0
 8000ec4:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8000ec6:	03db      	lsls	r3, r3, #15
 8000ec8:	d505      	bpl.n	8000ed6 <HAL_RCC_GetSysClockFreq+0x4a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8000eca:	4807      	ldr	r0, [pc, #28]	; (8000ee8 <HAL_RCC_GetSysClockFreq+0x5c>)
 8000ecc:	f7ff f926 	bl	800011c <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8000ed0:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000ed2:	b008      	add	sp, #32
 8000ed4:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8000ed6:	4805      	ldr	r0, [pc, #20]	; (8000eec <HAL_RCC_GetSysClockFreq+0x60>)
 8000ed8:	e7fa      	b.n	8000ed0 <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSE_VALUE;
 8000eda:	4803      	ldr	r0, [pc, #12]	; (8000ee8 <HAL_RCC_GetSysClockFreq+0x5c>)
  return sysclockfreq;
 8000edc:	e7f9      	b.n	8000ed2 <HAL_RCC_GetSysClockFreq+0x46>
 8000ede:	46c0      	nop			; (mov r8, r8)
 8000ee0:	08002b44 	.word	0x08002b44
 8000ee4:	40021000 	.word	0x40021000
 8000ee8:	007a1200 	.word	0x007a1200
 8000eec:	003d0900 	.word	0x003d0900

08000ef0 <HAL_RCC_ClockConfig>:
{
 8000ef0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	4c43      	ldr	r4, [pc, #268]	; (8001004 <HAL_RCC_ClockConfig+0x114>)
{
 8000ef6:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000ef8:	6823      	ldr	r3, [r4, #0]
{
 8000efa:	000f      	movs	r7, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000efc:	4013      	ands	r3, r2
 8000efe:	428b      	cmp	r3, r1
 8000f00:	d31c      	bcc.n	8000f3c <HAL_RCC_ClockConfig+0x4c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f02:	6832      	ldr	r2, [r6, #0]
 8000f04:	0793      	lsls	r3, r2, #30
 8000f06:	d423      	bmi.n	8000f50 <HAL_RCC_ClockConfig+0x60>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f08:	07d3      	lsls	r3, r2, #31
 8000f0a:	d429      	bmi.n	8000f60 <HAL_RCC_ClockConfig+0x70>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	6822      	ldr	r2, [r4, #0]
 8000f10:	401a      	ands	r2, r3
 8000f12:	4297      	cmp	r7, r2
 8000f14:	d367      	bcc.n	8000fe6 <HAL_RCC_ClockConfig+0xf6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f16:	6833      	ldr	r3, [r6, #0]
 8000f18:	4c3b      	ldr	r4, [pc, #236]	; (8001008 <HAL_RCC_ClockConfig+0x118>)
 8000f1a:	075b      	lsls	r3, r3, #29
 8000f1c:	d46a      	bmi.n	8000ff4 <HAL_RCC_ClockConfig+0x104>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000f1e:	f7ff ffb5 	bl	8000e8c <HAL_RCC_GetSysClockFreq>
 8000f22:	6863      	ldr	r3, [r4, #4]
 8000f24:	4a39      	ldr	r2, [pc, #228]	; (800100c <HAL_RCC_ClockConfig+0x11c>)
 8000f26:	061b      	lsls	r3, r3, #24
 8000f28:	0f1b      	lsrs	r3, r3, #28
 8000f2a:	5cd3      	ldrb	r3, [r2, r3]
 8000f2c:	40d8      	lsrs	r0, r3
 8000f2e:	4b38      	ldr	r3, [pc, #224]	; (8001010 <HAL_RCC_ClockConfig+0x120>)
 8000f30:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000f32:	2000      	movs	r0, #0
 8000f34:	f7ff f97e 	bl	8000234 <HAL_InitTick>
  return HAL_OK;
 8000f38:	2000      	movs	r0, #0
 8000f3a:	e008      	b.n	8000f4e <HAL_RCC_ClockConfig+0x5e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f3c:	6823      	ldr	r3, [r4, #0]
 8000f3e:	4393      	bics	r3, r2
 8000f40:	430b      	orrs	r3, r1
 8000f42:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000f44:	6823      	ldr	r3, [r4, #0]
 8000f46:	4013      	ands	r3, r2
 8000f48:	4299      	cmp	r1, r3
 8000f4a:	d0da      	beq.n	8000f02 <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 8000f4c:	2001      	movs	r0, #1
}
 8000f4e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f50:	20f0      	movs	r0, #240	; 0xf0
 8000f52:	492d      	ldr	r1, [pc, #180]	; (8001008 <HAL_RCC_ClockConfig+0x118>)
 8000f54:	684b      	ldr	r3, [r1, #4]
 8000f56:	4383      	bics	r3, r0
 8000f58:	68b0      	ldr	r0, [r6, #8]
 8000f5a:	4303      	orrs	r3, r0
 8000f5c:	604b      	str	r3, [r1, #4]
 8000f5e:	e7d3      	b.n	8000f08 <HAL_RCC_ClockConfig+0x18>
 8000f60:	4d29      	ldr	r5, [pc, #164]	; (8001008 <HAL_RCC_ClockConfig+0x118>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f62:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f64:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f66:	2a01      	cmp	r2, #1
 8000f68:	d11a      	bne.n	8000fa0 <HAL_RCC_ClockConfig+0xb0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f6a:	039b      	lsls	r3, r3, #14
 8000f6c:	d5ee      	bpl.n	8000f4c <HAL_RCC_ClockConfig+0x5c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000f6e:	2103      	movs	r1, #3
 8000f70:	686b      	ldr	r3, [r5, #4]
 8000f72:	438b      	bics	r3, r1
 8000f74:	4313      	orrs	r3, r2
 8000f76:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000f78:	f7ff f986 	bl	8000288 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f7c:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000f7e:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d115      	bne.n	8000fb0 <HAL_RCC_ClockConfig+0xc0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f84:	220c      	movs	r2, #12
 8000f86:	686b      	ldr	r3, [r5, #4]
 8000f88:	4013      	ands	r3, r2
 8000f8a:	2b04      	cmp	r3, #4
 8000f8c:	d0be      	beq.n	8000f0c <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f8e:	f7ff f97b 	bl	8000288 <HAL_GetTick>
 8000f92:	9b01      	ldr	r3, [sp, #4]
 8000f94:	1ac0      	subs	r0, r0, r3
 8000f96:	4b1f      	ldr	r3, [pc, #124]	; (8001014 <HAL_RCC_ClockConfig+0x124>)
 8000f98:	4298      	cmp	r0, r3
 8000f9a:	d9f3      	bls.n	8000f84 <HAL_RCC_ClockConfig+0x94>
          return HAL_TIMEOUT;
 8000f9c:	2003      	movs	r0, #3
 8000f9e:	e7d6      	b.n	8000f4e <HAL_RCC_ClockConfig+0x5e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000fa0:	2a02      	cmp	r2, #2
 8000fa2:	d102      	bne.n	8000faa <HAL_RCC_ClockConfig+0xba>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fa4:	019b      	lsls	r3, r3, #6
 8000fa6:	d4e2      	bmi.n	8000f6e <HAL_RCC_ClockConfig+0x7e>
 8000fa8:	e7d0      	b.n	8000f4c <HAL_RCC_ClockConfig+0x5c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000faa:	079b      	lsls	r3, r3, #30
 8000fac:	d4df      	bmi.n	8000f6e <HAL_RCC_ClockConfig+0x7e>
 8000fae:	e7cd      	b.n	8000f4c <HAL_RCC_ClockConfig+0x5c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000fb0:	2b02      	cmp	r3, #2
 8000fb2:	d012      	beq.n	8000fda <HAL_RCC_ClockConfig+0xea>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000fb4:	220c      	movs	r2, #12
 8000fb6:	686b      	ldr	r3, [r5, #4]
 8000fb8:	4213      	tst	r3, r2
 8000fba:	d0a7      	beq.n	8000f0c <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fbc:	f7ff f964 	bl	8000288 <HAL_GetTick>
 8000fc0:	9b01      	ldr	r3, [sp, #4]
 8000fc2:	1ac0      	subs	r0, r0, r3
 8000fc4:	4b13      	ldr	r3, [pc, #76]	; (8001014 <HAL_RCC_ClockConfig+0x124>)
 8000fc6:	4298      	cmp	r0, r3
 8000fc8:	d9f4      	bls.n	8000fb4 <HAL_RCC_ClockConfig+0xc4>
 8000fca:	e7e7      	b.n	8000f9c <HAL_RCC_ClockConfig+0xac>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fcc:	f7ff f95c 	bl	8000288 <HAL_GetTick>
 8000fd0:	9b01      	ldr	r3, [sp, #4]
 8000fd2:	1ac0      	subs	r0, r0, r3
 8000fd4:	4b0f      	ldr	r3, [pc, #60]	; (8001014 <HAL_RCC_ClockConfig+0x124>)
 8000fd6:	4298      	cmp	r0, r3
 8000fd8:	d8e0      	bhi.n	8000f9c <HAL_RCC_ClockConfig+0xac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000fda:	220c      	movs	r2, #12
 8000fdc:	686b      	ldr	r3, [r5, #4]
 8000fde:	4013      	ands	r3, r2
 8000fe0:	2b08      	cmp	r3, #8
 8000fe2:	d1f3      	bne.n	8000fcc <HAL_RCC_ClockConfig+0xdc>
 8000fe4:	e792      	b.n	8000f0c <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fe6:	6822      	ldr	r2, [r4, #0]
 8000fe8:	439a      	bics	r2, r3
 8000fea:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000fec:	6822      	ldr	r2, [r4, #0]
 8000fee:	421a      	tst	r2, r3
 8000ff0:	d1ac      	bne.n	8000f4c <HAL_RCC_ClockConfig+0x5c>
 8000ff2:	e790      	b.n	8000f16 <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000ff4:	6863      	ldr	r3, [r4, #4]
 8000ff6:	4a08      	ldr	r2, [pc, #32]	; (8001018 <HAL_RCC_ClockConfig+0x128>)
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	68f2      	ldr	r2, [r6, #12]
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	6063      	str	r3, [r4, #4]
 8001000:	e78d      	b.n	8000f1e <HAL_RCC_ClockConfig+0x2e>
 8001002:	46c0      	nop			; (mov r8, r8)
 8001004:	40022000 	.word	0x40022000
 8001008:	40021000 	.word	0x40021000
 800100c:	08002b6c 	.word	0x08002b6c
 8001010:	20000000 	.word	0x20000000
 8001014:	00001388 	.word	0x00001388
 8001018:	fffff8ff 	.word	0xfffff8ff

0800101c <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 800101c:	4b01      	ldr	r3, [pc, #4]	; (8001024 <HAL_RCC_GetHCLKFreq+0x8>)
 800101e:	6818      	ldr	r0, [r3, #0]
}
 8001020:	4770      	bx	lr
 8001022:	46c0      	nop			; (mov r8, r8)
 8001024:	20000000 	.word	0x20000000

08001028 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001028:	4b04      	ldr	r3, [pc, #16]	; (800103c <HAL_RCC_GetPCLK1Freq+0x14>)
 800102a:	4a05      	ldr	r2, [pc, #20]	; (8001040 <HAL_RCC_GetPCLK1Freq+0x18>)
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	055b      	lsls	r3, r3, #21
 8001030:	0f5b      	lsrs	r3, r3, #29
 8001032:	5cd3      	ldrb	r3, [r2, r3]
 8001034:	4a03      	ldr	r2, [pc, #12]	; (8001044 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001036:	6810      	ldr	r0, [r2, #0]
 8001038:	40d8      	lsrs	r0, r3
}    
 800103a:	4770      	bx	lr
 800103c:	40021000 	.word	0x40021000
 8001040:	08002b7c 	.word	0x08002b7c
 8001044:	20000000 	.word	0x20000000

08001048 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001048:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800104a:	6803      	ldr	r3, [r0, #0]
{
 800104c:	b085      	sub	sp, #20
 800104e:	0005      	movs	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001050:	03db      	lsls	r3, r3, #15
 8001052:	d528      	bpl.n	80010a6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001054:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8001056:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001058:	4c37      	ldr	r4, [pc, #220]	; (8001138 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
 800105a:	0552      	lsls	r2, r2, #21
 800105c:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 800105e:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001060:	4213      	tst	r3, r2
 8001062:	d108      	bne.n	8001076 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001064:	69e3      	ldr	r3, [r4, #28]
 8001066:	4313      	orrs	r3, r2
 8001068:	61e3      	str	r3, [r4, #28]
 800106a:	69e3      	ldr	r3, [r4, #28]
 800106c:	4013      	ands	r3, r2
 800106e:	9303      	str	r3, [sp, #12]
 8001070:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8001072:	2301      	movs	r3, #1
 8001074:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001076:	2780      	movs	r7, #128	; 0x80
 8001078:	4e30      	ldr	r6, [pc, #192]	; (800113c <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 800107a:	007f      	lsls	r7, r7, #1
 800107c:	6833      	ldr	r3, [r6, #0]
 800107e:	423b      	tst	r3, r7
 8001080:	d026      	beq.n	80010d0 <HAL_RCCEx_PeriphCLKConfig+0x88>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001082:	22c0      	movs	r2, #192	; 0xc0
 8001084:	6a23      	ldr	r3, [r4, #32]
 8001086:	0092      	lsls	r2, r2, #2
 8001088:	4013      	ands	r3, r2
 800108a:	4e2d      	ldr	r6, [pc, #180]	; (8001140 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800108c:	d132      	bne.n	80010f4 <HAL_RCCEx_PeriphCLKConfig+0xac>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800108e:	6a23      	ldr	r3, [r4, #32]
 8001090:	401e      	ands	r6, r3
 8001092:	686b      	ldr	r3, [r5, #4]
 8001094:	431e      	orrs	r6, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001096:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001098:	6226      	str	r6, [r4, #32]
    if(pwrclkchanged == SET)
 800109a:	2b01      	cmp	r3, #1
 800109c:	d103      	bne.n	80010a6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800109e:	69e3      	ldr	r3, [r4, #28]
 80010a0:	4a28      	ldr	r2, [pc, #160]	; (8001144 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
 80010a2:	4013      	ands	r3, r2
 80010a4:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80010a6:	682a      	ldr	r2, [r5, #0]
 80010a8:	07d3      	lsls	r3, r2, #31
 80010aa:	d506      	bpl.n	80010ba <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80010ac:	2003      	movs	r0, #3
 80010ae:	4922      	ldr	r1, [pc, #136]	; (8001138 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
 80010b0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80010b2:	4383      	bics	r3, r0
 80010b4:	68a8      	ldr	r0, [r5, #8]
 80010b6:	4303      	orrs	r3, r0
 80010b8:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80010ba:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80010bc:	0693      	lsls	r3, r2, #26
 80010be:	d517      	bpl.n	80010f0 <HAL_RCCEx_PeriphCLKConfig+0xa8>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80010c0:	2110      	movs	r1, #16
 80010c2:	4a1d      	ldr	r2, [pc, #116]	; (8001138 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
 80010c4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80010c6:	438b      	bics	r3, r1
 80010c8:	68e9      	ldr	r1, [r5, #12]
 80010ca:	430b      	orrs	r3, r1
 80010cc:	6313      	str	r3, [r2, #48]	; 0x30
 80010ce:	e00f      	b.n	80010f0 <HAL_RCCEx_PeriphCLKConfig+0xa8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010d0:	6833      	ldr	r3, [r6, #0]
 80010d2:	433b      	orrs	r3, r7
 80010d4:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80010d6:	f7ff f8d7 	bl	8000288 <HAL_GetTick>
 80010da:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010dc:	6833      	ldr	r3, [r6, #0]
 80010de:	423b      	tst	r3, r7
 80010e0:	d1cf      	bne.n	8001082 <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010e2:	f7ff f8d1 	bl	8000288 <HAL_GetTick>
 80010e6:	9b01      	ldr	r3, [sp, #4]
 80010e8:	1ac0      	subs	r0, r0, r3
 80010ea:	2864      	cmp	r0, #100	; 0x64
 80010ec:	d9f6      	bls.n	80010dc <HAL_RCCEx_PeriphCLKConfig+0x94>
          return HAL_TIMEOUT;
 80010ee:	2003      	movs	r0, #3
}
 80010f0:	b005      	add	sp, #20
 80010f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80010f4:	6869      	ldr	r1, [r5, #4]
 80010f6:	400a      	ands	r2, r1
 80010f8:	4293      	cmp	r3, r2
 80010fa:	d0c8      	beq.n	800108e <HAL_RCCEx_PeriphCLKConfig+0x46>
      __HAL_RCC_BACKUPRESET_FORCE();
 80010fc:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80010fe:	6a22      	ldr	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8001100:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001102:	0011      	movs	r1, r2
      __HAL_RCC_BACKUPRESET_FORCE();
 8001104:	025b      	lsls	r3, r3, #9
 8001106:	4303      	orrs	r3, r0
 8001108:	6223      	str	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800110a:	6a23      	ldr	r3, [r4, #32]
 800110c:	480e      	ldr	r0, [pc, #56]	; (8001148 <HAL_RCCEx_PeriphCLKConfig+0x100>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800110e:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001110:	4003      	ands	r3, r0
 8001112:	6223      	str	r3, [r4, #32]
      RCC->BDCR = temp_reg;
 8001114:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001116:	07d3      	lsls	r3, r2, #31
 8001118:	d5b9      	bpl.n	800108e <HAL_RCCEx_PeriphCLKConfig+0x46>
        tickstart = HAL_GetTick();
 800111a:	f7ff f8b5 	bl	8000288 <HAL_GetTick>
 800111e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001120:	2202      	movs	r2, #2
 8001122:	6a23      	ldr	r3, [r4, #32]
 8001124:	4213      	tst	r3, r2
 8001126:	d1b2      	bne.n	800108e <HAL_RCCEx_PeriphCLKConfig+0x46>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001128:	f7ff f8ae 	bl	8000288 <HAL_GetTick>
 800112c:	4b07      	ldr	r3, [pc, #28]	; (800114c <HAL_RCCEx_PeriphCLKConfig+0x104>)
 800112e:	1bc0      	subs	r0, r0, r7
 8001130:	4298      	cmp	r0, r3
 8001132:	d9f5      	bls.n	8001120 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 8001134:	e7db      	b.n	80010ee <HAL_RCCEx_PeriphCLKConfig+0xa6>
 8001136:	46c0      	nop			; (mov r8, r8)
 8001138:	40021000 	.word	0x40021000
 800113c:	40007000 	.word	0x40007000
 8001140:	fffffcff 	.word	0xfffffcff
 8001144:	efffffff 	.word	0xefffffff
 8001148:	fffeffff 	.word	0xfffeffff
 800114c:	00001388 	.word	0x00001388

08001150 <HAL_RTC_AlarmAEventCallback>:
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8001150:	4770      	bx	lr
	...

08001154 <HAL_RTC_AlarmIRQHandler>:
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 8001154:	6803      	ldr	r3, [r0, #0]
{  
 8001156:	b510      	push	{r4, lr}
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 8001158:	689a      	ldr	r2, [r3, #8]
{  
 800115a:	0004      	movs	r4, r0
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 800115c:	04d2      	lsls	r2, r2, #19
 800115e:	d50a      	bpl.n	8001176 <HAL_RTC_AlarmIRQHandler+0x22>
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != RESET)
 8001160:	68db      	ldr	r3, [r3, #12]
 8001162:	05db      	lsls	r3, r3, #23
 8001164:	d507      	bpl.n	8001176 <HAL_RTC_AlarmIRQHandler+0x22>
      HAL_RTC_AlarmAEventCallback(hrtc);
 8001166:	f7ff fff3 	bl	8001150 <HAL_RTC_AlarmAEventCallback>
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800116a:	6821      	ldr	r1, [r4, #0]
 800116c:	4b05      	ldr	r3, [pc, #20]	; (8001184 <HAL_RTC_AlarmIRQHandler+0x30>)
 800116e:	68ca      	ldr	r2, [r1, #12]
 8001170:	b2d2      	uxtb	r2, r2
 8001172:	4313      	orrs	r3, r2
 8001174:	60cb      	str	r3, [r1, #12]
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8001176:	2280      	movs	r2, #128	; 0x80
 8001178:	4b03      	ldr	r3, [pc, #12]	; (8001188 <HAL_RTC_AlarmIRQHandler+0x34>)
 800117a:	0292      	lsls	r2, r2, #10
 800117c:	615a      	str	r2, [r3, #20]
  hrtc->State = HAL_RTC_STATE_READY; 
 800117e:	2301      	movs	r3, #1
 8001180:	7763      	strb	r3, [r4, #29]
}
 8001182:	bd10      	pop	{r4, pc}
 8001184:	fffffe7f 	.word	0xfffffe7f
 8001188:	40010400 	.word	0x40010400

0800118c <HAL_RTC_WaitForSynchro>:
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
  uint32_t tickstart = 0U;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800118c:	21a0      	movs	r1, #160	; 0xa0
 800118e:	6802      	ldr	r2, [r0, #0]
{
 8001190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8001192:	68d3      	ldr	r3, [r2, #12]
{
 8001194:	0004      	movs	r4, r0
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8001196:	438b      	bics	r3, r1
 8001198:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800119a:	f7ff f875 	bl	8000288 <HAL_GetTick>

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
  {
    if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 800119e:	27fa      	movs	r7, #250	; 0xfa
  tickstart = HAL_GetTick();
 80011a0:	0006      	movs	r6, r0
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80011a2:	2520      	movs	r5, #32
    if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 80011a4:	00bf      	lsls	r7, r7, #2
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80011a6:	6823      	ldr	r3, [r4, #0]
 80011a8:	68db      	ldr	r3, [r3, #12]
 80011aa:	422b      	tst	r3, r5
 80011ac:	d001      	beq.n	80011b2 <HAL_RTC_WaitForSynchro+0x26>
    {       
      return HAL_TIMEOUT;
    } 
  }

  return HAL_OK;
 80011ae:	2000      	movs	r0, #0
}
 80011b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 80011b2:	f7ff f869 	bl	8000288 <HAL_GetTick>
 80011b6:	1b80      	subs	r0, r0, r6
 80011b8:	42b8      	cmp	r0, r7
 80011ba:	d9f4      	bls.n	80011a6 <HAL_RTC_WaitForSynchro+0x1a>
      return HAL_TIMEOUT;
 80011bc:	2003      	movs	r0, #3
 80011be:	e7f7      	b.n	80011b0 <HAL_RTC_WaitForSynchro+0x24>

080011c0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80011c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0U;
  
  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80011c2:	2440      	movs	r4, #64	; 0x40
 80011c4:	6803      	ldr	r3, [r0, #0]
{
 80011c6:	0005      	movs	r5, r0
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80011c8:	68da      	ldr	r2, [r3, #12]
 80011ca:	4222      	tst	r2, r4
 80011cc:	d001      	beq.n	80011d2 <RTC_EnterInitMode+0x12>
        return HAL_TIMEOUT;
      } 
    }
  }
  
  return HAL_OK;  
 80011ce:	2000      	movs	r0, #0
}
 80011d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80011d2:	2201      	movs	r2, #1
 80011d4:	4252      	negs	r2, r2
 80011d6:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 80011d8:	f7ff f856 	bl	8000288 <HAL_GetTick>
      if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 80011dc:	27fa      	movs	r7, #250	; 0xfa
    tickstart = HAL_GetTick();
 80011de:	0006      	movs	r6, r0
      if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 80011e0:	00bf      	lsls	r7, r7, #2
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80011e2:	682b      	ldr	r3, [r5, #0]
 80011e4:	68db      	ldr	r3, [r3, #12]
 80011e6:	4223      	tst	r3, r4
 80011e8:	d1f1      	bne.n	80011ce <RTC_EnterInitMode+0xe>
      if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 80011ea:	f7ff f84d 	bl	8000288 <HAL_GetTick>
 80011ee:	1b80      	subs	r0, r0, r6
 80011f0:	42b8      	cmp	r0, r7
 80011f2:	d9f6      	bls.n	80011e2 <RTC_EnterInitMode+0x22>
        return HAL_TIMEOUT;
 80011f4:	2003      	movs	r0, #3
 80011f6:	e7eb      	b.n	80011d0 <RTC_EnterInitMode+0x10>

080011f8 <HAL_RTC_Init>:
{
 80011f8:	b570      	push	{r4, r5, r6, lr}
 80011fa:	0004      	movs	r4, r0
     return HAL_ERROR;
 80011fc:	2501      	movs	r5, #1
  if(hrtc == NULL)
 80011fe:	2800      	cmp	r0, #0
 8001200:	d018      	beq.n	8001234 <HAL_RTC_Init+0x3c>
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8001202:	7f43      	ldrb	r3, [r0, #29]
 8001204:	b2db      	uxtb	r3, r3
 8001206:	2b00      	cmp	r3, #0
 8001208:	d102      	bne.n	8001210 <HAL_RTC_Init+0x18>
    hrtc->Lock = HAL_UNLOCKED;
 800120a:	7703      	strb	r3, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 800120c:	f000 ff32 	bl	8002074 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;  
 8001210:	2302      	movs	r3, #2
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001212:	22ca      	movs	r2, #202	; 0xca
  hrtc->State = HAL_RTC_STATE_BUSY;  
 8001214:	7763      	strb	r3, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001216:	6823      	ldr	r3, [r4, #0]
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8001218:	0020      	movs	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800121a:	625a      	str	r2, [r3, #36]	; 0x24
 800121c:	3a77      	subs	r2, #119	; 0x77
 800121e:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8001220:	f7ff ffce 	bl	80011c0 <RTC_EnterInitMode>
 8001224:	6823      	ldr	r3, [r4, #0]
 8001226:	1e05      	subs	r5, r0, #0
 8001228:	d006      	beq.n	8001238 <HAL_RTC_Init+0x40>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800122a:	22ff      	movs	r2, #255	; 0xff
 800122c:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 800122e:	2304      	movs	r3, #4
        return HAL_ERROR;
 8001230:	2501      	movs	r5, #1
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001232:	7763      	strb	r3, [r4, #29]
}
 8001234:	0028      	movs	r0, r5
 8001236:	bd70      	pop	{r4, r5, r6, pc}
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001238:	689a      	ldr	r2, [r3, #8]
 800123a:	4917      	ldr	r1, [pc, #92]	; (8001298 <HAL_RTC_Init+0xa0>)
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800123c:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800123e:	400a      	ands	r2, r1
 8001240:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001242:	6862      	ldr	r2, [r4, #4]
 8001244:	6899      	ldr	r1, [r3, #8]
 8001246:	4302      	orrs	r2, r0
 8001248:	6960      	ldr	r0, [r4, #20]
 800124a:	4302      	orrs	r2, r0
 800124c:	430a      	orrs	r2, r1
 800124e:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8001250:	68e2      	ldr	r2, [r4, #12]
 8001252:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8001254:	68a2      	ldr	r2, [r4, #8]
 8001256:	6919      	ldr	r1, [r3, #16]
 8001258:	0412      	lsls	r2, r2, #16
 800125a:	430a      	orrs	r2, r1
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT; 
 800125c:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800125e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT; 
 8001260:	68da      	ldr	r2, [r3, #12]
 8001262:	438a      	bics	r2, r1
 8001264:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8001266:	689b      	ldr	r3, [r3, #8]
 8001268:	069b      	lsls	r3, r3, #26
 800126a:	d406      	bmi.n	800127a <HAL_RTC_Init+0x82>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800126c:	0020      	movs	r0, r4
 800126e:	f7ff ff8d 	bl	800118c <HAL_RTC_WaitForSynchro>
 8001272:	2800      	cmp	r0, #0
 8001274:	d001      	beq.n	800127a <HAL_RTC_Init+0x82>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001276:	6823      	ldr	r3, [r4, #0]
 8001278:	e7d7      	b.n	800122a <HAL_RTC_Init+0x32>
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800127a:	6823      	ldr	r3, [r4, #0]
 800127c:	4907      	ldr	r1, [pc, #28]	; (800129c <HAL_RTC_Init+0xa4>)
 800127e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001280:	400a      	ands	r2, r1
 8001282:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType); 
 8001284:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001286:	69a1      	ldr	r1, [r4, #24]
 8001288:	430a      	orrs	r2, r1
 800128a:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 800128c:	22ff      	movs	r2, #255	; 0xff
 800128e:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8001290:	2301      	movs	r3, #1
 8001292:	7763      	strb	r3, [r4, #29]
    return HAL_OK;
 8001294:	e7ce      	b.n	8001234 <HAL_RTC_Init+0x3c>
 8001296:	46c0      	nop			; (mov r8, r8)
 8001298:	ff8fffbf 	.word	0xff8fffbf
 800129c:	fffbffff 	.word	0xfffbffff

080012a0 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 80012a0:	2300      	movs	r3, #0
  
  while(Value >= 10U)
 80012a2:	2809      	cmp	r0, #9
 80012a4:	d803      	bhi.n	80012ae <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    Value -= 10U;
  }
  
  return  ((uint8_t)(bcdhigh << 4U) | Value);
 80012a6:	011b      	lsls	r3, r3, #4
 80012a8:	4318      	orrs	r0, r3
 80012aa:	b2c0      	uxtb	r0, r0
}
 80012ac:	4770      	bx	lr
    Value -= 10U;
 80012ae:	380a      	subs	r0, #10
    bcdhigh++;
 80012b0:	3301      	adds	r3, #1
    Value -= 10U;
 80012b2:	b2c0      	uxtb	r0, r0
 80012b4:	e7f5      	b.n	80012a2 <RTC_ByteToBcd2+0x2>
	...

080012b8 <HAL_RTC_SetTime>:
{
 80012b8:	2302      	movs	r3, #2
 80012ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80012bc:	000d      	movs	r5, r1
  __HAL_LOCK(hrtc);
 80012be:	7f01      	ldrb	r1, [r0, #28]
{
 80012c0:	0004      	movs	r4, r0
  __HAL_LOCK(hrtc);
 80012c2:	001f      	movs	r7, r3
 80012c4:	2901      	cmp	r1, #1
 80012c6:	d032      	beq.n	800132e <HAL_RTC_SetTime+0x76>
 80012c8:	2101      	movs	r1, #1
  hrtc->State = HAL_RTC_STATE_BUSY;
 80012ca:	7743      	strb	r3, [r0, #29]
 80012cc:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hrtc);
 80012ce:	7701      	strb	r1, [r0, #28]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80012d0:	689b      	ldr	r3, [r3, #8]
 80012d2:	313f      	adds	r1, #63	; 0x3f
 80012d4:	7828      	ldrb	r0, [r5, #0]
 80012d6:	786e      	ldrb	r6, [r5, #1]
 80012d8:	78af      	ldrb	r7, [r5, #2]
 80012da:	400b      	ands	r3, r1
  if(Format == RTC_FORMAT_BIN)
 80012dc:	2a00      	cmp	r2, #0
 80012de:	d128      	bne.n	8001332 <HAL_RTC_SetTime+0x7a>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d100      	bne.n	80012e6 <HAL_RTC_SetTime+0x2e>
      sTime->TimeFormat = 0x00U;
 80012e4:	70eb      	strb	r3, [r5, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80012e6:	f7ff ffdb 	bl	80012a0 <RTC_ByteToBcd2>
 80012ea:	9001      	str	r0, [sp, #4]
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80012ec:	0030      	movs	r0, r6
 80012ee:	f7ff ffd7 	bl	80012a0 <RTC_ByteToBcd2>
 80012f2:	0006      	movs	r6, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80012f4:	0038      	movs	r0, r7
 80012f6:	f7ff ffd3 	bl	80012a0 <RTC_ByteToBcd2>
                        (((uint32_t)sTime->TimeFormat) << 16U));  
 80012fa:	78ef      	ldrb	r7, [r5, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80012fc:	9b01      	ldr	r3, [sp, #4]
                        (((uint32_t)sTime->TimeFormat) << 16U));  
 80012fe:	043f      	lsls	r7, r7, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8001300:	4307      	orrs	r7, r0
 8001302:	0418      	lsls	r0, r3, #16
 8001304:	4307      	orrs	r7, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8001306:	0236      	lsls	r6, r6, #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001308:	22ca      	movs	r2, #202	; 0xca
 800130a:	6823      	ldr	r3, [r4, #0]
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800130c:	0020      	movs	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800130e:	625a      	str	r2, [r3, #36]	; 0x24
 8001310:	3a77      	subs	r2, #119	; 0x77
 8001312:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8001314:	f7ff ff54 	bl	80011c0 <RTC_EnterInitMode>
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8001318:	433e      	orrs	r6, r7
 800131a:	6823      	ldr	r3, [r4, #0]
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800131c:	1e07      	subs	r7, r0, #0
 800131e:	d012      	beq.n	8001346 <HAL_RTC_SetTime+0x8e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8001320:	22ff      	movs	r2, #255	; 0xff
 8001322:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001324:	2304      	movs	r3, #4
 8001326:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 8001328:	2300      	movs	r3, #0
 800132a:	7723      	strb	r3, [r4, #28]
        return HAL_ERROR;
 800132c:	2701      	movs	r7, #1
}
 800132e:	0038      	movs	r0, r7
 8001330:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001332:	2b00      	cmp	r3, #0
 8001334:	d100      	bne.n	8001338 <HAL_RTC_SetTime+0x80>
      sTime->TimeFormat = 0x00U;
 8001336:	70eb      	strb	r3, [r5, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8001338:	0400      	lsls	r0, r0, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800133a:	0236      	lsls	r6, r6, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800133c:	4306      	orrs	r6, r0
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800133e:	4337      	orrs	r7, r6
              ((uint32_t)(sTime->TimeFormat) << 16U));   
 8001340:	78ee      	ldrb	r6, [r5, #3]
 8001342:	0436      	lsls	r6, r6, #16
 8001344:	e7e0      	b.n	8001308 <HAL_RTC_SetTime+0x50>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8001346:	4814      	ldr	r0, [pc, #80]	; (8001398 <HAL_RTC_SetTime+0xe0>)
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8001348:	4914      	ldr	r1, [pc, #80]	; (800139c <HAL_RTC_SetTime+0xe4>)
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800134a:	4006      	ands	r6, r0
 800134c:	601e      	str	r6, [r3, #0]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800134e:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8001350:	6928      	ldr	r0, [r5, #16]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8001352:	400a      	ands	r2, r1
 8001354:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8001356:	68ea      	ldr	r2, [r5, #12]
 8001358:	6899      	ldr	r1, [r3, #8]
 800135a:	4302      	orrs	r2, r0
 800135c:	430a      	orrs	r2, r1
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800135e:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8001360:	609a      	str	r2, [r3, #8]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8001362:	68da      	ldr	r2, [r3, #12]
 8001364:	438a      	bics	r2, r1
 8001366:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	069b      	lsls	r3, r3, #26
 800136c:	d40b      	bmi.n	8001386 <HAL_RTC_SetTime+0xce>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800136e:	0020      	movs	r0, r4
 8001370:	f7ff ff0c 	bl	800118c <HAL_RTC_WaitForSynchro>
 8001374:	2800      	cmp	r0, #0
 8001376:	d006      	beq.n	8001386 <HAL_RTC_SetTime+0xce>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8001378:	22ff      	movs	r2, #255	; 0xff
 800137a:	6823      	ldr	r3, [r4, #0]
 800137c:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 800137e:	2304      	movs	r3, #4
        __HAL_UNLOCK(hrtc);
 8001380:	7727      	strb	r7, [r4, #28]
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001382:	7763      	strb	r3, [r4, #29]
 8001384:	e7d2      	b.n	800132c <HAL_RTC_SetTime+0x74>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001386:	22ff      	movs	r2, #255	; 0xff
 8001388:	6823      	ldr	r3, [r4, #0]
 800138a:	625a      	str	r2, [r3, #36]	; 0x24
   hrtc->State = HAL_RTC_STATE_READY;
 800138c:	2301      	movs	r3, #1
 800138e:	7763      	strb	r3, [r4, #29]
   __HAL_UNLOCK(hrtc); 
 8001390:	2300      	movs	r3, #0
 8001392:	7723      	strb	r3, [r4, #28]
   return HAL_OK;
 8001394:	e7cb      	b.n	800132e <HAL_RTC_SetTime+0x76>
 8001396:	46c0      	nop			; (mov r8, r8)
 8001398:	007f7f7f 	.word	0x007f7f7f
 800139c:	fffbffff 	.word	0xfffbffff

080013a0 <HAL_RTC_SetDate>:
{
 80013a0:	2302      	movs	r3, #2
 80013a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80013a4:	000d      	movs	r5, r1
 __HAL_LOCK(hrtc);
 80013a6:	7f01      	ldrb	r1, [r0, #28]
{
 80013a8:	0004      	movs	r4, r0
 __HAL_LOCK(hrtc);
 80013aa:	001e      	movs	r6, r3
 80013ac:	2901      	cmp	r1, #1
 80013ae:	d031      	beq.n	8001414 <HAL_RTC_SetDate+0x74>
 80013b0:	2101      	movs	r1, #1
  hrtc->State = HAL_RTC_STATE_BUSY; 
 80013b2:	7743      	strb	r3, [r0, #29]
 __HAL_LOCK(hrtc);
 80013b4:	7701      	strb	r1, [r0, #28]
 80013b6:	786b      	ldrb	r3, [r5, #1]
 80013b8:	78e8      	ldrb	r0, [r5, #3]
 80013ba:	78af      	ldrb	r7, [r5, #2]
 80013bc:	782e      	ldrb	r6, [r5, #0]
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80013be:	2a00      	cmp	r2, #0
 80013c0:	d148      	bne.n	8001454 <HAL_RTC_SetDate+0xb4>
 80013c2:	3210      	adds	r2, #16
 80013c4:	4213      	tst	r3, r2
 80013c6:	d002      	beq.n	80013ce <HAL_RTC_SetDate+0x2e>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80013c8:	4393      	bics	r3, r2
 80013ca:	330a      	adds	r3, #10
 80013cc:	706b      	strb	r3, [r5, #1]
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80013ce:	f7ff ff67 	bl	80012a0 <RTC_ByteToBcd2>
 80013d2:	9001      	str	r0, [sp, #4]
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80013d4:	7868      	ldrb	r0, [r5, #1]
 80013d6:	f7ff ff63 	bl	80012a0 <RTC_ByteToBcd2>
 80013da:	0005      	movs	r5, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80013dc:	0038      	movs	r0, r7
 80013de:	f7ff ff5f 	bl	80012a0 <RTC_ByteToBcd2>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80013e2:	9b01      	ldr	r3, [sp, #4]
                 ((uint32_t)sDate->WeekDay << 13U));   
 80013e4:	0376      	lsls	r6, r6, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80013e6:	4330      	orrs	r0, r6
 80013e8:	041e      	lsls	r6, r3, #16
 80013ea:	4306      	orrs	r6, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80013ec:	022d      	lsls	r5, r5, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80013ee:	4335      	orrs	r5, r6
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80013f0:	22ca      	movs	r2, #202	; 0xca
 80013f2:	6823      	ldr	r3, [r4, #0]
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80013f4:	0020      	movs	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80013f6:	625a      	str	r2, [r3, #36]	; 0x24
 80013f8:	3a77      	subs	r2, #119	; 0x77
 80013fa:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80013fc:	f7ff fee0 	bl	80011c0 <RTC_EnterInitMode>
 8001400:	6823      	ldr	r3, [r4, #0]
 8001402:	1e06      	subs	r6, r0, #0
 8001404:	d008      	beq.n	8001418 <HAL_RTC_SetDate+0x78>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8001406:	22ff      	movs	r2, #255	; 0xff
 8001408:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 800140a:	2304      	movs	r3, #4
 800140c:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 800140e:	2300      	movs	r3, #0
 8001410:	7723      	strb	r3, [r4, #28]
        return HAL_ERROR;
 8001412:	2601      	movs	r6, #1
}
 8001414:	0030      	movs	r0, r6
 8001416:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8001418:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800141a:	4f12      	ldr	r7, [pc, #72]	; (8001464 <HAL_RTC_SetDate+0xc4>)
 800141c:	403d      	ands	r5, r7
 800141e:	605d      	str	r5, [r3, #4]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8001420:	68da      	ldr	r2, [r3, #12]
 8001422:	438a      	bics	r2, r1
 8001424:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	069b      	lsls	r3, r3, #26
 800142a:	d40b      	bmi.n	8001444 <HAL_RTC_SetDate+0xa4>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800142c:	0020      	movs	r0, r4
 800142e:	f7ff fead 	bl	800118c <HAL_RTC_WaitForSynchro>
 8001432:	2800      	cmp	r0, #0
 8001434:	d006      	beq.n	8001444 <HAL_RTC_SetDate+0xa4>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8001436:	22ff      	movs	r2, #255	; 0xff
 8001438:	6823      	ldr	r3, [r4, #0]
 800143a:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 800143c:	2304      	movs	r3, #4
        __HAL_UNLOCK(hrtc);
 800143e:	7726      	strb	r6, [r4, #28]
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001440:	7763      	strb	r3, [r4, #29]
 8001442:	e7e6      	b.n	8001412 <HAL_RTC_SetDate+0x72>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8001444:	22ff      	movs	r2, #255	; 0xff
 8001446:	6823      	ldr	r3, [r4, #0]
 8001448:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 800144a:	2301      	movs	r3, #1
 800144c:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 800144e:	2300      	movs	r3, #0
 8001450:	7723      	strb	r3, [r4, #28]
    return HAL_OK;    
 8001452:	e7df      	b.n	8001414 <HAL_RTC_SetDate+0x74>
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8001454:	0400      	lsls	r0, r0, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8001456:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8001458:	4303      	orrs	r3, r0
                  (((uint32_t)sDate->Month) << 8U) | \
 800145a:	431f      	orrs	r7, r3
                  (((uint32_t)sDate->WeekDay) << 13U));  
 800145c:	0375      	lsls	r5, r6, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800145e:	433d      	orrs	r5, r7
 8001460:	e7c6      	b.n	80013f0 <HAL_RTC_SetDate+0x50>
 8001462:	46c0      	nop			; (mov r8, r8)
 8001464:	00ffff3f 	.word	0x00ffff3f

08001468 <HAL_RTC_SetAlarm_IT>:
{
 8001468:	2302      	movs	r3, #2
 800146a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800146c:	000c      	movs	r4, r1
  __HAL_LOCK(hrtc);
 800146e:	7f01      	ldrb	r1, [r0, #28]
{
 8001470:	0005      	movs	r5, r0
 8001472:	b085      	sub	sp, #20
  __HAL_LOCK(hrtc);
 8001474:	0018      	movs	r0, r3
 8001476:	2901      	cmp	r1, #1
 8001478:	d100      	bne.n	800147c <HAL_RTC_SetAlarm_IT+0x14>
 800147a:	e082      	b.n	8001582 <HAL_RTC_SetAlarm_IT+0x11a>
 800147c:	2101      	movs	r1, #1
  hrtc->State = HAL_RTC_STATE_BUSY;
 800147e:	776b      	strb	r3, [r5, #29]
 8001480:	682b      	ldr	r3, [r5, #0]
  __HAL_LOCK(hrtc);
 8001482:	7729      	strb	r1, [r5, #28]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001484:	689b      	ldr	r3, [r3, #8]
 8001486:	313f      	adds	r1, #63	; 0x3f
 8001488:	7820      	ldrb	r0, [r4, #0]
 800148a:	7866      	ldrb	r6, [r4, #1]
 800148c:	78a7      	ldrb	r7, [r4, #2]
 800148e:	400b      	ands	r3, r1
  if(Format == RTC_FORMAT_BIN)
 8001490:	2a00      	cmp	r2, #0
 8001492:	d157      	bne.n	8001544 <HAL_RTC_SetAlarm_IT+0xdc>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001494:	2b00      	cmp	r3, #0
 8001496:	d100      	bne.n	800149a <HAL_RTC_SetAlarm_IT+0x32>
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8001498:	70e3      	strb	r3, [r4, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800149a:	f7ff ff01 	bl	80012a0 <RTC_ByteToBcd2>
 800149e:	9001      	str	r0, [sp, #4]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80014a0:	0030      	movs	r0, r6
 80014a2:	f7ff fefd 	bl	80012a0 <RTC_ByteToBcd2>
 80014a6:	0006      	movs	r6, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80014a8:	0038      	movs	r0, r7
 80014aa:	f7ff fef9 	bl	80012a0 <RTC_ByteToBcd2>
 80014ae:	0007      	movs	r7, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 80014b0:	1c63      	adds	r3, r4, #1
 80014b2:	7fd8      	ldrb	r0, [r3, #31]
 80014b4:	f7ff fef4 	bl	80012a0 <RTC_ByteToBcd2>
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80014b8:	6962      	ldr	r2, [r4, #20]
 80014ba:	69e3      	ldr	r3, [r4, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80014bc:	0236      	lsls	r6, r6, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80014be:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80014c0:	78e2      	ldrb	r2, [r4, #3]
 80014c2:	0412      	lsls	r2, r2, #16
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80014c4:	4313      	orrs	r3, r2
 80014c6:	431f      	orrs	r7, r3
 80014c8:	9b01      	ldr	r3, [sp, #4]
 80014ca:	041b      	lsls	r3, r3, #16
 80014cc:	431f      	orrs	r7, r3
 80014ce:	433e      	orrs	r6, r7
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80014d0:	22ca      	movs	r2, #202	; 0xca
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 80014d2:	6863      	ldr	r3, [r4, #4]
  __HAL_RTC_ALARMA_DISABLE(hrtc);
 80014d4:	492c      	ldr	r1, [pc, #176]	; (8001588 <HAL_RTC_SetAlarm_IT+0x120>)
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 80014d6:	9301      	str	r3, [sp, #4]
 80014d8:	69a3      	ldr	r3, [r4, #24]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 80014da:	0600      	lsls	r0, r0, #24
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 80014dc:	9302      	str	r3, [sp, #8]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80014de:	682b      	ldr	r3, [r5, #0]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 80014e0:	4306      	orrs	r6, r0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80014e2:	625a      	str	r2, [r3, #36]	; 0x24
 80014e4:	3a77      	subs	r2, #119	; 0x77
 80014e6:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RTC_ALARMA_DISABLE(hrtc);
 80014e8:	689a      	ldr	r2, [r3, #8]
  while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 80014ea:	2701      	movs	r7, #1
  __HAL_RTC_ALARMA_DISABLE(hrtc);
 80014ec:	400a      	ands	r2, r1
 80014ee:	609a      	str	r2, [r3, #8]
  __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80014f0:	68d9      	ldr	r1, [r3, #12]
 80014f2:	4a26      	ldr	r2, [pc, #152]	; (800158c <HAL_RTC_SetAlarm_IT+0x124>)
 80014f4:	b2c9      	uxtb	r1, r1
 80014f6:	430a      	orrs	r2, r1
 80014f8:	60da      	str	r2, [r3, #12]
  tickstart = HAL_GetTick();
 80014fa:	f7fe fec5 	bl	8000288 <HAL_GetTick>
 80014fe:	9003      	str	r0, [sp, #12]
  while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8001500:	682b      	ldr	r3, [r5, #0]
 8001502:	68dc      	ldr	r4, [r3, #12]
 8001504:	403c      	ands	r4, r7
 8001506:	d02e      	beq.n	8001566 <HAL_RTC_SetAlarm_IT+0xfe>
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8001508:	9902      	ldr	r1, [sp, #8]
 800150a:	9a01      	ldr	r2, [sp, #4]
  hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800150c:	61de      	str	r6, [r3, #28]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800150e:	430a      	orrs	r2, r1
  hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8001510:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_RTC_ALARMA_ENABLE(hrtc);
 8001512:	2280      	movs	r2, #128	; 0x80
 8001514:	6899      	ldr	r1, [r3, #8]
 8001516:	0052      	lsls	r2, r2, #1
 8001518:	430a      	orrs	r2, r1
 800151a:	609a      	str	r2, [r3, #8]
  __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 800151c:	2280      	movs	r2, #128	; 0x80
 800151e:	6899      	ldr	r1, [r3, #8]
 8001520:	0152      	lsls	r2, r2, #5
 8001522:	430a      	orrs	r2, r1
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8001524:	2180      	movs	r1, #128	; 0x80
  __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8001526:	609a      	str	r2, [r3, #8]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8001528:	4a19      	ldr	r2, [pc, #100]	; (8001590 <HAL_RTC_SetAlarm_IT+0x128>)
 800152a:	0289      	lsls	r1, r1, #10
 800152c:	6810      	ldr	r0, [r2, #0]
 800152e:	4308      	orrs	r0, r1
 8001530:	6010      	str	r0, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8001532:	6890      	ldr	r0, [r2, #8]
 8001534:	4301      	orrs	r1, r0
 8001536:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(hrtc);  
 8001538:	2000      	movs	r0, #0
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 800153a:	22ff      	movs	r2, #255	; 0xff
 800153c:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY; 
 800153e:	776f      	strb	r7, [r5, #29]
  __HAL_UNLOCK(hrtc);  
 8001540:	7728      	strb	r0, [r5, #28]
  return HAL_OK;
 8001542:	e01e      	b.n	8001582 <HAL_RTC_SetAlarm_IT+0x11a>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001544:	2b00      	cmp	r3, #0
 8001546:	d100      	bne.n	800154a <HAL_RTC_SetAlarm_IT+0xe2>
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8001548:	70e3      	strb	r3, [r4, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800154a:	69e3      	ldr	r3, [r4, #28]
 800154c:	6962      	ldr	r2, [r4, #20]
 800154e:	0400      	lsls	r0, r0, #16
 8001550:	4313      	orrs	r3, r2
 8001552:	431f      	orrs	r7, r3
 8001554:	4307      	orrs	r7, r0
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8001556:	78e0      	ldrb	r0, [r4, #3]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8001558:	0236      	lsls	r6, r6, #8
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800155a:	0400      	lsls	r0, r0, #16
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800155c:	433e      	orrs	r6, r7
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800155e:	1c63      	adds	r3, r4, #1
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8001560:	4306      	orrs	r6, r0
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8001562:	7fd8      	ldrb	r0, [r3, #31]
 8001564:	e7b4      	b.n	80014d0 <HAL_RTC_SetAlarm_IT+0x68>
    if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 8001566:	f7fe fe8f 	bl	8000288 <HAL_GetTick>
 800156a:	9b03      	ldr	r3, [sp, #12]
 800156c:	1ac0      	subs	r0, r0, r3
 800156e:	23fa      	movs	r3, #250	; 0xfa
 8001570:	009b      	lsls	r3, r3, #2
 8001572:	4298      	cmp	r0, r3
 8001574:	d9c4      	bls.n	8001500 <HAL_RTC_SetAlarm_IT+0x98>
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001576:	22ff      	movs	r2, #255	; 0xff
      hrtc->State = HAL_RTC_STATE_TIMEOUT; 
 8001578:	2003      	movs	r0, #3
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800157a:	682b      	ldr	r3, [r5, #0]
 800157c:	625a      	str	r2, [r3, #36]	; 0x24
      hrtc->State = HAL_RTC_STATE_TIMEOUT; 
 800157e:	7768      	strb	r0, [r5, #29]
      __HAL_UNLOCK(hrtc);
 8001580:	772c      	strb	r4, [r5, #28]
}
 8001582:	b005      	add	sp, #20
 8001584:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001586:	46c0      	nop			; (mov r8, r8)
 8001588:	fffffeff 	.word	0xfffffeff
 800158c:	fffffe7f 	.word	0xfffffe7f
 8001590:	40010400 	.word	0x40010400

08001594 <HAL_RTCEx_SetTamper_IT>:
  *                the configuration information for RTC.
  * @param  sTamper Pointer to RTC Tamper.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTamper_IT(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef* sTamper)
{
 8001594:	2302      	movs	r3, #2
 8001596:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_RTC_TAMPER_PRECHARGE_DURATION(sTamper->PrechargeDuration));
  assert_param(IS_RTC_TAMPER_PULLUP_STATE(sTamper->TamperPullUp));
  assert_param(IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION(sTamper->TimeStampOnTamperDetection));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001598:	7f04      	ldrb	r4, [r0, #28]
{
 800159a:	0002      	movs	r2, r0
  __HAL_LOCK(hrtc);
 800159c:	0018      	movs	r0, r3
 800159e:	2c01      	cmp	r4, #1
 80015a0:	d030      	beq.n	8001604 <HAL_RTCEx_SetTamper_IT+0x70>

  hrtc->State = HAL_RTC_STATE_BUSY;
 80015a2:	7753      	strb	r3, [r2, #29]

  /* Configure the tamper trigger */
  if(sTamper->Trigger != RTC_TAMPERTRIGGER_RISINGEDGE)
 80015a4:	684b      	ldr	r3, [r1, #4]
  __HAL_LOCK(hrtc);
 80015a6:	3801      	subs	r0, #1
 80015a8:	7710      	strb	r0, [r2, #28]
 80015aa:	6808      	ldr	r0, [r1, #0]
  if(sTamper->Trigger != RTC_TAMPERTRIGGER_RISINGEDGE)
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <HAL_RTCEx_SetTamper_IT+0x20>
  {
    sTamper->Trigger = (uint32_t)(sTamper->Tamper << 1U);
 80015b0:	0043      	lsls	r3, r0, #1
 80015b2:	604b      	str	r3, [r1, #4]
  }

  tmpreg = ((uint32_t)sTamper->Tamper | (uint32_t)sTamper->Trigger | (uint32_t)sTamper->Filter |\
 80015b4:	684b      	ldr	r3, [r1, #4]
 80015b6:	688c      	ldr	r4, [r1, #8]
 80015b8:	4303      	orrs	r3, r0
 80015ba:	4323      	orrs	r3, r4
 80015bc:	68cc      	ldr	r4, [r1, #12]
            (uint32_t)sTamper->SamplingFrequency | (uint32_t)sTamper->PrechargeDuration |\
            (uint32_t)sTamper->TamperPullUp | sTamper->TimeStampOnTamperDetection);

  hrtc->Instance->TAFCR &= (uint32_t)~((uint32_t)sTamper->Tamper | (uint32_t)(sTamper->Tamper << 1U) | (uint32_t)RTC_TAFCR_TAMPTS |\
                                       (uint32_t)RTC_TAFCR_TAMPFREQ | (uint32_t)RTC_TAFCR_TAMPFLT | (uint32_t)RTC_TAFCR_TAMPPRCH |\
 80015be:	4e12      	ldr	r6, [pc, #72]	; (8001608 <HAL_RTCEx_SetTamper_IT+0x74>)
  tmpreg = ((uint32_t)sTamper->Tamper | (uint32_t)sTamper->Trigger | (uint32_t)sTamper->Filter |\
 80015c0:	4323      	orrs	r3, r4
            (uint32_t)sTamper->SamplingFrequency | (uint32_t)sTamper->PrechargeDuration |\
 80015c2:	690c      	ldr	r4, [r1, #16]
  hrtc->Instance->TAFCR &= (uint32_t)~((uint32_t)sTamper->Tamper | (uint32_t)(sTamper->Tamper << 1U) | (uint32_t)RTC_TAFCR_TAMPTS |\
 80015c4:	0045      	lsls	r5, r0, #1
            (uint32_t)sTamper->SamplingFrequency | (uint32_t)sTamper->PrechargeDuration |\
 80015c6:	4323      	orrs	r3, r4
 80015c8:	694c      	ldr	r4, [r1, #20]
  tmpreg = ((uint32_t)sTamper->Tamper | (uint32_t)sTamper->Trigger | (uint32_t)sTamper->Filter |\
 80015ca:	6989      	ldr	r1, [r1, #24]
            (uint32_t)sTamper->SamplingFrequency | (uint32_t)sTamper->PrechargeDuration |\
 80015cc:	4323      	orrs	r3, r4
  tmpreg = ((uint32_t)sTamper->Tamper | (uint32_t)sTamper->Trigger | (uint32_t)sTamper->Filter |\
 80015ce:	430b      	orrs	r3, r1
  hrtc->Instance->TAFCR &= (uint32_t)~((uint32_t)sTamper->Tamper | (uint32_t)(sTamper->Tamper << 1U) | (uint32_t)RTC_TAFCR_TAMPTS |\
 80015d0:	6811      	ldr	r1, [r2, #0]
                                       (uint32_t)RTC_TAFCR_TAMPFREQ | (uint32_t)RTC_TAFCR_TAMPFLT | (uint32_t)RTC_TAFCR_TAMPPRCH |\
 80015d2:	4330      	orrs	r0, r6
  hrtc->Instance->TAFCR &= (uint32_t)~((uint32_t)sTamper->Tamper | (uint32_t)(sTamper->Tamper << 1U) | (uint32_t)RTC_TAFCR_TAMPTS |\
 80015d4:	6c0c      	ldr	r4, [r1, #64]	; 0x40
                                       (uint32_t)RTC_TAFCR_TAMPFREQ | (uint32_t)RTC_TAFCR_TAMPFLT | (uint32_t)RTC_TAFCR_TAMPPRCH |\
 80015d6:	4328      	orrs	r0, r5
  hrtc->Instance->TAFCR &= (uint32_t)~((uint32_t)sTamper->Tamper | (uint32_t)(sTamper->Tamper << 1U) | (uint32_t)RTC_TAFCR_TAMPTS |\
 80015d8:	4384      	bics	r4, r0
 80015da:	640c      	str	r4, [r1, #64]	; 0x40
                                       (uint32_t)RTC_TAFCR_TAMPPUDIS);

  hrtc->Instance->TAFCR |= tmpreg;
 80015dc:	6c08      	ldr	r0, [r1, #64]	; 0x40
 80015de:	4303      	orrs	r3, r0
 80015e0:	640b      	str	r3, [r1, #64]	; 0x40

  /* Configure the Tamper Interrupt in the RTC_TAFCR */
  hrtc->Instance->TAFCR |= (uint32_t)RTC_TAFCR_TAMPIE;
 80015e2:	2304      	movs	r3, #4
 80015e4:	6c08      	ldr	r0, [r1, #64]	; 0x40
 80015e6:	4303      	orrs	r3, r0
 80015e8:	640b      	str	r3, [r1, #64]	; 0x40

  /* RTC Tamper Interrupt Configuration: EXTI configuration */
  __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT();
 80015ea:	2180      	movs	r1, #128	; 0x80
 80015ec:	4b07      	ldr	r3, [pc, #28]	; (800160c <HAL_RTCEx_SetTamper_IT+0x78>)
 80015ee:	0309      	lsls	r1, r1, #12
 80015f0:	6818      	ldr	r0, [r3, #0]
 80015f2:	4308      	orrs	r0, r1
 80015f4:	6018      	str	r0, [r3, #0]
  
  __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_EDGE();
 80015f6:	6898      	ldr	r0, [r3, #8]
 80015f8:	4301      	orrs	r1, r0
 80015fa:	6099      	str	r1, [r3, #8]

  hrtc->State = HAL_RTC_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80015fc:	2000      	movs	r0, #0
  hrtc->State = HAL_RTC_STATE_READY;
 80015fe:	2301      	movs	r3, #1
  __HAL_UNLOCK(hrtc);
 8001600:	7710      	strb	r0, [r2, #28]
  hrtc->State = HAL_RTC_STATE_READY;
 8001602:	7753      	strb	r3, [r2, #29]

  return HAL_OK;
}
 8001604:	bd70      	pop	{r4, r5, r6, pc}
 8001606:	46c0      	nop			; (mov r8, r8)
 8001608:	0000ff80 	.word	0x0000ff80
 800160c:	40010400 	.word	0x40010400

08001610 <HAL_RTCEx_TimeStampEventCallback>:
 8001610:	4770      	bx	lr

08001612 <HAL_RTCEx_Tamper1EventCallback>:
 8001612:	4770      	bx	lr

08001614 <HAL_RTCEx_Tamper2EventCallback>:
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_Tamper2EventCallback could be implemented in the user file
   */
}
 8001614:	4770      	bx	lr
	...

08001618 <HAL_RTCEx_TamperTimeStampIRQHandler>:
  if(__HAL_RTC_TIMESTAMP_GET_IT_SOURCE(hrtc, RTC_IT_TS) != RESET)
 8001618:	6803      	ldr	r3, [r0, #0]
{  
 800161a:	b510      	push	{r4, lr}
  if(__HAL_RTC_TIMESTAMP_GET_IT_SOURCE(hrtc, RTC_IT_TS) != RESET)
 800161c:	689a      	ldr	r2, [r3, #8]
{  
 800161e:	0004      	movs	r4, r0
  if(__HAL_RTC_TIMESTAMP_GET_IT_SOURCE(hrtc, RTC_IT_TS) != RESET)
 8001620:	0412      	lsls	r2, r2, #16
 8001622:	d50a      	bpl.n	800163a <HAL_RTCEx_TamperTimeStampIRQHandler+0x22>
    if(__HAL_RTC_TIMESTAMP_GET_FLAG(hrtc, RTC_FLAG_TSF) != RESET)
 8001624:	68db      	ldr	r3, [r3, #12]
 8001626:	051b      	lsls	r3, r3, #20
 8001628:	d507      	bpl.n	800163a <HAL_RTCEx_TamperTimeStampIRQHandler+0x22>
      HAL_RTCEx_TimeStampEventCallback(hrtc);
 800162a:	f7ff fff1 	bl	8001610 <HAL_RTCEx_TimeStampEventCallback>
      __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 800162e:	6821      	ldr	r1, [r4, #0]
 8001630:	4b15      	ldr	r3, [pc, #84]	; (8001688 <HAL_RTCEx_TamperTimeStampIRQHandler+0x70>)
 8001632:	68ca      	ldr	r2, [r1, #12]
 8001634:	b2d2      	uxtb	r2, r2
 8001636:	4313      	orrs	r3, r2
 8001638:	60cb      	str	r3, [r1, #12]
  if(__HAL_RTC_TAMPER_GET_IT_SOURCE(hrtc, RTC_IT_TAMP))
 800163a:	6823      	ldr	r3, [r4, #0]
 800163c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800163e:	0752      	lsls	r2, r2, #29
 8001640:	d50b      	bpl.n	800165a <HAL_RTCEx_TamperTimeStampIRQHandler+0x42>
    if(__HAL_RTC_TAMPER_GET_FLAG(hrtc, RTC_FLAG_TAMP1F) != RESET)
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	049b      	lsls	r3, r3, #18
 8001646:	d508      	bpl.n	800165a <HAL_RTCEx_TamperTimeStampIRQHandler+0x42>
      HAL_RTCEx_Tamper1EventCallback(hrtc);
 8001648:	0020      	movs	r0, r4
 800164a:	f7ff ffe2 	bl	8001612 <HAL_RTCEx_Tamper1EventCallback>
      __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP1F);
 800164e:	6821      	ldr	r1, [r4, #0]
 8001650:	4b0e      	ldr	r3, [pc, #56]	; (800168c <HAL_RTCEx_TamperTimeStampIRQHandler+0x74>)
 8001652:	68ca      	ldr	r2, [r1, #12]
 8001654:	b2d2      	uxtb	r2, r2
 8001656:	4313      	orrs	r3, r2
 8001658:	60cb      	str	r3, [r1, #12]
  if(__HAL_RTC_TAMPER_GET_IT_SOURCE(hrtc, RTC_IT_TAMP))
 800165a:	6823      	ldr	r3, [r4, #0]
 800165c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800165e:	0752      	lsls	r2, r2, #29
 8001660:	d50b      	bpl.n	800167a <HAL_RTCEx_TamperTimeStampIRQHandler+0x62>
    if(__HAL_RTC_TAMPER_GET_FLAG(hrtc, RTC_FLAG_TAMP2F) != RESET)
 8001662:	68db      	ldr	r3, [r3, #12]
 8001664:	045b      	lsls	r3, r3, #17
 8001666:	d508      	bpl.n	800167a <HAL_RTCEx_TamperTimeStampIRQHandler+0x62>
      HAL_RTCEx_Tamper2EventCallback(hrtc);
 8001668:	0020      	movs	r0, r4
 800166a:	f7ff ffd3 	bl	8001614 <HAL_RTCEx_Tamper2EventCallback>
      __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP2F);
 800166e:	6821      	ldr	r1, [r4, #0]
 8001670:	4b07      	ldr	r3, [pc, #28]	; (8001690 <HAL_RTCEx_TamperTimeStampIRQHandler+0x78>)
 8001672:	68ca      	ldr	r2, [r1, #12]
 8001674:	b2d2      	uxtb	r2, r2
 8001676:	4313      	orrs	r3, r2
 8001678:	60cb      	str	r3, [r1, #12]
  __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG();
 800167a:	2280      	movs	r2, #128	; 0x80
 800167c:	4b05      	ldr	r3, [pc, #20]	; (8001694 <HAL_RTCEx_TamperTimeStampIRQHandler+0x7c>)
 800167e:	0312      	lsls	r2, r2, #12
 8001680:	615a      	str	r2, [r3, #20]
  hrtc->State = HAL_RTC_STATE_READY;
 8001682:	2301      	movs	r3, #1
 8001684:	7763      	strb	r3, [r4, #29]
}
 8001686:	bd10      	pop	{r4, pc}
 8001688:	fffff77f 	.word	0xfffff77f
 800168c:	ffffdf7f 	.word	0xffffdf7f
 8001690:	ffffbf7f 	.word	0xffffbf7f
 8001694:	40010400 	.word	0x40010400

08001698 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001698:	b570      	push	{r4, r5, r6, lr}
 800169a:	0004      	movs	r4, r0
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800169c:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800169e:	69c2      	ldr	r2, [r0, #28]
 80016a0:	6883      	ldr	r3, [r0, #8]
 80016a2:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80016a4:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80016a6:	4303      	orrs	r3, r0
 80016a8:	6960      	ldr	r0, [r4, #20]
 80016aa:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80016ac:	4835      	ldr	r0, [pc, #212]	; (8001784 <UART_SetConfig+0xec>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80016ae:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80016b0:	4001      	ands	r1, r0
 80016b2:	430b      	orrs	r3, r1
 80016b4:	602b      	str	r3, [r5, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80016b6:	686b      	ldr	r3, [r5, #4]
 80016b8:	4933      	ldr	r1, [pc, #204]	; (8001788 <UART_SetConfig+0xf0>)
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80016ba:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80016bc:	400b      	ands	r3, r1
 80016be:	68e1      	ldr	r1, [r4, #12]
 80016c0:	430b      	orrs	r3, r1
 80016c2:	606b      	str	r3, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80016c4:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80016c6:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80016c8:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80016ca:	4830      	ldr	r0, [pc, #192]	; (800178c <UART_SetConfig+0xf4>)
 80016cc:	4001      	ands	r1, r0
 80016ce:	430b      	orrs	r3, r1

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80016d0:	2103      	movs	r1, #3
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80016d2:	60ab      	str	r3, [r5, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80016d4:	4b2e      	ldr	r3, [pc, #184]	; (8001790 <UART_SetConfig+0xf8>)
 80016d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d8:	400b      	ands	r3, r1
 80016da:	492e      	ldr	r1, [pc, #184]	; (8001794 <UART_SetConfig+0xfc>)
 80016dc:	5cc8      	ldrb	r0, [r1, r3]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80016de:	2380      	movs	r3, #128	; 0x80
 80016e0:	021b      	lsls	r3, r3, #8
 80016e2:	429a      	cmp	r2, r3
 80016e4:	d12c      	bne.n	8001740 <UART_SetConfig+0xa8>
  {
    switch (clocksource)
 80016e6:	2808      	cmp	r0, #8
 80016e8:	d827      	bhi.n	800173a <UART_SetConfig+0xa2>
 80016ea:	f7fe fd0d 	bl	8000108 <__gnu_thumb1_case_uqi>
 80016ee:	2605      	.short	0x2605
 80016f0:	261e260b 	.word	0x261e260b
 80016f4:	2626      	.short	0x2626
 80016f6:	21          	.byte	0x21
 80016f7:	00          	.byte	0x00
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80016f8:	f7ff fc96 	bl	8001028 <HAL_RCC_GetPCLK1Freq>
        break;
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80016fc:	6863      	ldr	r3, [r4, #4]
 80016fe:	0040      	lsls	r0, r0, #1
 8001700:	085b      	lsrs	r3, r3, #1
 8001702:	e002      	b.n	800170a <UART_SetConfig+0x72>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001704:	6863      	ldr	r3, [r4, #4]
 8001706:	0858      	lsrs	r0, r3, #1
 8001708:	4b23      	ldr	r3, [pc, #140]	; (8001798 <UART_SetConfig+0x100>)
        break;
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800170a:	18c0      	adds	r0, r0, r3
 800170c:	6861      	ldr	r1, [r4, #4]
 800170e:	f7fe fd05 	bl	800011c <__udivsi3>
 8001712:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8001714:	2000      	movs	r0, #0
      default:
        ret = HAL_ERROR;
        break;
    }

    brrtemp = usartdiv & 0xFFF0U;
 8001716:	220f      	movs	r2, #15
 8001718:	0019      	movs	r1, r3
 800171a:	4391      	bics	r1, r2
 800171c:	000a      	movs	r2, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800171e:	071b      	lsls	r3, r3, #28
    huart->Instance->BRR = brrtemp;
 8001720:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001722:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 8001724:	4313      	orrs	r3, r2
 8001726:	60cb      	str	r3, [r1, #12]
    }
  }

  return ret;

}
 8001728:	bd70      	pop	{r4, r5, r6, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800172a:	f7ff fbaf 	bl	8000e8c <HAL_RCC_GetSysClockFreq>
 800172e:	e7e5      	b.n	80016fc <UART_SetConfig+0x64>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001730:	6863      	ldr	r3, [r4, #4]
 8001732:	0858      	lsrs	r0, r3, #1
 8001734:	2380      	movs	r3, #128	; 0x80
 8001736:	025b      	lsls	r3, r3, #9
 8001738:	e7e7      	b.n	800170a <UART_SetConfig+0x72>
        ret = HAL_ERROR;
 800173a:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 800173c:	2300      	movs	r3, #0
 800173e:	e7ea      	b.n	8001716 <UART_SetConfig+0x7e>
    switch (clocksource)
 8001740:	2808      	cmp	r0, #8
 8001742:	d81d      	bhi.n	8001780 <UART_SetConfig+0xe8>
 8001744:	f7fe fce0 	bl	8000108 <__gnu_thumb1_case_uqi>
 8001748:	1c0a1c05 	.word	0x1c0a1c05
 800174c:	1c1c1c14 	.word	0x1c1c1c14
 8001750:	17          	.byte	0x17
 8001751:	00          	.byte	0x00
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001752:	f7ff fc69 	bl	8001028 <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001756:	6861      	ldr	r1, [r4, #4]
 8001758:	084b      	lsrs	r3, r1, #1
 800175a:	e002      	b.n	8001762 <UART_SetConfig+0xca>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800175c:	6861      	ldr	r1, [r4, #4]
 800175e:	4b0f      	ldr	r3, [pc, #60]	; (800179c <UART_SetConfig+0x104>)
 8001760:	0848      	lsrs	r0, r1, #1
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001762:	18c0      	adds	r0, r0, r3
 8001764:	f7fe fcda 	bl	800011c <__udivsi3>
 8001768:	b280      	uxth	r0, r0
 800176a:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 800176c:	2000      	movs	r0, #0
        break;
 800176e:	e7db      	b.n	8001728 <UART_SetConfig+0x90>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001770:	f7ff fb8c 	bl	8000e8c <HAL_RCC_GetSysClockFreq>
 8001774:	e7ef      	b.n	8001756 <UART_SetConfig+0xbe>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001776:	2380      	movs	r3, #128	; 0x80
 8001778:	6861      	ldr	r1, [r4, #4]
 800177a:	021b      	lsls	r3, r3, #8
 800177c:	0848      	lsrs	r0, r1, #1
 800177e:	e7f0      	b.n	8001762 <UART_SetConfig+0xca>
        ret = HAL_ERROR;
 8001780:	2001      	movs	r0, #1
 8001782:	e7d1      	b.n	8001728 <UART_SetConfig+0x90>
 8001784:	ffff69f3 	.word	0xffff69f3
 8001788:	ffffcfff 	.word	0xffffcfff
 800178c:	fffff4ff 	.word	0xfffff4ff
 8001790:	40021000 	.word	0x40021000
 8001794:	08002b64 	.word	0x08002b64
 8001798:	00f42400 	.word	0x00f42400
 800179c:	007a1200 	.word	0x007a1200

080017a0 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80017a0:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 80017a2:	b530      	push	{r4, r5, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80017a4:	07da      	lsls	r2, r3, #31
 80017a6:	d506      	bpl.n	80017b6 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80017a8:	6801      	ldr	r1, [r0, #0]
 80017aa:	4c28      	ldr	r4, [pc, #160]	; (800184c <UART_AdvFeatureConfig+0xac>)
 80017ac:	684a      	ldr	r2, [r1, #4]
 80017ae:	4022      	ands	r2, r4
 80017b0:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80017b2:	4322      	orrs	r2, r4
 80017b4:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80017b6:	079a      	lsls	r2, r3, #30
 80017b8:	d506      	bpl.n	80017c8 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80017ba:	6801      	ldr	r1, [r0, #0]
 80017bc:	4c24      	ldr	r4, [pc, #144]	; (8001850 <UART_AdvFeatureConfig+0xb0>)
 80017be:	684a      	ldr	r2, [r1, #4]
 80017c0:	4022      	ands	r2, r4
 80017c2:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80017c4:	4322      	orrs	r2, r4
 80017c6:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80017c8:	075a      	lsls	r2, r3, #29
 80017ca:	d506      	bpl.n	80017da <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80017cc:	6801      	ldr	r1, [r0, #0]
 80017ce:	4c21      	ldr	r4, [pc, #132]	; (8001854 <UART_AdvFeatureConfig+0xb4>)
 80017d0:	684a      	ldr	r2, [r1, #4]
 80017d2:	4022      	ands	r2, r4
 80017d4:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80017d6:	4322      	orrs	r2, r4
 80017d8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80017da:	071a      	lsls	r2, r3, #28
 80017dc:	d506      	bpl.n	80017ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80017de:	6801      	ldr	r1, [r0, #0]
 80017e0:	4c1d      	ldr	r4, [pc, #116]	; (8001858 <UART_AdvFeatureConfig+0xb8>)
 80017e2:	684a      	ldr	r2, [r1, #4]
 80017e4:	4022      	ands	r2, r4
 80017e6:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80017e8:	4322      	orrs	r2, r4
 80017ea:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80017ec:	06da      	lsls	r2, r3, #27
 80017ee:	d506      	bpl.n	80017fe <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80017f0:	6801      	ldr	r1, [r0, #0]
 80017f2:	4c1a      	ldr	r4, [pc, #104]	; (800185c <UART_AdvFeatureConfig+0xbc>)
 80017f4:	688a      	ldr	r2, [r1, #8]
 80017f6:	4022      	ands	r2, r4
 80017f8:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80017fa:	4322      	orrs	r2, r4
 80017fc:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80017fe:	069a      	lsls	r2, r3, #26
 8001800:	d506      	bpl.n	8001810 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001802:	6801      	ldr	r1, [r0, #0]
 8001804:	4c16      	ldr	r4, [pc, #88]	; (8001860 <UART_AdvFeatureConfig+0xc0>)
 8001806:	688a      	ldr	r2, [r1, #8]
 8001808:	4022      	ands	r2, r4
 800180a:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800180c:	4322      	orrs	r2, r4
 800180e:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001810:	065a      	lsls	r2, r3, #25
 8001812:	d510      	bpl.n	8001836 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001814:	6801      	ldr	r1, [r0, #0]
 8001816:	4d13      	ldr	r5, [pc, #76]	; (8001864 <UART_AdvFeatureConfig+0xc4>)
 8001818:	684a      	ldr	r2, [r1, #4]
 800181a:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800181c:	402a      	ands	r2, r5
 800181e:	4322      	orrs	r2, r4
 8001820:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001822:	2280      	movs	r2, #128	; 0x80
 8001824:	0352      	lsls	r2, r2, #13
 8001826:	4294      	cmp	r4, r2
 8001828:	d105      	bne.n	8001836 <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800182a:	684a      	ldr	r2, [r1, #4]
 800182c:	4c0e      	ldr	r4, [pc, #56]	; (8001868 <UART_AdvFeatureConfig+0xc8>)
 800182e:	4022      	ands	r2, r4
 8001830:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001832:	4322      	orrs	r2, r4
 8001834:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001836:	061b      	lsls	r3, r3, #24
 8001838:	d506      	bpl.n	8001848 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800183a:	6802      	ldr	r2, [r0, #0]
 800183c:	490b      	ldr	r1, [pc, #44]	; (800186c <UART_AdvFeatureConfig+0xcc>)
 800183e:	6853      	ldr	r3, [r2, #4]
 8001840:	400b      	ands	r3, r1
 8001842:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001844:	430b      	orrs	r3, r1
 8001846:	6053      	str	r3, [r2, #4]
  }
}
 8001848:	bd30      	pop	{r4, r5, pc}
 800184a:	46c0      	nop			; (mov r8, r8)
 800184c:	fffdffff 	.word	0xfffdffff
 8001850:	fffeffff 	.word	0xfffeffff
 8001854:	fffbffff 	.word	0xfffbffff
 8001858:	ffff7fff 	.word	0xffff7fff
 800185c:	ffffefff 	.word	0xffffefff
 8001860:	ffffdfff 	.word	0xffffdfff
 8001864:	ffefffff 	.word	0xffefffff
 8001868:	ff9fffff 	.word	0xff9fffff
 800186c:	fff7ffff 	.word	0xfff7ffff

08001870 <HAL_UART_Init>:
{
 8001870:	b570      	push	{r4, r5, r6, lr}
 8001872:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 8001874:	d101      	bne.n	800187a <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8001876:	2001      	movs	r0, #1
}
 8001878:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 800187a:	0005      	movs	r5, r0
 800187c:	3569      	adds	r5, #105	; 0x69
 800187e:	782b      	ldrb	r3, [r5, #0]
 8001880:	b2db      	uxtb	r3, r3
 8001882:	2b00      	cmp	r3, #0
 8001884:	d104      	bne.n	8001890 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 8001886:	0002      	movs	r2, r0
 8001888:	3268      	adds	r2, #104	; 0x68
 800188a:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 800188c:	f000 fc92 	bl	80021b4 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001890:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001892:	2101      	movs	r1, #1
 8001894:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001896:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8001898:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800189a:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 800189c:	438b      	bics	r3, r1
 800189e:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80018a0:	f7ff fefa 	bl	8001698 <UART_SetConfig>
 80018a4:	2801      	cmp	r0, #1
 80018a6:	d0e6      	beq.n	8001876 <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80018a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d002      	beq.n	80018b4 <HAL_UART_Init+0x44>
    UART_AdvFeatureConfig(huart);
 80018ae:	0020      	movs	r0, r4
 80018b0:	f7ff ff76 	bl	80017a0 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80018b4:	6823      	ldr	r3, [r4, #0]
 80018b6:	490b      	ldr	r1, [pc, #44]	; (80018e4 <HAL_UART_Init+0x74>)
 80018b8:	685a      	ldr	r2, [r3, #4]
#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  uint32_t tickstart = 0U;
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80018ba:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80018bc:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80018be:	2108      	movs	r1, #8
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80018c0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80018c2:	689a      	ldr	r2, [r3, #8]
 80018c4:	438a      	bics	r2, r1
 80018c6:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80018c8:	2201      	movs	r2, #1
 80018ca:	6819      	ldr	r1, [r3, #0]
 80018cc:	430a      	orrs	r2, r1
 80018ce:	601a      	str	r2, [r3, #0]
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;
 80018d0:	0022      	movs	r2, r4
  huart->gState  = HAL_UART_STATE_READY;
 80018d2:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80018d4:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxState = HAL_UART_STATE_READY;
 80018d6:	326a      	adds	r2, #106	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80018d8:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 80018da:	702b      	strb	r3, [r5, #0]
  huart->RxState = HAL_UART_STATE_READY;
 80018dc:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(huart);
 80018de:	7020      	strb	r0, [r4, #0]
  return (UART_CheckIdleState(huart));
 80018e0:	e7ca      	b.n	8001878 <HAL_UART_Init+0x8>
 80018e2:	46c0      	nop			; (mov r8, r8)
 80018e4:	fffff7ff 	.word	0xfffff7ff

080018e8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80018e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018ea:	0004      	movs	r4, r0
 80018ec:	000e      	movs	r6, r1
 80018ee:	0015      	movs	r5, r2
 80018f0:	001f      	movs	r7, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80018f2:	6822      	ldr	r2, [r4, #0]
 80018f4:	69d3      	ldr	r3, [r2, #28]
 80018f6:	4033      	ands	r3, r6
 80018f8:	1b9b      	subs	r3, r3, r6
 80018fa:	4259      	negs	r1, r3
 80018fc:	414b      	adcs	r3, r1
 80018fe:	42ab      	cmp	r3, r5
 8001900:	d001      	beq.n	8001906 <UART_WaitOnFlagUntilTimeout+0x1e>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8001902:	2000      	movs	r0, #0
 8001904:	e018      	b.n	8001938 <UART_WaitOnFlagUntilTimeout+0x50>
    if(Timeout != HAL_MAX_DELAY)
 8001906:	9b06      	ldr	r3, [sp, #24]
 8001908:	3301      	adds	r3, #1
 800190a:	d0f3      	beq.n	80018f4 <UART_WaitOnFlagUntilTimeout+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800190c:	9b06      	ldr	r3, [sp, #24]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d113      	bne.n	800193a <UART_WaitOnFlagUntilTimeout+0x52>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001912:	6823      	ldr	r3, [r4, #0]
 8001914:	490c      	ldr	r1, [pc, #48]	; (8001948 <UART_WaitOnFlagUntilTimeout+0x60>)
 8001916:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 8001918:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800191a:	400a      	ands	r2, r1
 800191c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800191e:	689a      	ldr	r2, [r3, #8]
 8001920:	31a3      	adds	r1, #163	; 0xa3
 8001922:	31ff      	adds	r1, #255	; 0xff
 8001924:	438a      	bics	r2, r1
 8001926:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8001928:	0022      	movs	r2, r4
 800192a:	2320      	movs	r3, #32
 800192c:	3269      	adds	r2, #105	; 0x69
 800192e:	7013      	strb	r3, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 8001930:	7053      	strb	r3, [r2, #1]
        __HAL_UNLOCK(huart);
 8001932:	2300      	movs	r3, #0
 8001934:	3468      	adds	r4, #104	; 0x68
 8001936:	7023      	strb	r3, [r4, #0]
}
 8001938:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800193a:	f7fe fca5 	bl	8000288 <HAL_GetTick>
 800193e:	9b06      	ldr	r3, [sp, #24]
 8001940:	1bc0      	subs	r0, r0, r7
 8001942:	4283      	cmp	r3, r0
 8001944:	d2d5      	bcs.n	80018f2 <UART_WaitOnFlagUntilTimeout+0xa>
 8001946:	e7e4      	b.n	8001912 <UART_WaitOnFlagUntilTimeout+0x2a>
 8001948:	fffffe5f 	.word	0xfffffe5f

0800194c <HAL_UART_Transmit>:
{
 800194c:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(huart->gState == HAL_UART_STATE_READY)
 800194e:	0007      	movs	r7, r0
{
 8001950:	b085      	sub	sp, #20
 8001952:	9303      	str	r3, [sp, #12]
  if(huart->gState == HAL_UART_STATE_READY)
 8001954:	3769      	adds	r7, #105	; 0x69
 8001956:	783b      	ldrb	r3, [r7, #0]
{
 8001958:	0004      	movs	r4, r0
 800195a:	000d      	movs	r5, r1
 800195c:	0016      	movs	r6, r2
    return HAL_BUSY;
 800195e:	2002      	movs	r0, #2
  if(huart->gState == HAL_UART_STATE_READY)
 8001960:	2b20      	cmp	r3, #32
 8001962:	d146      	bne.n	80019f2 <HAL_UART_Transmit+0xa6>
      return  HAL_ERROR;
 8001964:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 8001966:	2900      	cmp	r1, #0
 8001968:	d043      	beq.n	80019f2 <HAL_UART_Transmit+0xa6>
 800196a:	2a00      	cmp	r2, #0
 800196c:	d041      	beq.n	80019f2 <HAL_UART_Transmit+0xa6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800196e:	2380      	movs	r3, #128	; 0x80
 8001970:	68a2      	ldr	r2, [r4, #8]
 8001972:	015b      	lsls	r3, r3, #5
 8001974:	429a      	cmp	r2, r3
 8001976:	d104      	bne.n	8001982 <HAL_UART_Transmit+0x36>
 8001978:	6923      	ldr	r3, [r4, #16]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d101      	bne.n	8001982 <HAL_UART_Transmit+0x36>
      if((((uint32_t)pData)&1U) != 0U)
 800197e:	4201      	tst	r1, r0
 8001980:	d137      	bne.n	80019f2 <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 8001982:	0023      	movs	r3, r4
 8001984:	3368      	adds	r3, #104	; 0x68
 8001986:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 8001988:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 800198a:	2a01      	cmp	r2, #1
 800198c:	d031      	beq.n	80019f2 <HAL_UART_Transmit+0xa6>
 800198e:	2201      	movs	r2, #1
 8001990:	701a      	strb	r2, [r3, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001992:	2300      	movs	r3, #0
 8001994:	66e3      	str	r3, [r4, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001996:	3321      	adds	r3, #33	; 0x21
 8001998:	703b      	strb	r3, [r7, #0]
    tickstart = HAL_GetTick();
 800199a:	f7fe fc75 	bl	8000288 <HAL_GetTick>
    huart->TxXferSize = Size;
 800199e:	0023      	movs	r3, r4
 80019a0:	3350      	adds	r3, #80	; 0x50
 80019a2:	801e      	strh	r6, [r3, #0]
    huart->TxXferCount = Size;
 80019a4:	805e      	strh	r6, [r3, #2]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80019a6:	2680      	movs	r6, #128	; 0x80
    tickstart = HAL_GetTick();
 80019a8:	9002      	str	r0, [sp, #8]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80019aa:	0176      	lsls	r6, r6, #5
    while(huart->TxXferCount > 0)
 80019ac:	0021      	movs	r1, r4
 80019ae:	3152      	adds	r1, #82	; 0x52
 80019b0:	880a      	ldrh	r2, [r1, #0]
 80019b2:	b292      	uxth	r2, r2
 80019b4:	2a00      	cmp	r2, #0
 80019b6:	d10d      	bne.n	80019d4 <HAL_UART_Transmit+0x88>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80019b8:	9b03      	ldr	r3, [sp, #12]
 80019ba:	2140      	movs	r1, #64	; 0x40
 80019bc:	9300      	str	r3, [sp, #0]
 80019be:	0020      	movs	r0, r4
 80019c0:	9b02      	ldr	r3, [sp, #8]
 80019c2:	f7ff ff91 	bl	80018e8 <UART_WaitOnFlagUntilTimeout>
 80019c6:	2800      	cmp	r0, #0
 80019c8:	d112      	bne.n	80019f0 <HAL_UART_Transmit+0xa4>
    huart->gState = HAL_UART_STATE_READY;
 80019ca:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 80019cc:	3468      	adds	r4, #104	; 0x68
    huart->gState = HAL_UART_STATE_READY;
 80019ce:	703b      	strb	r3, [r7, #0]
    __HAL_UNLOCK(huart);
 80019d0:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 80019d2:	e00e      	b.n	80019f2 <HAL_UART_Transmit+0xa6>
      huart->TxXferCount--;
 80019d4:	880b      	ldrh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80019d6:	2200      	movs	r2, #0
      huart->TxXferCount--;
 80019d8:	3b01      	subs	r3, #1
 80019da:	b29b      	uxth	r3, r3
 80019dc:	800b      	strh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80019de:	9b03      	ldr	r3, [sp, #12]
 80019e0:	2180      	movs	r1, #128	; 0x80
 80019e2:	9300      	str	r3, [sp, #0]
 80019e4:	0020      	movs	r0, r4
 80019e6:	9b02      	ldr	r3, [sp, #8]
 80019e8:	f7ff ff7e 	bl	80018e8 <UART_WaitOnFlagUntilTimeout>
 80019ec:	2800      	cmp	r0, #0
 80019ee:	d002      	beq.n	80019f6 <HAL_UART_Transmit+0xaa>
        return HAL_TIMEOUT;
 80019f0:	2003      	movs	r0, #3
}
 80019f2:	b005      	add	sp, #20
 80019f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80019f6:	68a3      	ldr	r3, [r4, #8]
 80019f8:	6822      	ldr	r2, [r4, #0]
 80019fa:	42b3      	cmp	r3, r6
 80019fc:	d108      	bne.n	8001a10 <HAL_UART_Transmit+0xc4>
 80019fe:	6923      	ldr	r3, [r4, #16]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d105      	bne.n	8001a10 <HAL_UART_Transmit+0xc4>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001a04:	882b      	ldrh	r3, [r5, #0]
        pData += 2;
 8001a06:	3502      	adds	r5, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001a08:	05db      	lsls	r3, r3, #23
 8001a0a:	0ddb      	lsrs	r3, r3, #23
 8001a0c:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2;
 8001a0e:	e7cd      	b.n	80019ac <HAL_UART_Transmit+0x60>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8001a10:	782b      	ldrb	r3, [r5, #0]
 8001a12:	3501      	adds	r5, #1
 8001a14:	8513      	strh	r3, [r2, #40]	; 0x28
 8001a16:	e7c9      	b.n	80019ac <HAL_UART_Transmit+0x60>

08001a18 <HAL_UART_Receive>:
{
 8001a18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a1a:	001f      	movs	r7, r3
  if(huart->RxState == HAL_UART_STATE_READY)
 8001a1c:	0003      	movs	r3, r0
 8001a1e:	336a      	adds	r3, #106	; 0x6a
{
 8001a20:	0016      	movs	r6, r2
  if(huart->RxState == HAL_UART_STATE_READY)
 8001a22:	781a      	ldrb	r2, [r3, #0]
{
 8001a24:	0004      	movs	r4, r0
 8001a26:	b085      	sub	sp, #20
 8001a28:	000d      	movs	r5, r1
    return HAL_BUSY;
 8001a2a:	2002      	movs	r0, #2
  if(huart->RxState == HAL_UART_STATE_READY)
 8001a2c:	2a20      	cmp	r2, #32
 8001a2e:	d139      	bne.n	8001aa4 <HAL_UART_Receive+0x8c>
      return  HAL_ERROR;
 8001a30:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 8001a32:	2900      	cmp	r1, #0
 8001a34:	d036      	beq.n	8001aa4 <HAL_UART_Receive+0x8c>
 8001a36:	2e00      	cmp	r6, #0
 8001a38:	d034      	beq.n	8001aa4 <HAL_UART_Receive+0x8c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001a3a:	2280      	movs	r2, #128	; 0x80
 8001a3c:	68a1      	ldr	r1, [r4, #8]
 8001a3e:	0152      	lsls	r2, r2, #5
 8001a40:	4291      	cmp	r1, r2
 8001a42:	d104      	bne.n	8001a4e <HAL_UART_Receive+0x36>
 8001a44:	6922      	ldr	r2, [r4, #16]
 8001a46:	2a00      	cmp	r2, #0
 8001a48:	d101      	bne.n	8001a4e <HAL_UART_Receive+0x36>
      if((((uint32_t)pData)&1U) != 0U)
 8001a4a:	4205      	tst	r5, r0
 8001a4c:	d12a      	bne.n	8001aa4 <HAL_UART_Receive+0x8c>
    __HAL_LOCK(huart);
 8001a4e:	0022      	movs	r2, r4
 8001a50:	3268      	adds	r2, #104	; 0x68
 8001a52:	7811      	ldrb	r1, [r2, #0]
    return HAL_BUSY;
 8001a54:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8001a56:	2901      	cmp	r1, #1
 8001a58:	d024      	beq.n	8001aa4 <HAL_UART_Receive+0x8c>
 8001a5a:	2101      	movs	r1, #1
 8001a5c:	7011      	strb	r1, [r2, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a5e:	2200      	movs	r2, #0
 8001a60:	66e2      	str	r2, [r4, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001a62:	3222      	adds	r2, #34	; 0x22
 8001a64:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8001a66:	f7fe fc0f 	bl	8000288 <HAL_GetTick>
    huart->RxXferSize = Size;
 8001a6a:	0023      	movs	r3, r4
    UART_MASK_COMPUTATION(huart);
 8001a6c:	2180      	movs	r1, #128	; 0x80
 8001a6e:	68a2      	ldr	r2, [r4, #8]
    huart->RxXferSize = Size;
 8001a70:	3358      	adds	r3, #88	; 0x58
 8001a72:	801e      	strh	r6, [r3, #0]
    huart->RxXferCount = Size;
 8001a74:	805e      	strh	r6, [r3, #2]
    tickstart = HAL_GetTick();
 8001a76:	9003      	str	r0, [sp, #12]
    UART_MASK_COMPUTATION(huart);
 8001a78:	0149      	lsls	r1, r1, #5
 8001a7a:	3304      	adds	r3, #4
 8001a7c:	428a      	cmp	r2, r1
 8001a7e:	d115      	bne.n	8001aac <HAL_UART_Receive+0x94>
 8001a80:	6922      	ldr	r2, [r4, #16]
 8001a82:	2a00      	cmp	r2, #0
 8001a84:	d110      	bne.n	8001aa8 <HAL_UART_Receive+0x90>
 8001a86:	4a1e      	ldr	r2, [pc, #120]	; (8001b00 <HAL_UART_Receive+0xe8>)
 8001a88:	801a      	strh	r2, [r3, #0]
    uhMask = huart->Mask;
 8001a8a:	881e      	ldrh	r6, [r3, #0]
    while(huart->RxXferCount > 0U)
 8001a8c:	0022      	movs	r2, r4
 8001a8e:	325a      	adds	r2, #90	; 0x5a
 8001a90:	8810      	ldrh	r0, [r2, #0]
 8001a92:	b280      	uxth	r0, r0
 8001a94:	2800      	cmp	r0, #0
 8001a96:	d110      	bne.n	8001aba <HAL_UART_Receive+0xa2>
    huart->RxState = HAL_UART_STATE_READY;
 8001a98:	0023      	movs	r3, r4
 8001a9a:	2220      	movs	r2, #32
 8001a9c:	336a      	adds	r3, #106	; 0x6a
    __HAL_UNLOCK(huart);
 8001a9e:	3468      	adds	r4, #104	; 0x68
    huart->RxState = HAL_UART_STATE_READY;
 8001aa0:	701a      	strb	r2, [r3, #0]
    __HAL_UNLOCK(huart);
 8001aa2:	7020      	strb	r0, [r4, #0]
}
 8001aa4:	b005      	add	sp, #20
 8001aa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    UART_MASK_COMPUTATION(huart);
 8001aa8:	22ff      	movs	r2, #255	; 0xff
 8001aaa:	e7ed      	b.n	8001a88 <HAL_UART_Receive+0x70>
 8001aac:	2a00      	cmp	r2, #0
 8001aae:	d1ec      	bne.n	8001a8a <HAL_UART_Receive+0x72>
 8001ab0:	6922      	ldr	r2, [r4, #16]
 8001ab2:	2a00      	cmp	r2, #0
 8001ab4:	d0f8      	beq.n	8001aa8 <HAL_UART_Receive+0x90>
 8001ab6:	227f      	movs	r2, #127	; 0x7f
 8001ab8:	e7e6      	b.n	8001a88 <HAL_UART_Receive+0x70>
      huart->RxXferCount--;
 8001aba:	8813      	ldrh	r3, [r2, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001abc:	2120      	movs	r1, #32
      huart->RxXferCount--;
 8001abe:	3b01      	subs	r3, #1
 8001ac0:	b29b      	uxth	r3, r3
 8001ac2:	8013      	strh	r3, [r2, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001ac4:	0020      	movs	r0, r4
 8001ac6:	9700      	str	r7, [sp, #0]
 8001ac8:	9b03      	ldr	r3, [sp, #12]
 8001aca:	2200      	movs	r2, #0
 8001acc:	f7ff ff0c 	bl	80018e8 <UART_WaitOnFlagUntilTimeout>
 8001ad0:	2800      	cmp	r0, #0
 8001ad2:	d113      	bne.n	8001afc <HAL_UART_Receive+0xe4>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001ad4:	68a2      	ldr	r2, [r4, #8]
 8001ad6:	6823      	ldr	r3, [r4, #0]
 8001ad8:	0011      	movs	r1, r2
 8001ada:	2280      	movs	r2, #128	; 0x80
 8001adc:	0152      	lsls	r2, r2, #5
 8001ade:	4291      	cmp	r1, r2
 8001ae0:	d107      	bne.n	8001af2 <HAL_UART_Receive+0xda>
 8001ae2:	6922      	ldr	r2, [r4, #16]
 8001ae4:	2a00      	cmp	r2, #0
 8001ae6:	d104      	bne.n	8001af2 <HAL_UART_Receive+0xda>
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8001ae8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001aea:	4033      	ands	r3, r6
 8001aec:	802b      	strh	r3, [r5, #0]
        pData +=2U;
 8001aee:	3502      	adds	r5, #2
 8001af0:	e7cc      	b.n	8001a8c <HAL_UART_Receive+0x74>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8001af2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001af4:	4033      	ands	r3, r6
 8001af6:	702b      	strb	r3, [r5, #0]
 8001af8:	3501      	adds	r5, #1
 8001afa:	e7c7      	b.n	8001a8c <HAL_UART_Receive+0x74>
        return HAL_TIMEOUT;
 8001afc:	2003      	movs	r0, #3
 8001afe:	e7d1      	b.n	8001aa4 <HAL_UART_Receive+0x8c>
 8001b00:	000001ff 	.word	0x000001ff

08001b04 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8001b04:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  ADC_ChannelConfTypeDef sConfig = {0};
 8001b06:	220c      	movs	r2, #12
 8001b08:	2100      	movs	r1, #0
 8001b0a:	a801      	add	r0, sp, #4
 8001b0c:	f000 fbdd 	bl	80022ca <memset>
  hadc.Instance = ADC1;
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b10:	2104      	movs	r1, #4
  hadc.Instance = ADC1;
 8001b12:	4c16      	ldr	r4, [pc, #88]	; (8001b6c <MX_ADC_Init+0x68>)
 8001b14:	4b16      	ldr	r3, [pc, #88]	; (8001b70 <MX_ADC_Init+0x6c>)
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b16:	6161      	str	r1, [r4, #20]
  hadc.Init.LowPowerAutoWait = ENABLE;
  hadc.Init.LowPowerAutoPowerOff = ENABLE;
  hadc.Init.ContinuousConvMode = DISABLE;
  hadc.Init.DiscontinuousConvMode = DISABLE;
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b18:	21c2      	movs	r1, #194	; 0xc2
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8001b1a:	2201      	movs	r2, #1
  hadc.Instance = ADC1;
 8001b1c:	6023      	str	r3, [r4, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001b1e:	2300      	movs	r3, #0
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b20:	31ff      	adds	r1, #255	; 0xff
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc.Init.DMAContinuousRequests = DISABLE;
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001b22:	0020      	movs	r0, r4
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001b24:	6063      	str	r3, [r4, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001b26:	60a3      	str	r3, [r4, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b28:	60e3      	str	r3, [r4, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8001b2a:	6122      	str	r2, [r4, #16]
  hadc.Init.LowPowerAutoWait = ENABLE;
 8001b2c:	61a2      	str	r2, [r4, #24]
  hadc.Init.LowPowerAutoPowerOff = ENABLE;
 8001b2e:	61e2      	str	r2, [r4, #28]
  hadc.Init.ContinuousConvMode = DISABLE;
 8001b30:	6223      	str	r3, [r4, #32]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001b32:	6263      	str	r3, [r4, #36]	; 0x24
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b34:	62a1      	str	r1, [r4, #40]	; 0x28
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b36:	62e3      	str	r3, [r4, #44]	; 0x2c
  hadc.Init.DMAContinuousRequests = DISABLE;
 8001b38:	6323      	str	r3, [r4, #48]	; 0x30
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001b3a:	6362      	str	r2, [r4, #52]	; 0x34
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001b3c:	f7fe fc62 	bl	8000404 <HAL_ADC_Init>
 8001b40:	2800      	cmp	r0, #0
 8001b42:	d001      	beq.n	8001b48 <MX_ADC_Init+0x44>
  {
    Error_Handler();
 8001b44:	f000 fa1c 	bl	8001f80 <Error_Handler>
  }
  /**Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001b48:	2309      	movs	r3, #9
 8001b4a:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001b4c:	2380      	movs	r3, #128	; 0x80
 8001b4e:	015b      	lsls	r3, r3, #5
 8001b50:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001b52:	2380      	movs	r3, #128	; 0x80
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001b54:	a901      	add	r1, sp, #4
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001b56:	055b      	lsls	r3, r3, #21
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001b58:	0020      	movs	r0, r4
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001b5a:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001b5c:	f7fe fe16 	bl	800078c <HAL_ADC_ConfigChannel>
 8001b60:	2800      	cmp	r0, #0
 8001b62:	d001      	beq.n	8001b68 <MX_ADC_Init+0x64>
  {
    Error_Handler();
 8001b64:	f000 fa0c 	bl	8001f80 <Error_Handler>
  }

}
 8001b68:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 8001b6a:	46c0      	nop			; (mov r8, r8)
 8001b6c:	20000094 	.word	0x20000094
 8001b70:	40012400 	.word	0x40012400

08001b74 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001b74:	b510      	push	{r4, lr}
 8001b76:	0004      	movs	r4, r0
 8001b78:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b7a:	2214      	movs	r2, #20
 8001b7c:	2100      	movs	r1, #0
 8001b7e:	a803      	add	r0, sp, #12
 8001b80:	f000 fba3 	bl	80022ca <memset>
  if(adcHandle->Instance==ADC1)
 8001b84:	4b14      	ldr	r3, [pc, #80]	; (8001bd8 <HAL_ADC_MspInit+0x64>)
 8001b86:	6822      	ldr	r2, [r4, #0]
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	d122      	bne.n	8001bd2 <HAL_ADC_MspInit+0x5e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b8c:	2080      	movs	r0, #128	; 0x80
 8001b8e:	4b13      	ldr	r3, [pc, #76]	; (8001bdc <HAL_ADC_MspInit+0x68>)
 8001b90:	0080      	lsls	r0, r0, #2
 8001b92:	6999      	ldr	r1, [r3, #24]
 8001b94:	4301      	orrs	r1, r0
 8001b96:	6199      	str	r1, [r3, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b98:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b9a:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b9c:	02c9      	lsls	r1, r1, #11
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b9e:	4002      	ands	r2, r0
 8001ba0:	9201      	str	r2, [sp, #4]
 8001ba2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ba4:	695a      	ldr	r2, [r3, #20]
    PB1     ------> ADC_IN9 
    */
    GPIO_InitStruct.Pin = sens_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(sens_GPIO_Port, &GPIO_InitStruct);
 8001ba6:	480e      	ldr	r0, [pc, #56]	; (8001be0 <HAL_ADC_MspInit+0x6c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ba8:	430a      	orrs	r2, r1
 8001baa:	615a      	str	r2, [r3, #20]
 8001bac:	695b      	ldr	r3, [r3, #20]
 8001bae:	400b      	ands	r3, r1
 8001bb0:	9302      	str	r3, [sp, #8]
 8001bb2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = sens_Pin;
 8001bb4:	2302      	movs	r3, #2
    HAL_GPIO_Init(sens_GPIO_Port, &GPIO_InitStruct);
 8001bb6:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = sens_Pin;
 8001bb8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bba:	3301      	adds	r3, #1
 8001bbc:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(sens_GPIO_Port, &GPIO_InitStruct);
 8001bbe:	f7fe feaf 	bl	8000920 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	200c      	movs	r0, #12
 8001bc6:	0011      	movs	r1, r2
 8001bc8:	f7fe fe56 	bl	8000878 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8001bcc:	200c      	movs	r0, #12
 8001bce:	f7fe fe83 	bl	80008d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001bd2:	b008      	add	sp, #32
 8001bd4:	bd10      	pop	{r4, pc}
 8001bd6:	46c0      	nop			; (mov r8, r8)
 8001bd8:	40012400 	.word	0x40012400
 8001bdc:	40021000 	.word	0x40021000
 8001be0:	48000400 	.word	0x48000400

08001be4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001be4:	b530      	push	{r4, r5, lr}
 8001be6:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be8:	2214      	movs	r2, #20
 8001bea:	2100      	movs	r1, #0
 8001bec:	a803      	add	r0, sp, #12
 8001bee:	f000 fb6c 	bl	80022ca <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bf2:	2080      	movs	r0, #128	; 0x80
 8001bf4:	4b16      	ldr	r3, [pc, #88]	; (8001c50 <MX_GPIO_Init+0x6c>)
 8001bf6:	0280      	lsls	r0, r0, #10
 8001bf8:	6959      	ldr	r1, [r3, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 8001bfa:	2590      	movs	r5, #144	; 0x90
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bfc:	4301      	orrs	r1, r0
 8001bfe:	6159      	str	r1, [r3, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c00:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c02:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c04:	02c9      	lsls	r1, r1, #11
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c06:	4002      	ands	r2, r0
 8001c08:	9201      	str	r2, [sp, #4]
 8001c0a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c0c:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 8001c0e:	05ed      	lsls	r5, r5, #23
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c10:	430a      	orrs	r2, r1
 8001c12:	615a      	str	r2, [r3, #20]
 8001c14:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 8001c16:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c18:	400b      	ands	r3, r1
 8001c1a:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 8001c1c:	0028      	movs	r0, r5
 8001c1e:	2110      	movs	r1, #16
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c20:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 8001c22:	f7fe ff33 	bl	8000a8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = led_Pin;
 8001c26:	2310      	movs	r3, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c28:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = led_Pin;
 8001c2a:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(led_GPIO_Port, &GPIO_InitStruct);
 8001c2c:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c2e:	3b0f      	subs	r3, #15
  HAL_GPIO_Init(led_GPIO_Port, &GPIO_InitStruct);
 8001c30:	0028      	movs	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c32:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c34:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c36:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(led_GPIO_Port, &GPIO_InitStruct);
 8001c38:	f7fe fe72 	bl	8000920 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = bit_0_Pin|bit_1_Pin|bit_2_Pin;
 8001c3c:	23e0      	movs	r3, #224	; 0xe0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c3e:	a903      	add	r1, sp, #12
 8001c40:	0028      	movs	r0, r5
  GPIO_InitStruct.Pin = bit_0_Pin|bit_1_Pin|bit_2_Pin;
 8001c42:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c44:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c46:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c48:	f7fe fe6a 	bl	8000920 <HAL_GPIO_Init>

}
 8001c4c:	b009      	add	sp, #36	; 0x24
 8001c4e:	bd30      	pop	{r4, r5, pc}
 8001c50:	40021000 	.word	0x40021000

08001c54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c54:	b510      	push	{r4, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c56:	2410      	movs	r4, #16
{
 8001c58:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c5a:	2230      	movs	r2, #48	; 0x30
 8001c5c:	2100      	movs	r1, #0
 8001c5e:	a808      	add	r0, sp, #32
 8001c60:	f000 fb33 	bl	80022ca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c64:	0022      	movs	r2, r4
 8001c66:	2100      	movs	r1, #0
 8001c68:	4668      	mov	r0, sp
 8001c6a:	f000 fb2e 	bl	80022ca <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c6e:	0022      	movs	r2, r4
 8001c70:	2100      	movs	r1, #0
 8001c72:	a804      	add	r0, sp, #16
 8001c74:	f000 fb29 	bl	80022ca <memset>

  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 8001c78:	231a      	movs	r3, #26
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c7a:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 8001c7c:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c7e:	3b19      	subs	r3, #25
 8001c80:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8001c82:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c84:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8001c86:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001c88:	930f      	str	r3, [sp, #60]	; 0x3c
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001c8a:	2400      	movs	r4, #0
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c8c:	f7fe ff1c 	bl	8000ac8 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c90:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV8;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001c92:	0021      	movs	r1, r4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c94:	9300      	str	r3, [sp, #0]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001c96:	4668      	mov	r0, sp
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV8;
 8001c98:	3399      	adds	r3, #153	; 0x99
 8001c9a:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001c9c:	9401      	str	r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c9e:	9403      	str	r4, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001ca0:	f7ff f926 	bl	8000ef0 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_RTC;
 8001ca4:	4b05      	ldr	r3, [pc, #20]	; (8001cbc <SystemClock_Config+0x68>)
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ca6:	a804      	add	r0, sp, #16
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_RTC;
 8001ca8:	9304      	str	r3, [sp, #16]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001caa:	2380      	movs	r3, #128	; 0x80
 8001cac:	009b      	lsls	r3, r3, #2
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001cae:	9406      	str	r4, [sp, #24]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001cb0:	9305      	str	r3, [sp, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cb2:	f7ff f9c9 	bl	8001048 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8001cb6:	b014      	add	sp, #80	; 0x50
 8001cb8:	bd10      	pop	{r4, pc}
 8001cba:	46c0      	nop			; (mov r8, r8)
 8001cbc:	00010001 	.word	0x00010001

08001cc0 <main>:
{
 8001cc0:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t M1[2] = {'M', '0'};
 8001cc2:	244d      	movs	r4, #77	; 0x4d
{
 8001cc4:	b08b      	sub	sp, #44	; 0x2c
  HAL_Init();
 8001cc6:	f7fe fac7 	bl	8000258 <HAL_Init>
  SystemClock_Config();
 8001cca:	f7ff ffc3 	bl	8001c54 <SystemClock_Config>
  MX_GPIO_Init();
 8001cce:	f7ff ff89 	bl	8001be4 <MX_GPIO_Init>
  MX_ADC_Init();
 8001cd2:	f7ff ff17 	bl	8001b04 <MX_ADC_Init>
  MX_RTC_Init();
 8001cd6:	f000 f955 	bl	8001f84 <MX_RTC_Init>
  MX_USART1_UART_Init();
 8001cda:	f000 fa47 	bl	800216c <MX_USART1_UART_Init>
    uint8_t M1[2] = {'M', '0'};
 8001cde:	ab04      	add	r3, sp, #16
 8001ce0:	701c      	strb	r4, [r3, #0]
 8001ce2:	2330      	movs	r3, #48	; 0x30
 8001ce4:	aa04      	add	r2, sp, #16
    if((HAL_GPIO_ReadPin(GPIOA, bit_0_Pin)==GPIO_PIN_RESET) &&
 8001ce6:	2090      	movs	r0, #144	; 0x90
    uint8_t M1[2] = {'M', '0'};
 8001ce8:	7053      	strb	r3, [r2, #1]
    uint8_t data_1[4] = {0};
 8001cea:	2300      	movs	r3, #0
    if((HAL_GPIO_ReadPin(GPIOA, bit_0_Pin)==GPIO_PIN_RESET) &&
 8001cec:	2120      	movs	r1, #32
 8001cee:	05c0      	lsls	r0, r0, #23
    uint8_t data_1[4] = {0};
 8001cf0:	9305      	str	r3, [sp, #20]
    if((HAL_GPIO_ReadPin(GPIOA, bit_0_Pin)==GPIO_PIN_RESET) &&
 8001cf2:	f7fe fec5 	bl	8000a80 <HAL_GPIO_ReadPin>
 8001cf6:	2800      	cmp	r0, #0
 8001cf8:	d112      	bne.n	8001d20 <main+0x60>
    		(HAL_GPIO_ReadPin(GPIOA, bit_1_Pin)==GPIO_PIN_RESET) &&
 8001cfa:	2090      	movs	r0, #144	; 0x90
 8001cfc:	2140      	movs	r1, #64	; 0x40
 8001cfe:	05c0      	lsls	r0, r0, #23
 8001d00:	f7fe febe 	bl	8000a80 <HAL_GPIO_ReadPin>
    if((HAL_GPIO_ReadPin(GPIOA, bit_0_Pin)==GPIO_PIN_RESET) &&
 8001d04:	2800      	cmp	r0, #0
 8001d06:	d10b      	bne.n	8001d20 <main+0x60>
			(HAL_GPIO_ReadPin(GPIOA, bit_2_Pin)==GPIO_PIN_RESET) )
 8001d08:	2090      	movs	r0, #144	; 0x90
 8001d0a:	2180      	movs	r1, #128	; 0x80
 8001d0c:	05c0      	lsls	r0, r0, #23
 8001d0e:	f7fe feb7 	bl	8000a80 <HAL_GPIO_ReadPin>
    		(HAL_GPIO_ReadPin(GPIOA, bit_1_Pin)==GPIO_PIN_RESET) &&
 8001d12:	2800      	cmp	r0, #0
 8001d14:	d104      	bne.n	8001d20 <main+0x60>
    	             M1[0] ='M';
 8001d16:	ab04      	add	r3, sp, #16
 8001d18:	701c      	strb	r4, [r3, #0]
    	             M1[1] ='1';
 8001d1a:	2331      	movs	r3, #49	; 0x31
 8001d1c:	aa04      	add	r2, sp, #16
 8001d1e:	7053      	strb	r3, [r2, #1]
    if((HAL_GPIO_ReadPin(GPIOA, bit_0_Pin)==GPIO_PIN_SET) &&
 8001d20:	2090      	movs	r0, #144	; 0x90
 8001d22:	2120      	movs	r1, #32
 8001d24:	05c0      	lsls	r0, r0, #23
 8001d26:	f7fe feab 	bl	8000a80 <HAL_GPIO_ReadPin>
 8001d2a:	2801      	cmp	r0, #1
 8001d2c:	d112      	bne.n	8001d54 <main+0x94>
       		(HAL_GPIO_ReadPin(GPIOA, bit_1_Pin)==GPIO_PIN_RESET) &&
 8001d2e:	2090      	movs	r0, #144	; 0x90
 8001d30:	2140      	movs	r1, #64	; 0x40
 8001d32:	05c0      	lsls	r0, r0, #23
 8001d34:	f7fe fea4 	bl	8000a80 <HAL_GPIO_ReadPin>
    if((HAL_GPIO_ReadPin(GPIOA, bit_0_Pin)==GPIO_PIN_SET) &&
 8001d38:	2800      	cmp	r0, #0
 8001d3a:	d10b      	bne.n	8001d54 <main+0x94>
   			(HAL_GPIO_ReadPin(GPIOA, bit_2_Pin)==GPIO_PIN_RESET) )
 8001d3c:	2090      	movs	r0, #144	; 0x90
 8001d3e:	2180      	movs	r1, #128	; 0x80
 8001d40:	05c0      	lsls	r0, r0, #23
 8001d42:	f7fe fe9d 	bl	8000a80 <HAL_GPIO_ReadPin>
       		(HAL_GPIO_ReadPin(GPIOA, bit_1_Pin)==GPIO_PIN_RESET) &&
 8001d46:	2800      	cmp	r0, #0
 8001d48:	d104      	bne.n	8001d54 <main+0x94>
    	                     M1[0] ='M';
 8001d4a:	234d      	movs	r3, #77	; 0x4d
 8001d4c:	aa04      	add	r2, sp, #16
 8001d4e:	7013      	strb	r3, [r2, #0]
    	    	             M1[1] ='2';
 8001d50:	3b1b      	subs	r3, #27
 8001d52:	7053      	strb	r3, [r2, #1]
    if((HAL_GPIO_ReadPin(GPIOA, bit_0_Pin)==GPIO_PIN_RESET) &&
 8001d54:	2090      	movs	r0, #144	; 0x90
 8001d56:	2120      	movs	r1, #32
 8001d58:	05c0      	lsls	r0, r0, #23
 8001d5a:	f7fe fe91 	bl	8000a80 <HAL_GPIO_ReadPin>
 8001d5e:	2800      	cmp	r0, #0
 8001d60:	d112      	bne.n	8001d88 <main+0xc8>
           		(HAL_GPIO_ReadPin(GPIOA, bit_1_Pin)==GPIO_PIN_SET) &&
 8001d62:	2090      	movs	r0, #144	; 0x90
 8001d64:	2140      	movs	r1, #64	; 0x40
 8001d66:	05c0      	lsls	r0, r0, #23
 8001d68:	f7fe fe8a 	bl	8000a80 <HAL_GPIO_ReadPin>
    if((HAL_GPIO_ReadPin(GPIOA, bit_0_Pin)==GPIO_PIN_RESET) &&
 8001d6c:	2801      	cmp	r0, #1
 8001d6e:	d10b      	bne.n	8001d88 <main+0xc8>
       			(HAL_GPIO_ReadPin(GPIOA, bit_2_Pin)==GPIO_PIN_RESET) )
 8001d70:	2090      	movs	r0, #144	; 0x90
 8001d72:	2180      	movs	r1, #128	; 0x80
 8001d74:	05c0      	lsls	r0, r0, #23
 8001d76:	f7fe fe83 	bl	8000a80 <HAL_GPIO_ReadPin>
           		(HAL_GPIO_ReadPin(GPIOA, bit_1_Pin)==GPIO_PIN_SET) &&
 8001d7a:	2800      	cmp	r0, #0
 8001d7c:	d104      	bne.n	8001d88 <main+0xc8>
    	                     M1[0] ='M';
 8001d7e:	234d      	movs	r3, #77	; 0x4d
 8001d80:	aa04      	add	r2, sp, #16
 8001d82:	7013      	strb	r3, [r2, #0]
    	    	             M1[1] ='3';
 8001d84:	3b1a      	subs	r3, #26
 8001d86:	7053      	strb	r3, [r2, #1]
    if((HAL_GPIO_ReadPin(GPIOA, bit_0_Pin)==GPIO_PIN_SET) &&
 8001d88:	2090      	movs	r0, #144	; 0x90
 8001d8a:	2120      	movs	r1, #32
 8001d8c:	05c0      	lsls	r0, r0, #23
 8001d8e:	f7fe fe77 	bl	8000a80 <HAL_GPIO_ReadPin>
 8001d92:	2801      	cmp	r0, #1
 8001d94:	d112      	bne.n	8001dbc <main+0xfc>
              		(HAL_GPIO_ReadPin(GPIOA, bit_1_Pin)==GPIO_PIN_SET) &&
 8001d96:	2090      	movs	r0, #144	; 0x90
 8001d98:	2140      	movs	r1, #64	; 0x40
 8001d9a:	05c0      	lsls	r0, r0, #23
 8001d9c:	f7fe fe70 	bl	8000a80 <HAL_GPIO_ReadPin>
    if((HAL_GPIO_ReadPin(GPIOA, bit_0_Pin)==GPIO_PIN_SET) &&
 8001da0:	2801      	cmp	r0, #1
 8001da2:	d10b      	bne.n	8001dbc <main+0xfc>
          			(HAL_GPIO_ReadPin(GPIOA, bit_2_Pin)==GPIO_PIN_RESET) )
 8001da4:	2090      	movs	r0, #144	; 0x90
 8001da6:	2180      	movs	r1, #128	; 0x80
 8001da8:	05c0      	lsls	r0, r0, #23
 8001daa:	f7fe fe69 	bl	8000a80 <HAL_GPIO_ReadPin>
              		(HAL_GPIO_ReadPin(GPIOA, bit_1_Pin)==GPIO_PIN_SET) &&
 8001dae:	2800      	cmp	r0, #0
 8001db0:	d104      	bne.n	8001dbc <main+0xfc>
    	                     M1[0] ='M';
 8001db2:	234d      	movs	r3, #77	; 0x4d
 8001db4:	aa04      	add	r2, sp, #16
 8001db6:	7013      	strb	r3, [r2, #0]
    	    	             M1[1] ='4';
 8001db8:	3b19      	subs	r3, #25
 8001dba:	7053      	strb	r3, [r2, #1]
    if((HAL_GPIO_ReadPin(GPIOA, bit_0_Pin)==GPIO_PIN_RESET) &&
 8001dbc:	2090      	movs	r0, #144	; 0x90
 8001dbe:	2120      	movs	r1, #32
 8001dc0:	05c0      	lsls	r0, r0, #23
 8001dc2:	f7fe fe5d 	bl	8000a80 <HAL_GPIO_ReadPin>
 8001dc6:	2800      	cmp	r0, #0
 8001dc8:	d112      	bne.n	8001df0 <main+0x130>
                 		(HAL_GPIO_ReadPin(GPIOA, bit_1_Pin)==GPIO_PIN_RESET) &&
 8001dca:	2090      	movs	r0, #144	; 0x90
 8001dcc:	2140      	movs	r1, #64	; 0x40
 8001dce:	05c0      	lsls	r0, r0, #23
 8001dd0:	f7fe fe56 	bl	8000a80 <HAL_GPIO_ReadPin>
    if((HAL_GPIO_ReadPin(GPIOA, bit_0_Pin)==GPIO_PIN_RESET) &&
 8001dd4:	2800      	cmp	r0, #0
 8001dd6:	d10b      	bne.n	8001df0 <main+0x130>
             			(HAL_GPIO_ReadPin(GPIOA, bit_2_Pin)==GPIO_PIN_SET) )
 8001dd8:	2090      	movs	r0, #144	; 0x90
 8001dda:	2180      	movs	r1, #128	; 0x80
 8001ddc:	05c0      	lsls	r0, r0, #23
 8001dde:	f7fe fe4f 	bl	8000a80 <HAL_GPIO_ReadPin>
                 		(HAL_GPIO_ReadPin(GPIOA, bit_1_Pin)==GPIO_PIN_RESET) &&
 8001de2:	2801      	cmp	r0, #1
 8001de4:	d104      	bne.n	8001df0 <main+0x130>
    	                     M1[0] ='M';
 8001de6:	234d      	movs	r3, #77	; 0x4d
 8001de8:	aa04      	add	r2, sp, #16
 8001dea:	7013      	strb	r3, [r2, #0]
    	    	             M1[1] ='5';
 8001dec:	3b18      	subs	r3, #24
 8001dee:	7053      	strb	r3, [r2, #1]
    char flag_uart = 0;
 8001df0:	2600      	movs	r6, #0
    HAL_UART_Transmit(&huart1, M1, 2, 500);
 8001df2:	23fa      	movs	r3, #250	; 0xfa
    int sec = 0;
 8001df4:	0035      	movs	r5, r6
    HAL_UART_Transmit(&huart1, M1, 2, 500);
 8001df6:	005b      	lsls	r3, r3, #1
 8001df8:	2202      	movs	r2, #2
 8001dfa:	a904      	add	r1, sp, #16
 8001dfc:	485c      	ldr	r0, [pc, #368]	; (8001f70 <main+0x2b0>)
 8001dfe:	f7ff fda5 	bl	800194c <HAL_UART_Transmit>
    uint8_t data_srav[4] ={ M1[0], M1[1], '1', '\n'};
 8001e02:	ab04      	add	r3, sp, #16
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	9302      	str	r3, [sp, #8]
 8001e08:	ab04      	add	r3, sp, #16
 8001e0a:	785b      	ldrb	r3, [r3, #1]
    int  flag_ON_OFF = 0;
 8001e0c:	9600      	str	r6, [sp, #0]
    uint8_t data_srav[4] ={ M1[0], M1[1], '1', '\n'};
 8001e0e:	9303      	str	r3, [sp, #12]
    int i = 0;
 8001e10:	9601      	str	r6, [sp, #4]
        HAL_UART_Receive(&huart1, data_1, 4, 15);
 8001e12:	4f57      	ldr	r7, [pc, #348]	; (8001f70 <main+0x2b0>)
 8001e14:	ac05      	add	r4, sp, #20
 8001e16:	230f      	movs	r3, #15
 8001e18:	2204      	movs	r2, #4
 8001e1a:	0021      	movs	r1, r4
 8001e1c:	0038      	movs	r0, r7
 8001e1e:	f7ff fdfb 	bl	8001a18 <HAL_UART_Receive>
        if (huart1.RxXferCount == 0)
 8001e22:	003b      	movs	r3, r7
 8001e24:	335a      	adds	r3, #90	; 0x5a
 8001e26:	881b      	ldrh	r3, [r3, #0]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d13b      	bne.n	8001ea4 <main+0x1e4>
            if ((data_1[0] == data_srav[0]) & (data_1[1] == data_srav[1]) & (data_1[2] == data_srav[2]) & (data_1[3] == data_srav[3]))
 8001e2c:	9a02      	ldr	r2, [sp, #8]
 8001e2e:	7823      	ldrb	r3, [r4, #0]
 8001e30:	1a9b      	subs	r3, r3, r2
 8001e32:	4259      	negs	r1, r3
 8001e34:	4159      	adcs	r1, r3
 8001e36:	9a03      	ldr	r2, [sp, #12]
 8001e38:	7863      	ldrb	r3, [r4, #1]
 8001e3a:	1a9b      	subs	r3, r3, r2
 8001e3c:	425a      	negs	r2, r3
 8001e3e:	4153      	adcs	r3, r2
 8001e40:	78a2      	ldrb	r2, [r4, #2]
 8001e42:	400b      	ands	r3, r1
 8001e44:	3a31      	subs	r2, #49	; 0x31
 8001e46:	4251      	negs	r1, r2
 8001e48:	414a      	adcs	r2, r1
 8001e4a:	421a      	tst	r2, r3
 8001e4c:	d00b      	beq.n	8001e66 <main+0x1a6>
 8001e4e:	78e3      	ldrb	r3, [r4, #3]
 8001e50:	2b0a      	cmp	r3, #10
 8001e52:	d108      	bne.n	8001e66 <main+0x1a6>
                HAL_UART_Transmit(&huart1, data_1, 4, 500);
 8001e54:	33eb      	adds	r3, #235	; 0xeb
 8001e56:	33ff      	adds	r3, #255	; 0xff
 8001e58:	2204      	movs	r2, #4
 8001e5a:	0021      	movs	r1, r4
 8001e5c:	0038      	movs	r0, r7
 8001e5e:	f7ff fd75 	bl	800194c <HAL_UART_Transmit>
                flag_ON_OFF = 1;
 8001e62:	2301      	movs	r3, #1
 8001e64:	9300      	str	r3, [sp, #0]
            if ((data_1[0] == data_srav_off[0]) & (data_1[1] == data_srav_off[1]) & (data_1[2] == data_srav_off[2]) & (data_1[3] == data_srav_off[3]))
 8001e66:	9a02      	ldr	r2, [sp, #8]
 8001e68:	7823      	ldrb	r3, [r4, #0]
 8001e6a:	1a9b      	subs	r3, r3, r2
 8001e6c:	4259      	negs	r1, r3
 8001e6e:	4159      	adcs	r1, r3
 8001e70:	9a03      	ldr	r2, [sp, #12]
 8001e72:	7863      	ldrb	r3, [r4, #1]
 8001e74:	1a9b      	subs	r3, r3, r2
 8001e76:	425a      	negs	r2, r3
 8001e78:	4153      	adcs	r3, r2
 8001e7a:	78a2      	ldrb	r2, [r4, #2]
 8001e7c:	400b      	ands	r3, r1
 8001e7e:	3a30      	subs	r2, #48	; 0x30
 8001e80:	4251      	negs	r1, r2
 8001e82:	414a      	adcs	r2, r1
 8001e84:	421a      	tst	r2, r3
 8001e86:	d069      	beq.n	8001f5c <main+0x29c>
 8001e88:	78e3      	ldrb	r3, [r4, #3]
 8001e8a:	2b0a      	cmp	r3, #10
 8001e8c:	d166      	bne.n	8001f5c <main+0x29c>
                HAL_UART_Transmit(&huart1, data_1, 4, 500);
 8001e8e:	33eb      	adds	r3, #235	; 0xeb
 8001e90:	33ff      	adds	r3, #255	; 0xff
 8001e92:	2204      	movs	r2, #4
 8001e94:	0021      	movs	r1, r4
 8001e96:	0038      	movs	r0, r7
 8001e98:	f7ff fd58 	bl	800194c <HAL_UART_Transmit>
                flag_ON_OFF = 0;
 8001e9c:	2300      	movs	r3, #0
        	flag_uart = 1;
 8001e9e:	2601      	movs	r6, #1
        	sec = 0;
 8001ea0:	001d      	movs	r5, r3
                flag_ON_OFF = 0;
 8001ea2:	9300      	str	r3, [sp, #0]
        if (((HAL_GetTick() - i) > 100)  ) //   
 8001ea4:	f7fe f9f0 	bl	8000288 <HAL_GetTick>
 8001ea8:	9b01      	ldr	r3, [sp, #4]
 8001eaa:	1ac0      	subs	r0, r0, r3
 8001eac:	2864      	cmp	r0, #100	; 0x64
 8001eae:	d908      	bls.n	8001ec2 <main+0x202>
            i = HAL_GetTick();
 8001eb0:	f7fe f9ea 	bl	8000288 <HAL_GetTick>
            if (sec > 600 ){
 8001eb4:	2396      	movs	r3, #150	; 0x96
            sec++;
 8001eb6:	3501      	adds	r5, #1
            i = HAL_GetTick();
 8001eb8:	9001      	str	r0, [sp, #4]
            if (sec > 600 ){
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	429d      	cmp	r5, r3
 8001ebe:	dd00      	ble.n	8001ec2 <main+0x202>
            	flag_uart = 0;
 8001ec0:	2600      	movs	r6, #0
        if (flag_ON_OFF == 1){
 8001ec2:	9b00      	ldr	r3, [sp, #0]
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d14c      	bne.n	8001f62 <main+0x2a2>
        	HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 8001ec8:	2090      	movs	r0, #144	; 0x90
 8001eca:	2200      	movs	r2, #0
 8001ecc:	2110      	movs	r1, #16
 8001ece:	05c0      	lsls	r0, r0, #23
 8001ed0:	f7fe fddc 	bl	8000a8c <HAL_GPIO_WritePin>
        	HAL_ADC_Start(&hadc);                  //  
 8001ed4:	4f27      	ldr	r7, [pc, #156]	; (8001f74 <main+0x2b4>)
 8001ed6:	0038      	movs	r0, r7
 8001ed8:	f7fe fb3a 	bl	8000550 <HAL_ADC_Start>
        	HAL_ADC_PollForConversion(&hadc, 100); //  
 8001edc:	2164      	movs	r1, #100	; 0x64
 8001ede:	0038      	movs	r0, r7
 8001ee0:	f7fe fb80 	bl	80005e4 <HAL_ADC_PollForConversion>
        	sens_analog = HAL_ADC_GetValue(&hadc); //  
 8001ee4:	0038      	movs	r0, r7
 8001ee6:	f7fe fbdb 	bl	80006a0 <HAL_ADC_GetValue>
 8001eea:	0004      	movs	r4, r0
        	HAL_ADC_Stop(&hadc);                   //  
 8001eec:	0038      	movs	r0, r7
 8001eee:	f7fe fb5b 	bl	80005a8 <HAL_ADC_Stop>
        	if ( sens_analog > 400 )
 8001ef2:	23c8      	movs	r3, #200	; 0xc8
 8001ef4:	b2a2      	uxth	r2, r4
 8001ef6:	005b      	lsls	r3, r3, #1
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d912      	bls.n	8001f22 <main+0x262>
        	HAL_UART_Transmit(&huart1, M1, 2, 10);
 8001efc:	4f1c      	ldr	r7, [pc, #112]	; (8001f70 <main+0x2b0>)
 8001efe:	3b87      	subs	r3, #135	; 0x87
 8001f00:	3bff      	subs	r3, #255	; 0xff
 8001f02:	2202      	movs	r2, #2
 8001f04:	a904      	add	r1, sp, #16
 8001f06:	0038      	movs	r0, r7
 8001f08:	f7ff fd20 	bl	800194c <HAL_UART_Transmit>
        	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "%d\n", sens_analog), 5);
 8001f0c:	b2a2      	uxth	r2, r4
 8001f0e:	491a      	ldr	r1, [pc, #104]	; (8001f78 <main+0x2b8>)
 8001f10:	a806      	add	r0, sp, #24
 8001f12:	f000 f9e3 	bl	80022dc <siprintf>
 8001f16:	2305      	movs	r3, #5
 8001f18:	b282      	uxth	r2, r0
 8001f1a:	a906      	add	r1, sp, #24
 8001f1c:	0038      	movs	r0, r7
 8001f1e:	f7ff fd15 	bl	800194c <HAL_UART_Transmit>
        if (((sec > 1) & (flag_uart == 0))||(sec > 600 ) )
 8001f22:	2d01      	cmp	r5, #1
 8001f24:	dd04      	ble.n	8001f30 <main+0x270>
 8001f26:	2301      	movs	r3, #1
 8001f28:	2201      	movs	r2, #1
 8001f2a:	4073      	eors	r3, r6
 8001f2c:	4213      	tst	r3, r2
 8001f2e:	d104      	bne.n	8001f3a <main+0x27a>
 8001f30:	2396      	movs	r3, #150	; 0x96
 8001f32:	009b      	lsls	r3, r3, #2
 8001f34:	429d      	cmp	r5, r3
 8001f36:	dc00      	bgt.n	8001f3a <main+0x27a>
 8001f38:	e76b      	b.n	8001e12 <main+0x152>
            MX_RTC_Init(); //  rts 
 8001f3a:	f000 f823 	bl	8001f84 <MX_RTC_Init>
            __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8001f3e:	2304      	movs	r3, #4
            HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8001f40:	2080      	movs	r0, #128	; 0x80
            __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8001f42:	4a0e      	ldr	r2, [pc, #56]	; (8001f7c <main+0x2bc>)
            HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8001f44:	0040      	lsls	r0, r0, #1
            __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8001f46:	6811      	ldr	r1, [r2, #0]
            sec = 0;
 8001f48:	2500      	movs	r5, #0
            __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8001f4a:	430b      	orrs	r3, r1
 8001f4c:	6013      	str	r3, [r2, #0]
            HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8001f4e:	f7fe fda3 	bl	8000a98 <HAL_PWR_EnableWakeUpPin>
            HAL_PWR_EnterSTANDBYMode();
 8001f52:	f7fe fda9 	bl	8000aa8 <HAL_PWR_EnterSTANDBYMode>
            HAL_ResumeTick();
 8001f56:	f7fe f99d 	bl	8000294 <HAL_ResumeTick>
 8001f5a:	e75a      	b.n	8001e12 <main+0x152>
        	flag_uart = 1;
 8001f5c:	2601      	movs	r6, #1
        	sec = 0;
 8001f5e:	2500      	movs	r5, #0
 8001f60:	e7a0      	b.n	8001ea4 <main+0x1e4>
        	HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_SET);
 8001f62:	2090      	movs	r0, #144	; 0x90
 8001f64:	2201      	movs	r2, #1
 8001f66:	2110      	movs	r1, #16
 8001f68:	05c0      	lsls	r0, r0, #23
 8001f6a:	f7fe fd8f 	bl	8000a8c <HAL_GPIO_WritePin>
 8001f6e:	e7d8      	b.n	8001f22 <main+0x262>
 8001f70:	20000100 	.word	0x20000100
 8001f74:	20000094 	.word	0x20000094
 8001f78:	08002b68 	.word	0x08002b68
 8001f7c:	40007000 	.word	0x40007000

08001f80 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001f80:	4770      	bx	lr
	...

08001f84 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001f84:	b5f0      	push	{r4, r5, r6, r7, lr}
  RTC_TimeTypeDef sTime = {0};
  RTC_DateTypeDef sDate = {0};
 8001f86:	2600      	movs	r6, #0
{
 8001f88:	b099      	sub	sp, #100	; 0x64
  RTC_TimeTypeDef sTime = {0};
 8001f8a:	af02      	add	r7, sp, #8
 8001f8c:	2214      	movs	r2, #20
 8001f8e:	2100      	movs	r1, #0
 8001f90:	0038      	movs	r0, r7
  RTC_AlarmTypeDef sAlarm = {0};
 8001f92:	ad0e      	add	r5, sp, #56	; 0x38
  RTC_TimeTypeDef sTime = {0};
 8001f94:	f000 f999 	bl	80022ca <memset>
  RTC_AlarmTypeDef sAlarm = {0};
 8001f98:	2228      	movs	r2, #40	; 0x28
 8001f9a:	0031      	movs	r1, r6
 8001f9c:	0028      	movs	r0, r5
  RTC_DateTypeDef sDate = {0};
 8001f9e:	9601      	str	r6, [sp, #4]
  RTC_AlarmTypeDef sAlarm = {0};
 8001fa0:	f000 f993 	bl	80022ca <memset>
  RTC_TamperTypeDef sTamper = {0};
 8001fa4:	221c      	movs	r2, #28
 8001fa6:	0031      	movs	r1, r6
 8001fa8:	a807      	add	r0, sp, #28
 8001faa:	f000 f98e 	bl	80022ca <memset>

  /**Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8001fae:	4c2f      	ldr	r4, [pc, #188]	; (800206c <MX_RTC_Init+0xe8>)
 8001fb0:	4b2f      	ldr	r3, [pc, #188]	; (8002070 <MX_RTC_Init+0xec>)
  hrtc.Init.AsynchPrediv = 127;
  hrtc.Init.SynchPrediv = 255;
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001fb2:	0020      	movs	r0, r4
  hrtc.Instance = RTC;
 8001fb4:	6023      	str	r3, [r4, #0]
  hrtc.Init.AsynchPrediv = 127;
 8001fb6:	237f      	movs	r3, #127	; 0x7f
 8001fb8:	60a3      	str	r3, [r4, #8]
  hrtc.Init.SynchPrediv = 255;
 8001fba:	3380      	adds	r3, #128	; 0x80
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001fbc:	6066      	str	r6, [r4, #4]
  hrtc.Init.SynchPrediv = 255;
 8001fbe:	60e3      	str	r3, [r4, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001fc0:	6126      	str	r6, [r4, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001fc2:	6166      	str	r6, [r4, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001fc4:	61a6      	str	r6, [r4, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001fc6:	f7ff f917 	bl	80011f8 <HAL_RTC_Init>
 8001fca:	42b0      	cmp	r0, r6
 8001fcc:	d001      	beq.n	8001fd2 <MX_RTC_Init+0x4e>
  {
    Error_Handler();
 8001fce:	f7ff ffd7 	bl	8001f80 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /**Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0x1;
 8001fd2:	2601      	movs	r6, #1
  sTime.Minutes = 0x0;
 8001fd4:	2300      	movs	r3, #0
  sTime.Seconds = 0x0;
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001fd6:	0032      	movs	r2, r6
 8001fd8:	0039      	movs	r1, r7
 8001fda:	0020      	movs	r0, r4
  sTime.Hours = 0x1;
 8001fdc:	703e      	strb	r6, [r7, #0]
  sTime.Minutes = 0x0;
 8001fde:	707b      	strb	r3, [r7, #1]
  sTime.Seconds = 0x0;
 8001fe0:	70bb      	strb	r3, [r7, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001fe2:	60fb      	str	r3, [r7, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001fe4:	613b      	str	r3, [r7, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001fe6:	f7ff f967 	bl	80012b8 <HAL_RTC_SetTime>
 8001fea:	2800      	cmp	r0, #0
 8001fec:	d001      	beq.n	8001ff2 <MX_RTC_Init+0x6e>
  {
    Error_Handler();
 8001fee:	f7ff ffc7 	bl	8001f80 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
  sDate.Month = RTC_MONTH_JANUARY;
  sDate.Date = 0x1;
  sDate.Year = 0x0;
 8001ff2:	2300      	movs	r3, #0
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001ff4:	a901      	add	r1, sp, #4

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	0020      	movs	r0, r4
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001ffa:	700e      	strb	r6, [r1, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001ffc:	704e      	strb	r6, [r1, #1]
  sDate.Date = 0x1;
 8001ffe:	708e      	strb	r6, [r1, #2]
  sDate.Year = 0x0;
 8002000:	70cb      	strb	r3, [r1, #3]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002002:	f7ff f9cd 	bl	80013a0 <HAL_RTC_SetDate>
 8002006:	2800      	cmp	r0, #0
 8002008:	d001      	beq.n	800200e <MX_RTC_Init+0x8a>
  {
    Error_Handler();
 800200a:	f7ff ffb9 	bl	8001f80 <Error_Handler>
  }
  /**Enable the Alarm A 
  */
  sAlarm.AlarmTime.Hours = 0x1;
  sAlarm.AlarmTime.Minutes = 0x0;
 800200e:	2300      	movs	r3, #0
  sAlarm.AlarmTime.Hours = 0x1;
 8002010:	2201      	movs	r2, #1
  sAlarm.AlarmTime.Minutes = 0x0;
 8002012:	706b      	strb	r3, [r5, #1]
  sAlarm.AlarmTime.Seconds = 0x5;
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8002014:	606b      	str	r3, [r5, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002016:	60eb      	str	r3, [r5, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002018:	612b      	str	r3, [r5, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800201a:	616b      	str	r3, [r5, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800201c:	61ab      	str	r3, [r5, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800201e:	61eb      	str	r3, [r5, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8002020:	3339      	adds	r3, #57	; 0x39
 8002022:	446b      	add	r3, sp
  sAlarm.AlarmTime.Seconds = 0x5;
 8002024:	2105      	movs	r1, #5
  sAlarm.AlarmDateWeekDay = 0x1;
 8002026:	77da      	strb	r2, [r3, #31]
  sAlarm.Alarm = RTC_ALARM_A;
 8002028:	2380      	movs	r3, #128	; 0x80
  sAlarm.AlarmTime.Seconds = 0x5;
 800202a:	70a9      	strb	r1, [r5, #2]
  sAlarm.Alarm = RTC_ALARM_A;
 800202c:	005b      	lsls	r3, r3, #1
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800202e:	0029      	movs	r1, r5
 8002030:	0020      	movs	r0, r4
  sAlarm.AlarmTime.Hours = 0x1;
 8002032:	702a      	strb	r2, [r5, #0]
  sAlarm.Alarm = RTC_ALARM_A;
 8002034:	626b      	str	r3, [r5, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002036:	f7ff fa17 	bl	8001468 <HAL_RTC_SetAlarm_IT>
 800203a:	2800      	cmp	r0, #0
 800203c:	d001      	beq.n	8002042 <MX_RTC_Init+0xbe>
  {
    Error_Handler();
 800203e:	f7ff ff9f 	bl	8001f80 <Error_Handler>
  }
  /**Enable the RTC Tamper 2 
  */
  sTamper.Tamper = RTC_TAMPER_2;
 8002042:	2308      	movs	r3, #8
 8002044:	9307      	str	r3, [sp, #28]
  sTamper.Trigger = RTC_TAMPERTRIGGER_RISINGEDGE;
 8002046:	2300      	movs	r3, #0
  sTamper.Filter = RTC_TAMPERFILTER_DISABLE;
  sTamper.SamplingFrequency = RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768;
  sTamper.PrechargeDuration = RTC_TAMPERPRECHARGEDURATION_1RTCCLK;
  sTamper.TamperPullUp = RTC_TAMPER_PULLUP_ENABLE;
  sTamper.TimeStampOnTamperDetection = RTC_TIMESTAMPONTAMPERDETECTION_ENABLE;
  if (HAL_RTCEx_SetTamper_IT(&hrtc, &sTamper) != HAL_OK)
 8002048:	a907      	add	r1, sp, #28
  sTamper.Trigger = RTC_TAMPERTRIGGER_RISINGEDGE;
 800204a:	9308      	str	r3, [sp, #32]
  sTamper.Filter = RTC_TAMPERFILTER_DISABLE;
 800204c:	9309      	str	r3, [sp, #36]	; 0x24
  sTamper.SamplingFrequency = RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768;
 800204e:	930a      	str	r3, [sp, #40]	; 0x28
  sTamper.PrechargeDuration = RTC_TAMPERPRECHARGEDURATION_1RTCCLK;
 8002050:	930b      	str	r3, [sp, #44]	; 0x2c
  sTamper.TamperPullUp = RTC_TAMPER_PULLUP_ENABLE;
 8002052:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_RTCEx_SetTamper_IT(&hrtc, &sTamper) != HAL_OK)
 8002054:	0020      	movs	r0, r4
  sTamper.TimeStampOnTamperDetection = RTC_TIMESTAMPONTAMPERDETECTION_ENABLE;
 8002056:	3380      	adds	r3, #128	; 0x80
 8002058:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_RTCEx_SetTamper_IT(&hrtc, &sTamper) != HAL_OK)
 800205a:	f7ff fa9b 	bl	8001594 <HAL_RTCEx_SetTamper_IT>
 800205e:	2800      	cmp	r0, #0
 8002060:	d001      	beq.n	8002066 <MX_RTC_Init+0xe2>
  {
    Error_Handler();
 8002062:	f7ff ff8d 	bl	8001f80 <Error_Handler>
  }

}
 8002066:	b019      	add	sp, #100	; 0x64
 8002068:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800206a:	46c0      	nop			; (mov r8, r8)
 800206c:	200000e0 	.word	0x200000e0
 8002070:	40002800 	.word	0x40002800

08002074 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{

  if(rtcHandle->Instance==RTC)
 8002074:	4b09      	ldr	r3, [pc, #36]	; (800209c <HAL_RTC_MspInit+0x28>)
 8002076:	6802      	ldr	r2, [r0, #0]
{
 8002078:	b510      	push	{r4, lr}
  if(rtcHandle->Instance==RTC)
 800207a:	429a      	cmp	r2, r3
 800207c:	d10d      	bne.n	800209a <HAL_RTC_MspInit+0x26>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800207e:	2380      	movs	r3, #128	; 0x80
 8002080:	4a07      	ldr	r2, [pc, #28]	; (80020a0 <HAL_RTC_MspInit+0x2c>)
 8002082:	021b      	lsls	r3, r3, #8
 8002084:	6a11      	ldr	r1, [r2, #32]

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8002086:	2002      	movs	r0, #2
    __HAL_RCC_RTC_ENABLE();
 8002088:	430b      	orrs	r3, r1
 800208a:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 800208c:	2200      	movs	r2, #0
 800208e:	0011      	movs	r1, r2
 8002090:	f7fe fbf2 	bl	8000878 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8002094:	2002      	movs	r0, #2
 8002096:	f7fe fc1f 	bl	80008d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800209a:	bd10      	pop	{r4, pc}
 800209c:	40002800 	.word	0x40002800
 80020a0:	40021000 	.word	0x40021000

080020a4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020a4:	2001      	movs	r0, #1
 80020a6:	4b0a      	ldr	r3, [pc, #40]	; (80020d0 <HAL_MspInit+0x2c>)
{
 80020a8:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020aa:	6999      	ldr	r1, [r3, #24]
 80020ac:	4301      	orrs	r1, r0
 80020ae:	6199      	str	r1, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020b0:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020b2:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020b4:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020b6:	4002      	ands	r2, r0
 80020b8:	9200      	str	r2, [sp, #0]
 80020ba:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020bc:	69da      	ldr	r2, [r3, #28]
 80020be:	430a      	orrs	r2, r1
 80020c0:	61da      	str	r2, [r3, #28]
 80020c2:	69db      	ldr	r3, [r3, #28]
 80020c4:	400b      	ands	r3, r1
 80020c6:	9301      	str	r3, [sp, #4]
 80020c8:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020ca:	b002      	add	sp, #8
 80020cc:	4770      	bx	lr
 80020ce:	46c0      	nop			; (mov r8, r8)
 80020d0:	40021000 	.word	0x40021000

080020d4 <NMI_Handler>:
 80020d4:	4770      	bx	lr

080020d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020d6:	e7fe      	b.n	80020d6 <HardFault_Handler>

080020d8 <SVC_Handler>:
 80020d8:	4770      	bx	lr

080020da <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020da:	4770      	bx	lr

080020dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020dc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020de:	f7fe f8cb 	bl	8000278 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020e2:	bd10      	pop	{r4, pc}

080020e4 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20.
  */
void RTC_IRQHandler(void)
{
 80020e4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80020e6:	4c04      	ldr	r4, [pc, #16]	; (80020f8 <RTC_IRQHandler+0x14>)
 80020e8:	0020      	movs	r0, r4
 80020ea:	f7ff f833 	bl	8001154 <HAL_RTC_AlarmIRQHandler>
  HAL_RTCEx_TamperTimeStampIRQHandler(&hrtc);
 80020ee:	0020      	movs	r0, r4
 80020f0:	f7ff fa92 	bl	8001618 <HAL_RTCEx_TamperTimeStampIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 80020f4:	bd10      	pop	{r4, pc}
 80020f6:	46c0      	nop			; (mov r8, r8)
 80020f8:	200000e0 	.word	0x200000e0

080020fc <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC interrupt.
  */
void ADC1_IRQHandler(void)
{
 80020fc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 80020fe:	4802      	ldr	r0, [pc, #8]	; (8002108 <ADC1_IRQHandler+0xc>)
 8002100:	f7fe fad4 	bl	80006ac <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8002104:	bd10      	pop	{r4, pc}
 8002106:	46c0      	nop			; (mov r8, r8)
 8002108:	20000094 	.word	0x20000094

0800210c <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 800210c:	2101      	movs	r1, #1
 800210e:	4b11      	ldr	r3, [pc, #68]	; (8002154 <SystemInit+0x48>)
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8002110:	4811      	ldr	r0, [pc, #68]	; (8002158 <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001U;
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	430a      	orrs	r2, r1
 8002116:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8002118:	685a      	ldr	r2, [r3, #4]
 800211a:	4002      	ands	r2, r0
 800211c:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 800211e:	681a      	ldr	r2, [r3, #0]
 8002120:	480e      	ldr	r0, [pc, #56]	; (800215c <SystemInit+0x50>)
 8002122:	4002      	ands	r2, r0
 8002124:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	480d      	ldr	r0, [pc, #52]	; (8002160 <SystemInit+0x54>)
 800212a:	4002      	ands	r2, r0
 800212c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 800212e:	685a      	ldr	r2, [r3, #4]
 8002130:	480c      	ldr	r0, [pc, #48]	; (8002164 <SystemInit+0x58>)
 8002132:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8002134:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8002136:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8002138:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800213a:	4382      	bics	r2, r0
 800213c:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 800213e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002140:	4809      	ldr	r0, [pc, #36]	; (8002168 <SystemInit+0x5c>)
 8002142:	4002      	ands	r2, r0
 8002144:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8002146:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002148:	438a      	bics	r2, r1
 800214a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 800214c:	2200      	movs	r2, #0
 800214e:	609a      	str	r2, [r3, #8]

}
 8002150:	4770      	bx	lr
 8002152:	46c0      	nop			; (mov r8, r8)
 8002154:	40021000 	.word	0x40021000
 8002158:	08ffb80c 	.word	0x08ffb80c
 800215c:	fef6ffff 	.word	0xfef6ffff
 8002160:	fffbffff 	.word	0xfffbffff
 8002164:	ffc0ffff 	.word	0xffc0ffff
 8002168:	fffffeec 	.word	0xfffffeec

0800216c <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 800216c:	480f      	ldr	r0, [pc, #60]	; (80021ac <MX_USART1_UART_Init+0x40>)
 800216e:	4b10      	ldr	r3, [pc, #64]	; (80021b0 <MX_USART1_UART_Init+0x44>)
{
 8002170:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 8002172:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 9600;
 8002174:	2396      	movs	r3, #150	; 0x96
 8002176:	019b      	lsls	r3, r3, #6
 8002178:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800217a:	2300      	movs	r3, #0
 800217c:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800217e:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002180:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002182:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002184:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002186:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8002188:	3330      	adds	r3, #48	; 0x30
 800218a:	6243      	str	r3, [r0, #36]	; 0x24
  huart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 800218c:	2380      	movs	r3, #128	; 0x80
 800218e:	015b      	lsls	r3, r3, #5
 8002190:	6383      	str	r3, [r0, #56]	; 0x38
  huart1.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8002192:	2380      	movs	r3, #128	; 0x80
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002194:	220c      	movs	r2, #12
  huart1.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8002196:	019b      	lsls	r3, r3, #6
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002198:	6142      	str	r2, [r0, #20]
  huart1.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 800219a:	63c3      	str	r3, [r0, #60]	; 0x3c
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800219c:	f7ff fb68 	bl	8001870 <HAL_UART_Init>
 80021a0:	2800      	cmp	r0, #0
 80021a2:	d001      	beq.n	80021a8 <MX_USART1_UART_Init+0x3c>
  {
    Error_Handler();
 80021a4:	f7ff feec 	bl	8001f80 <Error_Handler>
  }

}
 80021a8:	bd10      	pop	{r4, pc}
 80021aa:	46c0      	nop			; (mov r8, r8)
 80021ac:	20000100 	.word	0x20000100
 80021b0:	40013800 	.word	0x40013800

080021b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80021b4:	b510      	push	{r4, lr}
 80021b6:	0004      	movs	r4, r0
 80021b8:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ba:	2214      	movs	r2, #20
 80021bc:	2100      	movs	r1, #0
 80021be:	a803      	add	r0, sp, #12
 80021c0:	f000 f883 	bl	80022ca <memset>
  if(uartHandle->Instance==USART1)
 80021c4:	4b13      	ldr	r3, [pc, #76]	; (8002214 <HAL_UART_MspInit+0x60>)
 80021c6:	6822      	ldr	r2, [r4, #0]
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d120      	bne.n	800220e <HAL_UART_MspInit+0x5a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80021cc:	2080      	movs	r0, #128	; 0x80
 80021ce:	4b12      	ldr	r3, [pc, #72]	; (8002218 <HAL_UART_MspInit+0x64>)
 80021d0:	01c0      	lsls	r0, r0, #7
 80021d2:	6999      	ldr	r1, [r3, #24]
 80021d4:	4301      	orrs	r1, r0
 80021d6:	6199      	str	r1, [r3, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021d8:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 80021da:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021dc:	0289      	lsls	r1, r1, #10
    __HAL_RCC_USART1_CLK_ENABLE();
 80021de:	4002      	ands	r2, r0
 80021e0:	9201      	str	r2, [sp, #4]
 80021e2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021e4:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021e6:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021e8:	430a      	orrs	r2, r1
 80021ea:	615a      	str	r2, [r3, #20]
 80021ec:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021ee:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021f0:	400b      	ands	r3, r1
 80021f2:	9302      	str	r3, [sp, #8]
 80021f4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80021f6:	23c0      	movs	r3, #192	; 0xc0
 80021f8:	00db      	lsls	r3, r3, #3
 80021fa:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021fc:	2302      	movs	r3, #2
 80021fe:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002200:	3301      	adds	r3, #1
 8002202:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002204:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8002206:	3b02      	subs	r3, #2
 8002208:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800220a:	f7fe fb89 	bl	8000920 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800220e:	b008      	add	sp, #32
 8002210:	bd10      	pop	{r4, pc}
 8002212:	46c0      	nop			; (mov r8, r8)
 8002214:	40013800 	.word	0x40013800
 8002218:	40021000 	.word	0x40021000

0800221c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800221c:	480d      	ldr	r0, [pc, #52]	; (8002254 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800221e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002220:	480d      	ldr	r0, [pc, #52]	; (8002258 <LoopForever+0x6>)
  ldr r1, =_edata
 8002222:	490e      	ldr	r1, [pc, #56]	; (800225c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002224:	4a0e      	ldr	r2, [pc, #56]	; (8002260 <LoopForever+0xe>)
  movs r3, #0
 8002226:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002228:	e002      	b.n	8002230 <LoopCopyDataInit>

0800222a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800222a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800222c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800222e:	3304      	adds	r3, #4

08002230 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002230:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002232:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002234:	d3f9      	bcc.n	800222a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002236:	4a0b      	ldr	r2, [pc, #44]	; (8002264 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002238:	4c0b      	ldr	r4, [pc, #44]	; (8002268 <LoopForever+0x16>)
  movs r3, #0
 800223a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800223c:	e001      	b.n	8002242 <LoopFillZerobss>

0800223e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800223e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002240:	3204      	adds	r2, #4

08002242 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002242:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002244:	d3fb      	bcc.n	800223e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002246:	f7ff ff61 	bl	800210c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800224a:	f000 f811 	bl	8002270 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800224e:	f7ff fd37 	bl	8001cc0 <main>

08002252 <LoopForever>:

LoopForever:
    b LoopForever
 8002252:	e7fe      	b.n	8002252 <LoopForever>
  ldr   r0, =_estack
 8002254:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8002258:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800225c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002260:	08002bc0 	.word	0x08002bc0
  ldr r2, =_sbss
 8002264:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8002268:	20000174 	.word	0x20000174

0800226c <DMA1_Channel1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800226c:	e7fe      	b.n	800226c <DMA1_Channel1_IRQHandler>
	...

08002270 <__libc_init_array>:
 8002270:	b570      	push	{r4, r5, r6, lr}
 8002272:	2600      	movs	r6, #0
 8002274:	4d0c      	ldr	r5, [pc, #48]	; (80022a8 <__libc_init_array+0x38>)
 8002276:	4c0d      	ldr	r4, [pc, #52]	; (80022ac <__libc_init_array+0x3c>)
 8002278:	1b64      	subs	r4, r4, r5
 800227a:	10a4      	asrs	r4, r4, #2
 800227c:	42a6      	cmp	r6, r4
 800227e:	d109      	bne.n	8002294 <__libc_init_array+0x24>
 8002280:	2600      	movs	r6, #0
 8002282:	f000 fc53 	bl	8002b2c <_init>
 8002286:	4d0a      	ldr	r5, [pc, #40]	; (80022b0 <__libc_init_array+0x40>)
 8002288:	4c0a      	ldr	r4, [pc, #40]	; (80022b4 <__libc_init_array+0x44>)
 800228a:	1b64      	subs	r4, r4, r5
 800228c:	10a4      	asrs	r4, r4, #2
 800228e:	42a6      	cmp	r6, r4
 8002290:	d105      	bne.n	800229e <__libc_init_array+0x2e>
 8002292:	bd70      	pop	{r4, r5, r6, pc}
 8002294:	00b3      	lsls	r3, r6, #2
 8002296:	58eb      	ldr	r3, [r5, r3]
 8002298:	4798      	blx	r3
 800229a:	3601      	adds	r6, #1
 800229c:	e7ee      	b.n	800227c <__libc_init_array+0xc>
 800229e:	00b3      	lsls	r3, r6, #2
 80022a0:	58eb      	ldr	r3, [r5, r3]
 80022a2:	4798      	blx	r3
 80022a4:	3601      	adds	r6, #1
 80022a6:	e7f2      	b.n	800228e <__libc_init_array+0x1e>
 80022a8:	08002bb8 	.word	0x08002bb8
 80022ac:	08002bb8 	.word	0x08002bb8
 80022b0:	08002bb8 	.word	0x08002bb8
 80022b4:	08002bbc 	.word	0x08002bbc

080022b8 <memcpy>:
 80022b8:	2300      	movs	r3, #0
 80022ba:	b510      	push	{r4, lr}
 80022bc:	429a      	cmp	r2, r3
 80022be:	d100      	bne.n	80022c2 <memcpy+0xa>
 80022c0:	bd10      	pop	{r4, pc}
 80022c2:	5ccc      	ldrb	r4, [r1, r3]
 80022c4:	54c4      	strb	r4, [r0, r3]
 80022c6:	3301      	adds	r3, #1
 80022c8:	e7f8      	b.n	80022bc <memcpy+0x4>

080022ca <memset>:
 80022ca:	0003      	movs	r3, r0
 80022cc:	1882      	adds	r2, r0, r2
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d100      	bne.n	80022d4 <memset+0xa>
 80022d2:	4770      	bx	lr
 80022d4:	7019      	strb	r1, [r3, #0]
 80022d6:	3301      	adds	r3, #1
 80022d8:	e7f9      	b.n	80022ce <memset+0x4>
	...

080022dc <siprintf>:
 80022dc:	b40e      	push	{r1, r2, r3}
 80022de:	b510      	push	{r4, lr}
 80022e0:	b09d      	sub	sp, #116	; 0x74
 80022e2:	a902      	add	r1, sp, #8
 80022e4:	9002      	str	r0, [sp, #8]
 80022e6:	6108      	str	r0, [r1, #16]
 80022e8:	480b      	ldr	r0, [pc, #44]	; (8002318 <siprintf+0x3c>)
 80022ea:	2482      	movs	r4, #130	; 0x82
 80022ec:	6088      	str	r0, [r1, #8]
 80022ee:	6148      	str	r0, [r1, #20]
 80022f0:	2001      	movs	r0, #1
 80022f2:	4240      	negs	r0, r0
 80022f4:	ab1f      	add	r3, sp, #124	; 0x7c
 80022f6:	81c8      	strh	r0, [r1, #14]
 80022f8:	4808      	ldr	r0, [pc, #32]	; (800231c <siprintf+0x40>)
 80022fa:	cb04      	ldmia	r3!, {r2}
 80022fc:	00a4      	lsls	r4, r4, #2
 80022fe:	6800      	ldr	r0, [r0, #0]
 8002300:	9301      	str	r3, [sp, #4]
 8002302:	818c      	strh	r4, [r1, #12]
 8002304:	f000 f86e 	bl	80023e4 <_svfiprintf_r>
 8002308:	2300      	movs	r3, #0
 800230a:	9a02      	ldr	r2, [sp, #8]
 800230c:	7013      	strb	r3, [r2, #0]
 800230e:	b01d      	add	sp, #116	; 0x74
 8002310:	bc10      	pop	{r4}
 8002312:	bc08      	pop	{r3}
 8002314:	b003      	add	sp, #12
 8002316:	4718      	bx	r3
 8002318:	7fffffff 	.word	0x7fffffff
 800231c:	20000004 	.word	0x20000004

08002320 <__ssputs_r>:
 8002320:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002322:	688e      	ldr	r6, [r1, #8]
 8002324:	b085      	sub	sp, #20
 8002326:	0007      	movs	r7, r0
 8002328:	000c      	movs	r4, r1
 800232a:	9203      	str	r2, [sp, #12]
 800232c:	9301      	str	r3, [sp, #4]
 800232e:	429e      	cmp	r6, r3
 8002330:	d839      	bhi.n	80023a6 <__ssputs_r+0x86>
 8002332:	2390      	movs	r3, #144	; 0x90
 8002334:	898a      	ldrh	r2, [r1, #12]
 8002336:	00db      	lsls	r3, r3, #3
 8002338:	421a      	tst	r2, r3
 800233a:	d034      	beq.n	80023a6 <__ssputs_r+0x86>
 800233c:	2503      	movs	r5, #3
 800233e:	6909      	ldr	r1, [r1, #16]
 8002340:	6823      	ldr	r3, [r4, #0]
 8002342:	1a5b      	subs	r3, r3, r1
 8002344:	9302      	str	r3, [sp, #8]
 8002346:	6963      	ldr	r3, [r4, #20]
 8002348:	9802      	ldr	r0, [sp, #8]
 800234a:	435d      	muls	r5, r3
 800234c:	0feb      	lsrs	r3, r5, #31
 800234e:	195d      	adds	r5, r3, r5
 8002350:	9b01      	ldr	r3, [sp, #4]
 8002352:	106d      	asrs	r5, r5, #1
 8002354:	3301      	adds	r3, #1
 8002356:	181b      	adds	r3, r3, r0
 8002358:	42ab      	cmp	r3, r5
 800235a:	d900      	bls.n	800235e <__ssputs_r+0x3e>
 800235c:	001d      	movs	r5, r3
 800235e:	0553      	lsls	r3, r2, #21
 8002360:	d532      	bpl.n	80023c8 <__ssputs_r+0xa8>
 8002362:	0029      	movs	r1, r5
 8002364:	0038      	movs	r0, r7
 8002366:	f000 fb31 	bl	80029cc <_malloc_r>
 800236a:	1e06      	subs	r6, r0, #0
 800236c:	d109      	bne.n	8002382 <__ssputs_r+0x62>
 800236e:	230c      	movs	r3, #12
 8002370:	603b      	str	r3, [r7, #0]
 8002372:	2340      	movs	r3, #64	; 0x40
 8002374:	2001      	movs	r0, #1
 8002376:	89a2      	ldrh	r2, [r4, #12]
 8002378:	4240      	negs	r0, r0
 800237a:	4313      	orrs	r3, r2
 800237c:	81a3      	strh	r3, [r4, #12]
 800237e:	b005      	add	sp, #20
 8002380:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002382:	9a02      	ldr	r2, [sp, #8]
 8002384:	6921      	ldr	r1, [r4, #16]
 8002386:	f7ff ff97 	bl	80022b8 <memcpy>
 800238a:	89a3      	ldrh	r3, [r4, #12]
 800238c:	4a14      	ldr	r2, [pc, #80]	; (80023e0 <__ssputs_r+0xc0>)
 800238e:	401a      	ands	r2, r3
 8002390:	2380      	movs	r3, #128	; 0x80
 8002392:	4313      	orrs	r3, r2
 8002394:	81a3      	strh	r3, [r4, #12]
 8002396:	9b02      	ldr	r3, [sp, #8]
 8002398:	6126      	str	r6, [r4, #16]
 800239a:	18f6      	adds	r6, r6, r3
 800239c:	6026      	str	r6, [r4, #0]
 800239e:	6165      	str	r5, [r4, #20]
 80023a0:	9e01      	ldr	r6, [sp, #4]
 80023a2:	1aed      	subs	r5, r5, r3
 80023a4:	60a5      	str	r5, [r4, #8]
 80023a6:	9b01      	ldr	r3, [sp, #4]
 80023a8:	42b3      	cmp	r3, r6
 80023aa:	d200      	bcs.n	80023ae <__ssputs_r+0x8e>
 80023ac:	001e      	movs	r6, r3
 80023ae:	0032      	movs	r2, r6
 80023b0:	9903      	ldr	r1, [sp, #12]
 80023b2:	6820      	ldr	r0, [r4, #0]
 80023b4:	f000 faad 	bl	8002912 <memmove>
 80023b8:	68a3      	ldr	r3, [r4, #8]
 80023ba:	2000      	movs	r0, #0
 80023bc:	1b9b      	subs	r3, r3, r6
 80023be:	60a3      	str	r3, [r4, #8]
 80023c0:	6823      	ldr	r3, [r4, #0]
 80023c2:	199e      	adds	r6, r3, r6
 80023c4:	6026      	str	r6, [r4, #0]
 80023c6:	e7da      	b.n	800237e <__ssputs_r+0x5e>
 80023c8:	002a      	movs	r2, r5
 80023ca:	0038      	movs	r0, r7
 80023cc:	f000 fb5c 	bl	8002a88 <_realloc_r>
 80023d0:	1e06      	subs	r6, r0, #0
 80023d2:	d1e0      	bne.n	8002396 <__ssputs_r+0x76>
 80023d4:	6921      	ldr	r1, [r4, #16]
 80023d6:	0038      	movs	r0, r7
 80023d8:	f000 faae 	bl	8002938 <_free_r>
 80023dc:	e7c7      	b.n	800236e <__ssputs_r+0x4e>
 80023de:	46c0      	nop			; (mov r8, r8)
 80023e0:	fffffb7f 	.word	0xfffffb7f

080023e4 <_svfiprintf_r>:
 80023e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023e6:	b09f      	sub	sp, #124	; 0x7c
 80023e8:	9002      	str	r0, [sp, #8]
 80023ea:	9305      	str	r3, [sp, #20]
 80023ec:	898b      	ldrh	r3, [r1, #12]
 80023ee:	000f      	movs	r7, r1
 80023f0:	0016      	movs	r6, r2
 80023f2:	061b      	lsls	r3, r3, #24
 80023f4:	d511      	bpl.n	800241a <_svfiprintf_r+0x36>
 80023f6:	690b      	ldr	r3, [r1, #16]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d10e      	bne.n	800241a <_svfiprintf_r+0x36>
 80023fc:	2140      	movs	r1, #64	; 0x40
 80023fe:	f000 fae5 	bl	80029cc <_malloc_r>
 8002402:	6038      	str	r0, [r7, #0]
 8002404:	6138      	str	r0, [r7, #16]
 8002406:	2800      	cmp	r0, #0
 8002408:	d105      	bne.n	8002416 <_svfiprintf_r+0x32>
 800240a:	230c      	movs	r3, #12
 800240c:	9a02      	ldr	r2, [sp, #8]
 800240e:	3801      	subs	r0, #1
 8002410:	6013      	str	r3, [r2, #0]
 8002412:	b01f      	add	sp, #124	; 0x7c
 8002414:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002416:	2340      	movs	r3, #64	; 0x40
 8002418:	617b      	str	r3, [r7, #20]
 800241a:	2300      	movs	r3, #0
 800241c:	ad06      	add	r5, sp, #24
 800241e:	616b      	str	r3, [r5, #20]
 8002420:	3320      	adds	r3, #32
 8002422:	766b      	strb	r3, [r5, #25]
 8002424:	3310      	adds	r3, #16
 8002426:	76ab      	strb	r3, [r5, #26]
 8002428:	0034      	movs	r4, r6
 800242a:	7823      	ldrb	r3, [r4, #0]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d147      	bne.n	80024c0 <_svfiprintf_r+0xdc>
 8002430:	1ba3      	subs	r3, r4, r6
 8002432:	9304      	str	r3, [sp, #16]
 8002434:	d00d      	beq.n	8002452 <_svfiprintf_r+0x6e>
 8002436:	1ba3      	subs	r3, r4, r6
 8002438:	0032      	movs	r2, r6
 800243a:	0039      	movs	r1, r7
 800243c:	9802      	ldr	r0, [sp, #8]
 800243e:	f7ff ff6f 	bl	8002320 <__ssputs_r>
 8002442:	1c43      	adds	r3, r0, #1
 8002444:	d100      	bne.n	8002448 <_svfiprintf_r+0x64>
 8002446:	e0b5      	b.n	80025b4 <_svfiprintf_r+0x1d0>
 8002448:	696a      	ldr	r2, [r5, #20]
 800244a:	9b04      	ldr	r3, [sp, #16]
 800244c:	4694      	mov	ip, r2
 800244e:	4463      	add	r3, ip
 8002450:	616b      	str	r3, [r5, #20]
 8002452:	7823      	ldrb	r3, [r4, #0]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d100      	bne.n	800245a <_svfiprintf_r+0x76>
 8002458:	e0ac      	b.n	80025b4 <_svfiprintf_r+0x1d0>
 800245a:	2201      	movs	r2, #1
 800245c:	2300      	movs	r3, #0
 800245e:	4252      	negs	r2, r2
 8002460:	606a      	str	r2, [r5, #4]
 8002462:	a902      	add	r1, sp, #8
 8002464:	3254      	adds	r2, #84	; 0x54
 8002466:	1852      	adds	r2, r2, r1
 8002468:	3401      	adds	r4, #1
 800246a:	602b      	str	r3, [r5, #0]
 800246c:	60eb      	str	r3, [r5, #12]
 800246e:	60ab      	str	r3, [r5, #8]
 8002470:	7013      	strb	r3, [r2, #0]
 8002472:	65ab      	str	r3, [r5, #88]	; 0x58
 8002474:	4e58      	ldr	r6, [pc, #352]	; (80025d8 <_svfiprintf_r+0x1f4>)
 8002476:	2205      	movs	r2, #5
 8002478:	7821      	ldrb	r1, [r4, #0]
 800247a:	0030      	movs	r0, r6
 800247c:	f000 fa3e 	bl	80028fc <memchr>
 8002480:	1c62      	adds	r2, r4, #1
 8002482:	2800      	cmp	r0, #0
 8002484:	d120      	bne.n	80024c8 <_svfiprintf_r+0xe4>
 8002486:	6829      	ldr	r1, [r5, #0]
 8002488:	06cb      	lsls	r3, r1, #27
 800248a:	d504      	bpl.n	8002496 <_svfiprintf_r+0xb2>
 800248c:	2353      	movs	r3, #83	; 0x53
 800248e:	ae02      	add	r6, sp, #8
 8002490:	3020      	adds	r0, #32
 8002492:	199b      	adds	r3, r3, r6
 8002494:	7018      	strb	r0, [r3, #0]
 8002496:	070b      	lsls	r3, r1, #28
 8002498:	d504      	bpl.n	80024a4 <_svfiprintf_r+0xc0>
 800249a:	2353      	movs	r3, #83	; 0x53
 800249c:	202b      	movs	r0, #43	; 0x2b
 800249e:	ae02      	add	r6, sp, #8
 80024a0:	199b      	adds	r3, r3, r6
 80024a2:	7018      	strb	r0, [r3, #0]
 80024a4:	7823      	ldrb	r3, [r4, #0]
 80024a6:	2b2a      	cmp	r3, #42	; 0x2a
 80024a8:	d016      	beq.n	80024d8 <_svfiprintf_r+0xf4>
 80024aa:	2000      	movs	r0, #0
 80024ac:	210a      	movs	r1, #10
 80024ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80024b0:	7822      	ldrb	r2, [r4, #0]
 80024b2:	3a30      	subs	r2, #48	; 0x30
 80024b4:	2a09      	cmp	r2, #9
 80024b6:	d955      	bls.n	8002564 <_svfiprintf_r+0x180>
 80024b8:	2800      	cmp	r0, #0
 80024ba:	d015      	beq.n	80024e8 <_svfiprintf_r+0x104>
 80024bc:	9309      	str	r3, [sp, #36]	; 0x24
 80024be:	e013      	b.n	80024e8 <_svfiprintf_r+0x104>
 80024c0:	2b25      	cmp	r3, #37	; 0x25
 80024c2:	d0b5      	beq.n	8002430 <_svfiprintf_r+0x4c>
 80024c4:	3401      	adds	r4, #1
 80024c6:	e7b0      	b.n	800242a <_svfiprintf_r+0x46>
 80024c8:	2301      	movs	r3, #1
 80024ca:	1b80      	subs	r0, r0, r6
 80024cc:	4083      	lsls	r3, r0
 80024ce:	6829      	ldr	r1, [r5, #0]
 80024d0:	0014      	movs	r4, r2
 80024d2:	430b      	orrs	r3, r1
 80024d4:	602b      	str	r3, [r5, #0]
 80024d6:	e7cd      	b.n	8002474 <_svfiprintf_r+0x90>
 80024d8:	9b05      	ldr	r3, [sp, #20]
 80024da:	1d18      	adds	r0, r3, #4
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	9005      	str	r0, [sp, #20]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	db39      	blt.n	8002558 <_svfiprintf_r+0x174>
 80024e4:	9309      	str	r3, [sp, #36]	; 0x24
 80024e6:	0014      	movs	r4, r2
 80024e8:	7823      	ldrb	r3, [r4, #0]
 80024ea:	2b2e      	cmp	r3, #46	; 0x2e
 80024ec:	d10b      	bne.n	8002506 <_svfiprintf_r+0x122>
 80024ee:	7863      	ldrb	r3, [r4, #1]
 80024f0:	1c62      	adds	r2, r4, #1
 80024f2:	2b2a      	cmp	r3, #42	; 0x2a
 80024f4:	d13e      	bne.n	8002574 <_svfiprintf_r+0x190>
 80024f6:	9b05      	ldr	r3, [sp, #20]
 80024f8:	3402      	adds	r4, #2
 80024fa:	1d1a      	adds	r2, r3, #4
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	9205      	str	r2, [sp, #20]
 8002500:	2b00      	cmp	r3, #0
 8002502:	db34      	blt.n	800256e <_svfiprintf_r+0x18a>
 8002504:	9307      	str	r3, [sp, #28]
 8002506:	4e35      	ldr	r6, [pc, #212]	; (80025dc <_svfiprintf_r+0x1f8>)
 8002508:	7821      	ldrb	r1, [r4, #0]
 800250a:	2203      	movs	r2, #3
 800250c:	0030      	movs	r0, r6
 800250e:	f000 f9f5 	bl	80028fc <memchr>
 8002512:	2800      	cmp	r0, #0
 8002514:	d006      	beq.n	8002524 <_svfiprintf_r+0x140>
 8002516:	2340      	movs	r3, #64	; 0x40
 8002518:	1b80      	subs	r0, r0, r6
 800251a:	4083      	lsls	r3, r0
 800251c:	682a      	ldr	r2, [r5, #0]
 800251e:	3401      	adds	r4, #1
 8002520:	4313      	orrs	r3, r2
 8002522:	602b      	str	r3, [r5, #0]
 8002524:	7821      	ldrb	r1, [r4, #0]
 8002526:	2206      	movs	r2, #6
 8002528:	482d      	ldr	r0, [pc, #180]	; (80025e0 <_svfiprintf_r+0x1fc>)
 800252a:	1c66      	adds	r6, r4, #1
 800252c:	7629      	strb	r1, [r5, #24]
 800252e:	f000 f9e5 	bl	80028fc <memchr>
 8002532:	2800      	cmp	r0, #0
 8002534:	d046      	beq.n	80025c4 <_svfiprintf_r+0x1e0>
 8002536:	4b2b      	ldr	r3, [pc, #172]	; (80025e4 <_svfiprintf_r+0x200>)
 8002538:	2b00      	cmp	r3, #0
 800253a:	d12f      	bne.n	800259c <_svfiprintf_r+0x1b8>
 800253c:	6829      	ldr	r1, [r5, #0]
 800253e:	9b05      	ldr	r3, [sp, #20]
 8002540:	2207      	movs	r2, #7
 8002542:	05c9      	lsls	r1, r1, #23
 8002544:	d528      	bpl.n	8002598 <_svfiprintf_r+0x1b4>
 8002546:	189b      	adds	r3, r3, r2
 8002548:	4393      	bics	r3, r2
 800254a:	3308      	adds	r3, #8
 800254c:	9305      	str	r3, [sp, #20]
 800254e:	696b      	ldr	r3, [r5, #20]
 8002550:	9a03      	ldr	r2, [sp, #12]
 8002552:	189b      	adds	r3, r3, r2
 8002554:	616b      	str	r3, [r5, #20]
 8002556:	e767      	b.n	8002428 <_svfiprintf_r+0x44>
 8002558:	425b      	negs	r3, r3
 800255a:	60eb      	str	r3, [r5, #12]
 800255c:	2302      	movs	r3, #2
 800255e:	430b      	orrs	r3, r1
 8002560:	602b      	str	r3, [r5, #0]
 8002562:	e7c0      	b.n	80024e6 <_svfiprintf_r+0x102>
 8002564:	434b      	muls	r3, r1
 8002566:	3401      	adds	r4, #1
 8002568:	189b      	adds	r3, r3, r2
 800256a:	2001      	movs	r0, #1
 800256c:	e7a0      	b.n	80024b0 <_svfiprintf_r+0xcc>
 800256e:	2301      	movs	r3, #1
 8002570:	425b      	negs	r3, r3
 8002572:	e7c7      	b.n	8002504 <_svfiprintf_r+0x120>
 8002574:	2300      	movs	r3, #0
 8002576:	0014      	movs	r4, r2
 8002578:	200a      	movs	r0, #10
 800257a:	001a      	movs	r2, r3
 800257c:	606b      	str	r3, [r5, #4]
 800257e:	7821      	ldrb	r1, [r4, #0]
 8002580:	3930      	subs	r1, #48	; 0x30
 8002582:	2909      	cmp	r1, #9
 8002584:	d903      	bls.n	800258e <_svfiprintf_r+0x1aa>
 8002586:	2b00      	cmp	r3, #0
 8002588:	d0bd      	beq.n	8002506 <_svfiprintf_r+0x122>
 800258a:	9207      	str	r2, [sp, #28]
 800258c:	e7bb      	b.n	8002506 <_svfiprintf_r+0x122>
 800258e:	4342      	muls	r2, r0
 8002590:	3401      	adds	r4, #1
 8002592:	1852      	adds	r2, r2, r1
 8002594:	2301      	movs	r3, #1
 8002596:	e7f2      	b.n	800257e <_svfiprintf_r+0x19a>
 8002598:	3307      	adds	r3, #7
 800259a:	e7d5      	b.n	8002548 <_svfiprintf_r+0x164>
 800259c:	ab05      	add	r3, sp, #20
 800259e:	9300      	str	r3, [sp, #0]
 80025a0:	003a      	movs	r2, r7
 80025a2:	4b11      	ldr	r3, [pc, #68]	; (80025e8 <_svfiprintf_r+0x204>)
 80025a4:	0029      	movs	r1, r5
 80025a6:	9802      	ldr	r0, [sp, #8]
 80025a8:	e000      	b.n	80025ac <_svfiprintf_r+0x1c8>
 80025aa:	bf00      	nop
 80025ac:	9003      	str	r0, [sp, #12]
 80025ae:	9b03      	ldr	r3, [sp, #12]
 80025b0:	3301      	adds	r3, #1
 80025b2:	d1cc      	bne.n	800254e <_svfiprintf_r+0x16a>
 80025b4:	89bb      	ldrh	r3, [r7, #12]
 80025b6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80025b8:	065b      	lsls	r3, r3, #25
 80025ba:	d400      	bmi.n	80025be <_svfiprintf_r+0x1da>
 80025bc:	e729      	b.n	8002412 <_svfiprintf_r+0x2e>
 80025be:	2001      	movs	r0, #1
 80025c0:	4240      	negs	r0, r0
 80025c2:	e726      	b.n	8002412 <_svfiprintf_r+0x2e>
 80025c4:	ab05      	add	r3, sp, #20
 80025c6:	9300      	str	r3, [sp, #0]
 80025c8:	003a      	movs	r2, r7
 80025ca:	4b07      	ldr	r3, [pc, #28]	; (80025e8 <_svfiprintf_r+0x204>)
 80025cc:	0029      	movs	r1, r5
 80025ce:	9802      	ldr	r0, [sp, #8]
 80025d0:	f000 f87a 	bl	80026c8 <_printf_i>
 80025d4:	e7ea      	b.n	80025ac <_svfiprintf_r+0x1c8>
 80025d6:	46c0      	nop			; (mov r8, r8)
 80025d8:	08002b84 	.word	0x08002b84
 80025dc:	08002b8a 	.word	0x08002b8a
 80025e0:	08002b8e 	.word	0x08002b8e
 80025e4:	00000000 	.word	0x00000000
 80025e8:	08002321 	.word	0x08002321

080025ec <_printf_common>:
 80025ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80025ee:	0015      	movs	r5, r2
 80025f0:	9301      	str	r3, [sp, #4]
 80025f2:	688a      	ldr	r2, [r1, #8]
 80025f4:	690b      	ldr	r3, [r1, #16]
 80025f6:	9000      	str	r0, [sp, #0]
 80025f8:	000c      	movs	r4, r1
 80025fa:	4293      	cmp	r3, r2
 80025fc:	da00      	bge.n	8002600 <_printf_common+0x14>
 80025fe:	0013      	movs	r3, r2
 8002600:	0022      	movs	r2, r4
 8002602:	602b      	str	r3, [r5, #0]
 8002604:	3243      	adds	r2, #67	; 0x43
 8002606:	7812      	ldrb	r2, [r2, #0]
 8002608:	2a00      	cmp	r2, #0
 800260a:	d001      	beq.n	8002610 <_printf_common+0x24>
 800260c:	3301      	adds	r3, #1
 800260e:	602b      	str	r3, [r5, #0]
 8002610:	6823      	ldr	r3, [r4, #0]
 8002612:	069b      	lsls	r3, r3, #26
 8002614:	d502      	bpl.n	800261c <_printf_common+0x30>
 8002616:	682b      	ldr	r3, [r5, #0]
 8002618:	3302      	adds	r3, #2
 800261a:	602b      	str	r3, [r5, #0]
 800261c:	2706      	movs	r7, #6
 800261e:	6823      	ldr	r3, [r4, #0]
 8002620:	401f      	ands	r7, r3
 8002622:	d027      	beq.n	8002674 <_printf_common+0x88>
 8002624:	0023      	movs	r3, r4
 8002626:	3343      	adds	r3, #67	; 0x43
 8002628:	781b      	ldrb	r3, [r3, #0]
 800262a:	1e5a      	subs	r2, r3, #1
 800262c:	4193      	sbcs	r3, r2
 800262e:	6822      	ldr	r2, [r4, #0]
 8002630:	0692      	lsls	r2, r2, #26
 8002632:	d430      	bmi.n	8002696 <_printf_common+0xaa>
 8002634:	0022      	movs	r2, r4
 8002636:	9901      	ldr	r1, [sp, #4]
 8002638:	3243      	adds	r2, #67	; 0x43
 800263a:	9800      	ldr	r0, [sp, #0]
 800263c:	9e08      	ldr	r6, [sp, #32]
 800263e:	47b0      	blx	r6
 8002640:	1c43      	adds	r3, r0, #1
 8002642:	d025      	beq.n	8002690 <_printf_common+0xa4>
 8002644:	2306      	movs	r3, #6
 8002646:	6820      	ldr	r0, [r4, #0]
 8002648:	682a      	ldr	r2, [r5, #0]
 800264a:	68e1      	ldr	r1, [r4, #12]
 800264c:	4003      	ands	r3, r0
 800264e:	2500      	movs	r5, #0
 8002650:	2b04      	cmp	r3, #4
 8002652:	d103      	bne.n	800265c <_printf_common+0x70>
 8002654:	1a8d      	subs	r5, r1, r2
 8002656:	43eb      	mvns	r3, r5
 8002658:	17db      	asrs	r3, r3, #31
 800265a:	401d      	ands	r5, r3
 800265c:	68a3      	ldr	r3, [r4, #8]
 800265e:	6922      	ldr	r2, [r4, #16]
 8002660:	4293      	cmp	r3, r2
 8002662:	dd01      	ble.n	8002668 <_printf_common+0x7c>
 8002664:	1a9b      	subs	r3, r3, r2
 8002666:	18ed      	adds	r5, r5, r3
 8002668:	2700      	movs	r7, #0
 800266a:	42bd      	cmp	r5, r7
 800266c:	d120      	bne.n	80026b0 <_printf_common+0xc4>
 800266e:	2000      	movs	r0, #0
 8002670:	e010      	b.n	8002694 <_printf_common+0xa8>
 8002672:	3701      	adds	r7, #1
 8002674:	68e3      	ldr	r3, [r4, #12]
 8002676:	682a      	ldr	r2, [r5, #0]
 8002678:	1a9b      	subs	r3, r3, r2
 800267a:	429f      	cmp	r7, r3
 800267c:	dad2      	bge.n	8002624 <_printf_common+0x38>
 800267e:	0022      	movs	r2, r4
 8002680:	2301      	movs	r3, #1
 8002682:	3219      	adds	r2, #25
 8002684:	9901      	ldr	r1, [sp, #4]
 8002686:	9800      	ldr	r0, [sp, #0]
 8002688:	9e08      	ldr	r6, [sp, #32]
 800268a:	47b0      	blx	r6
 800268c:	1c43      	adds	r3, r0, #1
 800268e:	d1f0      	bne.n	8002672 <_printf_common+0x86>
 8002690:	2001      	movs	r0, #1
 8002692:	4240      	negs	r0, r0
 8002694:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002696:	2030      	movs	r0, #48	; 0x30
 8002698:	18e1      	adds	r1, r4, r3
 800269a:	3143      	adds	r1, #67	; 0x43
 800269c:	7008      	strb	r0, [r1, #0]
 800269e:	0021      	movs	r1, r4
 80026a0:	1c5a      	adds	r2, r3, #1
 80026a2:	3145      	adds	r1, #69	; 0x45
 80026a4:	7809      	ldrb	r1, [r1, #0]
 80026a6:	18a2      	adds	r2, r4, r2
 80026a8:	3243      	adds	r2, #67	; 0x43
 80026aa:	3302      	adds	r3, #2
 80026ac:	7011      	strb	r1, [r2, #0]
 80026ae:	e7c1      	b.n	8002634 <_printf_common+0x48>
 80026b0:	0022      	movs	r2, r4
 80026b2:	2301      	movs	r3, #1
 80026b4:	321a      	adds	r2, #26
 80026b6:	9901      	ldr	r1, [sp, #4]
 80026b8:	9800      	ldr	r0, [sp, #0]
 80026ba:	9e08      	ldr	r6, [sp, #32]
 80026bc:	47b0      	blx	r6
 80026be:	1c43      	adds	r3, r0, #1
 80026c0:	d0e6      	beq.n	8002690 <_printf_common+0xa4>
 80026c2:	3701      	adds	r7, #1
 80026c4:	e7d1      	b.n	800266a <_printf_common+0x7e>
	...

080026c8 <_printf_i>:
 80026c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026ca:	b08b      	sub	sp, #44	; 0x2c
 80026cc:	9206      	str	r2, [sp, #24]
 80026ce:	000a      	movs	r2, r1
 80026d0:	3243      	adds	r2, #67	; 0x43
 80026d2:	9307      	str	r3, [sp, #28]
 80026d4:	9005      	str	r0, [sp, #20]
 80026d6:	9204      	str	r2, [sp, #16]
 80026d8:	7e0a      	ldrb	r2, [r1, #24]
 80026da:	000c      	movs	r4, r1
 80026dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80026de:	2a6e      	cmp	r2, #110	; 0x6e
 80026e0:	d100      	bne.n	80026e4 <_printf_i+0x1c>
 80026e2:	e08f      	b.n	8002804 <_printf_i+0x13c>
 80026e4:	d817      	bhi.n	8002716 <_printf_i+0x4e>
 80026e6:	2a63      	cmp	r2, #99	; 0x63
 80026e8:	d02c      	beq.n	8002744 <_printf_i+0x7c>
 80026ea:	d808      	bhi.n	80026fe <_printf_i+0x36>
 80026ec:	2a00      	cmp	r2, #0
 80026ee:	d100      	bne.n	80026f2 <_printf_i+0x2a>
 80026f0:	e099      	b.n	8002826 <_printf_i+0x15e>
 80026f2:	2a58      	cmp	r2, #88	; 0x58
 80026f4:	d054      	beq.n	80027a0 <_printf_i+0xd8>
 80026f6:	0026      	movs	r6, r4
 80026f8:	3642      	adds	r6, #66	; 0x42
 80026fa:	7032      	strb	r2, [r6, #0]
 80026fc:	e029      	b.n	8002752 <_printf_i+0x8a>
 80026fe:	2a64      	cmp	r2, #100	; 0x64
 8002700:	d001      	beq.n	8002706 <_printf_i+0x3e>
 8002702:	2a69      	cmp	r2, #105	; 0x69
 8002704:	d1f7      	bne.n	80026f6 <_printf_i+0x2e>
 8002706:	6821      	ldr	r1, [r4, #0]
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	0608      	lsls	r0, r1, #24
 800270c:	d523      	bpl.n	8002756 <_printf_i+0x8e>
 800270e:	1d11      	adds	r1, r2, #4
 8002710:	6019      	str	r1, [r3, #0]
 8002712:	6815      	ldr	r5, [r2, #0]
 8002714:	e025      	b.n	8002762 <_printf_i+0x9a>
 8002716:	2a73      	cmp	r2, #115	; 0x73
 8002718:	d100      	bne.n	800271c <_printf_i+0x54>
 800271a:	e088      	b.n	800282e <_printf_i+0x166>
 800271c:	d808      	bhi.n	8002730 <_printf_i+0x68>
 800271e:	2a6f      	cmp	r2, #111	; 0x6f
 8002720:	d029      	beq.n	8002776 <_printf_i+0xae>
 8002722:	2a70      	cmp	r2, #112	; 0x70
 8002724:	d1e7      	bne.n	80026f6 <_printf_i+0x2e>
 8002726:	2220      	movs	r2, #32
 8002728:	6809      	ldr	r1, [r1, #0]
 800272a:	430a      	orrs	r2, r1
 800272c:	6022      	str	r2, [r4, #0]
 800272e:	e003      	b.n	8002738 <_printf_i+0x70>
 8002730:	2a75      	cmp	r2, #117	; 0x75
 8002732:	d020      	beq.n	8002776 <_printf_i+0xae>
 8002734:	2a78      	cmp	r2, #120	; 0x78
 8002736:	d1de      	bne.n	80026f6 <_printf_i+0x2e>
 8002738:	0022      	movs	r2, r4
 800273a:	2178      	movs	r1, #120	; 0x78
 800273c:	3245      	adds	r2, #69	; 0x45
 800273e:	7011      	strb	r1, [r2, #0]
 8002740:	4a6c      	ldr	r2, [pc, #432]	; (80028f4 <_printf_i+0x22c>)
 8002742:	e030      	b.n	80027a6 <_printf_i+0xde>
 8002744:	000e      	movs	r6, r1
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	3642      	adds	r6, #66	; 0x42
 800274a:	1d11      	adds	r1, r2, #4
 800274c:	6019      	str	r1, [r3, #0]
 800274e:	6813      	ldr	r3, [r2, #0]
 8002750:	7033      	strb	r3, [r6, #0]
 8002752:	2301      	movs	r3, #1
 8002754:	e079      	b.n	800284a <_printf_i+0x182>
 8002756:	0649      	lsls	r1, r1, #25
 8002758:	d5d9      	bpl.n	800270e <_printf_i+0x46>
 800275a:	1d11      	adds	r1, r2, #4
 800275c:	6019      	str	r1, [r3, #0]
 800275e:	2300      	movs	r3, #0
 8002760:	5ed5      	ldrsh	r5, [r2, r3]
 8002762:	2d00      	cmp	r5, #0
 8002764:	da03      	bge.n	800276e <_printf_i+0xa6>
 8002766:	232d      	movs	r3, #45	; 0x2d
 8002768:	9a04      	ldr	r2, [sp, #16]
 800276a:	426d      	negs	r5, r5
 800276c:	7013      	strb	r3, [r2, #0]
 800276e:	4b62      	ldr	r3, [pc, #392]	; (80028f8 <_printf_i+0x230>)
 8002770:	270a      	movs	r7, #10
 8002772:	9303      	str	r3, [sp, #12]
 8002774:	e02f      	b.n	80027d6 <_printf_i+0x10e>
 8002776:	6820      	ldr	r0, [r4, #0]
 8002778:	6819      	ldr	r1, [r3, #0]
 800277a:	0605      	lsls	r5, r0, #24
 800277c:	d503      	bpl.n	8002786 <_printf_i+0xbe>
 800277e:	1d08      	adds	r0, r1, #4
 8002780:	6018      	str	r0, [r3, #0]
 8002782:	680d      	ldr	r5, [r1, #0]
 8002784:	e005      	b.n	8002792 <_printf_i+0xca>
 8002786:	0640      	lsls	r0, r0, #25
 8002788:	d5f9      	bpl.n	800277e <_printf_i+0xb6>
 800278a:	680d      	ldr	r5, [r1, #0]
 800278c:	1d08      	adds	r0, r1, #4
 800278e:	6018      	str	r0, [r3, #0]
 8002790:	b2ad      	uxth	r5, r5
 8002792:	4b59      	ldr	r3, [pc, #356]	; (80028f8 <_printf_i+0x230>)
 8002794:	2708      	movs	r7, #8
 8002796:	9303      	str	r3, [sp, #12]
 8002798:	2a6f      	cmp	r2, #111	; 0x6f
 800279a:	d018      	beq.n	80027ce <_printf_i+0x106>
 800279c:	270a      	movs	r7, #10
 800279e:	e016      	b.n	80027ce <_printf_i+0x106>
 80027a0:	3145      	adds	r1, #69	; 0x45
 80027a2:	700a      	strb	r2, [r1, #0]
 80027a4:	4a54      	ldr	r2, [pc, #336]	; (80028f8 <_printf_i+0x230>)
 80027a6:	9203      	str	r2, [sp, #12]
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	6821      	ldr	r1, [r4, #0]
 80027ac:	1d10      	adds	r0, r2, #4
 80027ae:	6018      	str	r0, [r3, #0]
 80027b0:	6815      	ldr	r5, [r2, #0]
 80027b2:	0608      	lsls	r0, r1, #24
 80027b4:	d522      	bpl.n	80027fc <_printf_i+0x134>
 80027b6:	07cb      	lsls	r3, r1, #31
 80027b8:	d502      	bpl.n	80027c0 <_printf_i+0xf8>
 80027ba:	2320      	movs	r3, #32
 80027bc:	4319      	orrs	r1, r3
 80027be:	6021      	str	r1, [r4, #0]
 80027c0:	2710      	movs	r7, #16
 80027c2:	2d00      	cmp	r5, #0
 80027c4:	d103      	bne.n	80027ce <_printf_i+0x106>
 80027c6:	2320      	movs	r3, #32
 80027c8:	6822      	ldr	r2, [r4, #0]
 80027ca:	439a      	bics	r2, r3
 80027cc:	6022      	str	r2, [r4, #0]
 80027ce:	0023      	movs	r3, r4
 80027d0:	2200      	movs	r2, #0
 80027d2:	3343      	adds	r3, #67	; 0x43
 80027d4:	701a      	strb	r2, [r3, #0]
 80027d6:	6863      	ldr	r3, [r4, #4]
 80027d8:	60a3      	str	r3, [r4, #8]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	db5c      	blt.n	8002898 <_printf_i+0x1d0>
 80027de:	2204      	movs	r2, #4
 80027e0:	6821      	ldr	r1, [r4, #0]
 80027e2:	4391      	bics	r1, r2
 80027e4:	6021      	str	r1, [r4, #0]
 80027e6:	2d00      	cmp	r5, #0
 80027e8:	d158      	bne.n	800289c <_printf_i+0x1d4>
 80027ea:	9e04      	ldr	r6, [sp, #16]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d064      	beq.n	80028ba <_printf_i+0x1f2>
 80027f0:	0026      	movs	r6, r4
 80027f2:	9b03      	ldr	r3, [sp, #12]
 80027f4:	3642      	adds	r6, #66	; 0x42
 80027f6:	781b      	ldrb	r3, [r3, #0]
 80027f8:	7033      	strb	r3, [r6, #0]
 80027fa:	e05e      	b.n	80028ba <_printf_i+0x1f2>
 80027fc:	0648      	lsls	r0, r1, #25
 80027fe:	d5da      	bpl.n	80027b6 <_printf_i+0xee>
 8002800:	b2ad      	uxth	r5, r5
 8002802:	e7d8      	b.n	80027b6 <_printf_i+0xee>
 8002804:	6809      	ldr	r1, [r1, #0]
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	0608      	lsls	r0, r1, #24
 800280a:	d505      	bpl.n	8002818 <_printf_i+0x150>
 800280c:	1d11      	adds	r1, r2, #4
 800280e:	6019      	str	r1, [r3, #0]
 8002810:	6813      	ldr	r3, [r2, #0]
 8002812:	6962      	ldr	r2, [r4, #20]
 8002814:	601a      	str	r2, [r3, #0]
 8002816:	e006      	b.n	8002826 <_printf_i+0x15e>
 8002818:	0649      	lsls	r1, r1, #25
 800281a:	d5f7      	bpl.n	800280c <_printf_i+0x144>
 800281c:	1d11      	adds	r1, r2, #4
 800281e:	6019      	str	r1, [r3, #0]
 8002820:	6813      	ldr	r3, [r2, #0]
 8002822:	8aa2      	ldrh	r2, [r4, #20]
 8002824:	801a      	strh	r2, [r3, #0]
 8002826:	2300      	movs	r3, #0
 8002828:	9e04      	ldr	r6, [sp, #16]
 800282a:	6123      	str	r3, [r4, #16]
 800282c:	e054      	b.n	80028d8 <_printf_i+0x210>
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	1d11      	adds	r1, r2, #4
 8002832:	6019      	str	r1, [r3, #0]
 8002834:	6816      	ldr	r6, [r2, #0]
 8002836:	2100      	movs	r1, #0
 8002838:	6862      	ldr	r2, [r4, #4]
 800283a:	0030      	movs	r0, r6
 800283c:	f000 f85e 	bl	80028fc <memchr>
 8002840:	2800      	cmp	r0, #0
 8002842:	d001      	beq.n	8002848 <_printf_i+0x180>
 8002844:	1b80      	subs	r0, r0, r6
 8002846:	6060      	str	r0, [r4, #4]
 8002848:	6863      	ldr	r3, [r4, #4]
 800284a:	6123      	str	r3, [r4, #16]
 800284c:	2300      	movs	r3, #0
 800284e:	9a04      	ldr	r2, [sp, #16]
 8002850:	7013      	strb	r3, [r2, #0]
 8002852:	e041      	b.n	80028d8 <_printf_i+0x210>
 8002854:	6923      	ldr	r3, [r4, #16]
 8002856:	0032      	movs	r2, r6
 8002858:	9906      	ldr	r1, [sp, #24]
 800285a:	9805      	ldr	r0, [sp, #20]
 800285c:	9d07      	ldr	r5, [sp, #28]
 800285e:	47a8      	blx	r5
 8002860:	1c43      	adds	r3, r0, #1
 8002862:	d043      	beq.n	80028ec <_printf_i+0x224>
 8002864:	6823      	ldr	r3, [r4, #0]
 8002866:	2500      	movs	r5, #0
 8002868:	079b      	lsls	r3, r3, #30
 800286a:	d40f      	bmi.n	800288c <_printf_i+0x1c4>
 800286c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800286e:	68e0      	ldr	r0, [r4, #12]
 8002870:	4298      	cmp	r0, r3
 8002872:	da3d      	bge.n	80028f0 <_printf_i+0x228>
 8002874:	0018      	movs	r0, r3
 8002876:	e03b      	b.n	80028f0 <_printf_i+0x228>
 8002878:	0022      	movs	r2, r4
 800287a:	2301      	movs	r3, #1
 800287c:	3219      	adds	r2, #25
 800287e:	9906      	ldr	r1, [sp, #24]
 8002880:	9805      	ldr	r0, [sp, #20]
 8002882:	9e07      	ldr	r6, [sp, #28]
 8002884:	47b0      	blx	r6
 8002886:	1c43      	adds	r3, r0, #1
 8002888:	d030      	beq.n	80028ec <_printf_i+0x224>
 800288a:	3501      	adds	r5, #1
 800288c:	68e3      	ldr	r3, [r4, #12]
 800288e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002890:	1a9b      	subs	r3, r3, r2
 8002892:	429d      	cmp	r5, r3
 8002894:	dbf0      	blt.n	8002878 <_printf_i+0x1b0>
 8002896:	e7e9      	b.n	800286c <_printf_i+0x1a4>
 8002898:	2d00      	cmp	r5, #0
 800289a:	d0a9      	beq.n	80027f0 <_printf_i+0x128>
 800289c:	9e04      	ldr	r6, [sp, #16]
 800289e:	0028      	movs	r0, r5
 80028a0:	0039      	movs	r1, r7
 80028a2:	f7fd fcc1 	bl	8000228 <__aeabi_uidivmod>
 80028a6:	9b03      	ldr	r3, [sp, #12]
 80028a8:	3e01      	subs	r6, #1
 80028aa:	5c5b      	ldrb	r3, [r3, r1]
 80028ac:	0028      	movs	r0, r5
 80028ae:	7033      	strb	r3, [r6, #0]
 80028b0:	0039      	movs	r1, r7
 80028b2:	f7fd fc33 	bl	800011c <__udivsi3>
 80028b6:	1e05      	subs	r5, r0, #0
 80028b8:	d1f1      	bne.n	800289e <_printf_i+0x1d6>
 80028ba:	2f08      	cmp	r7, #8
 80028bc:	d109      	bne.n	80028d2 <_printf_i+0x20a>
 80028be:	6823      	ldr	r3, [r4, #0]
 80028c0:	07db      	lsls	r3, r3, #31
 80028c2:	d506      	bpl.n	80028d2 <_printf_i+0x20a>
 80028c4:	6863      	ldr	r3, [r4, #4]
 80028c6:	6922      	ldr	r2, [r4, #16]
 80028c8:	4293      	cmp	r3, r2
 80028ca:	dc02      	bgt.n	80028d2 <_printf_i+0x20a>
 80028cc:	2330      	movs	r3, #48	; 0x30
 80028ce:	3e01      	subs	r6, #1
 80028d0:	7033      	strb	r3, [r6, #0]
 80028d2:	9b04      	ldr	r3, [sp, #16]
 80028d4:	1b9b      	subs	r3, r3, r6
 80028d6:	6123      	str	r3, [r4, #16]
 80028d8:	9b07      	ldr	r3, [sp, #28]
 80028da:	aa09      	add	r2, sp, #36	; 0x24
 80028dc:	9300      	str	r3, [sp, #0]
 80028de:	0021      	movs	r1, r4
 80028e0:	9b06      	ldr	r3, [sp, #24]
 80028e2:	9805      	ldr	r0, [sp, #20]
 80028e4:	f7ff fe82 	bl	80025ec <_printf_common>
 80028e8:	1c43      	adds	r3, r0, #1
 80028ea:	d1b3      	bne.n	8002854 <_printf_i+0x18c>
 80028ec:	2001      	movs	r0, #1
 80028ee:	4240      	negs	r0, r0
 80028f0:	b00b      	add	sp, #44	; 0x2c
 80028f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028f4:	08002ba6 	.word	0x08002ba6
 80028f8:	08002b95 	.word	0x08002b95

080028fc <memchr>:
 80028fc:	b2c9      	uxtb	r1, r1
 80028fe:	1882      	adds	r2, r0, r2
 8002900:	4290      	cmp	r0, r2
 8002902:	d101      	bne.n	8002908 <memchr+0xc>
 8002904:	2000      	movs	r0, #0
 8002906:	4770      	bx	lr
 8002908:	7803      	ldrb	r3, [r0, #0]
 800290a:	428b      	cmp	r3, r1
 800290c:	d0fb      	beq.n	8002906 <memchr+0xa>
 800290e:	3001      	adds	r0, #1
 8002910:	e7f6      	b.n	8002900 <memchr+0x4>

08002912 <memmove>:
 8002912:	b510      	push	{r4, lr}
 8002914:	4288      	cmp	r0, r1
 8002916:	d902      	bls.n	800291e <memmove+0xc>
 8002918:	188b      	adds	r3, r1, r2
 800291a:	4298      	cmp	r0, r3
 800291c:	d308      	bcc.n	8002930 <memmove+0x1e>
 800291e:	2300      	movs	r3, #0
 8002920:	429a      	cmp	r2, r3
 8002922:	d007      	beq.n	8002934 <memmove+0x22>
 8002924:	5ccc      	ldrb	r4, [r1, r3]
 8002926:	54c4      	strb	r4, [r0, r3]
 8002928:	3301      	adds	r3, #1
 800292a:	e7f9      	b.n	8002920 <memmove+0xe>
 800292c:	5c8b      	ldrb	r3, [r1, r2]
 800292e:	5483      	strb	r3, [r0, r2]
 8002930:	3a01      	subs	r2, #1
 8002932:	d2fb      	bcs.n	800292c <memmove+0x1a>
 8002934:	bd10      	pop	{r4, pc}
	...

08002938 <_free_r>:
 8002938:	b570      	push	{r4, r5, r6, lr}
 800293a:	0005      	movs	r5, r0
 800293c:	2900      	cmp	r1, #0
 800293e:	d010      	beq.n	8002962 <_free_r+0x2a>
 8002940:	1f0c      	subs	r4, r1, #4
 8002942:	6823      	ldr	r3, [r4, #0]
 8002944:	2b00      	cmp	r3, #0
 8002946:	da00      	bge.n	800294a <_free_r+0x12>
 8002948:	18e4      	adds	r4, r4, r3
 800294a:	0028      	movs	r0, r5
 800294c:	f000 f8d4 	bl	8002af8 <__malloc_lock>
 8002950:	4a1d      	ldr	r2, [pc, #116]	; (80029c8 <_free_r+0x90>)
 8002952:	6813      	ldr	r3, [r2, #0]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d105      	bne.n	8002964 <_free_r+0x2c>
 8002958:	6063      	str	r3, [r4, #4]
 800295a:	6014      	str	r4, [r2, #0]
 800295c:	0028      	movs	r0, r5
 800295e:	f000 f8cc 	bl	8002afa <__malloc_unlock>
 8002962:	bd70      	pop	{r4, r5, r6, pc}
 8002964:	42a3      	cmp	r3, r4
 8002966:	d909      	bls.n	800297c <_free_r+0x44>
 8002968:	6821      	ldr	r1, [r4, #0]
 800296a:	1860      	adds	r0, r4, r1
 800296c:	4283      	cmp	r3, r0
 800296e:	d1f3      	bne.n	8002958 <_free_r+0x20>
 8002970:	6818      	ldr	r0, [r3, #0]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	1841      	adds	r1, r0, r1
 8002976:	6021      	str	r1, [r4, #0]
 8002978:	e7ee      	b.n	8002958 <_free_r+0x20>
 800297a:	0013      	movs	r3, r2
 800297c:	685a      	ldr	r2, [r3, #4]
 800297e:	2a00      	cmp	r2, #0
 8002980:	d001      	beq.n	8002986 <_free_r+0x4e>
 8002982:	42a2      	cmp	r2, r4
 8002984:	d9f9      	bls.n	800297a <_free_r+0x42>
 8002986:	6819      	ldr	r1, [r3, #0]
 8002988:	1858      	adds	r0, r3, r1
 800298a:	42a0      	cmp	r0, r4
 800298c:	d10b      	bne.n	80029a6 <_free_r+0x6e>
 800298e:	6820      	ldr	r0, [r4, #0]
 8002990:	1809      	adds	r1, r1, r0
 8002992:	1858      	adds	r0, r3, r1
 8002994:	6019      	str	r1, [r3, #0]
 8002996:	4282      	cmp	r2, r0
 8002998:	d1e0      	bne.n	800295c <_free_r+0x24>
 800299a:	6810      	ldr	r0, [r2, #0]
 800299c:	6852      	ldr	r2, [r2, #4]
 800299e:	1841      	adds	r1, r0, r1
 80029a0:	6019      	str	r1, [r3, #0]
 80029a2:	605a      	str	r2, [r3, #4]
 80029a4:	e7da      	b.n	800295c <_free_r+0x24>
 80029a6:	42a0      	cmp	r0, r4
 80029a8:	d902      	bls.n	80029b0 <_free_r+0x78>
 80029aa:	230c      	movs	r3, #12
 80029ac:	602b      	str	r3, [r5, #0]
 80029ae:	e7d5      	b.n	800295c <_free_r+0x24>
 80029b0:	6821      	ldr	r1, [r4, #0]
 80029b2:	1860      	adds	r0, r4, r1
 80029b4:	4282      	cmp	r2, r0
 80029b6:	d103      	bne.n	80029c0 <_free_r+0x88>
 80029b8:	6810      	ldr	r0, [r2, #0]
 80029ba:	6852      	ldr	r2, [r2, #4]
 80029bc:	1841      	adds	r1, r0, r1
 80029be:	6021      	str	r1, [r4, #0]
 80029c0:	6062      	str	r2, [r4, #4]
 80029c2:	605c      	str	r4, [r3, #4]
 80029c4:	e7ca      	b.n	800295c <_free_r+0x24>
 80029c6:	46c0      	nop			; (mov r8, r8)
 80029c8:	20000084 	.word	0x20000084

080029cc <_malloc_r>:
 80029cc:	2303      	movs	r3, #3
 80029ce:	b570      	push	{r4, r5, r6, lr}
 80029d0:	1ccd      	adds	r5, r1, #3
 80029d2:	439d      	bics	r5, r3
 80029d4:	3508      	adds	r5, #8
 80029d6:	0006      	movs	r6, r0
 80029d8:	2d0c      	cmp	r5, #12
 80029da:	d21e      	bcs.n	8002a1a <_malloc_r+0x4e>
 80029dc:	250c      	movs	r5, #12
 80029de:	42a9      	cmp	r1, r5
 80029e0:	d81d      	bhi.n	8002a1e <_malloc_r+0x52>
 80029e2:	0030      	movs	r0, r6
 80029e4:	f000 f888 	bl	8002af8 <__malloc_lock>
 80029e8:	4a25      	ldr	r2, [pc, #148]	; (8002a80 <_malloc_r+0xb4>)
 80029ea:	6814      	ldr	r4, [r2, #0]
 80029ec:	0021      	movs	r1, r4
 80029ee:	2900      	cmp	r1, #0
 80029f0:	d119      	bne.n	8002a26 <_malloc_r+0x5a>
 80029f2:	4c24      	ldr	r4, [pc, #144]	; (8002a84 <_malloc_r+0xb8>)
 80029f4:	6823      	ldr	r3, [r4, #0]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d103      	bne.n	8002a02 <_malloc_r+0x36>
 80029fa:	0030      	movs	r0, r6
 80029fc:	f000 f86a 	bl	8002ad4 <_sbrk_r>
 8002a00:	6020      	str	r0, [r4, #0]
 8002a02:	0029      	movs	r1, r5
 8002a04:	0030      	movs	r0, r6
 8002a06:	f000 f865 	bl	8002ad4 <_sbrk_r>
 8002a0a:	1c43      	adds	r3, r0, #1
 8002a0c:	d12c      	bne.n	8002a68 <_malloc_r+0x9c>
 8002a0e:	230c      	movs	r3, #12
 8002a10:	0030      	movs	r0, r6
 8002a12:	6033      	str	r3, [r6, #0]
 8002a14:	f000 f871 	bl	8002afa <__malloc_unlock>
 8002a18:	e003      	b.n	8002a22 <_malloc_r+0x56>
 8002a1a:	2d00      	cmp	r5, #0
 8002a1c:	dadf      	bge.n	80029de <_malloc_r+0x12>
 8002a1e:	230c      	movs	r3, #12
 8002a20:	6033      	str	r3, [r6, #0]
 8002a22:	2000      	movs	r0, #0
 8002a24:	bd70      	pop	{r4, r5, r6, pc}
 8002a26:	680b      	ldr	r3, [r1, #0]
 8002a28:	1b5b      	subs	r3, r3, r5
 8002a2a:	d41a      	bmi.n	8002a62 <_malloc_r+0x96>
 8002a2c:	2b0b      	cmp	r3, #11
 8002a2e:	d903      	bls.n	8002a38 <_malloc_r+0x6c>
 8002a30:	600b      	str	r3, [r1, #0]
 8002a32:	18cc      	adds	r4, r1, r3
 8002a34:	6025      	str	r5, [r4, #0]
 8002a36:	e003      	b.n	8002a40 <_malloc_r+0x74>
 8002a38:	428c      	cmp	r4, r1
 8002a3a:	d10e      	bne.n	8002a5a <_malloc_r+0x8e>
 8002a3c:	6863      	ldr	r3, [r4, #4]
 8002a3e:	6013      	str	r3, [r2, #0]
 8002a40:	0030      	movs	r0, r6
 8002a42:	f000 f85a 	bl	8002afa <__malloc_unlock>
 8002a46:	0020      	movs	r0, r4
 8002a48:	2207      	movs	r2, #7
 8002a4a:	300b      	adds	r0, #11
 8002a4c:	1d23      	adds	r3, r4, #4
 8002a4e:	4390      	bics	r0, r2
 8002a50:	1ac3      	subs	r3, r0, r3
 8002a52:	d0e7      	beq.n	8002a24 <_malloc_r+0x58>
 8002a54:	425a      	negs	r2, r3
 8002a56:	50e2      	str	r2, [r4, r3]
 8002a58:	e7e4      	b.n	8002a24 <_malloc_r+0x58>
 8002a5a:	684b      	ldr	r3, [r1, #4]
 8002a5c:	6063      	str	r3, [r4, #4]
 8002a5e:	000c      	movs	r4, r1
 8002a60:	e7ee      	b.n	8002a40 <_malloc_r+0x74>
 8002a62:	000c      	movs	r4, r1
 8002a64:	6849      	ldr	r1, [r1, #4]
 8002a66:	e7c2      	b.n	80029ee <_malloc_r+0x22>
 8002a68:	2303      	movs	r3, #3
 8002a6a:	1cc4      	adds	r4, r0, #3
 8002a6c:	439c      	bics	r4, r3
 8002a6e:	42a0      	cmp	r0, r4
 8002a70:	d0e0      	beq.n	8002a34 <_malloc_r+0x68>
 8002a72:	1a21      	subs	r1, r4, r0
 8002a74:	0030      	movs	r0, r6
 8002a76:	f000 f82d 	bl	8002ad4 <_sbrk_r>
 8002a7a:	1c43      	adds	r3, r0, #1
 8002a7c:	d1da      	bne.n	8002a34 <_malloc_r+0x68>
 8002a7e:	e7c6      	b.n	8002a0e <_malloc_r+0x42>
 8002a80:	20000084 	.word	0x20000084
 8002a84:	20000088 	.word	0x20000088

08002a88 <_realloc_r>:
 8002a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a8a:	0007      	movs	r7, r0
 8002a8c:	000d      	movs	r5, r1
 8002a8e:	0016      	movs	r6, r2
 8002a90:	2900      	cmp	r1, #0
 8002a92:	d105      	bne.n	8002aa0 <_realloc_r+0x18>
 8002a94:	0011      	movs	r1, r2
 8002a96:	f7ff ff99 	bl	80029cc <_malloc_r>
 8002a9a:	0004      	movs	r4, r0
 8002a9c:	0020      	movs	r0, r4
 8002a9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002aa0:	2a00      	cmp	r2, #0
 8002aa2:	d103      	bne.n	8002aac <_realloc_r+0x24>
 8002aa4:	f7ff ff48 	bl	8002938 <_free_r>
 8002aa8:	0034      	movs	r4, r6
 8002aaa:	e7f7      	b.n	8002a9c <_realloc_r+0x14>
 8002aac:	f000 f826 	bl	8002afc <_malloc_usable_size_r>
 8002ab0:	002c      	movs	r4, r5
 8002ab2:	4286      	cmp	r6, r0
 8002ab4:	d9f2      	bls.n	8002a9c <_realloc_r+0x14>
 8002ab6:	0031      	movs	r1, r6
 8002ab8:	0038      	movs	r0, r7
 8002aba:	f7ff ff87 	bl	80029cc <_malloc_r>
 8002abe:	1e04      	subs	r4, r0, #0
 8002ac0:	d0ec      	beq.n	8002a9c <_realloc_r+0x14>
 8002ac2:	0029      	movs	r1, r5
 8002ac4:	0032      	movs	r2, r6
 8002ac6:	f7ff fbf7 	bl	80022b8 <memcpy>
 8002aca:	0029      	movs	r1, r5
 8002acc:	0038      	movs	r0, r7
 8002ace:	f7ff ff33 	bl	8002938 <_free_r>
 8002ad2:	e7e3      	b.n	8002a9c <_realloc_r+0x14>

08002ad4 <_sbrk_r>:
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	b570      	push	{r4, r5, r6, lr}
 8002ad8:	4c06      	ldr	r4, [pc, #24]	; (8002af4 <_sbrk_r+0x20>)
 8002ada:	0005      	movs	r5, r0
 8002adc:	0008      	movs	r0, r1
 8002ade:	6023      	str	r3, [r4, #0]
 8002ae0:	f000 f814 	bl	8002b0c <_sbrk>
 8002ae4:	1c43      	adds	r3, r0, #1
 8002ae6:	d103      	bne.n	8002af0 <_sbrk_r+0x1c>
 8002ae8:	6823      	ldr	r3, [r4, #0]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d000      	beq.n	8002af0 <_sbrk_r+0x1c>
 8002aee:	602b      	str	r3, [r5, #0]
 8002af0:	bd70      	pop	{r4, r5, r6, pc}
 8002af2:	46c0      	nop			; (mov r8, r8)
 8002af4:	20000170 	.word	0x20000170

08002af8 <__malloc_lock>:
 8002af8:	4770      	bx	lr

08002afa <__malloc_unlock>:
 8002afa:	4770      	bx	lr

08002afc <_malloc_usable_size_r>:
 8002afc:	1f0b      	subs	r3, r1, #4
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	1f18      	subs	r0, r3, #4
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	da01      	bge.n	8002b0a <_malloc_usable_size_r+0xe>
 8002b06:	580b      	ldr	r3, [r1, r0]
 8002b08:	18c0      	adds	r0, r0, r3
 8002b0a:	4770      	bx	lr

08002b0c <_sbrk>:
 8002b0c:	4b05      	ldr	r3, [pc, #20]	; (8002b24 <_sbrk+0x18>)
 8002b0e:	0002      	movs	r2, r0
 8002b10:	6819      	ldr	r1, [r3, #0]
 8002b12:	2900      	cmp	r1, #0
 8002b14:	d101      	bne.n	8002b1a <_sbrk+0xe>
 8002b16:	4904      	ldr	r1, [pc, #16]	; (8002b28 <_sbrk+0x1c>)
 8002b18:	6019      	str	r1, [r3, #0]
 8002b1a:	6818      	ldr	r0, [r3, #0]
 8002b1c:	1882      	adds	r2, r0, r2
 8002b1e:	601a      	str	r2, [r3, #0]
 8002b20:	4770      	bx	lr
 8002b22:	46c0      	nop			; (mov r8, r8)
 8002b24:	2000008c 	.word	0x2000008c
 8002b28:	20000174 	.word	0x20000174

08002b2c <_init>:
 8002b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b2e:	46c0      	nop			; (mov r8, r8)
 8002b30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b32:	bc08      	pop	{r3}
 8002b34:	469e      	mov	lr, r3
 8002b36:	4770      	bx	lr

08002b38 <_fini>:
 8002b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b3a:	46c0      	nop			; (mov r8, r8)
 8002b3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b3e:	bc08      	pop	{r3}
 8002b40:	469e      	mov	lr, r3
 8002b42:	4770      	bx	lr
