

================================================================
== Synthesis Summary Report of 'case_9'
================================================================
+ General Information: 
    * Date:           Wed Jan 21 17:33:38 2026
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        project_tmp
    * Solution:       solution_tmp (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |          Modules          | Issue|      |       Latency       | Iteration|         | Trip |          |      |         |           |           |     |
    |          & Loops          | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +---------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ case_9                   |     -|  0.01|      841|  1.009e+04|         -|      842|     -|        no|     -|  12 (5%)|  1934 (1%)|  4541 (8%)|    -|
    | + case_9_Pipeline_L_s4_1  |     -|  1.16|       11|    132.000|         -|        9|     -|    rewind|     -|        -|   61 (~0%)|  166 (~0%)|    -|
    |  o L_s4_1                 |     -|  8.76|        9|    108.000|         3|        1|     8|       yes|     -|        -|          -|          -|    -|
    | o L_n1_1_L_n1_2           |     -|  8.76|       69|    828.000|         6|        1|    64|       yes|     -|        -|          -|          -|    -|
    | o L_s1_1                  |     -|  8.76|       32|    384.000|         4|        -|     8|        no|     -|        -|          -|          -|    -|
    | o L_n2_1                  |     -|  8.76|      208|  2.496e+03|        26|        -|     8|        no|     -|        -|          -|          -|    -|
    |  o L_n2_2                 |     -|  8.76|       24|    288.000|         3|        -|     8|        no|     -|        -|          -|          -|    -|
    | o L_n3_1                  |     -|  8.76|      336|  4.032e+03|        42|        -|     8|        no|     -|        -|          -|          -|    -|
    |  o L_n3_2                 |     -|  8.76|       40|    480.000|         5|        -|     8|        no|     -|        -|          -|          -|    -|
    | o L_n4_1_L_n4_2           |     -|  8.76|       68|    816.000|         6|        1|    64|       yes|     -|        -|          -|          -|    -|
    | o L_s2_1                  |     -|  8.76|       48|    576.000|         6|        -|     8|        no|     -|        -|          -|          -|    -|
    | o L_s3_1                  |     -|  8.76|       48|    576.000|         6|        -|     8|        no|     -|        -|          -|          -|    -|
    +---------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------------+-----------+----------+
| Port                | Direction | Bitwidth |
+---------------------+-----------+----------+
| in_data_0_address0  | out       | 4        |
| in_data_0_q0        | in        | 3        |
| in_data_10_address0 | out       | 4        |
| in_data_10_address1 | out       | 4        |
| in_data_10_q0       | in        | 3        |
| in_data_10_q1       | in        | 3        |
| in_data_11_address0 | out       | 4        |
| in_data_11_address1 | out       | 4        |
| in_data_11_d0       | out       | 3        |
| in_data_11_d1       | out       | 3        |
| in_data_11_q0       | in        | 3        |
| in_data_11_q1       | in        | 3        |
| in_data_12_address0 | out       | 4        |
| in_data_12_q0       | in        | 3        |
| in_data_13_address0 | out       | 4        |
| in_data_13_address1 | out       | 4        |
| in_data_13_d0       | out       | 3        |
| in_data_13_d1       | out       | 3        |
| in_data_13_q0       | in        | 3        |
| in_data_13_q1       | in        | 3        |
| in_data_14_address0 | out       | 4        |
| in_data_14_address1 | out       | 4        |
| in_data_14_q0       | in        | 3        |
| in_data_14_q1       | in        | 3        |
| in_data_15_address0 | out       | 4        |
| in_data_15_address1 | out       | 4        |
| in_data_15_d0       | out       | 3        |
| in_data_15_d1       | out       | 3        |
| in_data_15_q0       | in        | 3        |
| in_data_15_q1       | in        | 3        |
| in_data_1_address0  | out       | 4        |
| in_data_1_address1  | out       | 4        |
| in_data_1_d0        | out       | 3        |
| in_data_1_d1        | out       | 3        |
| in_data_1_q0        | in        | 3        |
| in_data_1_q1        | in        | 3        |
| in_data_2_address0  | out       | 4        |
| in_data_2_q0        | in        | 3        |
| in_data_3_address0  | out       | 4        |
| in_data_3_address1  | out       | 4        |
| in_data_3_d0        | out       | 3        |
| in_data_3_d1        | out       | 3        |
| in_data_3_q0        | in        | 3        |
| in_data_3_q1        | in        | 3        |
| in_data_4_address0  | out       | 4        |
| in_data_4_q0        | in        | 3        |
| in_data_5_address0  | out       | 4        |
| in_data_5_address1  | out       | 4        |
| in_data_5_d0        | out       | 3        |
| in_data_5_d1        | out       | 3        |
| in_data_5_q0        | in        | 3        |
| in_data_5_q1        | in        | 3        |
| in_data_6_address0  | out       | 4        |
| in_data_6_q0        | in        | 3        |
| in_data_7_address0  | out       | 4        |
| in_data_7_address1  | out       | 4        |
| in_data_7_d0        | out       | 3        |
| in_data_7_d1        | out       | 3        |
| in_data_7_q0        | in        | 3        |
| in_data_7_q1        | in        | 3        |
| in_data_8_address0  | out       | 4        |
| in_data_8_address1  | out       | 4        |
| in_data_8_q0        | in        | 3        |
| in_data_8_q1        | in        | 3        |
| in_data_9_address0  | out       | 4        |
| in_data_9_address1  | out       | 4        |
| in_data_9_d0        | out       | 3        |
| in_data_9_d1        | out       | 3        |
| in_data_9_q0        | in        | 3        |
| in_data_9_q1        | in        | 3        |
| in_scalar_address0  | out       | 4        |
| in_scalar_address1  | out       | 4        |
| in_scalar_q0        | in        | 8        |
| in_scalar_q1        | in        | 8        |
+---------------------+-----------+----------+

* Other Ports
+------------+---------+-----------+----------+
| Port       | Mode    | Direction | Bitwidth |
+------------+---------+-----------+----------+
| out_data_0 | ap_none | out       | 8        |
| out_data_1 | ap_none | out       | 8        |
| out_data_2 | ap_none | out       | 8        |
| out_data_3 | ap_none | out       | 8        |
+------------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+------------+
| Argument  | Direction | Datatype   |
+-----------+-----------+------------+
| in_data   | in        | ap_int<3>* |
| in_scalar | in        | ap_int<8>* |
| out_data  | out       | ap_int<8>* |
+-----------+-----------+------------+

* SW-to-HW Mapping
+-----------+---------------------+---------+----------+
| Argument  | HW Interface        | HW Type | HW Usage |
+-----------+---------------------+---------+----------+
| in_data   | in_data_0_address0  | port    | offset   |
| in_data   | in_data_0_ce0       | port    |          |
| in_data   | in_data_0_q0        | port    |          |
| in_data   | in_data_1_address0  | port    | offset   |
| in_data   | in_data_1_ce0       | port    |          |
| in_data   | in_data_1_we0       | port    |          |
| in_data   | in_data_1_d0        | port    |          |
| in_data   | in_data_1_q0        | port    |          |
| in_data   | in_data_1_address1  | port    | offset   |
| in_data   | in_data_1_ce1       | port    |          |
| in_data   | in_data_1_we1       | port    |          |
| in_data   | in_data_1_d1        | port    |          |
| in_data   | in_data_1_q1        | port    |          |
| in_data   | in_data_2_address0  | port    | offset   |
| in_data   | in_data_2_ce0       | port    |          |
| in_data   | in_data_2_q0        | port    |          |
| in_data   | in_data_3_address0  | port    | offset   |
| in_data   | in_data_3_ce0       | port    |          |
| in_data   | in_data_3_we0       | port    |          |
| in_data   | in_data_3_d0        | port    |          |
| in_data   | in_data_3_q0        | port    |          |
| in_data   | in_data_3_address1  | port    | offset   |
| in_data   | in_data_3_ce1       | port    |          |
| in_data   | in_data_3_we1       | port    |          |
| in_data   | in_data_3_d1        | port    |          |
| in_data   | in_data_3_q1        | port    |          |
| in_data   | in_data_4_address0  | port    | offset   |
| in_data   | in_data_4_ce0       | port    |          |
| in_data   | in_data_4_q0        | port    |          |
| in_data   | in_data_5_address0  | port    | offset   |
| in_data   | in_data_5_ce0       | port    |          |
| in_data   | in_data_5_we0       | port    |          |
| in_data   | in_data_5_d0        | port    |          |
| in_data   | in_data_5_q0        | port    |          |
| in_data   | in_data_5_address1  | port    | offset   |
| in_data   | in_data_5_ce1       | port    |          |
| in_data   | in_data_5_we1       | port    |          |
| in_data   | in_data_5_d1        | port    |          |
| in_data   | in_data_5_q1        | port    |          |
| in_data   | in_data_6_address0  | port    | offset   |
| in_data   | in_data_6_ce0       | port    |          |
| in_data   | in_data_6_q0        | port    |          |
| in_data   | in_data_7_address0  | port    | offset   |
| in_data   | in_data_7_ce0       | port    |          |
| in_data   | in_data_7_we0       | port    |          |
| in_data   | in_data_7_d0        | port    |          |
| in_data   | in_data_7_q0        | port    |          |
| in_data   | in_data_7_address1  | port    | offset   |
| in_data   | in_data_7_ce1       | port    |          |
| in_data   | in_data_7_we1       | port    |          |
| in_data   | in_data_7_d1        | port    |          |
| in_data   | in_data_7_q1        | port    |          |
| in_data   | in_data_8_address0  | port    | offset   |
| in_data   | in_data_8_ce0       | port    |          |
| in_data   | in_data_8_q0        | port    |          |
| in_data   | in_data_8_address1  | port    | offset   |
| in_data   | in_data_8_ce1       | port    |          |
| in_data   | in_data_8_q1        | port    |          |
| in_data   | in_data_9_address0  | port    | offset   |
| in_data   | in_data_9_ce0       | port    |          |
| in_data   | in_data_9_we0       | port    |          |
| in_data   | in_data_9_d0        | port    |          |
| in_data   | in_data_9_q0        | port    |          |
| in_data   | in_data_9_address1  | port    | offset   |
| in_data   | in_data_9_ce1       | port    |          |
| in_data   | in_data_9_we1       | port    |          |
| in_data   | in_data_9_d1        | port    |          |
| in_data   | in_data_9_q1        | port    |          |
| in_data   | in_data_10_address0 | port    | offset   |
| in_data   | in_data_10_ce0      | port    |          |
| in_data   | in_data_10_q0       | port    |          |
| in_data   | in_data_10_address1 | port    | offset   |
| in_data   | in_data_10_ce1      | port    |          |
| in_data   | in_data_10_q1       | port    |          |
| in_data   | in_data_11_address0 | port    | offset   |
| in_data   | in_data_11_ce0      | port    |          |
| in_data   | in_data_11_we0      | port    |          |
| in_data   | in_data_11_d0       | port    |          |
| in_data   | in_data_11_q0       | port    |          |
| in_data   | in_data_11_address1 | port    | offset   |
| in_data   | in_data_11_ce1      | port    |          |
| in_data   | in_data_11_we1      | port    |          |
| in_data   | in_data_11_d1       | port    |          |
| in_data   | in_data_11_q1       | port    |          |
| in_data   | in_data_12_address0 | port    | offset   |
| in_data   | in_data_12_ce0      | port    |          |
| in_data   | in_data_12_q0       | port    |          |
| in_data   | in_data_13_address0 | port    | offset   |
| in_data   | in_data_13_ce0      | port    |          |
| in_data   | in_data_13_we0      | port    |          |
| in_data   | in_data_13_d0       | port    |          |
| in_data   | in_data_13_q0       | port    |          |
| in_data   | in_data_13_address1 | port    | offset   |
| in_data   | in_data_13_ce1      | port    |          |
| in_data   | in_data_13_we1      | port    |          |
| in_data   | in_data_13_d1       | port    |          |
| in_data   | in_data_13_q1       | port    |          |
| in_data   | in_data_14_address0 | port    | offset   |
| in_data   | in_data_14_ce0      | port    |          |
| in_data   | in_data_14_q0       | port    |          |
| in_data   | in_data_14_address1 | port    | offset   |
| in_data   | in_data_14_ce1      | port    |          |
| in_data   | in_data_14_q1       | port    |          |
| in_data   | in_data_15_address0 | port    | offset   |
| in_data   | in_data_15_ce0      | port    |          |
| in_data   | in_data_15_we0      | port    |          |
| in_data   | in_data_15_d0       | port    |          |
| in_data   | in_data_15_q0       | port    |          |
| in_data   | in_data_15_address1 | port    | offset   |
| in_data   | in_data_15_ce1      | port    |          |
| in_data   | in_data_15_we1      | port    |          |
| in_data   | in_data_15_d1       | port    |          |
| in_data   | in_data_15_q1       | port    |          |
| in_scalar | in_scalar_address0  | port    | offset   |
| in_scalar | in_scalar_ce0       | port    |          |
| in_scalar | in_scalar_q0        | port    |          |
| in_scalar | in_scalar_address1  | port    | offset   |
| in_scalar | in_scalar_ce1       | port    |          |
| in_scalar | in_scalar_q1        | port    |          |
| out_data  | out_data_0          | port    |          |
| out_data  | out_data_1          | port    |          |
| out_data  | out_data_2          | port    |          |
| out_data  | out_data_3          | port    |          |
+-----------+---------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+----------------+--------+-----------+---------+
| Name                              | DSP | Pragma | Variable       | Op     | Impl      | Latency |
+-----------------------------------+-----+--------+----------------+--------+-----------+---------+
| + case_9                          | 12  |        |                |        |           |         |
|   icmp_ln113_fu_1211_p2           |     |        | icmp_ln113     | seteq  | auto      | 0       |
|   add_ln113_fu_1217_p2            |     |        | add_ln113      | add    | fabric    | 0       |
|   icmp_ln114_fu_1226_p2           |     |        | icmp_ln114     | seteq  | auto      | 0       |
|   select_ln1_fu_1232_p3           |     |        | select_ln1     | select | auto_sel  | 0       |
|   m19_fu_1348_p2                  |     |        | m19            | add    | fabric    | 0       |
|   mul_3s_3s_6_1_1_U10             |     |        | m20            | mul    | auto      | 0       |
|   m21_fu_1307_p2                  |     |        | m21            | add    | fabric    | 0       |
|   mul_3s_3s_3_1_1_U8              |     |        | m22            | mul    | auto      | 0       |
|   mul_8s_3s_11_1_1_U9             |     | yes    | m23            | mul    | fabric    | 0       |
|   m24_fu_1369_p2                  |     |        | m24            | add    | fabric    | 0       |
|   m25_fu_1378_p2                  |     |        | m25            | add    | fabric    | 0       |
|   m26_fu_1391_p2                  |     | yes    | m26            | add    | fabric    | 0       |
|   mul_8s_8s_8_1_1_U11             |     |        | m27            | mul    | auto      | 0       |
|   m28_fu_1276_p2                  |     |        | m28            | add    | fabric    | 0       |
|   mul_4s_3s_7_1_1_U12             |     | yes    | m29            | mul    | fabric    | 0       |
|   mul_2s_2s_4_1_1_U13             |     | yes    | mul_ln129      | mul    | fabric    | 0       |
|   mul_9s_4s_10_1_1_U16            |     |        | m31            | mul    | auto      | 0       |
|   mac_muladd_4s_3s_9s_9_4_1_U49   | 1   |        | m32            | mul    | dsp_slice | 3       |
|   m33_fu_1465_p2                  |     |        | m33            | add    | fabric    | 0       |
|   m34_fu_1475_p2                  |     | yes    | m34            | add    | fabric    | 0       |
|   mac_muladd_4s_3s_9s_9_4_1_U49   | 1   |        | sext_ln135     | sext   | dsp_slice | 3       |
|   m35_fu_1492_p2                  |     | yes    | m35            | add    | fabric    | 0       |
|   mul_3s_2s_4_1_1_U14             |     |        | m37            | mul    | auto      | 0       |
|   m38_fu_1516_p2                  |     | yes    | m38            | add    | fabric    | 0       |
|   mac_muladd_3s_3s_5s_6_4_1_U50   | 1   |        | m39            | mul    | dsp_slice | 3       |
|   mul_2s_2s_4_1_1_U15             |     | yes    | mul_ln145      | mul    | fabric    | 0       |
|   add_ln146_fu_1676_p2            |     |        | add_ln146      | add    | fabric    | 0       |
|   add_ln146_1_fu_1685_p2          |     |        | add_ln146_1    | add    | fabric    | 0       |
|   mac_muladd_4s_3s_9s_9_4_1_U49   | 1   |        | add_ln146_4    | add    | dsp_slice | 3       |
|   add_ln146_6_fu_1540_p2          |     |        | add_ln146_6    | add    | fabric    | 0       |
|   add_ln146_7_fu_1550_p2          |     |        | add_ln146_7    | add    | fabric    | 0       |
|   mac_muladd_3s_3s_5s_6_4_1_U50   | 1   |        | add_ln146_10   | add    | dsp_slice | 3       |
|   add_ln146_14_fu_1568_p2         |     |        | add_ln146_14   | add    | fabric    | 0       |
|   add_ln146_16_fu_1574_p2         |     |        | add_ln146_16   | add    | fabric    | 0       |
|   add_ln146_17_fu_1584_p2         |     |        | add_ln146_17   | add    | fabric    | 0       |
|   m16_23_fu_1823_p2               |     |        | m16_23         | add    | fabric    | 0       |
|   add_ln114_fu_1248_p2            |     |        | add_ln114      | add    | fabric    | 0       |
|   mul_8s_5s_13_1_1_U17            |     | yes    | mul_i5012      | mul    | fabric    | 0       |
|   icmp_ln149_fu_1897_p2           |     |        | icmp_ln149     | seteq  | auto      | 0       |
|   add_ln149_fu_1903_p2            |     |        | add_ln149      | add    | fabric    | 0       |
|   m42_fu_1947_p2                  |     |        | m42            | add    | fabric    | 0       |
|   mul_4s_3s_7_1_1_U18             |     | yes    | mul_ln153      | mul    | fabric    | 0       |
|   m45_fu_1973_p2                  |     |        | m45            | add    | fabric    | 0       |
|   mul_8s_3s_11_1_1_U19            |     | yes    | m46            | mul    | fabric    | 0       |
|   add_ln156_1_fu_1991_p2          |     |        | add_ln156_1    | add    | fabric    | 0       |
|   add_ln156_2_fu_2016_p2          |     |        | add_ln156_2    | add    | fabric    | 0       |
|   m16_fu_2036_p2                  |     |        | m16            | add    | fabric    | 0       |
|   icmp_ln158_fu_2048_p2           |     |        | icmp_ln158     | seteq  | auto      | 0       |
|   i_n2_0_2_fu_2054_p2             |     |        | i_n2_0_2       | add    | fabric    | 0       |
|   icmp_ln159_fu_2070_p2           |     |        | icmp_ln159     | seteq  | auto      | 0       |
|   add_ln159_fu_2076_p2            |     |        | add_ln159      | add    | fabric    | 0       |
|   mul_6s_3s_9_1_1_U20             |     |        | mul_ln160      | mul    | auto      | 0       |
|   mul_4s_3s_4_1_1_U21             |     |        | m50            | mul    | auto      | 0       |
|   add_ln163_fu_2126_p2            |     |        | add_ln163      | add    | fabric    | 0       |
|   m16_13_fu_2140_p2               |     |        | m16_13         | add    | fabric    | 0       |
|   mul_2s_2s_2_1_1_U22             |     |        | m55            | mul    | auto      | 0       |
|   mul_6s_2s_8_1_1_U23             |     | yes    | mul_i4343      | mul    | fabric    | 0       |
|   mul_8s_4s_12_1_1_U24            |     |        | mul_i3800      | mul    | auto      | 0       |
|   mul_3s_3s_3_1_1_U25             |     |        | m65            | mul    | auto      | 0       |
|   add_ln185_8_fu_2267_p2          |     |        | add_ln185_8    | add    | fabric    | 0       |
|   icmp_ln166_fu_2280_p2           |     |        | icmp_ln166     | seteq  | auto      | 0       |
|   i_n3_0_2_fu_2286_p2             |     |        | i_n3_0_2       | add    | fabric    | 0       |
|   icmp_ln167_fu_2433_p2           |     |        | icmp_ln167     | seteq  | auto      | 0       |
|   add_ln167_fu_2439_p2            |     |        | add_ln167      | add    | fabric    | 0       |
|   m53_fu_2464_p2                  |     |        | m53            | add    | fabric    | 0       |
|   mul_3s_3s_6_1_1_U28             |     |        | m54            | mul    | auto      | 0       |
|   mul_12s_3s_15_1_1_U31           |     | yes    | mul_ln173      | mul    | fabric    | 0       |
|   m58_fu_2682_p2                  |     |        | m58            | add    | fabric    | 0       |
|   m59_fu_2503_p2                  |     |        | m59            | add    | fabric    | 0       |
|   add_ln177_fu_2508_p2            |     |        | add_ln177      | add    | fabric    | 0       |
|   mul_4s_3s_7_1_1_U29             |     | yes    | mul_ln178      | mul    | fabric    | 0       |
|   m61_fu_2534_p2                  |     | yes    | m61            | add    | fabric    | 0       |
|   mul_5s_3s_8_1_1_U30             |     |        | mul_ln181      | mul    | auto      | 0       |
|   m63_fu_2569_p2                  |     |        | m63            | add    | fabric    | 0       |
|   add_ln185_fu_2692_p2            |     |        | add_ln185      | add    | fabric    | 0       |
|   add_ln185_1_fu_2702_p2          |     |        | add_ln185_1    | add    | fabric    | 0       |
|   add_ln185_2_fu_2579_p2          |     |        | add_ln185_2    | add    | fabric    | 0       |
|   add_ln185_3_fu_2589_p2          |     |        | add_ln185_3    | add    | fabric    | 0       |
|   add_ln185_10_fu_2661_p2         |     |        | add_ln185_10   | add    | fabric    | 0       |
|   m16_19_fu_2729_p2               |     |        | m16_19         | add    | fabric    | 0       |
|   m73_fu_2334_p2                  |     |        | m73            | add    | fabric    | 0       |
|   mul_6s_6s_12_1_1_U26            |     | yes    | mul_i3133      | mul    | fabric    | 0       |
|   m88_fu_2394_p2                  |     |        | m88            | add    | fabric    | 0       |
|   mul_8s_2s_10_1_1_U27            |     |        | m90            | mul    | auto      | 0       |
|   icmp_ln188_fu_2743_p2           |     |        | icmp_ln188     | seteq  | auto      | 0       |
|   add_ln188_fu_2749_p2            |     |        | add_ln188      | add    | fabric    | 0       |
|   icmp_ln189_fu_2758_p2           |     |        | icmp_ln189     | seteq  | auto      | 0       |
|   select_ln8_fu_2764_p3           |     |        | select_ln8     | select | auto_sel  | 0       |
|   m68_fu_2805_p2                  |     | yes    | m68            | add    | fabric    | 0       |
|   mul_8s_7s_15_1_1_U32            |     |        | m69            | mul    | auto      | 0       |
|   mul_6s_3s_9_1_1_U33             |     | yes    | mul_ln192      | mul    | fabric    | 0       |
|   m71_fu_2873_p2                  |     |        | m71            | add    | fabric    | 0       |
|   m72_fu_2887_p2                  |     | yes    | m72            | add    | fabric    | 0       |
|   mul_9s_3s_9_1_1_U34             |     |        | m76            | mul    | auto      | 0       |
|   mul_7s_3s_7_1_1_U35             |     |        | m77            | mul    | auto      | 0       |
|   m78_fu_2925_p2                  |     |        | m78            | add    | fabric    | 0       |
|   mul_5s_3s_5_1_1_U36             |     |        | m80            | mul    | auto      | 0       |
|   m81_fu_2948_p2                  |     | yes    | m81            | add    | fabric    | 0       |
|   m82_fu_2969_p2                  |     | yes    | m82            | add    | fabric    | 0       |
|   mac_muladd_9s_3s_9s_12_4_1_U51  | 1   |        | m83            | mul    | dsp_slice | 3       |
|   m84_fu_2983_p2                  |     | yes    | m84            | add    | fabric    | 0       |
|   m85_fu_2992_p2                  |     |        | m85            | add    | fabric    | 0       |
|   mul_7s_3s_7_1_1_U37             |     |        | m86            | mul    | auto      | 0       |
|   mac_muladd_8s_3s_14s_14_4_1_U52 | 1   |        | m91            | mul    | dsp_slice | 3       |
|   mac_muladd_8s_3s_14s_14_4_1_U52 | 1   |        | sext_ln222     | sext   | dsp_slice | 3       |
|   add_ln222_fu_2844_p2            |     |        | add_ln222      | add    | fabric    | 0       |
|   mac_muladd_8s_3s_14s_14_4_1_U52 | 1   |        | add_ln222_1    | add    | dsp_slice | 3       |
|   add_ln222_2_fu_3032_p2          |     |        | add_ln222_2    | add    | fabric    | 0       |
|   mac_muladd_9s_3s_9s_12_4_1_U51  | 1   |        | add_ln222_3    | add    | dsp_slice | 3       |
|   add_ln222_4_fu_3129_p2          |     |        | add_ln222_4    | add    | fabric    | 0       |
|   add_ln222_5_fu_3134_p2          |     |        | add_ln222_5    | add    | fabric    | 0       |
|   add_ln222_6_fu_3144_p2          |     |        | add_ln222_6    | add    | fabric    | 0       |
|   add_ln222_9_fu_3169_p2          |     |        | add_ln222_9    | add    | fabric    | 0       |
|   add_ln222_11_fu_3041_p2         |     |        | add_ln222_11   | add    | fabric    | 0       |
|   add_ln222_12_fu_3051_p2         |     |        | add_ln222_12   | add    | fabric    | 0       |
|   add_ln222_13_fu_3057_p2         |     |        | add_ln222_13   | add    | fabric    | 0       |
|   add_ln222_14_fu_3066_p2         |     |        | add_ln222_14   | add    | fabric    | 0       |
|   add_ln222_16_fu_3072_p2         |     |        | add_ln222_16   | add    | fabric    | 0       |
|   add_ln222_18_fu_3078_p2         |     |        | add_ln222_18   | add    | fabric    | 0       |
|   add_ln222_19_fu_3088_p2         |     |        | add_ln222_19   | add    | fabric    | 0       |
|   m16_24_fu_3239_p2               |     |        | m16_24         | add    | fabric    | 0       |
|   add_ln189_fu_2778_p2            |     |        | add_ln189      | add    | fabric    | 0       |
|   add_i1730_fu_3412_p2            |     |        | add_i1730      | add    | fabric    | 0       |
|   add_i1730_1_fu_3421_p2          |     |        | add_i1730_1    | add    | fabric    | 0       |
|   add_i1730_2_fu_3430_p2          |     |        | add_i1730_2    | add    | fabric    | 0       |
|   add_i1730_3_fu_3439_p2          |     |        | add_i1730_3    | add    | fabric    | 0       |
|   mul_4s_5s_5_1_1_U38             |     |        | mul_i1663      | mul    | auto      | 0       |
|   mac_muladd_3s_3s_6s_7_4_1_U53   | 1   |        | mul_i1609      | mul    | dsp_slice | 3       |
|   mul_3s_3s_6_1_1_U40             |     |        | mul_i1609_1287 | mul    | auto      | 0       |
|   mul_3s_3s_6_1_1_U41             |     |        | mul_i1609_2301 | mul    | auto      | 0       |
|   mac_muladd_3s_3s_6s_7_4_1_U54   | 1   |        | mul_i1609_3315 | mul    | dsp_slice | 3       |
|   mul_3s_3s_6_1_1_U42             |     |        | mul_i1609_4329 | mul    | auto      | 0       |
|   mac_muladd_3s_3s_6s_7_4_1_U55   | 1   |        | mul_i1609_5343 | mul    | dsp_slice | 3       |
|   mac_muladd_3s_3s_6s_7_4_1_U56   | 1   |        | mul_i1609_6357 | mul    | dsp_slice | 3       |
|   mul_3s_3s_6_1_1_U43             |     |        | conv_i1223     | mul    | auto      | 0       |
|   add_i1730_4_fu_3457_p2          |     |        | add_i1730_4    | add    | fabric    | 0       |
|   add_i1730_5_fu_3463_p2          |     |        | add_i1730_5    | add    | fabric    | 0       |
|   add_i1730_6_fu_3469_p2          |     |        | add_i1730_6    | add    | fabric    | 0       |
|   add_i1730_7_fu_3475_p2          |     |        | add_i1730_7    | add    | fabric    | 0       |
|   add_ln225_fu_3513_p2            |     |        | add_ln225      | add    | fabric    | 0       |
|   add_ln225_1_fu_3523_p2          |     |        | add_ln225_1    | add    | fabric    | 0       |
|   add_ln225_2_fu_3533_p2          |     |        | add_ln225_2    | add    | fabric    | 0       |
|   add_ln225_3_fu_3543_p2          |     |        | add_ln225_3    | add    | fabric    | 0       |
|   add_ln225_4_fu_3553_p2          |     |        | add_ln225_4    | add    | fabric    | 0       |
|   add_ln225_5_fu_3563_p2          |     |        | add_ln225_5    | add    | fabric    | 0       |
|   add_ln225_6_fu_3573_p2          |     |        | add_ln225_6    | add    | fabric    | 0       |
|   mac_muladd_3s_3s_6s_7_4_1_U53   | 1   |        | sext_ln231     | sext   | dsp_slice | 3       |
|   mac_muladd_3s_3s_6s_7_4_1_U54   | 1   |        | sext_ln231_3   | sext   | dsp_slice | 3       |
|   mac_muladd_3s_3s_6s_7_4_1_U55   | 1   |        | sext_ln231_5   | sext   | dsp_slice | 3       |
|   mac_muladd_3s_3s_6s_7_4_1_U56   | 1   |        | sext_ln231_6   | sext   | dsp_slice | 3       |
|   mac_muladd_3s_3s_6s_7_4_1_U53   | 1   |        | add_ln231      | add    | dsp_slice | 3       |
|   mac_muladd_3s_3s_6s_7_4_1_U54   | 1   |        | add_ln231_1    | add    | dsp_slice | 3       |
|   add_ln231_2_fu_3393_p2          |     |        | add_ln231_2    | add    | fabric    | 0       |
|   mac_muladd_3s_3s_6s_7_4_1_U55   | 1   |        | add_ln231_3    | add    | dsp_slice | 3       |
|   mac_muladd_3s_3s_6s_7_4_1_U56   | 1   |        | add_ln231_4    | add    | dsp_slice | 3       |
|   add_ln231_5_fu_3600_p2          |     |        | add_ln231_5    | add    | fabric    | 0       |
|   add_ln231_6_fu_3610_p2          |     |        | add_ln231_6    | add    | fabric    | 0       |
|   add_ln231_8_fu_3628_p2          |     |        | add_ln231_8    | add    | fabric    | 0       |
|   m101_fu_3262_p2                 |     | yes    | m101           | add    | fabric    | 0       |
|   mul_15s_4s_16_1_1_U39           |     |        | m104           | mul    | auto      | 0       |
|   mul_6s_6s_6_1_1_U44             |     |        | m105           | mul    | auto      | 0       |
|   icmp_ln240_fu_3701_p2           |     |        | icmp_ln240     | seteq  | auto      | 0       |
|   add_ln240_fu_3707_p2            |     |        | add_ln240      | add    | fabric    | 0       |
|   m102_fu_3784_p2                 |     |        | m102           | add    | fabric    | 0       |
|   m103_fu_3797_p2                 |     |        | m103           | add    | fabric    | 0       |
|   mul_8s_3s_11_1_1_U46            |     | yes    | m106           | mul    | fabric    | 0       |
|   mac_muladd_4s_3s_4s_7_4_1_U57   | 1   |        | m108           | mul    | dsp_slice | 3       |
|   mac_muladd_3s_3s_16s_17_4_1_U58 | 1   |        | m109           | mul    | dsp_slice | 3       |
|   mac_muladd_3s_3s_16s_17_4_1_U58 | 1   |        | sext_ln252     | sext   | dsp_slice | 3       |
|   mac_muladd_3s_3s_16s_17_4_1_U58 | 1   |        | add_ln252      | add    | dsp_slice | 3       |
|   add_ln252_1_fu_3864_p2          |     |        | add_ln252_1    | add    | fabric    | 0       |
|   mac_muladd_4s_3s_4s_7_4_1_U57   | 1   |        | add_ln252_3    | add    | dsp_slice | 3       |
|   add_ln252_4_fu_3838_p2          |     |        | add_ln252_4    | add    | fabric    | 0       |
|   add_ln252_5_fu_3847_p2          |     |        | add_ln252_5    | add    | fabric    | 0       |
|   add_ln252_6_fu_3883_p2          |     |        | add_ln252_6    | add    | fabric    | 0       |
|   m16_21_fu_3902_p2               |     |        | m16_21         | add    | fabric    | 0       |
|   mul_7s_7s_7_1_1_U45             |     |        | m112           | mul    | auto      | 0       |
|   m116_fu_3761_p2                 |     |        | m116           | add    | fabric    | 0       |
|   icmp_ln254_fu_3915_p2           |     |        | icmp_ln254     | seteq  | auto      | 0       |
|   add_ln254_fu_3921_p2            |     |        | add_ln254      | add    | fabric    | 0       |
|   mul_5s_3s_6_1_1_U47             |     |        | m111           | mul    | auto      | 0       |
|   m113_fu_3995_p2                 |     | yes    | m113           | add    | fabric    | 0       |
|   mac_muladd_8s_3s_12s_12_4_1_U60 | 1   |        | m114           | mul    | dsp_slice | 3       |
|   mul_8s_3s_11_1_1_U48            |     | yes    | mul_ln260      | mul    | fabric    | 0       |
|   mac_muladd_4s_3s_12s_12_4_1_U59 | 1   |        | m117           | mul    | dsp_slice | 3       |
|   mac_muladd_8s_3s_12s_12_4_1_U60 | 1   |        | sext_ln263     | sext   | dsp_slice | 3       |
|   mac_muladd_4s_3s_12s_12_4_1_U59 | 1   |        | sext_ln263_2   | sext   | dsp_slice | 3       |
|   mac_muladd_4s_3s_12s_12_4_1_U59 | 1   |        | add_ln263      | add    | dsp_slice | 3       |
|   mac_muladd_8s_3s_12s_12_4_1_U60 | 1   |        | add_ln263_1    | add    | dsp_slice | 3       |
|   add_ln263_3_fu_3987_p2          |     |        | add_ln263_3    | add    | fabric    | 0       |
|   add_ln263_5_fu_4033_p2          |     |        | add_ln263_5    | add    | fabric    | 0       |
|   m16_22_fu_4043_p2               |     |        | m16_22         | add    | fabric    | 0       |
|  + case_9_Pipeline_L_s4_1         | 0   |        |                |        |           |         |
|    icmp_ln265_fu_148_p2           |     |        | icmp_ln265     | seteq  | auto      | 0       |
|    add_ln265_fu_154_p2            |     |        | add_ln265      | add    | fabric    | 0       |
|    m120_fu_175_p2                 |     | yes    | m120           | add    | fabric    | 0       |
|    m121_fu_195_p2                 |     |        | m121           | add    | fabric    | 0       |
|    add_ln269_fu_184_p2            |     |        | add_ln269      | add    | fabric    | 0       |
|    add_ln269_1_fu_207_p2          |     |        | add_ln269_1    | add    | fabric    | 0       |
|    m16_1_fu_217_p2                |     |        | m16_1          | add    | fabric    | 0       |
+-----------------------------------+-----+--------+----------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+----------------------------------+---------------------------------------+
| Type            | Options                          | Location                              |
+-----------------+----------------------------------+---------------------------------------+
| ARRAY_PARTITION | variable=in_data complete dim=1  | case_9.cc:13 in case_9, in_data       |
| ARRAY_PARTITION | variable=out_data complete       | case_9.cc:14 in case_9, out_data      |
| INTERFACE       | ap_none port=in_data             | case_9.cc:15 in case_9, in_data       |
| INTERFACE       | ap_none port=in_scalar           | case_9.cc:16 in case_9, in_scalar     |
| INTERFACE       | ap_none port=out_data            | case_9.cc:17 in case_9, out_data      |
| INTERFACE       | ap_ctrl_hs port=return           | case_9.cc:18 in case_9, return        |
| BIND_OP         | impl=fabric op=mul variable=m23  | directive_tmp.tcl:22 in case_9, m23   |
| BIND_OP         | impl=fabric op=add variable=m26  | directive_tmp.tcl:25 in case_9, m26   |
| BIND_OP         | impl=fabric op=mul variable=m29  | directive_tmp.tcl:28 in case_9, m29   |
| BIND_OP         | impl=fabric op=mul variable=m30  | directive_tmp.tcl:29 in case_9, m30   |
| BIND_OP         | impl=fabric op=add variable=m34  | directive_tmp.tcl:33 in case_9, m34   |
| BIND_OP         | impl=fabric op=add variable=m35  | directive_tmp.tcl:34 in case_9, m35   |
| BIND_OP         | impl=fabric op=add variable=m38  | directive_tmp.tcl:37 in case_9, m38   |
| BIND_OP         | impl=fabric op=mul variable=m40  | directive_tmp.tcl:39 in case_9, m40   |
| BIND_OP         | impl=fabric op=mul variable=m43  | directive_tmp.tcl:41 in case_9, m43   |
| BIND_OP         | impl=fabric op=mul variable=m44  | directive_tmp.tcl:42 in case_9, m44   |
| BIND_OP         | impl=fabric op=mul variable=m46  | directive_tmp.tcl:44 in case_9, m46   |
| BIND_OP         | impl=fabric op=mul variable=m56  | directive_tmp.tcl:50 in case_9, m56   |
| BIND_OP         | impl=fabric op=mul variable=m57  | directive_tmp.tcl:51 in case_9, m57   |
| BIND_OP         | impl=fabric op=mul variable=m60  | directive_tmp.tcl:54 in case_9, m60   |
| BIND_OP         | impl=fabric op=add variable=m61  | directive_tmp.tcl:55 in case_9, m61   |
| BIND_OP         | impl=fabric op=add variable=m68  | directive_tmp.tcl:60 in case_9, m68   |
| BIND_OP         | impl=fabric op=mul variable=m70  | directive_tmp.tcl:62 in case_9, m70   |
| BIND_OP         | impl=fabric op=mul variable=m74  | directive_tmp.tcl:66 in case_9, m74   |
| BIND_OP         | impl=fabric op=add variable=m75  | directive_tmp.tcl:67 in case_9, m75   |
| BIND_OP         | impl=fabric op=add variable=m79  | directive_tmp.tcl:71 in case_9, m79   |
| BIND_OP         | impl=fabric op=add variable=m81  | directive_tmp.tcl:73 in case_9, m81   |
| BIND_OP         | impl=fabric op=add variable=m82  | directive_tmp.tcl:74 in case_9, m82   |
| BIND_OP         | impl=fabric op=add variable=m84  | directive_tmp.tcl:76 in case_9, m84   |
| BIND_OP         | impl=fabric op=add variable=m87  | directive_tmp.tcl:79 in case_9, m87   |
| BIND_OP         | impl=fabric op=add variable=m89  | directive_tmp.tcl:81 in case_9, m89   |
| BIND_OP         | impl=fabric op=mul variable=m98  | directive_tmp.tcl:85 in case_9, m98   |
| BIND_OP         | impl=fabric op=mul variable=m99  | directive_tmp.tcl:86 in case_9, m99   |
| BIND_OP         | impl=fabric op=add variable=m101 | directive_tmp.tcl:87 in case_9, m101  |
| BIND_OP         | impl=fabric op=mul variable=m106 | directive_tmp.tcl:92 in case_9, m106  |
| BIND_OP         | impl=fabric op=add variable=m113 | directive_tmp.tcl:98 in case_9, m113  |
| BIND_OP         | impl=fabric op=mul variable=m115 | directive_tmp.tcl:100 in case_9, m115 |
| BIND_OP         | impl=fabric op=add variable=m120 | directive_tmp.tcl:104 in case_9, m120 |
| PIPELINE        | off=true                         | directive_tmp.tcl:1 in case_9         |
| PIPELINE        |                                  | directive_tmp.tcl:2 in case_9         |
| PIPELINE        | off=true                         | directive_tmp.tcl:3 in case_9         |
| PIPELINE        | off=true                         | directive_tmp.tcl:4 in case_9         |
| PIPELINE        | off=true                         | directive_tmp.tcl:5 in case_9         |
| PIPELINE        | off=true                         | directive_tmp.tcl:6 in case_9         |
| PIPELINE        | off=true                         | directive_tmp.tcl:7 in case_9         |
| PIPELINE        | off=true                         | directive_tmp.tcl:8 in case_9         |
| PIPELINE        |                                  | directive_tmp.tcl:9 in case_9         |
| PIPELINE        |                                  | directive_tmp.tcl:10 in case_9        |
| PIPELINE        | off=true                         | directive_tmp.tcl:11 in case_9        |
| PIPELINE        |                                  | directive_tmp.tcl:12 in case_9        |
| PIPELINE        |                                  | directive_tmp.tcl:13 in case_9        |
| PIPELINE        |                                  | directive_tmp.tcl:14 in case_9        |
| PIPELINE        | off=true                         | directive_tmp.tcl:15 in case_9        |
| PIPELINE        | off=true                         | directive_tmp.tcl:16 in case_9        |
| PIPELINE        |                                  | directive_tmp.tcl:17 in case_9        |
+-----------------+----------------------------------+---------------------------------------+


