{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1595212254233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595212254233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 19 22:30:54 2020 " "Processing started: Sun Jul 19 22:30:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595212254233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1595212254233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off V15_UNIVERSAL_SHIFT_REG -c V15_UNIVERSAL_SHIFT_REG " "Command: quartus_map --read_settings_files=on --write_settings_files=off V15_UNIVERSAL_SHIFT_REG -c V15_UNIVERSAL_SHIFT_REG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1595212254233 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1595212254630 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "V15_UNIVERSAL_SHIFT_REG.v(22) " "Verilog HDL information at V15_UNIVERSAL_SHIFT_REG.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "V15_UNIVERSAL_SHIFT_REG.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V15_UNIVERSAL_SHIFT_REG/V15_UNIVERSAL_SHIFT_REG.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1595212254678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v15_universal_shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file v15_universal_shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 V15_UNIVERSAL_SHIFT_REG " "Found entity 1: V15_UNIVERSAL_SHIFT_REG" {  } { { "V15_UNIVERSAL_SHIFT_REG.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V15_UNIVERSAL_SHIFT_REG/V15_UNIVERSAL_SHIFT_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595212254679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595212254679 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "V15_UNIVERSAL_SHIFT_REG " "Elaborating entity \"V15_UNIVERSAL_SHIFT_REG\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1595212254712 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1595212255423 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1595212255674 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595212255674 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1595212255722 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1595212255722 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1595212255722 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1595212255722 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/armst/Desktop/Verilog-Projects/V15_UNIVERSAL_SHIFT_REG/V15_UNIVERSAL_SHIFT_REG.map.smsg " "Generated suppressed messages file C:/Users/armst/Desktop/Verilog-Projects/V15_UNIVERSAL_SHIFT_REG/V15_UNIVERSAL_SHIFT_REG.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1595212255742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595212255760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 19 22:30:55 2020 " "Processing ended: Sun Jul 19 22:30:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595212255760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595212255760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595212255760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1595212255760 ""}
