library IEEE;
use IEEE.std_logic_1164.all;

entity Fa is
  port(A,B,Cin: in std_logic;
       S,Co: out std_logic);
end Fa;

Architecture model of Fa is
begin
 S <= A xor B xor Ci after 10 ns;
 Co <=  (A and B) or (B and Ci) or (A and Ci);
end model;