-- -------------------------------------------------------------
--
--  Entity Declaration for inst_a_e
--
-- Generated
--  by:  wig
--  on:  Thu Nov  6 15:56:56 2003
--  cmd: H:\work\mix\mix_0.pl -nodelta ..\macro.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_a_e-e.vhd,v 1.1 2004/04/06 10:52:47 wig Exp $
-- $Date: 2004/04/06 10:52:47 $
-- $Log: inst_a_e-e.vhd,v $
-- Revision 1.1  2004/04/06 10:52:47  wig
-- Adding result/macro
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.31 2003/10/23 12:13:17 wig Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.17 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/enty

--

--
-- Start of Generated Entity inst_a_e
--
entity inst_a_e is
        -- Generics:
		-- No Generated Generics for Entity inst_a_e

    	-- Generated Port Declaration:
		port(
		-- Generated Port for Entity inst_a_e
			gensig_1	: out	std_ulogic_vector(7 downto 0);
			gensig_10	: in	std_ulogic_vector(7 downto 0);
			gensig_2	: out	std_ulogic_vector(7 downto 0);
			gensig_3	: out	std_ulogic_vector(7 downto 0);
			gensig_4	: out	std_ulogic_vector(7 downto 0);
			gensig_5	: out	std_ulogic_vector(7 downto 0);
			gensig_6	: in	std_ulogic_vector(7 downto 0);
			gensig_7	: in	std_ulogic_vector(7 downto 0);
			gensig_8	: in	std_ulogic_vector(7 downto 0);
			gensig_9	: in	std_ulogic_vector(7 downto 0);
			port_mac_b	: in	std_ulogic_vector(3 downto 0)
		-- End of Generated Port for Entity inst_a_e
		);
end inst_a_e;
--
-- End of Generated Entity inst_a_e
--

--
--!End of Entity/ies
-- --------------------------------------------------------------
