# generated on Fri Oct 16 20:32:49 2020
# Top Cell: chip_top

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.492  | -0.492  |  7.156  | -0.109  |  8.272  |   N/A   |
|           TNS (ns):| -40.806 | -40.376 |  0.000  | -0.430  |  0.000  |   N/A   |
|    Violating Paths:|   337   |   332   |    0    |    5    |    0    |   N/A   |
|          All Paths:|  2971   |  2939   |   31    |   24    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.006   |      1 (1)       |
|   max_tran     |      1 (1)       |   -0.171   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
