
LVBMS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a80  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004bc  08008c68  08008c68  00009c68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009124  08009124  0000b1e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009124  08009124  0000a124  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800912c  0800912c  0000b1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800912c  0800912c  0000a12c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009130  08009130  0000a130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  08009134  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d8  200001e4  08009318  0000b1e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004bc  08009318  0000b4bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b1e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fb3d  00000000  00000000  0000b20d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000297c  00000000  00000000  0001ad4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000da0  00000000  00000000  0001d6c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a8b  00000000  00000000  0001e468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000202fa  00000000  00000000  0001eef3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012747  00000000  00000000  0003f1ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b75d8  00000000  00000000  00051934  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00108f0c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a0c  00000000  00000000  00108f50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  0010d95c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001e4 	.word	0x200001e4
 8000204:	00000000 	.word	0x00000000
 8000208:	08008c50 	.word	0x08008c50

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001e8 	.word	0x200001e8
 8000224:	08008c50 	.word	0x08008c50

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	@ 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2f>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b68:	bf24      	itt	cs
 8000b6a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b6e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b72:	d90d      	bls.n	8000b90 <__aeabi_d2f+0x30>
 8000b74:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b78:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b7c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b80:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b84:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b88:	bf08      	it	eq
 8000b8a:	f020 0001 	biceq.w	r0, r0, #1
 8000b8e:	4770      	bx	lr
 8000b90:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b94:	d121      	bne.n	8000bda <__aeabi_d2f+0x7a>
 8000b96:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b9a:	bfbc      	itt	lt
 8000b9c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ba0:	4770      	bxlt	lr
 8000ba2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ba6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000baa:	f1c2 0218 	rsb	r2, r2, #24
 8000bae:	f1c2 0c20 	rsb	ip, r2, #32
 8000bb2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bb6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bba:	bf18      	it	ne
 8000bbc:	f040 0001 	orrne.w	r0, r0, #1
 8000bc0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bcc:	ea40 000c 	orr.w	r0, r0, ip
 8000bd0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bd4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd8:	e7cc      	b.n	8000b74 <__aeabi_d2f+0x14>
 8000bda:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bde:	d107      	bne.n	8000bf0 <__aeabi_d2f+0x90>
 8000be0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000be4:	bf1e      	ittt	ne
 8000be6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bea:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bee:	4770      	bxne	lr
 8000bf0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000bf4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bf8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop

08000c00 <__aeabi_frsub>:
 8000c00:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c04:	e002      	b.n	8000c0c <__addsf3>
 8000c06:	bf00      	nop

08000c08 <__aeabi_fsub>:
 8000c08:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c0c <__addsf3>:
 8000c0c:	0042      	lsls	r2, r0, #1
 8000c0e:	bf1f      	itttt	ne
 8000c10:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c14:	ea92 0f03 	teqne	r2, r3
 8000c18:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c1c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c20:	d06a      	beq.n	8000cf8 <__addsf3+0xec>
 8000c22:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c26:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c2a:	bfc1      	itttt	gt
 8000c2c:	18d2      	addgt	r2, r2, r3
 8000c2e:	4041      	eorgt	r1, r0
 8000c30:	4048      	eorgt	r0, r1
 8000c32:	4041      	eorgt	r1, r0
 8000c34:	bfb8      	it	lt
 8000c36:	425b      	neglt	r3, r3
 8000c38:	2b19      	cmp	r3, #25
 8000c3a:	bf88      	it	hi
 8000c3c:	4770      	bxhi	lr
 8000c3e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c42:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c46:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c4a:	bf18      	it	ne
 8000c4c:	4240      	negne	r0, r0
 8000c4e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c52:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c56:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c5a:	bf18      	it	ne
 8000c5c:	4249      	negne	r1, r1
 8000c5e:	ea92 0f03 	teq	r2, r3
 8000c62:	d03f      	beq.n	8000ce4 <__addsf3+0xd8>
 8000c64:	f1a2 0201 	sub.w	r2, r2, #1
 8000c68:	fa41 fc03 	asr.w	ip, r1, r3
 8000c6c:	eb10 000c 	adds.w	r0, r0, ip
 8000c70:	f1c3 0320 	rsb	r3, r3, #32
 8000c74:	fa01 f103 	lsl.w	r1, r1, r3
 8000c78:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c7c:	d502      	bpl.n	8000c84 <__addsf3+0x78>
 8000c7e:	4249      	negs	r1, r1
 8000c80:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c84:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c88:	d313      	bcc.n	8000cb2 <__addsf3+0xa6>
 8000c8a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c8e:	d306      	bcc.n	8000c9e <__addsf3+0x92>
 8000c90:	0840      	lsrs	r0, r0, #1
 8000c92:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c96:	f102 0201 	add.w	r2, r2, #1
 8000c9a:	2afe      	cmp	r2, #254	@ 0xfe
 8000c9c:	d251      	bcs.n	8000d42 <__addsf3+0x136>
 8000c9e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000ca2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ca6:	bf08      	it	eq
 8000ca8:	f020 0001 	biceq.w	r0, r0, #1
 8000cac:	ea40 0003 	orr.w	r0, r0, r3
 8000cb0:	4770      	bx	lr
 8000cb2:	0049      	lsls	r1, r1, #1
 8000cb4:	eb40 0000 	adc.w	r0, r0, r0
 8000cb8:	3a01      	subs	r2, #1
 8000cba:	bf28      	it	cs
 8000cbc:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000cc0:	d2ed      	bcs.n	8000c9e <__addsf3+0x92>
 8000cc2:	fab0 fc80 	clz	ip, r0
 8000cc6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cca:	ebb2 020c 	subs.w	r2, r2, ip
 8000cce:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cd2:	bfaa      	itet	ge
 8000cd4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cd8:	4252      	neglt	r2, r2
 8000cda:	4318      	orrge	r0, r3
 8000cdc:	bfbc      	itt	lt
 8000cde:	40d0      	lsrlt	r0, r2
 8000ce0:	4318      	orrlt	r0, r3
 8000ce2:	4770      	bx	lr
 8000ce4:	f092 0f00 	teq	r2, #0
 8000ce8:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000cec:	bf06      	itte	eq
 8000cee:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000cf2:	3201      	addeq	r2, #1
 8000cf4:	3b01      	subne	r3, #1
 8000cf6:	e7b5      	b.n	8000c64 <__addsf3+0x58>
 8000cf8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cfc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d00:	bf18      	it	ne
 8000d02:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d06:	d021      	beq.n	8000d4c <__addsf3+0x140>
 8000d08:	ea92 0f03 	teq	r2, r3
 8000d0c:	d004      	beq.n	8000d18 <__addsf3+0x10c>
 8000d0e:	f092 0f00 	teq	r2, #0
 8000d12:	bf08      	it	eq
 8000d14:	4608      	moveq	r0, r1
 8000d16:	4770      	bx	lr
 8000d18:	ea90 0f01 	teq	r0, r1
 8000d1c:	bf1c      	itt	ne
 8000d1e:	2000      	movne	r0, #0
 8000d20:	4770      	bxne	lr
 8000d22:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d26:	d104      	bne.n	8000d32 <__addsf3+0x126>
 8000d28:	0040      	lsls	r0, r0, #1
 8000d2a:	bf28      	it	cs
 8000d2c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d30:	4770      	bx	lr
 8000d32:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d36:	bf3c      	itt	cc
 8000d38:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d3c:	4770      	bxcc	lr
 8000d3e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d42:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d46:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d4a:	4770      	bx	lr
 8000d4c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d50:	bf16      	itet	ne
 8000d52:	4608      	movne	r0, r1
 8000d54:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d58:	4601      	movne	r1, r0
 8000d5a:	0242      	lsls	r2, r0, #9
 8000d5c:	bf06      	itte	eq
 8000d5e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d62:	ea90 0f01 	teqeq	r0, r1
 8000d66:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d6a:	4770      	bx	lr

08000d6c <__aeabi_ui2f>:
 8000d6c:	f04f 0300 	mov.w	r3, #0
 8000d70:	e004      	b.n	8000d7c <__aeabi_i2f+0x8>
 8000d72:	bf00      	nop

08000d74 <__aeabi_i2f>:
 8000d74:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d78:	bf48      	it	mi
 8000d7a:	4240      	negmi	r0, r0
 8000d7c:	ea5f 0c00 	movs.w	ip, r0
 8000d80:	bf08      	it	eq
 8000d82:	4770      	bxeq	lr
 8000d84:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d88:	4601      	mov	r1, r0
 8000d8a:	f04f 0000 	mov.w	r0, #0
 8000d8e:	e01c      	b.n	8000dca <__aeabi_l2f+0x2a>

08000d90 <__aeabi_ul2f>:
 8000d90:	ea50 0201 	orrs.w	r2, r0, r1
 8000d94:	bf08      	it	eq
 8000d96:	4770      	bxeq	lr
 8000d98:	f04f 0300 	mov.w	r3, #0
 8000d9c:	e00a      	b.n	8000db4 <__aeabi_l2f+0x14>
 8000d9e:	bf00      	nop

08000da0 <__aeabi_l2f>:
 8000da0:	ea50 0201 	orrs.w	r2, r0, r1
 8000da4:	bf08      	it	eq
 8000da6:	4770      	bxeq	lr
 8000da8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000dac:	d502      	bpl.n	8000db4 <__aeabi_l2f+0x14>
 8000dae:	4240      	negs	r0, r0
 8000db0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000db4:	ea5f 0c01 	movs.w	ip, r1
 8000db8:	bf02      	ittt	eq
 8000dba:	4684      	moveq	ip, r0
 8000dbc:	4601      	moveq	r1, r0
 8000dbe:	2000      	moveq	r0, #0
 8000dc0:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000dc4:	bf08      	it	eq
 8000dc6:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000dca:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000dce:	fabc f28c 	clz	r2, ip
 8000dd2:	3a08      	subs	r2, #8
 8000dd4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000dd8:	db10      	blt.n	8000dfc <__aeabi_l2f+0x5c>
 8000dda:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dde:	4463      	add	r3, ip
 8000de0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000de4:	f1c2 0220 	rsb	r2, r2, #32
 8000de8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000dec:	fa20 f202 	lsr.w	r2, r0, r2
 8000df0:	eb43 0002 	adc.w	r0, r3, r2
 8000df4:	bf08      	it	eq
 8000df6:	f020 0001 	biceq.w	r0, r0, #1
 8000dfa:	4770      	bx	lr
 8000dfc:	f102 0220 	add.w	r2, r2, #32
 8000e00:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e04:	f1c2 0220 	rsb	r2, r2, #32
 8000e08:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e0c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e10:	eb43 0002 	adc.w	r0, r3, r2
 8000e14:	bf08      	it	eq
 8000e16:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e1a:	4770      	bx	lr

08000e1c <__aeabi_fmul>:
 8000e1c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e20:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e24:	bf1e      	ittt	ne
 8000e26:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e2a:	ea92 0f0c 	teqne	r2, ip
 8000e2e:	ea93 0f0c 	teqne	r3, ip
 8000e32:	d06f      	beq.n	8000f14 <__aeabi_fmul+0xf8>
 8000e34:	441a      	add	r2, r3
 8000e36:	ea80 0c01 	eor.w	ip, r0, r1
 8000e3a:	0240      	lsls	r0, r0, #9
 8000e3c:	bf18      	it	ne
 8000e3e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e42:	d01e      	beq.n	8000e82 <__aeabi_fmul+0x66>
 8000e44:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000e48:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e4c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e50:	fba0 3101 	umull	r3, r1, r0, r1
 8000e54:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e58:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000e5c:	bf3e      	ittt	cc
 8000e5e:	0049      	lslcc	r1, r1, #1
 8000e60:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e64:	005b      	lslcc	r3, r3, #1
 8000e66:	ea40 0001 	orr.w	r0, r0, r1
 8000e6a:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000e6e:	2afd      	cmp	r2, #253	@ 0xfd
 8000e70:	d81d      	bhi.n	8000eae <__aeabi_fmul+0x92>
 8000e72:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000e76:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e7a:	bf08      	it	eq
 8000e7c:	f020 0001 	biceq.w	r0, r0, #1
 8000e80:	4770      	bx	lr
 8000e82:	f090 0f00 	teq	r0, #0
 8000e86:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000e8a:	bf08      	it	eq
 8000e8c:	0249      	lsleq	r1, r1, #9
 8000e8e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e92:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e96:	3a7f      	subs	r2, #127	@ 0x7f
 8000e98:	bfc2      	ittt	gt
 8000e9a:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e9e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ea2:	4770      	bxgt	lr
 8000ea4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea8:	f04f 0300 	mov.w	r3, #0
 8000eac:	3a01      	subs	r2, #1
 8000eae:	dc5d      	bgt.n	8000f6c <__aeabi_fmul+0x150>
 8000eb0:	f112 0f19 	cmn.w	r2, #25
 8000eb4:	bfdc      	itt	le
 8000eb6:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000eba:	4770      	bxle	lr
 8000ebc:	f1c2 0200 	rsb	r2, r2, #0
 8000ec0:	0041      	lsls	r1, r0, #1
 8000ec2:	fa21 f102 	lsr.w	r1, r1, r2
 8000ec6:	f1c2 0220 	rsb	r2, r2, #32
 8000eca:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ece:	ea5f 0031 	movs.w	r0, r1, rrx
 8000ed2:	f140 0000 	adc.w	r0, r0, #0
 8000ed6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000eda:	bf08      	it	eq
 8000edc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ee0:	4770      	bx	lr
 8000ee2:	f092 0f00 	teq	r2, #0
 8000ee6:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000eea:	bf02      	ittt	eq
 8000eec:	0040      	lsleq	r0, r0, #1
 8000eee:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ef2:	3a01      	subeq	r2, #1
 8000ef4:	d0f9      	beq.n	8000eea <__aeabi_fmul+0xce>
 8000ef6:	ea40 000c 	orr.w	r0, r0, ip
 8000efa:	f093 0f00 	teq	r3, #0
 8000efe:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f02:	bf02      	ittt	eq
 8000f04:	0049      	lsleq	r1, r1, #1
 8000f06:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f0a:	3b01      	subeq	r3, #1
 8000f0c:	d0f9      	beq.n	8000f02 <__aeabi_fmul+0xe6>
 8000f0e:	ea41 010c 	orr.w	r1, r1, ip
 8000f12:	e78f      	b.n	8000e34 <__aeabi_fmul+0x18>
 8000f14:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f18:	ea92 0f0c 	teq	r2, ip
 8000f1c:	bf18      	it	ne
 8000f1e:	ea93 0f0c 	teqne	r3, ip
 8000f22:	d00a      	beq.n	8000f3a <__aeabi_fmul+0x11e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1d8      	bne.n	8000ee2 <__aeabi_fmul+0xc6>
 8000f30:	ea80 0001 	eor.w	r0, r0, r1
 8000f34:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f38:	4770      	bx	lr
 8000f3a:	f090 0f00 	teq	r0, #0
 8000f3e:	bf17      	itett	ne
 8000f40:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000f44:	4608      	moveq	r0, r1
 8000f46:	f091 0f00 	teqne	r1, #0
 8000f4a:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000f4e:	d014      	beq.n	8000f7a <__aeabi_fmul+0x15e>
 8000f50:	ea92 0f0c 	teq	r2, ip
 8000f54:	d101      	bne.n	8000f5a <__aeabi_fmul+0x13e>
 8000f56:	0242      	lsls	r2, r0, #9
 8000f58:	d10f      	bne.n	8000f7a <__aeabi_fmul+0x15e>
 8000f5a:	ea93 0f0c 	teq	r3, ip
 8000f5e:	d103      	bne.n	8000f68 <__aeabi_fmul+0x14c>
 8000f60:	024b      	lsls	r3, r1, #9
 8000f62:	bf18      	it	ne
 8000f64:	4608      	movne	r0, r1
 8000f66:	d108      	bne.n	8000f7a <__aeabi_fmul+0x15e>
 8000f68:	ea80 0001 	eor.w	r0, r0, r1
 8000f6c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f70:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000f74:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f78:	4770      	bx	lr
 8000f7a:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000f7e:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000f82:	4770      	bx	lr

08000f84 <__aeabi_fdiv>:
 8000f84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000f88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f8c:	bf1e      	ittt	ne
 8000f8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f92:	ea92 0f0c 	teqne	r2, ip
 8000f96:	ea93 0f0c 	teqne	r3, ip
 8000f9a:	d069      	beq.n	8001070 <__aeabi_fdiv+0xec>
 8000f9c:	eba2 0203 	sub.w	r2, r2, r3
 8000fa0:	ea80 0c01 	eor.w	ip, r0, r1
 8000fa4:	0249      	lsls	r1, r1, #9
 8000fa6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000faa:	d037      	beq.n	800101c <__aeabi_fdiv+0x98>
 8000fac:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000fb0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000fb4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000fb8:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000fbc:	428b      	cmp	r3, r1
 8000fbe:	bf38      	it	cc
 8000fc0:	005b      	lslcc	r3, r3, #1
 8000fc2:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000fc6:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000fca:	428b      	cmp	r3, r1
 8000fcc:	bf24      	itt	cs
 8000fce:	1a5b      	subcs	r3, r3, r1
 8000fd0:	ea40 000c 	orrcs.w	r0, r0, ip
 8000fd4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000fd8:	bf24      	itt	cs
 8000fda:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000fde:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000fe2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000fe6:	bf24      	itt	cs
 8000fe8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000fec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000ff0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ff4:	bf24      	itt	cs
 8000ff6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ffa:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ffe:	011b      	lsls	r3, r3, #4
 8001000:	bf18      	it	ne
 8001002:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001006:	d1e0      	bne.n	8000fca <__aeabi_fdiv+0x46>
 8001008:	2afd      	cmp	r2, #253	@ 0xfd
 800100a:	f63f af50 	bhi.w	8000eae <__aeabi_fmul+0x92>
 800100e:	428b      	cmp	r3, r1
 8001010:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001014:	bf08      	it	eq
 8001016:	f020 0001 	biceq.w	r0, r0, #1
 800101a:	4770      	bx	lr
 800101c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8001020:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001024:	327f      	adds	r2, #127	@ 0x7f
 8001026:	bfc2      	ittt	gt
 8001028:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800102c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001030:	4770      	bxgt	lr
 8001032:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001036:	f04f 0300 	mov.w	r3, #0
 800103a:	3a01      	subs	r2, #1
 800103c:	e737      	b.n	8000eae <__aeabi_fmul+0x92>
 800103e:	f092 0f00 	teq	r2, #0
 8001042:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8001046:	bf02      	ittt	eq
 8001048:	0040      	lsleq	r0, r0, #1
 800104a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800104e:	3a01      	subeq	r2, #1
 8001050:	d0f9      	beq.n	8001046 <__aeabi_fdiv+0xc2>
 8001052:	ea40 000c 	orr.w	r0, r0, ip
 8001056:	f093 0f00 	teq	r3, #0
 800105a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800105e:	bf02      	ittt	eq
 8001060:	0049      	lsleq	r1, r1, #1
 8001062:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8001066:	3b01      	subeq	r3, #1
 8001068:	d0f9      	beq.n	800105e <__aeabi_fdiv+0xda>
 800106a:	ea41 010c 	orr.w	r1, r1, ip
 800106e:	e795      	b.n	8000f9c <__aeabi_fdiv+0x18>
 8001070:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001074:	ea92 0f0c 	teq	r2, ip
 8001078:	d108      	bne.n	800108c <__aeabi_fdiv+0x108>
 800107a:	0242      	lsls	r2, r0, #9
 800107c:	f47f af7d 	bne.w	8000f7a <__aeabi_fmul+0x15e>
 8001080:	ea93 0f0c 	teq	r3, ip
 8001084:	f47f af70 	bne.w	8000f68 <__aeabi_fmul+0x14c>
 8001088:	4608      	mov	r0, r1
 800108a:	e776      	b.n	8000f7a <__aeabi_fmul+0x15e>
 800108c:	ea93 0f0c 	teq	r3, ip
 8001090:	d104      	bne.n	800109c <__aeabi_fdiv+0x118>
 8001092:	024b      	lsls	r3, r1, #9
 8001094:	f43f af4c 	beq.w	8000f30 <__aeabi_fmul+0x114>
 8001098:	4608      	mov	r0, r1
 800109a:	e76e      	b.n	8000f7a <__aeabi_fmul+0x15e>
 800109c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80010a0:	bf18      	it	ne
 80010a2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80010a6:	d1ca      	bne.n	800103e <__aeabi_fdiv+0xba>
 80010a8:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80010ac:	f47f af5c 	bne.w	8000f68 <__aeabi_fmul+0x14c>
 80010b0:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80010b4:	f47f af3c 	bne.w	8000f30 <__aeabi_fmul+0x114>
 80010b8:	e75f      	b.n	8000f7a <__aeabi_fmul+0x15e>
 80010ba:	bf00      	nop

080010bc <__aeabi_uldivmod>:
 80010bc:	b953      	cbnz	r3, 80010d4 <__aeabi_uldivmod+0x18>
 80010be:	b94a      	cbnz	r2, 80010d4 <__aeabi_uldivmod+0x18>
 80010c0:	2900      	cmp	r1, #0
 80010c2:	bf08      	it	eq
 80010c4:	2800      	cmpeq	r0, #0
 80010c6:	bf1c      	itt	ne
 80010c8:	f04f 31ff 	movne.w	r1, #4294967295
 80010cc:	f04f 30ff 	movne.w	r0, #4294967295
 80010d0:	f000 b98c 	b.w	80013ec <__aeabi_idiv0>
 80010d4:	f1ad 0c08 	sub.w	ip, sp, #8
 80010d8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80010dc:	f000 f806 	bl	80010ec <__udivmoddi4>
 80010e0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80010e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80010e8:	b004      	add	sp, #16
 80010ea:	4770      	bx	lr

080010ec <__udivmoddi4>:
 80010ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010f0:	9d08      	ldr	r5, [sp, #32]
 80010f2:	468e      	mov	lr, r1
 80010f4:	4604      	mov	r4, r0
 80010f6:	4688      	mov	r8, r1
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d14a      	bne.n	8001192 <__udivmoddi4+0xa6>
 80010fc:	428a      	cmp	r2, r1
 80010fe:	4617      	mov	r7, r2
 8001100:	d962      	bls.n	80011c8 <__udivmoddi4+0xdc>
 8001102:	fab2 f682 	clz	r6, r2
 8001106:	b14e      	cbz	r6, 800111c <__udivmoddi4+0x30>
 8001108:	f1c6 0320 	rsb	r3, r6, #32
 800110c:	fa01 f806 	lsl.w	r8, r1, r6
 8001110:	fa20 f303 	lsr.w	r3, r0, r3
 8001114:	40b7      	lsls	r7, r6
 8001116:	ea43 0808 	orr.w	r8, r3, r8
 800111a:	40b4      	lsls	r4, r6
 800111c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001120:	fbb8 f1fe 	udiv	r1, r8, lr
 8001124:	fa1f fc87 	uxth.w	ip, r7
 8001128:	fb0e 8811 	mls	r8, lr, r1, r8
 800112c:	fb01 f20c 	mul.w	r2, r1, ip
 8001130:	0c23      	lsrs	r3, r4, #16
 8001132:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001136:	429a      	cmp	r2, r3
 8001138:	d909      	bls.n	800114e <__udivmoddi4+0x62>
 800113a:	18fb      	adds	r3, r7, r3
 800113c:	f101 30ff 	add.w	r0, r1, #4294967295
 8001140:	f080 80eb 	bcs.w	800131a <__udivmoddi4+0x22e>
 8001144:	429a      	cmp	r2, r3
 8001146:	f240 80e8 	bls.w	800131a <__udivmoddi4+0x22e>
 800114a:	3902      	subs	r1, #2
 800114c:	443b      	add	r3, r7
 800114e:	1a9a      	subs	r2, r3, r2
 8001150:	fbb2 f0fe 	udiv	r0, r2, lr
 8001154:	fb0e 2210 	mls	r2, lr, r0, r2
 8001158:	fb00 fc0c 	mul.w	ip, r0, ip
 800115c:	b2a3      	uxth	r3, r4
 800115e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001162:	459c      	cmp	ip, r3
 8001164:	d909      	bls.n	800117a <__udivmoddi4+0x8e>
 8001166:	18fb      	adds	r3, r7, r3
 8001168:	f100 32ff 	add.w	r2, r0, #4294967295
 800116c:	f080 80d7 	bcs.w	800131e <__udivmoddi4+0x232>
 8001170:	459c      	cmp	ip, r3
 8001172:	f240 80d4 	bls.w	800131e <__udivmoddi4+0x232>
 8001176:	443b      	add	r3, r7
 8001178:	3802      	subs	r0, #2
 800117a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800117e:	2100      	movs	r1, #0
 8001180:	eba3 030c 	sub.w	r3, r3, ip
 8001184:	b11d      	cbz	r5, 800118e <__udivmoddi4+0xa2>
 8001186:	2200      	movs	r2, #0
 8001188:	40f3      	lsrs	r3, r6
 800118a:	e9c5 3200 	strd	r3, r2, [r5]
 800118e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001192:	428b      	cmp	r3, r1
 8001194:	d905      	bls.n	80011a2 <__udivmoddi4+0xb6>
 8001196:	b10d      	cbz	r5, 800119c <__udivmoddi4+0xb0>
 8001198:	e9c5 0100 	strd	r0, r1, [r5]
 800119c:	2100      	movs	r1, #0
 800119e:	4608      	mov	r0, r1
 80011a0:	e7f5      	b.n	800118e <__udivmoddi4+0xa2>
 80011a2:	fab3 f183 	clz	r1, r3
 80011a6:	2900      	cmp	r1, #0
 80011a8:	d146      	bne.n	8001238 <__udivmoddi4+0x14c>
 80011aa:	4573      	cmp	r3, lr
 80011ac:	d302      	bcc.n	80011b4 <__udivmoddi4+0xc8>
 80011ae:	4282      	cmp	r2, r0
 80011b0:	f200 8108 	bhi.w	80013c4 <__udivmoddi4+0x2d8>
 80011b4:	1a84      	subs	r4, r0, r2
 80011b6:	eb6e 0203 	sbc.w	r2, lr, r3
 80011ba:	2001      	movs	r0, #1
 80011bc:	4690      	mov	r8, r2
 80011be:	2d00      	cmp	r5, #0
 80011c0:	d0e5      	beq.n	800118e <__udivmoddi4+0xa2>
 80011c2:	e9c5 4800 	strd	r4, r8, [r5]
 80011c6:	e7e2      	b.n	800118e <__udivmoddi4+0xa2>
 80011c8:	2a00      	cmp	r2, #0
 80011ca:	f000 8091 	beq.w	80012f0 <__udivmoddi4+0x204>
 80011ce:	fab2 f682 	clz	r6, r2
 80011d2:	2e00      	cmp	r6, #0
 80011d4:	f040 80a5 	bne.w	8001322 <__udivmoddi4+0x236>
 80011d8:	1a8a      	subs	r2, r1, r2
 80011da:	2101      	movs	r1, #1
 80011dc:	0c03      	lsrs	r3, r0, #16
 80011de:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80011e2:	b280      	uxth	r0, r0
 80011e4:	b2bc      	uxth	r4, r7
 80011e6:	fbb2 fcfe 	udiv	ip, r2, lr
 80011ea:	fb0e 221c 	mls	r2, lr, ip, r2
 80011ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80011f2:	fb04 f20c 	mul.w	r2, r4, ip
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d907      	bls.n	800120a <__udivmoddi4+0x11e>
 80011fa:	18fb      	adds	r3, r7, r3
 80011fc:	f10c 38ff 	add.w	r8, ip, #4294967295
 8001200:	d202      	bcs.n	8001208 <__udivmoddi4+0x11c>
 8001202:	429a      	cmp	r2, r3
 8001204:	f200 80e3 	bhi.w	80013ce <__udivmoddi4+0x2e2>
 8001208:	46c4      	mov	ip, r8
 800120a:	1a9b      	subs	r3, r3, r2
 800120c:	fbb3 f2fe 	udiv	r2, r3, lr
 8001210:	fb0e 3312 	mls	r3, lr, r2, r3
 8001214:	fb02 f404 	mul.w	r4, r2, r4
 8001218:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800121c:	429c      	cmp	r4, r3
 800121e:	d907      	bls.n	8001230 <__udivmoddi4+0x144>
 8001220:	18fb      	adds	r3, r7, r3
 8001222:	f102 30ff 	add.w	r0, r2, #4294967295
 8001226:	d202      	bcs.n	800122e <__udivmoddi4+0x142>
 8001228:	429c      	cmp	r4, r3
 800122a:	f200 80cd 	bhi.w	80013c8 <__udivmoddi4+0x2dc>
 800122e:	4602      	mov	r2, r0
 8001230:	1b1b      	subs	r3, r3, r4
 8001232:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8001236:	e7a5      	b.n	8001184 <__udivmoddi4+0x98>
 8001238:	f1c1 0620 	rsb	r6, r1, #32
 800123c:	408b      	lsls	r3, r1
 800123e:	fa22 f706 	lsr.w	r7, r2, r6
 8001242:	431f      	orrs	r7, r3
 8001244:	fa2e fa06 	lsr.w	sl, lr, r6
 8001248:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800124c:	fbba f8f9 	udiv	r8, sl, r9
 8001250:	fa0e fe01 	lsl.w	lr, lr, r1
 8001254:	fa20 f306 	lsr.w	r3, r0, r6
 8001258:	fb09 aa18 	mls	sl, r9, r8, sl
 800125c:	fa1f fc87 	uxth.w	ip, r7
 8001260:	ea43 030e 	orr.w	r3, r3, lr
 8001264:	fa00 fe01 	lsl.w	lr, r0, r1
 8001268:	fb08 f00c 	mul.w	r0, r8, ip
 800126c:	0c1c      	lsrs	r4, r3, #16
 800126e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8001272:	42a0      	cmp	r0, r4
 8001274:	fa02 f201 	lsl.w	r2, r2, r1
 8001278:	d90a      	bls.n	8001290 <__udivmoddi4+0x1a4>
 800127a:	193c      	adds	r4, r7, r4
 800127c:	f108 3aff 	add.w	sl, r8, #4294967295
 8001280:	f080 809e 	bcs.w	80013c0 <__udivmoddi4+0x2d4>
 8001284:	42a0      	cmp	r0, r4
 8001286:	f240 809b 	bls.w	80013c0 <__udivmoddi4+0x2d4>
 800128a:	f1a8 0802 	sub.w	r8, r8, #2
 800128e:	443c      	add	r4, r7
 8001290:	1a24      	subs	r4, r4, r0
 8001292:	b298      	uxth	r0, r3
 8001294:	fbb4 f3f9 	udiv	r3, r4, r9
 8001298:	fb09 4413 	mls	r4, r9, r3, r4
 800129c:	fb03 fc0c 	mul.w	ip, r3, ip
 80012a0:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80012a4:	45a4      	cmp	ip, r4
 80012a6:	d909      	bls.n	80012bc <__udivmoddi4+0x1d0>
 80012a8:	193c      	adds	r4, r7, r4
 80012aa:	f103 30ff 	add.w	r0, r3, #4294967295
 80012ae:	f080 8085 	bcs.w	80013bc <__udivmoddi4+0x2d0>
 80012b2:	45a4      	cmp	ip, r4
 80012b4:	f240 8082 	bls.w	80013bc <__udivmoddi4+0x2d0>
 80012b8:	3b02      	subs	r3, #2
 80012ba:	443c      	add	r4, r7
 80012bc:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80012c0:	eba4 040c 	sub.w	r4, r4, ip
 80012c4:	fba0 8c02 	umull	r8, ip, r0, r2
 80012c8:	4564      	cmp	r4, ip
 80012ca:	4643      	mov	r3, r8
 80012cc:	46e1      	mov	r9, ip
 80012ce:	d364      	bcc.n	800139a <__udivmoddi4+0x2ae>
 80012d0:	d061      	beq.n	8001396 <__udivmoddi4+0x2aa>
 80012d2:	b15d      	cbz	r5, 80012ec <__udivmoddi4+0x200>
 80012d4:	ebbe 0203 	subs.w	r2, lr, r3
 80012d8:	eb64 0409 	sbc.w	r4, r4, r9
 80012dc:	fa04 f606 	lsl.w	r6, r4, r6
 80012e0:	fa22 f301 	lsr.w	r3, r2, r1
 80012e4:	431e      	orrs	r6, r3
 80012e6:	40cc      	lsrs	r4, r1
 80012e8:	e9c5 6400 	strd	r6, r4, [r5]
 80012ec:	2100      	movs	r1, #0
 80012ee:	e74e      	b.n	800118e <__udivmoddi4+0xa2>
 80012f0:	fbb1 fcf2 	udiv	ip, r1, r2
 80012f4:	0c01      	lsrs	r1, r0, #16
 80012f6:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80012fa:	b280      	uxth	r0, r0
 80012fc:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001300:	463b      	mov	r3, r7
 8001302:	fbb1 f1f7 	udiv	r1, r1, r7
 8001306:	4638      	mov	r0, r7
 8001308:	463c      	mov	r4, r7
 800130a:	46b8      	mov	r8, r7
 800130c:	46be      	mov	lr, r7
 800130e:	2620      	movs	r6, #32
 8001310:	eba2 0208 	sub.w	r2, r2, r8
 8001314:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8001318:	e765      	b.n	80011e6 <__udivmoddi4+0xfa>
 800131a:	4601      	mov	r1, r0
 800131c:	e717      	b.n	800114e <__udivmoddi4+0x62>
 800131e:	4610      	mov	r0, r2
 8001320:	e72b      	b.n	800117a <__udivmoddi4+0x8e>
 8001322:	f1c6 0120 	rsb	r1, r6, #32
 8001326:	fa2e fc01 	lsr.w	ip, lr, r1
 800132a:	40b7      	lsls	r7, r6
 800132c:	fa0e fe06 	lsl.w	lr, lr, r6
 8001330:	fa20 f101 	lsr.w	r1, r0, r1
 8001334:	ea41 010e 	orr.w	r1, r1, lr
 8001338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800133c:	fbbc f8fe 	udiv	r8, ip, lr
 8001340:	b2bc      	uxth	r4, r7
 8001342:	fb0e cc18 	mls	ip, lr, r8, ip
 8001346:	fb08 f904 	mul.w	r9, r8, r4
 800134a:	0c0a      	lsrs	r2, r1, #16
 800134c:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8001350:	40b0      	lsls	r0, r6
 8001352:	4591      	cmp	r9, r2
 8001354:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8001358:	b280      	uxth	r0, r0
 800135a:	d93e      	bls.n	80013da <__udivmoddi4+0x2ee>
 800135c:	18ba      	adds	r2, r7, r2
 800135e:	f108 3cff 	add.w	ip, r8, #4294967295
 8001362:	d201      	bcs.n	8001368 <__udivmoddi4+0x27c>
 8001364:	4591      	cmp	r9, r2
 8001366:	d81f      	bhi.n	80013a8 <__udivmoddi4+0x2bc>
 8001368:	eba2 0209 	sub.w	r2, r2, r9
 800136c:	fbb2 f9fe 	udiv	r9, r2, lr
 8001370:	fb09 f804 	mul.w	r8, r9, r4
 8001374:	fb0e 2a19 	mls	sl, lr, r9, r2
 8001378:	b28a      	uxth	r2, r1
 800137a:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 800137e:	4542      	cmp	r2, r8
 8001380:	d229      	bcs.n	80013d6 <__udivmoddi4+0x2ea>
 8001382:	18ba      	adds	r2, r7, r2
 8001384:	f109 31ff 	add.w	r1, r9, #4294967295
 8001388:	d2c2      	bcs.n	8001310 <__udivmoddi4+0x224>
 800138a:	4542      	cmp	r2, r8
 800138c:	d2c0      	bcs.n	8001310 <__udivmoddi4+0x224>
 800138e:	f1a9 0102 	sub.w	r1, r9, #2
 8001392:	443a      	add	r2, r7
 8001394:	e7bc      	b.n	8001310 <__udivmoddi4+0x224>
 8001396:	45c6      	cmp	lr, r8
 8001398:	d29b      	bcs.n	80012d2 <__udivmoddi4+0x1e6>
 800139a:	ebb8 0302 	subs.w	r3, r8, r2
 800139e:	eb6c 0c07 	sbc.w	ip, ip, r7
 80013a2:	3801      	subs	r0, #1
 80013a4:	46e1      	mov	r9, ip
 80013a6:	e794      	b.n	80012d2 <__udivmoddi4+0x1e6>
 80013a8:	eba7 0909 	sub.w	r9, r7, r9
 80013ac:	444a      	add	r2, r9
 80013ae:	fbb2 f9fe 	udiv	r9, r2, lr
 80013b2:	f1a8 0c02 	sub.w	ip, r8, #2
 80013b6:	fb09 f804 	mul.w	r8, r9, r4
 80013ba:	e7db      	b.n	8001374 <__udivmoddi4+0x288>
 80013bc:	4603      	mov	r3, r0
 80013be:	e77d      	b.n	80012bc <__udivmoddi4+0x1d0>
 80013c0:	46d0      	mov	r8, sl
 80013c2:	e765      	b.n	8001290 <__udivmoddi4+0x1a4>
 80013c4:	4608      	mov	r0, r1
 80013c6:	e6fa      	b.n	80011be <__udivmoddi4+0xd2>
 80013c8:	443b      	add	r3, r7
 80013ca:	3a02      	subs	r2, #2
 80013cc:	e730      	b.n	8001230 <__udivmoddi4+0x144>
 80013ce:	f1ac 0c02 	sub.w	ip, ip, #2
 80013d2:	443b      	add	r3, r7
 80013d4:	e719      	b.n	800120a <__udivmoddi4+0x11e>
 80013d6:	4649      	mov	r1, r9
 80013d8:	e79a      	b.n	8001310 <__udivmoddi4+0x224>
 80013da:	eba2 0209 	sub.w	r2, r2, r9
 80013de:	fbb2 f9fe 	udiv	r9, r2, lr
 80013e2:	46c4      	mov	ip, r8
 80013e4:	fb09 f804 	mul.w	r8, r9, r4
 80013e8:	e7c4      	b.n	8001374 <__udivmoddi4+0x288>
 80013ea:	bf00      	nop

080013ec <__aeabi_idiv0>:
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop

080013f0 <bms_ic_host_control_EN>:
//    return status_buffer[0];
//}
//
//void BMS_IC_

void bms_ic_host_control_EN(){
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b084      	sub	sp, #16
 80013f4:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Write(&hi2c1,BMS_ADDR,0x02,I2C_MEMADD_SIZE_8BIT,&HOST_EN,1,100);
 80013f6:	2364      	movs	r3, #100	@ 0x64
 80013f8:	9302      	str	r3, [sp, #8]
 80013fa:	2301      	movs	r3, #1
 80013fc:	9301      	str	r3, [sp, #4]
 80013fe:	4b0b      	ldr	r3, [pc, #44]	@ (800142c <bms_ic_host_control_EN+0x3c>)
 8001400:	9300      	str	r3, [sp, #0]
 8001402:	2301      	movs	r3, #1
 8001404:	2202      	movs	r2, #2
 8001406:	2120      	movs	r1, #32
 8001408:	4809      	ldr	r0, [pc, #36]	@ (8001430 <bms_ic_host_control_EN+0x40>)
 800140a:	f002 fcdd 	bl	8003dc8 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&hi2c1,BMS_ADDR,0x03,I2C_MEMADD_SIZE_8BIT,&ADC_EN,1,100);
 800140e:	2364      	movs	r3, #100	@ 0x64
 8001410:	9302      	str	r3, [sp, #8]
 8001412:	2301      	movs	r3, #1
 8001414:	9301      	str	r3, [sp, #4]
 8001416:	4b07      	ldr	r3, [pc, #28]	@ (8001434 <bms_ic_host_control_EN+0x44>)
 8001418:	9300      	str	r3, [sp, #0]
 800141a:	2301      	movs	r3, #1
 800141c:	2203      	movs	r2, #3
 800141e:	2120      	movs	r1, #32
 8001420:	4803      	ldr	r0, [pc, #12]	@ (8001430 <bms_ic_host_control_EN+0x40>)
 8001422:	f002 fcd1 	bl	8003dc8 <HAL_I2C_Mem_Write>
}
 8001426:	bf00      	nop
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	20000000 	.word	0x20000000
 8001430:	200002cc 	.word	0x200002cc
 8001434:	20000001 	.word	0x20000001

08001438 <bms_ic_read_voltage>:
void bms_ic_read_voltage(batt_info *b){
 8001438:	b580      	push	{r7, lr}
 800143a:	b088      	sub	sp, #32
 800143c:	af04      	add	r7, sp, #16
 800143e:	6078      	str	r0, [r7, #4]

	  for(int i=0; i<6; i++){
 8001440:	2300      	movs	r3, #0
 8001442:	60fb      	str	r3, [r7, #12]
 8001444:	e066      	b.n	8001514 <bms_ic_read_voltage+0xdc>
		  // Send I2C command to switch cell reading to ADC pin
		  HAL_I2C_Mem_Write(&hi2c1,BMS_ADDR, 0x05, I2C_MEMADD_SIZE_8BIT, &CELL_Voltage[i],1,100);
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	4a65      	ldr	r2, [pc, #404]	@ (80015e0 <bms_ic_read_voltage+0x1a8>)
 800144a:	4413      	add	r3, r2
 800144c:	2264      	movs	r2, #100	@ 0x64
 800144e:	9202      	str	r2, [sp, #8]
 8001450:	2201      	movs	r2, #1
 8001452:	9201      	str	r2, [sp, #4]
 8001454:	9300      	str	r3, [sp, #0]
 8001456:	2301      	movs	r3, #1
 8001458:	2205      	movs	r2, #5
 800145a:	2120      	movs	r1, #32
 800145c:	4861      	ldr	r0, [pc, #388]	@ (80015e4 <bms_ic_read_voltage+0x1ac>)
 800145e:	f002 fcb3 	bl	8003dc8 <HAL_I2C_Mem_Write>
		  HAL_Delay(5);
 8001462:	2005      	movs	r0, #5
 8001464:	f000 ff04 	bl	8002270 <HAL_Delay>
		  //ADC reading
		  HAL_ADC_Start(&hadc1);
 8001468:	485f      	ldr	r0, [pc, #380]	@ (80015e8 <bms_ic_read_voltage+0x1b0>)
 800146a:	f000 fffd 	bl	8002468 <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc1, 100);
 800146e:	2164      	movs	r1, #100	@ 0x64
 8001470:	485d      	ldr	r0, [pc, #372]	@ (80015e8 <bms_ic_read_voltage+0x1b0>)
 8001472:	f001 f8a7 	bl	80025c4 <HAL_ADC_PollForConversion>
		  adc_val = HAL_ADC_GetValue(&hadc1);
 8001476:	485c      	ldr	r0, [pc, #368]	@ (80015e8 <bms_ic_read_voltage+0x1b0>)
 8001478:	f001 f9aa 	bl	80027d0 <HAL_ADC_GetValue>
 800147c:	4603      	mov	r3, r0
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff fc74 	bl	8000d6c <__aeabi_ui2f>
 8001484:	4603      	mov	r3, r0
 8001486:	4a59      	ldr	r2, [pc, #356]	@ (80015ec <bms_ic_read_voltage+0x1b4>)
 8001488:	6013      	str	r3, [r2, #0]
		  vadc = (adc_val * 3.3) / 4095.0;
 800148a:	4b58      	ldr	r3, [pc, #352]	@ (80015ec <bms_ic_read_voltage+0x1b4>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4618      	mov	r0, r3
 8001490:	f7ff f836 	bl	8000500 <__aeabi_f2d>
 8001494:	a34c      	add	r3, pc, #304	@ (adr r3, 80015c8 <bms_ic_read_voltage+0x190>)
 8001496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800149a:	f7ff f889 	bl	80005b0 <__aeabi_dmul>
 800149e:	4602      	mov	r2, r0
 80014a0:	460b      	mov	r3, r1
 80014a2:	4610      	mov	r0, r2
 80014a4:	4619      	mov	r1, r3
 80014a6:	a34a      	add	r3, pc, #296	@ (adr r3, 80015d0 <bms_ic_read_voltage+0x198>)
 80014a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ac:	f7ff f9aa 	bl	8000804 <__aeabi_ddiv>
 80014b0:	4602      	mov	r2, r0
 80014b2:	460b      	mov	r3, r1
 80014b4:	4610      	mov	r0, r2
 80014b6:	4619      	mov	r1, r3
 80014b8:	f7ff fb52 	bl	8000b60 <__aeabi_d2f>
 80014bc:	4603      	mov	r3, r0
 80014be:	4a4c      	ldr	r2, [pc, #304]	@ (80015f0 <bms_ic_read_voltage+0x1b8>)
 80014c0:	6013      	str	r3, [r2, #0]
		  b->voltage_buffer[i] = ((1.2 - (vadc + 0)) / 0.2);
 80014c2:	4b4b      	ldr	r3, [pc, #300]	@ (80015f0 <bms_ic_read_voltage+0x1b8>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f04f 0100 	mov.w	r1, #0
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7ff fb9e 	bl	8000c0c <__addsf3>
 80014d0:	4603      	mov	r3, r0
 80014d2:	4618      	mov	r0, r3
 80014d4:	f7ff f814 	bl	8000500 <__aeabi_f2d>
 80014d8:	4602      	mov	r2, r0
 80014da:	460b      	mov	r3, r1
 80014dc:	f04f 3033 	mov.w	r0, #858993459	@ 0x33333333
 80014e0:	4944      	ldr	r1, [pc, #272]	@ (80015f4 <bms_ic_read_voltage+0x1bc>)
 80014e2:	f7fe fead 	bl	8000240 <__aeabi_dsub>
 80014e6:	4602      	mov	r2, r0
 80014e8:	460b      	mov	r3, r1
 80014ea:	4610      	mov	r0, r2
 80014ec:	4619      	mov	r1, r3
 80014ee:	a33a      	add	r3, pc, #232	@ (adr r3, 80015d8 <bms_ic_read_voltage+0x1a0>)
 80014f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f4:	f7ff f986 	bl	8000804 <__aeabi_ddiv>
 80014f8:	4602      	mov	r2, r0
 80014fa:	460b      	mov	r3, r1
 80014fc:	4610      	mov	r0, r2
 80014fe:	4619      	mov	r1, r3
 8001500:	f7ff fb2e 	bl	8000b60 <__aeabi_d2f>
 8001504:	4601      	mov	r1, r0
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	68fa      	ldr	r2, [r7, #12]
 800150a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	  for(int i=0; i<6; i++){
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	3301      	adds	r3, #1
 8001512:	60fb      	str	r3, [r7, #12]
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	2b05      	cmp	r3, #5
 8001518:	dd95      	ble.n	8001446 <bms_ic_read_voltage+0xe>
	  }
	  // Turns on Pack to ADC
	  HAL_I2C_Mem_Write(&hi2c1,BMS_ADDR, 0x03, I2C_MEMADD_SIZE_8BIT, &BAT,1,100);
 800151a:	2364      	movs	r3, #100	@ 0x64
 800151c:	9302      	str	r3, [sp, #8]
 800151e:	2301      	movs	r3, #1
 8001520:	9301      	str	r3, [sp, #4]
 8001522:	4b35      	ldr	r3, [pc, #212]	@ (80015f8 <bms_ic_read_voltage+0x1c0>)
 8001524:	9300      	str	r3, [sp, #0]
 8001526:	2301      	movs	r3, #1
 8001528:	2203      	movs	r2, #3
 800152a:	2120      	movs	r1, #32
 800152c:	482d      	ldr	r0, [pc, #180]	@ (80015e4 <bms_ic_read_voltage+0x1ac>)
 800152e:	f002 fc4b 	bl	8003dc8 <HAL_I2C_Mem_Write>
	  HAL_Delay(5);
 8001532:	2005      	movs	r0, #5
 8001534:	f000 fe9c 	bl	8002270 <HAL_Delay>
	  //ADC reading
	  HAL_ADC_Start(&hadc1);
 8001538:	482b      	ldr	r0, [pc, #172]	@ (80015e8 <bms_ic_read_voltage+0x1b0>)
 800153a:	f000 ff95 	bl	8002468 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 100);
 800153e:	2164      	movs	r1, #100	@ 0x64
 8001540:	4829      	ldr	r0, [pc, #164]	@ (80015e8 <bms_ic_read_voltage+0x1b0>)
 8001542:	f001 f83f 	bl	80025c4 <HAL_ADC_PollForConversion>
	  adc_val = HAL_ADC_GetValue(&hadc1);
 8001546:	4828      	ldr	r0, [pc, #160]	@ (80015e8 <bms_ic_read_voltage+0x1b0>)
 8001548:	f001 f942 	bl	80027d0 <HAL_ADC_GetValue>
 800154c:	4603      	mov	r3, r0
 800154e:	4618      	mov	r0, r3
 8001550:	f7ff fc0c 	bl	8000d6c <__aeabi_ui2f>
 8001554:	4603      	mov	r3, r0
 8001556:	4a25      	ldr	r2, [pc, #148]	@ (80015ec <bms_ic_read_voltage+0x1b4>)
 8001558:	6013      	str	r3, [r2, #0]
	  vadc = (adc_val * 3.3) / 4095.0;
 800155a:	4b24      	ldr	r3, [pc, #144]	@ (80015ec <bms_ic_read_voltage+0x1b4>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4618      	mov	r0, r3
 8001560:	f7fe ffce 	bl	8000500 <__aeabi_f2d>
 8001564:	a318      	add	r3, pc, #96	@ (adr r3, 80015c8 <bms_ic_read_voltage+0x190>)
 8001566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800156a:	f7ff f821 	bl	80005b0 <__aeabi_dmul>
 800156e:	4602      	mov	r2, r0
 8001570:	460b      	mov	r3, r1
 8001572:	4610      	mov	r0, r2
 8001574:	4619      	mov	r1, r3
 8001576:	a316      	add	r3, pc, #88	@ (adr r3, 80015d0 <bms_ic_read_voltage+0x198>)
 8001578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800157c:	f7ff f942 	bl	8000804 <__aeabi_ddiv>
 8001580:	4602      	mov	r2, r0
 8001582:	460b      	mov	r3, r1
 8001584:	4610      	mov	r0, r2
 8001586:	4619      	mov	r1, r3
 8001588:	f7ff faea 	bl	8000b60 <__aeabi_d2f>
 800158c:	4603      	mov	r3, r0
 800158e:	4a18      	ldr	r2, [pc, #96]	@ (80015f0 <bms_ic_read_voltage+0x1b8>)
 8001590:	6013      	str	r3, [r2, #0]
	  b->cell_volt_sum = (vadc / 50);
 8001592:	4b17      	ldr	r3, [pc, #92]	@ (80015f0 <bms_ic_read_voltage+0x1b8>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4919      	ldr	r1, [pc, #100]	@ (80015fc <bms_ic_read_voltage+0x1c4>)
 8001598:	4618      	mov	r0, r3
 800159a:	f7ff fcf3 	bl	8000f84 <__aeabi_fdiv>
 800159e:	4603      	mov	r3, r0
 80015a0:	461a      	mov	r2, r3
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	631a      	str	r2, [r3, #48]	@ 0x30
	  // Turns off Pack to ADC
	  HAL_I2C_Mem_Write(&hi2c1,BMS_ADDR, 0x03, I2C_MEMADD_SIZE_8BIT, &ADC_EN,1,100);
 80015a6:	2364      	movs	r3, #100	@ 0x64
 80015a8:	9302      	str	r3, [sp, #8]
 80015aa:	2301      	movs	r3, #1
 80015ac:	9301      	str	r3, [sp, #4]
 80015ae:	4b14      	ldr	r3, [pc, #80]	@ (8001600 <bms_ic_read_voltage+0x1c8>)
 80015b0:	9300      	str	r3, [sp, #0]
 80015b2:	2301      	movs	r3, #1
 80015b4:	2203      	movs	r2, #3
 80015b6:	2120      	movs	r1, #32
 80015b8:	480a      	ldr	r0, [pc, #40]	@ (80015e4 <bms_ic_read_voltage+0x1ac>)
 80015ba:	f002 fc05 	bl	8003dc8 <HAL_I2C_Mem_Write>

}
 80015be:	bf00      	nop
 80015c0:	3710      	adds	r7, #16
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	66666666 	.word	0x66666666
 80015cc:	400a6666 	.word	0x400a6666
 80015d0:	00000000 	.word	0x00000000
 80015d4:	40affe00 	.word	0x40affe00
 80015d8:	9999999a 	.word	0x9999999a
 80015dc:	3fc99999 	.word	0x3fc99999
 80015e0:	20000004 	.word	0x20000004
 80015e4:	200002cc 	.word	0x200002cc
 80015e8:	20000230 	.word	0x20000230
 80015ec:	20000204 	.word	0x20000204
 80015f0:	20000200 	.word	0x20000200
 80015f4:	3ff33333 	.word	0x3ff33333
 80015f8:	20000002 	.word	0x20000002
 80015fc:	42480000 	.word	0x42480000
 8001600:	20000001 	.word	0x20000001

08001604 <bms_ic_eeprom_check>:
//	}
		return;

}

void bms_ic_eeprom_check(){
 8001604:	b580      	push	{r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af04      	add	r7, sp, #16

		//read from register thru I2C
		HAL_I2C_Mem_Read(&hi2c1, BMS_ADDR, 0x06, I2C_MEMADD_SIZE_8BIT, &Read_buffer[0], 1, HAL_MAX_DELAY);
 800160a:	f04f 33ff 	mov.w	r3, #4294967295
 800160e:	9302      	str	r3, [sp, #8]
 8001610:	2301      	movs	r3, #1
 8001612:	9301      	str	r3, [sp, #4]
 8001614:	4b4c      	ldr	r3, [pc, #304]	@ (8001748 <bms_ic_eeprom_check+0x144>)
 8001616:	9300      	str	r3, [sp, #0]
 8001618:	2301      	movs	r3, #1
 800161a:	2206      	movs	r2, #6
 800161c:	2120      	movs	r1, #32
 800161e:	484b      	ldr	r0, [pc, #300]	@ (800174c <bms_ic_eeprom_check+0x148>)
 8001620:	f002 fccc 	bl	8003fbc <HAL_I2C_Mem_Read>
		// Convert to string and send
		snprintf(message_buffer, sizeof(message_buffer), "OV_CFG: %02X\r\n", Read_buffer[0]);  // or %02X for hex
 8001624:	4b48      	ldr	r3, [pc, #288]	@ (8001748 <bms_ic_eeprom_check+0x144>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	4a49      	ldr	r2, [pc, #292]	@ (8001750 <bms_ic_eeprom_check+0x14c>)
 800162a:	2120      	movs	r1, #32
 800162c:	4849      	ldr	r0, [pc, #292]	@ (8001754 <bms_ic_eeprom_check+0x150>)
 800162e:	f005 f9bd 	bl	80069ac <sniprintf>
		//Transmit data thru UART serial monitor
		HAL_UART_Transmit(&huart1, (uint8_t*)message_buffer, strlen(message_buffer), HAL_MAX_DELAY);
 8001632:	4848      	ldr	r0, [pc, #288]	@ (8001754 <bms_ic_eeprom_check+0x150>)
 8001634:	f7fe fdf8 	bl	8000228 <strlen>
 8001638:	4603      	mov	r3, r0
 800163a:	b29a      	uxth	r2, r3
 800163c:	f04f 33ff 	mov.w	r3, #4294967295
 8001640:	4944      	ldr	r1, [pc, #272]	@ (8001754 <bms_ic_eeprom_check+0x150>)
 8001642:	4845      	ldr	r0, [pc, #276]	@ (8001758 <bms_ic_eeprom_check+0x154>)
 8001644:	f004 fac2 	bl	8005bcc <HAL_UART_Transmit>
		HAL_I2C_Mem_Read(&hi2c1, BMS_ADDR, 0x07, I2C_MEMADD_SIZE_8BIT, &Read_buffer[1], 1, HAL_MAX_DELAY);
 8001648:	f04f 33ff 	mov.w	r3, #4294967295
 800164c:	9302      	str	r3, [sp, #8]
 800164e:	2301      	movs	r3, #1
 8001650:	9301      	str	r3, [sp, #4]
 8001652:	4b42      	ldr	r3, [pc, #264]	@ (800175c <bms_ic_eeprom_check+0x158>)
 8001654:	9300      	str	r3, [sp, #0]
 8001656:	2301      	movs	r3, #1
 8001658:	2207      	movs	r2, #7
 800165a:	2120      	movs	r1, #32
 800165c:	483b      	ldr	r0, [pc, #236]	@ (800174c <bms_ic_eeprom_check+0x148>)
 800165e:	f002 fcad 	bl	8003fbc <HAL_I2C_Mem_Read>
		// Convert to string and send
		snprintf(message_buffer, sizeof(message_buffer), "UV_CFG: %02X\r\n", Read_buffer[1]);  // or %02X for hex
 8001662:	4b39      	ldr	r3, [pc, #228]	@ (8001748 <bms_ic_eeprom_check+0x144>)
 8001664:	785b      	ldrb	r3, [r3, #1]
 8001666:	4a3e      	ldr	r2, [pc, #248]	@ (8001760 <bms_ic_eeprom_check+0x15c>)
 8001668:	2120      	movs	r1, #32
 800166a:	483a      	ldr	r0, [pc, #232]	@ (8001754 <bms_ic_eeprom_check+0x150>)
 800166c:	f005 f99e 	bl	80069ac <sniprintf>
		//Transmit data thru UART serial monitor
		HAL_UART_Transmit(&huart1, (uint8_t*)message_buffer, strlen(message_buffer), HAL_MAX_DELAY);
 8001670:	4838      	ldr	r0, [pc, #224]	@ (8001754 <bms_ic_eeprom_check+0x150>)
 8001672:	f7fe fdd9 	bl	8000228 <strlen>
 8001676:	4603      	mov	r3, r0
 8001678:	b29a      	uxth	r2, r3
 800167a:	f04f 33ff 	mov.w	r3, #4294967295
 800167e:	4935      	ldr	r1, [pc, #212]	@ (8001754 <bms_ic_eeprom_check+0x150>)
 8001680:	4835      	ldr	r0, [pc, #212]	@ (8001758 <bms_ic_eeprom_check+0x154>)
 8001682:	f004 faa3 	bl	8005bcc <HAL_UART_Transmit>
		HAL_I2C_Mem_Read(&hi2c1, BMS_ADDR, 0x08, I2C_MEMADD_SIZE_8BIT, &Read_buffer[2], 1, HAL_MAX_DELAY);
 8001686:	f04f 33ff 	mov.w	r3, #4294967295
 800168a:	9302      	str	r3, [sp, #8]
 800168c:	2301      	movs	r3, #1
 800168e:	9301      	str	r3, [sp, #4]
 8001690:	4b34      	ldr	r3, [pc, #208]	@ (8001764 <bms_ic_eeprom_check+0x160>)
 8001692:	9300      	str	r3, [sp, #0]
 8001694:	2301      	movs	r3, #1
 8001696:	2208      	movs	r2, #8
 8001698:	2120      	movs	r1, #32
 800169a:	482c      	ldr	r0, [pc, #176]	@ (800174c <bms_ic_eeprom_check+0x148>)
 800169c:	f002 fc8e 	bl	8003fbc <HAL_I2C_Mem_Read>
		// Convert to string and send
		snprintf(message_buffer, sizeof(message_buffer), "OC_UV_DELAY: %02X\r\n", Read_buffer[2]);  // or %02X for hex
 80016a0:	4b29      	ldr	r3, [pc, #164]	@ (8001748 <bms_ic_eeprom_check+0x144>)
 80016a2:	789b      	ldrb	r3, [r3, #2]
 80016a4:	4a30      	ldr	r2, [pc, #192]	@ (8001768 <bms_ic_eeprom_check+0x164>)
 80016a6:	2120      	movs	r1, #32
 80016a8:	482a      	ldr	r0, [pc, #168]	@ (8001754 <bms_ic_eeprom_check+0x150>)
 80016aa:	f005 f97f 	bl	80069ac <sniprintf>
		//Transmit data thru UART serial monitor
		HAL_UART_Transmit(&huart1, (uint8_t*)message_buffer, strlen(message_buffer), HAL_MAX_DELAY);
 80016ae:	4829      	ldr	r0, [pc, #164]	@ (8001754 <bms_ic_eeprom_check+0x150>)
 80016b0:	f7fe fdba 	bl	8000228 <strlen>
 80016b4:	4603      	mov	r3, r0
 80016b6:	b29a      	uxth	r2, r3
 80016b8:	f04f 33ff 	mov.w	r3, #4294967295
 80016bc:	4925      	ldr	r1, [pc, #148]	@ (8001754 <bms_ic_eeprom_check+0x150>)
 80016be:	4826      	ldr	r0, [pc, #152]	@ (8001758 <bms_ic_eeprom_check+0x154>)
 80016c0:	f004 fa84 	bl	8005bcc <HAL_UART_Transmit>
		HAL_I2C_Mem_Read(&hi2c1, BMS_ADDR, 0x09, I2C_MEMADD_SIZE_8BIT, &Read_buffer[3], 1, HAL_MAX_DELAY);
 80016c4:	f04f 33ff 	mov.w	r3, #4294967295
 80016c8:	9302      	str	r3, [sp, #8]
 80016ca:	2301      	movs	r3, #1
 80016cc:	9301      	str	r3, [sp, #4]
 80016ce:	4b27      	ldr	r3, [pc, #156]	@ (800176c <bms_ic_eeprom_check+0x168>)
 80016d0:	9300      	str	r3, [sp, #0]
 80016d2:	2301      	movs	r3, #1
 80016d4:	2209      	movs	r2, #9
 80016d6:	2120      	movs	r1, #32
 80016d8:	481c      	ldr	r0, [pc, #112]	@ (800174c <bms_ic_eeprom_check+0x148>)
 80016da:	f002 fc6f 	bl	8003fbc <HAL_I2C_Mem_Read>
		// Convert to string and send
		snprintf(message_buffer, sizeof(message_buffer), "OCD_CFG: %02X\r\n", Read_buffer[3]);  // or %02X for hex
 80016de:	4b1a      	ldr	r3, [pc, #104]	@ (8001748 <bms_ic_eeprom_check+0x144>)
 80016e0:	78db      	ldrb	r3, [r3, #3]
 80016e2:	4a23      	ldr	r2, [pc, #140]	@ (8001770 <bms_ic_eeprom_check+0x16c>)
 80016e4:	2120      	movs	r1, #32
 80016e6:	481b      	ldr	r0, [pc, #108]	@ (8001754 <bms_ic_eeprom_check+0x150>)
 80016e8:	f005 f960 	bl	80069ac <sniprintf>
		//Transmit data thru UART serial monitor
		HAL_UART_Transmit(&huart1, (uint8_t*)message_buffer, strlen(message_buffer), HAL_MAX_DELAY);
 80016ec:	4819      	ldr	r0, [pc, #100]	@ (8001754 <bms_ic_eeprom_check+0x150>)
 80016ee:	f7fe fd9b 	bl	8000228 <strlen>
 80016f2:	4603      	mov	r3, r0
 80016f4:	b29a      	uxth	r2, r3
 80016f6:	f04f 33ff 	mov.w	r3, #4294967295
 80016fa:	4916      	ldr	r1, [pc, #88]	@ (8001754 <bms_ic_eeprom_check+0x150>)
 80016fc:	4816      	ldr	r0, [pc, #88]	@ (8001758 <bms_ic_eeprom_check+0x154>)
 80016fe:	f004 fa65 	bl	8005bcc <HAL_UART_Transmit>
		HAL_I2C_Mem_Read(&hi2c1, BMS_ADDR, 0x0A, I2C_MEMADD_SIZE_8BIT, &Read_buffer[4], 1, HAL_MAX_DELAY);
 8001702:	f04f 33ff 	mov.w	r3, #4294967295
 8001706:	9302      	str	r3, [sp, #8]
 8001708:	2301      	movs	r3, #1
 800170a:	9301      	str	r3, [sp, #4]
 800170c:	4b19      	ldr	r3, [pc, #100]	@ (8001774 <bms_ic_eeprom_check+0x170>)
 800170e:	9300      	str	r3, [sp, #0]
 8001710:	2301      	movs	r3, #1
 8001712:	220a      	movs	r2, #10
 8001714:	2120      	movs	r1, #32
 8001716:	480d      	ldr	r0, [pc, #52]	@ (800174c <bms_ic_eeprom_check+0x148>)
 8001718:	f002 fc50 	bl	8003fbc <HAL_I2C_Mem_Read>
		// Convert to string and send
		snprintf(message_buffer, sizeof(message_buffer), "SCD_CFG: %02X\r\n\n", Read_buffer[4]);  // or %02X for hex
 800171c:	4b0a      	ldr	r3, [pc, #40]	@ (8001748 <bms_ic_eeprom_check+0x144>)
 800171e:	791b      	ldrb	r3, [r3, #4]
 8001720:	4a15      	ldr	r2, [pc, #84]	@ (8001778 <bms_ic_eeprom_check+0x174>)
 8001722:	2120      	movs	r1, #32
 8001724:	480b      	ldr	r0, [pc, #44]	@ (8001754 <bms_ic_eeprom_check+0x150>)
 8001726:	f005 f941 	bl	80069ac <sniprintf>
		//Transmit data thru UART serial monitor
		HAL_UART_Transmit(&huart1, (uint8_t*)message_buffer, strlen(message_buffer), HAL_MAX_DELAY);
 800172a:	480a      	ldr	r0, [pc, #40]	@ (8001754 <bms_ic_eeprom_check+0x150>)
 800172c:	f7fe fd7c 	bl	8000228 <strlen>
 8001730:	4603      	mov	r3, r0
 8001732:	b29a      	uxth	r2, r3
 8001734:	f04f 33ff 	mov.w	r3, #4294967295
 8001738:	4906      	ldr	r1, [pc, #24]	@ (8001754 <bms_ic_eeprom_check+0x150>)
 800173a:	4807      	ldr	r0, [pc, #28]	@ (8001758 <bms_ic_eeprom_check+0x154>)
 800173c:	f004 fa46 	bl	8005bcc <HAL_UART_Transmit>

}
 8001740:	bf00      	nop
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	20000208 	.word	0x20000208
 800174c:	200002cc 	.word	0x200002cc
 8001750:	08008cc4 	.word	0x08008cc4
 8001754:	20000210 	.word	0x20000210
 8001758:	20000320 	.word	0x20000320
 800175c:	20000209 	.word	0x20000209
 8001760:	08008cd4 	.word	0x08008cd4
 8001764:	2000020a 	.word	0x2000020a
 8001768:	08008ce4 	.word	0x08008ce4
 800176c:	2000020b 	.word	0x2000020b
 8001770:	08008cf8 	.word	0x08008cf8
 8001774:	2000020c 	.word	0x2000020c
 8001778:	08008d08 	.word	0x08008d08

0800177c <can_send>:
//CAN send function

#include "main.h"
#include "CAN.h"

void can_send(can_message *m){
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
	m->can_data[0] = 12;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	220c      	movs	r2, #12
 8001788:	761a      	strb	r2, [r3, #24]
	m->can_data[1] = 34;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2222      	movs	r2, #34	@ 0x22
 800178e:	765a      	strb	r2, [r3, #25]
	m->can_data[2] = 56;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2238      	movs	r2, #56	@ 0x38
 8001794:	769a      	strb	r2, [r3, #26]
	m->can_data[3] = 78;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	224e      	movs	r2, #78	@ 0x4e
 800179a:	76da      	strb	r2, [r3, #27]

	HAL_CAN_AddTxMessage(&hcan1, &m->tx_header, &m->can_data[0], &m->tx_mailbox);
 800179c:	6879      	ldr	r1, [r7, #4]
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	f103 0218 	add.w	r2, r3, #24
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	3320      	adds	r3, #32
 80017a8:	4803      	ldr	r0, [pc, #12]	@ (80017b8 <can_send+0x3c>)
 80017aa:	f001 fb9e 	bl	8002eea <HAL_CAN_AddTxMessage>
}
 80017ae:	bf00      	nop
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	200002a4 	.word	0x200002a4

080017bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b0a0      	sub	sp, #128	@ 0x80
 80017c0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017c2:	f000 fcf3 	bl	80021ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017c6:	f000 f891 	bl	80018ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017ca:	f000 f9e3 	bl	8001b94 <MX_GPIO_Init>
  MX_DMA_Init();
 80017ce:	f000 f9c3 	bl	8001b58 <MX_DMA_Init>
  MX_ADC1_Init();
 80017d2:	f000 f8f5 	bl	80019c0 <MX_ADC1_Init>
  MX_CAN1_Init();
 80017d6:	f000 f931 	bl	8001a3c <MX_CAN1_Init>
  MX_I2C1_Init();
 80017da:	f000 f965 	bl	8001aa8 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80017de:	f000 f991 	bl	8001b04 <MX_USART1_UART_Init>
  HAL_ADCEx_Calibration_Start(&hadc1);
 80017e2:	483c      	ldr	r0, [pc, #240]	@ (80018d4 <main+0x118>)
 80017e4:	f001 f994 	bl	8002b10 <HAL_ADCEx_Calibration_Start>
  /* USER CODE BEGIN 2 */
  HAL_CAN_Start(&hcan1);
 80017e8:	483b      	ldr	r0, [pc, #236]	@ (80018d8 <main+0x11c>)
 80017ea:	f001 fb3a 	bl	8002e62 <HAL_CAN_Start>
  can_message current_can_message = {
 80017ee:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80017f2:	2224      	movs	r2, #36	@ 0x24
 80017f4:	2100      	movs	r1, #0
 80017f6:	4618      	mov	r0, r3
 80017f8:	f005 f951 	bl	8006a9e <memset>
 80017fc:	2308      	movs	r3, #8
 80017fe:	663b      	str	r3, [r7, #96]	@ 0x60
		  .tx_header.IDE = CAN_ID_STD,
		  .tx_header.RTR = CAN_RTR_DATA,
		  .tx_header.DLC = 8,
  };

  batt_info current_batt_info ={
 8001800:	f107 0318 	add.w	r3, r7, #24
 8001804:	2238      	movs	r2, #56	@ 0x38
 8001806:	2100      	movs	r1, #0
 8001808:	4618      	mov	r0, r3
 800180a:	f005 f948 	bl	8006a9e <memset>
		  .temp_avg = 0,
  };

  char buffer[20];

	HAL_StatusTypeDef status = HAL_OK;
 800180e:	2300      	movs	r3, #0
 8001810:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

	bms_ic_host_control_EN();
 8001814:	f7ff fdec 	bl	80013f0 <bms_ic_host_control_EN>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  can_send(&current_can_message);
 8001818:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff ffad 	bl	800177c <can_send>
	  bms_ic_eeprom_check();
 8001822:	f7ff feef 	bl	8001604 <bms_ic_eeprom_check>
	  bms_ic_read_voltage(&current_batt_info);
 8001826:	f107 0318 	add.w	r3, r7, #24
 800182a:	4618      	mov	r0, r3
 800182c:	f7ff fe04 	bl	8001438 <bms_ic_read_voltage>
	  snprintf(buffer, sizeof(buffer), "Cell 0: %.4f V\r\n", current_batt_info.voltage_buffer[4]);
 8001830:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001832:	4618      	mov	r0, r3
 8001834:	f7fe fe64 	bl	8000500 <__aeabi_f2d>
 8001838:	4602      	mov	r2, r0
 800183a:	460b      	mov	r3, r1
 800183c:	1d38      	adds	r0, r7, #4
 800183e:	e9cd 2300 	strd	r2, r3, [sp]
 8001842:	4a26      	ldr	r2, [pc, #152]	@ (80018dc <main+0x120>)
 8001844:	2114      	movs	r1, #20
 8001846:	f005 f8b1 	bl	80069ac <sniprintf>
	  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 800184a:	1d3b      	adds	r3, r7, #4
 800184c:	4618      	mov	r0, r3
 800184e:	f7fe fceb 	bl	8000228 <strlen>
 8001852:	4603      	mov	r3, r0
 8001854:	b29a      	uxth	r2, r3
 8001856:	1d39      	adds	r1, r7, #4
 8001858:	f04f 33ff 	mov.w	r3, #4294967295
 800185c:	4820      	ldr	r0, [pc, #128]	@ (80018e0 <main+0x124>)
 800185e:	f004 f9b5 	bl	8005bcc <HAL_UART_Transmit>
	  snprintf(buffer, sizeof(buffer), "Cell 1: %.4f V\r\n", current_batt_info.voltage_buffer[5]);
 8001862:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001864:	4618      	mov	r0, r3
 8001866:	f7fe fe4b 	bl	8000500 <__aeabi_f2d>
 800186a:	4602      	mov	r2, r0
 800186c:	460b      	mov	r3, r1
 800186e:	1d38      	adds	r0, r7, #4
 8001870:	e9cd 2300 	strd	r2, r3, [sp]
 8001874:	4a1b      	ldr	r2, [pc, #108]	@ (80018e4 <main+0x128>)
 8001876:	2114      	movs	r1, #20
 8001878:	f005 f898 	bl	80069ac <sniprintf>
	  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 800187c:	1d3b      	adds	r3, r7, #4
 800187e:	4618      	mov	r0, r3
 8001880:	f7fe fcd2 	bl	8000228 <strlen>
 8001884:	4603      	mov	r3, r0
 8001886:	b29a      	uxth	r2, r3
 8001888:	1d39      	adds	r1, r7, #4
 800188a:	f04f 33ff 	mov.w	r3, #4294967295
 800188e:	4814      	ldr	r0, [pc, #80]	@ (80018e0 <main+0x124>)
 8001890:	f004 f99c 	bl	8005bcc <HAL_UART_Transmit>
	  snprintf(buffer, sizeof(buffer), "Pack: %.4f V\r\n\n", current_batt_info.cell_volt_sum);
 8001894:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001896:	4618      	mov	r0, r3
 8001898:	f7fe fe32 	bl	8000500 <__aeabi_f2d>
 800189c:	4602      	mov	r2, r0
 800189e:	460b      	mov	r3, r1
 80018a0:	1d38      	adds	r0, r7, #4
 80018a2:	e9cd 2300 	strd	r2, r3, [sp]
 80018a6:	4a10      	ldr	r2, [pc, #64]	@ (80018e8 <main+0x12c>)
 80018a8:	2114      	movs	r1, #20
 80018aa:	f005 f87f 	bl	80069ac <sniprintf>
	  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 80018ae:	1d3b      	adds	r3, r7, #4
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7fe fcb9 	bl	8000228 <strlen>
 80018b6:	4603      	mov	r3, r0
 80018b8:	b29a      	uxth	r2, r3
 80018ba:	1d39      	adds	r1, r7, #4
 80018bc:	f04f 33ff 	mov.w	r3, #4294967295
 80018c0:	4807      	ldr	r0, [pc, #28]	@ (80018e0 <main+0x124>)
 80018c2:	f004 f983 	bl	8005bcc <HAL_UART_Transmit>
	  HAL_Delay(5000);
 80018c6:	f241 3088 	movw	r0, #5000	@ 0x1388
 80018ca:	f000 fcd1 	bl	8002270 <HAL_Delay>
  {
 80018ce:	bf00      	nop
 80018d0:	e7a2      	b.n	8001818 <main+0x5c>
 80018d2:	bf00      	nop
 80018d4:	20000230 	.word	0x20000230
 80018d8:	200002a4 	.word	0x200002a4
 80018dc:	08008d1c 	.word	0x08008d1c
 80018e0:	20000320 	.word	0x20000320
 80018e4:	08008d30 	.word	0x08008d30
 80018e8:	08008d44 	.word	0x08008d44

080018ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b09c      	sub	sp, #112	@ 0x70
 80018f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018f2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80018f6:	2238      	movs	r2, #56	@ 0x38
 80018f8:	2100      	movs	r1, #0
 80018fa:	4618      	mov	r0, r3
 80018fc:	f005 f8cf 	bl	8006a9e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001900:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001904:	2200      	movs	r2, #0
 8001906:	601a      	str	r2, [r3, #0]
 8001908:	605a      	str	r2, [r3, #4]
 800190a:	609a      	str	r2, [r3, #8]
 800190c:	60da      	str	r2, [r3, #12]
 800190e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001910:	1d3b      	adds	r3, r7, #4
 8001912:	2220      	movs	r2, #32
 8001914:	2100      	movs	r1, #0
 8001916:	4618      	mov	r0, r3
 8001918:	f005 f8c1 	bl	8006a9e <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800191c:	2301      	movs	r3, #1
 800191e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001920:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001924:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV5;
 8001926:	2304      	movs	r3, #4
 8001928:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800192a:	2301      	movs	r3, #1
 800192c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_PLL2;
 800192e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001932:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001934:	2302      	movs	r3, #2
 8001936:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001938:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800193c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800193e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001942:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL2_ON;
 8001944:	2302      	movs	r3, #2
 8001946:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL2.PLL2MUL = RCC_PLL2_MUL8;
 8001948:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800194c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL2.HSEPrediv2Value = RCC_HSE_PREDIV2_DIV5;
 800194e:	2340      	movs	r3, #64	@ 0x40
 8001950:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001952:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001956:	4618      	mov	r0, r3
 8001958:	f003 f958 	bl	8004c0c <HAL_RCC_OscConfig>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001962:	f000 f987 	bl	8001c74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001966:	230f      	movs	r3, #15
 8001968:	627b      	str	r3, [r7, #36]	@ 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800196a:	2302      	movs	r3, #2
 800196c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800196e:	2300      	movs	r3, #0
 8001970:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001972:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001976:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001978:	2300      	movs	r3, #0
 800197a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800197c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001980:	2102      	movs	r1, #2
 8001982:	4618      	mov	r0, r3
 8001984:	f003 fc58 	bl	8005238 <HAL_RCC_ClockConfig>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800198e:	f000 f971 	bl	8001c74 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001992:	2302      	movs	r3, #2
 8001994:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001996:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800199a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800199c:	1d3b      	adds	r3, r7, #4
 800199e:	4618      	mov	r0, r3
 80019a0:	f003 fe40 	bl	8005624 <HAL_RCCEx_PeriphCLKConfig>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80019aa:	f000 f963 	bl	8001c74 <Error_Handler>
  }

  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 80019ae:	4b03      	ldr	r3, [pc, #12]	@ (80019bc <SystemClock_Config+0xd0>)
 80019b0:	2201      	movs	r2, #1
 80019b2:	601a      	str	r2, [r3, #0]
}
 80019b4:	bf00      	nop
 80019b6:	3770      	adds	r7, #112	@ 0x70
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	42420070 	.word	0x42420070

080019c0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b084      	sub	sp, #16
 80019c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80019c6:	1d3b      	adds	r3, r7, #4
 80019c8:	2200      	movs	r2, #0
 80019ca:	601a      	str	r2, [r3, #0]
 80019cc:	605a      	str	r2, [r3, #4]
 80019ce:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80019d0:	4b18      	ldr	r3, [pc, #96]	@ (8001a34 <MX_ADC1_Init+0x74>)
 80019d2:	4a19      	ldr	r2, [pc, #100]	@ (8001a38 <MX_ADC1_Init+0x78>)
 80019d4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80019d6:	4b17      	ldr	r3, [pc, #92]	@ (8001a34 <MX_ADC1_Init+0x74>)
 80019d8:	2200      	movs	r2, #0
 80019da:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80019dc:	4b15      	ldr	r3, [pc, #84]	@ (8001a34 <MX_ADC1_Init+0x74>)
 80019de:	2200      	movs	r2, #0
 80019e0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80019e2:	4b14      	ldr	r3, [pc, #80]	@ (8001a34 <MX_ADC1_Init+0x74>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019e8:	4b12      	ldr	r3, [pc, #72]	@ (8001a34 <MX_ADC1_Init+0x74>)
 80019ea:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80019ee:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019f0:	4b10      	ldr	r3, [pc, #64]	@ (8001a34 <MX_ADC1_Init+0x74>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80019f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001a34 <MX_ADC1_Init+0x74>)
 80019f8:	2201      	movs	r2, #1
 80019fa:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80019fc:	480d      	ldr	r0, [pc, #52]	@ (8001a34 <MX_ADC1_Init+0x74>)
 80019fe:	f000 fc5b 	bl	80022b8 <HAL_ADC_Init>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001a08:	f000 f934 	bl	8001c74 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001a10:	2301      	movs	r3, #1
 8001a12:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001a14:	2300      	movs	r3, #0
 8001a16:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a18:	1d3b      	adds	r3, r7, #4
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	4805      	ldr	r0, [pc, #20]	@ (8001a34 <MX_ADC1_Init+0x74>)
 8001a1e:	f000 fee3 	bl	80027e8 <HAL_ADC_ConfigChannel>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001a28:	f000 f924 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a2c:	bf00      	nop
 8001a2e:	3710      	adds	r7, #16
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	20000230 	.word	0x20000230
 8001a38:	40012400 	.word	0x40012400

08001a3c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001a40:	4b17      	ldr	r3, [pc, #92]	@ (8001aa0 <MX_CAN1_Init+0x64>)
 8001a42:	4a18      	ldr	r2, [pc, #96]	@ (8001aa4 <MX_CAN1_Init+0x68>)
 8001a44:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 18;
 8001a46:	4b16      	ldr	r3, [pc, #88]	@ (8001aa0 <MX_CAN1_Init+0x64>)
 8001a48:	2212      	movs	r2, #18
 8001a4a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001a4c:	4b14      	ldr	r3, [pc, #80]	@ (8001aa0 <MX_CAN1_Init+0x64>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001a52:	4b13      	ldr	r3, [pc, #76]	@ (8001aa0 <MX_CAN1_Init+0x64>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8001a58:	4b11      	ldr	r3, [pc, #68]	@ (8001aa0 <MX_CAN1_Init+0x64>)
 8001a5a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001a5e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001a60:	4b0f      	ldr	r3, [pc, #60]	@ (8001aa0 <MX_CAN1_Init+0x64>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001a66:	4b0e      	ldr	r3, [pc, #56]	@ (8001aa0 <MX_CAN1_Init+0x64>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001a6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa0 <MX_CAN1_Init+0x64>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001a72:	4b0b      	ldr	r3, [pc, #44]	@ (8001aa0 <MX_CAN1_Init+0x64>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001a78:	4b09      	ldr	r3, [pc, #36]	@ (8001aa0 <MX_CAN1_Init+0x64>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001a7e:	4b08      	ldr	r3, [pc, #32]	@ (8001aa0 <MX_CAN1_Init+0x64>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001a84:	4b06      	ldr	r3, [pc, #24]	@ (8001aa0 <MX_CAN1_Init+0x64>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001a8a:	4805      	ldr	r0, [pc, #20]	@ (8001aa0 <MX_CAN1_Init+0x64>)
 8001a8c:	f001 f8ee 	bl	8002c6c <HAL_CAN_Init>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d001      	beq.n	8001a9a <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8001a96:	f000 f8ed 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001a9a:	bf00      	nop
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	200002a4 	.word	0x200002a4
 8001aa4:	40006400 	.word	0x40006400

08001aa8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001aac:	4b12      	ldr	r3, [pc, #72]	@ (8001af8 <MX_I2C1_Init+0x50>)
 8001aae:	4a13      	ldr	r2, [pc, #76]	@ (8001afc <MX_I2C1_Init+0x54>)
 8001ab0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001ab2:	4b11      	ldr	r3, [pc, #68]	@ (8001af8 <MX_I2C1_Init+0x50>)
 8001ab4:	4a12      	ldr	r2, [pc, #72]	@ (8001b00 <MX_I2C1_Init+0x58>)
 8001ab6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001ab8:	4b0f      	ldr	r3, [pc, #60]	@ (8001af8 <MX_I2C1_Init+0x50>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001abe:	4b0e      	ldr	r3, [pc, #56]	@ (8001af8 <MX_I2C1_Init+0x50>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ac4:	4b0c      	ldr	r3, [pc, #48]	@ (8001af8 <MX_I2C1_Init+0x50>)
 8001ac6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001aca:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001acc:	4b0a      	ldr	r3, [pc, #40]	@ (8001af8 <MX_I2C1_Init+0x50>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001ad2:	4b09      	ldr	r3, [pc, #36]	@ (8001af8 <MX_I2C1_Init+0x50>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ad8:	4b07      	ldr	r3, [pc, #28]	@ (8001af8 <MX_I2C1_Init+0x50>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ade:	4b06      	ldr	r3, [pc, #24]	@ (8001af8 <MX_I2C1_Init+0x50>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001ae4:	4804      	ldr	r0, [pc, #16]	@ (8001af8 <MX_I2C1_Init+0x50>)
 8001ae6:	f002 f82b 	bl	8003b40 <HAL_I2C_Init>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d001      	beq.n	8001af4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001af0:	f000 f8c0 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001af4:	bf00      	nop
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	200002cc 	.word	0x200002cc
 8001afc:	40005400 	.word	0x40005400
 8001b00:	000186a0 	.word	0x000186a0

08001b04 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b08:	4b11      	ldr	r3, [pc, #68]	@ (8001b50 <MX_USART1_UART_Init+0x4c>)
 8001b0a:	4a12      	ldr	r2, [pc, #72]	@ (8001b54 <MX_USART1_UART_Init+0x50>)
 8001b0c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b0e:	4b10      	ldr	r3, [pc, #64]	@ (8001b50 <MX_USART1_UART_Init+0x4c>)
 8001b10:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b14:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b16:	4b0e      	ldr	r3, [pc, #56]	@ (8001b50 <MX_USART1_UART_Init+0x4c>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b50 <MX_USART1_UART_Init+0x4c>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b22:	4b0b      	ldr	r3, [pc, #44]	@ (8001b50 <MX_USART1_UART_Init+0x4c>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b28:	4b09      	ldr	r3, [pc, #36]	@ (8001b50 <MX_USART1_UART_Init+0x4c>)
 8001b2a:	220c      	movs	r2, #12
 8001b2c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b2e:	4b08      	ldr	r3, [pc, #32]	@ (8001b50 <MX_USART1_UART_Init+0x4c>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b34:	4b06      	ldr	r3, [pc, #24]	@ (8001b50 <MX_USART1_UART_Init+0x4c>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b3a:	4805      	ldr	r0, [pc, #20]	@ (8001b50 <MX_USART1_UART_Init+0x4c>)
 8001b3c:	f003 fff6 	bl	8005b2c <HAL_UART_Init>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001b46:	f000 f895 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b4a:	bf00      	nop
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	20000320 	.word	0x20000320
 8001b54:	40013800 	.word	0x40013800

08001b58 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001b90 <MX_DMA_Init+0x38>)
 8001b60:	695b      	ldr	r3, [r3, #20]
 8001b62:	4a0b      	ldr	r2, [pc, #44]	@ (8001b90 <MX_DMA_Init+0x38>)
 8001b64:	f043 0301 	orr.w	r3, r3, #1
 8001b68:	6153      	str	r3, [r2, #20]
 8001b6a:	4b09      	ldr	r3, [pc, #36]	@ (8001b90 <MX_DMA_Init+0x38>)
 8001b6c:	695b      	ldr	r3, [r3, #20]
 8001b6e:	f003 0301 	and.w	r3, r3, #1
 8001b72:	607b      	str	r3, [r7, #4]
 8001b74:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001b76:	2200      	movs	r2, #0
 8001b78:	2100      	movs	r1, #0
 8001b7a:	200b      	movs	r0, #11
 8001b7c:	f001 fb5b 	bl	8003236 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001b80:	200b      	movs	r0, #11
 8001b82:	f001 fb74 	bl	800326e <HAL_NVIC_EnableIRQ>

}
 8001b86:	bf00      	nop
 8001b88:	3708      	adds	r7, #8
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	40021000 	.word	0x40021000

08001b94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b088      	sub	sp, #32
 8001b98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b9a:	f107 0310 	add.w	r3, r7, #16
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	601a      	str	r2, [r3, #0]
 8001ba2:	605a      	str	r2, [r3, #4]
 8001ba4:	609a      	str	r2, [r3, #8]
 8001ba6:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ba8:	4b2f      	ldr	r3, [pc, #188]	@ (8001c68 <MX_GPIO_Init+0xd4>)
 8001baa:	699b      	ldr	r3, [r3, #24]
 8001bac:	4a2e      	ldr	r2, [pc, #184]	@ (8001c68 <MX_GPIO_Init+0xd4>)
 8001bae:	f043 0320 	orr.w	r3, r3, #32
 8001bb2:	6193      	str	r3, [r2, #24]
 8001bb4:	4b2c      	ldr	r3, [pc, #176]	@ (8001c68 <MX_GPIO_Init+0xd4>)
 8001bb6:	699b      	ldr	r3, [r3, #24]
 8001bb8:	f003 0320 	and.w	r3, r3, #32
 8001bbc:	60fb      	str	r3, [r7, #12]
 8001bbe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bc0:	4b29      	ldr	r3, [pc, #164]	@ (8001c68 <MX_GPIO_Init+0xd4>)
 8001bc2:	699b      	ldr	r3, [r3, #24]
 8001bc4:	4a28      	ldr	r2, [pc, #160]	@ (8001c68 <MX_GPIO_Init+0xd4>)
 8001bc6:	f043 0310 	orr.w	r3, r3, #16
 8001bca:	6193      	str	r3, [r2, #24]
 8001bcc:	4b26      	ldr	r3, [pc, #152]	@ (8001c68 <MX_GPIO_Init+0xd4>)
 8001bce:	699b      	ldr	r3, [r3, #24]
 8001bd0:	f003 0310 	and.w	r3, r3, #16
 8001bd4:	60bb      	str	r3, [r7, #8]
 8001bd6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bd8:	4b23      	ldr	r3, [pc, #140]	@ (8001c68 <MX_GPIO_Init+0xd4>)
 8001bda:	699b      	ldr	r3, [r3, #24]
 8001bdc:	4a22      	ldr	r2, [pc, #136]	@ (8001c68 <MX_GPIO_Init+0xd4>)
 8001bde:	f043 0304 	orr.w	r3, r3, #4
 8001be2:	6193      	str	r3, [r2, #24]
 8001be4:	4b20      	ldr	r3, [pc, #128]	@ (8001c68 <MX_GPIO_Init+0xd4>)
 8001be6:	699b      	ldr	r3, [r3, #24]
 8001be8:	f003 0304 	and.w	r3, r3, #4
 8001bec:	607b      	str	r3, [r7, #4]
 8001bee:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bf0:	4b1d      	ldr	r3, [pc, #116]	@ (8001c68 <MX_GPIO_Init+0xd4>)
 8001bf2:	699b      	ldr	r3, [r3, #24]
 8001bf4:	4a1c      	ldr	r2, [pc, #112]	@ (8001c68 <MX_GPIO_Init+0xd4>)
 8001bf6:	f043 0308 	orr.w	r3, r3, #8
 8001bfa:	6193      	str	r3, [r2, #24]
 8001bfc:	4b1a      	ldr	r3, [pc, #104]	@ (8001c68 <MX_GPIO_Init+0xd4>)
 8001bfe:	699b      	ldr	r3, [r3, #24]
 8001c00:	f003 0308 	and.w	r3, r3, #8
 8001c04:	603b      	str	r3, [r7, #0]
 8001c06:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Batt_EEPROM_Pin_GPIO_Port, Batt_EEPROM_Pin_Pin, GPIO_PIN_RESET);
 8001c08:	2200      	movs	r2, #0
 8001c0a:	2108      	movs	r1, #8
 8001c0c:	4817      	ldr	r0, [pc, #92]	@ (8001c6c <MX_GPIO_Init+0xd8>)
 8001c0e:	f001 ff7f 	bl	8003b10 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CHG_XRST_Pin CHG_XALERT_Pin */
  GPIO_InitStruct.Pin = CHG_XRST_Pin|CHG_XALERT_Pin;
 8001c12:	2306      	movs	r3, #6
 8001c14:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c16:	2300      	movs	r3, #0
 8001c18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c1e:	f107 0310 	add.w	r3, r7, #16
 8001c22:	4619      	mov	r1, r3
 8001c24:	4811      	ldr	r0, [pc, #68]	@ (8001c6c <MX_GPIO_Init+0xd8>)
 8001c26:	f001 fdef 	bl	8003808 <HAL_GPIO_Init>

  /*Configure GPIO pin : Batt_EEPROM_Pin_Pin */
  GPIO_InitStruct.Pin = Batt_EEPROM_Pin_Pin;
 8001c2a:	2308      	movs	r3, #8
 8001c2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c32:	2300      	movs	r3, #0
 8001c34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c36:	2302      	movs	r3, #2
 8001c38:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Batt_EEPROM_Pin_GPIO_Port, &GPIO_InitStruct);
 8001c3a:	f107 0310 	add.w	r3, r7, #16
 8001c3e:	4619      	mov	r1, r3
 8001c40:	480a      	ldr	r0, [pc, #40]	@ (8001c6c <MX_GPIO_Init+0xd8>)
 8001c42:	f001 fde1 	bl	8003808 <HAL_GPIO_Init>

  /*Configure GPIO pins : CGH_INT_Pin CHG_STAT1_Pin CHG_STAT2_Pin */
  GPIO_InitStruct.Pin = CGH_INT_Pin|CHG_STAT1_Pin|CHG_STAT2_Pin;
 8001c46:	231c      	movs	r3, #28
 8001c48:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c52:	f107 0310 	add.w	r3, r7, #16
 8001c56:	4619      	mov	r1, r3
 8001c58:	4805      	ldr	r0, [pc, #20]	@ (8001c70 <MX_GPIO_Init+0xdc>)
 8001c5a:	f001 fdd5 	bl	8003808 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001c5e:	bf00      	nop
 8001c60:	3720      	adds	r7, #32
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	40021000 	.word	0x40021000
 8001c6c:	40011000 	.word	0x40011000
 8001c70:	40010800 	.word	0x40010800

08001c74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c78:	b672      	cpsid	i
}
 8001c7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c7c:	bf00      	nop
 8001c7e:	e7fd      	b.n	8001c7c <Error_Handler+0x8>

08001c80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b085      	sub	sp, #20
 8001c84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c86:	4b15      	ldr	r3, [pc, #84]	@ (8001cdc <HAL_MspInit+0x5c>)
 8001c88:	699b      	ldr	r3, [r3, #24]
 8001c8a:	4a14      	ldr	r2, [pc, #80]	@ (8001cdc <HAL_MspInit+0x5c>)
 8001c8c:	f043 0301 	orr.w	r3, r3, #1
 8001c90:	6193      	str	r3, [r2, #24]
 8001c92:	4b12      	ldr	r3, [pc, #72]	@ (8001cdc <HAL_MspInit+0x5c>)
 8001c94:	699b      	ldr	r3, [r3, #24]
 8001c96:	f003 0301 	and.w	r3, r3, #1
 8001c9a:	60bb      	str	r3, [r7, #8]
 8001c9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c9e:	4b0f      	ldr	r3, [pc, #60]	@ (8001cdc <HAL_MspInit+0x5c>)
 8001ca0:	69db      	ldr	r3, [r3, #28]
 8001ca2:	4a0e      	ldr	r2, [pc, #56]	@ (8001cdc <HAL_MspInit+0x5c>)
 8001ca4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ca8:	61d3      	str	r3, [r2, #28]
 8001caa:	4b0c      	ldr	r3, [pc, #48]	@ (8001cdc <HAL_MspInit+0x5c>)
 8001cac:	69db      	ldr	r3, [r3, #28]
 8001cae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cb2:	607b      	str	r3, [r7, #4]
 8001cb4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001cb6:	4b0a      	ldr	r3, [pc, #40]	@ (8001ce0 <HAL_MspInit+0x60>)
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	60fb      	str	r3, [r7, #12]
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001cc2:	60fb      	str	r3, [r7, #12]
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001cca:	60fb      	str	r3, [r7, #12]
 8001ccc:	4a04      	ldr	r2, [pc, #16]	@ (8001ce0 <HAL_MspInit+0x60>)
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	3714      	adds	r7, #20
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bc80      	pop	{r7}
 8001cda:	4770      	bx	lr
 8001cdc:	40021000 	.word	0x40021000
 8001ce0:	40010000 	.word	0x40010000

08001ce4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b088      	sub	sp, #32
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cec:	f107 0310 	add.w	r3, r7, #16
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	601a      	str	r2, [r3, #0]
 8001cf4:	605a      	str	r2, [r3, #4]
 8001cf6:	609a      	str	r2, [r3, #8]
 8001cf8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4a29      	ldr	r2, [pc, #164]	@ (8001da4 <HAL_ADC_MspInit+0xc0>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d14a      	bne.n	8001d9a <HAL_ADC_MspInit+0xb6>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001d04:	4b28      	ldr	r3, [pc, #160]	@ (8001da8 <HAL_ADC_MspInit+0xc4>)
 8001d06:	699b      	ldr	r3, [r3, #24]
 8001d08:	4a27      	ldr	r2, [pc, #156]	@ (8001da8 <HAL_ADC_MspInit+0xc4>)
 8001d0a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d0e:	6193      	str	r3, [r2, #24]
 8001d10:	4b25      	ldr	r3, [pc, #148]	@ (8001da8 <HAL_ADC_MspInit+0xc4>)
 8001d12:	699b      	ldr	r3, [r3, #24]
 8001d14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d18:	60fb      	str	r3, [r7, #12]
 8001d1a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d1c:	4b22      	ldr	r3, [pc, #136]	@ (8001da8 <HAL_ADC_MspInit+0xc4>)
 8001d1e:	699b      	ldr	r3, [r3, #24]
 8001d20:	4a21      	ldr	r2, [pc, #132]	@ (8001da8 <HAL_ADC_MspInit+0xc4>)
 8001d22:	f043 0304 	orr.w	r3, r3, #4
 8001d26:	6193      	str	r3, [r2, #24]
 8001d28:	4b1f      	ldr	r3, [pc, #124]	@ (8001da8 <HAL_ADC_MspInit+0xc4>)
 8001d2a:	699b      	ldr	r3, [r3, #24]
 8001d2c:	f003 0304 	and.w	r3, r3, #4
 8001d30:	60bb      	str	r3, [r7, #8]
 8001d32:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = Batt_Voltage_Pin|Batt_Current_Pin|Batt_Temp_Pin;
 8001d34:	2343      	movs	r3, #67	@ 0x43
 8001d36:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d3c:	f107 0310 	add.w	r3, r7, #16
 8001d40:	4619      	mov	r1, r3
 8001d42:	481a      	ldr	r0, [pc, #104]	@ (8001dac <HAL_ADC_MspInit+0xc8>)
 8001d44:	f001 fd60 	bl	8003808 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001d48:	4b19      	ldr	r3, [pc, #100]	@ (8001db0 <HAL_ADC_MspInit+0xcc>)
 8001d4a:	4a1a      	ldr	r2, [pc, #104]	@ (8001db4 <HAL_ADC_MspInit+0xd0>)
 8001d4c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d4e:	4b18      	ldr	r3, [pc, #96]	@ (8001db0 <HAL_ADC_MspInit+0xcc>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d54:	4b16      	ldr	r3, [pc, #88]	@ (8001db0 <HAL_ADC_MspInit+0xcc>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001d5a:	4b15      	ldr	r3, [pc, #84]	@ (8001db0 <HAL_ADC_MspInit+0xcc>)
 8001d5c:	2280      	movs	r2, #128	@ 0x80
 8001d5e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001d60:	4b13      	ldr	r3, [pc, #76]	@ (8001db0 <HAL_ADC_MspInit+0xcc>)
 8001d62:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001d66:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001d68:	4b11      	ldr	r3, [pc, #68]	@ (8001db0 <HAL_ADC_MspInit+0xcc>)
 8001d6a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d6e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001d70:	4b0f      	ldr	r3, [pc, #60]	@ (8001db0 <HAL_ADC_MspInit+0xcc>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001d76:	4b0e      	ldr	r3, [pc, #56]	@ (8001db0 <HAL_ADC_MspInit+0xcc>)
 8001d78:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001d7c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001d7e:	480c      	ldr	r0, [pc, #48]	@ (8001db0 <HAL_ADC_MspInit+0xcc>)
 8001d80:	f001 fa90 	bl	80032a4 <HAL_DMA_Init>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d001      	beq.n	8001d8e <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 8001d8a:	f7ff ff73 	bl	8001c74 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4a07      	ldr	r2, [pc, #28]	@ (8001db0 <HAL_ADC_MspInit+0xcc>)
 8001d92:	621a      	str	r2, [r3, #32]
 8001d94:	4a06      	ldr	r2, [pc, #24]	@ (8001db0 <HAL_ADC_MspInit+0xcc>)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001d9a:	bf00      	nop
 8001d9c:	3720      	adds	r7, #32
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	40012400 	.word	0x40012400
 8001da8:	40021000 	.word	0x40021000
 8001dac:	40010800 	.word	0x40010800
 8001db0:	20000260 	.word	0x20000260
 8001db4:	40020008 	.word	0x40020008

08001db8 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b088      	sub	sp, #32
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dc0:	f107 0310 	add.w	r3, r7, #16
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	601a      	str	r2, [r3, #0]
 8001dc8:	605a      	str	r2, [r3, #4]
 8001dca:	609a      	str	r2, [r3, #8]
 8001dcc:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a1c      	ldr	r2, [pc, #112]	@ (8001e44 <HAL_CAN_MspInit+0x8c>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d131      	bne.n	8001e3c <HAL_CAN_MspInit+0x84>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001dd8:	4b1b      	ldr	r3, [pc, #108]	@ (8001e48 <HAL_CAN_MspInit+0x90>)
 8001dda:	69db      	ldr	r3, [r3, #28]
 8001ddc:	4a1a      	ldr	r2, [pc, #104]	@ (8001e48 <HAL_CAN_MspInit+0x90>)
 8001dde:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001de2:	61d3      	str	r3, [r2, #28]
 8001de4:	4b18      	ldr	r3, [pc, #96]	@ (8001e48 <HAL_CAN_MspInit+0x90>)
 8001de6:	69db      	ldr	r3, [r3, #28]
 8001de8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dec:	60fb      	str	r3, [r7, #12]
 8001dee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001df0:	4b15      	ldr	r3, [pc, #84]	@ (8001e48 <HAL_CAN_MspInit+0x90>)
 8001df2:	699b      	ldr	r3, [r3, #24]
 8001df4:	4a14      	ldr	r2, [pc, #80]	@ (8001e48 <HAL_CAN_MspInit+0x90>)
 8001df6:	f043 0304 	orr.w	r3, r3, #4
 8001dfa:	6193      	str	r3, [r2, #24]
 8001dfc:	4b12      	ldr	r3, [pc, #72]	@ (8001e48 <HAL_CAN_MspInit+0x90>)
 8001dfe:	699b      	ldr	r3, [r3, #24]
 8001e00:	f003 0304 	and.w	r3, r3, #4
 8001e04:	60bb      	str	r3, [r7, #8]
 8001e06:	68bb      	ldr	r3, [r7, #8]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001e08:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001e0c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e12:	2300      	movs	r3, #0
 8001e14:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e16:	f107 0310 	add.w	r3, r7, #16
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	480b      	ldr	r0, [pc, #44]	@ (8001e4c <HAL_CAN_MspInit+0x94>)
 8001e1e:	f001 fcf3 	bl	8003808 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001e22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e26:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e28:	2302      	movs	r3, #2
 8001e2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e2c:	2303      	movs	r3, #3
 8001e2e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e30:	f107 0310 	add.w	r3, r7, #16
 8001e34:	4619      	mov	r1, r3
 8001e36:	4805      	ldr	r0, [pc, #20]	@ (8001e4c <HAL_CAN_MspInit+0x94>)
 8001e38:	f001 fce6 	bl	8003808 <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001e3c:	bf00      	nop
 8001e3e:	3720      	adds	r7, #32
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	40006400 	.word	0x40006400
 8001e48:	40021000 	.word	0x40021000
 8001e4c:	40010800 	.word	0x40010800

08001e50 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b088      	sub	sp, #32
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e58:	f107 0310 	add.w	r3, r7, #16
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]
 8001e60:	605a      	str	r2, [r3, #4]
 8001e62:	609a      	str	r2, [r3, #8]
 8001e64:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a15      	ldr	r2, [pc, #84]	@ (8001ec0 <HAL_I2C_MspInit+0x70>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d123      	bne.n	8001eb8 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e70:	4b14      	ldr	r3, [pc, #80]	@ (8001ec4 <HAL_I2C_MspInit+0x74>)
 8001e72:	699b      	ldr	r3, [r3, #24]
 8001e74:	4a13      	ldr	r2, [pc, #76]	@ (8001ec4 <HAL_I2C_MspInit+0x74>)
 8001e76:	f043 0308 	orr.w	r3, r3, #8
 8001e7a:	6193      	str	r3, [r2, #24]
 8001e7c:	4b11      	ldr	r3, [pc, #68]	@ (8001ec4 <HAL_I2C_MspInit+0x74>)
 8001e7e:	699b      	ldr	r3, [r3, #24]
 8001e80:	f003 0308 	and.w	r3, r3, #8
 8001e84:	60fb      	str	r3, [r7, #12]
 8001e86:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e88:	23c0      	movs	r3, #192	@ 0xc0
 8001e8a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e8c:	2312      	movs	r3, #18
 8001e8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e90:	2303      	movs	r3, #3
 8001e92:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e94:	f107 0310 	add.w	r3, r7, #16
 8001e98:	4619      	mov	r1, r3
 8001e9a:	480b      	ldr	r0, [pc, #44]	@ (8001ec8 <HAL_I2C_MspInit+0x78>)
 8001e9c:	f001 fcb4 	bl	8003808 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ea0:	4b08      	ldr	r3, [pc, #32]	@ (8001ec4 <HAL_I2C_MspInit+0x74>)
 8001ea2:	69db      	ldr	r3, [r3, #28]
 8001ea4:	4a07      	ldr	r2, [pc, #28]	@ (8001ec4 <HAL_I2C_MspInit+0x74>)
 8001ea6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001eaa:	61d3      	str	r3, [r2, #28]
 8001eac:	4b05      	ldr	r3, [pc, #20]	@ (8001ec4 <HAL_I2C_MspInit+0x74>)
 8001eae:	69db      	ldr	r3, [r3, #28]
 8001eb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001eb4:	60bb      	str	r3, [r7, #8]
 8001eb6:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001eb8:	bf00      	nop
 8001eba:	3720      	adds	r7, #32
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	40005400 	.word	0x40005400
 8001ec4:	40021000 	.word	0x40021000
 8001ec8:	40010c00 	.word	0x40010c00

08001ecc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b088      	sub	sp, #32
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed4:	f107 0310 	add.w	r3, r7, #16
 8001ed8:	2200      	movs	r2, #0
 8001eda:	601a      	str	r2, [r3, #0]
 8001edc:	605a      	str	r2, [r3, #4]
 8001ede:	609a      	str	r2, [r3, #8]
 8001ee0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a1c      	ldr	r2, [pc, #112]	@ (8001f58 <HAL_UART_MspInit+0x8c>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d131      	bne.n	8001f50 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001eec:	4b1b      	ldr	r3, [pc, #108]	@ (8001f5c <HAL_UART_MspInit+0x90>)
 8001eee:	699b      	ldr	r3, [r3, #24]
 8001ef0:	4a1a      	ldr	r2, [pc, #104]	@ (8001f5c <HAL_UART_MspInit+0x90>)
 8001ef2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ef6:	6193      	str	r3, [r2, #24]
 8001ef8:	4b18      	ldr	r3, [pc, #96]	@ (8001f5c <HAL_UART_MspInit+0x90>)
 8001efa:	699b      	ldr	r3, [r3, #24]
 8001efc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f00:	60fb      	str	r3, [r7, #12]
 8001f02:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f04:	4b15      	ldr	r3, [pc, #84]	@ (8001f5c <HAL_UART_MspInit+0x90>)
 8001f06:	699b      	ldr	r3, [r3, #24]
 8001f08:	4a14      	ldr	r2, [pc, #80]	@ (8001f5c <HAL_UART_MspInit+0x90>)
 8001f0a:	f043 0304 	orr.w	r3, r3, #4
 8001f0e:	6193      	str	r3, [r2, #24]
 8001f10:	4b12      	ldr	r3, [pc, #72]	@ (8001f5c <HAL_UART_MspInit+0x90>)
 8001f12:	699b      	ldr	r3, [r3, #24]
 8001f14:	f003 0304 	and.w	r3, r3, #4
 8001f18:	60bb      	str	r3, [r7, #8]
 8001f1a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f1c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f20:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f22:	2302      	movs	r3, #2
 8001f24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f26:	2303      	movs	r3, #3
 8001f28:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f2a:	f107 0310 	add.w	r3, r7, #16
 8001f2e:	4619      	mov	r1, r3
 8001f30:	480b      	ldr	r0, [pc, #44]	@ (8001f60 <HAL_UART_MspInit+0x94>)
 8001f32:	f001 fc69 	bl	8003808 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f3a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f40:	2300      	movs	r3, #0
 8001f42:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f44:	f107 0310 	add.w	r3, r7, #16
 8001f48:	4619      	mov	r1, r3
 8001f4a:	4805      	ldr	r0, [pc, #20]	@ (8001f60 <HAL_UART_MspInit+0x94>)
 8001f4c:	f001 fc5c 	bl	8003808 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001f50:	bf00      	nop
 8001f52:	3720      	adds	r7, #32
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	40013800 	.word	0x40013800
 8001f5c:	40021000 	.word	0x40021000
 8001f60:	40010800 	.word	0x40010800

08001f64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f68:	bf00      	nop
 8001f6a:	e7fd      	b.n	8001f68 <NMI_Handler+0x4>

08001f6c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f70:	bf00      	nop
 8001f72:	e7fd      	b.n	8001f70 <HardFault_Handler+0x4>

08001f74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f78:	bf00      	nop
 8001f7a:	e7fd      	b.n	8001f78 <MemManage_Handler+0x4>

08001f7c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f80:	bf00      	nop
 8001f82:	e7fd      	b.n	8001f80 <BusFault_Handler+0x4>

08001f84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f88:	bf00      	nop
 8001f8a:	e7fd      	b.n	8001f88 <UsageFault_Handler+0x4>

08001f8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f90:	bf00      	nop
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bc80      	pop	{r7}
 8001f96:	4770      	bx	lr

08001f98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f9c:	bf00      	nop
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bc80      	pop	{r7}
 8001fa2:	4770      	bx	lr

08001fa4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fa8:	bf00      	nop
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bc80      	pop	{r7}
 8001fae:	4770      	bx	lr

08001fb0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fb4:	f000 f940 	bl	8002238 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fb8:	bf00      	nop
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001fc0:	4802      	ldr	r0, [pc, #8]	@ (8001fcc <DMA1_Channel1_IRQHandler+0x10>)
 8001fc2:	f001 f9e5 	bl	8003390 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001fc6:	bf00      	nop
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	20000260 	.word	0x20000260

08001fd0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  return 1;
 8001fd4:	2301      	movs	r3, #1
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bc80      	pop	{r7}
 8001fdc:	4770      	bx	lr

08001fde <_kill>:

int _kill(int pid, int sig)
{
 8001fde:	b580      	push	{r7, lr}
 8001fe0:	b082      	sub	sp, #8
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	6078      	str	r0, [r7, #4]
 8001fe6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001fe8:	f004 fdac 	bl	8006b44 <__errno>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2216      	movs	r2, #22
 8001ff0:	601a      	str	r2, [r3, #0]
  return -1;
 8001ff2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3708      	adds	r7, #8
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}

08001ffe <_exit>:

void _exit (int status)
{
 8001ffe:	b580      	push	{r7, lr}
 8002000:	b082      	sub	sp, #8
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002006:	f04f 31ff 	mov.w	r1, #4294967295
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f7ff ffe7 	bl	8001fde <_kill>
  while (1) {}    /* Make sure we hang here */
 8002010:	bf00      	nop
 8002012:	e7fd      	b.n	8002010 <_exit+0x12>

08002014 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b086      	sub	sp, #24
 8002018:	af00      	add	r7, sp, #0
 800201a:	60f8      	str	r0, [r7, #12]
 800201c:	60b9      	str	r1, [r7, #8]
 800201e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002020:	2300      	movs	r3, #0
 8002022:	617b      	str	r3, [r7, #20]
 8002024:	e00a      	b.n	800203c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002026:	f3af 8000 	nop.w
 800202a:	4601      	mov	r1, r0
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	1c5a      	adds	r2, r3, #1
 8002030:	60ba      	str	r2, [r7, #8]
 8002032:	b2ca      	uxtb	r2, r1
 8002034:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	3301      	adds	r3, #1
 800203a:	617b      	str	r3, [r7, #20]
 800203c:	697a      	ldr	r2, [r7, #20]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	429a      	cmp	r2, r3
 8002042:	dbf0      	blt.n	8002026 <_read+0x12>
  }

  return len;
 8002044:	687b      	ldr	r3, [r7, #4]
}
 8002046:	4618      	mov	r0, r3
 8002048:	3718      	adds	r7, #24
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}

0800204e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800204e:	b580      	push	{r7, lr}
 8002050:	b086      	sub	sp, #24
 8002052:	af00      	add	r7, sp, #0
 8002054:	60f8      	str	r0, [r7, #12]
 8002056:	60b9      	str	r1, [r7, #8]
 8002058:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800205a:	2300      	movs	r3, #0
 800205c:	617b      	str	r3, [r7, #20]
 800205e:	e009      	b.n	8002074 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	1c5a      	adds	r2, r3, #1
 8002064:	60ba      	str	r2, [r7, #8]
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	4618      	mov	r0, r3
 800206a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	3301      	adds	r3, #1
 8002072:	617b      	str	r3, [r7, #20]
 8002074:	697a      	ldr	r2, [r7, #20]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	429a      	cmp	r2, r3
 800207a:	dbf1      	blt.n	8002060 <_write+0x12>
  }
  return len;
 800207c:	687b      	ldr	r3, [r7, #4]
}
 800207e:	4618      	mov	r0, r3
 8002080:	3718      	adds	r7, #24
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}

08002086 <_close>:

int _close(int file)
{
 8002086:	b480      	push	{r7}
 8002088:	b083      	sub	sp, #12
 800208a:	af00      	add	r7, sp, #0
 800208c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800208e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002092:	4618      	mov	r0, r3
 8002094:	370c      	adds	r7, #12
 8002096:	46bd      	mov	sp, r7
 8002098:	bc80      	pop	{r7}
 800209a:	4770      	bx	lr

0800209c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
 80020a4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020ac:	605a      	str	r2, [r3, #4]
  return 0;
 80020ae:	2300      	movs	r3, #0
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bc80      	pop	{r7}
 80020b8:	4770      	bx	lr

080020ba <_isatty>:

int _isatty(int file)
{
 80020ba:	b480      	push	{r7}
 80020bc:	b083      	sub	sp, #12
 80020be:	af00      	add	r7, sp, #0
 80020c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020c2:	2301      	movs	r3, #1
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bc80      	pop	{r7}
 80020cc:	4770      	bx	lr

080020ce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020ce:	b480      	push	{r7}
 80020d0:	b085      	sub	sp, #20
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	60f8      	str	r0, [r7, #12]
 80020d6:	60b9      	str	r1, [r7, #8]
 80020d8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020da:	2300      	movs	r3, #0
}
 80020dc:	4618      	mov	r0, r3
 80020de:	3714      	adds	r7, #20
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bc80      	pop	{r7}
 80020e4:	4770      	bx	lr
	...

080020e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b086      	sub	sp, #24
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020f0:	4a14      	ldr	r2, [pc, #80]	@ (8002144 <_sbrk+0x5c>)
 80020f2:	4b15      	ldr	r3, [pc, #84]	@ (8002148 <_sbrk+0x60>)
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020fc:	4b13      	ldr	r3, [pc, #76]	@ (800214c <_sbrk+0x64>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d102      	bne.n	800210a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002104:	4b11      	ldr	r3, [pc, #68]	@ (800214c <_sbrk+0x64>)
 8002106:	4a12      	ldr	r2, [pc, #72]	@ (8002150 <_sbrk+0x68>)
 8002108:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800210a:	4b10      	ldr	r3, [pc, #64]	@ (800214c <_sbrk+0x64>)
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4413      	add	r3, r2
 8002112:	693a      	ldr	r2, [r7, #16]
 8002114:	429a      	cmp	r2, r3
 8002116:	d207      	bcs.n	8002128 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002118:	f004 fd14 	bl	8006b44 <__errno>
 800211c:	4603      	mov	r3, r0
 800211e:	220c      	movs	r2, #12
 8002120:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002122:	f04f 33ff 	mov.w	r3, #4294967295
 8002126:	e009      	b.n	800213c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002128:	4b08      	ldr	r3, [pc, #32]	@ (800214c <_sbrk+0x64>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800212e:	4b07      	ldr	r3, [pc, #28]	@ (800214c <_sbrk+0x64>)
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4413      	add	r3, r2
 8002136:	4a05      	ldr	r2, [pc, #20]	@ (800214c <_sbrk+0x64>)
 8002138:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800213a:	68fb      	ldr	r3, [r7, #12]
}
 800213c:	4618      	mov	r0, r3
 800213e:	3718      	adds	r7, #24
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	20010000 	.word	0x20010000
 8002148:	00000400 	.word	0x00000400
 800214c:	20000368 	.word	0x20000368
 8002150:	200004c0 	.word	0x200004c0

08002154 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002154:	b480      	push	{r7}
 8002156:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002158:	bf00      	nop
 800215a:	46bd      	mov	sp, r7
 800215c:	bc80      	pop	{r7}
 800215e:	4770      	bx	lr

08002160 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002160:	f7ff fff8 	bl	8002154 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002164:	480b      	ldr	r0, [pc, #44]	@ (8002194 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002166:	490c      	ldr	r1, [pc, #48]	@ (8002198 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002168:	4a0c      	ldr	r2, [pc, #48]	@ (800219c <LoopFillZerobss+0x16>)
  movs r3, #0
 800216a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800216c:	e002      	b.n	8002174 <LoopCopyDataInit>

0800216e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800216e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002170:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002172:	3304      	adds	r3, #4

08002174 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002174:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002176:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002178:	d3f9      	bcc.n	800216e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800217a:	4a09      	ldr	r2, [pc, #36]	@ (80021a0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800217c:	4c09      	ldr	r4, [pc, #36]	@ (80021a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800217e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002180:	e001      	b.n	8002186 <LoopFillZerobss>

08002182 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002182:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002184:	3204      	adds	r2, #4

08002186 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002186:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002188:	d3fb      	bcc.n	8002182 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800218a:	f004 fce1 	bl	8006b50 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800218e:	f7ff fb15 	bl	80017bc <main>
  bx lr
 8002192:	4770      	bx	lr
  ldr r0, =_sdata
 8002194:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002198:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 800219c:	08009134 	.word	0x08009134
  ldr r2, =_sbss
 80021a0:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 80021a4:	200004bc 	.word	0x200004bc

080021a8 <ADC1_2_IRQHandler>:
 * @retval None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80021a8:	e7fe      	b.n	80021a8 <ADC1_2_IRQHandler>
	...

080021ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021b0:	4b08      	ldr	r3, [pc, #32]	@ (80021d4 <HAL_Init+0x28>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a07      	ldr	r2, [pc, #28]	@ (80021d4 <HAL_Init+0x28>)
 80021b6:	f043 0310 	orr.w	r3, r3, #16
 80021ba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021bc:	2003      	movs	r0, #3
 80021be:	f001 f82f 	bl	8003220 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021c2:	200f      	movs	r0, #15
 80021c4:	f000 f808 	bl	80021d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021c8:	f7ff fd5a 	bl	8001c80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021cc:	2300      	movs	r3, #0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	40022000 	.word	0x40022000

080021d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021e0:	4b12      	ldr	r3, [pc, #72]	@ (800222c <HAL_InitTick+0x54>)
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	4b12      	ldr	r3, [pc, #72]	@ (8002230 <HAL_InitTick+0x58>)
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	4619      	mov	r1, r3
 80021ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80021f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80021f6:	4618      	mov	r0, r3
 80021f8:	f001 f847 	bl	800328a <HAL_SYSTICK_Config>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d001      	beq.n	8002206 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	e00e      	b.n	8002224 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2b0f      	cmp	r3, #15
 800220a:	d80a      	bhi.n	8002222 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800220c:	2200      	movs	r2, #0
 800220e:	6879      	ldr	r1, [r7, #4]
 8002210:	f04f 30ff 	mov.w	r0, #4294967295
 8002214:	f001 f80f 	bl	8003236 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002218:	4a06      	ldr	r2, [pc, #24]	@ (8002234 <HAL_InitTick+0x5c>)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800221e:	2300      	movs	r3, #0
 8002220:	e000      	b.n	8002224 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
}
 8002224:	4618      	mov	r0, r3
 8002226:	3708      	adds	r7, #8
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	20000010 	.word	0x20000010
 8002230:	20000018 	.word	0x20000018
 8002234:	20000014 	.word	0x20000014

08002238 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800223c:	4b05      	ldr	r3, [pc, #20]	@ (8002254 <HAL_IncTick+0x1c>)
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	461a      	mov	r2, r3
 8002242:	4b05      	ldr	r3, [pc, #20]	@ (8002258 <HAL_IncTick+0x20>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4413      	add	r3, r2
 8002248:	4a03      	ldr	r2, [pc, #12]	@ (8002258 <HAL_IncTick+0x20>)
 800224a:	6013      	str	r3, [r2, #0]
}
 800224c:	bf00      	nop
 800224e:	46bd      	mov	sp, r7
 8002250:	bc80      	pop	{r7}
 8002252:	4770      	bx	lr
 8002254:	20000018 	.word	0x20000018
 8002258:	2000036c 	.word	0x2000036c

0800225c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800225c:	b480      	push	{r7}
 800225e:	af00      	add	r7, sp, #0
  return uwTick;
 8002260:	4b02      	ldr	r3, [pc, #8]	@ (800226c <HAL_GetTick+0x10>)
 8002262:	681b      	ldr	r3, [r3, #0]
}
 8002264:	4618      	mov	r0, r3
 8002266:	46bd      	mov	sp, r7
 8002268:	bc80      	pop	{r7}
 800226a:	4770      	bx	lr
 800226c:	2000036c 	.word	0x2000036c

08002270 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b084      	sub	sp, #16
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002278:	f7ff fff0 	bl	800225c <HAL_GetTick>
 800227c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002288:	d005      	beq.n	8002296 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800228a:	4b0a      	ldr	r3, [pc, #40]	@ (80022b4 <HAL_Delay+0x44>)
 800228c:	781b      	ldrb	r3, [r3, #0]
 800228e:	461a      	mov	r2, r3
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	4413      	add	r3, r2
 8002294:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002296:	bf00      	nop
 8002298:	f7ff ffe0 	bl	800225c <HAL_GetTick>
 800229c:	4602      	mov	r2, r0
 800229e:	68bb      	ldr	r3, [r7, #8]
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	68fa      	ldr	r2, [r7, #12]
 80022a4:	429a      	cmp	r2, r3
 80022a6:	d8f7      	bhi.n	8002298 <HAL_Delay+0x28>
  {
  }
}
 80022a8:	bf00      	nop
 80022aa:	bf00      	nop
 80022ac:	3710      	adds	r7, #16
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	20000018 	.word	0x20000018

080022b8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b086      	sub	sp, #24
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022c0:	2300      	movs	r3, #0
 80022c2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80022c4:	2300      	movs	r3, #0
 80022c6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80022c8:	2300      	movs	r3, #0
 80022ca:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80022cc:	2300      	movs	r3, #0
 80022ce:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d101      	bne.n	80022da <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e0be      	b.n	8002458 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d109      	bne.n	80022fc <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2200      	movs	r2, #0
 80022ec:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2200      	movs	r2, #0
 80022f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f7ff fcf4 	bl	8001ce4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80022fc:	6878      	ldr	r0, [r7, #4]
 80022fe:	f000 fbc5 	bl	8002a8c <ADC_ConversionStop_Disable>
 8002302:	4603      	mov	r3, r0
 8002304:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800230a:	f003 0310 	and.w	r3, r3, #16
 800230e:	2b00      	cmp	r3, #0
 8002310:	f040 8099 	bne.w	8002446 <HAL_ADC_Init+0x18e>
 8002314:	7dfb      	ldrb	r3, [r7, #23]
 8002316:	2b00      	cmp	r3, #0
 8002318:	f040 8095 	bne.w	8002446 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002320:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002324:	f023 0302 	bic.w	r3, r3, #2
 8002328:	f043 0202 	orr.w	r2, r3, #2
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002338:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	7b1b      	ldrb	r3, [r3, #12]
 800233e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002340:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002342:	68ba      	ldr	r2, [r7, #8]
 8002344:	4313      	orrs	r3, r2
 8002346:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	689b      	ldr	r3, [r3, #8]
 800234c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002350:	d003      	beq.n	800235a <HAL_ADC_Init+0xa2>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	689b      	ldr	r3, [r3, #8]
 8002356:	2b01      	cmp	r3, #1
 8002358:	d102      	bne.n	8002360 <HAL_ADC_Init+0xa8>
 800235a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800235e:	e000      	b.n	8002362 <HAL_ADC_Init+0xaa>
 8002360:	2300      	movs	r3, #0
 8002362:	693a      	ldr	r2, [r7, #16]
 8002364:	4313      	orrs	r3, r2
 8002366:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	7d1b      	ldrb	r3, [r3, #20]
 800236c:	2b01      	cmp	r3, #1
 800236e:	d119      	bne.n	80023a4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	7b1b      	ldrb	r3, [r3, #12]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d109      	bne.n	800238c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	699b      	ldr	r3, [r3, #24]
 800237c:	3b01      	subs	r3, #1
 800237e:	035a      	lsls	r2, r3, #13
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	4313      	orrs	r3, r2
 8002384:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002388:	613b      	str	r3, [r7, #16]
 800238a:	e00b      	b.n	80023a4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002390:	f043 0220 	orr.w	r2, r3, #32
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800239c:	f043 0201 	orr.w	r2, r3, #1
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	693a      	ldr	r2, [r7, #16]
 80023b4:	430a      	orrs	r2, r1
 80023b6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	689a      	ldr	r2, [r3, #8]
 80023be:	4b28      	ldr	r3, [pc, #160]	@ (8002460 <HAL_ADC_Init+0x1a8>)
 80023c0:	4013      	ands	r3, r2
 80023c2:	687a      	ldr	r2, [r7, #4]
 80023c4:	6812      	ldr	r2, [r2, #0]
 80023c6:	68b9      	ldr	r1, [r7, #8]
 80023c8:	430b      	orrs	r3, r1
 80023ca:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80023d4:	d003      	beq.n	80023de <HAL_ADC_Init+0x126>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	689b      	ldr	r3, [r3, #8]
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d104      	bne.n	80023e8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	691b      	ldr	r3, [r3, #16]
 80023e2:	3b01      	subs	r3, #1
 80023e4:	051b      	lsls	r3, r3, #20
 80023e6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023ee:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	68fa      	ldr	r2, [r7, #12]
 80023f8:	430a      	orrs	r2, r1
 80023fa:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	689a      	ldr	r2, [r3, #8]
 8002402:	4b18      	ldr	r3, [pc, #96]	@ (8002464 <HAL_ADC_Init+0x1ac>)
 8002404:	4013      	ands	r3, r2
 8002406:	68ba      	ldr	r2, [r7, #8]
 8002408:	429a      	cmp	r2, r3
 800240a:	d10b      	bne.n	8002424 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2200      	movs	r2, #0
 8002410:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002416:	f023 0303 	bic.w	r3, r3, #3
 800241a:	f043 0201 	orr.w	r2, r3, #1
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002422:	e018      	b.n	8002456 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002428:	f023 0312 	bic.w	r3, r3, #18
 800242c:	f043 0210 	orr.w	r2, r3, #16
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002438:	f043 0201 	orr.w	r2, r3, #1
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002444:	e007      	b.n	8002456 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800244a:	f043 0210 	orr.w	r2, r3, #16
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002456:	7dfb      	ldrb	r3, [r7, #23]
}
 8002458:	4618      	mov	r0, r3
 800245a:	3718      	adds	r7, #24
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}
 8002460:	ffe1f7fd 	.word	0xffe1f7fd
 8002464:	ff1f0efe 	.word	0xff1f0efe

08002468 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b084      	sub	sp, #16
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002470:	2300      	movs	r3, #0
 8002472:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800247a:	2b01      	cmp	r3, #1
 800247c:	d101      	bne.n	8002482 <HAL_ADC_Start+0x1a>
 800247e:	2302      	movs	r3, #2
 8002480:	e098      	b.n	80025b4 <HAL_ADC_Start+0x14c>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2201      	movs	r2, #1
 8002486:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	f000 faa4 	bl	80029d8 <ADC_Enable>
 8002490:	4603      	mov	r3, r0
 8002492:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002494:	7bfb      	ldrb	r3, [r7, #15]
 8002496:	2b00      	cmp	r3, #0
 8002498:	f040 8087 	bne.w	80025aa <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80024a4:	f023 0301 	bic.w	r3, r3, #1
 80024a8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a41      	ldr	r2, [pc, #260]	@ (80025bc <HAL_ADC_Start+0x154>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d105      	bne.n	80024c6 <HAL_ADC_Start+0x5e>
 80024ba:	4b41      	ldr	r3, [pc, #260]	@ (80025c0 <HAL_ADC_Start+0x158>)
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d115      	bne.n	80024f2 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024ca:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d026      	beq.n	800252e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024e4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80024e8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80024f0:	e01d      	b.n	800252e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024f6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a2f      	ldr	r2, [pc, #188]	@ (80025c0 <HAL_ADC_Start+0x158>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d004      	beq.n	8002512 <HAL_ADC_Start+0xaa>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a2b      	ldr	r2, [pc, #172]	@ (80025bc <HAL_ADC_Start+0x154>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d10d      	bne.n	800252e <HAL_ADC_Start+0xc6>
 8002512:	4b2b      	ldr	r3, [pc, #172]	@ (80025c0 <HAL_ADC_Start+0x158>)
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800251a:	2b00      	cmp	r3, #0
 800251c:	d007      	beq.n	800252e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002522:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002526:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002532:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002536:	2b00      	cmp	r3, #0
 8002538:	d006      	beq.n	8002548 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800253e:	f023 0206 	bic.w	r2, r3, #6
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002546:	e002      	b.n	800254e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2200      	movs	r2, #0
 800254c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2200      	movs	r2, #0
 8002552:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f06f 0202 	mvn.w	r2, #2
 800255e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800256a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800256e:	d113      	bne.n	8002598 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002574:	4a11      	ldr	r2, [pc, #68]	@ (80025bc <HAL_ADC_Start+0x154>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d105      	bne.n	8002586 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800257a:	4b11      	ldr	r3, [pc, #68]	@ (80025c0 <HAL_ADC_Start+0x158>)
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002582:	2b00      	cmp	r3, #0
 8002584:	d108      	bne.n	8002598 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	689a      	ldr	r2, [r3, #8]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002594:	609a      	str	r2, [r3, #8]
 8002596:	e00c      	b.n	80025b2 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	689a      	ldr	r2, [r3, #8]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80025a6:	609a      	str	r2, [r3, #8]
 80025a8:	e003      	b.n	80025b2 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2200      	movs	r2, #0
 80025ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80025b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	3710      	adds	r7, #16
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	40012800 	.word	0x40012800
 80025c0:	40012400 	.word	0x40012400

080025c4 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80025c4:	b590      	push	{r4, r7, lr}
 80025c6:	b087      	sub	sp, #28
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80025ce:	2300      	movs	r3, #0
 80025d0:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80025d2:	2300      	movs	r3, #0
 80025d4:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80025d6:	2300      	movs	r3, #0
 80025d8:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80025da:	f7ff fe3f 	bl	800225c <HAL_GetTick>
 80025de:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d00b      	beq.n	8002606 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025f2:	f043 0220 	orr.w	r2, r3, #32
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2200      	movs	r2, #0
 80025fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e0d3      	b.n	80027ae <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002610:	2b00      	cmp	r3, #0
 8002612:	d131      	bne.n	8002678 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800261a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800261e:	2b00      	cmp	r3, #0
 8002620:	d12a      	bne.n	8002678 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002622:	e021      	b.n	8002668 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	f1b3 3fff 	cmp.w	r3, #4294967295
 800262a:	d01d      	beq.n	8002668 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d007      	beq.n	8002642 <HAL_ADC_PollForConversion+0x7e>
 8002632:	f7ff fe13 	bl	800225c <HAL_GetTick>
 8002636:	4602      	mov	r2, r0
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	1ad3      	subs	r3, r2, r3
 800263c:	683a      	ldr	r2, [r7, #0]
 800263e:	429a      	cmp	r2, r3
 8002640:	d212      	bcs.n	8002668 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 0302 	and.w	r3, r3, #2
 800264c:	2b00      	cmp	r3, #0
 800264e:	d10b      	bne.n	8002668 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002654:	f043 0204 	orr.w	r2, r3, #4
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2200      	movs	r2, #0
 8002660:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8002664:	2303      	movs	r3, #3
 8002666:	e0a2      	b.n	80027ae <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0302 	and.w	r3, r3, #2
 8002672:	2b00      	cmp	r3, #0
 8002674:	d0d6      	beq.n	8002624 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002676:	e070      	b.n	800275a <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002678:	4b4f      	ldr	r3, [pc, #316]	@ (80027b8 <HAL_ADC_PollForConversion+0x1f4>)
 800267a:	681c      	ldr	r4, [r3, #0]
 800267c:	2002      	movs	r0, #2
 800267e:	f003 f903 	bl	8005888 <HAL_RCCEx_GetPeriphCLKFreq>
 8002682:	4603      	mov	r3, r0
 8002684:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	6919      	ldr	r1, [r3, #16]
 800268e:	4b4b      	ldr	r3, [pc, #300]	@ (80027bc <HAL_ADC_PollForConversion+0x1f8>)
 8002690:	400b      	ands	r3, r1
 8002692:	2b00      	cmp	r3, #0
 8002694:	d118      	bne.n	80026c8 <HAL_ADC_PollForConversion+0x104>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	68d9      	ldr	r1, [r3, #12]
 800269c:	4b48      	ldr	r3, [pc, #288]	@ (80027c0 <HAL_ADC_PollForConversion+0x1fc>)
 800269e:	400b      	ands	r3, r1
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d111      	bne.n	80026c8 <HAL_ADC_PollForConversion+0x104>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	6919      	ldr	r1, [r3, #16]
 80026aa:	4b46      	ldr	r3, [pc, #280]	@ (80027c4 <HAL_ADC_PollForConversion+0x200>)
 80026ac:	400b      	ands	r3, r1
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d108      	bne.n	80026c4 <HAL_ADC_PollForConversion+0x100>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	68d9      	ldr	r1, [r3, #12]
 80026b8:	4b43      	ldr	r3, [pc, #268]	@ (80027c8 <HAL_ADC_PollForConversion+0x204>)
 80026ba:	400b      	ands	r3, r1
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d101      	bne.n	80026c4 <HAL_ADC_PollForConversion+0x100>
 80026c0:	2314      	movs	r3, #20
 80026c2:	e020      	b.n	8002706 <HAL_ADC_PollForConversion+0x142>
 80026c4:	2329      	movs	r3, #41	@ 0x29
 80026c6:	e01e      	b.n	8002706 <HAL_ADC_PollForConversion+0x142>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	6919      	ldr	r1, [r3, #16]
 80026ce:	4b3d      	ldr	r3, [pc, #244]	@ (80027c4 <HAL_ADC_PollForConversion+0x200>)
 80026d0:	400b      	ands	r3, r1
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d106      	bne.n	80026e4 <HAL_ADC_PollForConversion+0x120>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	68d9      	ldr	r1, [r3, #12]
 80026dc:	4b3a      	ldr	r3, [pc, #232]	@ (80027c8 <HAL_ADC_PollForConversion+0x204>)
 80026de:	400b      	ands	r3, r1
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d00d      	beq.n	8002700 <HAL_ADC_PollForConversion+0x13c>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	6919      	ldr	r1, [r3, #16]
 80026ea:	4b38      	ldr	r3, [pc, #224]	@ (80027cc <HAL_ADC_PollForConversion+0x208>)
 80026ec:	400b      	ands	r3, r1
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d108      	bne.n	8002704 <HAL_ADC_PollForConversion+0x140>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	68d9      	ldr	r1, [r3, #12]
 80026f8:	4b34      	ldr	r3, [pc, #208]	@ (80027cc <HAL_ADC_PollForConversion+0x208>)
 80026fa:	400b      	ands	r3, r1
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d101      	bne.n	8002704 <HAL_ADC_PollForConversion+0x140>
 8002700:	2354      	movs	r3, #84	@ 0x54
 8002702:	e000      	b.n	8002706 <HAL_ADC_PollForConversion+0x142>
 8002704:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002706:	fb02 f303 	mul.w	r3, r2, r3
 800270a:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800270c:	e021      	b.n	8002752 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002714:	d01a      	beq.n	800274c <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d007      	beq.n	800272c <HAL_ADC_PollForConversion+0x168>
 800271c:	f7ff fd9e 	bl	800225c <HAL_GetTick>
 8002720:	4602      	mov	r2, r0
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	1ad3      	subs	r3, r2, r3
 8002726:	683a      	ldr	r2, [r7, #0]
 8002728:	429a      	cmp	r2, r3
 800272a:	d20f      	bcs.n	800274c <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	693a      	ldr	r2, [r7, #16]
 8002730:	429a      	cmp	r2, r3
 8002732:	d90b      	bls.n	800274c <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002738:	f043 0204 	orr.w	r2, r3, #4
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2200      	movs	r2, #0
 8002744:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8002748:	2303      	movs	r3, #3
 800274a:	e030      	b.n	80027ae <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	3301      	adds	r3, #1
 8002750:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	693a      	ldr	r2, [r7, #16]
 8002756:	429a      	cmp	r2, r3
 8002758:	d8d9      	bhi.n	800270e <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f06f 0212 	mvn.w	r2, #18
 8002762:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002768:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	689b      	ldr	r3, [r3, #8]
 8002776:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800277a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800277e:	d115      	bne.n	80027ac <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002784:	2b00      	cmp	r3, #0
 8002786:	d111      	bne.n	80027ac <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800278c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002798:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800279c:	2b00      	cmp	r3, #0
 800279e:	d105      	bne.n	80027ac <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027a4:	f043 0201 	orr.w	r2, r3, #1
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80027ac:	2300      	movs	r3, #0
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	371c      	adds	r7, #28
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd90      	pop	{r4, r7, pc}
 80027b6:	bf00      	nop
 80027b8:	20000010 	.word	0x20000010
 80027bc:	24924924 	.word	0x24924924
 80027c0:	00924924 	.word	0x00924924
 80027c4:	12492492 	.word	0x12492492
 80027c8:	00492492 	.word	0x00492492
 80027cc:	00249249 	.word	0x00249249

080027d0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80027de:	4618      	mov	r0, r3
 80027e0:	370c      	adds	r7, #12
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bc80      	pop	{r7}
 80027e6:	4770      	bx	lr

080027e8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80027e8:	b480      	push	{r7}
 80027ea:	b085      	sub	sp, #20
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
 80027f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027f2:	2300      	movs	r3, #0
 80027f4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80027f6:	2300      	movs	r3, #0
 80027f8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002800:	2b01      	cmp	r3, #1
 8002802:	d101      	bne.n	8002808 <HAL_ADC_ConfigChannel+0x20>
 8002804:	2302      	movs	r3, #2
 8002806:	e0dc      	b.n	80029c2 <HAL_ADC_ConfigChannel+0x1da>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2201      	movs	r2, #1
 800280c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	2b06      	cmp	r3, #6
 8002816:	d81c      	bhi.n	8002852 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	685a      	ldr	r2, [r3, #4]
 8002822:	4613      	mov	r3, r2
 8002824:	009b      	lsls	r3, r3, #2
 8002826:	4413      	add	r3, r2
 8002828:	3b05      	subs	r3, #5
 800282a:	221f      	movs	r2, #31
 800282c:	fa02 f303 	lsl.w	r3, r2, r3
 8002830:	43db      	mvns	r3, r3
 8002832:	4019      	ands	r1, r3
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	6818      	ldr	r0, [r3, #0]
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	685a      	ldr	r2, [r3, #4]
 800283c:	4613      	mov	r3, r2
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	4413      	add	r3, r2
 8002842:	3b05      	subs	r3, #5
 8002844:	fa00 f203 	lsl.w	r2, r0, r3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	430a      	orrs	r2, r1
 800284e:	635a      	str	r2, [r3, #52]	@ 0x34
 8002850:	e03c      	b.n	80028cc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	2b0c      	cmp	r3, #12
 8002858:	d81c      	bhi.n	8002894 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	685a      	ldr	r2, [r3, #4]
 8002864:	4613      	mov	r3, r2
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	4413      	add	r3, r2
 800286a:	3b23      	subs	r3, #35	@ 0x23
 800286c:	221f      	movs	r2, #31
 800286e:	fa02 f303 	lsl.w	r3, r2, r3
 8002872:	43db      	mvns	r3, r3
 8002874:	4019      	ands	r1, r3
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	6818      	ldr	r0, [r3, #0]
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	685a      	ldr	r2, [r3, #4]
 800287e:	4613      	mov	r3, r2
 8002880:	009b      	lsls	r3, r3, #2
 8002882:	4413      	add	r3, r2
 8002884:	3b23      	subs	r3, #35	@ 0x23
 8002886:	fa00 f203 	lsl.w	r2, r0, r3
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	430a      	orrs	r2, r1
 8002890:	631a      	str	r2, [r3, #48]	@ 0x30
 8002892:	e01b      	b.n	80028cc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	685a      	ldr	r2, [r3, #4]
 800289e:	4613      	mov	r3, r2
 80028a0:	009b      	lsls	r3, r3, #2
 80028a2:	4413      	add	r3, r2
 80028a4:	3b41      	subs	r3, #65	@ 0x41
 80028a6:	221f      	movs	r2, #31
 80028a8:	fa02 f303 	lsl.w	r3, r2, r3
 80028ac:	43db      	mvns	r3, r3
 80028ae:	4019      	ands	r1, r3
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	6818      	ldr	r0, [r3, #0]
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	685a      	ldr	r2, [r3, #4]
 80028b8:	4613      	mov	r3, r2
 80028ba:	009b      	lsls	r3, r3, #2
 80028bc:	4413      	add	r3, r2
 80028be:	3b41      	subs	r3, #65	@ 0x41
 80028c0:	fa00 f203 	lsl.w	r2, r0, r3
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	430a      	orrs	r2, r1
 80028ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	2b09      	cmp	r3, #9
 80028d2:	d91c      	bls.n	800290e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	68d9      	ldr	r1, [r3, #12]
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	4613      	mov	r3, r2
 80028e0:	005b      	lsls	r3, r3, #1
 80028e2:	4413      	add	r3, r2
 80028e4:	3b1e      	subs	r3, #30
 80028e6:	2207      	movs	r2, #7
 80028e8:	fa02 f303 	lsl.w	r3, r2, r3
 80028ec:	43db      	mvns	r3, r3
 80028ee:	4019      	ands	r1, r3
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	6898      	ldr	r0, [r3, #8]
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	4613      	mov	r3, r2
 80028fa:	005b      	lsls	r3, r3, #1
 80028fc:	4413      	add	r3, r2
 80028fe:	3b1e      	subs	r3, #30
 8002900:	fa00 f203 	lsl.w	r2, r0, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	430a      	orrs	r2, r1
 800290a:	60da      	str	r2, [r3, #12]
 800290c:	e019      	b.n	8002942 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	6919      	ldr	r1, [r3, #16]
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	4613      	mov	r3, r2
 800291a:	005b      	lsls	r3, r3, #1
 800291c:	4413      	add	r3, r2
 800291e:	2207      	movs	r2, #7
 8002920:	fa02 f303 	lsl.w	r3, r2, r3
 8002924:	43db      	mvns	r3, r3
 8002926:	4019      	ands	r1, r3
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	6898      	ldr	r0, [r3, #8]
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	4613      	mov	r3, r2
 8002932:	005b      	lsls	r3, r3, #1
 8002934:	4413      	add	r3, r2
 8002936:	fa00 f203 	lsl.w	r2, r0, r3
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	430a      	orrs	r2, r1
 8002940:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	2b10      	cmp	r3, #16
 8002948:	d003      	beq.n	8002952 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800294e:	2b11      	cmp	r3, #17
 8002950:	d132      	bne.n	80029b8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a1d      	ldr	r2, [pc, #116]	@ (80029cc <HAL_ADC_ConfigChannel+0x1e4>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d125      	bne.n	80029a8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d126      	bne.n	80029b8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	689a      	ldr	r2, [r3, #8]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002978:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2b10      	cmp	r3, #16
 8002980:	d11a      	bne.n	80029b8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002982:	4b13      	ldr	r3, [pc, #76]	@ (80029d0 <HAL_ADC_ConfigChannel+0x1e8>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a13      	ldr	r2, [pc, #76]	@ (80029d4 <HAL_ADC_ConfigChannel+0x1ec>)
 8002988:	fba2 2303 	umull	r2, r3, r2, r3
 800298c:	0c9a      	lsrs	r2, r3, #18
 800298e:	4613      	mov	r3, r2
 8002990:	009b      	lsls	r3, r3, #2
 8002992:	4413      	add	r3, r2
 8002994:	005b      	lsls	r3, r3, #1
 8002996:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002998:	e002      	b.n	80029a0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	3b01      	subs	r3, #1
 800299e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d1f9      	bne.n	800299a <HAL_ADC_ConfigChannel+0x1b2>
 80029a6:	e007      	b.n	80029b8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ac:	f043 0220 	orr.w	r2, r3, #32
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2200      	movs	r2, #0
 80029bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80029c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	3714      	adds	r7, #20
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bc80      	pop	{r7}
 80029ca:	4770      	bx	lr
 80029cc:	40012400 	.word	0x40012400
 80029d0:	20000010 	.word	0x20000010
 80029d4:	431bde83 	.word	0x431bde83

080029d8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b084      	sub	sp, #16
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80029e0:	2300      	movs	r3, #0
 80029e2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80029e4:	2300      	movs	r3, #0
 80029e6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	f003 0301 	and.w	r3, r3, #1
 80029f2:	2b01      	cmp	r3, #1
 80029f4:	d040      	beq.n	8002a78 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	689a      	ldr	r2, [r3, #8]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f042 0201 	orr.w	r2, r2, #1
 8002a04:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002a06:	4b1f      	ldr	r3, [pc, #124]	@ (8002a84 <ADC_Enable+0xac>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a1f      	ldr	r2, [pc, #124]	@ (8002a88 <ADC_Enable+0xb0>)
 8002a0c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a10:	0c9b      	lsrs	r3, r3, #18
 8002a12:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002a14:	e002      	b.n	8002a1c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	3b01      	subs	r3, #1
 8002a1a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d1f9      	bne.n	8002a16 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002a22:	f7ff fc1b 	bl	800225c <HAL_GetTick>
 8002a26:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002a28:	e01f      	b.n	8002a6a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002a2a:	f7ff fc17 	bl	800225c <HAL_GetTick>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	1ad3      	subs	r3, r2, r3
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d918      	bls.n	8002a6a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	689b      	ldr	r3, [r3, #8]
 8002a3e:	f003 0301 	and.w	r3, r3, #1
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d011      	beq.n	8002a6a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a4a:	f043 0210 	orr.w	r2, r3, #16
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a56:	f043 0201 	orr.w	r2, r3, #1
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2200      	movs	r2, #0
 8002a62:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e007      	b.n	8002a7a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	f003 0301 	and.w	r3, r3, #1
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d1d8      	bne.n	8002a2a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002a78:	2300      	movs	r3, #0
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3710      	adds	r7, #16
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	20000010 	.word	0x20000010
 8002a88:	431bde83 	.word	0x431bde83

08002a8c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b084      	sub	sp, #16
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a94:	2300      	movs	r3, #0
 8002a96:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	f003 0301 	and.w	r3, r3, #1
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d12e      	bne.n	8002b04 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	689a      	ldr	r2, [r3, #8]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f022 0201 	bic.w	r2, r2, #1
 8002ab4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002ab6:	f7ff fbd1 	bl	800225c <HAL_GetTick>
 8002aba:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002abc:	e01b      	b.n	8002af6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002abe:	f7ff fbcd 	bl	800225c <HAL_GetTick>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	1ad3      	subs	r3, r2, r3
 8002ac8:	2b02      	cmp	r3, #2
 8002aca:	d914      	bls.n	8002af6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	f003 0301 	and.w	r3, r3, #1
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d10d      	bne.n	8002af6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ade:	f043 0210 	orr.w	r2, r3, #16
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aea:	f043 0201 	orr.w	r2, r3, #1
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e007      	b.n	8002b06 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	f003 0301 	and.w	r3, r3, #1
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	d0dc      	beq.n	8002abe <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002b04:	2300      	movs	r3, #0
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3710      	adds	r7, #16
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
	...

08002b10 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002b10:	b590      	push	{r4, r7, lr}
 8002b12:	b087      	sub	sp, #28
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d101      	bne.n	8002b2e <HAL_ADCEx_Calibration_Start+0x1e>
 8002b2a:	2302      	movs	r3, #2
 8002b2c:	e097      	b.n	8002c5e <HAL_ADCEx_Calibration_Start+0x14e>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2201      	movs	r2, #1
 8002b32:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f7ff ffa8 	bl	8002a8c <ADC_ConversionStop_Disable>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	f7ff ff49 	bl	80029d8 <ADC_Enable>
 8002b46:	4603      	mov	r3, r0
 8002b48:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8002b4a:	7dfb      	ldrb	r3, [r7, #23]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	f040 8081 	bne.w	8002c54 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b56:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002b5a:	f023 0302 	bic.w	r3, r3, #2
 8002b5e:	f043 0202 	orr.w	r2, r3, #2
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002b66:	4b40      	ldr	r3, [pc, #256]	@ (8002c68 <HAL_ADCEx_Calibration_Start+0x158>)
 8002b68:	681c      	ldr	r4, [r3, #0]
 8002b6a:	2002      	movs	r0, #2
 8002b6c:	f002 fe8c 	bl	8005888 <HAL_RCCEx_GetPeriphCLKFreq>
 8002b70:	4603      	mov	r3, r0
 8002b72:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002b76:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002b78:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002b7a:	e002      	b.n	8002b82 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	3b01      	subs	r3, #1
 8002b80:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d1f9      	bne.n	8002b7c <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	689a      	ldr	r2, [r3, #8]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f042 0208 	orr.w	r2, r2, #8
 8002b96:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002b98:	f7ff fb60 	bl	800225c <HAL_GetTick>
 8002b9c:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002b9e:	e01b      	b.n	8002bd8 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002ba0:	f7ff fb5c 	bl	800225c <HAL_GetTick>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	2b0a      	cmp	r3, #10
 8002bac:	d914      	bls.n	8002bd8 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	f003 0308 	and.w	r3, r3, #8
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d00d      	beq.n	8002bd8 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bc0:	f023 0312 	bic.w	r3, r3, #18
 8002bc4:	f043 0210 	orr.w	r2, r3, #16
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	e042      	b.n	8002c5e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	f003 0308 	and.w	r3, r3, #8
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d1dc      	bne.n	8002ba0 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	689a      	ldr	r2, [r3, #8]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f042 0204 	orr.w	r2, r2, #4
 8002bf4:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002bf6:	f7ff fb31 	bl	800225c <HAL_GetTick>
 8002bfa:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002bfc:	e01b      	b.n	8002c36 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002bfe:	f7ff fb2d 	bl	800225c <HAL_GetTick>
 8002c02:	4602      	mov	r2, r0
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	1ad3      	subs	r3, r2, r3
 8002c08:	2b0a      	cmp	r3, #10
 8002c0a:	d914      	bls.n	8002c36 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	f003 0304 	and.w	r3, r3, #4
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d00d      	beq.n	8002c36 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c1e:	f023 0312 	bic.w	r3, r3, #18
 8002c22:	f043 0210 	orr.w	r2, r3, #16
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e013      	b.n	8002c5e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	f003 0304 	and.w	r3, r3, #4
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d1dc      	bne.n	8002bfe <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c48:	f023 0303 	bic.w	r3, r3, #3
 8002c4c:	f043 0201 	orr.w	r2, r3, #1
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2200      	movs	r2, #0
 8002c58:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002c5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	371c      	adds	r7, #28
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd90      	pop	{r4, r7, pc}
 8002c66:	bf00      	nop
 8002c68:	20000010 	.word	0x20000010

08002c6c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b084      	sub	sp, #16
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d101      	bne.n	8002c7e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e0ed      	b.n	8002e5a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d102      	bne.n	8002c90 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f7ff f894 	bl	8001db8 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f042 0201 	orr.w	r2, r2, #1
 8002c9e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ca0:	f7ff fadc 	bl	800225c <HAL_GetTick>
 8002ca4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002ca6:	e012      	b.n	8002cce <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002ca8:	f7ff fad8 	bl	800225c <HAL_GetTick>
 8002cac:	4602      	mov	r2, r0
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	1ad3      	subs	r3, r2, r3
 8002cb2:	2b0a      	cmp	r3, #10
 8002cb4:	d90b      	bls.n	8002cce <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cba:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2205      	movs	r2, #5
 8002cc6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e0c5      	b.n	8002e5a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	f003 0301 	and.w	r3, r3, #1
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d0e5      	beq.n	8002ca8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f022 0202 	bic.w	r2, r2, #2
 8002cea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002cec:	f7ff fab6 	bl	800225c <HAL_GetTick>
 8002cf0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002cf2:	e012      	b.n	8002d1a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002cf4:	f7ff fab2 	bl	800225c <HAL_GetTick>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	2b0a      	cmp	r3, #10
 8002d00:	d90b      	bls.n	8002d1a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d06:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2205      	movs	r2, #5
 8002d12:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	e09f      	b.n	8002e5a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f003 0302 	and.w	r3, r3, #2
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d1e5      	bne.n	8002cf4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	7e1b      	ldrb	r3, [r3, #24]
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d108      	bne.n	8002d42 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002d3e:	601a      	str	r2, [r3, #0]
 8002d40:	e007      	b.n	8002d52 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002d50:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	7e5b      	ldrb	r3, [r3, #25]
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	d108      	bne.n	8002d6c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002d68:	601a      	str	r2, [r3, #0]
 8002d6a:	e007      	b.n	8002d7c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002d7a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	7e9b      	ldrb	r3, [r3, #26]
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d108      	bne.n	8002d96 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f042 0220 	orr.w	r2, r2, #32
 8002d92:	601a      	str	r2, [r3, #0]
 8002d94:	e007      	b.n	8002da6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f022 0220 	bic.w	r2, r2, #32
 8002da4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	7edb      	ldrb	r3, [r3, #27]
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d108      	bne.n	8002dc0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f022 0210 	bic.w	r2, r2, #16
 8002dbc:	601a      	str	r2, [r3, #0]
 8002dbe:	e007      	b.n	8002dd0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f042 0210 	orr.w	r2, r2, #16
 8002dce:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	7f1b      	ldrb	r3, [r3, #28]
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	d108      	bne.n	8002dea <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f042 0208 	orr.w	r2, r2, #8
 8002de6:	601a      	str	r2, [r3, #0]
 8002de8:	e007      	b.n	8002dfa <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f022 0208 	bic.w	r2, r2, #8
 8002df8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	7f5b      	ldrb	r3, [r3, #29]
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d108      	bne.n	8002e14 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f042 0204 	orr.w	r2, r2, #4
 8002e10:	601a      	str	r2, [r3, #0]
 8002e12:	e007      	b.n	8002e24 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f022 0204 	bic.w	r2, r2, #4
 8002e22:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	689a      	ldr	r2, [r3, #8]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	431a      	orrs	r2, r3
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	691b      	ldr	r3, [r3, #16]
 8002e32:	431a      	orrs	r2, r3
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	695b      	ldr	r3, [r3, #20]
 8002e38:	ea42 0103 	orr.w	r1, r2, r3
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	1e5a      	subs	r2, r3, #1
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	430a      	orrs	r2, r1
 8002e48:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2201      	movs	r2, #1
 8002e54:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002e58:	2300      	movs	r3, #0
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	3710      	adds	r7, #16
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}

08002e62 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002e62:	b580      	push	{r7, lr}
 8002e64:	b084      	sub	sp, #16
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	2b01      	cmp	r3, #1
 8002e74:	d12e      	bne.n	8002ed4 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2202      	movs	r2, #2
 8002e7a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f022 0201 	bic.w	r2, r2, #1
 8002e8c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002e8e:	f7ff f9e5 	bl	800225c <HAL_GetTick>
 8002e92:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002e94:	e012      	b.n	8002ebc <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002e96:	f7ff f9e1 	bl	800225c <HAL_GetTick>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	2b0a      	cmp	r3, #10
 8002ea2:	d90b      	bls.n	8002ebc <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2205      	movs	r2, #5
 8002eb4:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e012      	b.n	8002ee2 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	f003 0301 	and.w	r3, r3, #1
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d1e5      	bne.n	8002e96 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	e006      	b.n	8002ee2 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed8:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
  }
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	3710      	adds	r7, #16
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}

08002eea <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002eea:	b480      	push	{r7}
 8002eec:	b089      	sub	sp, #36	@ 0x24
 8002eee:	af00      	add	r7, sp, #0
 8002ef0:	60f8      	str	r0, [r7, #12]
 8002ef2:	60b9      	str	r1, [r7, #8]
 8002ef4:	607a      	str	r2, [r7, #4]
 8002ef6:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002efe:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002f08:	7ffb      	ldrb	r3, [r7, #31]
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d003      	beq.n	8002f16 <HAL_CAN_AddTxMessage+0x2c>
 8002f0e:	7ffb      	ldrb	r3, [r7, #31]
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	f040 80ad 	bne.w	8003070 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002f16:	69bb      	ldr	r3, [r7, #24]
 8002f18:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d10a      	bne.n	8002f36 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d105      	bne.n	8002f36 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002f2a:	69bb      	ldr	r3, [r7, #24]
 8002f2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	f000 8095 	beq.w	8003060 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002f36:	69bb      	ldr	r3, [r7, #24]
 8002f38:	0e1b      	lsrs	r3, r3, #24
 8002f3a:	f003 0303 	and.w	r3, r3, #3
 8002f3e:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002f40:	2201      	movs	r2, #1
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	409a      	lsls	r2, r3
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002f4a:	68bb      	ldr	r3, [r7, #8]
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d10d      	bne.n	8002f6e <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002f5c:	68f9      	ldr	r1, [r7, #12]
 8002f5e:	6809      	ldr	r1, [r1, #0]
 8002f60:	431a      	orrs	r2, r3
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	3318      	adds	r3, #24
 8002f66:	011b      	lsls	r3, r3, #4
 8002f68:	440b      	add	r3, r1
 8002f6a:	601a      	str	r2, [r3, #0]
 8002f6c:	e00f      	b.n	8002f8e <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002f78:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002f7e:	68f9      	ldr	r1, [r7, #12]
 8002f80:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002f82:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	3318      	adds	r3, #24
 8002f88:	011b      	lsls	r3, r3, #4
 8002f8a:	440b      	add	r3, r1
 8002f8c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	6819      	ldr	r1, [r3, #0]
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	691a      	ldr	r2, [r3, #16]
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	3318      	adds	r3, #24
 8002f9a:	011b      	lsls	r3, r3, #4
 8002f9c:	440b      	add	r3, r1
 8002f9e:	3304      	adds	r3, #4
 8002fa0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	7d1b      	ldrb	r3, [r3, #20]
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d111      	bne.n	8002fce <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	3318      	adds	r3, #24
 8002fb2:	011b      	lsls	r3, r3, #4
 8002fb4:	4413      	add	r3, r2
 8002fb6:	3304      	adds	r3, #4
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	68fa      	ldr	r2, [r7, #12]
 8002fbc:	6811      	ldr	r1, [r2, #0]
 8002fbe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	3318      	adds	r3, #24
 8002fc6:	011b      	lsls	r3, r3, #4
 8002fc8:	440b      	add	r3, r1
 8002fca:	3304      	adds	r3, #4
 8002fcc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	3307      	adds	r3, #7
 8002fd2:	781b      	ldrb	r3, [r3, #0]
 8002fd4:	061a      	lsls	r2, r3, #24
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	3306      	adds	r3, #6
 8002fda:	781b      	ldrb	r3, [r3, #0]
 8002fdc:	041b      	lsls	r3, r3, #16
 8002fde:	431a      	orrs	r2, r3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	3305      	adds	r3, #5
 8002fe4:	781b      	ldrb	r3, [r3, #0]
 8002fe6:	021b      	lsls	r3, r3, #8
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	687a      	ldr	r2, [r7, #4]
 8002fec:	3204      	adds	r2, #4
 8002fee:	7812      	ldrb	r2, [r2, #0]
 8002ff0:	4610      	mov	r0, r2
 8002ff2:	68fa      	ldr	r2, [r7, #12]
 8002ff4:	6811      	ldr	r1, [r2, #0]
 8002ff6:	ea43 0200 	orr.w	r2, r3, r0
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	011b      	lsls	r3, r3, #4
 8002ffe:	440b      	add	r3, r1
 8003000:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8003004:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	3303      	adds	r3, #3
 800300a:	781b      	ldrb	r3, [r3, #0]
 800300c:	061a      	lsls	r2, r3, #24
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	3302      	adds	r3, #2
 8003012:	781b      	ldrb	r3, [r3, #0]
 8003014:	041b      	lsls	r3, r3, #16
 8003016:	431a      	orrs	r2, r3
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	3301      	adds	r3, #1
 800301c:	781b      	ldrb	r3, [r3, #0]
 800301e:	021b      	lsls	r3, r3, #8
 8003020:	4313      	orrs	r3, r2
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	7812      	ldrb	r2, [r2, #0]
 8003026:	4610      	mov	r0, r2
 8003028:	68fa      	ldr	r2, [r7, #12]
 800302a:	6811      	ldr	r1, [r2, #0]
 800302c:	ea43 0200 	orr.w	r2, r3, r0
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	011b      	lsls	r3, r3, #4
 8003034:	440b      	add	r3, r1
 8003036:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800303a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	3318      	adds	r3, #24
 8003044:	011b      	lsls	r3, r3, #4
 8003046:	4413      	add	r3, r2
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	68fa      	ldr	r2, [r7, #12]
 800304c:	6811      	ldr	r1, [r2, #0]
 800304e:	f043 0201 	orr.w	r2, r3, #1
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	3318      	adds	r3, #24
 8003056:	011b      	lsls	r3, r3, #4
 8003058:	440b      	add	r3, r1
 800305a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800305c:	2300      	movs	r3, #0
 800305e:	e00e      	b.n	800307e <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003064:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e006      	b.n	800307e <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003074:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800307c:	2301      	movs	r3, #1
  }
}
 800307e:	4618      	mov	r0, r3
 8003080:	3724      	adds	r7, #36	@ 0x24
 8003082:	46bd      	mov	sp, r7
 8003084:	bc80      	pop	{r7}
 8003086:	4770      	bx	lr

08003088 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003088:	b480      	push	{r7}
 800308a:	b085      	sub	sp, #20
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	f003 0307 	and.w	r3, r3, #7
 8003096:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003098:	4b0c      	ldr	r3, [pc, #48]	@ (80030cc <__NVIC_SetPriorityGrouping+0x44>)
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800309e:	68ba      	ldr	r2, [r7, #8]
 80030a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80030a4:	4013      	ands	r3, r2
 80030a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80030b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030ba:	4a04      	ldr	r2, [pc, #16]	@ (80030cc <__NVIC_SetPriorityGrouping+0x44>)
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	60d3      	str	r3, [r2, #12]
}
 80030c0:	bf00      	nop
 80030c2:	3714      	adds	r7, #20
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bc80      	pop	{r7}
 80030c8:	4770      	bx	lr
 80030ca:	bf00      	nop
 80030cc:	e000ed00 	.word	0xe000ed00

080030d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030d0:	b480      	push	{r7}
 80030d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030d4:	4b04      	ldr	r3, [pc, #16]	@ (80030e8 <__NVIC_GetPriorityGrouping+0x18>)
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	0a1b      	lsrs	r3, r3, #8
 80030da:	f003 0307 	and.w	r3, r3, #7
}
 80030de:	4618      	mov	r0, r3
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bc80      	pop	{r7}
 80030e4:	4770      	bx	lr
 80030e6:	bf00      	nop
 80030e8:	e000ed00 	.word	0xe000ed00

080030ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	4603      	mov	r3, r0
 80030f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	db0b      	blt.n	8003116 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030fe:	79fb      	ldrb	r3, [r7, #7]
 8003100:	f003 021f 	and.w	r2, r3, #31
 8003104:	4906      	ldr	r1, [pc, #24]	@ (8003120 <__NVIC_EnableIRQ+0x34>)
 8003106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800310a:	095b      	lsrs	r3, r3, #5
 800310c:	2001      	movs	r0, #1
 800310e:	fa00 f202 	lsl.w	r2, r0, r2
 8003112:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003116:	bf00      	nop
 8003118:	370c      	adds	r7, #12
 800311a:	46bd      	mov	sp, r7
 800311c:	bc80      	pop	{r7}
 800311e:	4770      	bx	lr
 8003120:	e000e100 	.word	0xe000e100

08003124 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003124:	b480      	push	{r7}
 8003126:	b083      	sub	sp, #12
 8003128:	af00      	add	r7, sp, #0
 800312a:	4603      	mov	r3, r0
 800312c:	6039      	str	r1, [r7, #0]
 800312e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003130:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003134:	2b00      	cmp	r3, #0
 8003136:	db0a      	blt.n	800314e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	b2da      	uxtb	r2, r3
 800313c:	490c      	ldr	r1, [pc, #48]	@ (8003170 <__NVIC_SetPriority+0x4c>)
 800313e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003142:	0112      	lsls	r2, r2, #4
 8003144:	b2d2      	uxtb	r2, r2
 8003146:	440b      	add	r3, r1
 8003148:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800314c:	e00a      	b.n	8003164 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	b2da      	uxtb	r2, r3
 8003152:	4908      	ldr	r1, [pc, #32]	@ (8003174 <__NVIC_SetPriority+0x50>)
 8003154:	79fb      	ldrb	r3, [r7, #7]
 8003156:	f003 030f 	and.w	r3, r3, #15
 800315a:	3b04      	subs	r3, #4
 800315c:	0112      	lsls	r2, r2, #4
 800315e:	b2d2      	uxtb	r2, r2
 8003160:	440b      	add	r3, r1
 8003162:	761a      	strb	r2, [r3, #24]
}
 8003164:	bf00      	nop
 8003166:	370c      	adds	r7, #12
 8003168:	46bd      	mov	sp, r7
 800316a:	bc80      	pop	{r7}
 800316c:	4770      	bx	lr
 800316e:	bf00      	nop
 8003170:	e000e100 	.word	0xe000e100
 8003174:	e000ed00 	.word	0xe000ed00

08003178 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003178:	b480      	push	{r7}
 800317a:	b089      	sub	sp, #36	@ 0x24
 800317c:	af00      	add	r7, sp, #0
 800317e:	60f8      	str	r0, [r7, #12]
 8003180:	60b9      	str	r1, [r7, #8]
 8003182:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	f003 0307 	and.w	r3, r3, #7
 800318a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800318c:	69fb      	ldr	r3, [r7, #28]
 800318e:	f1c3 0307 	rsb	r3, r3, #7
 8003192:	2b04      	cmp	r3, #4
 8003194:	bf28      	it	cs
 8003196:	2304      	movcs	r3, #4
 8003198:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800319a:	69fb      	ldr	r3, [r7, #28]
 800319c:	3304      	adds	r3, #4
 800319e:	2b06      	cmp	r3, #6
 80031a0:	d902      	bls.n	80031a8 <NVIC_EncodePriority+0x30>
 80031a2:	69fb      	ldr	r3, [r7, #28]
 80031a4:	3b03      	subs	r3, #3
 80031a6:	e000      	b.n	80031aa <NVIC_EncodePriority+0x32>
 80031a8:	2300      	movs	r3, #0
 80031aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031ac:	f04f 32ff 	mov.w	r2, #4294967295
 80031b0:	69bb      	ldr	r3, [r7, #24]
 80031b2:	fa02 f303 	lsl.w	r3, r2, r3
 80031b6:	43da      	mvns	r2, r3
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	401a      	ands	r2, r3
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031c0:	f04f 31ff 	mov.w	r1, #4294967295
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	fa01 f303 	lsl.w	r3, r1, r3
 80031ca:	43d9      	mvns	r1, r3
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031d0:	4313      	orrs	r3, r2
         );
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3724      	adds	r7, #36	@ 0x24
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bc80      	pop	{r7}
 80031da:	4770      	bx	lr

080031dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b082      	sub	sp, #8
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	3b01      	subs	r3, #1
 80031e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80031ec:	d301      	bcc.n	80031f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031ee:	2301      	movs	r3, #1
 80031f0:	e00f      	b.n	8003212 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031f2:	4a0a      	ldr	r2, [pc, #40]	@ (800321c <SysTick_Config+0x40>)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	3b01      	subs	r3, #1
 80031f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031fa:	210f      	movs	r1, #15
 80031fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003200:	f7ff ff90 	bl	8003124 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003204:	4b05      	ldr	r3, [pc, #20]	@ (800321c <SysTick_Config+0x40>)
 8003206:	2200      	movs	r2, #0
 8003208:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800320a:	4b04      	ldr	r3, [pc, #16]	@ (800321c <SysTick_Config+0x40>)
 800320c:	2207      	movs	r2, #7
 800320e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003210:	2300      	movs	r3, #0
}
 8003212:	4618      	mov	r0, r3
 8003214:	3708      	adds	r7, #8
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	e000e010 	.word	0xe000e010

08003220 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b082      	sub	sp, #8
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003228:	6878      	ldr	r0, [r7, #4]
 800322a:	f7ff ff2d 	bl	8003088 <__NVIC_SetPriorityGrouping>
}
 800322e:	bf00      	nop
 8003230:	3708      	adds	r7, #8
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}

08003236 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003236:	b580      	push	{r7, lr}
 8003238:	b086      	sub	sp, #24
 800323a:	af00      	add	r7, sp, #0
 800323c:	4603      	mov	r3, r0
 800323e:	60b9      	str	r1, [r7, #8]
 8003240:	607a      	str	r2, [r7, #4]
 8003242:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003244:	2300      	movs	r3, #0
 8003246:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003248:	f7ff ff42 	bl	80030d0 <__NVIC_GetPriorityGrouping>
 800324c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800324e:	687a      	ldr	r2, [r7, #4]
 8003250:	68b9      	ldr	r1, [r7, #8]
 8003252:	6978      	ldr	r0, [r7, #20]
 8003254:	f7ff ff90 	bl	8003178 <NVIC_EncodePriority>
 8003258:	4602      	mov	r2, r0
 800325a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800325e:	4611      	mov	r1, r2
 8003260:	4618      	mov	r0, r3
 8003262:	f7ff ff5f 	bl	8003124 <__NVIC_SetPriority>
}
 8003266:	bf00      	nop
 8003268:	3718      	adds	r7, #24
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}

0800326e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800326e:	b580      	push	{r7, lr}
 8003270:	b082      	sub	sp, #8
 8003272:	af00      	add	r7, sp, #0
 8003274:	4603      	mov	r3, r0
 8003276:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003278:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800327c:	4618      	mov	r0, r3
 800327e:	f7ff ff35 	bl	80030ec <__NVIC_EnableIRQ>
}
 8003282:	bf00      	nop
 8003284:	3708      	adds	r7, #8
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}

0800328a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800328a:	b580      	push	{r7, lr}
 800328c:	b082      	sub	sp, #8
 800328e:	af00      	add	r7, sp, #0
 8003290:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f7ff ffa2 	bl	80031dc <SysTick_Config>
 8003298:	4603      	mov	r3, r0
}
 800329a:	4618      	mov	r0, r3
 800329c:	3708      	adds	r7, #8
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
	...

080032a4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b085      	sub	sp, #20
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80032ac:	2300      	movs	r3, #0
 80032ae:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d101      	bne.n	80032ba <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e059      	b.n	800336e <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	461a      	mov	r2, r3
 80032c0:	4b2d      	ldr	r3, [pc, #180]	@ (8003378 <HAL_DMA_Init+0xd4>)
 80032c2:	429a      	cmp	r2, r3
 80032c4:	d80f      	bhi.n	80032e6 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	461a      	mov	r2, r3
 80032cc:	4b2b      	ldr	r3, [pc, #172]	@ (800337c <HAL_DMA_Init+0xd8>)
 80032ce:	4413      	add	r3, r2
 80032d0:	4a2b      	ldr	r2, [pc, #172]	@ (8003380 <HAL_DMA_Init+0xdc>)
 80032d2:	fba2 2303 	umull	r2, r3, r2, r3
 80032d6:	091b      	lsrs	r3, r3, #4
 80032d8:	009a      	lsls	r2, r3, #2
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	4a28      	ldr	r2, [pc, #160]	@ (8003384 <HAL_DMA_Init+0xe0>)
 80032e2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80032e4:	e00e      	b.n	8003304 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	461a      	mov	r2, r3
 80032ec:	4b26      	ldr	r3, [pc, #152]	@ (8003388 <HAL_DMA_Init+0xe4>)
 80032ee:	4413      	add	r3, r2
 80032f0:	4a23      	ldr	r2, [pc, #140]	@ (8003380 <HAL_DMA_Init+0xdc>)
 80032f2:	fba2 2303 	umull	r2, r3, r2, r3
 80032f6:	091b      	lsrs	r3, r3, #4
 80032f8:	009a      	lsls	r2, r3, #2
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	4a22      	ldr	r2, [pc, #136]	@ (800338c <HAL_DMA_Init+0xe8>)
 8003302:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2202      	movs	r2, #2
 8003308:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800331a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800331e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003328:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	68db      	ldr	r3, [r3, #12]
 800332e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003334:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	695b      	ldr	r3, [r3, #20]
 800333a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003340:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	69db      	ldr	r3, [r3, #28]
 8003346:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003348:	68fa      	ldr	r2, [r7, #12]
 800334a:	4313      	orrs	r3, r2
 800334c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	68fa      	ldr	r2, [r7, #12]
 8003354:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2200      	movs	r2, #0
 800335a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2201      	movs	r2, #1
 8003360:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2200      	movs	r2, #0
 8003368:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800336c:	2300      	movs	r3, #0
}
 800336e:	4618      	mov	r0, r3
 8003370:	3714      	adds	r7, #20
 8003372:	46bd      	mov	sp, r7
 8003374:	bc80      	pop	{r7}
 8003376:	4770      	bx	lr
 8003378:	40020407 	.word	0x40020407
 800337c:	bffdfff8 	.word	0xbffdfff8
 8003380:	cccccccd 	.word	0xcccccccd
 8003384:	40020000 	.word	0x40020000
 8003388:	bffdfbf8 	.word	0xbffdfbf8
 800338c:	40020400 	.word	0x40020400

08003390 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b084      	sub	sp, #16
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ac:	2204      	movs	r2, #4
 80033ae:	409a      	lsls	r2, r3
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	4013      	ands	r3, r2
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	f000 80f1 	beq.w	800359c <HAL_DMA_IRQHandler+0x20c>
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	f003 0304 	and.w	r3, r3, #4
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	f000 80eb 	beq.w	800359c <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0320 	and.w	r3, r3, #32
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d107      	bne.n	80033e4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f022 0204 	bic.w	r2, r2, #4
 80033e2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	461a      	mov	r2, r3
 80033ea:	4b5f      	ldr	r3, [pc, #380]	@ (8003568 <HAL_DMA_IRQHandler+0x1d8>)
 80033ec:	429a      	cmp	r2, r3
 80033ee:	d958      	bls.n	80034a2 <HAL_DMA_IRQHandler+0x112>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a5d      	ldr	r2, [pc, #372]	@ (800356c <HAL_DMA_IRQHandler+0x1dc>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d04f      	beq.n	800349a <HAL_DMA_IRQHandler+0x10a>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a5c      	ldr	r2, [pc, #368]	@ (8003570 <HAL_DMA_IRQHandler+0x1e0>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d048      	beq.n	8003496 <HAL_DMA_IRQHandler+0x106>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a5a      	ldr	r2, [pc, #360]	@ (8003574 <HAL_DMA_IRQHandler+0x1e4>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d040      	beq.n	8003490 <HAL_DMA_IRQHandler+0x100>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a59      	ldr	r2, [pc, #356]	@ (8003578 <HAL_DMA_IRQHandler+0x1e8>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d038      	beq.n	800348a <HAL_DMA_IRQHandler+0xfa>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a57      	ldr	r2, [pc, #348]	@ (800357c <HAL_DMA_IRQHandler+0x1ec>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d030      	beq.n	8003484 <HAL_DMA_IRQHandler+0xf4>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a56      	ldr	r2, [pc, #344]	@ (8003580 <HAL_DMA_IRQHandler+0x1f0>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d028      	beq.n	800347e <HAL_DMA_IRQHandler+0xee>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a4d      	ldr	r2, [pc, #308]	@ (8003568 <HAL_DMA_IRQHandler+0x1d8>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d020      	beq.n	8003478 <HAL_DMA_IRQHandler+0xe8>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a52      	ldr	r2, [pc, #328]	@ (8003584 <HAL_DMA_IRQHandler+0x1f4>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d019      	beq.n	8003474 <HAL_DMA_IRQHandler+0xe4>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a50      	ldr	r2, [pc, #320]	@ (8003588 <HAL_DMA_IRQHandler+0x1f8>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d012      	beq.n	8003470 <HAL_DMA_IRQHandler+0xe0>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a4f      	ldr	r2, [pc, #316]	@ (800358c <HAL_DMA_IRQHandler+0x1fc>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d00a      	beq.n	800346a <HAL_DMA_IRQHandler+0xda>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a4d      	ldr	r2, [pc, #308]	@ (8003590 <HAL_DMA_IRQHandler+0x200>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d102      	bne.n	8003464 <HAL_DMA_IRQHandler+0xd4>
 800345e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003462:	e01b      	b.n	800349c <HAL_DMA_IRQHandler+0x10c>
 8003464:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003468:	e018      	b.n	800349c <HAL_DMA_IRQHandler+0x10c>
 800346a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800346e:	e015      	b.n	800349c <HAL_DMA_IRQHandler+0x10c>
 8003470:	2340      	movs	r3, #64	@ 0x40
 8003472:	e013      	b.n	800349c <HAL_DMA_IRQHandler+0x10c>
 8003474:	2304      	movs	r3, #4
 8003476:	e011      	b.n	800349c <HAL_DMA_IRQHandler+0x10c>
 8003478:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800347c:	e00e      	b.n	800349c <HAL_DMA_IRQHandler+0x10c>
 800347e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003482:	e00b      	b.n	800349c <HAL_DMA_IRQHandler+0x10c>
 8003484:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003488:	e008      	b.n	800349c <HAL_DMA_IRQHandler+0x10c>
 800348a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800348e:	e005      	b.n	800349c <HAL_DMA_IRQHandler+0x10c>
 8003490:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003494:	e002      	b.n	800349c <HAL_DMA_IRQHandler+0x10c>
 8003496:	2340      	movs	r3, #64	@ 0x40
 8003498:	e000      	b.n	800349c <HAL_DMA_IRQHandler+0x10c>
 800349a:	2304      	movs	r3, #4
 800349c:	4a3d      	ldr	r2, [pc, #244]	@ (8003594 <HAL_DMA_IRQHandler+0x204>)
 800349e:	6053      	str	r3, [r2, #4]
 80034a0:	e057      	b.n	8003552 <HAL_DMA_IRQHandler+0x1c2>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a31      	ldr	r2, [pc, #196]	@ (800356c <HAL_DMA_IRQHandler+0x1dc>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d04f      	beq.n	800354c <HAL_DMA_IRQHandler+0x1bc>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a2f      	ldr	r2, [pc, #188]	@ (8003570 <HAL_DMA_IRQHandler+0x1e0>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d048      	beq.n	8003548 <HAL_DMA_IRQHandler+0x1b8>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a2e      	ldr	r2, [pc, #184]	@ (8003574 <HAL_DMA_IRQHandler+0x1e4>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d040      	beq.n	8003542 <HAL_DMA_IRQHandler+0x1b2>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a2c      	ldr	r2, [pc, #176]	@ (8003578 <HAL_DMA_IRQHandler+0x1e8>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d038      	beq.n	800353c <HAL_DMA_IRQHandler+0x1ac>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a2b      	ldr	r2, [pc, #172]	@ (800357c <HAL_DMA_IRQHandler+0x1ec>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d030      	beq.n	8003536 <HAL_DMA_IRQHandler+0x1a6>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a29      	ldr	r2, [pc, #164]	@ (8003580 <HAL_DMA_IRQHandler+0x1f0>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d028      	beq.n	8003530 <HAL_DMA_IRQHandler+0x1a0>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a21      	ldr	r2, [pc, #132]	@ (8003568 <HAL_DMA_IRQHandler+0x1d8>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d020      	beq.n	800352a <HAL_DMA_IRQHandler+0x19a>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a25      	ldr	r2, [pc, #148]	@ (8003584 <HAL_DMA_IRQHandler+0x1f4>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d019      	beq.n	8003526 <HAL_DMA_IRQHandler+0x196>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a24      	ldr	r2, [pc, #144]	@ (8003588 <HAL_DMA_IRQHandler+0x1f8>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d012      	beq.n	8003522 <HAL_DMA_IRQHandler+0x192>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a22      	ldr	r2, [pc, #136]	@ (800358c <HAL_DMA_IRQHandler+0x1fc>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d00a      	beq.n	800351c <HAL_DMA_IRQHandler+0x18c>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a21      	ldr	r2, [pc, #132]	@ (8003590 <HAL_DMA_IRQHandler+0x200>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d102      	bne.n	8003516 <HAL_DMA_IRQHandler+0x186>
 8003510:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003514:	e01b      	b.n	800354e <HAL_DMA_IRQHandler+0x1be>
 8003516:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800351a:	e018      	b.n	800354e <HAL_DMA_IRQHandler+0x1be>
 800351c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003520:	e015      	b.n	800354e <HAL_DMA_IRQHandler+0x1be>
 8003522:	2340      	movs	r3, #64	@ 0x40
 8003524:	e013      	b.n	800354e <HAL_DMA_IRQHandler+0x1be>
 8003526:	2304      	movs	r3, #4
 8003528:	e011      	b.n	800354e <HAL_DMA_IRQHandler+0x1be>
 800352a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800352e:	e00e      	b.n	800354e <HAL_DMA_IRQHandler+0x1be>
 8003530:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003534:	e00b      	b.n	800354e <HAL_DMA_IRQHandler+0x1be>
 8003536:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800353a:	e008      	b.n	800354e <HAL_DMA_IRQHandler+0x1be>
 800353c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003540:	e005      	b.n	800354e <HAL_DMA_IRQHandler+0x1be>
 8003542:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003546:	e002      	b.n	800354e <HAL_DMA_IRQHandler+0x1be>
 8003548:	2340      	movs	r3, #64	@ 0x40
 800354a:	e000      	b.n	800354e <HAL_DMA_IRQHandler+0x1be>
 800354c:	2304      	movs	r3, #4
 800354e:	4a12      	ldr	r2, [pc, #72]	@ (8003598 <HAL_DMA_IRQHandler+0x208>)
 8003550:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003556:	2b00      	cmp	r3, #0
 8003558:	f000 8136 	beq.w	80037c8 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003564:	e130      	b.n	80037c8 <HAL_DMA_IRQHandler+0x438>
 8003566:	bf00      	nop
 8003568:	40020080 	.word	0x40020080
 800356c:	40020008 	.word	0x40020008
 8003570:	4002001c 	.word	0x4002001c
 8003574:	40020030 	.word	0x40020030
 8003578:	40020044 	.word	0x40020044
 800357c:	40020058 	.word	0x40020058
 8003580:	4002006c 	.word	0x4002006c
 8003584:	40020408 	.word	0x40020408
 8003588:	4002041c 	.word	0x4002041c
 800358c:	40020430 	.word	0x40020430
 8003590:	40020444 	.word	0x40020444
 8003594:	40020400 	.word	0x40020400
 8003598:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035a0:	2202      	movs	r2, #2
 80035a2:	409a      	lsls	r2, r3
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	4013      	ands	r3, r2
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	f000 80dd 	beq.w	8003768 <HAL_DMA_IRQHandler+0x3d8>
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	f003 0302 	and.w	r3, r3, #2
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	f000 80d7 	beq.w	8003768 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f003 0320 	and.w	r3, r3, #32
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d10b      	bne.n	80035e0 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f022 020a 	bic.w	r2, r2, #10
 80035d6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2201      	movs	r2, #1
 80035dc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	461a      	mov	r2, r3
 80035e6:	4b7b      	ldr	r3, [pc, #492]	@ (80037d4 <HAL_DMA_IRQHandler+0x444>)
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d958      	bls.n	800369e <HAL_DMA_IRQHandler+0x30e>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a79      	ldr	r2, [pc, #484]	@ (80037d8 <HAL_DMA_IRQHandler+0x448>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d04f      	beq.n	8003696 <HAL_DMA_IRQHandler+0x306>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a78      	ldr	r2, [pc, #480]	@ (80037dc <HAL_DMA_IRQHandler+0x44c>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d048      	beq.n	8003692 <HAL_DMA_IRQHandler+0x302>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a76      	ldr	r2, [pc, #472]	@ (80037e0 <HAL_DMA_IRQHandler+0x450>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d040      	beq.n	800368c <HAL_DMA_IRQHandler+0x2fc>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a75      	ldr	r2, [pc, #468]	@ (80037e4 <HAL_DMA_IRQHandler+0x454>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d038      	beq.n	8003686 <HAL_DMA_IRQHandler+0x2f6>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a73      	ldr	r2, [pc, #460]	@ (80037e8 <HAL_DMA_IRQHandler+0x458>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d030      	beq.n	8003680 <HAL_DMA_IRQHandler+0x2f0>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a72      	ldr	r2, [pc, #456]	@ (80037ec <HAL_DMA_IRQHandler+0x45c>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d028      	beq.n	800367a <HAL_DMA_IRQHandler+0x2ea>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a69      	ldr	r2, [pc, #420]	@ (80037d4 <HAL_DMA_IRQHandler+0x444>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d020      	beq.n	8003674 <HAL_DMA_IRQHandler+0x2e4>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a6e      	ldr	r2, [pc, #440]	@ (80037f0 <HAL_DMA_IRQHandler+0x460>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d019      	beq.n	8003670 <HAL_DMA_IRQHandler+0x2e0>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a6c      	ldr	r2, [pc, #432]	@ (80037f4 <HAL_DMA_IRQHandler+0x464>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d012      	beq.n	800366c <HAL_DMA_IRQHandler+0x2dc>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a6b      	ldr	r2, [pc, #428]	@ (80037f8 <HAL_DMA_IRQHandler+0x468>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d00a      	beq.n	8003666 <HAL_DMA_IRQHandler+0x2d6>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a69      	ldr	r2, [pc, #420]	@ (80037fc <HAL_DMA_IRQHandler+0x46c>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d102      	bne.n	8003660 <HAL_DMA_IRQHandler+0x2d0>
 800365a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800365e:	e01b      	b.n	8003698 <HAL_DMA_IRQHandler+0x308>
 8003660:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003664:	e018      	b.n	8003698 <HAL_DMA_IRQHandler+0x308>
 8003666:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800366a:	e015      	b.n	8003698 <HAL_DMA_IRQHandler+0x308>
 800366c:	2320      	movs	r3, #32
 800366e:	e013      	b.n	8003698 <HAL_DMA_IRQHandler+0x308>
 8003670:	2302      	movs	r3, #2
 8003672:	e011      	b.n	8003698 <HAL_DMA_IRQHandler+0x308>
 8003674:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003678:	e00e      	b.n	8003698 <HAL_DMA_IRQHandler+0x308>
 800367a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800367e:	e00b      	b.n	8003698 <HAL_DMA_IRQHandler+0x308>
 8003680:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003684:	e008      	b.n	8003698 <HAL_DMA_IRQHandler+0x308>
 8003686:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800368a:	e005      	b.n	8003698 <HAL_DMA_IRQHandler+0x308>
 800368c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003690:	e002      	b.n	8003698 <HAL_DMA_IRQHandler+0x308>
 8003692:	2320      	movs	r3, #32
 8003694:	e000      	b.n	8003698 <HAL_DMA_IRQHandler+0x308>
 8003696:	2302      	movs	r3, #2
 8003698:	4a59      	ldr	r2, [pc, #356]	@ (8003800 <HAL_DMA_IRQHandler+0x470>)
 800369a:	6053      	str	r3, [r2, #4]
 800369c:	e057      	b.n	800374e <HAL_DMA_IRQHandler+0x3be>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a4d      	ldr	r2, [pc, #308]	@ (80037d8 <HAL_DMA_IRQHandler+0x448>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d04f      	beq.n	8003748 <HAL_DMA_IRQHandler+0x3b8>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a4b      	ldr	r2, [pc, #300]	@ (80037dc <HAL_DMA_IRQHandler+0x44c>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d048      	beq.n	8003744 <HAL_DMA_IRQHandler+0x3b4>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a4a      	ldr	r2, [pc, #296]	@ (80037e0 <HAL_DMA_IRQHandler+0x450>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d040      	beq.n	800373e <HAL_DMA_IRQHandler+0x3ae>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a48      	ldr	r2, [pc, #288]	@ (80037e4 <HAL_DMA_IRQHandler+0x454>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d038      	beq.n	8003738 <HAL_DMA_IRQHandler+0x3a8>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a47      	ldr	r2, [pc, #284]	@ (80037e8 <HAL_DMA_IRQHandler+0x458>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d030      	beq.n	8003732 <HAL_DMA_IRQHandler+0x3a2>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a45      	ldr	r2, [pc, #276]	@ (80037ec <HAL_DMA_IRQHandler+0x45c>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d028      	beq.n	800372c <HAL_DMA_IRQHandler+0x39c>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a3d      	ldr	r2, [pc, #244]	@ (80037d4 <HAL_DMA_IRQHandler+0x444>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d020      	beq.n	8003726 <HAL_DMA_IRQHandler+0x396>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a41      	ldr	r2, [pc, #260]	@ (80037f0 <HAL_DMA_IRQHandler+0x460>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d019      	beq.n	8003722 <HAL_DMA_IRQHandler+0x392>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a40      	ldr	r2, [pc, #256]	@ (80037f4 <HAL_DMA_IRQHandler+0x464>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d012      	beq.n	800371e <HAL_DMA_IRQHandler+0x38e>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a3e      	ldr	r2, [pc, #248]	@ (80037f8 <HAL_DMA_IRQHandler+0x468>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d00a      	beq.n	8003718 <HAL_DMA_IRQHandler+0x388>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a3d      	ldr	r2, [pc, #244]	@ (80037fc <HAL_DMA_IRQHandler+0x46c>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d102      	bne.n	8003712 <HAL_DMA_IRQHandler+0x382>
 800370c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003710:	e01b      	b.n	800374a <HAL_DMA_IRQHandler+0x3ba>
 8003712:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003716:	e018      	b.n	800374a <HAL_DMA_IRQHandler+0x3ba>
 8003718:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800371c:	e015      	b.n	800374a <HAL_DMA_IRQHandler+0x3ba>
 800371e:	2320      	movs	r3, #32
 8003720:	e013      	b.n	800374a <HAL_DMA_IRQHandler+0x3ba>
 8003722:	2302      	movs	r3, #2
 8003724:	e011      	b.n	800374a <HAL_DMA_IRQHandler+0x3ba>
 8003726:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800372a:	e00e      	b.n	800374a <HAL_DMA_IRQHandler+0x3ba>
 800372c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003730:	e00b      	b.n	800374a <HAL_DMA_IRQHandler+0x3ba>
 8003732:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003736:	e008      	b.n	800374a <HAL_DMA_IRQHandler+0x3ba>
 8003738:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800373c:	e005      	b.n	800374a <HAL_DMA_IRQHandler+0x3ba>
 800373e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003742:	e002      	b.n	800374a <HAL_DMA_IRQHandler+0x3ba>
 8003744:	2320      	movs	r3, #32
 8003746:	e000      	b.n	800374a <HAL_DMA_IRQHandler+0x3ba>
 8003748:	2302      	movs	r3, #2
 800374a:	4a2e      	ldr	r2, [pc, #184]	@ (8003804 <HAL_DMA_IRQHandler+0x474>)
 800374c:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2200      	movs	r2, #0
 8003752:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800375a:	2b00      	cmp	r3, #0
 800375c:	d034      	beq.n	80037c8 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003766:	e02f      	b.n	80037c8 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800376c:	2208      	movs	r2, #8
 800376e:	409a      	lsls	r2, r3
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	4013      	ands	r3, r2
 8003774:	2b00      	cmp	r3, #0
 8003776:	d028      	beq.n	80037ca <HAL_DMA_IRQHandler+0x43a>
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	f003 0308 	and.w	r3, r3, #8
 800377e:	2b00      	cmp	r3, #0
 8003780:	d023      	beq.n	80037ca <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f022 020e 	bic.w	r2, r2, #14
 8003790:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800379a:	2101      	movs	r1, #1
 800379c:	fa01 f202 	lsl.w	r2, r1, r2
 80037a0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2201      	movs	r2, #1
 80037a6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2201      	movs	r2, #1
 80037ac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2200      	movs	r2, #0
 80037b4:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d004      	beq.n	80037ca <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	4798      	blx	r3
    }
  }
  return;
 80037c8:	bf00      	nop
 80037ca:	bf00      	nop
}
 80037cc:	3710      	adds	r7, #16
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	bf00      	nop
 80037d4:	40020080 	.word	0x40020080
 80037d8:	40020008 	.word	0x40020008
 80037dc:	4002001c 	.word	0x4002001c
 80037e0:	40020030 	.word	0x40020030
 80037e4:	40020044 	.word	0x40020044
 80037e8:	40020058 	.word	0x40020058
 80037ec:	4002006c 	.word	0x4002006c
 80037f0:	40020408 	.word	0x40020408
 80037f4:	4002041c 	.word	0x4002041c
 80037f8:	40020430 	.word	0x40020430
 80037fc:	40020444 	.word	0x40020444
 8003800:	40020400 	.word	0x40020400
 8003804:	40020000 	.word	0x40020000

08003808 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003808:	b480      	push	{r7}
 800380a:	b08b      	sub	sp, #44	@ 0x2c
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
 8003810:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003812:	2300      	movs	r3, #0
 8003814:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003816:	2300      	movs	r3, #0
 8003818:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800381a:	e169      	b.n	8003af0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800381c:	2201      	movs	r2, #1
 800381e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003820:	fa02 f303 	lsl.w	r3, r2, r3
 8003824:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	69fa      	ldr	r2, [r7, #28]
 800382c:	4013      	ands	r3, r2
 800382e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003830:	69ba      	ldr	r2, [r7, #24]
 8003832:	69fb      	ldr	r3, [r7, #28]
 8003834:	429a      	cmp	r2, r3
 8003836:	f040 8158 	bne.w	8003aea <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	4a9a      	ldr	r2, [pc, #616]	@ (8003aa8 <HAL_GPIO_Init+0x2a0>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d05e      	beq.n	8003902 <HAL_GPIO_Init+0xfa>
 8003844:	4a98      	ldr	r2, [pc, #608]	@ (8003aa8 <HAL_GPIO_Init+0x2a0>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d875      	bhi.n	8003936 <HAL_GPIO_Init+0x12e>
 800384a:	4a98      	ldr	r2, [pc, #608]	@ (8003aac <HAL_GPIO_Init+0x2a4>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d058      	beq.n	8003902 <HAL_GPIO_Init+0xfa>
 8003850:	4a96      	ldr	r2, [pc, #600]	@ (8003aac <HAL_GPIO_Init+0x2a4>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d86f      	bhi.n	8003936 <HAL_GPIO_Init+0x12e>
 8003856:	4a96      	ldr	r2, [pc, #600]	@ (8003ab0 <HAL_GPIO_Init+0x2a8>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d052      	beq.n	8003902 <HAL_GPIO_Init+0xfa>
 800385c:	4a94      	ldr	r2, [pc, #592]	@ (8003ab0 <HAL_GPIO_Init+0x2a8>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d869      	bhi.n	8003936 <HAL_GPIO_Init+0x12e>
 8003862:	4a94      	ldr	r2, [pc, #592]	@ (8003ab4 <HAL_GPIO_Init+0x2ac>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d04c      	beq.n	8003902 <HAL_GPIO_Init+0xfa>
 8003868:	4a92      	ldr	r2, [pc, #584]	@ (8003ab4 <HAL_GPIO_Init+0x2ac>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d863      	bhi.n	8003936 <HAL_GPIO_Init+0x12e>
 800386e:	4a92      	ldr	r2, [pc, #584]	@ (8003ab8 <HAL_GPIO_Init+0x2b0>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d046      	beq.n	8003902 <HAL_GPIO_Init+0xfa>
 8003874:	4a90      	ldr	r2, [pc, #576]	@ (8003ab8 <HAL_GPIO_Init+0x2b0>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d85d      	bhi.n	8003936 <HAL_GPIO_Init+0x12e>
 800387a:	2b12      	cmp	r3, #18
 800387c:	d82a      	bhi.n	80038d4 <HAL_GPIO_Init+0xcc>
 800387e:	2b12      	cmp	r3, #18
 8003880:	d859      	bhi.n	8003936 <HAL_GPIO_Init+0x12e>
 8003882:	a201      	add	r2, pc, #4	@ (adr r2, 8003888 <HAL_GPIO_Init+0x80>)
 8003884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003888:	08003903 	.word	0x08003903
 800388c:	080038dd 	.word	0x080038dd
 8003890:	080038ef 	.word	0x080038ef
 8003894:	08003931 	.word	0x08003931
 8003898:	08003937 	.word	0x08003937
 800389c:	08003937 	.word	0x08003937
 80038a0:	08003937 	.word	0x08003937
 80038a4:	08003937 	.word	0x08003937
 80038a8:	08003937 	.word	0x08003937
 80038ac:	08003937 	.word	0x08003937
 80038b0:	08003937 	.word	0x08003937
 80038b4:	08003937 	.word	0x08003937
 80038b8:	08003937 	.word	0x08003937
 80038bc:	08003937 	.word	0x08003937
 80038c0:	08003937 	.word	0x08003937
 80038c4:	08003937 	.word	0x08003937
 80038c8:	08003937 	.word	0x08003937
 80038cc:	080038e5 	.word	0x080038e5
 80038d0:	080038f9 	.word	0x080038f9
 80038d4:	4a79      	ldr	r2, [pc, #484]	@ (8003abc <HAL_GPIO_Init+0x2b4>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d013      	beq.n	8003902 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80038da:	e02c      	b.n	8003936 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	68db      	ldr	r3, [r3, #12]
 80038e0:	623b      	str	r3, [r7, #32]
          break;
 80038e2:	e029      	b.n	8003938 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	68db      	ldr	r3, [r3, #12]
 80038e8:	3304      	adds	r3, #4
 80038ea:	623b      	str	r3, [r7, #32]
          break;
 80038ec:	e024      	b.n	8003938 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	68db      	ldr	r3, [r3, #12]
 80038f2:	3308      	adds	r3, #8
 80038f4:	623b      	str	r3, [r7, #32]
          break;
 80038f6:	e01f      	b.n	8003938 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	68db      	ldr	r3, [r3, #12]
 80038fc:	330c      	adds	r3, #12
 80038fe:	623b      	str	r3, [r7, #32]
          break;
 8003900:	e01a      	b.n	8003938 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d102      	bne.n	8003910 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800390a:	2304      	movs	r3, #4
 800390c:	623b      	str	r3, [r7, #32]
          break;
 800390e:	e013      	b.n	8003938 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	2b01      	cmp	r3, #1
 8003916:	d105      	bne.n	8003924 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003918:	2308      	movs	r3, #8
 800391a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	69fa      	ldr	r2, [r7, #28]
 8003920:	611a      	str	r2, [r3, #16]
          break;
 8003922:	e009      	b.n	8003938 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003924:	2308      	movs	r3, #8
 8003926:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	69fa      	ldr	r2, [r7, #28]
 800392c:	615a      	str	r2, [r3, #20]
          break;
 800392e:	e003      	b.n	8003938 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003930:	2300      	movs	r3, #0
 8003932:	623b      	str	r3, [r7, #32]
          break;
 8003934:	e000      	b.n	8003938 <HAL_GPIO_Init+0x130>
          break;
 8003936:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003938:	69bb      	ldr	r3, [r7, #24]
 800393a:	2bff      	cmp	r3, #255	@ 0xff
 800393c:	d801      	bhi.n	8003942 <HAL_GPIO_Init+0x13a>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	e001      	b.n	8003946 <HAL_GPIO_Init+0x13e>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	3304      	adds	r3, #4
 8003946:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003948:	69bb      	ldr	r3, [r7, #24]
 800394a:	2bff      	cmp	r3, #255	@ 0xff
 800394c:	d802      	bhi.n	8003954 <HAL_GPIO_Init+0x14c>
 800394e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003950:	009b      	lsls	r3, r3, #2
 8003952:	e002      	b.n	800395a <HAL_GPIO_Init+0x152>
 8003954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003956:	3b08      	subs	r3, #8
 8003958:	009b      	lsls	r3, r3, #2
 800395a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	210f      	movs	r1, #15
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	fa01 f303 	lsl.w	r3, r1, r3
 8003968:	43db      	mvns	r3, r3
 800396a:	401a      	ands	r2, r3
 800396c:	6a39      	ldr	r1, [r7, #32]
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	fa01 f303 	lsl.w	r3, r1, r3
 8003974:	431a      	orrs	r2, r3
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003982:	2b00      	cmp	r3, #0
 8003984:	f000 80b1 	beq.w	8003aea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003988:	4b4d      	ldr	r3, [pc, #308]	@ (8003ac0 <HAL_GPIO_Init+0x2b8>)
 800398a:	699b      	ldr	r3, [r3, #24]
 800398c:	4a4c      	ldr	r2, [pc, #304]	@ (8003ac0 <HAL_GPIO_Init+0x2b8>)
 800398e:	f043 0301 	orr.w	r3, r3, #1
 8003992:	6193      	str	r3, [r2, #24]
 8003994:	4b4a      	ldr	r3, [pc, #296]	@ (8003ac0 <HAL_GPIO_Init+0x2b8>)
 8003996:	699b      	ldr	r3, [r3, #24]
 8003998:	f003 0301 	and.w	r3, r3, #1
 800399c:	60bb      	str	r3, [r7, #8]
 800399e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80039a0:	4a48      	ldr	r2, [pc, #288]	@ (8003ac4 <HAL_GPIO_Init+0x2bc>)
 80039a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039a4:	089b      	lsrs	r3, r3, #2
 80039a6:	3302      	adds	r3, #2
 80039a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039ac:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80039ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039b0:	f003 0303 	and.w	r3, r3, #3
 80039b4:	009b      	lsls	r3, r3, #2
 80039b6:	220f      	movs	r2, #15
 80039b8:	fa02 f303 	lsl.w	r3, r2, r3
 80039bc:	43db      	mvns	r3, r3
 80039be:	68fa      	ldr	r2, [r7, #12]
 80039c0:	4013      	ands	r3, r2
 80039c2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	4a40      	ldr	r2, [pc, #256]	@ (8003ac8 <HAL_GPIO_Init+0x2c0>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d013      	beq.n	80039f4 <HAL_GPIO_Init+0x1ec>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	4a3f      	ldr	r2, [pc, #252]	@ (8003acc <HAL_GPIO_Init+0x2c4>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d00d      	beq.n	80039f0 <HAL_GPIO_Init+0x1e8>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	4a3e      	ldr	r2, [pc, #248]	@ (8003ad0 <HAL_GPIO_Init+0x2c8>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d007      	beq.n	80039ec <HAL_GPIO_Init+0x1e4>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	4a3d      	ldr	r2, [pc, #244]	@ (8003ad4 <HAL_GPIO_Init+0x2cc>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d101      	bne.n	80039e8 <HAL_GPIO_Init+0x1e0>
 80039e4:	2303      	movs	r3, #3
 80039e6:	e006      	b.n	80039f6 <HAL_GPIO_Init+0x1ee>
 80039e8:	2304      	movs	r3, #4
 80039ea:	e004      	b.n	80039f6 <HAL_GPIO_Init+0x1ee>
 80039ec:	2302      	movs	r3, #2
 80039ee:	e002      	b.n	80039f6 <HAL_GPIO_Init+0x1ee>
 80039f0:	2301      	movs	r3, #1
 80039f2:	e000      	b.n	80039f6 <HAL_GPIO_Init+0x1ee>
 80039f4:	2300      	movs	r3, #0
 80039f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039f8:	f002 0203 	and.w	r2, r2, #3
 80039fc:	0092      	lsls	r2, r2, #2
 80039fe:	4093      	lsls	r3, r2
 8003a00:	68fa      	ldr	r2, [r7, #12]
 8003a02:	4313      	orrs	r3, r2
 8003a04:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003a06:	492f      	ldr	r1, [pc, #188]	@ (8003ac4 <HAL_GPIO_Init+0x2bc>)
 8003a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a0a:	089b      	lsrs	r3, r3, #2
 8003a0c:	3302      	adds	r3, #2
 8003a0e:	68fa      	ldr	r2, [r7, #12]
 8003a10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d006      	beq.n	8003a2e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003a20:	4b2d      	ldr	r3, [pc, #180]	@ (8003ad8 <HAL_GPIO_Init+0x2d0>)
 8003a22:	689a      	ldr	r2, [r3, #8]
 8003a24:	492c      	ldr	r1, [pc, #176]	@ (8003ad8 <HAL_GPIO_Init+0x2d0>)
 8003a26:	69bb      	ldr	r3, [r7, #24]
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	608b      	str	r3, [r1, #8]
 8003a2c:	e006      	b.n	8003a3c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003a2e:	4b2a      	ldr	r3, [pc, #168]	@ (8003ad8 <HAL_GPIO_Init+0x2d0>)
 8003a30:	689a      	ldr	r2, [r3, #8]
 8003a32:	69bb      	ldr	r3, [r7, #24]
 8003a34:	43db      	mvns	r3, r3
 8003a36:	4928      	ldr	r1, [pc, #160]	@ (8003ad8 <HAL_GPIO_Init+0x2d0>)
 8003a38:	4013      	ands	r3, r2
 8003a3a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d006      	beq.n	8003a56 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003a48:	4b23      	ldr	r3, [pc, #140]	@ (8003ad8 <HAL_GPIO_Init+0x2d0>)
 8003a4a:	68da      	ldr	r2, [r3, #12]
 8003a4c:	4922      	ldr	r1, [pc, #136]	@ (8003ad8 <HAL_GPIO_Init+0x2d0>)
 8003a4e:	69bb      	ldr	r3, [r7, #24]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	60cb      	str	r3, [r1, #12]
 8003a54:	e006      	b.n	8003a64 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003a56:	4b20      	ldr	r3, [pc, #128]	@ (8003ad8 <HAL_GPIO_Init+0x2d0>)
 8003a58:	68da      	ldr	r2, [r3, #12]
 8003a5a:	69bb      	ldr	r3, [r7, #24]
 8003a5c:	43db      	mvns	r3, r3
 8003a5e:	491e      	ldr	r1, [pc, #120]	@ (8003ad8 <HAL_GPIO_Init+0x2d0>)
 8003a60:	4013      	ands	r3, r2
 8003a62:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d006      	beq.n	8003a7e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003a70:	4b19      	ldr	r3, [pc, #100]	@ (8003ad8 <HAL_GPIO_Init+0x2d0>)
 8003a72:	685a      	ldr	r2, [r3, #4]
 8003a74:	4918      	ldr	r1, [pc, #96]	@ (8003ad8 <HAL_GPIO_Init+0x2d0>)
 8003a76:	69bb      	ldr	r3, [r7, #24]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	604b      	str	r3, [r1, #4]
 8003a7c:	e006      	b.n	8003a8c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003a7e:	4b16      	ldr	r3, [pc, #88]	@ (8003ad8 <HAL_GPIO_Init+0x2d0>)
 8003a80:	685a      	ldr	r2, [r3, #4]
 8003a82:	69bb      	ldr	r3, [r7, #24]
 8003a84:	43db      	mvns	r3, r3
 8003a86:	4914      	ldr	r1, [pc, #80]	@ (8003ad8 <HAL_GPIO_Init+0x2d0>)
 8003a88:	4013      	ands	r3, r2
 8003a8a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d021      	beq.n	8003adc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003a98:	4b0f      	ldr	r3, [pc, #60]	@ (8003ad8 <HAL_GPIO_Init+0x2d0>)
 8003a9a:	681a      	ldr	r2, [r3, #0]
 8003a9c:	490e      	ldr	r1, [pc, #56]	@ (8003ad8 <HAL_GPIO_Init+0x2d0>)
 8003a9e:	69bb      	ldr	r3, [r7, #24]
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	600b      	str	r3, [r1, #0]
 8003aa4:	e021      	b.n	8003aea <HAL_GPIO_Init+0x2e2>
 8003aa6:	bf00      	nop
 8003aa8:	10320000 	.word	0x10320000
 8003aac:	10310000 	.word	0x10310000
 8003ab0:	10220000 	.word	0x10220000
 8003ab4:	10210000 	.word	0x10210000
 8003ab8:	10120000 	.word	0x10120000
 8003abc:	10110000 	.word	0x10110000
 8003ac0:	40021000 	.word	0x40021000
 8003ac4:	40010000 	.word	0x40010000
 8003ac8:	40010800 	.word	0x40010800
 8003acc:	40010c00 	.word	0x40010c00
 8003ad0:	40011000 	.word	0x40011000
 8003ad4:	40011400 	.word	0x40011400
 8003ad8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003adc:	4b0b      	ldr	r3, [pc, #44]	@ (8003b0c <HAL_GPIO_Init+0x304>)
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	69bb      	ldr	r3, [r7, #24]
 8003ae2:	43db      	mvns	r3, r3
 8003ae4:	4909      	ldr	r1, [pc, #36]	@ (8003b0c <HAL_GPIO_Init+0x304>)
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aec:	3301      	adds	r3, #1
 8003aee:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af6:	fa22 f303 	lsr.w	r3, r2, r3
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	f47f ae8e 	bne.w	800381c <HAL_GPIO_Init+0x14>
  }
}
 8003b00:	bf00      	nop
 8003b02:	bf00      	nop
 8003b04:	372c      	adds	r7, #44	@ 0x2c
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bc80      	pop	{r7}
 8003b0a:	4770      	bx	lr
 8003b0c:	40010400 	.word	0x40010400

08003b10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
 8003b18:	460b      	mov	r3, r1
 8003b1a:	807b      	strh	r3, [r7, #2]
 8003b1c:	4613      	mov	r3, r2
 8003b1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003b20:	787b      	ldrb	r3, [r7, #1]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d003      	beq.n	8003b2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b26:	887a      	ldrh	r2, [r7, #2]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003b2c:	e003      	b.n	8003b36 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003b2e:	887b      	ldrh	r3, [r7, #2]
 8003b30:	041a      	lsls	r2, r3, #16
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	611a      	str	r2, [r3, #16]
}
 8003b36:	bf00      	nop
 8003b38:	370c      	adds	r7, #12
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bc80      	pop	{r7}
 8003b3e:	4770      	bx	lr

08003b40 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b084      	sub	sp, #16
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d101      	bne.n	8003b52 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e12b      	b.n	8003daa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d106      	bne.n	8003b6c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2200      	movs	r2, #0
 8003b62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	f7fe f972 	bl	8001e50 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2224      	movs	r2, #36	@ 0x24
 8003b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f022 0201 	bic.w	r2, r2, #1
 8003b82:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b92:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003ba2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003ba4:	f001 fcf8 	bl	8005598 <HAL_RCC_GetPCLK1Freq>
 8003ba8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	4a81      	ldr	r2, [pc, #516]	@ (8003db4 <HAL_I2C_Init+0x274>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d807      	bhi.n	8003bc4 <HAL_I2C_Init+0x84>
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	4a80      	ldr	r2, [pc, #512]	@ (8003db8 <HAL_I2C_Init+0x278>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	bf94      	ite	ls
 8003bbc:	2301      	movls	r3, #1
 8003bbe:	2300      	movhi	r3, #0
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	e006      	b.n	8003bd2 <HAL_I2C_Init+0x92>
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	4a7d      	ldr	r2, [pc, #500]	@ (8003dbc <HAL_I2C_Init+0x27c>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	bf94      	ite	ls
 8003bcc:	2301      	movls	r3, #1
 8003bce:	2300      	movhi	r3, #0
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d001      	beq.n	8003bda <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e0e7      	b.n	8003daa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	4a78      	ldr	r2, [pc, #480]	@ (8003dc0 <HAL_I2C_Init+0x280>)
 8003bde:	fba2 2303 	umull	r2, r3, r2, r3
 8003be2:	0c9b      	lsrs	r3, r3, #18
 8003be4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	68ba      	ldr	r2, [r7, #8]
 8003bf6:	430a      	orrs	r2, r1
 8003bf8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	6a1b      	ldr	r3, [r3, #32]
 8003c00:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	4a6a      	ldr	r2, [pc, #424]	@ (8003db4 <HAL_I2C_Init+0x274>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d802      	bhi.n	8003c14 <HAL_I2C_Init+0xd4>
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	3301      	adds	r3, #1
 8003c12:	e009      	b.n	8003c28 <HAL_I2C_Init+0xe8>
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003c1a:	fb02 f303 	mul.w	r3, r2, r3
 8003c1e:	4a69      	ldr	r2, [pc, #420]	@ (8003dc4 <HAL_I2C_Init+0x284>)
 8003c20:	fba2 2303 	umull	r2, r3, r2, r3
 8003c24:	099b      	lsrs	r3, r3, #6
 8003c26:	3301      	adds	r3, #1
 8003c28:	687a      	ldr	r2, [r7, #4]
 8003c2a:	6812      	ldr	r2, [r2, #0]
 8003c2c:	430b      	orrs	r3, r1
 8003c2e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	69db      	ldr	r3, [r3, #28]
 8003c36:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003c3a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	495c      	ldr	r1, [pc, #368]	@ (8003db4 <HAL_I2C_Init+0x274>)
 8003c44:	428b      	cmp	r3, r1
 8003c46:	d819      	bhi.n	8003c7c <HAL_I2C_Init+0x13c>
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	1e59      	subs	r1, r3, #1
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	005b      	lsls	r3, r3, #1
 8003c52:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c56:	1c59      	adds	r1, r3, #1
 8003c58:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003c5c:	400b      	ands	r3, r1
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d00a      	beq.n	8003c78 <HAL_I2C_Init+0x138>
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	1e59      	subs	r1, r3, #1
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	005b      	lsls	r3, r3, #1
 8003c6c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c70:	3301      	adds	r3, #1
 8003c72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c76:	e051      	b.n	8003d1c <HAL_I2C_Init+0x1dc>
 8003c78:	2304      	movs	r3, #4
 8003c7a:	e04f      	b.n	8003d1c <HAL_I2C_Init+0x1dc>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d111      	bne.n	8003ca8 <HAL_I2C_Init+0x168>
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	1e58      	subs	r0, r3, #1
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6859      	ldr	r1, [r3, #4]
 8003c8c:	460b      	mov	r3, r1
 8003c8e:	005b      	lsls	r3, r3, #1
 8003c90:	440b      	add	r3, r1
 8003c92:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c96:	3301      	adds	r3, #1
 8003c98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	bf0c      	ite	eq
 8003ca0:	2301      	moveq	r3, #1
 8003ca2:	2300      	movne	r3, #0
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	e012      	b.n	8003cce <HAL_I2C_Init+0x18e>
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	1e58      	subs	r0, r3, #1
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6859      	ldr	r1, [r3, #4]
 8003cb0:	460b      	mov	r3, r1
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	440b      	add	r3, r1
 8003cb6:	0099      	lsls	r1, r3, #2
 8003cb8:	440b      	add	r3, r1
 8003cba:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cbe:	3301      	adds	r3, #1
 8003cc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	bf0c      	ite	eq
 8003cc8:	2301      	moveq	r3, #1
 8003cca:	2300      	movne	r3, #0
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d001      	beq.n	8003cd6 <HAL_I2C_Init+0x196>
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e022      	b.n	8003d1c <HAL_I2C_Init+0x1dc>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d10e      	bne.n	8003cfc <HAL_I2C_Init+0x1bc>
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	1e58      	subs	r0, r3, #1
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6859      	ldr	r1, [r3, #4]
 8003ce6:	460b      	mov	r3, r1
 8003ce8:	005b      	lsls	r3, r3, #1
 8003cea:	440b      	add	r3, r1
 8003cec:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cf0:	3301      	adds	r3, #1
 8003cf2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cf6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003cfa:	e00f      	b.n	8003d1c <HAL_I2C_Init+0x1dc>
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	1e58      	subs	r0, r3, #1
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6859      	ldr	r1, [r3, #4]
 8003d04:	460b      	mov	r3, r1
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	440b      	add	r3, r1
 8003d0a:	0099      	lsls	r1, r3, #2
 8003d0c:	440b      	add	r3, r1
 8003d0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d12:	3301      	adds	r3, #1
 8003d14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d18:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003d1c:	6879      	ldr	r1, [r7, #4]
 8003d1e:	6809      	ldr	r1, [r1, #0]
 8003d20:	4313      	orrs	r3, r2
 8003d22:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	69da      	ldr	r2, [r3, #28]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6a1b      	ldr	r3, [r3, #32]
 8003d36:	431a      	orrs	r2, r3
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	430a      	orrs	r2, r1
 8003d3e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003d4a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003d4e:	687a      	ldr	r2, [r7, #4]
 8003d50:	6911      	ldr	r1, [r2, #16]
 8003d52:	687a      	ldr	r2, [r7, #4]
 8003d54:	68d2      	ldr	r2, [r2, #12]
 8003d56:	4311      	orrs	r1, r2
 8003d58:	687a      	ldr	r2, [r7, #4]
 8003d5a:	6812      	ldr	r2, [r2, #0]
 8003d5c:	430b      	orrs	r3, r1
 8003d5e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	695a      	ldr	r2, [r3, #20]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	699b      	ldr	r3, [r3, #24]
 8003d72:	431a      	orrs	r2, r3
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	430a      	orrs	r2, r1
 8003d7a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f042 0201 	orr.w	r2, r2, #1
 8003d8a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2220      	movs	r2, #32
 8003d96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2200      	movs	r2, #0
 8003da4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003da8:	2300      	movs	r3, #0
}
 8003daa:	4618      	mov	r0, r3
 8003dac:	3710      	adds	r7, #16
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}
 8003db2:	bf00      	nop
 8003db4:	000186a0 	.word	0x000186a0
 8003db8:	001e847f 	.word	0x001e847f
 8003dbc:	003d08ff 	.word	0x003d08ff
 8003dc0:	431bde83 	.word	0x431bde83
 8003dc4:	10624dd3 	.word	0x10624dd3

08003dc8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b088      	sub	sp, #32
 8003dcc:	af02      	add	r7, sp, #8
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	4608      	mov	r0, r1
 8003dd2:	4611      	mov	r1, r2
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	817b      	strh	r3, [r7, #10]
 8003dda:	460b      	mov	r3, r1
 8003ddc:	813b      	strh	r3, [r7, #8]
 8003dde:	4613      	mov	r3, r2
 8003de0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003de2:	f7fe fa3b 	bl	800225c <HAL_GetTick>
 8003de6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dee:	b2db      	uxtb	r3, r3
 8003df0:	2b20      	cmp	r3, #32
 8003df2:	f040 80d9 	bne.w	8003fa8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003df6:	697b      	ldr	r3, [r7, #20]
 8003df8:	9300      	str	r3, [sp, #0]
 8003dfa:	2319      	movs	r3, #25
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	496d      	ldr	r1, [pc, #436]	@ (8003fb4 <HAL_I2C_Mem_Write+0x1ec>)
 8003e00:	68f8      	ldr	r0, [r7, #12]
 8003e02:	f000 fccd 	bl	80047a0 <I2C_WaitOnFlagUntilTimeout>
 8003e06:	4603      	mov	r3, r0
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d001      	beq.n	8003e10 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003e0c:	2302      	movs	r3, #2
 8003e0e:	e0cc      	b.n	8003faa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e16:	2b01      	cmp	r3, #1
 8003e18:	d101      	bne.n	8003e1e <HAL_I2C_Mem_Write+0x56>
 8003e1a:	2302      	movs	r3, #2
 8003e1c:	e0c5      	b.n	8003faa <HAL_I2C_Mem_Write+0x1e2>
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2201      	movs	r2, #1
 8003e22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f003 0301 	and.w	r3, r3, #1
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d007      	beq.n	8003e44 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f042 0201 	orr.w	r2, r2, #1
 8003e42:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	681a      	ldr	r2, [r3, #0]
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e52:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2221      	movs	r2, #33	@ 0x21
 8003e58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2240      	movs	r2, #64	@ 0x40
 8003e60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2200      	movs	r2, #0
 8003e68:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	6a3a      	ldr	r2, [r7, #32]
 8003e6e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003e74:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e7a:	b29a      	uxth	r2, r3
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	4a4d      	ldr	r2, [pc, #308]	@ (8003fb8 <HAL_I2C_Mem_Write+0x1f0>)
 8003e84:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003e86:	88f8      	ldrh	r0, [r7, #6]
 8003e88:	893a      	ldrh	r2, [r7, #8]
 8003e8a:	8979      	ldrh	r1, [r7, #10]
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	9301      	str	r3, [sp, #4]
 8003e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e92:	9300      	str	r3, [sp, #0]
 8003e94:	4603      	mov	r3, r0
 8003e96:	68f8      	ldr	r0, [r7, #12]
 8003e98:	f000 fb04 	bl	80044a4 <I2C_RequestMemoryWrite>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d052      	beq.n	8003f48 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e081      	b.n	8003faa <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ea6:	697a      	ldr	r2, [r7, #20]
 8003ea8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003eaa:	68f8      	ldr	r0, [r7, #12]
 8003eac:	f000 fd92 	bl	80049d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d00d      	beq.n	8003ed2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eba:	2b04      	cmp	r3, #4
 8003ebc:	d107      	bne.n	8003ece <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ecc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e06b      	b.n	8003faa <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed6:	781a      	ldrb	r2, [r3, #0]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee2:	1c5a      	adds	r2, r3, #1
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eec:	3b01      	subs	r3, #1
 8003eee:	b29a      	uxth	r2, r3
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ef8:	b29b      	uxth	r3, r3
 8003efa:	3b01      	subs	r3, #1
 8003efc:	b29a      	uxth	r2, r3
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	695b      	ldr	r3, [r3, #20]
 8003f08:	f003 0304 	and.w	r3, r3, #4
 8003f0c:	2b04      	cmp	r3, #4
 8003f0e:	d11b      	bne.n	8003f48 <HAL_I2C_Mem_Write+0x180>
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d017      	beq.n	8003f48 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f1c:	781a      	ldrb	r2, [r3, #0]
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f28:	1c5a      	adds	r2, r3, #1
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f32:	3b01      	subs	r3, #1
 8003f34:	b29a      	uxth	r2, r3
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	3b01      	subs	r3, #1
 8003f42:	b29a      	uxth	r2, r3
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d1aa      	bne.n	8003ea6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f50:	697a      	ldr	r2, [r7, #20]
 8003f52:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f54:	68f8      	ldr	r0, [r7, #12]
 8003f56:	f000 fd85 	bl	8004a64 <I2C_WaitOnBTFFlagUntilTimeout>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d00d      	beq.n	8003f7c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f64:	2b04      	cmp	r3, #4
 8003f66:	d107      	bne.n	8003f78 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f76:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	e016      	b.n	8003faa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f8a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2220      	movs	r2, #32
 8003f90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2200      	movs	r2, #0
 8003f98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	e000      	b.n	8003faa <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003fa8:	2302      	movs	r3, #2
  }
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3718      	adds	r7, #24
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	00100002 	.word	0x00100002
 8003fb8:	ffff0000 	.word	0xffff0000

08003fbc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b08c      	sub	sp, #48	@ 0x30
 8003fc0:	af02      	add	r7, sp, #8
 8003fc2:	60f8      	str	r0, [r7, #12]
 8003fc4:	4608      	mov	r0, r1
 8003fc6:	4611      	mov	r1, r2
 8003fc8:	461a      	mov	r2, r3
 8003fca:	4603      	mov	r3, r0
 8003fcc:	817b      	strh	r3, [r7, #10]
 8003fce:	460b      	mov	r3, r1
 8003fd0:	813b      	strh	r3, [r7, #8]
 8003fd2:	4613      	mov	r3, r2
 8003fd4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003fda:	f7fe f93f 	bl	800225c <HAL_GetTick>
 8003fde:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fe6:	b2db      	uxtb	r3, r3
 8003fe8:	2b20      	cmp	r3, #32
 8003fea:	f040 8250 	bne.w	800448e <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff0:	9300      	str	r3, [sp, #0]
 8003ff2:	2319      	movs	r3, #25
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	4982      	ldr	r1, [pc, #520]	@ (8004200 <HAL_I2C_Mem_Read+0x244>)
 8003ff8:	68f8      	ldr	r0, [r7, #12]
 8003ffa:	f000 fbd1 	bl	80047a0 <I2C_WaitOnFlagUntilTimeout>
 8003ffe:	4603      	mov	r3, r0
 8004000:	2b00      	cmp	r3, #0
 8004002:	d001      	beq.n	8004008 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8004004:	2302      	movs	r3, #2
 8004006:	e243      	b.n	8004490 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800400e:	2b01      	cmp	r3, #1
 8004010:	d101      	bne.n	8004016 <HAL_I2C_Mem_Read+0x5a>
 8004012:	2302      	movs	r3, #2
 8004014:	e23c      	b.n	8004490 <HAL_I2C_Mem_Read+0x4d4>
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2201      	movs	r2, #1
 800401a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f003 0301 	and.w	r3, r3, #1
 8004028:	2b01      	cmp	r3, #1
 800402a:	d007      	beq.n	800403c <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	681a      	ldr	r2, [r3, #0]
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f042 0201 	orr.w	r2, r2, #1
 800403a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800404a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2222      	movs	r2, #34	@ 0x22
 8004050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2240      	movs	r2, #64	@ 0x40
 8004058:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2200      	movs	r2, #0
 8004060:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004066:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800406c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004072:	b29a      	uxth	r2, r3
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	4a62      	ldr	r2, [pc, #392]	@ (8004204 <HAL_I2C_Mem_Read+0x248>)
 800407c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800407e:	88f8      	ldrh	r0, [r7, #6]
 8004080:	893a      	ldrh	r2, [r7, #8]
 8004082:	8979      	ldrh	r1, [r7, #10]
 8004084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004086:	9301      	str	r3, [sp, #4]
 8004088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800408a:	9300      	str	r3, [sp, #0]
 800408c:	4603      	mov	r3, r0
 800408e:	68f8      	ldr	r0, [r7, #12]
 8004090:	f000 fa9e 	bl	80045d0 <I2C_RequestMemoryRead>
 8004094:	4603      	mov	r3, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d001      	beq.n	800409e <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e1f8      	b.n	8004490 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d113      	bne.n	80040ce <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040a6:	2300      	movs	r3, #0
 80040a8:	61fb      	str	r3, [r7, #28]
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	695b      	ldr	r3, [r3, #20]
 80040b0:	61fb      	str	r3, [r7, #28]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	699b      	ldr	r3, [r3, #24]
 80040b8:	61fb      	str	r3, [r7, #28]
 80040ba:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040ca:	601a      	str	r2, [r3, #0]
 80040cc:	e1cc      	b.n	8004468 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d11e      	bne.n	8004114 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040e4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80040e6:	b672      	cpsid	i
}
 80040e8:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040ea:	2300      	movs	r3, #0
 80040ec:	61bb      	str	r3, [r7, #24]
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	695b      	ldr	r3, [r3, #20]
 80040f4:	61bb      	str	r3, [r7, #24]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	699b      	ldr	r3, [r3, #24]
 80040fc:	61bb      	str	r3, [r7, #24]
 80040fe:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681a      	ldr	r2, [r3, #0]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800410e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004110:	b662      	cpsie	i
}
 8004112:	e035      	b.n	8004180 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004118:	2b02      	cmp	r3, #2
 800411a:	d11e      	bne.n	800415a <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800412a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800412c:	b672      	cpsid	i
}
 800412e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004130:	2300      	movs	r3, #0
 8004132:	617b      	str	r3, [r7, #20]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	695b      	ldr	r3, [r3, #20]
 800413a:	617b      	str	r3, [r7, #20]
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	699b      	ldr	r3, [r3, #24]
 8004142:	617b      	str	r3, [r7, #20]
 8004144:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004154:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004156:	b662      	cpsie	i
}
 8004158:	e012      	b.n	8004180 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004168:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800416a:	2300      	movs	r3, #0
 800416c:	613b      	str	r3, [r7, #16]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	695b      	ldr	r3, [r3, #20]
 8004174:	613b      	str	r3, [r7, #16]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	699b      	ldr	r3, [r3, #24]
 800417c:	613b      	str	r3, [r7, #16]
 800417e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8004180:	e172      	b.n	8004468 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004186:	2b03      	cmp	r3, #3
 8004188:	f200 811f 	bhi.w	80043ca <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004190:	2b01      	cmp	r3, #1
 8004192:	d123      	bne.n	80041dc <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004194:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004196:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004198:	68f8      	ldr	r0, [r7, #12]
 800419a:	f000 fcab 	bl	8004af4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800419e:	4603      	mov	r3, r0
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d001      	beq.n	80041a8 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e173      	b.n	8004490 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	691a      	ldr	r2, [r3, #16]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041b2:	b2d2      	uxtb	r2, r2
 80041b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ba:	1c5a      	adds	r2, r3, #1
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041c4:	3b01      	subs	r3, #1
 80041c6:	b29a      	uxth	r2, r3
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041d0:	b29b      	uxth	r3, r3
 80041d2:	3b01      	subs	r3, #1
 80041d4:	b29a      	uxth	r2, r3
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80041da:	e145      	b.n	8004468 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041e0:	2b02      	cmp	r3, #2
 80041e2:	d152      	bne.n	800428a <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80041e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041e6:	9300      	str	r3, [sp, #0]
 80041e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041ea:	2200      	movs	r2, #0
 80041ec:	4906      	ldr	r1, [pc, #24]	@ (8004208 <HAL_I2C_Mem_Read+0x24c>)
 80041ee:	68f8      	ldr	r0, [r7, #12]
 80041f0:	f000 fad6 	bl	80047a0 <I2C_WaitOnFlagUntilTimeout>
 80041f4:	4603      	mov	r3, r0
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d008      	beq.n	800420c <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e148      	b.n	8004490 <HAL_I2C_Mem_Read+0x4d4>
 80041fe:	bf00      	nop
 8004200:	00100002 	.word	0x00100002
 8004204:	ffff0000 	.word	0xffff0000
 8004208:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800420c:	b672      	cpsid	i
}
 800420e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800421e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	691a      	ldr	r2, [r3, #16]
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800422a:	b2d2      	uxtb	r2, r2
 800422c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004232:	1c5a      	adds	r2, r3, #1
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800423c:	3b01      	subs	r3, #1
 800423e:	b29a      	uxth	r2, r3
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004248:	b29b      	uxth	r3, r3
 800424a:	3b01      	subs	r3, #1
 800424c:	b29a      	uxth	r2, r3
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004252:	b662      	cpsie	i
}
 8004254:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	691a      	ldr	r2, [r3, #16]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004260:	b2d2      	uxtb	r2, r2
 8004262:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004268:	1c5a      	adds	r2, r3, #1
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004272:	3b01      	subs	r3, #1
 8004274:	b29a      	uxth	r2, r3
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800427e:	b29b      	uxth	r3, r3
 8004280:	3b01      	subs	r3, #1
 8004282:	b29a      	uxth	r2, r3
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004288:	e0ee      	b.n	8004468 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800428a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800428c:	9300      	str	r3, [sp, #0]
 800428e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004290:	2200      	movs	r2, #0
 8004292:	4981      	ldr	r1, [pc, #516]	@ (8004498 <HAL_I2C_Mem_Read+0x4dc>)
 8004294:	68f8      	ldr	r0, [r7, #12]
 8004296:	f000 fa83 	bl	80047a0 <I2C_WaitOnFlagUntilTimeout>
 800429a:	4603      	mov	r3, r0
 800429c:	2b00      	cmp	r3, #0
 800429e:	d001      	beq.n	80042a4 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e0f5      	b.n	8004490 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042b2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80042b4:	b672      	cpsid	i
}
 80042b6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	691a      	ldr	r2, [r3, #16]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c2:	b2d2      	uxtb	r2, r2
 80042c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ca:	1c5a      	adds	r2, r3, #1
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042d4:	3b01      	subs	r3, #1
 80042d6:	b29a      	uxth	r2, r3
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	3b01      	subs	r3, #1
 80042e4:	b29a      	uxth	r2, r3
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80042ea:	4b6c      	ldr	r3, [pc, #432]	@ (800449c <HAL_I2C_Mem_Read+0x4e0>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	08db      	lsrs	r3, r3, #3
 80042f0:	4a6b      	ldr	r2, [pc, #428]	@ (80044a0 <HAL_I2C_Mem_Read+0x4e4>)
 80042f2:	fba2 2303 	umull	r2, r3, r2, r3
 80042f6:	0a1a      	lsrs	r2, r3, #8
 80042f8:	4613      	mov	r3, r2
 80042fa:	009b      	lsls	r3, r3, #2
 80042fc:	4413      	add	r3, r2
 80042fe:	00da      	lsls	r2, r3, #3
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8004304:	6a3b      	ldr	r3, [r7, #32]
 8004306:	3b01      	subs	r3, #1
 8004308:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800430a:	6a3b      	ldr	r3, [r7, #32]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d118      	bne.n	8004342 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2200      	movs	r2, #0
 8004314:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2220      	movs	r2, #32
 800431a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	2200      	movs	r2, #0
 8004322:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800432a:	f043 0220 	orr.w	r2, r3, #32
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8004332:	b662      	cpsie	i
}
 8004334:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2200      	movs	r2, #0
 800433a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e0a6      	b.n	8004490 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	695b      	ldr	r3, [r3, #20]
 8004348:	f003 0304 	and.w	r3, r3, #4
 800434c:	2b04      	cmp	r3, #4
 800434e:	d1d9      	bne.n	8004304 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800435e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	691a      	ldr	r2, [r3, #16]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800436a:	b2d2      	uxtb	r2, r2
 800436c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004372:	1c5a      	adds	r2, r3, #1
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800437c:	3b01      	subs	r3, #1
 800437e:	b29a      	uxth	r2, r3
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004388:	b29b      	uxth	r3, r3
 800438a:	3b01      	subs	r3, #1
 800438c:	b29a      	uxth	r2, r3
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004392:	b662      	cpsie	i
}
 8004394:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	691a      	ldr	r2, [r3, #16]
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a0:	b2d2      	uxtb	r2, r2
 80043a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a8:	1c5a      	adds	r2, r3, #1
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043b2:	3b01      	subs	r3, #1
 80043b4:	b29a      	uxth	r2, r3
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043be:	b29b      	uxth	r3, r3
 80043c0:	3b01      	subs	r3, #1
 80043c2:	b29a      	uxth	r2, r3
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80043c8:	e04e      	b.n	8004468 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043cc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80043ce:	68f8      	ldr	r0, [r7, #12]
 80043d0:	f000 fb90 	bl	8004af4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80043d4:	4603      	mov	r3, r0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d001      	beq.n	80043de <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	e058      	b.n	8004490 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	691a      	ldr	r2, [r3, #16]
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e8:	b2d2      	uxtb	r2, r2
 80043ea:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f0:	1c5a      	adds	r2, r3, #1
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043fa:	3b01      	subs	r3, #1
 80043fc:	b29a      	uxth	r2, r3
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004406:	b29b      	uxth	r3, r3
 8004408:	3b01      	subs	r3, #1
 800440a:	b29a      	uxth	r2, r3
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	695b      	ldr	r3, [r3, #20]
 8004416:	f003 0304 	and.w	r3, r3, #4
 800441a:	2b04      	cmp	r3, #4
 800441c:	d124      	bne.n	8004468 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004422:	2b03      	cmp	r3, #3
 8004424:	d107      	bne.n	8004436 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004434:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	691a      	ldr	r2, [r3, #16]
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004440:	b2d2      	uxtb	r2, r2
 8004442:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004448:	1c5a      	adds	r2, r3, #1
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004452:	3b01      	subs	r3, #1
 8004454:	b29a      	uxth	r2, r3
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800445e:	b29b      	uxth	r3, r3
 8004460:	3b01      	subs	r3, #1
 8004462:	b29a      	uxth	r2, r3
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800446c:	2b00      	cmp	r3, #0
 800446e:	f47f ae88 	bne.w	8004182 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2220      	movs	r2, #32
 8004476:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	2200      	movs	r2, #0
 800447e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2200      	movs	r2, #0
 8004486:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800448a:	2300      	movs	r3, #0
 800448c:	e000      	b.n	8004490 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 800448e:	2302      	movs	r3, #2
  }
}
 8004490:	4618      	mov	r0, r3
 8004492:	3728      	adds	r7, #40	@ 0x28
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}
 8004498:	00010004 	.word	0x00010004
 800449c:	20000010 	.word	0x20000010
 80044a0:	14f8b589 	.word	0x14f8b589

080044a4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b088      	sub	sp, #32
 80044a8:	af02      	add	r7, sp, #8
 80044aa:	60f8      	str	r0, [r7, #12]
 80044ac:	4608      	mov	r0, r1
 80044ae:	4611      	mov	r1, r2
 80044b0:	461a      	mov	r2, r3
 80044b2:	4603      	mov	r3, r0
 80044b4:	817b      	strh	r3, [r7, #10]
 80044b6:	460b      	mov	r3, r1
 80044b8:	813b      	strh	r3, [r7, #8]
 80044ba:	4613      	mov	r3, r2
 80044bc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80044cc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80044ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d0:	9300      	str	r3, [sp, #0]
 80044d2:	6a3b      	ldr	r3, [r7, #32]
 80044d4:	2200      	movs	r2, #0
 80044d6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80044da:	68f8      	ldr	r0, [r7, #12]
 80044dc:	f000 f960 	bl	80047a0 <I2C_WaitOnFlagUntilTimeout>
 80044e0:	4603      	mov	r3, r0
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d00d      	beq.n	8004502 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044f4:	d103      	bne.n	80044fe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80044fc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80044fe:	2303      	movs	r3, #3
 8004500:	e05f      	b.n	80045c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004502:	897b      	ldrh	r3, [r7, #10]
 8004504:	b2db      	uxtb	r3, r3
 8004506:	461a      	mov	r2, r3
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004510:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004514:	6a3a      	ldr	r2, [r7, #32]
 8004516:	492d      	ldr	r1, [pc, #180]	@ (80045cc <I2C_RequestMemoryWrite+0x128>)
 8004518:	68f8      	ldr	r0, [r7, #12]
 800451a:	f000 f9bb 	bl	8004894 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800451e:	4603      	mov	r3, r0
 8004520:	2b00      	cmp	r3, #0
 8004522:	d001      	beq.n	8004528 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	e04c      	b.n	80045c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004528:	2300      	movs	r3, #0
 800452a:	617b      	str	r3, [r7, #20]
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	695b      	ldr	r3, [r3, #20]
 8004532:	617b      	str	r3, [r7, #20]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	699b      	ldr	r3, [r3, #24]
 800453a:	617b      	str	r3, [r7, #20]
 800453c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800453e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004540:	6a39      	ldr	r1, [r7, #32]
 8004542:	68f8      	ldr	r0, [r7, #12]
 8004544:	f000 fa46 	bl	80049d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004548:	4603      	mov	r3, r0
 800454a:	2b00      	cmp	r3, #0
 800454c:	d00d      	beq.n	800456a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004552:	2b04      	cmp	r3, #4
 8004554:	d107      	bne.n	8004566 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004564:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e02b      	b.n	80045c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800456a:	88fb      	ldrh	r3, [r7, #6]
 800456c:	2b01      	cmp	r3, #1
 800456e:	d105      	bne.n	800457c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004570:	893b      	ldrh	r3, [r7, #8]
 8004572:	b2da      	uxtb	r2, r3
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	611a      	str	r2, [r3, #16]
 800457a:	e021      	b.n	80045c0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800457c:	893b      	ldrh	r3, [r7, #8]
 800457e:	0a1b      	lsrs	r3, r3, #8
 8004580:	b29b      	uxth	r3, r3
 8004582:	b2da      	uxtb	r2, r3
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800458a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800458c:	6a39      	ldr	r1, [r7, #32]
 800458e:	68f8      	ldr	r0, [r7, #12]
 8004590:	f000 fa20 	bl	80049d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004594:	4603      	mov	r3, r0
 8004596:	2b00      	cmp	r3, #0
 8004598:	d00d      	beq.n	80045b6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800459e:	2b04      	cmp	r3, #4
 80045a0:	d107      	bne.n	80045b2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	681a      	ldr	r2, [r3, #0]
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045b0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	e005      	b.n	80045c2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80045b6:	893b      	ldrh	r3, [r7, #8]
 80045b8:	b2da      	uxtb	r2, r3
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80045c0:	2300      	movs	r3, #0
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	3718      	adds	r7, #24
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}
 80045ca:	bf00      	nop
 80045cc:	00010002 	.word	0x00010002

080045d0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b088      	sub	sp, #32
 80045d4:	af02      	add	r7, sp, #8
 80045d6:	60f8      	str	r0, [r7, #12]
 80045d8:	4608      	mov	r0, r1
 80045da:	4611      	mov	r1, r2
 80045dc:	461a      	mov	r2, r3
 80045de:	4603      	mov	r3, r0
 80045e0:	817b      	strh	r3, [r7, #10]
 80045e2:	460b      	mov	r3, r1
 80045e4:	813b      	strh	r3, [r7, #8]
 80045e6:	4613      	mov	r3, r2
 80045e8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80045f8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004608:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800460a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800460c:	9300      	str	r3, [sp, #0]
 800460e:	6a3b      	ldr	r3, [r7, #32]
 8004610:	2200      	movs	r2, #0
 8004612:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004616:	68f8      	ldr	r0, [r7, #12]
 8004618:	f000 f8c2 	bl	80047a0 <I2C_WaitOnFlagUntilTimeout>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d00d      	beq.n	800463e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800462c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004630:	d103      	bne.n	800463a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004638:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800463a:	2303      	movs	r3, #3
 800463c:	e0aa      	b.n	8004794 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800463e:	897b      	ldrh	r3, [r7, #10]
 8004640:	b2db      	uxtb	r3, r3
 8004642:	461a      	mov	r2, r3
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800464c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800464e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004650:	6a3a      	ldr	r2, [r7, #32]
 8004652:	4952      	ldr	r1, [pc, #328]	@ (800479c <I2C_RequestMemoryRead+0x1cc>)
 8004654:	68f8      	ldr	r0, [r7, #12]
 8004656:	f000 f91d 	bl	8004894 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800465a:	4603      	mov	r3, r0
 800465c:	2b00      	cmp	r3, #0
 800465e:	d001      	beq.n	8004664 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004660:	2301      	movs	r3, #1
 8004662:	e097      	b.n	8004794 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004664:	2300      	movs	r3, #0
 8004666:	617b      	str	r3, [r7, #20]
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	695b      	ldr	r3, [r3, #20]
 800466e:	617b      	str	r3, [r7, #20]
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	699b      	ldr	r3, [r3, #24]
 8004676:	617b      	str	r3, [r7, #20]
 8004678:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800467a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800467c:	6a39      	ldr	r1, [r7, #32]
 800467e:	68f8      	ldr	r0, [r7, #12]
 8004680:	f000 f9a8 	bl	80049d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004684:	4603      	mov	r3, r0
 8004686:	2b00      	cmp	r3, #0
 8004688:	d00d      	beq.n	80046a6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800468e:	2b04      	cmp	r3, #4
 8004690:	d107      	bne.n	80046a2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046a0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	e076      	b.n	8004794 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80046a6:	88fb      	ldrh	r3, [r7, #6]
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	d105      	bne.n	80046b8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80046ac:	893b      	ldrh	r3, [r7, #8]
 80046ae:	b2da      	uxtb	r2, r3
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	611a      	str	r2, [r3, #16]
 80046b6:	e021      	b.n	80046fc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80046b8:	893b      	ldrh	r3, [r7, #8]
 80046ba:	0a1b      	lsrs	r3, r3, #8
 80046bc:	b29b      	uxth	r3, r3
 80046be:	b2da      	uxtb	r2, r3
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80046c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046c8:	6a39      	ldr	r1, [r7, #32]
 80046ca:	68f8      	ldr	r0, [r7, #12]
 80046cc:	f000 f982 	bl	80049d4 <I2C_WaitOnTXEFlagUntilTimeout>
 80046d0:	4603      	mov	r3, r0
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d00d      	beq.n	80046f2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046da:	2b04      	cmp	r3, #4
 80046dc:	d107      	bne.n	80046ee <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	681a      	ldr	r2, [r3, #0]
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046ec:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
 80046f0:	e050      	b.n	8004794 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80046f2:	893b      	ldrh	r3, [r7, #8]
 80046f4:	b2da      	uxtb	r2, r3
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80046fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046fe:	6a39      	ldr	r1, [r7, #32]
 8004700:	68f8      	ldr	r0, [r7, #12]
 8004702:	f000 f967 	bl	80049d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004706:	4603      	mov	r3, r0
 8004708:	2b00      	cmp	r3, #0
 800470a:	d00d      	beq.n	8004728 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004710:	2b04      	cmp	r3, #4
 8004712:	d107      	bne.n	8004724 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004722:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	e035      	b.n	8004794 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004736:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800473a:	9300      	str	r3, [sp, #0]
 800473c:	6a3b      	ldr	r3, [r7, #32]
 800473e:	2200      	movs	r2, #0
 8004740:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004744:	68f8      	ldr	r0, [r7, #12]
 8004746:	f000 f82b 	bl	80047a0 <I2C_WaitOnFlagUntilTimeout>
 800474a:	4603      	mov	r3, r0
 800474c:	2b00      	cmp	r3, #0
 800474e:	d00d      	beq.n	800476c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800475a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800475e:	d103      	bne.n	8004768 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004766:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004768:	2303      	movs	r3, #3
 800476a:	e013      	b.n	8004794 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800476c:	897b      	ldrh	r3, [r7, #10]
 800476e:	b2db      	uxtb	r3, r3
 8004770:	f043 0301 	orr.w	r3, r3, #1
 8004774:	b2da      	uxtb	r2, r3
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800477c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800477e:	6a3a      	ldr	r2, [r7, #32]
 8004780:	4906      	ldr	r1, [pc, #24]	@ (800479c <I2C_RequestMemoryRead+0x1cc>)
 8004782:	68f8      	ldr	r0, [r7, #12]
 8004784:	f000 f886 	bl	8004894 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004788:	4603      	mov	r3, r0
 800478a:	2b00      	cmp	r3, #0
 800478c:	d001      	beq.n	8004792 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e000      	b.n	8004794 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004792:	2300      	movs	r3, #0
}
 8004794:	4618      	mov	r0, r3
 8004796:	3718      	adds	r7, #24
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}
 800479c:	00010002 	.word	0x00010002

080047a0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b084      	sub	sp, #16
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	60f8      	str	r0, [r7, #12]
 80047a8:	60b9      	str	r1, [r7, #8]
 80047aa:	603b      	str	r3, [r7, #0]
 80047ac:	4613      	mov	r3, r2
 80047ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80047b0:	e048      	b.n	8004844 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047b8:	d044      	beq.n	8004844 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047ba:	f7fd fd4f 	bl	800225c <HAL_GetTick>
 80047be:	4602      	mov	r2, r0
 80047c0:	69bb      	ldr	r3, [r7, #24]
 80047c2:	1ad3      	subs	r3, r2, r3
 80047c4:	683a      	ldr	r2, [r7, #0]
 80047c6:	429a      	cmp	r2, r3
 80047c8:	d302      	bcc.n	80047d0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d139      	bne.n	8004844 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	0c1b      	lsrs	r3, r3, #16
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	2b01      	cmp	r3, #1
 80047d8:	d10d      	bne.n	80047f6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	695b      	ldr	r3, [r3, #20]
 80047e0:	43da      	mvns	r2, r3
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	4013      	ands	r3, r2
 80047e6:	b29b      	uxth	r3, r3
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	bf0c      	ite	eq
 80047ec:	2301      	moveq	r3, #1
 80047ee:	2300      	movne	r3, #0
 80047f0:	b2db      	uxtb	r3, r3
 80047f2:	461a      	mov	r2, r3
 80047f4:	e00c      	b.n	8004810 <I2C_WaitOnFlagUntilTimeout+0x70>
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	699b      	ldr	r3, [r3, #24]
 80047fc:	43da      	mvns	r2, r3
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	4013      	ands	r3, r2
 8004802:	b29b      	uxth	r3, r3
 8004804:	2b00      	cmp	r3, #0
 8004806:	bf0c      	ite	eq
 8004808:	2301      	moveq	r3, #1
 800480a:	2300      	movne	r3, #0
 800480c:	b2db      	uxtb	r3, r3
 800480e:	461a      	mov	r2, r3
 8004810:	79fb      	ldrb	r3, [r7, #7]
 8004812:	429a      	cmp	r2, r3
 8004814:	d116      	bne.n	8004844 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2200      	movs	r2, #0
 800481a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2220      	movs	r2, #32
 8004820:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2200      	movs	r2, #0
 8004828:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004830:	f043 0220 	orr.w	r2, r3, #32
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2200      	movs	r2, #0
 800483c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e023      	b.n	800488c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	0c1b      	lsrs	r3, r3, #16
 8004848:	b2db      	uxtb	r3, r3
 800484a:	2b01      	cmp	r3, #1
 800484c:	d10d      	bne.n	800486a <I2C_WaitOnFlagUntilTimeout+0xca>
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	695b      	ldr	r3, [r3, #20]
 8004854:	43da      	mvns	r2, r3
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	4013      	ands	r3, r2
 800485a:	b29b      	uxth	r3, r3
 800485c:	2b00      	cmp	r3, #0
 800485e:	bf0c      	ite	eq
 8004860:	2301      	moveq	r3, #1
 8004862:	2300      	movne	r3, #0
 8004864:	b2db      	uxtb	r3, r3
 8004866:	461a      	mov	r2, r3
 8004868:	e00c      	b.n	8004884 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	699b      	ldr	r3, [r3, #24]
 8004870:	43da      	mvns	r2, r3
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	4013      	ands	r3, r2
 8004876:	b29b      	uxth	r3, r3
 8004878:	2b00      	cmp	r3, #0
 800487a:	bf0c      	ite	eq
 800487c:	2301      	moveq	r3, #1
 800487e:	2300      	movne	r3, #0
 8004880:	b2db      	uxtb	r3, r3
 8004882:	461a      	mov	r2, r3
 8004884:	79fb      	ldrb	r3, [r7, #7]
 8004886:	429a      	cmp	r2, r3
 8004888:	d093      	beq.n	80047b2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800488a:	2300      	movs	r3, #0
}
 800488c:	4618      	mov	r0, r3
 800488e:	3710      	adds	r7, #16
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}

08004894 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b084      	sub	sp, #16
 8004898:	af00      	add	r7, sp, #0
 800489a:	60f8      	str	r0, [r7, #12]
 800489c:	60b9      	str	r1, [r7, #8]
 800489e:	607a      	str	r2, [r7, #4]
 80048a0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80048a2:	e071      	b.n	8004988 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	695b      	ldr	r3, [r3, #20]
 80048aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048b2:	d123      	bne.n	80048fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048c2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80048cc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2200      	movs	r2, #0
 80048d2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2220      	movs	r2, #32
 80048d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2200      	movs	r2, #0
 80048e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048e8:	f043 0204 	orr.w	r2, r3, #4
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2200      	movs	r2, #0
 80048f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	e067      	b.n	80049cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004902:	d041      	beq.n	8004988 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004904:	f7fd fcaa 	bl	800225c <HAL_GetTick>
 8004908:	4602      	mov	r2, r0
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	1ad3      	subs	r3, r2, r3
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	429a      	cmp	r2, r3
 8004912:	d302      	bcc.n	800491a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d136      	bne.n	8004988 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	0c1b      	lsrs	r3, r3, #16
 800491e:	b2db      	uxtb	r3, r3
 8004920:	2b01      	cmp	r3, #1
 8004922:	d10c      	bne.n	800493e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	695b      	ldr	r3, [r3, #20]
 800492a:	43da      	mvns	r2, r3
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	4013      	ands	r3, r2
 8004930:	b29b      	uxth	r3, r3
 8004932:	2b00      	cmp	r3, #0
 8004934:	bf14      	ite	ne
 8004936:	2301      	movne	r3, #1
 8004938:	2300      	moveq	r3, #0
 800493a:	b2db      	uxtb	r3, r3
 800493c:	e00b      	b.n	8004956 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	699b      	ldr	r3, [r3, #24]
 8004944:	43da      	mvns	r2, r3
 8004946:	68bb      	ldr	r3, [r7, #8]
 8004948:	4013      	ands	r3, r2
 800494a:	b29b      	uxth	r3, r3
 800494c:	2b00      	cmp	r3, #0
 800494e:	bf14      	ite	ne
 8004950:	2301      	movne	r3, #1
 8004952:	2300      	moveq	r3, #0
 8004954:	b2db      	uxtb	r3, r3
 8004956:	2b00      	cmp	r3, #0
 8004958:	d016      	beq.n	8004988 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2200      	movs	r2, #0
 800495e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2220      	movs	r2, #32
 8004964:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2200      	movs	r2, #0
 800496c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004974:	f043 0220 	orr.w	r2, r3, #32
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2200      	movs	r2, #0
 8004980:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004984:	2301      	movs	r3, #1
 8004986:	e021      	b.n	80049cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	0c1b      	lsrs	r3, r3, #16
 800498c:	b2db      	uxtb	r3, r3
 800498e:	2b01      	cmp	r3, #1
 8004990:	d10c      	bne.n	80049ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	695b      	ldr	r3, [r3, #20]
 8004998:	43da      	mvns	r2, r3
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	4013      	ands	r3, r2
 800499e:	b29b      	uxth	r3, r3
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	bf14      	ite	ne
 80049a4:	2301      	movne	r3, #1
 80049a6:	2300      	moveq	r3, #0
 80049a8:	b2db      	uxtb	r3, r3
 80049aa:	e00b      	b.n	80049c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	699b      	ldr	r3, [r3, #24]
 80049b2:	43da      	mvns	r2, r3
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	4013      	ands	r3, r2
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	bf14      	ite	ne
 80049be:	2301      	movne	r3, #1
 80049c0:	2300      	moveq	r3, #0
 80049c2:	b2db      	uxtb	r3, r3
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	f47f af6d 	bne.w	80048a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80049ca:	2300      	movs	r3, #0
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	3710      	adds	r7, #16
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}

080049d4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b084      	sub	sp, #16
 80049d8:	af00      	add	r7, sp, #0
 80049da:	60f8      	str	r0, [r7, #12]
 80049dc:	60b9      	str	r1, [r7, #8]
 80049de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80049e0:	e034      	b.n	8004a4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80049e2:	68f8      	ldr	r0, [r7, #12]
 80049e4:	f000 f8e3 	bl	8004bae <I2C_IsAcknowledgeFailed>
 80049e8:	4603      	mov	r3, r0
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d001      	beq.n	80049f2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e034      	b.n	8004a5c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049f8:	d028      	beq.n	8004a4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049fa:	f7fd fc2f 	bl	800225c <HAL_GetTick>
 80049fe:	4602      	mov	r2, r0
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	1ad3      	subs	r3, r2, r3
 8004a04:	68ba      	ldr	r2, [r7, #8]
 8004a06:	429a      	cmp	r2, r3
 8004a08:	d302      	bcc.n	8004a10 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d11d      	bne.n	8004a4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	695b      	ldr	r3, [r3, #20]
 8004a16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a1a:	2b80      	cmp	r3, #128	@ 0x80
 8004a1c:	d016      	beq.n	8004a4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2200      	movs	r2, #0
 8004a22:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2220      	movs	r2, #32
 8004a28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a38:	f043 0220 	orr.w	r2, r3, #32
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2200      	movs	r2, #0
 8004a44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e007      	b.n	8004a5c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	695b      	ldr	r3, [r3, #20]
 8004a52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a56:	2b80      	cmp	r3, #128	@ 0x80
 8004a58:	d1c3      	bne.n	80049e2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004a5a:	2300      	movs	r3, #0
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3710      	adds	r7, #16
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}

08004a64 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b084      	sub	sp, #16
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	60f8      	str	r0, [r7, #12]
 8004a6c:	60b9      	str	r1, [r7, #8]
 8004a6e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004a70:	e034      	b.n	8004adc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004a72:	68f8      	ldr	r0, [r7, #12]
 8004a74:	f000 f89b 	bl	8004bae <I2C_IsAcknowledgeFailed>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d001      	beq.n	8004a82 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e034      	b.n	8004aec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a88:	d028      	beq.n	8004adc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a8a:	f7fd fbe7 	bl	800225c <HAL_GetTick>
 8004a8e:	4602      	mov	r2, r0
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	1ad3      	subs	r3, r2, r3
 8004a94:	68ba      	ldr	r2, [r7, #8]
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d302      	bcc.n	8004aa0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d11d      	bne.n	8004adc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	695b      	ldr	r3, [r3, #20]
 8004aa6:	f003 0304 	and.w	r3, r3, #4
 8004aaa:	2b04      	cmp	r3, #4
 8004aac:	d016      	beq.n	8004adc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2220      	movs	r2, #32
 8004ab8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ac8:	f043 0220 	orr.w	r2, r3, #32
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	e007      	b.n	8004aec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	695b      	ldr	r3, [r3, #20]
 8004ae2:	f003 0304 	and.w	r3, r3, #4
 8004ae6:	2b04      	cmp	r3, #4
 8004ae8:	d1c3      	bne.n	8004a72 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004aea:	2300      	movs	r3, #0
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	3710      	adds	r7, #16
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}

08004af4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b084      	sub	sp, #16
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	60b9      	str	r1, [r7, #8]
 8004afe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004b00:	e049      	b.n	8004b96 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	695b      	ldr	r3, [r3, #20]
 8004b08:	f003 0310 	and.w	r3, r3, #16
 8004b0c:	2b10      	cmp	r3, #16
 8004b0e:	d119      	bne.n	8004b44 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f06f 0210 	mvn.w	r2, #16
 8004b18:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2220      	movs	r2, #32
 8004b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	e030      	b.n	8004ba6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b44:	f7fd fb8a 	bl	800225c <HAL_GetTick>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	68ba      	ldr	r2, [r7, #8]
 8004b50:	429a      	cmp	r2, r3
 8004b52:	d302      	bcc.n	8004b5a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d11d      	bne.n	8004b96 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	695b      	ldr	r3, [r3, #20]
 8004b60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b64:	2b40      	cmp	r3, #64	@ 0x40
 8004b66:	d016      	beq.n	8004b96 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2220      	movs	r2, #32
 8004b72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b82:	f043 0220 	orr.w	r2, r3, #32
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	e007      	b.n	8004ba6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	695b      	ldr	r3, [r3, #20]
 8004b9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ba0:	2b40      	cmp	r3, #64	@ 0x40
 8004ba2:	d1ae      	bne.n	8004b02 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004ba4:	2300      	movs	r3, #0
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3710      	adds	r7, #16
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}

08004bae <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004bae:	b480      	push	{r7}
 8004bb0:	b083      	sub	sp, #12
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	695b      	ldr	r3, [r3, #20]
 8004bbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bc4:	d11b      	bne.n	8004bfe <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004bce:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2220      	movs	r2, #32
 8004bda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2200      	movs	r2, #0
 8004be2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bea:	f043 0204 	orr.w	r2, r3, #4
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e000      	b.n	8004c00 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004bfe:	2300      	movs	r3, #0
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	370c      	adds	r7, #12
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bc80      	pop	{r7}
 8004c08:	4770      	bx	lr
	...

08004c0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b086      	sub	sp, #24
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d101      	bne.n	8004c1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	e304      	b.n	8005228 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f003 0301 	and.w	r3, r3, #1
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	f000 8087 	beq.w	8004d3a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c2c:	4b92      	ldr	r3, [pc, #584]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	f003 030c 	and.w	r3, r3, #12
 8004c34:	2b04      	cmp	r3, #4
 8004c36:	d00c      	beq.n	8004c52 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004c38:	4b8f      	ldr	r3, [pc, #572]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	f003 030c 	and.w	r3, r3, #12
 8004c40:	2b08      	cmp	r3, #8
 8004c42:	d112      	bne.n	8004c6a <HAL_RCC_OscConfig+0x5e>
 8004c44:	4b8c      	ldr	r3, [pc, #560]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c50:	d10b      	bne.n	8004c6a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c52:	4b89      	ldr	r3, [pc, #548]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d06c      	beq.n	8004d38 <HAL_RCC_OscConfig+0x12c>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d168      	bne.n	8004d38 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	e2de      	b.n	8005228 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c72:	d106      	bne.n	8004c82 <HAL_RCC_OscConfig+0x76>
 8004c74:	4b80      	ldr	r3, [pc, #512]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a7f      	ldr	r2, [pc, #508]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004c7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c7e:	6013      	str	r3, [r2, #0]
 8004c80:	e02e      	b.n	8004ce0 <HAL_RCC_OscConfig+0xd4>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	689b      	ldr	r3, [r3, #8]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d10c      	bne.n	8004ca4 <HAL_RCC_OscConfig+0x98>
 8004c8a:	4b7b      	ldr	r3, [pc, #492]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a7a      	ldr	r2, [pc, #488]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004c90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c94:	6013      	str	r3, [r2, #0]
 8004c96:	4b78      	ldr	r3, [pc, #480]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4a77      	ldr	r2, [pc, #476]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004c9c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004ca0:	6013      	str	r3, [r2, #0]
 8004ca2:	e01d      	b.n	8004ce0 <HAL_RCC_OscConfig+0xd4>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004cac:	d10c      	bne.n	8004cc8 <HAL_RCC_OscConfig+0xbc>
 8004cae:	4b72      	ldr	r3, [pc, #456]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a71      	ldr	r2, [pc, #452]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004cb4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004cb8:	6013      	str	r3, [r2, #0]
 8004cba:	4b6f      	ldr	r3, [pc, #444]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a6e      	ldr	r2, [pc, #440]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004cc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cc4:	6013      	str	r3, [r2, #0]
 8004cc6:	e00b      	b.n	8004ce0 <HAL_RCC_OscConfig+0xd4>
 8004cc8:	4b6b      	ldr	r3, [pc, #428]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a6a      	ldr	r2, [pc, #424]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004cce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004cd2:	6013      	str	r3, [r2, #0]
 8004cd4:	4b68      	ldr	r3, [pc, #416]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a67      	ldr	r2, [pc, #412]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004cda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004cde:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d013      	beq.n	8004d10 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ce8:	f7fd fab8 	bl	800225c <HAL_GetTick>
 8004cec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cee:	e008      	b.n	8004d02 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004cf0:	f7fd fab4 	bl	800225c <HAL_GetTick>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	1ad3      	subs	r3, r2, r3
 8004cfa:	2b64      	cmp	r3, #100	@ 0x64
 8004cfc:	d901      	bls.n	8004d02 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004cfe:	2303      	movs	r3, #3
 8004d00:	e292      	b.n	8005228 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d02:	4b5d      	ldr	r3, [pc, #372]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d0f0      	beq.n	8004cf0 <HAL_RCC_OscConfig+0xe4>
 8004d0e:	e014      	b.n	8004d3a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d10:	f7fd faa4 	bl	800225c <HAL_GetTick>
 8004d14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d16:	e008      	b.n	8004d2a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d18:	f7fd faa0 	bl	800225c <HAL_GetTick>
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	693b      	ldr	r3, [r7, #16]
 8004d20:	1ad3      	subs	r3, r2, r3
 8004d22:	2b64      	cmp	r3, #100	@ 0x64
 8004d24:	d901      	bls.n	8004d2a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004d26:	2303      	movs	r3, #3
 8004d28:	e27e      	b.n	8005228 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d2a:	4b53      	ldr	r3, [pc, #332]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d1f0      	bne.n	8004d18 <HAL_RCC_OscConfig+0x10c>
 8004d36:	e000      	b.n	8004d3a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f003 0302 	and.w	r3, r3, #2
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d063      	beq.n	8004e0e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004d46:	4b4c      	ldr	r3, [pc, #304]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	f003 030c 	and.w	r3, r3, #12
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d00b      	beq.n	8004d6a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004d52:	4b49      	ldr	r3, [pc, #292]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	f003 030c 	and.w	r3, r3, #12
 8004d5a:	2b08      	cmp	r3, #8
 8004d5c:	d11c      	bne.n	8004d98 <HAL_RCC_OscConfig+0x18c>
 8004d5e:	4b46      	ldr	r3, [pc, #280]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d116      	bne.n	8004d98 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d6a:	4b43      	ldr	r3, [pc, #268]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 0302 	and.w	r3, r3, #2
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d005      	beq.n	8004d82 <HAL_RCC_OscConfig+0x176>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	695b      	ldr	r3, [r3, #20]
 8004d7a:	2b01      	cmp	r3, #1
 8004d7c:	d001      	beq.n	8004d82 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e252      	b.n	8005228 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d82:	4b3d      	ldr	r3, [pc, #244]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	699b      	ldr	r3, [r3, #24]
 8004d8e:	00db      	lsls	r3, r3, #3
 8004d90:	4939      	ldr	r1, [pc, #228]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004d92:	4313      	orrs	r3, r2
 8004d94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d96:	e03a      	b.n	8004e0e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	695b      	ldr	r3, [r3, #20]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d020      	beq.n	8004de2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004da0:	4b36      	ldr	r3, [pc, #216]	@ (8004e7c <HAL_RCC_OscConfig+0x270>)
 8004da2:	2201      	movs	r2, #1
 8004da4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004da6:	f7fd fa59 	bl	800225c <HAL_GetTick>
 8004daa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dac:	e008      	b.n	8004dc0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004dae:	f7fd fa55 	bl	800225c <HAL_GetTick>
 8004db2:	4602      	mov	r2, r0
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	1ad3      	subs	r3, r2, r3
 8004db8:	2b02      	cmp	r3, #2
 8004dba:	d901      	bls.n	8004dc0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004dbc:	2303      	movs	r3, #3
 8004dbe:	e233      	b.n	8005228 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dc0:	4b2d      	ldr	r3, [pc, #180]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f003 0302 	and.w	r3, r3, #2
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d0f0      	beq.n	8004dae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dcc:	4b2a      	ldr	r3, [pc, #168]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	699b      	ldr	r3, [r3, #24]
 8004dd8:	00db      	lsls	r3, r3, #3
 8004dda:	4927      	ldr	r1, [pc, #156]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	600b      	str	r3, [r1, #0]
 8004de0:	e015      	b.n	8004e0e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004de2:	4b26      	ldr	r3, [pc, #152]	@ (8004e7c <HAL_RCC_OscConfig+0x270>)
 8004de4:	2200      	movs	r2, #0
 8004de6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004de8:	f7fd fa38 	bl	800225c <HAL_GetTick>
 8004dec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004dee:	e008      	b.n	8004e02 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004df0:	f7fd fa34 	bl	800225c <HAL_GetTick>
 8004df4:	4602      	mov	r2, r0
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	1ad3      	subs	r3, r2, r3
 8004dfa:	2b02      	cmp	r3, #2
 8004dfc:	d901      	bls.n	8004e02 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004dfe:	2303      	movs	r3, #3
 8004e00:	e212      	b.n	8005228 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e02:	4b1d      	ldr	r3, [pc, #116]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f003 0302 	and.w	r3, r3, #2
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d1f0      	bne.n	8004df0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f003 0308 	and.w	r3, r3, #8
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d03a      	beq.n	8004e90 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	69db      	ldr	r3, [r3, #28]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d019      	beq.n	8004e56 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e22:	4b17      	ldr	r3, [pc, #92]	@ (8004e80 <HAL_RCC_OscConfig+0x274>)
 8004e24:	2201      	movs	r2, #1
 8004e26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e28:	f7fd fa18 	bl	800225c <HAL_GetTick>
 8004e2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e2e:	e008      	b.n	8004e42 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e30:	f7fd fa14 	bl	800225c <HAL_GetTick>
 8004e34:	4602      	mov	r2, r0
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	1ad3      	subs	r3, r2, r3
 8004e3a:	2b02      	cmp	r3, #2
 8004e3c:	d901      	bls.n	8004e42 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004e3e:	2303      	movs	r3, #3
 8004e40:	e1f2      	b.n	8005228 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e42:	4b0d      	ldr	r3, [pc, #52]	@ (8004e78 <HAL_RCC_OscConfig+0x26c>)
 8004e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e46:	f003 0302 	and.w	r3, r3, #2
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d0f0      	beq.n	8004e30 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004e4e:	2001      	movs	r0, #1
 8004e50:	f000 fbca 	bl	80055e8 <RCC_Delay>
 8004e54:	e01c      	b.n	8004e90 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e56:	4b0a      	ldr	r3, [pc, #40]	@ (8004e80 <HAL_RCC_OscConfig+0x274>)
 8004e58:	2200      	movs	r2, #0
 8004e5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e5c:	f7fd f9fe 	bl	800225c <HAL_GetTick>
 8004e60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e62:	e00f      	b.n	8004e84 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e64:	f7fd f9fa 	bl	800225c <HAL_GetTick>
 8004e68:	4602      	mov	r2, r0
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	1ad3      	subs	r3, r2, r3
 8004e6e:	2b02      	cmp	r3, #2
 8004e70:	d908      	bls.n	8004e84 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004e72:	2303      	movs	r3, #3
 8004e74:	e1d8      	b.n	8005228 <HAL_RCC_OscConfig+0x61c>
 8004e76:	bf00      	nop
 8004e78:	40021000 	.word	0x40021000
 8004e7c:	42420000 	.word	0x42420000
 8004e80:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e84:	4b9b      	ldr	r3, [pc, #620]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8004e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e88:	f003 0302 	and.w	r3, r3, #2
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d1e9      	bne.n	8004e64 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f003 0304 	and.w	r3, r3, #4
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	f000 80a6 	beq.w	8004fea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ea2:	4b94      	ldr	r3, [pc, #592]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8004ea4:	69db      	ldr	r3, [r3, #28]
 8004ea6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d10d      	bne.n	8004eca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004eae:	4b91      	ldr	r3, [pc, #580]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8004eb0:	69db      	ldr	r3, [r3, #28]
 8004eb2:	4a90      	ldr	r2, [pc, #576]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8004eb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004eb8:	61d3      	str	r3, [r2, #28]
 8004eba:	4b8e      	ldr	r3, [pc, #568]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8004ebc:	69db      	ldr	r3, [r3, #28]
 8004ebe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ec2:	60bb      	str	r3, [r7, #8]
 8004ec4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004eca:	4b8b      	ldr	r3, [pc, #556]	@ (80050f8 <HAL_RCC_OscConfig+0x4ec>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d118      	bne.n	8004f08 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ed6:	4b88      	ldr	r3, [pc, #544]	@ (80050f8 <HAL_RCC_OscConfig+0x4ec>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a87      	ldr	r2, [pc, #540]	@ (80050f8 <HAL_RCC_OscConfig+0x4ec>)
 8004edc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ee0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ee2:	f7fd f9bb 	bl	800225c <HAL_GetTick>
 8004ee6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ee8:	e008      	b.n	8004efc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004eea:	f7fd f9b7 	bl	800225c <HAL_GetTick>
 8004eee:	4602      	mov	r2, r0
 8004ef0:	693b      	ldr	r3, [r7, #16]
 8004ef2:	1ad3      	subs	r3, r2, r3
 8004ef4:	2b64      	cmp	r3, #100	@ 0x64
 8004ef6:	d901      	bls.n	8004efc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004ef8:	2303      	movs	r3, #3
 8004efa:	e195      	b.n	8005228 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004efc:	4b7e      	ldr	r3, [pc, #504]	@ (80050f8 <HAL_RCC_OscConfig+0x4ec>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d0f0      	beq.n	8004eea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	691b      	ldr	r3, [r3, #16]
 8004f0c:	2b01      	cmp	r3, #1
 8004f0e:	d106      	bne.n	8004f1e <HAL_RCC_OscConfig+0x312>
 8004f10:	4b78      	ldr	r3, [pc, #480]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8004f12:	6a1b      	ldr	r3, [r3, #32]
 8004f14:	4a77      	ldr	r2, [pc, #476]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8004f16:	f043 0301 	orr.w	r3, r3, #1
 8004f1a:	6213      	str	r3, [r2, #32]
 8004f1c:	e02d      	b.n	8004f7a <HAL_RCC_OscConfig+0x36e>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	691b      	ldr	r3, [r3, #16]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d10c      	bne.n	8004f40 <HAL_RCC_OscConfig+0x334>
 8004f26:	4b73      	ldr	r3, [pc, #460]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8004f28:	6a1b      	ldr	r3, [r3, #32]
 8004f2a:	4a72      	ldr	r2, [pc, #456]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8004f2c:	f023 0301 	bic.w	r3, r3, #1
 8004f30:	6213      	str	r3, [r2, #32]
 8004f32:	4b70      	ldr	r3, [pc, #448]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8004f34:	6a1b      	ldr	r3, [r3, #32]
 8004f36:	4a6f      	ldr	r2, [pc, #444]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8004f38:	f023 0304 	bic.w	r3, r3, #4
 8004f3c:	6213      	str	r3, [r2, #32]
 8004f3e:	e01c      	b.n	8004f7a <HAL_RCC_OscConfig+0x36e>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	691b      	ldr	r3, [r3, #16]
 8004f44:	2b05      	cmp	r3, #5
 8004f46:	d10c      	bne.n	8004f62 <HAL_RCC_OscConfig+0x356>
 8004f48:	4b6a      	ldr	r3, [pc, #424]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8004f4a:	6a1b      	ldr	r3, [r3, #32]
 8004f4c:	4a69      	ldr	r2, [pc, #420]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8004f4e:	f043 0304 	orr.w	r3, r3, #4
 8004f52:	6213      	str	r3, [r2, #32]
 8004f54:	4b67      	ldr	r3, [pc, #412]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8004f56:	6a1b      	ldr	r3, [r3, #32]
 8004f58:	4a66      	ldr	r2, [pc, #408]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8004f5a:	f043 0301 	orr.w	r3, r3, #1
 8004f5e:	6213      	str	r3, [r2, #32]
 8004f60:	e00b      	b.n	8004f7a <HAL_RCC_OscConfig+0x36e>
 8004f62:	4b64      	ldr	r3, [pc, #400]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8004f64:	6a1b      	ldr	r3, [r3, #32]
 8004f66:	4a63      	ldr	r2, [pc, #396]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8004f68:	f023 0301 	bic.w	r3, r3, #1
 8004f6c:	6213      	str	r3, [r2, #32]
 8004f6e:	4b61      	ldr	r3, [pc, #388]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8004f70:	6a1b      	ldr	r3, [r3, #32]
 8004f72:	4a60      	ldr	r2, [pc, #384]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8004f74:	f023 0304 	bic.w	r3, r3, #4
 8004f78:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	691b      	ldr	r3, [r3, #16]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d015      	beq.n	8004fae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f82:	f7fd f96b 	bl	800225c <HAL_GetTick>
 8004f86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f88:	e00a      	b.n	8004fa0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f8a:	f7fd f967 	bl	800225c <HAL_GetTick>
 8004f8e:	4602      	mov	r2, r0
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	1ad3      	subs	r3, r2, r3
 8004f94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d901      	bls.n	8004fa0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004f9c:	2303      	movs	r3, #3
 8004f9e:	e143      	b.n	8005228 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fa0:	4b54      	ldr	r3, [pc, #336]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8004fa2:	6a1b      	ldr	r3, [r3, #32]
 8004fa4:	f003 0302 	and.w	r3, r3, #2
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d0ee      	beq.n	8004f8a <HAL_RCC_OscConfig+0x37e>
 8004fac:	e014      	b.n	8004fd8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fae:	f7fd f955 	bl	800225c <HAL_GetTick>
 8004fb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004fb4:	e00a      	b.n	8004fcc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fb6:	f7fd f951 	bl	800225c <HAL_GetTick>
 8004fba:	4602      	mov	r2, r0
 8004fbc:	693b      	ldr	r3, [r7, #16]
 8004fbe:	1ad3      	subs	r3, r2, r3
 8004fc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d901      	bls.n	8004fcc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004fc8:	2303      	movs	r3, #3
 8004fca:	e12d      	b.n	8005228 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004fcc:	4b49      	ldr	r3, [pc, #292]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8004fce:	6a1b      	ldr	r3, [r3, #32]
 8004fd0:	f003 0302 	and.w	r3, r3, #2
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d1ee      	bne.n	8004fb6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004fd8:	7dfb      	ldrb	r3, [r7, #23]
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d105      	bne.n	8004fea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fde:	4b45      	ldr	r3, [pc, #276]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8004fe0:	69db      	ldr	r3, [r3, #28]
 8004fe2:	4a44      	ldr	r2, [pc, #272]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8004fe4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004fe8:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	f000 808c 	beq.w	800510c <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8004ff4:	4b3f      	ldr	r3, [pc, #252]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ffc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005000:	d10e      	bne.n	8005020 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8005002:	4b3c      	ldr	r3, [pc, #240]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 800500a:	2b08      	cmp	r3, #8
 800500c:	d108      	bne.n	8005020 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 800500e:	4b39      	ldr	r3, [pc, #228]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8005010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005012:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8005016:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800501a:	d101      	bne.n	8005020 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 800501c:	2301      	movs	r3, #1
 800501e:	e103      	b.n	8005228 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005024:	2b02      	cmp	r3, #2
 8005026:	d14e      	bne.n	80050c6 <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8005028:	4b32      	ldr	r3, [pc, #200]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005030:	2b00      	cmp	r3, #0
 8005032:	d009      	beq.n	8005048 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8005034:	4b2f      	ldr	r3, [pc, #188]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8005036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005038:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8005040:	429a      	cmp	r2, r3
 8005042:	d001      	beq.n	8005048 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8005044:	2301      	movs	r3, #1
 8005046:	e0ef      	b.n	8005228 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8005048:	4b2c      	ldr	r3, [pc, #176]	@ (80050fc <HAL_RCC_OscConfig+0x4f0>)
 800504a:	2200      	movs	r2, #0
 800504c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800504e:	f7fd f905 	bl	800225c <HAL_GetTick>
 8005052:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8005054:	e008      	b.n	8005068 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005056:	f7fd f901 	bl	800225c <HAL_GetTick>
 800505a:	4602      	mov	r2, r0
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	2b64      	cmp	r3, #100	@ 0x64
 8005062:	d901      	bls.n	8005068 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005064:	2303      	movs	r3, #3
 8005066:	e0df      	b.n	8005228 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8005068:	4b22      	ldr	r3, [pc, #136]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005070:	2b00      	cmp	r3, #0
 8005072:	d1f0      	bne.n	8005056 <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8005074:	4b1f      	ldr	r3, [pc, #124]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8005076:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005078:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005080:	491c      	ldr	r1, [pc, #112]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8005082:	4313      	orrs	r3, r2
 8005084:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8005086:	4b1b      	ldr	r3, [pc, #108]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8005088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800508a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005092:	4918      	ldr	r1, [pc, #96]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 8005094:	4313      	orrs	r3, r2
 8005096:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8005098:	4b18      	ldr	r3, [pc, #96]	@ (80050fc <HAL_RCC_OscConfig+0x4f0>)
 800509a:	2201      	movs	r2, #1
 800509c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800509e:	f7fd f8dd 	bl	800225c <HAL_GetTick>
 80050a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 80050a4:	e008      	b.n	80050b8 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80050a6:	f7fd f8d9 	bl	800225c <HAL_GetTick>
 80050aa:	4602      	mov	r2, r0
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	1ad3      	subs	r3, r2, r3
 80050b0:	2b64      	cmp	r3, #100	@ 0x64
 80050b2:	d901      	bls.n	80050b8 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 80050b4:	2303      	movs	r3, #3
 80050b6:	e0b7      	b.n	8005228 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 80050b8:	4b0e      	ldr	r3, [pc, #56]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d0f0      	beq.n	80050a6 <HAL_RCC_OscConfig+0x49a>
 80050c4:	e022      	b.n	800510c <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 80050c6:	4b0b      	ldr	r3, [pc, #44]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 80050c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050ca:	4a0a      	ldr	r2, [pc, #40]	@ (80050f4 <HAL_RCC_OscConfig+0x4e8>)
 80050cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80050d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 80050d2:	4b0a      	ldr	r3, [pc, #40]	@ (80050fc <HAL_RCC_OscConfig+0x4f0>)
 80050d4:	2200      	movs	r2, #0
 80050d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050d8:	f7fd f8c0 	bl	800225c <HAL_GetTick>
 80050dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 80050de:	e00f      	b.n	8005100 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80050e0:	f7fd f8bc 	bl	800225c <HAL_GetTick>
 80050e4:	4602      	mov	r2, r0
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	1ad3      	subs	r3, r2, r3
 80050ea:	2b64      	cmp	r3, #100	@ 0x64
 80050ec:	d908      	bls.n	8005100 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 80050ee:	2303      	movs	r3, #3
 80050f0:	e09a      	b.n	8005228 <HAL_RCC_OscConfig+0x61c>
 80050f2:	bf00      	nop
 80050f4:	40021000 	.word	0x40021000
 80050f8:	40007000 	.word	0x40007000
 80050fc:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8005100:	4b4b      	ldr	r3, [pc, #300]	@ (8005230 <HAL_RCC_OscConfig+0x624>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005108:	2b00      	cmp	r3, #0
 800510a:	d1e9      	bne.n	80050e0 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6a1b      	ldr	r3, [r3, #32]
 8005110:	2b00      	cmp	r3, #0
 8005112:	f000 8088 	beq.w	8005226 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005116:	4b46      	ldr	r3, [pc, #280]	@ (8005230 <HAL_RCC_OscConfig+0x624>)
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	f003 030c 	and.w	r3, r3, #12
 800511e:	2b08      	cmp	r3, #8
 8005120:	d068      	beq.n	80051f4 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6a1b      	ldr	r3, [r3, #32]
 8005126:	2b02      	cmp	r3, #2
 8005128:	d14d      	bne.n	80051c6 <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800512a:	4b42      	ldr	r3, [pc, #264]	@ (8005234 <HAL_RCC_OscConfig+0x628>)
 800512c:	2200      	movs	r2, #0
 800512e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005130:	f7fd f894 	bl	800225c <HAL_GetTick>
 8005134:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005136:	e008      	b.n	800514a <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005138:	f7fd f890 	bl	800225c <HAL_GetTick>
 800513c:	4602      	mov	r2, r0
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	1ad3      	subs	r3, r2, r3
 8005142:	2b02      	cmp	r3, #2
 8005144:	d901      	bls.n	800514a <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 8005146:	2303      	movs	r3, #3
 8005148:	e06e      	b.n	8005228 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800514a:	4b39      	ldr	r3, [pc, #228]	@ (8005230 <HAL_RCC_OscConfig+0x624>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005152:	2b00      	cmp	r3, #0
 8005154:	d1f0      	bne.n	8005138 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800515a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800515e:	d10f      	bne.n	8005180 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8005160:	4b33      	ldr	r3, [pc, #204]	@ (8005230 <HAL_RCC_OscConfig+0x624>)
 8005162:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	4931      	ldr	r1, [pc, #196]	@ (8005230 <HAL_RCC_OscConfig+0x624>)
 800516a:	4313      	orrs	r3, r2
 800516c:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800516e:	4b30      	ldr	r3, [pc, #192]	@ (8005230 <HAL_RCC_OscConfig+0x624>)
 8005170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005172:	f023 020f 	bic.w	r2, r3, #15
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	492d      	ldr	r1, [pc, #180]	@ (8005230 <HAL_RCC_OscConfig+0x624>)
 800517c:	4313      	orrs	r3, r2
 800517e:	62cb      	str	r3, [r1, #44]	@ 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005180:	4b2b      	ldr	r3, [pc, #172]	@ (8005230 <HAL_RCC_OscConfig+0x624>)
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005190:	430b      	orrs	r3, r1
 8005192:	4927      	ldr	r1, [pc, #156]	@ (8005230 <HAL_RCC_OscConfig+0x624>)
 8005194:	4313      	orrs	r3, r2
 8005196:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005198:	4b26      	ldr	r3, [pc, #152]	@ (8005234 <HAL_RCC_OscConfig+0x628>)
 800519a:	2201      	movs	r2, #1
 800519c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800519e:	f7fd f85d 	bl	800225c <HAL_GetTick>
 80051a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80051a4:	e008      	b.n	80051b8 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051a6:	f7fd f859 	bl	800225c <HAL_GetTick>
 80051aa:	4602      	mov	r2, r0
 80051ac:	693b      	ldr	r3, [r7, #16]
 80051ae:	1ad3      	subs	r3, r2, r3
 80051b0:	2b02      	cmp	r3, #2
 80051b2:	d901      	bls.n	80051b8 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 80051b4:	2303      	movs	r3, #3
 80051b6:	e037      	b.n	8005228 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80051b8:	4b1d      	ldr	r3, [pc, #116]	@ (8005230 <HAL_RCC_OscConfig+0x624>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d0f0      	beq.n	80051a6 <HAL_RCC_OscConfig+0x59a>
 80051c4:	e02f      	b.n	8005226 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051c6:	4b1b      	ldr	r3, [pc, #108]	@ (8005234 <HAL_RCC_OscConfig+0x628>)
 80051c8:	2200      	movs	r2, #0
 80051ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051cc:	f7fd f846 	bl	800225c <HAL_GetTick>
 80051d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051d2:	e008      	b.n	80051e6 <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051d4:	f7fd f842 	bl	800225c <HAL_GetTick>
 80051d8:	4602      	mov	r2, r0
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	1ad3      	subs	r3, r2, r3
 80051de:	2b02      	cmp	r3, #2
 80051e0:	d901      	bls.n	80051e6 <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 80051e2:	2303      	movs	r3, #3
 80051e4:	e020      	b.n	8005228 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051e6:	4b12      	ldr	r3, [pc, #72]	@ (8005230 <HAL_RCC_OscConfig+0x624>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d1f0      	bne.n	80051d4 <HAL_RCC_OscConfig+0x5c8>
 80051f2:	e018      	b.n	8005226 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6a1b      	ldr	r3, [r3, #32]
 80051f8:	2b01      	cmp	r3, #1
 80051fa:	d101      	bne.n	8005200 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	e013      	b.n	8005228 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005200:	4b0b      	ldr	r3, [pc, #44]	@ (8005230 <HAL_RCC_OscConfig+0x624>)
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005210:	429a      	cmp	r2, r3
 8005212:	d106      	bne.n	8005222 <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800521e:	429a      	cmp	r2, r3
 8005220:	d001      	beq.n	8005226 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8005222:	2301      	movs	r3, #1
 8005224:	e000      	b.n	8005228 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 8005226:	2300      	movs	r3, #0
}
 8005228:	4618      	mov	r0, r3
 800522a:	3718      	adds	r7, #24
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}
 8005230:	40021000 	.word	0x40021000
 8005234:	42420060 	.word	0x42420060

08005238 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b084      	sub	sp, #16
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
 8005240:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d101      	bne.n	800524c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	e0d0      	b.n	80053ee <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800524c:	4b6a      	ldr	r3, [pc, #424]	@ (80053f8 <HAL_RCC_ClockConfig+0x1c0>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f003 0307 	and.w	r3, r3, #7
 8005254:	683a      	ldr	r2, [r7, #0]
 8005256:	429a      	cmp	r2, r3
 8005258:	d910      	bls.n	800527c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800525a:	4b67      	ldr	r3, [pc, #412]	@ (80053f8 <HAL_RCC_ClockConfig+0x1c0>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f023 0207 	bic.w	r2, r3, #7
 8005262:	4965      	ldr	r1, [pc, #404]	@ (80053f8 <HAL_RCC_ClockConfig+0x1c0>)
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	4313      	orrs	r3, r2
 8005268:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800526a:	4b63      	ldr	r3, [pc, #396]	@ (80053f8 <HAL_RCC_ClockConfig+0x1c0>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f003 0307 	and.w	r3, r3, #7
 8005272:	683a      	ldr	r2, [r7, #0]
 8005274:	429a      	cmp	r2, r3
 8005276:	d001      	beq.n	800527c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005278:	2301      	movs	r3, #1
 800527a:	e0b8      	b.n	80053ee <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f003 0302 	and.w	r3, r3, #2
 8005284:	2b00      	cmp	r3, #0
 8005286:	d020      	beq.n	80052ca <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f003 0304 	and.w	r3, r3, #4
 8005290:	2b00      	cmp	r3, #0
 8005292:	d005      	beq.n	80052a0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005294:	4b59      	ldr	r3, [pc, #356]	@ (80053fc <HAL_RCC_ClockConfig+0x1c4>)
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	4a58      	ldr	r2, [pc, #352]	@ (80053fc <HAL_RCC_ClockConfig+0x1c4>)
 800529a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800529e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f003 0308 	and.w	r3, r3, #8
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d005      	beq.n	80052b8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80052ac:	4b53      	ldr	r3, [pc, #332]	@ (80053fc <HAL_RCC_ClockConfig+0x1c4>)
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	4a52      	ldr	r2, [pc, #328]	@ (80053fc <HAL_RCC_ClockConfig+0x1c4>)
 80052b2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80052b6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052b8:	4b50      	ldr	r3, [pc, #320]	@ (80053fc <HAL_RCC_ClockConfig+0x1c4>)
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	689b      	ldr	r3, [r3, #8]
 80052c4:	494d      	ldr	r1, [pc, #308]	@ (80053fc <HAL_RCC_ClockConfig+0x1c4>)
 80052c6:	4313      	orrs	r3, r2
 80052c8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f003 0301 	and.w	r3, r3, #1
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d040      	beq.n	8005358 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	2b01      	cmp	r3, #1
 80052dc:	d107      	bne.n	80052ee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052de:	4b47      	ldr	r3, [pc, #284]	@ (80053fc <HAL_RCC_ClockConfig+0x1c4>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d115      	bne.n	8005316 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052ea:	2301      	movs	r3, #1
 80052ec:	e07f      	b.n	80053ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	2b02      	cmp	r3, #2
 80052f4:	d107      	bne.n	8005306 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052f6:	4b41      	ldr	r3, [pc, #260]	@ (80053fc <HAL_RCC_ClockConfig+0x1c4>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d109      	bne.n	8005316 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005302:	2301      	movs	r3, #1
 8005304:	e073      	b.n	80053ee <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005306:	4b3d      	ldr	r3, [pc, #244]	@ (80053fc <HAL_RCC_ClockConfig+0x1c4>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f003 0302 	and.w	r3, r3, #2
 800530e:	2b00      	cmp	r3, #0
 8005310:	d101      	bne.n	8005316 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005312:	2301      	movs	r3, #1
 8005314:	e06b      	b.n	80053ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005316:	4b39      	ldr	r3, [pc, #228]	@ (80053fc <HAL_RCC_ClockConfig+0x1c4>)
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	f023 0203 	bic.w	r2, r3, #3
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	4936      	ldr	r1, [pc, #216]	@ (80053fc <HAL_RCC_ClockConfig+0x1c4>)
 8005324:	4313      	orrs	r3, r2
 8005326:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005328:	f7fc ff98 	bl	800225c <HAL_GetTick>
 800532c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800532e:	e00a      	b.n	8005346 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005330:	f7fc ff94 	bl	800225c <HAL_GetTick>
 8005334:	4602      	mov	r2, r0
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	1ad3      	subs	r3, r2, r3
 800533a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800533e:	4293      	cmp	r3, r2
 8005340:	d901      	bls.n	8005346 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005342:	2303      	movs	r3, #3
 8005344:	e053      	b.n	80053ee <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005346:	4b2d      	ldr	r3, [pc, #180]	@ (80053fc <HAL_RCC_ClockConfig+0x1c4>)
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	f003 020c 	and.w	r2, r3, #12
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	685b      	ldr	r3, [r3, #4]
 8005352:	009b      	lsls	r3, r3, #2
 8005354:	429a      	cmp	r2, r3
 8005356:	d1eb      	bne.n	8005330 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005358:	4b27      	ldr	r3, [pc, #156]	@ (80053f8 <HAL_RCC_ClockConfig+0x1c0>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f003 0307 	and.w	r3, r3, #7
 8005360:	683a      	ldr	r2, [r7, #0]
 8005362:	429a      	cmp	r2, r3
 8005364:	d210      	bcs.n	8005388 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005366:	4b24      	ldr	r3, [pc, #144]	@ (80053f8 <HAL_RCC_ClockConfig+0x1c0>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f023 0207 	bic.w	r2, r3, #7
 800536e:	4922      	ldr	r1, [pc, #136]	@ (80053f8 <HAL_RCC_ClockConfig+0x1c0>)
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	4313      	orrs	r3, r2
 8005374:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005376:	4b20      	ldr	r3, [pc, #128]	@ (80053f8 <HAL_RCC_ClockConfig+0x1c0>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f003 0307 	and.w	r3, r3, #7
 800537e:	683a      	ldr	r2, [r7, #0]
 8005380:	429a      	cmp	r2, r3
 8005382:	d001      	beq.n	8005388 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005384:	2301      	movs	r3, #1
 8005386:	e032      	b.n	80053ee <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f003 0304 	and.w	r3, r3, #4
 8005390:	2b00      	cmp	r3, #0
 8005392:	d008      	beq.n	80053a6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005394:	4b19      	ldr	r3, [pc, #100]	@ (80053fc <HAL_RCC_ClockConfig+0x1c4>)
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	68db      	ldr	r3, [r3, #12]
 80053a0:	4916      	ldr	r1, [pc, #88]	@ (80053fc <HAL_RCC_ClockConfig+0x1c4>)
 80053a2:	4313      	orrs	r3, r2
 80053a4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f003 0308 	and.w	r3, r3, #8
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d009      	beq.n	80053c6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80053b2:	4b12      	ldr	r3, [pc, #72]	@ (80053fc <HAL_RCC_ClockConfig+0x1c4>)
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	691b      	ldr	r3, [r3, #16]
 80053be:	00db      	lsls	r3, r3, #3
 80053c0:	490e      	ldr	r1, [pc, #56]	@ (80053fc <HAL_RCC_ClockConfig+0x1c4>)
 80053c2:	4313      	orrs	r3, r2
 80053c4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80053c6:	f000 f821 	bl	800540c <HAL_RCC_GetSysClockFreq>
 80053ca:	4602      	mov	r2, r0
 80053cc:	4b0b      	ldr	r3, [pc, #44]	@ (80053fc <HAL_RCC_ClockConfig+0x1c4>)
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	091b      	lsrs	r3, r3, #4
 80053d2:	f003 030f 	and.w	r3, r3, #15
 80053d6:	490a      	ldr	r1, [pc, #40]	@ (8005400 <HAL_RCC_ClockConfig+0x1c8>)
 80053d8:	5ccb      	ldrb	r3, [r1, r3]
 80053da:	fa22 f303 	lsr.w	r3, r2, r3
 80053de:	4a09      	ldr	r2, [pc, #36]	@ (8005404 <HAL_RCC_ClockConfig+0x1cc>)
 80053e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80053e2:	4b09      	ldr	r3, [pc, #36]	@ (8005408 <HAL_RCC_ClockConfig+0x1d0>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4618      	mov	r0, r3
 80053e8:	f7fc fef6 	bl	80021d8 <HAL_InitTick>

  return HAL_OK;
 80053ec:	2300      	movs	r3, #0
}
 80053ee:	4618      	mov	r0, r3
 80053f0:	3710      	adds	r7, #16
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}
 80053f6:	bf00      	nop
 80053f8:	40022000 	.word	0x40022000
 80053fc:	40021000 	.word	0x40021000
 8005400:	08008d54 	.word	0x08008d54
 8005404:	20000010 	.word	0x20000010
 8005408:	20000014 	.word	0x20000014

0800540c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800540c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005410:	b08e      	sub	sp, #56	@ 0x38
 8005412:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005414:	2300      	movs	r3, #0
 8005416:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005418:	2300      	movs	r3, #0
 800541a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800541c:	2300      	movs	r3, #0
 800541e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005420:	2300      	movs	r3, #0
 8005422:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t sysclockfreq = 0U;
 8005424:	2300      	movs	r3, #0
 8005426:	633b      	str	r3, [r7, #48]	@ 0x30
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8005428:	2300      	movs	r3, #0
 800542a:	623b      	str	r3, [r7, #32]
 800542c:	2300      	movs	r3, #0
 800542e:	61fb      	str	r3, [r7, #28]
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005430:	4b4e      	ldr	r3, [pc, #312]	@ (800556c <HAL_RCC_GetSysClockFreq+0x160>)
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005436:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005438:	f003 030c 	and.w	r3, r3, #12
 800543c:	2b04      	cmp	r3, #4
 800543e:	d002      	beq.n	8005446 <HAL_RCC_GetSysClockFreq+0x3a>
 8005440:	2b08      	cmp	r3, #8
 8005442:	d003      	beq.n	800544c <HAL_RCC_GetSysClockFreq+0x40>
 8005444:	e089      	b.n	800555a <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005446:	4b4a      	ldr	r3, [pc, #296]	@ (8005570 <HAL_RCC_GetSysClockFreq+0x164>)
 8005448:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 800544a:	e089      	b.n	8005560 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800544c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800544e:	0c9b      	lsrs	r3, r3, #18
 8005450:	f003 020f 	and.w	r2, r3, #15
 8005454:	4b47      	ldr	r3, [pc, #284]	@ (8005574 <HAL_RCC_GetSysClockFreq+0x168>)
 8005456:	5c9b      	ldrb	r3, [r3, r2]
 8005458:	627b      	str	r3, [r7, #36]	@ 0x24
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800545a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800545c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005460:	2b00      	cmp	r3, #0
 8005462:	d072      	beq.n	800554a <HAL_RCC_GetSysClockFreq+0x13e>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8005464:	4b41      	ldr	r3, [pc, #260]	@ (800556c <HAL_RCC_GetSysClockFreq+0x160>)
 8005466:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005468:	f003 020f 	and.w	r2, r3, #15
 800546c:	4b42      	ldr	r3, [pc, #264]	@ (8005578 <HAL_RCC_GetSysClockFreq+0x16c>)
 800546e:	5c9b      	ldrb	r3, [r3, r2]
 8005470:	62bb      	str	r3, [r7, #40]	@ 0x28
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8005472:	4b3e      	ldr	r3, [pc, #248]	@ (800556c <HAL_RCC_GetSysClockFreq+0x160>)
 8005474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005476:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800547a:	2b00      	cmp	r3, #0
 800547c:	d053      	beq.n	8005526 <HAL_RCC_GetSysClockFreq+0x11a>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 800547e:	4b3b      	ldr	r3, [pc, #236]	@ (800556c <HAL_RCC_GetSysClockFreq+0x160>)
 8005480:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005482:	091b      	lsrs	r3, r3, #4
 8005484:	f003 030f 	and.w	r3, r3, #15
 8005488:	3301      	adds	r3, #1
 800548a:	623b      	str	r3, [r7, #32]
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 800548c:	4b37      	ldr	r3, [pc, #220]	@ (800556c <HAL_RCC_GetSysClockFreq+0x160>)
 800548e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005490:	0a1b      	lsrs	r3, r3, #8
 8005492:	f003 030f 	and.w	r3, r3, #15
 8005496:	3302      	adds	r3, #2
 8005498:	61fb      	str	r3, [r7, #28]
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 800549a:	69fb      	ldr	r3, [r7, #28]
 800549c:	2200      	movs	r2, #0
 800549e:	469a      	mov	sl, r3
 80054a0:	4693      	mov	fp, r2
 80054a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a4:	2200      	movs	r2, #0
 80054a6:	613b      	str	r3, [r7, #16]
 80054a8:	617a      	str	r2, [r7, #20]
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	fb03 f20b 	mul.w	r2, r3, fp
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	fb0a f303 	mul.w	r3, sl, r3
 80054b6:	4413      	add	r3, r2
 80054b8:	693a      	ldr	r2, [r7, #16]
 80054ba:	fbaa 0102 	umull	r0, r1, sl, r2
 80054be:	440b      	add	r3, r1
 80054c0:	4619      	mov	r1, r3
 80054c2:	4b2b      	ldr	r3, [pc, #172]	@ (8005570 <HAL_RCC_GetSysClockFreq+0x164>)
 80054c4:	fb03 f201 	mul.w	r2, r3, r1
 80054c8:	2300      	movs	r3, #0
 80054ca:	fb00 f303 	mul.w	r3, r0, r3
 80054ce:	4413      	add	r3, r2
 80054d0:	4a27      	ldr	r2, [pc, #156]	@ (8005570 <HAL_RCC_GetSysClockFreq+0x164>)
 80054d2:	fba0 4502 	umull	r4, r5, r0, r2
 80054d6:	442b      	add	r3, r5
 80054d8:	461d      	mov	r5, r3
 80054da:	6a3b      	ldr	r3, [r7, #32]
 80054dc:	2200      	movs	r2, #0
 80054de:	60bb      	str	r3, [r7, #8]
 80054e0:	60fa      	str	r2, [r7, #12]
 80054e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054e4:	2200      	movs	r2, #0
 80054e6:	603b      	str	r3, [r7, #0]
 80054e8:	607a      	str	r2, [r7, #4]
 80054ea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80054ee:	460b      	mov	r3, r1
 80054f0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80054f4:	4652      	mov	r2, sl
 80054f6:	fb02 f203 	mul.w	r2, r2, r3
 80054fa:	465b      	mov	r3, fp
 80054fc:	4684      	mov	ip, r0
 80054fe:	fb0c f303 	mul.w	r3, ip, r3
 8005502:	4413      	add	r3, r2
 8005504:	4602      	mov	r2, r0
 8005506:	4651      	mov	r1, sl
 8005508:	fba2 8901 	umull	r8, r9, r2, r1
 800550c:	444b      	add	r3, r9
 800550e:	4699      	mov	r9, r3
 8005510:	4642      	mov	r2, r8
 8005512:	464b      	mov	r3, r9
 8005514:	4620      	mov	r0, r4
 8005516:	4629      	mov	r1, r5
 8005518:	f7fb fdd0 	bl	80010bc <__aeabi_uldivmod>
 800551c:	4602      	mov	r2, r0
 800551e:	460b      	mov	r3, r1
 8005520:	4613      	mov	r3, r2
 8005522:	637b      	str	r3, [r7, #52]	@ 0x34
 8005524:	e007      	b.n	8005536 <HAL_RCC_GetSysClockFreq+0x12a>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 8005526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005528:	4a11      	ldr	r2, [pc, #68]	@ (8005570 <HAL_RCC_GetSysClockFreq+0x164>)
 800552a:	fb03 f202 	mul.w	r2, r3, r2
 800552e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005530:	fbb2 f3f3 	udiv	r3, r2, r3
 8005534:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8005536:	4b0f      	ldr	r3, [pc, #60]	@ (8005574 <HAL_RCC_GetSysClockFreq+0x168>)
 8005538:	7b5b      	ldrb	r3, [r3, #13]
 800553a:	461a      	mov	r2, r3
 800553c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800553e:	4293      	cmp	r3, r2
 8005540:	d108      	bne.n	8005554 <HAL_RCC_GetSysClockFreq+0x148>
        {
          pllclk = pllclk / 2;
 8005542:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005544:	085b      	lsrs	r3, r3, #1
 8005546:	637b      	str	r3, [r7, #52]	@ 0x34
 8005548:	e004      	b.n	8005554 <HAL_RCC_GetSysClockFreq+0x148>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800554a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800554c:	4a0b      	ldr	r2, [pc, #44]	@ (800557c <HAL_RCC_GetSysClockFreq+0x170>)
 800554e:	fb02 f303 	mul.w	r3, r2, r3
 8005552:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      sysclockfreq = pllclk;
 8005554:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005556:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8005558:	e002      	b.n	8005560 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800555a:	4b09      	ldr	r3, [pc, #36]	@ (8005580 <HAL_RCC_GetSysClockFreq+0x174>)
 800555c:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 800555e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8005562:	4618      	mov	r0, r3
 8005564:	3738      	adds	r7, #56	@ 0x38
 8005566:	46bd      	mov	sp, r7
 8005568:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800556c:	40021000 	.word	0x40021000
 8005570:	017d7840 	.word	0x017d7840
 8005574:	08008d6c 	.word	0x08008d6c
 8005578:	08008d7c 	.word	0x08008d7c
 800557c:	003d0900 	.word	0x003d0900
 8005580:	007a1200 	.word	0x007a1200

08005584 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005584:	b480      	push	{r7}
 8005586:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005588:	4b02      	ldr	r3, [pc, #8]	@ (8005594 <HAL_RCC_GetHCLKFreq+0x10>)
 800558a:	681b      	ldr	r3, [r3, #0]
}
 800558c:	4618      	mov	r0, r3
 800558e:	46bd      	mov	sp, r7
 8005590:	bc80      	pop	{r7}
 8005592:	4770      	bx	lr
 8005594:	20000010 	.word	0x20000010

08005598 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800559c:	f7ff fff2 	bl	8005584 <HAL_RCC_GetHCLKFreq>
 80055a0:	4602      	mov	r2, r0
 80055a2:	4b05      	ldr	r3, [pc, #20]	@ (80055b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	0a1b      	lsrs	r3, r3, #8
 80055a8:	f003 0307 	and.w	r3, r3, #7
 80055ac:	4903      	ldr	r1, [pc, #12]	@ (80055bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80055ae:	5ccb      	ldrb	r3, [r1, r3]
 80055b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	bd80      	pop	{r7, pc}
 80055b8:	40021000 	.word	0x40021000
 80055bc:	08008d64 	.word	0x08008d64

080055c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80055c4:	f7ff ffde 	bl	8005584 <HAL_RCC_GetHCLKFreq>
 80055c8:	4602      	mov	r2, r0
 80055ca:	4b05      	ldr	r3, [pc, #20]	@ (80055e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	0adb      	lsrs	r3, r3, #11
 80055d0:	f003 0307 	and.w	r3, r3, #7
 80055d4:	4903      	ldr	r1, [pc, #12]	@ (80055e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80055d6:	5ccb      	ldrb	r3, [r1, r3]
 80055d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055dc:	4618      	mov	r0, r3
 80055de:	bd80      	pop	{r7, pc}
 80055e0:	40021000 	.word	0x40021000
 80055e4:	08008d64 	.word	0x08008d64

080055e8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b085      	sub	sp, #20
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80055f0:	4b0a      	ldr	r3, [pc, #40]	@ (800561c <RCC_Delay+0x34>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a0a      	ldr	r2, [pc, #40]	@ (8005620 <RCC_Delay+0x38>)
 80055f6:	fba2 2303 	umull	r2, r3, r2, r3
 80055fa:	0a5b      	lsrs	r3, r3, #9
 80055fc:	687a      	ldr	r2, [r7, #4]
 80055fe:	fb02 f303 	mul.w	r3, r2, r3
 8005602:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005604:	bf00      	nop
  }
  while (Delay --);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	1e5a      	subs	r2, r3, #1
 800560a:	60fa      	str	r2, [r7, #12]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d1f9      	bne.n	8005604 <RCC_Delay+0x1c>
}
 8005610:	bf00      	nop
 8005612:	bf00      	nop
 8005614:	3714      	adds	r7, #20
 8005616:	46bd      	mov	sp, r7
 8005618:	bc80      	pop	{r7}
 800561a:	4770      	bx	lr
 800561c:	20000010 	.word	0x20000010
 8005620:	10624dd3 	.word	0x10624dd3

08005624 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b088      	sub	sp, #32
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800562c:	2300      	movs	r3, #0
 800562e:	617b      	str	r3, [r7, #20]
 8005630:	2300      	movs	r3, #0
 8005632:	613b      	str	r3, [r7, #16]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
 8005634:	2300      	movs	r3, #0
 8005636:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f003 0301 	and.w	r3, r3, #1
 8005640:	2b00      	cmp	r3, #0
 8005642:	d07d      	beq.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    FlagStatus pwrclkchanged = RESET;
 8005644:	2300      	movs	r3, #0
 8005646:	76fb      	strb	r3, [r7, #27]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005648:	4b8b      	ldr	r3, [pc, #556]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800564a:	69db      	ldr	r3, [r3, #28]
 800564c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005650:	2b00      	cmp	r3, #0
 8005652:	d10d      	bne.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005654:	4b88      	ldr	r3, [pc, #544]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005656:	69db      	ldr	r3, [r3, #28]
 8005658:	4a87      	ldr	r2, [pc, #540]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800565a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800565e:	61d3      	str	r3, [r2, #28]
 8005660:	4b85      	ldr	r3, [pc, #532]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005662:	69db      	ldr	r3, [r3, #28]
 8005664:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005668:	60fb      	str	r3, [r7, #12]
 800566a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800566c:	2301      	movs	r3, #1
 800566e:	76fb      	strb	r3, [r7, #27]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005670:	4b82      	ldr	r3, [pc, #520]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005678:	2b00      	cmp	r3, #0
 800567a:	d118      	bne.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800567c:	4b7f      	ldr	r3, [pc, #508]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a7e      	ldr	r2, [pc, #504]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005682:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005686:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005688:	f7fc fde8 	bl	800225c <HAL_GetTick>
 800568c:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800568e:	e008      	b.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005690:	f7fc fde4 	bl	800225c <HAL_GetTick>
 8005694:	4602      	mov	r2, r0
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	1ad3      	subs	r3, r2, r3
 800569a:	2b64      	cmp	r3, #100	@ 0x64
 800569c:	d901      	bls.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        {
          return HAL_TIMEOUT;
 800569e:	2303      	movs	r3, #3
 80056a0:	e0e5      	b.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056a2:	4b76      	ldr	r3, [pc, #472]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d0f0      	beq.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x6c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80056ae:	4b72      	ldr	r3, [pc, #456]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80056b0:	6a1b      	ldr	r3, [r3, #32]
 80056b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056b6:	613b      	str	r3, [r7, #16]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d02e      	beq.n	800571c <HAL_RCCEx_PeriphCLKConfig+0xf8>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056c6:	693a      	ldr	r2, [r7, #16]
 80056c8:	429a      	cmp	r2, r3
 80056ca:	d027      	beq.n	800571c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80056cc:	4b6a      	ldr	r3, [pc, #424]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80056ce:	6a1b      	ldr	r3, [r3, #32]
 80056d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056d4:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80056d6:	4b6a      	ldr	r3, [pc, #424]	@ (8005880 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80056d8:	2201      	movs	r2, #1
 80056da:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80056dc:	4b68      	ldr	r3, [pc, #416]	@ (8005880 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80056de:	2200      	movs	r2, #0
 80056e0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80056e2:	4a65      	ldr	r2, [pc, #404]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80056e8:	693b      	ldr	r3, [r7, #16]
 80056ea:	f003 0301 	and.w	r3, r3, #1
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d014      	beq.n	800571c <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056f2:	f7fc fdb3 	bl	800225c <HAL_GetTick>
 80056f6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056f8:	e00a      	b.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0xec>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056fa:	f7fc fdaf 	bl	800225c <HAL_GetTick>
 80056fe:	4602      	mov	r2, r0
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	1ad3      	subs	r3, r2, r3
 8005704:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005708:	4293      	cmp	r3, r2
 800570a:	d901      	bls.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0xec>
          {
            return HAL_TIMEOUT;
 800570c:	2303      	movs	r3, #3
 800570e:	e0ae      	b.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x24a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005710:	4b59      	ldr	r3, [pc, #356]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005712:	6a1b      	ldr	r3, [r3, #32]
 8005714:	f003 0302 	and.w	r3, r3, #2
 8005718:	2b00      	cmp	r3, #0
 800571a:	d0ee      	beq.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0xd6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800571c:	4b56      	ldr	r3, [pc, #344]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800571e:	6a1b      	ldr	r3, [r3, #32]
 8005720:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	4953      	ldr	r1, [pc, #332]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800572a:	4313      	orrs	r3, r2
 800572c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800572e:	7efb      	ldrb	r3, [r7, #27]
 8005730:	2b01      	cmp	r3, #1
 8005732:	d105      	bne.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005734:	4b50      	ldr	r3, [pc, #320]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005736:	69db      	ldr	r3, [r3, #28]
 8005738:	4a4f      	ldr	r2, [pc, #316]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800573a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800573e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f003 0302 	and.w	r3, r3, #2
 8005748:	2b00      	cmp	r3, #0
 800574a:	d008      	beq.n	800575e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800574c:	4b4a      	ldr	r3, [pc, #296]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	689b      	ldr	r3, [r3, #8]
 8005758:	4947      	ldr	r1, [pc, #284]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800575a:	4313      	orrs	r3, r2
 800575c:	604b      	str	r3, [r1, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f003 0304 	and.w	r3, r3, #4
 8005766:	2b00      	cmp	r3, #0
 8005768:	d008      	beq.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800576a:	4b43      	ldr	r3, [pc, #268]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800576c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800576e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	68db      	ldr	r3, [r3, #12]
 8005776:	4940      	ldr	r1, [pc, #256]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005778:	4313      	orrs	r3, r2
 800577a:	62cb      	str	r3, [r1, #44]	@ 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f003 0308 	and.w	r3, r3, #8
 8005784:	2b00      	cmp	r3, #0
 8005786:	d008      	beq.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));

    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 8005788:	4b3b      	ldr	r3, [pc, #236]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800578a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800578c:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	691b      	ldr	r3, [r3, #16]
 8005794:	4938      	ldr	r1, [pc, #224]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005796:	4313      	orrs	r3, r2
 8005798:	62cb      	str	r3, [r1, #44]	@ 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 800579a:	4b37      	ldr	r3, [pc, #220]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800579c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800579e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d105      	bne.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0x18e>
 80057a6:	4b34      	ldr	r3, [pc, #208]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80057a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d001      	beq.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Update flag to indicate that PLL I2S should be active */
    pllactive = 1;
 80057b2:	2301      	movs	r3, #1
 80057b4:	61fb      	str	r3, [r7, #28]
  }

  /* Check if PLL I2S need to be enabled */
  if (pllactive == 1)
 80057b6:	69fb      	ldr	r3, [r7, #28]
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d148      	bne.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Enable PLL I2S only if not active */
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 80057bc:	4b2e      	ldr	r3, [pc, #184]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d138      	bne.n	800583a <HAL_RCCEx_PeriphCLKConfig+0x216>
      assert_param(IS_RCC_PLLI2S_MUL(PeriphClkInit->PLLI2S.PLLI2SMUL));
      assert_param(IS_RCC_HSE_PREDIV2(PeriphClkInit->PLLI2S.HSEPrediv2Value));

      /* Prediv2 can be written only when the PLL2 is disabled. */
      /* Return an error only if new value is different from the programmed value */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 80057c8:	4b2b      	ldr	r3, [pc, #172]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d009      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
          (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 80057d4:	4b28      	ldr	r3, [pc, #160]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80057d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057d8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	699b      	ldr	r3, [r3, #24]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 80057e0:	429a      	cmp	r2, r3
 80057e2:	d001      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      {
        return HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	e042      	b.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x24a>
      }

      /* Configure the HSE prediv2 factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 80057e8:	4b23      	ldr	r3, [pc, #140]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80057ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	699b      	ldr	r3, [r3, #24]
 80057f4:	4920      	ldr	r1, [pc, #128]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80057f6:	4313      	orrs	r3, r2
 80057f8:	62cb      	str	r3, [r1, #44]	@ 0x2c

      /* Configure the main PLLI2S multiplication factors. */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 80057fa:	4b1f      	ldr	r3, [pc, #124]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80057fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057fe:	f423 4270 	bic.w	r2, r3, #61440	@ 0xf000
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	695b      	ldr	r3, [r3, #20]
 8005806:	491c      	ldr	r1, [pc, #112]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005808:	4313      	orrs	r3, r2
 800580a:	62cb      	str	r3, [r1, #44]	@ 0x2c

      /* Enable the main PLLI2S. */
      __HAL_RCC_PLLI2S_ENABLE();
 800580c:	4b1d      	ldr	r3, [pc, #116]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800580e:	2201      	movs	r2, #1
 8005810:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005812:	f7fc fd23 	bl	800225c <HAL_GetTick>
 8005816:	6178      	str	r0, [r7, #20]

      /* Wait till PLLI2S is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005818:	e008      	b.n	800582c <HAL_RCCEx_PeriphCLKConfig+0x208>
      {
        if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800581a:	f7fc fd1f 	bl	800225c <HAL_GetTick>
 800581e:	4602      	mov	r2, r0
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	1ad3      	subs	r3, r2, r3
 8005824:	2b64      	cmp	r3, #100	@ 0x64
 8005826:	d901      	bls.n	800582c <HAL_RCCEx_PeriphCLKConfig+0x208>
        {
          return HAL_TIMEOUT;
 8005828:	2303      	movs	r3, #3
 800582a:	e020      	b.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800582c:	4b12      	ldr	r3, [pc, #72]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005834:	2b00      	cmp	r3, #0
 8005836:	d0f0      	beq.n	800581a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8005838:	e009      	b.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x22a>
      }
    }
    else
    {
      /* Return an error only if user wants to change the PLLI2SMUL whereas PLLI2S is active */
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 800583a:	4b0f      	ldr	r3, [pc, #60]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800583c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800583e:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	695b      	ldr	r3, [r3, #20]
 8005846:	429a      	cmp	r2, r3
 8005848:	d001      	beq.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x22a>
      {
        return HAL_ERROR;
 800584a:	2301      	movs	r3, #1
 800584c:	e00f      	b.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x24a>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f003 0310 	and.w	r3, r3, #16
 8005856:	2b00      	cmp	r3, #0
 8005858:	d008      	beq.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800585a:	4b07      	ldr	r3, [pc, #28]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	69db      	ldr	r3, [r3, #28]
 8005866:	4904      	ldr	r1, [pc, #16]	@ (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005868:	4313      	orrs	r3, r2
 800586a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800586c:	2300      	movs	r3, #0
}
 800586e:	4618      	mov	r0, r3
 8005870:	3720      	adds	r7, #32
 8005872:	46bd      	mov	sp, r7
 8005874:	bd80      	pop	{r7, pc}
 8005876:	bf00      	nop
 8005878:	40021000 	.word	0x40021000
 800587c:	40007000 	.word	0x40007000
 8005880:	42420440 	.word	0x42420440
 8005884:	42420070 	.word	0x42420070

08005888 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b08a      	sub	sp, #40	@ 0x28
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
#if defined(STM32F105xC) || defined(STM32F107xC)
  static const uint8_t aPLLMULFactorTable[14U] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  static const uint8_t aPredivFactorTable[16U] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005890:	2300      	movs	r3, #0
 8005892:	61fb      	str	r3, [r7, #28]
 8005894:	2300      	movs	r3, #0
 8005896:	627b      	str	r3, [r7, #36]	@ 0x24
 8005898:	2300      	movs	r3, #0
 800589a:	61bb      	str	r3, [r7, #24]
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
 800589c:	2300      	movs	r3, #0
 800589e:	617b      	str	r3, [r7, #20]
 80058a0:	2300      	movs	r3, #0
 80058a2:	613b      	str	r3, [r7, #16]
 80058a4:	2300      	movs	r3, #0
 80058a6:	60fb      	str	r3, [r7, #12]
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80058a8:	2300      	movs	r3, #0
 80058aa:	60bb      	str	r3, [r7, #8]
 80058ac:	2300      	movs	r3, #0
 80058ae:	623b      	str	r3, [r7, #32]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	3b01      	subs	r3, #1
 80058b4:	2b0f      	cmp	r3, #15
 80058b6:	f200 811d 	bhi.w	8005af4 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
 80058ba:	a201      	add	r2, pc, #4	@ (adr r2, 80058c0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>)
 80058bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058c0:	08005a75 	.word	0x08005a75
 80058c4:	08005ad9 	.word	0x08005ad9
 80058c8:	08005af5 	.word	0x08005af5
 80058cc:	080059d3 	.word	0x080059d3
 80058d0:	08005af5 	.word	0x08005af5
 80058d4:	08005af5 	.word	0x08005af5
 80058d8:	08005af5 	.word	0x08005af5
 80058dc:	08005a25 	.word	0x08005a25
 80058e0:	08005af5 	.word	0x08005af5
 80058e4:	08005af5 	.word	0x08005af5
 80058e8:	08005af5 	.word	0x08005af5
 80058ec:	08005af5 	.word	0x08005af5
 80058f0:	08005af5 	.word	0x08005af5
 80058f4:	08005af5 	.word	0x08005af5
 80058f8:	08005af5 	.word	0x08005af5
 80058fc:	08005901 	.word	0x08005901
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8005900:	4b83      	ldr	r3, [pc, #524]	@ (8005b10 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	60bb      	str	r3, [r7, #8]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005906:	4b82      	ldr	r3, [pc, #520]	@ (8005b10 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800590e:	2b00      	cmp	r3, #0
 8005910:	f000 80f2 	beq.w	8005af8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	0c9b      	lsrs	r3, r3, #18
 8005918:	f003 030f 	and.w	r3, r3, #15
 800591c:	4a7d      	ldr	r2, [pc, #500]	@ (8005b14 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800591e:	5cd3      	ldrb	r3, [r2, r3]
 8005920:	61bb      	str	r3, [r7, #24]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005928:	2b00      	cmp	r3, #0
 800592a:	d03b      	beq.n	80059a4 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 800592c:	4b78      	ldr	r3, [pc, #480]	@ (8005b10 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800592e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005930:	f003 030f 	and.w	r3, r3, #15
 8005934:	4a78      	ldr	r2, [pc, #480]	@ (8005b18 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8005936:	5cd3      	ldrb	r3, [r2, r3]
 8005938:	61fb      	str	r3, [r7, #28]
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */

#if defined(STM32F105xC) || defined(STM32F107xC)
          if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 800593a:	4b75      	ldr	r3, [pc, #468]	@ (8005b10 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800593c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800593e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005942:	2b00      	cmp	r3, #0
 8005944:	d01c      	beq.n	8005980 <HAL_RCCEx_GetPeriphCLKFreq+0xf8>
          {
            /* PLL2 selected as Prediv1 source */
            /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
            prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8005946:	4b72      	ldr	r3, [pc, #456]	@ (8005b10 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800594a:	091b      	lsrs	r3, r3, #4
 800594c:	f003 030f 	and.w	r3, r3, #15
 8005950:	3301      	adds	r3, #1
 8005952:	60fb      	str	r3, [r7, #12]
            pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8005954:	4b6e      	ldr	r3, [pc, #440]	@ (8005b10 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005958:	0a1b      	lsrs	r3, r3, #8
 800595a:	f003 030f 	and.w	r3, r3, #15
 800595e:	3302      	adds	r3, #2
 8005960:	617b      	str	r3, [r7, #20]
            pllclk = (uint32_t)((((HSE_VALUE / prediv2) * pll2mul) / prediv1) * pllmul);
 8005962:	4a6e      	ldr	r2, [pc, #440]	@ (8005b1c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	fbb2 f3f3 	udiv	r3, r2, r3
 800596a:	697a      	ldr	r2, [r7, #20]
 800596c:	fb03 f202 	mul.w	r2, r3, r2
 8005970:	69fb      	ldr	r3, [r7, #28]
 8005972:	fbb2 f2f3 	udiv	r2, r2, r3
 8005976:	69bb      	ldr	r3, [r7, #24]
 8005978:	fb02 f303 	mul.w	r3, r2, r3
 800597c:	627b      	str	r3, [r7, #36]	@ 0x24
 800597e:	e007      	b.n	8005990 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
          }
          else
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005980:	4a66      	ldr	r2, [pc, #408]	@ (8005b1c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005982:	69fb      	ldr	r3, [r7, #28]
 8005984:	fbb2 f2f3 	udiv	r2, r2, r3
 8005988:	69bb      	ldr	r3, [r7, #24]
 800598a:	fb02 f303 	mul.w	r3, r2, r3
 800598e:	627b      	str	r3, [r7, #36]	@ 0x24
          }

          /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
          /* In this case need to divide pllclk by 2 */
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8005990:	4b60      	ldr	r3, [pc, #384]	@ (8005b14 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8005992:	7b5b      	ldrb	r3, [r3, #13]
 8005994:	461a      	mov	r2, r3
 8005996:	69bb      	ldr	r3, [r7, #24]
 8005998:	4293      	cmp	r3, r2
 800599a:	d108      	bne.n	80059ae <HAL_RCCEx_GetPeriphCLKFreq+0x126>
          {
            pllclk = pllclk / 2;
 800599c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800599e:	085b      	lsrs	r3, r3, #1
 80059a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80059a2:	e004      	b.n	80059ae <HAL_RCCEx_GetPeriphCLKFreq+0x126>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80059a4:	69bb      	ldr	r3, [r7, #24]
 80059a6:	4a5e      	ldr	r2, [pc, #376]	@ (8005b20 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80059a8:	fb02 f303 	mul.w	r3, r2, r3
 80059ac:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        /* Calcul of the USB frequency*/
#if defined(STM32F105xC) || defined(STM32F107xC)
        /* USBCLK = PLLVCO = (2 x PLLCLK) / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL_DIV2)
 80059ae:	4b58      	ldr	r3, [pc, #352]	@ (8005b10 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80059b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80059ba:	d102      	bne.n	80059c2 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        {
          /* Prescaler of 2 selected for USB */
          frequency = pllclk;
 80059bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059be:	623b      	str	r3, [r7, #32]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 80059c0:	e09a      	b.n	8005af8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
          frequency = (2 * pllclk) / 3;
 80059c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059c4:	005b      	lsls	r3, r3, #1
 80059c6:	4a57      	ldr	r2, [pc, #348]	@ (8005b24 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80059c8:	fba2 2303 	umull	r2, r3, r2, r3
 80059cc:	085b      	lsrs	r3, r3, #1
 80059ce:	623b      	str	r3, [r7, #32]
      break;
 80059d0:	e092      	b.n	8005af8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
#else
      if (__HAL_RCC_GET_I2S2_SOURCE() == RCC_I2S2CLKSOURCE_SYSCLK)
 80059d2:	4b4f      	ldr	r3, [pc, #316]	@ (8005b10 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80059d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d103      	bne.n	80059e6 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      {
        /* SYSCLK used as source clock for I2S2 */
        frequency = HAL_RCC_GetSysClockFreq();
 80059de:	f7ff fd15 	bl	800540c <HAL_RCC_GetSysClockFreq>
 80059e2:	6238      	str	r0, [r7, #32]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80059e4:	e08a      	b.n	8005afc <HAL_RCCEx_GetPeriphCLKFreq+0x274>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 80059e6:	4b4a      	ldr	r3, [pc, #296]	@ (8005b10 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	f000 8084 	beq.w	8005afc <HAL_RCCEx_GetPeriphCLKFreq+0x274>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 80059f4:	4b46      	ldr	r3, [pc, #280]	@ (8005b10 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80059f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059f8:	091b      	lsrs	r3, r3, #4
 80059fa:	f003 030f 	and.w	r3, r3, #15
 80059fe:	3301      	adds	r3, #1
 8005a00:	60fb      	str	r3, [r7, #12]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 8005a02:	4b43      	ldr	r3, [pc, #268]	@ (8005b10 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005a04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a06:	0b1b      	lsrs	r3, r3, #12
 8005a08:	f003 030f 	and.w	r3, r3, #15
 8005a0c:	3302      	adds	r3, #2
 8005a0e:	613b      	str	r3, [r7, #16]
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 8005a10:	4a42      	ldr	r2, [pc, #264]	@ (8005b1c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a18:	693a      	ldr	r2, [r7, #16]
 8005a1a:	fb02 f303 	mul.w	r3, r2, r3
 8005a1e:	005b      	lsls	r3, r3, #1
 8005a20:	623b      	str	r3, [r7, #32]
      break;
 8005a22:	e06b      	b.n	8005afc <HAL_RCCEx_GetPeriphCLKFreq+0x274>
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
#else
      if (__HAL_RCC_GET_I2S3_SOURCE() == RCC_I2S3CLKSOURCE_SYSCLK)
 8005a24:	4b3a      	ldr	r3, [pc, #232]	@ (8005b10 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005a26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a28:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d103      	bne.n	8005a38 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
      {
        /* SYSCLK used as source clock for I2S3 */
        frequency = HAL_RCC_GetSysClockFreq();
 8005a30:	f7ff fcec 	bl	800540c <HAL_RCC_GetSysClockFreq>
 8005a34:	6238      	str	r0, [r7, #32]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8005a36:	e063      	b.n	8005b00 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 8005a38:	4b35      	ldr	r3, [pc, #212]	@ (8005b10 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d05d      	beq.n	8005b00 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8005a44:	4b32      	ldr	r3, [pc, #200]	@ (8005b10 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a48:	091b      	lsrs	r3, r3, #4
 8005a4a:	f003 030f 	and.w	r3, r3, #15
 8005a4e:	3301      	adds	r3, #1
 8005a50:	60fb      	str	r3, [r7, #12]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 8005a52:	4b2f      	ldr	r3, [pc, #188]	@ (8005b10 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a56:	0b1b      	lsrs	r3, r3, #12
 8005a58:	f003 030f 	and.w	r3, r3, #15
 8005a5c:	3302      	adds	r3, #2
 8005a5e:	613b      	str	r3, [r7, #16]
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 8005a60:	4a2e      	ldr	r2, [pc, #184]	@ (8005b1c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a68:	693a      	ldr	r2, [r7, #16]
 8005a6a:	fb02 f303 	mul.w	r3, r2, r3
 8005a6e:	005b      	lsls	r3, r3, #1
 8005a70:	623b      	str	r3, [r7, #32]
      break;
 8005a72:	e045      	b.n	8005b00 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8005a74:	4b26      	ldr	r3, [pc, #152]	@ (8005b10 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005a76:	6a1b      	ldr	r3, [r3, #32]
 8005a78:	60bb      	str	r3, [r7, #8]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a80:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a84:	d108      	bne.n	8005a98 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	f003 0302 	and.w	r3, r3, #2
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d003      	beq.n	8005a98 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
      {
        frequency = LSE_VALUE;
 8005a90:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a94:	623b      	str	r3, [r7, #32]
 8005a96:	e01e      	b.n	8005ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005aa2:	d109      	bne.n	8005ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
 8005aa4:	4b1a      	ldr	r3, [pc, #104]	@ (8005b10 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aa8:	f003 0302 	and.w	r3, r3, #2
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d003      	beq.n	8005ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
      {
        frequency = LSI_VALUE;
 8005ab0:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8005ab4:	623b      	str	r3, [r7, #32]
 8005ab6:	e00e      	b.n	8005ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005abe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ac2:	d11f      	bne.n	8005b04 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8005ac4:	4b12      	ldr	r3, [pc, #72]	@ (8005b10 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d019      	beq.n	8005b04 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
      {
        frequency = HSE_VALUE / 128U;
 8005ad0:	4b15      	ldr	r3, [pc, #84]	@ (8005b28 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8005ad2:	623b      	str	r3, [r7, #32]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8005ad4:	e016      	b.n	8005b04 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8005ad6:	e015      	b.n	8005b04 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005ad8:	f7ff fd72 	bl	80055c0 <HAL_RCC_GetPCLK2Freq>
 8005adc:	4602      	mov	r2, r0
 8005ade:	4b0c      	ldr	r3, [pc, #48]	@ (8005b10 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	0b9b      	lsrs	r3, r3, #14
 8005ae4:	f003 0303 	and.w	r3, r3, #3
 8005ae8:	3301      	adds	r3, #1
 8005aea:	005b      	lsls	r3, r3, #1
 8005aec:	fbb2 f3f3 	udiv	r3, r2, r3
 8005af0:	623b      	str	r3, [r7, #32]
      break;
 8005af2:	e008      	b.n	8005b06 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
    }
    default:
    {
      break;
 8005af4:	bf00      	nop
 8005af6:	e006      	b.n	8005b06 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
      break;
 8005af8:	bf00      	nop
 8005afa:	e004      	b.n	8005b06 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
      break;
 8005afc:	bf00      	nop
 8005afe:	e002      	b.n	8005b06 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
      break;
 8005b00:	bf00      	nop
 8005b02:	e000      	b.n	8005b06 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
      break;
 8005b04:	bf00      	nop
    }
  }
  return (frequency);
 8005b06:	6a3b      	ldr	r3, [r7, #32]
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3728      	adds	r7, #40	@ 0x28
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}
 8005b10:	40021000 	.word	0x40021000
 8005b14:	08008d8c 	.word	0x08008d8c
 8005b18:	08008d9c 	.word	0x08008d9c
 8005b1c:	017d7840 	.word	0x017d7840
 8005b20:	003d0900 	.word	0x003d0900
 8005b24:	aaaaaaab 	.word	0xaaaaaaab
 8005b28:	0002faf0 	.word	0x0002faf0

08005b2c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b082      	sub	sp, #8
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d101      	bne.n	8005b3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	e042      	b.n	8005bc4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d106      	bne.n	8005b58 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b52:	6878      	ldr	r0, [r7, #4]
 8005b54:	f7fc f9ba 	bl	8001ecc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2224      	movs	r2, #36	@ 0x24
 8005b5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	68da      	ldr	r2, [r3, #12]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b6e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005b70:	6878      	ldr	r0, [r7, #4]
 8005b72:	f000 f971 	bl	8005e58 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	691a      	ldr	r2, [r3, #16]
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005b84:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	695a      	ldr	r2, [r3, #20]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005b94:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	68da      	ldr	r2, [r3, #12]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005ba4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2220      	movs	r2, #32
 8005bb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2220      	movs	r2, #32
 8005bb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005bc2:	2300      	movs	r3, #0
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	3708      	adds	r7, #8
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}

08005bcc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b08a      	sub	sp, #40	@ 0x28
 8005bd0:	af02      	add	r7, sp, #8
 8005bd2:	60f8      	str	r0, [r7, #12]
 8005bd4:	60b9      	str	r1, [r7, #8]
 8005bd6:	603b      	str	r3, [r7, #0]
 8005bd8:	4613      	mov	r3, r2
 8005bda:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005bdc:	2300      	movs	r3, #0
 8005bde:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005be6:	b2db      	uxtb	r3, r3
 8005be8:	2b20      	cmp	r3, #32
 8005bea:	d175      	bne.n	8005cd8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d002      	beq.n	8005bf8 <HAL_UART_Transmit+0x2c>
 8005bf2:	88fb      	ldrh	r3, [r7, #6]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d101      	bne.n	8005bfc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	e06e      	b.n	8005cda <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2221      	movs	r2, #33	@ 0x21
 8005c06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c0a:	f7fc fb27 	bl	800225c <HAL_GetTick>
 8005c0e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	88fa      	ldrh	r2, [r7, #6]
 8005c14:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	88fa      	ldrh	r2, [r7, #6]
 8005c1a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c24:	d108      	bne.n	8005c38 <HAL_UART_Transmit+0x6c>
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	691b      	ldr	r3, [r3, #16]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d104      	bne.n	8005c38 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	61bb      	str	r3, [r7, #24]
 8005c36:	e003      	b.n	8005c40 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005c40:	e02e      	b.n	8005ca0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	9300      	str	r3, [sp, #0]
 8005c46:	697b      	ldr	r3, [r7, #20]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	2180      	movs	r1, #128	@ 0x80
 8005c4c:	68f8      	ldr	r0, [r7, #12]
 8005c4e:	f000 f848 	bl	8005ce2 <UART_WaitOnFlagUntilTimeout>
 8005c52:	4603      	mov	r3, r0
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d005      	beq.n	8005c64 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2220      	movs	r2, #32
 8005c5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005c60:	2303      	movs	r3, #3
 8005c62:	e03a      	b.n	8005cda <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005c64:	69fb      	ldr	r3, [r7, #28]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d10b      	bne.n	8005c82 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c6a:	69bb      	ldr	r3, [r7, #24]
 8005c6c:	881b      	ldrh	r3, [r3, #0]
 8005c6e:	461a      	mov	r2, r3
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c78:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005c7a:	69bb      	ldr	r3, [r7, #24]
 8005c7c:	3302      	adds	r3, #2
 8005c7e:	61bb      	str	r3, [r7, #24]
 8005c80:	e007      	b.n	8005c92 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c82:	69fb      	ldr	r3, [r7, #28]
 8005c84:	781a      	ldrb	r2, [r3, #0]
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005c8c:	69fb      	ldr	r3, [r7, #28]
 8005c8e:	3301      	adds	r3, #1
 8005c90:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005c96:	b29b      	uxth	r3, r3
 8005c98:	3b01      	subs	r3, #1
 8005c9a:	b29a      	uxth	r2, r3
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005ca4:	b29b      	uxth	r3, r3
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d1cb      	bne.n	8005c42 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	9300      	str	r3, [sp, #0]
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	2140      	movs	r1, #64	@ 0x40
 8005cb4:	68f8      	ldr	r0, [r7, #12]
 8005cb6:	f000 f814 	bl	8005ce2 <UART_WaitOnFlagUntilTimeout>
 8005cba:	4603      	mov	r3, r0
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d005      	beq.n	8005ccc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	2220      	movs	r2, #32
 8005cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005cc8:	2303      	movs	r3, #3
 8005cca:	e006      	b.n	8005cda <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	2220      	movs	r2, #32
 8005cd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	e000      	b.n	8005cda <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005cd8:	2302      	movs	r3, #2
  }
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	3720      	adds	r7, #32
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}

08005ce2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005ce2:	b580      	push	{r7, lr}
 8005ce4:	b086      	sub	sp, #24
 8005ce6:	af00      	add	r7, sp, #0
 8005ce8:	60f8      	str	r0, [r7, #12]
 8005cea:	60b9      	str	r1, [r7, #8]
 8005cec:	603b      	str	r3, [r7, #0]
 8005cee:	4613      	mov	r3, r2
 8005cf0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cf2:	e03b      	b.n	8005d6c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cf4:	6a3b      	ldr	r3, [r7, #32]
 8005cf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cfa:	d037      	beq.n	8005d6c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cfc:	f7fc faae 	bl	800225c <HAL_GetTick>
 8005d00:	4602      	mov	r2, r0
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	1ad3      	subs	r3, r2, r3
 8005d06:	6a3a      	ldr	r2, [r7, #32]
 8005d08:	429a      	cmp	r2, r3
 8005d0a:	d302      	bcc.n	8005d12 <UART_WaitOnFlagUntilTimeout+0x30>
 8005d0c:	6a3b      	ldr	r3, [r7, #32]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d101      	bne.n	8005d16 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005d12:	2303      	movs	r3, #3
 8005d14:	e03a      	b.n	8005d8c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	68db      	ldr	r3, [r3, #12]
 8005d1c:	f003 0304 	and.w	r3, r3, #4
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d023      	beq.n	8005d6c <UART_WaitOnFlagUntilTimeout+0x8a>
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	2b80      	cmp	r3, #128	@ 0x80
 8005d28:	d020      	beq.n	8005d6c <UART_WaitOnFlagUntilTimeout+0x8a>
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	2b40      	cmp	r3, #64	@ 0x40
 8005d2e:	d01d      	beq.n	8005d6c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f003 0308 	and.w	r3, r3, #8
 8005d3a:	2b08      	cmp	r3, #8
 8005d3c:	d116      	bne.n	8005d6c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005d3e:	2300      	movs	r3, #0
 8005d40:	617b      	str	r3, [r7, #20]
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	617b      	str	r3, [r7, #20]
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	685b      	ldr	r3, [r3, #4]
 8005d50:	617b      	str	r3, [r7, #20]
 8005d52:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d54:	68f8      	ldr	r0, [r7, #12]
 8005d56:	f000 f81d 	bl	8005d94 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2208      	movs	r2, #8
 8005d5e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2200      	movs	r2, #0
 8005d64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	e00f      	b.n	8005d8c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	681a      	ldr	r2, [r3, #0]
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	4013      	ands	r3, r2
 8005d76:	68ba      	ldr	r2, [r7, #8]
 8005d78:	429a      	cmp	r2, r3
 8005d7a:	bf0c      	ite	eq
 8005d7c:	2301      	moveq	r3, #1
 8005d7e:	2300      	movne	r3, #0
 8005d80:	b2db      	uxtb	r3, r3
 8005d82:	461a      	mov	r2, r3
 8005d84:	79fb      	ldrb	r3, [r7, #7]
 8005d86:	429a      	cmp	r2, r3
 8005d88:	d0b4      	beq.n	8005cf4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d8a:	2300      	movs	r3, #0
}
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	3718      	adds	r7, #24
 8005d90:	46bd      	mov	sp, r7
 8005d92:	bd80      	pop	{r7, pc}

08005d94 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b095      	sub	sp, #84	@ 0x54
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	330c      	adds	r3, #12
 8005da2:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005da4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005da6:	e853 3f00 	ldrex	r3, [r3]
 8005daa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005dac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005db2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	330c      	adds	r3, #12
 8005dba:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005dbc:	643a      	str	r2, [r7, #64]	@ 0x40
 8005dbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dc0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005dc2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005dc4:	e841 2300 	strex	r3, r2, [r1]
 8005dc8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005dca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d1e5      	bne.n	8005d9c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	3314      	adds	r3, #20
 8005dd6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dd8:	6a3b      	ldr	r3, [r7, #32]
 8005dda:	e853 3f00 	ldrex	r3, [r3]
 8005dde:	61fb      	str	r3, [r7, #28]
   return(result);
 8005de0:	69fb      	ldr	r3, [r7, #28]
 8005de2:	f023 0301 	bic.w	r3, r3, #1
 8005de6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	3314      	adds	r3, #20
 8005dee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005df0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005df2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005df4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005df6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005df8:	e841 2300 	strex	r3, r2, [r1]
 8005dfc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d1e5      	bne.n	8005dd0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e08:	2b01      	cmp	r3, #1
 8005e0a:	d119      	bne.n	8005e40 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	330c      	adds	r3, #12
 8005e12:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	e853 3f00 	ldrex	r3, [r3]
 8005e1a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	f023 0310 	bic.w	r3, r3, #16
 8005e22:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	330c      	adds	r3, #12
 8005e2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e2c:	61ba      	str	r2, [r7, #24]
 8005e2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e30:	6979      	ldr	r1, [r7, #20]
 8005e32:	69ba      	ldr	r2, [r7, #24]
 8005e34:	e841 2300 	strex	r3, r2, [r1]
 8005e38:	613b      	str	r3, [r7, #16]
   return(result);
 8005e3a:	693b      	ldr	r3, [r7, #16]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d1e5      	bne.n	8005e0c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2220      	movs	r2, #32
 8005e44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005e4e:	bf00      	nop
 8005e50:	3754      	adds	r7, #84	@ 0x54
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bc80      	pop	{r7}
 8005e56:	4770      	bx	lr

08005e58 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b084      	sub	sp, #16
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	691b      	ldr	r3, [r3, #16]
 8005e66:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	68da      	ldr	r2, [r3, #12]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	430a      	orrs	r2, r1
 8005e74:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	689a      	ldr	r2, [r3, #8]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	691b      	ldr	r3, [r3, #16]
 8005e7e:	431a      	orrs	r2, r3
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	695b      	ldr	r3, [r3, #20]
 8005e84:	4313      	orrs	r3, r2
 8005e86:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68db      	ldr	r3, [r3, #12]
 8005e8e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005e92:	f023 030c 	bic.w	r3, r3, #12
 8005e96:	687a      	ldr	r2, [r7, #4]
 8005e98:	6812      	ldr	r2, [r2, #0]
 8005e9a:	68b9      	ldr	r1, [r7, #8]
 8005e9c:	430b      	orrs	r3, r1
 8005e9e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	695b      	ldr	r3, [r3, #20]
 8005ea6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	699a      	ldr	r2, [r3, #24]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	430a      	orrs	r2, r1
 8005eb4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a2c      	ldr	r2, [pc, #176]	@ (8005f6c <UART_SetConfig+0x114>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d103      	bne.n	8005ec8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005ec0:	f7ff fb7e 	bl	80055c0 <HAL_RCC_GetPCLK2Freq>
 8005ec4:	60f8      	str	r0, [r7, #12]
 8005ec6:	e002      	b.n	8005ece <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005ec8:	f7ff fb66 	bl	8005598 <HAL_RCC_GetPCLK1Freq>
 8005ecc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ece:	68fa      	ldr	r2, [r7, #12]
 8005ed0:	4613      	mov	r3, r2
 8005ed2:	009b      	lsls	r3, r3, #2
 8005ed4:	4413      	add	r3, r2
 8005ed6:	009a      	lsls	r2, r3, #2
 8005ed8:	441a      	add	r2, r3
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	009b      	lsls	r3, r3, #2
 8005ee0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ee4:	4a22      	ldr	r2, [pc, #136]	@ (8005f70 <UART_SetConfig+0x118>)
 8005ee6:	fba2 2303 	umull	r2, r3, r2, r3
 8005eea:	095b      	lsrs	r3, r3, #5
 8005eec:	0119      	lsls	r1, r3, #4
 8005eee:	68fa      	ldr	r2, [r7, #12]
 8005ef0:	4613      	mov	r3, r2
 8005ef2:	009b      	lsls	r3, r3, #2
 8005ef4:	4413      	add	r3, r2
 8005ef6:	009a      	lsls	r2, r3, #2
 8005ef8:	441a      	add	r2, r3
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	009b      	lsls	r3, r3, #2
 8005f00:	fbb2 f2f3 	udiv	r2, r2, r3
 8005f04:	4b1a      	ldr	r3, [pc, #104]	@ (8005f70 <UART_SetConfig+0x118>)
 8005f06:	fba3 0302 	umull	r0, r3, r3, r2
 8005f0a:	095b      	lsrs	r3, r3, #5
 8005f0c:	2064      	movs	r0, #100	@ 0x64
 8005f0e:	fb00 f303 	mul.w	r3, r0, r3
 8005f12:	1ad3      	subs	r3, r2, r3
 8005f14:	011b      	lsls	r3, r3, #4
 8005f16:	3332      	adds	r3, #50	@ 0x32
 8005f18:	4a15      	ldr	r2, [pc, #84]	@ (8005f70 <UART_SetConfig+0x118>)
 8005f1a:	fba2 2303 	umull	r2, r3, r2, r3
 8005f1e:	095b      	lsrs	r3, r3, #5
 8005f20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f24:	4419      	add	r1, r3
 8005f26:	68fa      	ldr	r2, [r7, #12]
 8005f28:	4613      	mov	r3, r2
 8005f2a:	009b      	lsls	r3, r3, #2
 8005f2c:	4413      	add	r3, r2
 8005f2e:	009a      	lsls	r2, r3, #2
 8005f30:	441a      	add	r2, r3
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	009b      	lsls	r3, r3, #2
 8005f38:	fbb2 f2f3 	udiv	r2, r2, r3
 8005f3c:	4b0c      	ldr	r3, [pc, #48]	@ (8005f70 <UART_SetConfig+0x118>)
 8005f3e:	fba3 0302 	umull	r0, r3, r3, r2
 8005f42:	095b      	lsrs	r3, r3, #5
 8005f44:	2064      	movs	r0, #100	@ 0x64
 8005f46:	fb00 f303 	mul.w	r3, r0, r3
 8005f4a:	1ad3      	subs	r3, r2, r3
 8005f4c:	011b      	lsls	r3, r3, #4
 8005f4e:	3332      	adds	r3, #50	@ 0x32
 8005f50:	4a07      	ldr	r2, [pc, #28]	@ (8005f70 <UART_SetConfig+0x118>)
 8005f52:	fba2 2303 	umull	r2, r3, r2, r3
 8005f56:	095b      	lsrs	r3, r3, #5
 8005f58:	f003 020f 	and.w	r2, r3, #15
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	440a      	add	r2, r1
 8005f62:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005f64:	bf00      	nop
 8005f66:	3710      	adds	r7, #16
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bd80      	pop	{r7, pc}
 8005f6c:	40013800 	.word	0x40013800
 8005f70:	51eb851f 	.word	0x51eb851f

08005f74 <__cvt>:
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f7a:	461d      	mov	r5, r3
 8005f7c:	bfbb      	ittet	lt
 8005f7e:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8005f82:	461d      	movlt	r5, r3
 8005f84:	2300      	movge	r3, #0
 8005f86:	232d      	movlt	r3, #45	@ 0x2d
 8005f88:	b088      	sub	sp, #32
 8005f8a:	4614      	mov	r4, r2
 8005f8c:	bfb8      	it	lt
 8005f8e:	4614      	movlt	r4, r2
 8005f90:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005f92:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005f94:	7013      	strb	r3, [r2, #0]
 8005f96:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005f98:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005f9c:	f023 0820 	bic.w	r8, r3, #32
 8005fa0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005fa4:	d005      	beq.n	8005fb2 <__cvt+0x3e>
 8005fa6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005faa:	d100      	bne.n	8005fae <__cvt+0x3a>
 8005fac:	3601      	adds	r6, #1
 8005fae:	2302      	movs	r3, #2
 8005fb0:	e000      	b.n	8005fb4 <__cvt+0x40>
 8005fb2:	2303      	movs	r3, #3
 8005fb4:	aa07      	add	r2, sp, #28
 8005fb6:	9204      	str	r2, [sp, #16]
 8005fb8:	aa06      	add	r2, sp, #24
 8005fba:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005fbe:	e9cd 3600 	strd	r3, r6, [sp]
 8005fc2:	4622      	mov	r2, r4
 8005fc4:	462b      	mov	r3, r5
 8005fc6:	f000 fe83 	bl	8006cd0 <_dtoa_r>
 8005fca:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005fce:	4607      	mov	r7, r0
 8005fd0:	d119      	bne.n	8006006 <__cvt+0x92>
 8005fd2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005fd4:	07db      	lsls	r3, r3, #31
 8005fd6:	d50e      	bpl.n	8005ff6 <__cvt+0x82>
 8005fd8:	eb00 0906 	add.w	r9, r0, r6
 8005fdc:	2200      	movs	r2, #0
 8005fde:	2300      	movs	r3, #0
 8005fe0:	4620      	mov	r0, r4
 8005fe2:	4629      	mov	r1, r5
 8005fe4:	f7fa fd4c 	bl	8000a80 <__aeabi_dcmpeq>
 8005fe8:	b108      	cbz	r0, 8005fee <__cvt+0x7a>
 8005fea:	f8cd 901c 	str.w	r9, [sp, #28]
 8005fee:	2230      	movs	r2, #48	@ 0x30
 8005ff0:	9b07      	ldr	r3, [sp, #28]
 8005ff2:	454b      	cmp	r3, r9
 8005ff4:	d31e      	bcc.n	8006034 <__cvt+0xc0>
 8005ff6:	4638      	mov	r0, r7
 8005ff8:	9b07      	ldr	r3, [sp, #28]
 8005ffa:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005ffc:	1bdb      	subs	r3, r3, r7
 8005ffe:	6013      	str	r3, [r2, #0]
 8006000:	b008      	add	sp, #32
 8006002:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006006:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800600a:	eb00 0906 	add.w	r9, r0, r6
 800600e:	d1e5      	bne.n	8005fdc <__cvt+0x68>
 8006010:	7803      	ldrb	r3, [r0, #0]
 8006012:	2b30      	cmp	r3, #48	@ 0x30
 8006014:	d10a      	bne.n	800602c <__cvt+0xb8>
 8006016:	2200      	movs	r2, #0
 8006018:	2300      	movs	r3, #0
 800601a:	4620      	mov	r0, r4
 800601c:	4629      	mov	r1, r5
 800601e:	f7fa fd2f 	bl	8000a80 <__aeabi_dcmpeq>
 8006022:	b918      	cbnz	r0, 800602c <__cvt+0xb8>
 8006024:	f1c6 0601 	rsb	r6, r6, #1
 8006028:	f8ca 6000 	str.w	r6, [sl]
 800602c:	f8da 3000 	ldr.w	r3, [sl]
 8006030:	4499      	add	r9, r3
 8006032:	e7d3      	b.n	8005fdc <__cvt+0x68>
 8006034:	1c59      	adds	r1, r3, #1
 8006036:	9107      	str	r1, [sp, #28]
 8006038:	701a      	strb	r2, [r3, #0]
 800603a:	e7d9      	b.n	8005ff0 <__cvt+0x7c>

0800603c <__exponent>:
 800603c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800603e:	2900      	cmp	r1, #0
 8006040:	bfb6      	itet	lt
 8006042:	232d      	movlt	r3, #45	@ 0x2d
 8006044:	232b      	movge	r3, #43	@ 0x2b
 8006046:	4249      	neglt	r1, r1
 8006048:	2909      	cmp	r1, #9
 800604a:	7002      	strb	r2, [r0, #0]
 800604c:	7043      	strb	r3, [r0, #1]
 800604e:	dd29      	ble.n	80060a4 <__exponent+0x68>
 8006050:	f10d 0307 	add.w	r3, sp, #7
 8006054:	461d      	mov	r5, r3
 8006056:	270a      	movs	r7, #10
 8006058:	fbb1 f6f7 	udiv	r6, r1, r7
 800605c:	461a      	mov	r2, r3
 800605e:	fb07 1416 	mls	r4, r7, r6, r1
 8006062:	3430      	adds	r4, #48	@ 0x30
 8006064:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006068:	460c      	mov	r4, r1
 800606a:	2c63      	cmp	r4, #99	@ 0x63
 800606c:	4631      	mov	r1, r6
 800606e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006072:	dcf1      	bgt.n	8006058 <__exponent+0x1c>
 8006074:	3130      	adds	r1, #48	@ 0x30
 8006076:	1e94      	subs	r4, r2, #2
 8006078:	f803 1c01 	strb.w	r1, [r3, #-1]
 800607c:	4623      	mov	r3, r4
 800607e:	1c41      	adds	r1, r0, #1
 8006080:	42ab      	cmp	r3, r5
 8006082:	d30a      	bcc.n	800609a <__exponent+0x5e>
 8006084:	f10d 0309 	add.w	r3, sp, #9
 8006088:	1a9b      	subs	r3, r3, r2
 800608a:	42ac      	cmp	r4, r5
 800608c:	bf88      	it	hi
 800608e:	2300      	movhi	r3, #0
 8006090:	3302      	adds	r3, #2
 8006092:	4403      	add	r3, r0
 8006094:	1a18      	subs	r0, r3, r0
 8006096:	b003      	add	sp, #12
 8006098:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800609a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800609e:	f801 6f01 	strb.w	r6, [r1, #1]!
 80060a2:	e7ed      	b.n	8006080 <__exponent+0x44>
 80060a4:	2330      	movs	r3, #48	@ 0x30
 80060a6:	3130      	adds	r1, #48	@ 0x30
 80060a8:	7083      	strb	r3, [r0, #2]
 80060aa:	70c1      	strb	r1, [r0, #3]
 80060ac:	1d03      	adds	r3, r0, #4
 80060ae:	e7f1      	b.n	8006094 <__exponent+0x58>

080060b0 <_printf_float>:
 80060b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060b4:	b091      	sub	sp, #68	@ 0x44
 80060b6:	460c      	mov	r4, r1
 80060b8:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80060bc:	4616      	mov	r6, r2
 80060be:	461f      	mov	r7, r3
 80060c0:	4605      	mov	r5, r0
 80060c2:	f000 fcf5 	bl	8006ab0 <_localeconv_r>
 80060c6:	6803      	ldr	r3, [r0, #0]
 80060c8:	4618      	mov	r0, r3
 80060ca:	9308      	str	r3, [sp, #32]
 80060cc:	f7fa f8ac 	bl	8000228 <strlen>
 80060d0:	2300      	movs	r3, #0
 80060d2:	930e      	str	r3, [sp, #56]	@ 0x38
 80060d4:	f8d8 3000 	ldr.w	r3, [r8]
 80060d8:	9009      	str	r0, [sp, #36]	@ 0x24
 80060da:	3307      	adds	r3, #7
 80060dc:	f023 0307 	bic.w	r3, r3, #7
 80060e0:	f103 0208 	add.w	r2, r3, #8
 80060e4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80060e8:	f8d4 b000 	ldr.w	fp, [r4]
 80060ec:	f8c8 2000 	str.w	r2, [r8]
 80060f0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80060f4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80060f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80060fa:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80060fe:	f04f 32ff 	mov.w	r2, #4294967295
 8006102:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006106:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800610a:	4b9c      	ldr	r3, [pc, #624]	@ (800637c <_printf_float+0x2cc>)
 800610c:	f7fa fcea 	bl	8000ae4 <__aeabi_dcmpun>
 8006110:	bb70      	cbnz	r0, 8006170 <_printf_float+0xc0>
 8006112:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006116:	f04f 32ff 	mov.w	r2, #4294967295
 800611a:	4b98      	ldr	r3, [pc, #608]	@ (800637c <_printf_float+0x2cc>)
 800611c:	f7fa fcc4 	bl	8000aa8 <__aeabi_dcmple>
 8006120:	bb30      	cbnz	r0, 8006170 <_printf_float+0xc0>
 8006122:	2200      	movs	r2, #0
 8006124:	2300      	movs	r3, #0
 8006126:	4640      	mov	r0, r8
 8006128:	4649      	mov	r1, r9
 800612a:	f7fa fcb3 	bl	8000a94 <__aeabi_dcmplt>
 800612e:	b110      	cbz	r0, 8006136 <_printf_float+0x86>
 8006130:	232d      	movs	r3, #45	@ 0x2d
 8006132:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006136:	4a92      	ldr	r2, [pc, #584]	@ (8006380 <_printf_float+0x2d0>)
 8006138:	4b92      	ldr	r3, [pc, #584]	@ (8006384 <_printf_float+0x2d4>)
 800613a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800613e:	bf8c      	ite	hi
 8006140:	4690      	movhi	r8, r2
 8006142:	4698      	movls	r8, r3
 8006144:	2303      	movs	r3, #3
 8006146:	f04f 0900 	mov.w	r9, #0
 800614a:	6123      	str	r3, [r4, #16]
 800614c:	f02b 0304 	bic.w	r3, fp, #4
 8006150:	6023      	str	r3, [r4, #0]
 8006152:	4633      	mov	r3, r6
 8006154:	4621      	mov	r1, r4
 8006156:	4628      	mov	r0, r5
 8006158:	9700      	str	r7, [sp, #0]
 800615a:	aa0f      	add	r2, sp, #60	@ 0x3c
 800615c:	f000 f9d4 	bl	8006508 <_printf_common>
 8006160:	3001      	adds	r0, #1
 8006162:	f040 8090 	bne.w	8006286 <_printf_float+0x1d6>
 8006166:	f04f 30ff 	mov.w	r0, #4294967295
 800616a:	b011      	add	sp, #68	@ 0x44
 800616c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006170:	4642      	mov	r2, r8
 8006172:	464b      	mov	r3, r9
 8006174:	4640      	mov	r0, r8
 8006176:	4649      	mov	r1, r9
 8006178:	f7fa fcb4 	bl	8000ae4 <__aeabi_dcmpun>
 800617c:	b148      	cbz	r0, 8006192 <_printf_float+0xe2>
 800617e:	464b      	mov	r3, r9
 8006180:	2b00      	cmp	r3, #0
 8006182:	bfb8      	it	lt
 8006184:	232d      	movlt	r3, #45	@ 0x2d
 8006186:	4a80      	ldr	r2, [pc, #512]	@ (8006388 <_printf_float+0x2d8>)
 8006188:	bfb8      	it	lt
 800618a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800618e:	4b7f      	ldr	r3, [pc, #508]	@ (800638c <_printf_float+0x2dc>)
 8006190:	e7d3      	b.n	800613a <_printf_float+0x8a>
 8006192:	6863      	ldr	r3, [r4, #4]
 8006194:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8006198:	1c5a      	adds	r2, r3, #1
 800619a:	d13f      	bne.n	800621c <_printf_float+0x16c>
 800619c:	2306      	movs	r3, #6
 800619e:	6063      	str	r3, [r4, #4]
 80061a0:	2200      	movs	r2, #0
 80061a2:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80061a6:	6023      	str	r3, [r4, #0]
 80061a8:	9206      	str	r2, [sp, #24]
 80061aa:	aa0e      	add	r2, sp, #56	@ 0x38
 80061ac:	e9cd a204 	strd	sl, r2, [sp, #16]
 80061b0:	aa0d      	add	r2, sp, #52	@ 0x34
 80061b2:	9203      	str	r2, [sp, #12]
 80061b4:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80061b8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80061bc:	6863      	ldr	r3, [r4, #4]
 80061be:	4642      	mov	r2, r8
 80061c0:	9300      	str	r3, [sp, #0]
 80061c2:	4628      	mov	r0, r5
 80061c4:	464b      	mov	r3, r9
 80061c6:	910a      	str	r1, [sp, #40]	@ 0x28
 80061c8:	f7ff fed4 	bl	8005f74 <__cvt>
 80061cc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80061ce:	4680      	mov	r8, r0
 80061d0:	2947      	cmp	r1, #71	@ 0x47
 80061d2:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80061d4:	d128      	bne.n	8006228 <_printf_float+0x178>
 80061d6:	1cc8      	adds	r0, r1, #3
 80061d8:	db02      	blt.n	80061e0 <_printf_float+0x130>
 80061da:	6863      	ldr	r3, [r4, #4]
 80061dc:	4299      	cmp	r1, r3
 80061de:	dd40      	ble.n	8006262 <_printf_float+0x1b2>
 80061e0:	f1aa 0a02 	sub.w	sl, sl, #2
 80061e4:	fa5f fa8a 	uxtb.w	sl, sl
 80061e8:	4652      	mov	r2, sl
 80061ea:	3901      	subs	r1, #1
 80061ec:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80061f0:	910d      	str	r1, [sp, #52]	@ 0x34
 80061f2:	f7ff ff23 	bl	800603c <__exponent>
 80061f6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80061f8:	4681      	mov	r9, r0
 80061fa:	1813      	adds	r3, r2, r0
 80061fc:	2a01      	cmp	r2, #1
 80061fe:	6123      	str	r3, [r4, #16]
 8006200:	dc02      	bgt.n	8006208 <_printf_float+0x158>
 8006202:	6822      	ldr	r2, [r4, #0]
 8006204:	07d2      	lsls	r2, r2, #31
 8006206:	d501      	bpl.n	800620c <_printf_float+0x15c>
 8006208:	3301      	adds	r3, #1
 800620a:	6123      	str	r3, [r4, #16]
 800620c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006210:	2b00      	cmp	r3, #0
 8006212:	d09e      	beq.n	8006152 <_printf_float+0xa2>
 8006214:	232d      	movs	r3, #45	@ 0x2d
 8006216:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800621a:	e79a      	b.n	8006152 <_printf_float+0xa2>
 800621c:	2947      	cmp	r1, #71	@ 0x47
 800621e:	d1bf      	bne.n	80061a0 <_printf_float+0xf0>
 8006220:	2b00      	cmp	r3, #0
 8006222:	d1bd      	bne.n	80061a0 <_printf_float+0xf0>
 8006224:	2301      	movs	r3, #1
 8006226:	e7ba      	b.n	800619e <_printf_float+0xee>
 8006228:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800622c:	d9dc      	bls.n	80061e8 <_printf_float+0x138>
 800622e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006232:	d118      	bne.n	8006266 <_printf_float+0x1b6>
 8006234:	2900      	cmp	r1, #0
 8006236:	6863      	ldr	r3, [r4, #4]
 8006238:	dd0b      	ble.n	8006252 <_printf_float+0x1a2>
 800623a:	6121      	str	r1, [r4, #16]
 800623c:	b913      	cbnz	r3, 8006244 <_printf_float+0x194>
 800623e:	6822      	ldr	r2, [r4, #0]
 8006240:	07d0      	lsls	r0, r2, #31
 8006242:	d502      	bpl.n	800624a <_printf_float+0x19a>
 8006244:	3301      	adds	r3, #1
 8006246:	440b      	add	r3, r1
 8006248:	6123      	str	r3, [r4, #16]
 800624a:	f04f 0900 	mov.w	r9, #0
 800624e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006250:	e7dc      	b.n	800620c <_printf_float+0x15c>
 8006252:	b913      	cbnz	r3, 800625a <_printf_float+0x1aa>
 8006254:	6822      	ldr	r2, [r4, #0]
 8006256:	07d2      	lsls	r2, r2, #31
 8006258:	d501      	bpl.n	800625e <_printf_float+0x1ae>
 800625a:	3302      	adds	r3, #2
 800625c:	e7f4      	b.n	8006248 <_printf_float+0x198>
 800625e:	2301      	movs	r3, #1
 8006260:	e7f2      	b.n	8006248 <_printf_float+0x198>
 8006262:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006266:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006268:	4299      	cmp	r1, r3
 800626a:	db05      	blt.n	8006278 <_printf_float+0x1c8>
 800626c:	6823      	ldr	r3, [r4, #0]
 800626e:	6121      	str	r1, [r4, #16]
 8006270:	07d8      	lsls	r0, r3, #31
 8006272:	d5ea      	bpl.n	800624a <_printf_float+0x19a>
 8006274:	1c4b      	adds	r3, r1, #1
 8006276:	e7e7      	b.n	8006248 <_printf_float+0x198>
 8006278:	2900      	cmp	r1, #0
 800627a:	bfcc      	ite	gt
 800627c:	2201      	movgt	r2, #1
 800627e:	f1c1 0202 	rsble	r2, r1, #2
 8006282:	4413      	add	r3, r2
 8006284:	e7e0      	b.n	8006248 <_printf_float+0x198>
 8006286:	6823      	ldr	r3, [r4, #0]
 8006288:	055a      	lsls	r2, r3, #21
 800628a:	d407      	bmi.n	800629c <_printf_float+0x1ec>
 800628c:	6923      	ldr	r3, [r4, #16]
 800628e:	4642      	mov	r2, r8
 8006290:	4631      	mov	r1, r6
 8006292:	4628      	mov	r0, r5
 8006294:	47b8      	blx	r7
 8006296:	3001      	adds	r0, #1
 8006298:	d12b      	bne.n	80062f2 <_printf_float+0x242>
 800629a:	e764      	b.n	8006166 <_printf_float+0xb6>
 800629c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80062a0:	f240 80dc 	bls.w	800645c <_printf_float+0x3ac>
 80062a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80062a8:	2200      	movs	r2, #0
 80062aa:	2300      	movs	r3, #0
 80062ac:	f7fa fbe8 	bl	8000a80 <__aeabi_dcmpeq>
 80062b0:	2800      	cmp	r0, #0
 80062b2:	d033      	beq.n	800631c <_printf_float+0x26c>
 80062b4:	2301      	movs	r3, #1
 80062b6:	4631      	mov	r1, r6
 80062b8:	4628      	mov	r0, r5
 80062ba:	4a35      	ldr	r2, [pc, #212]	@ (8006390 <_printf_float+0x2e0>)
 80062bc:	47b8      	blx	r7
 80062be:	3001      	adds	r0, #1
 80062c0:	f43f af51 	beq.w	8006166 <_printf_float+0xb6>
 80062c4:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80062c8:	4543      	cmp	r3, r8
 80062ca:	db02      	blt.n	80062d2 <_printf_float+0x222>
 80062cc:	6823      	ldr	r3, [r4, #0]
 80062ce:	07d8      	lsls	r0, r3, #31
 80062d0:	d50f      	bpl.n	80062f2 <_printf_float+0x242>
 80062d2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80062d6:	4631      	mov	r1, r6
 80062d8:	4628      	mov	r0, r5
 80062da:	47b8      	blx	r7
 80062dc:	3001      	adds	r0, #1
 80062de:	f43f af42 	beq.w	8006166 <_printf_float+0xb6>
 80062e2:	f04f 0900 	mov.w	r9, #0
 80062e6:	f108 38ff 	add.w	r8, r8, #4294967295
 80062ea:	f104 0a1a 	add.w	sl, r4, #26
 80062ee:	45c8      	cmp	r8, r9
 80062f0:	dc09      	bgt.n	8006306 <_printf_float+0x256>
 80062f2:	6823      	ldr	r3, [r4, #0]
 80062f4:	079b      	lsls	r3, r3, #30
 80062f6:	f100 8102 	bmi.w	80064fe <_printf_float+0x44e>
 80062fa:	68e0      	ldr	r0, [r4, #12]
 80062fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80062fe:	4298      	cmp	r0, r3
 8006300:	bfb8      	it	lt
 8006302:	4618      	movlt	r0, r3
 8006304:	e731      	b.n	800616a <_printf_float+0xba>
 8006306:	2301      	movs	r3, #1
 8006308:	4652      	mov	r2, sl
 800630a:	4631      	mov	r1, r6
 800630c:	4628      	mov	r0, r5
 800630e:	47b8      	blx	r7
 8006310:	3001      	adds	r0, #1
 8006312:	f43f af28 	beq.w	8006166 <_printf_float+0xb6>
 8006316:	f109 0901 	add.w	r9, r9, #1
 800631a:	e7e8      	b.n	80062ee <_printf_float+0x23e>
 800631c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800631e:	2b00      	cmp	r3, #0
 8006320:	dc38      	bgt.n	8006394 <_printf_float+0x2e4>
 8006322:	2301      	movs	r3, #1
 8006324:	4631      	mov	r1, r6
 8006326:	4628      	mov	r0, r5
 8006328:	4a19      	ldr	r2, [pc, #100]	@ (8006390 <_printf_float+0x2e0>)
 800632a:	47b8      	blx	r7
 800632c:	3001      	adds	r0, #1
 800632e:	f43f af1a 	beq.w	8006166 <_printf_float+0xb6>
 8006332:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8006336:	ea59 0303 	orrs.w	r3, r9, r3
 800633a:	d102      	bne.n	8006342 <_printf_float+0x292>
 800633c:	6823      	ldr	r3, [r4, #0]
 800633e:	07d9      	lsls	r1, r3, #31
 8006340:	d5d7      	bpl.n	80062f2 <_printf_float+0x242>
 8006342:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006346:	4631      	mov	r1, r6
 8006348:	4628      	mov	r0, r5
 800634a:	47b8      	blx	r7
 800634c:	3001      	adds	r0, #1
 800634e:	f43f af0a 	beq.w	8006166 <_printf_float+0xb6>
 8006352:	f04f 0a00 	mov.w	sl, #0
 8006356:	f104 0b1a 	add.w	fp, r4, #26
 800635a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800635c:	425b      	negs	r3, r3
 800635e:	4553      	cmp	r3, sl
 8006360:	dc01      	bgt.n	8006366 <_printf_float+0x2b6>
 8006362:	464b      	mov	r3, r9
 8006364:	e793      	b.n	800628e <_printf_float+0x1de>
 8006366:	2301      	movs	r3, #1
 8006368:	465a      	mov	r2, fp
 800636a:	4631      	mov	r1, r6
 800636c:	4628      	mov	r0, r5
 800636e:	47b8      	blx	r7
 8006370:	3001      	adds	r0, #1
 8006372:	f43f aef8 	beq.w	8006166 <_printf_float+0xb6>
 8006376:	f10a 0a01 	add.w	sl, sl, #1
 800637a:	e7ee      	b.n	800635a <_printf_float+0x2aa>
 800637c:	7fefffff 	.word	0x7fefffff
 8006380:	08008db0 	.word	0x08008db0
 8006384:	08008dac 	.word	0x08008dac
 8006388:	08008db8 	.word	0x08008db8
 800638c:	08008db4 	.word	0x08008db4
 8006390:	08008dbc 	.word	0x08008dbc
 8006394:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006396:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800639a:	4553      	cmp	r3, sl
 800639c:	bfa8      	it	ge
 800639e:	4653      	movge	r3, sl
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	4699      	mov	r9, r3
 80063a4:	dc36      	bgt.n	8006414 <_printf_float+0x364>
 80063a6:	f04f 0b00 	mov.w	fp, #0
 80063aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80063ae:	f104 021a 	add.w	r2, r4, #26
 80063b2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80063b4:	930a      	str	r3, [sp, #40]	@ 0x28
 80063b6:	eba3 0309 	sub.w	r3, r3, r9
 80063ba:	455b      	cmp	r3, fp
 80063bc:	dc31      	bgt.n	8006422 <_printf_float+0x372>
 80063be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80063c0:	459a      	cmp	sl, r3
 80063c2:	dc3a      	bgt.n	800643a <_printf_float+0x38a>
 80063c4:	6823      	ldr	r3, [r4, #0]
 80063c6:	07da      	lsls	r2, r3, #31
 80063c8:	d437      	bmi.n	800643a <_printf_float+0x38a>
 80063ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80063cc:	ebaa 0903 	sub.w	r9, sl, r3
 80063d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80063d2:	ebaa 0303 	sub.w	r3, sl, r3
 80063d6:	4599      	cmp	r9, r3
 80063d8:	bfa8      	it	ge
 80063da:	4699      	movge	r9, r3
 80063dc:	f1b9 0f00 	cmp.w	r9, #0
 80063e0:	dc33      	bgt.n	800644a <_printf_float+0x39a>
 80063e2:	f04f 0800 	mov.w	r8, #0
 80063e6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80063ea:	f104 0b1a 	add.w	fp, r4, #26
 80063ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80063f0:	ebaa 0303 	sub.w	r3, sl, r3
 80063f4:	eba3 0309 	sub.w	r3, r3, r9
 80063f8:	4543      	cmp	r3, r8
 80063fa:	f77f af7a 	ble.w	80062f2 <_printf_float+0x242>
 80063fe:	2301      	movs	r3, #1
 8006400:	465a      	mov	r2, fp
 8006402:	4631      	mov	r1, r6
 8006404:	4628      	mov	r0, r5
 8006406:	47b8      	blx	r7
 8006408:	3001      	adds	r0, #1
 800640a:	f43f aeac 	beq.w	8006166 <_printf_float+0xb6>
 800640e:	f108 0801 	add.w	r8, r8, #1
 8006412:	e7ec      	b.n	80063ee <_printf_float+0x33e>
 8006414:	4642      	mov	r2, r8
 8006416:	4631      	mov	r1, r6
 8006418:	4628      	mov	r0, r5
 800641a:	47b8      	blx	r7
 800641c:	3001      	adds	r0, #1
 800641e:	d1c2      	bne.n	80063a6 <_printf_float+0x2f6>
 8006420:	e6a1      	b.n	8006166 <_printf_float+0xb6>
 8006422:	2301      	movs	r3, #1
 8006424:	4631      	mov	r1, r6
 8006426:	4628      	mov	r0, r5
 8006428:	920a      	str	r2, [sp, #40]	@ 0x28
 800642a:	47b8      	blx	r7
 800642c:	3001      	adds	r0, #1
 800642e:	f43f ae9a 	beq.w	8006166 <_printf_float+0xb6>
 8006432:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006434:	f10b 0b01 	add.w	fp, fp, #1
 8006438:	e7bb      	b.n	80063b2 <_printf_float+0x302>
 800643a:	4631      	mov	r1, r6
 800643c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006440:	4628      	mov	r0, r5
 8006442:	47b8      	blx	r7
 8006444:	3001      	adds	r0, #1
 8006446:	d1c0      	bne.n	80063ca <_printf_float+0x31a>
 8006448:	e68d      	b.n	8006166 <_printf_float+0xb6>
 800644a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800644c:	464b      	mov	r3, r9
 800644e:	4631      	mov	r1, r6
 8006450:	4628      	mov	r0, r5
 8006452:	4442      	add	r2, r8
 8006454:	47b8      	blx	r7
 8006456:	3001      	adds	r0, #1
 8006458:	d1c3      	bne.n	80063e2 <_printf_float+0x332>
 800645a:	e684      	b.n	8006166 <_printf_float+0xb6>
 800645c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006460:	f1ba 0f01 	cmp.w	sl, #1
 8006464:	dc01      	bgt.n	800646a <_printf_float+0x3ba>
 8006466:	07db      	lsls	r3, r3, #31
 8006468:	d536      	bpl.n	80064d8 <_printf_float+0x428>
 800646a:	2301      	movs	r3, #1
 800646c:	4642      	mov	r2, r8
 800646e:	4631      	mov	r1, r6
 8006470:	4628      	mov	r0, r5
 8006472:	47b8      	blx	r7
 8006474:	3001      	adds	r0, #1
 8006476:	f43f ae76 	beq.w	8006166 <_printf_float+0xb6>
 800647a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800647e:	4631      	mov	r1, r6
 8006480:	4628      	mov	r0, r5
 8006482:	47b8      	blx	r7
 8006484:	3001      	adds	r0, #1
 8006486:	f43f ae6e 	beq.w	8006166 <_printf_float+0xb6>
 800648a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800648e:	2200      	movs	r2, #0
 8006490:	2300      	movs	r3, #0
 8006492:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006496:	f7fa faf3 	bl	8000a80 <__aeabi_dcmpeq>
 800649a:	b9c0      	cbnz	r0, 80064ce <_printf_float+0x41e>
 800649c:	4653      	mov	r3, sl
 800649e:	f108 0201 	add.w	r2, r8, #1
 80064a2:	4631      	mov	r1, r6
 80064a4:	4628      	mov	r0, r5
 80064a6:	47b8      	blx	r7
 80064a8:	3001      	adds	r0, #1
 80064aa:	d10c      	bne.n	80064c6 <_printf_float+0x416>
 80064ac:	e65b      	b.n	8006166 <_printf_float+0xb6>
 80064ae:	2301      	movs	r3, #1
 80064b0:	465a      	mov	r2, fp
 80064b2:	4631      	mov	r1, r6
 80064b4:	4628      	mov	r0, r5
 80064b6:	47b8      	blx	r7
 80064b8:	3001      	adds	r0, #1
 80064ba:	f43f ae54 	beq.w	8006166 <_printf_float+0xb6>
 80064be:	f108 0801 	add.w	r8, r8, #1
 80064c2:	45d0      	cmp	r8, sl
 80064c4:	dbf3      	blt.n	80064ae <_printf_float+0x3fe>
 80064c6:	464b      	mov	r3, r9
 80064c8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80064cc:	e6e0      	b.n	8006290 <_printf_float+0x1e0>
 80064ce:	f04f 0800 	mov.w	r8, #0
 80064d2:	f104 0b1a 	add.w	fp, r4, #26
 80064d6:	e7f4      	b.n	80064c2 <_printf_float+0x412>
 80064d8:	2301      	movs	r3, #1
 80064da:	4642      	mov	r2, r8
 80064dc:	e7e1      	b.n	80064a2 <_printf_float+0x3f2>
 80064de:	2301      	movs	r3, #1
 80064e0:	464a      	mov	r2, r9
 80064e2:	4631      	mov	r1, r6
 80064e4:	4628      	mov	r0, r5
 80064e6:	47b8      	blx	r7
 80064e8:	3001      	adds	r0, #1
 80064ea:	f43f ae3c 	beq.w	8006166 <_printf_float+0xb6>
 80064ee:	f108 0801 	add.w	r8, r8, #1
 80064f2:	68e3      	ldr	r3, [r4, #12]
 80064f4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80064f6:	1a5b      	subs	r3, r3, r1
 80064f8:	4543      	cmp	r3, r8
 80064fa:	dcf0      	bgt.n	80064de <_printf_float+0x42e>
 80064fc:	e6fd      	b.n	80062fa <_printf_float+0x24a>
 80064fe:	f04f 0800 	mov.w	r8, #0
 8006502:	f104 0919 	add.w	r9, r4, #25
 8006506:	e7f4      	b.n	80064f2 <_printf_float+0x442>

08006508 <_printf_common>:
 8006508:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800650c:	4616      	mov	r6, r2
 800650e:	4698      	mov	r8, r3
 8006510:	688a      	ldr	r2, [r1, #8]
 8006512:	690b      	ldr	r3, [r1, #16]
 8006514:	4607      	mov	r7, r0
 8006516:	4293      	cmp	r3, r2
 8006518:	bfb8      	it	lt
 800651a:	4613      	movlt	r3, r2
 800651c:	6033      	str	r3, [r6, #0]
 800651e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006522:	460c      	mov	r4, r1
 8006524:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006528:	b10a      	cbz	r2, 800652e <_printf_common+0x26>
 800652a:	3301      	adds	r3, #1
 800652c:	6033      	str	r3, [r6, #0]
 800652e:	6823      	ldr	r3, [r4, #0]
 8006530:	0699      	lsls	r1, r3, #26
 8006532:	bf42      	ittt	mi
 8006534:	6833      	ldrmi	r3, [r6, #0]
 8006536:	3302      	addmi	r3, #2
 8006538:	6033      	strmi	r3, [r6, #0]
 800653a:	6825      	ldr	r5, [r4, #0]
 800653c:	f015 0506 	ands.w	r5, r5, #6
 8006540:	d106      	bne.n	8006550 <_printf_common+0x48>
 8006542:	f104 0a19 	add.w	sl, r4, #25
 8006546:	68e3      	ldr	r3, [r4, #12]
 8006548:	6832      	ldr	r2, [r6, #0]
 800654a:	1a9b      	subs	r3, r3, r2
 800654c:	42ab      	cmp	r3, r5
 800654e:	dc2b      	bgt.n	80065a8 <_printf_common+0xa0>
 8006550:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006554:	6822      	ldr	r2, [r4, #0]
 8006556:	3b00      	subs	r3, #0
 8006558:	bf18      	it	ne
 800655a:	2301      	movne	r3, #1
 800655c:	0692      	lsls	r2, r2, #26
 800655e:	d430      	bmi.n	80065c2 <_printf_common+0xba>
 8006560:	4641      	mov	r1, r8
 8006562:	4638      	mov	r0, r7
 8006564:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006568:	47c8      	blx	r9
 800656a:	3001      	adds	r0, #1
 800656c:	d023      	beq.n	80065b6 <_printf_common+0xae>
 800656e:	6823      	ldr	r3, [r4, #0]
 8006570:	6922      	ldr	r2, [r4, #16]
 8006572:	f003 0306 	and.w	r3, r3, #6
 8006576:	2b04      	cmp	r3, #4
 8006578:	bf14      	ite	ne
 800657a:	2500      	movne	r5, #0
 800657c:	6833      	ldreq	r3, [r6, #0]
 800657e:	f04f 0600 	mov.w	r6, #0
 8006582:	bf08      	it	eq
 8006584:	68e5      	ldreq	r5, [r4, #12]
 8006586:	f104 041a 	add.w	r4, r4, #26
 800658a:	bf08      	it	eq
 800658c:	1aed      	subeq	r5, r5, r3
 800658e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006592:	bf08      	it	eq
 8006594:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006598:	4293      	cmp	r3, r2
 800659a:	bfc4      	itt	gt
 800659c:	1a9b      	subgt	r3, r3, r2
 800659e:	18ed      	addgt	r5, r5, r3
 80065a0:	42b5      	cmp	r5, r6
 80065a2:	d11a      	bne.n	80065da <_printf_common+0xd2>
 80065a4:	2000      	movs	r0, #0
 80065a6:	e008      	b.n	80065ba <_printf_common+0xb2>
 80065a8:	2301      	movs	r3, #1
 80065aa:	4652      	mov	r2, sl
 80065ac:	4641      	mov	r1, r8
 80065ae:	4638      	mov	r0, r7
 80065b0:	47c8      	blx	r9
 80065b2:	3001      	adds	r0, #1
 80065b4:	d103      	bne.n	80065be <_printf_common+0xb6>
 80065b6:	f04f 30ff 	mov.w	r0, #4294967295
 80065ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065be:	3501      	adds	r5, #1
 80065c0:	e7c1      	b.n	8006546 <_printf_common+0x3e>
 80065c2:	2030      	movs	r0, #48	@ 0x30
 80065c4:	18e1      	adds	r1, r4, r3
 80065c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80065ca:	1c5a      	adds	r2, r3, #1
 80065cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80065d0:	4422      	add	r2, r4
 80065d2:	3302      	adds	r3, #2
 80065d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80065d8:	e7c2      	b.n	8006560 <_printf_common+0x58>
 80065da:	2301      	movs	r3, #1
 80065dc:	4622      	mov	r2, r4
 80065de:	4641      	mov	r1, r8
 80065e0:	4638      	mov	r0, r7
 80065e2:	47c8      	blx	r9
 80065e4:	3001      	adds	r0, #1
 80065e6:	d0e6      	beq.n	80065b6 <_printf_common+0xae>
 80065e8:	3601      	adds	r6, #1
 80065ea:	e7d9      	b.n	80065a0 <_printf_common+0x98>

080065ec <_printf_i>:
 80065ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065f0:	7e0f      	ldrb	r7, [r1, #24]
 80065f2:	4691      	mov	r9, r2
 80065f4:	2f78      	cmp	r7, #120	@ 0x78
 80065f6:	4680      	mov	r8, r0
 80065f8:	460c      	mov	r4, r1
 80065fa:	469a      	mov	sl, r3
 80065fc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80065fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006602:	d807      	bhi.n	8006614 <_printf_i+0x28>
 8006604:	2f62      	cmp	r7, #98	@ 0x62
 8006606:	d80a      	bhi.n	800661e <_printf_i+0x32>
 8006608:	2f00      	cmp	r7, #0
 800660a:	f000 80d1 	beq.w	80067b0 <_printf_i+0x1c4>
 800660e:	2f58      	cmp	r7, #88	@ 0x58
 8006610:	f000 80b8 	beq.w	8006784 <_printf_i+0x198>
 8006614:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006618:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800661c:	e03a      	b.n	8006694 <_printf_i+0xa8>
 800661e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006622:	2b15      	cmp	r3, #21
 8006624:	d8f6      	bhi.n	8006614 <_printf_i+0x28>
 8006626:	a101      	add	r1, pc, #4	@ (adr r1, 800662c <_printf_i+0x40>)
 8006628:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800662c:	08006685 	.word	0x08006685
 8006630:	08006699 	.word	0x08006699
 8006634:	08006615 	.word	0x08006615
 8006638:	08006615 	.word	0x08006615
 800663c:	08006615 	.word	0x08006615
 8006640:	08006615 	.word	0x08006615
 8006644:	08006699 	.word	0x08006699
 8006648:	08006615 	.word	0x08006615
 800664c:	08006615 	.word	0x08006615
 8006650:	08006615 	.word	0x08006615
 8006654:	08006615 	.word	0x08006615
 8006658:	08006797 	.word	0x08006797
 800665c:	080066c3 	.word	0x080066c3
 8006660:	08006751 	.word	0x08006751
 8006664:	08006615 	.word	0x08006615
 8006668:	08006615 	.word	0x08006615
 800666c:	080067b9 	.word	0x080067b9
 8006670:	08006615 	.word	0x08006615
 8006674:	080066c3 	.word	0x080066c3
 8006678:	08006615 	.word	0x08006615
 800667c:	08006615 	.word	0x08006615
 8006680:	08006759 	.word	0x08006759
 8006684:	6833      	ldr	r3, [r6, #0]
 8006686:	1d1a      	adds	r2, r3, #4
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	6032      	str	r2, [r6, #0]
 800668c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006690:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006694:	2301      	movs	r3, #1
 8006696:	e09c      	b.n	80067d2 <_printf_i+0x1e6>
 8006698:	6833      	ldr	r3, [r6, #0]
 800669a:	6820      	ldr	r0, [r4, #0]
 800669c:	1d19      	adds	r1, r3, #4
 800669e:	6031      	str	r1, [r6, #0]
 80066a0:	0606      	lsls	r6, r0, #24
 80066a2:	d501      	bpl.n	80066a8 <_printf_i+0xbc>
 80066a4:	681d      	ldr	r5, [r3, #0]
 80066a6:	e003      	b.n	80066b0 <_printf_i+0xc4>
 80066a8:	0645      	lsls	r5, r0, #25
 80066aa:	d5fb      	bpl.n	80066a4 <_printf_i+0xb8>
 80066ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 80066b0:	2d00      	cmp	r5, #0
 80066b2:	da03      	bge.n	80066bc <_printf_i+0xd0>
 80066b4:	232d      	movs	r3, #45	@ 0x2d
 80066b6:	426d      	negs	r5, r5
 80066b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80066bc:	230a      	movs	r3, #10
 80066be:	4858      	ldr	r0, [pc, #352]	@ (8006820 <_printf_i+0x234>)
 80066c0:	e011      	b.n	80066e6 <_printf_i+0xfa>
 80066c2:	6821      	ldr	r1, [r4, #0]
 80066c4:	6833      	ldr	r3, [r6, #0]
 80066c6:	0608      	lsls	r0, r1, #24
 80066c8:	f853 5b04 	ldr.w	r5, [r3], #4
 80066cc:	d402      	bmi.n	80066d4 <_printf_i+0xe8>
 80066ce:	0649      	lsls	r1, r1, #25
 80066d0:	bf48      	it	mi
 80066d2:	b2ad      	uxthmi	r5, r5
 80066d4:	2f6f      	cmp	r7, #111	@ 0x6f
 80066d6:	6033      	str	r3, [r6, #0]
 80066d8:	bf14      	ite	ne
 80066da:	230a      	movne	r3, #10
 80066dc:	2308      	moveq	r3, #8
 80066de:	4850      	ldr	r0, [pc, #320]	@ (8006820 <_printf_i+0x234>)
 80066e0:	2100      	movs	r1, #0
 80066e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80066e6:	6866      	ldr	r6, [r4, #4]
 80066e8:	2e00      	cmp	r6, #0
 80066ea:	60a6      	str	r6, [r4, #8]
 80066ec:	db05      	blt.n	80066fa <_printf_i+0x10e>
 80066ee:	6821      	ldr	r1, [r4, #0]
 80066f0:	432e      	orrs	r6, r5
 80066f2:	f021 0104 	bic.w	r1, r1, #4
 80066f6:	6021      	str	r1, [r4, #0]
 80066f8:	d04b      	beq.n	8006792 <_printf_i+0x1a6>
 80066fa:	4616      	mov	r6, r2
 80066fc:	fbb5 f1f3 	udiv	r1, r5, r3
 8006700:	fb03 5711 	mls	r7, r3, r1, r5
 8006704:	5dc7      	ldrb	r7, [r0, r7]
 8006706:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800670a:	462f      	mov	r7, r5
 800670c:	42bb      	cmp	r3, r7
 800670e:	460d      	mov	r5, r1
 8006710:	d9f4      	bls.n	80066fc <_printf_i+0x110>
 8006712:	2b08      	cmp	r3, #8
 8006714:	d10b      	bne.n	800672e <_printf_i+0x142>
 8006716:	6823      	ldr	r3, [r4, #0]
 8006718:	07df      	lsls	r7, r3, #31
 800671a:	d508      	bpl.n	800672e <_printf_i+0x142>
 800671c:	6923      	ldr	r3, [r4, #16]
 800671e:	6861      	ldr	r1, [r4, #4]
 8006720:	4299      	cmp	r1, r3
 8006722:	bfde      	ittt	le
 8006724:	2330      	movle	r3, #48	@ 0x30
 8006726:	f806 3c01 	strble.w	r3, [r6, #-1]
 800672a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800672e:	1b92      	subs	r2, r2, r6
 8006730:	6122      	str	r2, [r4, #16]
 8006732:	464b      	mov	r3, r9
 8006734:	4621      	mov	r1, r4
 8006736:	4640      	mov	r0, r8
 8006738:	f8cd a000 	str.w	sl, [sp]
 800673c:	aa03      	add	r2, sp, #12
 800673e:	f7ff fee3 	bl	8006508 <_printf_common>
 8006742:	3001      	adds	r0, #1
 8006744:	d14a      	bne.n	80067dc <_printf_i+0x1f0>
 8006746:	f04f 30ff 	mov.w	r0, #4294967295
 800674a:	b004      	add	sp, #16
 800674c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006750:	6823      	ldr	r3, [r4, #0]
 8006752:	f043 0320 	orr.w	r3, r3, #32
 8006756:	6023      	str	r3, [r4, #0]
 8006758:	2778      	movs	r7, #120	@ 0x78
 800675a:	4832      	ldr	r0, [pc, #200]	@ (8006824 <_printf_i+0x238>)
 800675c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006760:	6823      	ldr	r3, [r4, #0]
 8006762:	6831      	ldr	r1, [r6, #0]
 8006764:	061f      	lsls	r7, r3, #24
 8006766:	f851 5b04 	ldr.w	r5, [r1], #4
 800676a:	d402      	bmi.n	8006772 <_printf_i+0x186>
 800676c:	065f      	lsls	r7, r3, #25
 800676e:	bf48      	it	mi
 8006770:	b2ad      	uxthmi	r5, r5
 8006772:	6031      	str	r1, [r6, #0]
 8006774:	07d9      	lsls	r1, r3, #31
 8006776:	bf44      	itt	mi
 8006778:	f043 0320 	orrmi.w	r3, r3, #32
 800677c:	6023      	strmi	r3, [r4, #0]
 800677e:	b11d      	cbz	r5, 8006788 <_printf_i+0x19c>
 8006780:	2310      	movs	r3, #16
 8006782:	e7ad      	b.n	80066e0 <_printf_i+0xf4>
 8006784:	4826      	ldr	r0, [pc, #152]	@ (8006820 <_printf_i+0x234>)
 8006786:	e7e9      	b.n	800675c <_printf_i+0x170>
 8006788:	6823      	ldr	r3, [r4, #0]
 800678a:	f023 0320 	bic.w	r3, r3, #32
 800678e:	6023      	str	r3, [r4, #0]
 8006790:	e7f6      	b.n	8006780 <_printf_i+0x194>
 8006792:	4616      	mov	r6, r2
 8006794:	e7bd      	b.n	8006712 <_printf_i+0x126>
 8006796:	6833      	ldr	r3, [r6, #0]
 8006798:	6825      	ldr	r5, [r4, #0]
 800679a:	1d18      	adds	r0, r3, #4
 800679c:	6961      	ldr	r1, [r4, #20]
 800679e:	6030      	str	r0, [r6, #0]
 80067a0:	062e      	lsls	r6, r5, #24
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	d501      	bpl.n	80067aa <_printf_i+0x1be>
 80067a6:	6019      	str	r1, [r3, #0]
 80067a8:	e002      	b.n	80067b0 <_printf_i+0x1c4>
 80067aa:	0668      	lsls	r0, r5, #25
 80067ac:	d5fb      	bpl.n	80067a6 <_printf_i+0x1ba>
 80067ae:	8019      	strh	r1, [r3, #0]
 80067b0:	2300      	movs	r3, #0
 80067b2:	4616      	mov	r6, r2
 80067b4:	6123      	str	r3, [r4, #16]
 80067b6:	e7bc      	b.n	8006732 <_printf_i+0x146>
 80067b8:	6833      	ldr	r3, [r6, #0]
 80067ba:	2100      	movs	r1, #0
 80067bc:	1d1a      	adds	r2, r3, #4
 80067be:	6032      	str	r2, [r6, #0]
 80067c0:	681e      	ldr	r6, [r3, #0]
 80067c2:	6862      	ldr	r2, [r4, #4]
 80067c4:	4630      	mov	r0, r6
 80067c6:	f000 f9ea 	bl	8006b9e <memchr>
 80067ca:	b108      	cbz	r0, 80067d0 <_printf_i+0x1e4>
 80067cc:	1b80      	subs	r0, r0, r6
 80067ce:	6060      	str	r0, [r4, #4]
 80067d0:	6863      	ldr	r3, [r4, #4]
 80067d2:	6123      	str	r3, [r4, #16]
 80067d4:	2300      	movs	r3, #0
 80067d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80067da:	e7aa      	b.n	8006732 <_printf_i+0x146>
 80067dc:	4632      	mov	r2, r6
 80067de:	4649      	mov	r1, r9
 80067e0:	4640      	mov	r0, r8
 80067e2:	6923      	ldr	r3, [r4, #16]
 80067e4:	47d0      	blx	sl
 80067e6:	3001      	adds	r0, #1
 80067e8:	d0ad      	beq.n	8006746 <_printf_i+0x15a>
 80067ea:	6823      	ldr	r3, [r4, #0]
 80067ec:	079b      	lsls	r3, r3, #30
 80067ee:	d413      	bmi.n	8006818 <_printf_i+0x22c>
 80067f0:	68e0      	ldr	r0, [r4, #12]
 80067f2:	9b03      	ldr	r3, [sp, #12]
 80067f4:	4298      	cmp	r0, r3
 80067f6:	bfb8      	it	lt
 80067f8:	4618      	movlt	r0, r3
 80067fa:	e7a6      	b.n	800674a <_printf_i+0x15e>
 80067fc:	2301      	movs	r3, #1
 80067fe:	4632      	mov	r2, r6
 8006800:	4649      	mov	r1, r9
 8006802:	4640      	mov	r0, r8
 8006804:	47d0      	blx	sl
 8006806:	3001      	adds	r0, #1
 8006808:	d09d      	beq.n	8006746 <_printf_i+0x15a>
 800680a:	3501      	adds	r5, #1
 800680c:	68e3      	ldr	r3, [r4, #12]
 800680e:	9903      	ldr	r1, [sp, #12]
 8006810:	1a5b      	subs	r3, r3, r1
 8006812:	42ab      	cmp	r3, r5
 8006814:	dcf2      	bgt.n	80067fc <_printf_i+0x210>
 8006816:	e7eb      	b.n	80067f0 <_printf_i+0x204>
 8006818:	2500      	movs	r5, #0
 800681a:	f104 0619 	add.w	r6, r4, #25
 800681e:	e7f5      	b.n	800680c <_printf_i+0x220>
 8006820:	08008dbe 	.word	0x08008dbe
 8006824:	08008dcf 	.word	0x08008dcf

08006828 <std>:
 8006828:	2300      	movs	r3, #0
 800682a:	b510      	push	{r4, lr}
 800682c:	4604      	mov	r4, r0
 800682e:	e9c0 3300 	strd	r3, r3, [r0]
 8006832:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006836:	6083      	str	r3, [r0, #8]
 8006838:	8181      	strh	r1, [r0, #12]
 800683a:	6643      	str	r3, [r0, #100]	@ 0x64
 800683c:	81c2      	strh	r2, [r0, #14]
 800683e:	6183      	str	r3, [r0, #24]
 8006840:	4619      	mov	r1, r3
 8006842:	2208      	movs	r2, #8
 8006844:	305c      	adds	r0, #92	@ 0x5c
 8006846:	f000 f92a 	bl	8006a9e <memset>
 800684a:	4b0d      	ldr	r3, [pc, #52]	@ (8006880 <std+0x58>)
 800684c:	6224      	str	r4, [r4, #32]
 800684e:	6263      	str	r3, [r4, #36]	@ 0x24
 8006850:	4b0c      	ldr	r3, [pc, #48]	@ (8006884 <std+0x5c>)
 8006852:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006854:	4b0c      	ldr	r3, [pc, #48]	@ (8006888 <std+0x60>)
 8006856:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006858:	4b0c      	ldr	r3, [pc, #48]	@ (800688c <std+0x64>)
 800685a:	6323      	str	r3, [r4, #48]	@ 0x30
 800685c:	4b0c      	ldr	r3, [pc, #48]	@ (8006890 <std+0x68>)
 800685e:	429c      	cmp	r4, r3
 8006860:	d006      	beq.n	8006870 <std+0x48>
 8006862:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006866:	4294      	cmp	r4, r2
 8006868:	d002      	beq.n	8006870 <std+0x48>
 800686a:	33d0      	adds	r3, #208	@ 0xd0
 800686c:	429c      	cmp	r4, r3
 800686e:	d105      	bne.n	800687c <std+0x54>
 8006870:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006874:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006878:	f000 b98e 	b.w	8006b98 <__retarget_lock_init_recursive>
 800687c:	bd10      	pop	{r4, pc}
 800687e:	bf00      	nop
 8006880:	08006a19 	.word	0x08006a19
 8006884:	08006a3b 	.word	0x08006a3b
 8006888:	08006a73 	.word	0x08006a73
 800688c:	08006a97 	.word	0x08006a97
 8006890:	20000370 	.word	0x20000370

08006894 <stdio_exit_handler>:
 8006894:	4a02      	ldr	r2, [pc, #8]	@ (80068a0 <stdio_exit_handler+0xc>)
 8006896:	4903      	ldr	r1, [pc, #12]	@ (80068a4 <stdio_exit_handler+0x10>)
 8006898:	4803      	ldr	r0, [pc, #12]	@ (80068a8 <stdio_exit_handler+0x14>)
 800689a:	f000 b869 	b.w	8006970 <_fwalk_sglue>
 800689e:	bf00      	nop
 80068a0:	2000001c 	.word	0x2000001c
 80068a4:	08008519 	.word	0x08008519
 80068a8:	2000002c 	.word	0x2000002c

080068ac <cleanup_stdio>:
 80068ac:	6841      	ldr	r1, [r0, #4]
 80068ae:	4b0c      	ldr	r3, [pc, #48]	@ (80068e0 <cleanup_stdio+0x34>)
 80068b0:	b510      	push	{r4, lr}
 80068b2:	4299      	cmp	r1, r3
 80068b4:	4604      	mov	r4, r0
 80068b6:	d001      	beq.n	80068bc <cleanup_stdio+0x10>
 80068b8:	f001 fe2e 	bl	8008518 <_fflush_r>
 80068bc:	68a1      	ldr	r1, [r4, #8]
 80068be:	4b09      	ldr	r3, [pc, #36]	@ (80068e4 <cleanup_stdio+0x38>)
 80068c0:	4299      	cmp	r1, r3
 80068c2:	d002      	beq.n	80068ca <cleanup_stdio+0x1e>
 80068c4:	4620      	mov	r0, r4
 80068c6:	f001 fe27 	bl	8008518 <_fflush_r>
 80068ca:	68e1      	ldr	r1, [r4, #12]
 80068cc:	4b06      	ldr	r3, [pc, #24]	@ (80068e8 <cleanup_stdio+0x3c>)
 80068ce:	4299      	cmp	r1, r3
 80068d0:	d004      	beq.n	80068dc <cleanup_stdio+0x30>
 80068d2:	4620      	mov	r0, r4
 80068d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068d8:	f001 be1e 	b.w	8008518 <_fflush_r>
 80068dc:	bd10      	pop	{r4, pc}
 80068de:	bf00      	nop
 80068e0:	20000370 	.word	0x20000370
 80068e4:	200003d8 	.word	0x200003d8
 80068e8:	20000440 	.word	0x20000440

080068ec <global_stdio_init.part.0>:
 80068ec:	b510      	push	{r4, lr}
 80068ee:	4b0b      	ldr	r3, [pc, #44]	@ (800691c <global_stdio_init.part.0+0x30>)
 80068f0:	4c0b      	ldr	r4, [pc, #44]	@ (8006920 <global_stdio_init.part.0+0x34>)
 80068f2:	4a0c      	ldr	r2, [pc, #48]	@ (8006924 <global_stdio_init.part.0+0x38>)
 80068f4:	4620      	mov	r0, r4
 80068f6:	601a      	str	r2, [r3, #0]
 80068f8:	2104      	movs	r1, #4
 80068fa:	2200      	movs	r2, #0
 80068fc:	f7ff ff94 	bl	8006828 <std>
 8006900:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006904:	2201      	movs	r2, #1
 8006906:	2109      	movs	r1, #9
 8006908:	f7ff ff8e 	bl	8006828 <std>
 800690c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006910:	2202      	movs	r2, #2
 8006912:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006916:	2112      	movs	r1, #18
 8006918:	f7ff bf86 	b.w	8006828 <std>
 800691c:	200004a8 	.word	0x200004a8
 8006920:	20000370 	.word	0x20000370
 8006924:	08006895 	.word	0x08006895

08006928 <__sfp_lock_acquire>:
 8006928:	4801      	ldr	r0, [pc, #4]	@ (8006930 <__sfp_lock_acquire+0x8>)
 800692a:	f000 b936 	b.w	8006b9a <__retarget_lock_acquire_recursive>
 800692e:	bf00      	nop
 8006930:	200004b1 	.word	0x200004b1

08006934 <__sfp_lock_release>:
 8006934:	4801      	ldr	r0, [pc, #4]	@ (800693c <__sfp_lock_release+0x8>)
 8006936:	f000 b931 	b.w	8006b9c <__retarget_lock_release_recursive>
 800693a:	bf00      	nop
 800693c:	200004b1 	.word	0x200004b1

08006940 <__sinit>:
 8006940:	b510      	push	{r4, lr}
 8006942:	4604      	mov	r4, r0
 8006944:	f7ff fff0 	bl	8006928 <__sfp_lock_acquire>
 8006948:	6a23      	ldr	r3, [r4, #32]
 800694a:	b11b      	cbz	r3, 8006954 <__sinit+0x14>
 800694c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006950:	f7ff bff0 	b.w	8006934 <__sfp_lock_release>
 8006954:	4b04      	ldr	r3, [pc, #16]	@ (8006968 <__sinit+0x28>)
 8006956:	6223      	str	r3, [r4, #32]
 8006958:	4b04      	ldr	r3, [pc, #16]	@ (800696c <__sinit+0x2c>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d1f5      	bne.n	800694c <__sinit+0xc>
 8006960:	f7ff ffc4 	bl	80068ec <global_stdio_init.part.0>
 8006964:	e7f2      	b.n	800694c <__sinit+0xc>
 8006966:	bf00      	nop
 8006968:	080068ad 	.word	0x080068ad
 800696c:	200004a8 	.word	0x200004a8

08006970 <_fwalk_sglue>:
 8006970:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006974:	4607      	mov	r7, r0
 8006976:	4688      	mov	r8, r1
 8006978:	4614      	mov	r4, r2
 800697a:	2600      	movs	r6, #0
 800697c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006980:	f1b9 0901 	subs.w	r9, r9, #1
 8006984:	d505      	bpl.n	8006992 <_fwalk_sglue+0x22>
 8006986:	6824      	ldr	r4, [r4, #0]
 8006988:	2c00      	cmp	r4, #0
 800698a:	d1f7      	bne.n	800697c <_fwalk_sglue+0xc>
 800698c:	4630      	mov	r0, r6
 800698e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006992:	89ab      	ldrh	r3, [r5, #12]
 8006994:	2b01      	cmp	r3, #1
 8006996:	d907      	bls.n	80069a8 <_fwalk_sglue+0x38>
 8006998:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800699c:	3301      	adds	r3, #1
 800699e:	d003      	beq.n	80069a8 <_fwalk_sglue+0x38>
 80069a0:	4629      	mov	r1, r5
 80069a2:	4638      	mov	r0, r7
 80069a4:	47c0      	blx	r8
 80069a6:	4306      	orrs	r6, r0
 80069a8:	3568      	adds	r5, #104	@ 0x68
 80069aa:	e7e9      	b.n	8006980 <_fwalk_sglue+0x10>

080069ac <sniprintf>:
 80069ac:	b40c      	push	{r2, r3}
 80069ae:	b530      	push	{r4, r5, lr}
 80069b0:	4b18      	ldr	r3, [pc, #96]	@ (8006a14 <sniprintf+0x68>)
 80069b2:	1e0c      	subs	r4, r1, #0
 80069b4:	681d      	ldr	r5, [r3, #0]
 80069b6:	b09d      	sub	sp, #116	@ 0x74
 80069b8:	da08      	bge.n	80069cc <sniprintf+0x20>
 80069ba:	238b      	movs	r3, #139	@ 0x8b
 80069bc:	f04f 30ff 	mov.w	r0, #4294967295
 80069c0:	602b      	str	r3, [r5, #0]
 80069c2:	b01d      	add	sp, #116	@ 0x74
 80069c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80069c8:	b002      	add	sp, #8
 80069ca:	4770      	bx	lr
 80069cc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80069d0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80069d4:	f04f 0300 	mov.w	r3, #0
 80069d8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80069da:	bf0c      	ite	eq
 80069dc:	4623      	moveq	r3, r4
 80069de:	f104 33ff 	addne.w	r3, r4, #4294967295
 80069e2:	9304      	str	r3, [sp, #16]
 80069e4:	9307      	str	r3, [sp, #28]
 80069e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80069ea:	9002      	str	r0, [sp, #8]
 80069ec:	9006      	str	r0, [sp, #24]
 80069ee:	f8ad 3016 	strh.w	r3, [sp, #22]
 80069f2:	4628      	mov	r0, r5
 80069f4:	ab21      	add	r3, sp, #132	@ 0x84
 80069f6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80069f8:	a902      	add	r1, sp, #8
 80069fa:	9301      	str	r3, [sp, #4]
 80069fc:	f001 fc10 	bl	8008220 <_svfiprintf_r>
 8006a00:	1c43      	adds	r3, r0, #1
 8006a02:	bfbc      	itt	lt
 8006a04:	238b      	movlt	r3, #139	@ 0x8b
 8006a06:	602b      	strlt	r3, [r5, #0]
 8006a08:	2c00      	cmp	r4, #0
 8006a0a:	d0da      	beq.n	80069c2 <sniprintf+0x16>
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	9b02      	ldr	r3, [sp, #8]
 8006a10:	701a      	strb	r2, [r3, #0]
 8006a12:	e7d6      	b.n	80069c2 <sniprintf+0x16>
 8006a14:	20000028 	.word	0x20000028

08006a18 <__sread>:
 8006a18:	b510      	push	{r4, lr}
 8006a1a:	460c      	mov	r4, r1
 8006a1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a20:	f000 f86c 	bl	8006afc <_read_r>
 8006a24:	2800      	cmp	r0, #0
 8006a26:	bfab      	itete	ge
 8006a28:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006a2a:	89a3      	ldrhlt	r3, [r4, #12]
 8006a2c:	181b      	addge	r3, r3, r0
 8006a2e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006a32:	bfac      	ite	ge
 8006a34:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006a36:	81a3      	strhlt	r3, [r4, #12]
 8006a38:	bd10      	pop	{r4, pc}

08006a3a <__swrite>:
 8006a3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a3e:	461f      	mov	r7, r3
 8006a40:	898b      	ldrh	r3, [r1, #12]
 8006a42:	4605      	mov	r5, r0
 8006a44:	05db      	lsls	r3, r3, #23
 8006a46:	460c      	mov	r4, r1
 8006a48:	4616      	mov	r6, r2
 8006a4a:	d505      	bpl.n	8006a58 <__swrite+0x1e>
 8006a4c:	2302      	movs	r3, #2
 8006a4e:	2200      	movs	r2, #0
 8006a50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a54:	f000 f840 	bl	8006ad8 <_lseek_r>
 8006a58:	89a3      	ldrh	r3, [r4, #12]
 8006a5a:	4632      	mov	r2, r6
 8006a5c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006a60:	81a3      	strh	r3, [r4, #12]
 8006a62:	4628      	mov	r0, r5
 8006a64:	463b      	mov	r3, r7
 8006a66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a6e:	f000 b857 	b.w	8006b20 <_write_r>

08006a72 <__sseek>:
 8006a72:	b510      	push	{r4, lr}
 8006a74:	460c      	mov	r4, r1
 8006a76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a7a:	f000 f82d 	bl	8006ad8 <_lseek_r>
 8006a7e:	1c43      	adds	r3, r0, #1
 8006a80:	89a3      	ldrh	r3, [r4, #12]
 8006a82:	bf15      	itete	ne
 8006a84:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006a86:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006a8a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006a8e:	81a3      	strheq	r3, [r4, #12]
 8006a90:	bf18      	it	ne
 8006a92:	81a3      	strhne	r3, [r4, #12]
 8006a94:	bd10      	pop	{r4, pc}

08006a96 <__sclose>:
 8006a96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a9a:	f000 b80d 	b.w	8006ab8 <_close_r>

08006a9e <memset>:
 8006a9e:	4603      	mov	r3, r0
 8006aa0:	4402      	add	r2, r0
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d100      	bne.n	8006aa8 <memset+0xa>
 8006aa6:	4770      	bx	lr
 8006aa8:	f803 1b01 	strb.w	r1, [r3], #1
 8006aac:	e7f9      	b.n	8006aa2 <memset+0x4>
	...

08006ab0 <_localeconv_r>:
 8006ab0:	4800      	ldr	r0, [pc, #0]	@ (8006ab4 <_localeconv_r+0x4>)
 8006ab2:	4770      	bx	lr
 8006ab4:	20000168 	.word	0x20000168

08006ab8 <_close_r>:
 8006ab8:	b538      	push	{r3, r4, r5, lr}
 8006aba:	2300      	movs	r3, #0
 8006abc:	4d05      	ldr	r5, [pc, #20]	@ (8006ad4 <_close_r+0x1c>)
 8006abe:	4604      	mov	r4, r0
 8006ac0:	4608      	mov	r0, r1
 8006ac2:	602b      	str	r3, [r5, #0]
 8006ac4:	f7fb fadf 	bl	8002086 <_close>
 8006ac8:	1c43      	adds	r3, r0, #1
 8006aca:	d102      	bne.n	8006ad2 <_close_r+0x1a>
 8006acc:	682b      	ldr	r3, [r5, #0]
 8006ace:	b103      	cbz	r3, 8006ad2 <_close_r+0x1a>
 8006ad0:	6023      	str	r3, [r4, #0]
 8006ad2:	bd38      	pop	{r3, r4, r5, pc}
 8006ad4:	200004ac 	.word	0x200004ac

08006ad8 <_lseek_r>:
 8006ad8:	b538      	push	{r3, r4, r5, lr}
 8006ada:	4604      	mov	r4, r0
 8006adc:	4608      	mov	r0, r1
 8006ade:	4611      	mov	r1, r2
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	4d05      	ldr	r5, [pc, #20]	@ (8006af8 <_lseek_r+0x20>)
 8006ae4:	602a      	str	r2, [r5, #0]
 8006ae6:	461a      	mov	r2, r3
 8006ae8:	f7fb faf1 	bl	80020ce <_lseek>
 8006aec:	1c43      	adds	r3, r0, #1
 8006aee:	d102      	bne.n	8006af6 <_lseek_r+0x1e>
 8006af0:	682b      	ldr	r3, [r5, #0]
 8006af2:	b103      	cbz	r3, 8006af6 <_lseek_r+0x1e>
 8006af4:	6023      	str	r3, [r4, #0]
 8006af6:	bd38      	pop	{r3, r4, r5, pc}
 8006af8:	200004ac 	.word	0x200004ac

08006afc <_read_r>:
 8006afc:	b538      	push	{r3, r4, r5, lr}
 8006afe:	4604      	mov	r4, r0
 8006b00:	4608      	mov	r0, r1
 8006b02:	4611      	mov	r1, r2
 8006b04:	2200      	movs	r2, #0
 8006b06:	4d05      	ldr	r5, [pc, #20]	@ (8006b1c <_read_r+0x20>)
 8006b08:	602a      	str	r2, [r5, #0]
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	f7fb fa82 	bl	8002014 <_read>
 8006b10:	1c43      	adds	r3, r0, #1
 8006b12:	d102      	bne.n	8006b1a <_read_r+0x1e>
 8006b14:	682b      	ldr	r3, [r5, #0]
 8006b16:	b103      	cbz	r3, 8006b1a <_read_r+0x1e>
 8006b18:	6023      	str	r3, [r4, #0]
 8006b1a:	bd38      	pop	{r3, r4, r5, pc}
 8006b1c:	200004ac 	.word	0x200004ac

08006b20 <_write_r>:
 8006b20:	b538      	push	{r3, r4, r5, lr}
 8006b22:	4604      	mov	r4, r0
 8006b24:	4608      	mov	r0, r1
 8006b26:	4611      	mov	r1, r2
 8006b28:	2200      	movs	r2, #0
 8006b2a:	4d05      	ldr	r5, [pc, #20]	@ (8006b40 <_write_r+0x20>)
 8006b2c:	602a      	str	r2, [r5, #0]
 8006b2e:	461a      	mov	r2, r3
 8006b30:	f7fb fa8d 	bl	800204e <_write>
 8006b34:	1c43      	adds	r3, r0, #1
 8006b36:	d102      	bne.n	8006b3e <_write_r+0x1e>
 8006b38:	682b      	ldr	r3, [r5, #0]
 8006b3a:	b103      	cbz	r3, 8006b3e <_write_r+0x1e>
 8006b3c:	6023      	str	r3, [r4, #0]
 8006b3e:	bd38      	pop	{r3, r4, r5, pc}
 8006b40:	200004ac 	.word	0x200004ac

08006b44 <__errno>:
 8006b44:	4b01      	ldr	r3, [pc, #4]	@ (8006b4c <__errno+0x8>)
 8006b46:	6818      	ldr	r0, [r3, #0]
 8006b48:	4770      	bx	lr
 8006b4a:	bf00      	nop
 8006b4c:	20000028 	.word	0x20000028

08006b50 <__libc_init_array>:
 8006b50:	b570      	push	{r4, r5, r6, lr}
 8006b52:	2600      	movs	r6, #0
 8006b54:	4d0c      	ldr	r5, [pc, #48]	@ (8006b88 <__libc_init_array+0x38>)
 8006b56:	4c0d      	ldr	r4, [pc, #52]	@ (8006b8c <__libc_init_array+0x3c>)
 8006b58:	1b64      	subs	r4, r4, r5
 8006b5a:	10a4      	asrs	r4, r4, #2
 8006b5c:	42a6      	cmp	r6, r4
 8006b5e:	d109      	bne.n	8006b74 <__libc_init_array+0x24>
 8006b60:	f002 f876 	bl	8008c50 <_init>
 8006b64:	2600      	movs	r6, #0
 8006b66:	4d0a      	ldr	r5, [pc, #40]	@ (8006b90 <__libc_init_array+0x40>)
 8006b68:	4c0a      	ldr	r4, [pc, #40]	@ (8006b94 <__libc_init_array+0x44>)
 8006b6a:	1b64      	subs	r4, r4, r5
 8006b6c:	10a4      	asrs	r4, r4, #2
 8006b6e:	42a6      	cmp	r6, r4
 8006b70:	d105      	bne.n	8006b7e <__libc_init_array+0x2e>
 8006b72:	bd70      	pop	{r4, r5, r6, pc}
 8006b74:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b78:	4798      	blx	r3
 8006b7a:	3601      	adds	r6, #1
 8006b7c:	e7ee      	b.n	8006b5c <__libc_init_array+0xc>
 8006b7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b82:	4798      	blx	r3
 8006b84:	3601      	adds	r6, #1
 8006b86:	e7f2      	b.n	8006b6e <__libc_init_array+0x1e>
 8006b88:	0800912c 	.word	0x0800912c
 8006b8c:	0800912c 	.word	0x0800912c
 8006b90:	0800912c 	.word	0x0800912c
 8006b94:	08009130 	.word	0x08009130

08006b98 <__retarget_lock_init_recursive>:
 8006b98:	4770      	bx	lr

08006b9a <__retarget_lock_acquire_recursive>:
 8006b9a:	4770      	bx	lr

08006b9c <__retarget_lock_release_recursive>:
 8006b9c:	4770      	bx	lr

08006b9e <memchr>:
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	b510      	push	{r4, lr}
 8006ba2:	b2c9      	uxtb	r1, r1
 8006ba4:	4402      	add	r2, r0
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	4618      	mov	r0, r3
 8006baa:	d101      	bne.n	8006bb0 <memchr+0x12>
 8006bac:	2000      	movs	r0, #0
 8006bae:	e003      	b.n	8006bb8 <memchr+0x1a>
 8006bb0:	7804      	ldrb	r4, [r0, #0]
 8006bb2:	3301      	adds	r3, #1
 8006bb4:	428c      	cmp	r4, r1
 8006bb6:	d1f6      	bne.n	8006ba6 <memchr+0x8>
 8006bb8:	bd10      	pop	{r4, pc}

08006bba <quorem>:
 8006bba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bbe:	6903      	ldr	r3, [r0, #16]
 8006bc0:	690c      	ldr	r4, [r1, #16]
 8006bc2:	4607      	mov	r7, r0
 8006bc4:	42a3      	cmp	r3, r4
 8006bc6:	db7e      	blt.n	8006cc6 <quorem+0x10c>
 8006bc8:	3c01      	subs	r4, #1
 8006bca:	00a3      	lsls	r3, r4, #2
 8006bcc:	f100 0514 	add.w	r5, r0, #20
 8006bd0:	f101 0814 	add.w	r8, r1, #20
 8006bd4:	9300      	str	r3, [sp, #0]
 8006bd6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006bda:	9301      	str	r3, [sp, #4]
 8006bdc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006be0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006be4:	3301      	adds	r3, #1
 8006be6:	429a      	cmp	r2, r3
 8006be8:	fbb2 f6f3 	udiv	r6, r2, r3
 8006bec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006bf0:	d32e      	bcc.n	8006c50 <quorem+0x96>
 8006bf2:	f04f 0a00 	mov.w	sl, #0
 8006bf6:	46c4      	mov	ip, r8
 8006bf8:	46ae      	mov	lr, r5
 8006bfa:	46d3      	mov	fp, sl
 8006bfc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006c00:	b298      	uxth	r0, r3
 8006c02:	fb06 a000 	mla	r0, r6, r0, sl
 8006c06:	0c1b      	lsrs	r3, r3, #16
 8006c08:	0c02      	lsrs	r2, r0, #16
 8006c0a:	fb06 2303 	mla	r3, r6, r3, r2
 8006c0e:	f8de 2000 	ldr.w	r2, [lr]
 8006c12:	b280      	uxth	r0, r0
 8006c14:	b292      	uxth	r2, r2
 8006c16:	1a12      	subs	r2, r2, r0
 8006c18:	445a      	add	r2, fp
 8006c1a:	f8de 0000 	ldr.w	r0, [lr]
 8006c1e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006c22:	b29b      	uxth	r3, r3
 8006c24:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006c28:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006c2c:	b292      	uxth	r2, r2
 8006c2e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006c32:	45e1      	cmp	r9, ip
 8006c34:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006c38:	f84e 2b04 	str.w	r2, [lr], #4
 8006c3c:	d2de      	bcs.n	8006bfc <quorem+0x42>
 8006c3e:	9b00      	ldr	r3, [sp, #0]
 8006c40:	58eb      	ldr	r3, [r5, r3]
 8006c42:	b92b      	cbnz	r3, 8006c50 <quorem+0x96>
 8006c44:	9b01      	ldr	r3, [sp, #4]
 8006c46:	3b04      	subs	r3, #4
 8006c48:	429d      	cmp	r5, r3
 8006c4a:	461a      	mov	r2, r3
 8006c4c:	d32f      	bcc.n	8006cae <quorem+0xf4>
 8006c4e:	613c      	str	r4, [r7, #16]
 8006c50:	4638      	mov	r0, r7
 8006c52:	f001 f981 	bl	8007f58 <__mcmp>
 8006c56:	2800      	cmp	r0, #0
 8006c58:	db25      	blt.n	8006ca6 <quorem+0xec>
 8006c5a:	4629      	mov	r1, r5
 8006c5c:	2000      	movs	r0, #0
 8006c5e:	f858 2b04 	ldr.w	r2, [r8], #4
 8006c62:	f8d1 c000 	ldr.w	ip, [r1]
 8006c66:	fa1f fe82 	uxth.w	lr, r2
 8006c6a:	fa1f f38c 	uxth.w	r3, ip
 8006c6e:	eba3 030e 	sub.w	r3, r3, lr
 8006c72:	4403      	add	r3, r0
 8006c74:	0c12      	lsrs	r2, r2, #16
 8006c76:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006c7a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006c7e:	b29b      	uxth	r3, r3
 8006c80:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c84:	45c1      	cmp	r9, r8
 8006c86:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006c8a:	f841 3b04 	str.w	r3, [r1], #4
 8006c8e:	d2e6      	bcs.n	8006c5e <quorem+0xa4>
 8006c90:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c94:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c98:	b922      	cbnz	r2, 8006ca4 <quorem+0xea>
 8006c9a:	3b04      	subs	r3, #4
 8006c9c:	429d      	cmp	r5, r3
 8006c9e:	461a      	mov	r2, r3
 8006ca0:	d30b      	bcc.n	8006cba <quorem+0x100>
 8006ca2:	613c      	str	r4, [r7, #16]
 8006ca4:	3601      	adds	r6, #1
 8006ca6:	4630      	mov	r0, r6
 8006ca8:	b003      	add	sp, #12
 8006caa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cae:	6812      	ldr	r2, [r2, #0]
 8006cb0:	3b04      	subs	r3, #4
 8006cb2:	2a00      	cmp	r2, #0
 8006cb4:	d1cb      	bne.n	8006c4e <quorem+0x94>
 8006cb6:	3c01      	subs	r4, #1
 8006cb8:	e7c6      	b.n	8006c48 <quorem+0x8e>
 8006cba:	6812      	ldr	r2, [r2, #0]
 8006cbc:	3b04      	subs	r3, #4
 8006cbe:	2a00      	cmp	r2, #0
 8006cc0:	d1ef      	bne.n	8006ca2 <quorem+0xe8>
 8006cc2:	3c01      	subs	r4, #1
 8006cc4:	e7ea      	b.n	8006c9c <quorem+0xe2>
 8006cc6:	2000      	movs	r0, #0
 8006cc8:	e7ee      	b.n	8006ca8 <quorem+0xee>
 8006cca:	0000      	movs	r0, r0
 8006ccc:	0000      	movs	r0, r0
	...

08006cd0 <_dtoa_r>:
 8006cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cd4:	4614      	mov	r4, r2
 8006cd6:	461d      	mov	r5, r3
 8006cd8:	69c7      	ldr	r7, [r0, #28]
 8006cda:	b097      	sub	sp, #92	@ 0x5c
 8006cdc:	4681      	mov	r9, r0
 8006cde:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006ce2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8006ce4:	b97f      	cbnz	r7, 8006d06 <_dtoa_r+0x36>
 8006ce6:	2010      	movs	r0, #16
 8006ce8:	f000 fe0e 	bl	8007908 <malloc>
 8006cec:	4602      	mov	r2, r0
 8006cee:	f8c9 001c 	str.w	r0, [r9, #28]
 8006cf2:	b920      	cbnz	r0, 8006cfe <_dtoa_r+0x2e>
 8006cf4:	21ef      	movs	r1, #239	@ 0xef
 8006cf6:	4bac      	ldr	r3, [pc, #688]	@ (8006fa8 <_dtoa_r+0x2d8>)
 8006cf8:	48ac      	ldr	r0, [pc, #688]	@ (8006fac <_dtoa_r+0x2dc>)
 8006cfa:	f001 fc6d 	bl	80085d8 <__assert_func>
 8006cfe:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006d02:	6007      	str	r7, [r0, #0]
 8006d04:	60c7      	str	r7, [r0, #12]
 8006d06:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006d0a:	6819      	ldr	r1, [r3, #0]
 8006d0c:	b159      	cbz	r1, 8006d26 <_dtoa_r+0x56>
 8006d0e:	685a      	ldr	r2, [r3, #4]
 8006d10:	2301      	movs	r3, #1
 8006d12:	4093      	lsls	r3, r2
 8006d14:	604a      	str	r2, [r1, #4]
 8006d16:	608b      	str	r3, [r1, #8]
 8006d18:	4648      	mov	r0, r9
 8006d1a:	f000 feeb 	bl	8007af4 <_Bfree>
 8006d1e:	2200      	movs	r2, #0
 8006d20:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006d24:	601a      	str	r2, [r3, #0]
 8006d26:	1e2b      	subs	r3, r5, #0
 8006d28:	bfaf      	iteee	ge
 8006d2a:	2300      	movge	r3, #0
 8006d2c:	2201      	movlt	r2, #1
 8006d2e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006d32:	9307      	strlt	r3, [sp, #28]
 8006d34:	bfa8      	it	ge
 8006d36:	6033      	strge	r3, [r6, #0]
 8006d38:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8006d3c:	4b9c      	ldr	r3, [pc, #624]	@ (8006fb0 <_dtoa_r+0x2e0>)
 8006d3e:	bfb8      	it	lt
 8006d40:	6032      	strlt	r2, [r6, #0]
 8006d42:	ea33 0308 	bics.w	r3, r3, r8
 8006d46:	d112      	bne.n	8006d6e <_dtoa_r+0x9e>
 8006d48:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006d4c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006d4e:	6013      	str	r3, [r2, #0]
 8006d50:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006d54:	4323      	orrs	r3, r4
 8006d56:	f000 855e 	beq.w	8007816 <_dtoa_r+0xb46>
 8006d5a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006d5c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006fb4 <_dtoa_r+0x2e4>
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	f000 8560 	beq.w	8007826 <_dtoa_r+0xb56>
 8006d66:	f10a 0303 	add.w	r3, sl, #3
 8006d6a:	f000 bd5a 	b.w	8007822 <_dtoa_r+0xb52>
 8006d6e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006d72:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006d76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	f7f9 fe7f 	bl	8000a80 <__aeabi_dcmpeq>
 8006d82:	4607      	mov	r7, r0
 8006d84:	b158      	cbz	r0, 8006d9e <_dtoa_r+0xce>
 8006d86:	2301      	movs	r3, #1
 8006d88:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006d8a:	6013      	str	r3, [r2, #0]
 8006d8c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006d8e:	b113      	cbz	r3, 8006d96 <_dtoa_r+0xc6>
 8006d90:	4b89      	ldr	r3, [pc, #548]	@ (8006fb8 <_dtoa_r+0x2e8>)
 8006d92:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006d94:	6013      	str	r3, [r2, #0]
 8006d96:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8006fbc <_dtoa_r+0x2ec>
 8006d9a:	f000 bd44 	b.w	8007826 <_dtoa_r+0xb56>
 8006d9e:	ab14      	add	r3, sp, #80	@ 0x50
 8006da0:	9301      	str	r3, [sp, #4]
 8006da2:	ab15      	add	r3, sp, #84	@ 0x54
 8006da4:	9300      	str	r3, [sp, #0]
 8006da6:	4648      	mov	r0, r9
 8006da8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006dac:	f001 f984 	bl	80080b8 <__d2b>
 8006db0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8006db4:	9003      	str	r0, [sp, #12]
 8006db6:	2e00      	cmp	r6, #0
 8006db8:	d078      	beq.n	8006eac <_dtoa_r+0x1dc>
 8006dba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006dbe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006dc0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006dc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006dc8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006dcc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006dd0:	9712      	str	r7, [sp, #72]	@ 0x48
 8006dd2:	4619      	mov	r1, r3
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	4b7a      	ldr	r3, [pc, #488]	@ (8006fc0 <_dtoa_r+0x2f0>)
 8006dd8:	f7f9 fa32 	bl	8000240 <__aeabi_dsub>
 8006ddc:	a36c      	add	r3, pc, #432	@ (adr r3, 8006f90 <_dtoa_r+0x2c0>)
 8006dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006de2:	f7f9 fbe5 	bl	80005b0 <__aeabi_dmul>
 8006de6:	a36c      	add	r3, pc, #432	@ (adr r3, 8006f98 <_dtoa_r+0x2c8>)
 8006de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dec:	f7f9 fa2a 	bl	8000244 <__adddf3>
 8006df0:	4604      	mov	r4, r0
 8006df2:	4630      	mov	r0, r6
 8006df4:	460d      	mov	r5, r1
 8006df6:	f7f9 fb71 	bl	80004dc <__aeabi_i2d>
 8006dfa:	a369      	add	r3, pc, #420	@ (adr r3, 8006fa0 <_dtoa_r+0x2d0>)
 8006dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e00:	f7f9 fbd6 	bl	80005b0 <__aeabi_dmul>
 8006e04:	4602      	mov	r2, r0
 8006e06:	460b      	mov	r3, r1
 8006e08:	4620      	mov	r0, r4
 8006e0a:	4629      	mov	r1, r5
 8006e0c:	f7f9 fa1a 	bl	8000244 <__adddf3>
 8006e10:	4604      	mov	r4, r0
 8006e12:	460d      	mov	r5, r1
 8006e14:	f7f9 fe7c 	bl	8000b10 <__aeabi_d2iz>
 8006e18:	2200      	movs	r2, #0
 8006e1a:	4607      	mov	r7, r0
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	4620      	mov	r0, r4
 8006e20:	4629      	mov	r1, r5
 8006e22:	f7f9 fe37 	bl	8000a94 <__aeabi_dcmplt>
 8006e26:	b140      	cbz	r0, 8006e3a <_dtoa_r+0x16a>
 8006e28:	4638      	mov	r0, r7
 8006e2a:	f7f9 fb57 	bl	80004dc <__aeabi_i2d>
 8006e2e:	4622      	mov	r2, r4
 8006e30:	462b      	mov	r3, r5
 8006e32:	f7f9 fe25 	bl	8000a80 <__aeabi_dcmpeq>
 8006e36:	b900      	cbnz	r0, 8006e3a <_dtoa_r+0x16a>
 8006e38:	3f01      	subs	r7, #1
 8006e3a:	2f16      	cmp	r7, #22
 8006e3c:	d854      	bhi.n	8006ee8 <_dtoa_r+0x218>
 8006e3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006e42:	4b60      	ldr	r3, [pc, #384]	@ (8006fc4 <_dtoa_r+0x2f4>)
 8006e44:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e4c:	f7f9 fe22 	bl	8000a94 <__aeabi_dcmplt>
 8006e50:	2800      	cmp	r0, #0
 8006e52:	d04b      	beq.n	8006eec <_dtoa_r+0x21c>
 8006e54:	2300      	movs	r3, #0
 8006e56:	3f01      	subs	r7, #1
 8006e58:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006e5a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006e5c:	1b9b      	subs	r3, r3, r6
 8006e5e:	1e5a      	subs	r2, r3, #1
 8006e60:	bf49      	itett	mi
 8006e62:	f1c3 0301 	rsbmi	r3, r3, #1
 8006e66:	2300      	movpl	r3, #0
 8006e68:	9304      	strmi	r3, [sp, #16]
 8006e6a:	2300      	movmi	r3, #0
 8006e6c:	9209      	str	r2, [sp, #36]	@ 0x24
 8006e6e:	bf54      	ite	pl
 8006e70:	9304      	strpl	r3, [sp, #16]
 8006e72:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8006e74:	2f00      	cmp	r7, #0
 8006e76:	db3b      	blt.n	8006ef0 <_dtoa_r+0x220>
 8006e78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e7a:	970e      	str	r7, [sp, #56]	@ 0x38
 8006e7c:	443b      	add	r3, r7
 8006e7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e80:	2300      	movs	r3, #0
 8006e82:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e84:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006e86:	2b09      	cmp	r3, #9
 8006e88:	d865      	bhi.n	8006f56 <_dtoa_r+0x286>
 8006e8a:	2b05      	cmp	r3, #5
 8006e8c:	bfc4      	itt	gt
 8006e8e:	3b04      	subgt	r3, #4
 8006e90:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006e92:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006e94:	bfc8      	it	gt
 8006e96:	2400      	movgt	r4, #0
 8006e98:	f1a3 0302 	sub.w	r3, r3, #2
 8006e9c:	bfd8      	it	le
 8006e9e:	2401      	movle	r4, #1
 8006ea0:	2b03      	cmp	r3, #3
 8006ea2:	d864      	bhi.n	8006f6e <_dtoa_r+0x29e>
 8006ea4:	e8df f003 	tbb	[pc, r3]
 8006ea8:	2c385553 	.word	0x2c385553
 8006eac:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006eb0:	441e      	add	r6, r3
 8006eb2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006eb6:	2b20      	cmp	r3, #32
 8006eb8:	bfc1      	itttt	gt
 8006eba:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006ebe:	fa08 f803 	lslgt.w	r8, r8, r3
 8006ec2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006ec6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006eca:	bfd6      	itet	le
 8006ecc:	f1c3 0320 	rsble	r3, r3, #32
 8006ed0:	ea48 0003 	orrgt.w	r0, r8, r3
 8006ed4:	fa04 f003 	lslle.w	r0, r4, r3
 8006ed8:	f7f9 faf0 	bl	80004bc <__aeabi_ui2d>
 8006edc:	2201      	movs	r2, #1
 8006ede:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006ee2:	3e01      	subs	r6, #1
 8006ee4:	9212      	str	r2, [sp, #72]	@ 0x48
 8006ee6:	e774      	b.n	8006dd2 <_dtoa_r+0x102>
 8006ee8:	2301      	movs	r3, #1
 8006eea:	e7b5      	b.n	8006e58 <_dtoa_r+0x188>
 8006eec:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006eee:	e7b4      	b.n	8006e5a <_dtoa_r+0x18a>
 8006ef0:	9b04      	ldr	r3, [sp, #16]
 8006ef2:	1bdb      	subs	r3, r3, r7
 8006ef4:	9304      	str	r3, [sp, #16]
 8006ef6:	427b      	negs	r3, r7
 8006ef8:	930a      	str	r3, [sp, #40]	@ 0x28
 8006efa:	2300      	movs	r3, #0
 8006efc:	930e      	str	r3, [sp, #56]	@ 0x38
 8006efe:	e7c1      	b.n	8006e84 <_dtoa_r+0x1b4>
 8006f00:	2301      	movs	r3, #1
 8006f02:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006f04:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006f06:	eb07 0b03 	add.w	fp, r7, r3
 8006f0a:	f10b 0301 	add.w	r3, fp, #1
 8006f0e:	2b01      	cmp	r3, #1
 8006f10:	9308      	str	r3, [sp, #32]
 8006f12:	bfb8      	it	lt
 8006f14:	2301      	movlt	r3, #1
 8006f16:	e006      	b.n	8006f26 <_dtoa_r+0x256>
 8006f18:	2301      	movs	r3, #1
 8006f1a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006f1c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	dd28      	ble.n	8006f74 <_dtoa_r+0x2a4>
 8006f22:	469b      	mov	fp, r3
 8006f24:	9308      	str	r3, [sp, #32]
 8006f26:	2100      	movs	r1, #0
 8006f28:	2204      	movs	r2, #4
 8006f2a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006f2e:	f102 0514 	add.w	r5, r2, #20
 8006f32:	429d      	cmp	r5, r3
 8006f34:	d926      	bls.n	8006f84 <_dtoa_r+0x2b4>
 8006f36:	6041      	str	r1, [r0, #4]
 8006f38:	4648      	mov	r0, r9
 8006f3a:	f000 fd9b 	bl	8007a74 <_Balloc>
 8006f3e:	4682      	mov	sl, r0
 8006f40:	2800      	cmp	r0, #0
 8006f42:	d143      	bne.n	8006fcc <_dtoa_r+0x2fc>
 8006f44:	4602      	mov	r2, r0
 8006f46:	f240 11af 	movw	r1, #431	@ 0x1af
 8006f4a:	4b1f      	ldr	r3, [pc, #124]	@ (8006fc8 <_dtoa_r+0x2f8>)
 8006f4c:	e6d4      	b.n	8006cf8 <_dtoa_r+0x28>
 8006f4e:	2300      	movs	r3, #0
 8006f50:	e7e3      	b.n	8006f1a <_dtoa_r+0x24a>
 8006f52:	2300      	movs	r3, #0
 8006f54:	e7d5      	b.n	8006f02 <_dtoa_r+0x232>
 8006f56:	2401      	movs	r4, #1
 8006f58:	2300      	movs	r3, #0
 8006f5a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006f5c:	9320      	str	r3, [sp, #128]	@ 0x80
 8006f5e:	f04f 3bff 	mov.w	fp, #4294967295
 8006f62:	2200      	movs	r2, #0
 8006f64:	2312      	movs	r3, #18
 8006f66:	f8cd b020 	str.w	fp, [sp, #32]
 8006f6a:	9221      	str	r2, [sp, #132]	@ 0x84
 8006f6c:	e7db      	b.n	8006f26 <_dtoa_r+0x256>
 8006f6e:	2301      	movs	r3, #1
 8006f70:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006f72:	e7f4      	b.n	8006f5e <_dtoa_r+0x28e>
 8006f74:	f04f 0b01 	mov.w	fp, #1
 8006f78:	465b      	mov	r3, fp
 8006f7a:	f8cd b020 	str.w	fp, [sp, #32]
 8006f7e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8006f82:	e7d0      	b.n	8006f26 <_dtoa_r+0x256>
 8006f84:	3101      	adds	r1, #1
 8006f86:	0052      	lsls	r2, r2, #1
 8006f88:	e7d1      	b.n	8006f2e <_dtoa_r+0x25e>
 8006f8a:	bf00      	nop
 8006f8c:	f3af 8000 	nop.w
 8006f90:	636f4361 	.word	0x636f4361
 8006f94:	3fd287a7 	.word	0x3fd287a7
 8006f98:	8b60c8b3 	.word	0x8b60c8b3
 8006f9c:	3fc68a28 	.word	0x3fc68a28
 8006fa0:	509f79fb 	.word	0x509f79fb
 8006fa4:	3fd34413 	.word	0x3fd34413
 8006fa8:	08008ded 	.word	0x08008ded
 8006fac:	08008e04 	.word	0x08008e04
 8006fb0:	7ff00000 	.word	0x7ff00000
 8006fb4:	08008de9 	.word	0x08008de9
 8006fb8:	08008dbd 	.word	0x08008dbd
 8006fbc:	08008dbc 	.word	0x08008dbc
 8006fc0:	3ff80000 	.word	0x3ff80000
 8006fc4:	08008f58 	.word	0x08008f58
 8006fc8:	08008e5c 	.word	0x08008e5c
 8006fcc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006fd0:	6018      	str	r0, [r3, #0]
 8006fd2:	9b08      	ldr	r3, [sp, #32]
 8006fd4:	2b0e      	cmp	r3, #14
 8006fd6:	f200 80a1 	bhi.w	800711c <_dtoa_r+0x44c>
 8006fda:	2c00      	cmp	r4, #0
 8006fdc:	f000 809e 	beq.w	800711c <_dtoa_r+0x44c>
 8006fe0:	2f00      	cmp	r7, #0
 8006fe2:	dd33      	ble.n	800704c <_dtoa_r+0x37c>
 8006fe4:	4b9c      	ldr	r3, [pc, #624]	@ (8007258 <_dtoa_r+0x588>)
 8006fe6:	f007 020f 	and.w	r2, r7, #15
 8006fea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fee:	05f8      	lsls	r0, r7, #23
 8006ff0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006ff4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8006ff8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006ffc:	d516      	bpl.n	800702c <_dtoa_r+0x35c>
 8006ffe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007002:	4b96      	ldr	r3, [pc, #600]	@ (800725c <_dtoa_r+0x58c>)
 8007004:	2603      	movs	r6, #3
 8007006:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800700a:	f7f9 fbfb 	bl	8000804 <__aeabi_ddiv>
 800700e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007012:	f004 040f 	and.w	r4, r4, #15
 8007016:	4d91      	ldr	r5, [pc, #580]	@ (800725c <_dtoa_r+0x58c>)
 8007018:	b954      	cbnz	r4, 8007030 <_dtoa_r+0x360>
 800701a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800701e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007022:	f7f9 fbef 	bl	8000804 <__aeabi_ddiv>
 8007026:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800702a:	e028      	b.n	800707e <_dtoa_r+0x3ae>
 800702c:	2602      	movs	r6, #2
 800702e:	e7f2      	b.n	8007016 <_dtoa_r+0x346>
 8007030:	07e1      	lsls	r1, r4, #31
 8007032:	d508      	bpl.n	8007046 <_dtoa_r+0x376>
 8007034:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007038:	e9d5 2300 	ldrd	r2, r3, [r5]
 800703c:	f7f9 fab8 	bl	80005b0 <__aeabi_dmul>
 8007040:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007044:	3601      	adds	r6, #1
 8007046:	1064      	asrs	r4, r4, #1
 8007048:	3508      	adds	r5, #8
 800704a:	e7e5      	b.n	8007018 <_dtoa_r+0x348>
 800704c:	f000 80af 	beq.w	80071ae <_dtoa_r+0x4de>
 8007050:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007054:	427c      	negs	r4, r7
 8007056:	4b80      	ldr	r3, [pc, #512]	@ (8007258 <_dtoa_r+0x588>)
 8007058:	f004 020f 	and.w	r2, r4, #15
 800705c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007064:	f7f9 faa4 	bl	80005b0 <__aeabi_dmul>
 8007068:	2602      	movs	r6, #2
 800706a:	2300      	movs	r3, #0
 800706c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007070:	4d7a      	ldr	r5, [pc, #488]	@ (800725c <_dtoa_r+0x58c>)
 8007072:	1124      	asrs	r4, r4, #4
 8007074:	2c00      	cmp	r4, #0
 8007076:	f040 808f 	bne.w	8007198 <_dtoa_r+0x4c8>
 800707a:	2b00      	cmp	r3, #0
 800707c:	d1d3      	bne.n	8007026 <_dtoa_r+0x356>
 800707e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007082:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007084:	2b00      	cmp	r3, #0
 8007086:	f000 8094 	beq.w	80071b2 <_dtoa_r+0x4e2>
 800708a:	2200      	movs	r2, #0
 800708c:	4620      	mov	r0, r4
 800708e:	4629      	mov	r1, r5
 8007090:	4b73      	ldr	r3, [pc, #460]	@ (8007260 <_dtoa_r+0x590>)
 8007092:	f7f9 fcff 	bl	8000a94 <__aeabi_dcmplt>
 8007096:	2800      	cmp	r0, #0
 8007098:	f000 808b 	beq.w	80071b2 <_dtoa_r+0x4e2>
 800709c:	9b08      	ldr	r3, [sp, #32]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	f000 8087 	beq.w	80071b2 <_dtoa_r+0x4e2>
 80070a4:	f1bb 0f00 	cmp.w	fp, #0
 80070a8:	dd34      	ble.n	8007114 <_dtoa_r+0x444>
 80070aa:	4620      	mov	r0, r4
 80070ac:	2200      	movs	r2, #0
 80070ae:	4629      	mov	r1, r5
 80070b0:	4b6c      	ldr	r3, [pc, #432]	@ (8007264 <_dtoa_r+0x594>)
 80070b2:	f7f9 fa7d 	bl	80005b0 <__aeabi_dmul>
 80070b6:	465c      	mov	r4, fp
 80070b8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80070bc:	f107 38ff 	add.w	r8, r7, #4294967295
 80070c0:	3601      	adds	r6, #1
 80070c2:	4630      	mov	r0, r6
 80070c4:	f7f9 fa0a 	bl	80004dc <__aeabi_i2d>
 80070c8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80070cc:	f7f9 fa70 	bl	80005b0 <__aeabi_dmul>
 80070d0:	2200      	movs	r2, #0
 80070d2:	4b65      	ldr	r3, [pc, #404]	@ (8007268 <_dtoa_r+0x598>)
 80070d4:	f7f9 f8b6 	bl	8000244 <__adddf3>
 80070d8:	4605      	mov	r5, r0
 80070da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80070de:	2c00      	cmp	r4, #0
 80070e0:	d16a      	bne.n	80071b8 <_dtoa_r+0x4e8>
 80070e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070e6:	2200      	movs	r2, #0
 80070e8:	4b60      	ldr	r3, [pc, #384]	@ (800726c <_dtoa_r+0x59c>)
 80070ea:	f7f9 f8a9 	bl	8000240 <__aeabi_dsub>
 80070ee:	4602      	mov	r2, r0
 80070f0:	460b      	mov	r3, r1
 80070f2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80070f6:	462a      	mov	r2, r5
 80070f8:	4633      	mov	r3, r6
 80070fa:	f7f9 fce9 	bl	8000ad0 <__aeabi_dcmpgt>
 80070fe:	2800      	cmp	r0, #0
 8007100:	f040 8298 	bne.w	8007634 <_dtoa_r+0x964>
 8007104:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007108:	462a      	mov	r2, r5
 800710a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800710e:	f7f9 fcc1 	bl	8000a94 <__aeabi_dcmplt>
 8007112:	bb38      	cbnz	r0, 8007164 <_dtoa_r+0x494>
 8007114:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007118:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800711c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800711e:	2b00      	cmp	r3, #0
 8007120:	f2c0 8157 	blt.w	80073d2 <_dtoa_r+0x702>
 8007124:	2f0e      	cmp	r7, #14
 8007126:	f300 8154 	bgt.w	80073d2 <_dtoa_r+0x702>
 800712a:	4b4b      	ldr	r3, [pc, #300]	@ (8007258 <_dtoa_r+0x588>)
 800712c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007130:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007134:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007138:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800713a:	2b00      	cmp	r3, #0
 800713c:	f280 80e5 	bge.w	800730a <_dtoa_r+0x63a>
 8007140:	9b08      	ldr	r3, [sp, #32]
 8007142:	2b00      	cmp	r3, #0
 8007144:	f300 80e1 	bgt.w	800730a <_dtoa_r+0x63a>
 8007148:	d10c      	bne.n	8007164 <_dtoa_r+0x494>
 800714a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800714e:	2200      	movs	r2, #0
 8007150:	4b46      	ldr	r3, [pc, #280]	@ (800726c <_dtoa_r+0x59c>)
 8007152:	f7f9 fa2d 	bl	80005b0 <__aeabi_dmul>
 8007156:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800715a:	f7f9 fcaf 	bl	8000abc <__aeabi_dcmpge>
 800715e:	2800      	cmp	r0, #0
 8007160:	f000 8266 	beq.w	8007630 <_dtoa_r+0x960>
 8007164:	2400      	movs	r4, #0
 8007166:	4625      	mov	r5, r4
 8007168:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800716a:	4656      	mov	r6, sl
 800716c:	ea6f 0803 	mvn.w	r8, r3
 8007170:	2700      	movs	r7, #0
 8007172:	4621      	mov	r1, r4
 8007174:	4648      	mov	r0, r9
 8007176:	f000 fcbd 	bl	8007af4 <_Bfree>
 800717a:	2d00      	cmp	r5, #0
 800717c:	f000 80bd 	beq.w	80072fa <_dtoa_r+0x62a>
 8007180:	b12f      	cbz	r7, 800718e <_dtoa_r+0x4be>
 8007182:	42af      	cmp	r7, r5
 8007184:	d003      	beq.n	800718e <_dtoa_r+0x4be>
 8007186:	4639      	mov	r1, r7
 8007188:	4648      	mov	r0, r9
 800718a:	f000 fcb3 	bl	8007af4 <_Bfree>
 800718e:	4629      	mov	r1, r5
 8007190:	4648      	mov	r0, r9
 8007192:	f000 fcaf 	bl	8007af4 <_Bfree>
 8007196:	e0b0      	b.n	80072fa <_dtoa_r+0x62a>
 8007198:	07e2      	lsls	r2, r4, #31
 800719a:	d505      	bpl.n	80071a8 <_dtoa_r+0x4d8>
 800719c:	e9d5 2300 	ldrd	r2, r3, [r5]
 80071a0:	f7f9 fa06 	bl	80005b0 <__aeabi_dmul>
 80071a4:	2301      	movs	r3, #1
 80071a6:	3601      	adds	r6, #1
 80071a8:	1064      	asrs	r4, r4, #1
 80071aa:	3508      	adds	r5, #8
 80071ac:	e762      	b.n	8007074 <_dtoa_r+0x3a4>
 80071ae:	2602      	movs	r6, #2
 80071b0:	e765      	b.n	800707e <_dtoa_r+0x3ae>
 80071b2:	46b8      	mov	r8, r7
 80071b4:	9c08      	ldr	r4, [sp, #32]
 80071b6:	e784      	b.n	80070c2 <_dtoa_r+0x3f2>
 80071b8:	4b27      	ldr	r3, [pc, #156]	@ (8007258 <_dtoa_r+0x588>)
 80071ba:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80071bc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80071c0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80071c4:	4454      	add	r4, sl
 80071c6:	2900      	cmp	r1, #0
 80071c8:	d054      	beq.n	8007274 <_dtoa_r+0x5a4>
 80071ca:	2000      	movs	r0, #0
 80071cc:	4928      	ldr	r1, [pc, #160]	@ (8007270 <_dtoa_r+0x5a0>)
 80071ce:	f7f9 fb19 	bl	8000804 <__aeabi_ddiv>
 80071d2:	4633      	mov	r3, r6
 80071d4:	462a      	mov	r2, r5
 80071d6:	f7f9 f833 	bl	8000240 <__aeabi_dsub>
 80071da:	4656      	mov	r6, sl
 80071dc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80071e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80071e4:	f7f9 fc94 	bl	8000b10 <__aeabi_d2iz>
 80071e8:	4605      	mov	r5, r0
 80071ea:	f7f9 f977 	bl	80004dc <__aeabi_i2d>
 80071ee:	4602      	mov	r2, r0
 80071f0:	460b      	mov	r3, r1
 80071f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80071f6:	f7f9 f823 	bl	8000240 <__aeabi_dsub>
 80071fa:	4602      	mov	r2, r0
 80071fc:	460b      	mov	r3, r1
 80071fe:	3530      	adds	r5, #48	@ 0x30
 8007200:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007204:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007208:	f806 5b01 	strb.w	r5, [r6], #1
 800720c:	f7f9 fc42 	bl	8000a94 <__aeabi_dcmplt>
 8007210:	2800      	cmp	r0, #0
 8007212:	d172      	bne.n	80072fa <_dtoa_r+0x62a>
 8007214:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007218:	2000      	movs	r0, #0
 800721a:	4911      	ldr	r1, [pc, #68]	@ (8007260 <_dtoa_r+0x590>)
 800721c:	f7f9 f810 	bl	8000240 <__aeabi_dsub>
 8007220:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007224:	f7f9 fc36 	bl	8000a94 <__aeabi_dcmplt>
 8007228:	2800      	cmp	r0, #0
 800722a:	f040 80b4 	bne.w	8007396 <_dtoa_r+0x6c6>
 800722e:	42a6      	cmp	r6, r4
 8007230:	f43f af70 	beq.w	8007114 <_dtoa_r+0x444>
 8007234:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007238:	2200      	movs	r2, #0
 800723a:	4b0a      	ldr	r3, [pc, #40]	@ (8007264 <_dtoa_r+0x594>)
 800723c:	f7f9 f9b8 	bl	80005b0 <__aeabi_dmul>
 8007240:	2200      	movs	r2, #0
 8007242:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007246:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800724a:	4b06      	ldr	r3, [pc, #24]	@ (8007264 <_dtoa_r+0x594>)
 800724c:	f7f9 f9b0 	bl	80005b0 <__aeabi_dmul>
 8007250:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007254:	e7c4      	b.n	80071e0 <_dtoa_r+0x510>
 8007256:	bf00      	nop
 8007258:	08008f58 	.word	0x08008f58
 800725c:	08008f30 	.word	0x08008f30
 8007260:	3ff00000 	.word	0x3ff00000
 8007264:	40240000 	.word	0x40240000
 8007268:	401c0000 	.word	0x401c0000
 800726c:	40140000 	.word	0x40140000
 8007270:	3fe00000 	.word	0x3fe00000
 8007274:	4631      	mov	r1, r6
 8007276:	4628      	mov	r0, r5
 8007278:	f7f9 f99a 	bl	80005b0 <__aeabi_dmul>
 800727c:	4656      	mov	r6, sl
 800727e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007282:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007284:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007288:	f7f9 fc42 	bl	8000b10 <__aeabi_d2iz>
 800728c:	4605      	mov	r5, r0
 800728e:	f7f9 f925 	bl	80004dc <__aeabi_i2d>
 8007292:	4602      	mov	r2, r0
 8007294:	460b      	mov	r3, r1
 8007296:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800729a:	f7f8 ffd1 	bl	8000240 <__aeabi_dsub>
 800729e:	4602      	mov	r2, r0
 80072a0:	460b      	mov	r3, r1
 80072a2:	3530      	adds	r5, #48	@ 0x30
 80072a4:	f806 5b01 	strb.w	r5, [r6], #1
 80072a8:	42a6      	cmp	r6, r4
 80072aa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80072ae:	f04f 0200 	mov.w	r2, #0
 80072b2:	d124      	bne.n	80072fe <_dtoa_r+0x62e>
 80072b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80072b8:	4bae      	ldr	r3, [pc, #696]	@ (8007574 <_dtoa_r+0x8a4>)
 80072ba:	f7f8 ffc3 	bl	8000244 <__adddf3>
 80072be:	4602      	mov	r2, r0
 80072c0:	460b      	mov	r3, r1
 80072c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80072c6:	f7f9 fc03 	bl	8000ad0 <__aeabi_dcmpgt>
 80072ca:	2800      	cmp	r0, #0
 80072cc:	d163      	bne.n	8007396 <_dtoa_r+0x6c6>
 80072ce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80072d2:	2000      	movs	r0, #0
 80072d4:	49a7      	ldr	r1, [pc, #668]	@ (8007574 <_dtoa_r+0x8a4>)
 80072d6:	f7f8 ffb3 	bl	8000240 <__aeabi_dsub>
 80072da:	4602      	mov	r2, r0
 80072dc:	460b      	mov	r3, r1
 80072de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80072e2:	f7f9 fbd7 	bl	8000a94 <__aeabi_dcmplt>
 80072e6:	2800      	cmp	r0, #0
 80072e8:	f43f af14 	beq.w	8007114 <_dtoa_r+0x444>
 80072ec:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80072ee:	1e73      	subs	r3, r6, #1
 80072f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80072f2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80072f6:	2b30      	cmp	r3, #48	@ 0x30
 80072f8:	d0f8      	beq.n	80072ec <_dtoa_r+0x61c>
 80072fa:	4647      	mov	r7, r8
 80072fc:	e03b      	b.n	8007376 <_dtoa_r+0x6a6>
 80072fe:	4b9e      	ldr	r3, [pc, #632]	@ (8007578 <_dtoa_r+0x8a8>)
 8007300:	f7f9 f956 	bl	80005b0 <__aeabi_dmul>
 8007304:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007308:	e7bc      	b.n	8007284 <_dtoa_r+0x5b4>
 800730a:	4656      	mov	r6, sl
 800730c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007310:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007314:	4620      	mov	r0, r4
 8007316:	4629      	mov	r1, r5
 8007318:	f7f9 fa74 	bl	8000804 <__aeabi_ddiv>
 800731c:	f7f9 fbf8 	bl	8000b10 <__aeabi_d2iz>
 8007320:	4680      	mov	r8, r0
 8007322:	f7f9 f8db 	bl	80004dc <__aeabi_i2d>
 8007326:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800732a:	f7f9 f941 	bl	80005b0 <__aeabi_dmul>
 800732e:	4602      	mov	r2, r0
 8007330:	460b      	mov	r3, r1
 8007332:	4620      	mov	r0, r4
 8007334:	4629      	mov	r1, r5
 8007336:	f7f8 ff83 	bl	8000240 <__aeabi_dsub>
 800733a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800733e:	9d08      	ldr	r5, [sp, #32]
 8007340:	f806 4b01 	strb.w	r4, [r6], #1
 8007344:	eba6 040a 	sub.w	r4, r6, sl
 8007348:	42a5      	cmp	r5, r4
 800734a:	4602      	mov	r2, r0
 800734c:	460b      	mov	r3, r1
 800734e:	d133      	bne.n	80073b8 <_dtoa_r+0x6e8>
 8007350:	f7f8 ff78 	bl	8000244 <__adddf3>
 8007354:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007358:	4604      	mov	r4, r0
 800735a:	460d      	mov	r5, r1
 800735c:	f7f9 fbb8 	bl	8000ad0 <__aeabi_dcmpgt>
 8007360:	b9c0      	cbnz	r0, 8007394 <_dtoa_r+0x6c4>
 8007362:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007366:	4620      	mov	r0, r4
 8007368:	4629      	mov	r1, r5
 800736a:	f7f9 fb89 	bl	8000a80 <__aeabi_dcmpeq>
 800736e:	b110      	cbz	r0, 8007376 <_dtoa_r+0x6a6>
 8007370:	f018 0f01 	tst.w	r8, #1
 8007374:	d10e      	bne.n	8007394 <_dtoa_r+0x6c4>
 8007376:	4648      	mov	r0, r9
 8007378:	9903      	ldr	r1, [sp, #12]
 800737a:	f000 fbbb 	bl	8007af4 <_Bfree>
 800737e:	2300      	movs	r3, #0
 8007380:	7033      	strb	r3, [r6, #0]
 8007382:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007384:	3701      	adds	r7, #1
 8007386:	601f      	str	r7, [r3, #0]
 8007388:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800738a:	2b00      	cmp	r3, #0
 800738c:	f000 824b 	beq.w	8007826 <_dtoa_r+0xb56>
 8007390:	601e      	str	r6, [r3, #0]
 8007392:	e248      	b.n	8007826 <_dtoa_r+0xb56>
 8007394:	46b8      	mov	r8, r7
 8007396:	4633      	mov	r3, r6
 8007398:	461e      	mov	r6, r3
 800739a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800739e:	2a39      	cmp	r2, #57	@ 0x39
 80073a0:	d106      	bne.n	80073b0 <_dtoa_r+0x6e0>
 80073a2:	459a      	cmp	sl, r3
 80073a4:	d1f8      	bne.n	8007398 <_dtoa_r+0x6c8>
 80073a6:	2230      	movs	r2, #48	@ 0x30
 80073a8:	f108 0801 	add.w	r8, r8, #1
 80073ac:	f88a 2000 	strb.w	r2, [sl]
 80073b0:	781a      	ldrb	r2, [r3, #0]
 80073b2:	3201      	adds	r2, #1
 80073b4:	701a      	strb	r2, [r3, #0]
 80073b6:	e7a0      	b.n	80072fa <_dtoa_r+0x62a>
 80073b8:	2200      	movs	r2, #0
 80073ba:	4b6f      	ldr	r3, [pc, #444]	@ (8007578 <_dtoa_r+0x8a8>)
 80073bc:	f7f9 f8f8 	bl	80005b0 <__aeabi_dmul>
 80073c0:	2200      	movs	r2, #0
 80073c2:	2300      	movs	r3, #0
 80073c4:	4604      	mov	r4, r0
 80073c6:	460d      	mov	r5, r1
 80073c8:	f7f9 fb5a 	bl	8000a80 <__aeabi_dcmpeq>
 80073cc:	2800      	cmp	r0, #0
 80073ce:	d09f      	beq.n	8007310 <_dtoa_r+0x640>
 80073d0:	e7d1      	b.n	8007376 <_dtoa_r+0x6a6>
 80073d2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80073d4:	2a00      	cmp	r2, #0
 80073d6:	f000 80ea 	beq.w	80075ae <_dtoa_r+0x8de>
 80073da:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80073dc:	2a01      	cmp	r2, #1
 80073de:	f300 80cd 	bgt.w	800757c <_dtoa_r+0x8ac>
 80073e2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80073e4:	2a00      	cmp	r2, #0
 80073e6:	f000 80c1 	beq.w	800756c <_dtoa_r+0x89c>
 80073ea:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80073ee:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80073f0:	9e04      	ldr	r6, [sp, #16]
 80073f2:	9a04      	ldr	r2, [sp, #16]
 80073f4:	2101      	movs	r1, #1
 80073f6:	441a      	add	r2, r3
 80073f8:	9204      	str	r2, [sp, #16]
 80073fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073fc:	4648      	mov	r0, r9
 80073fe:	441a      	add	r2, r3
 8007400:	9209      	str	r2, [sp, #36]	@ 0x24
 8007402:	f000 fc2b 	bl	8007c5c <__i2b>
 8007406:	4605      	mov	r5, r0
 8007408:	b166      	cbz	r6, 8007424 <_dtoa_r+0x754>
 800740a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800740c:	2b00      	cmp	r3, #0
 800740e:	dd09      	ble.n	8007424 <_dtoa_r+0x754>
 8007410:	42b3      	cmp	r3, r6
 8007412:	bfa8      	it	ge
 8007414:	4633      	movge	r3, r6
 8007416:	9a04      	ldr	r2, [sp, #16]
 8007418:	1af6      	subs	r6, r6, r3
 800741a:	1ad2      	subs	r2, r2, r3
 800741c:	9204      	str	r2, [sp, #16]
 800741e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007420:	1ad3      	subs	r3, r2, r3
 8007422:	9309      	str	r3, [sp, #36]	@ 0x24
 8007424:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007426:	b30b      	cbz	r3, 800746c <_dtoa_r+0x79c>
 8007428:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800742a:	2b00      	cmp	r3, #0
 800742c:	f000 80c6 	beq.w	80075bc <_dtoa_r+0x8ec>
 8007430:	2c00      	cmp	r4, #0
 8007432:	f000 80c0 	beq.w	80075b6 <_dtoa_r+0x8e6>
 8007436:	4629      	mov	r1, r5
 8007438:	4622      	mov	r2, r4
 800743a:	4648      	mov	r0, r9
 800743c:	f000 fcc6 	bl	8007dcc <__pow5mult>
 8007440:	9a03      	ldr	r2, [sp, #12]
 8007442:	4601      	mov	r1, r0
 8007444:	4605      	mov	r5, r0
 8007446:	4648      	mov	r0, r9
 8007448:	f000 fc1e 	bl	8007c88 <__multiply>
 800744c:	9903      	ldr	r1, [sp, #12]
 800744e:	4680      	mov	r8, r0
 8007450:	4648      	mov	r0, r9
 8007452:	f000 fb4f 	bl	8007af4 <_Bfree>
 8007456:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007458:	1b1b      	subs	r3, r3, r4
 800745a:	930a      	str	r3, [sp, #40]	@ 0x28
 800745c:	f000 80b1 	beq.w	80075c2 <_dtoa_r+0x8f2>
 8007460:	4641      	mov	r1, r8
 8007462:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007464:	4648      	mov	r0, r9
 8007466:	f000 fcb1 	bl	8007dcc <__pow5mult>
 800746a:	9003      	str	r0, [sp, #12]
 800746c:	2101      	movs	r1, #1
 800746e:	4648      	mov	r0, r9
 8007470:	f000 fbf4 	bl	8007c5c <__i2b>
 8007474:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007476:	4604      	mov	r4, r0
 8007478:	2b00      	cmp	r3, #0
 800747a:	f000 81d8 	beq.w	800782e <_dtoa_r+0xb5e>
 800747e:	461a      	mov	r2, r3
 8007480:	4601      	mov	r1, r0
 8007482:	4648      	mov	r0, r9
 8007484:	f000 fca2 	bl	8007dcc <__pow5mult>
 8007488:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800748a:	4604      	mov	r4, r0
 800748c:	2b01      	cmp	r3, #1
 800748e:	f300 809f 	bgt.w	80075d0 <_dtoa_r+0x900>
 8007492:	9b06      	ldr	r3, [sp, #24]
 8007494:	2b00      	cmp	r3, #0
 8007496:	f040 8097 	bne.w	80075c8 <_dtoa_r+0x8f8>
 800749a:	9b07      	ldr	r3, [sp, #28]
 800749c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	f040 8093 	bne.w	80075cc <_dtoa_r+0x8fc>
 80074a6:	9b07      	ldr	r3, [sp, #28]
 80074a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80074ac:	0d1b      	lsrs	r3, r3, #20
 80074ae:	051b      	lsls	r3, r3, #20
 80074b0:	b133      	cbz	r3, 80074c0 <_dtoa_r+0x7f0>
 80074b2:	9b04      	ldr	r3, [sp, #16]
 80074b4:	3301      	adds	r3, #1
 80074b6:	9304      	str	r3, [sp, #16]
 80074b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074ba:	3301      	adds	r3, #1
 80074bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80074be:	2301      	movs	r3, #1
 80074c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80074c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	f000 81b8 	beq.w	800783a <_dtoa_r+0xb6a>
 80074ca:	6923      	ldr	r3, [r4, #16]
 80074cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80074d0:	6918      	ldr	r0, [r3, #16]
 80074d2:	f000 fb77 	bl	8007bc4 <__hi0bits>
 80074d6:	f1c0 0020 	rsb	r0, r0, #32
 80074da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074dc:	4418      	add	r0, r3
 80074de:	f010 001f 	ands.w	r0, r0, #31
 80074e2:	f000 8082 	beq.w	80075ea <_dtoa_r+0x91a>
 80074e6:	f1c0 0320 	rsb	r3, r0, #32
 80074ea:	2b04      	cmp	r3, #4
 80074ec:	dd73      	ble.n	80075d6 <_dtoa_r+0x906>
 80074ee:	9b04      	ldr	r3, [sp, #16]
 80074f0:	f1c0 001c 	rsb	r0, r0, #28
 80074f4:	4403      	add	r3, r0
 80074f6:	9304      	str	r3, [sp, #16]
 80074f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074fa:	4406      	add	r6, r0
 80074fc:	4403      	add	r3, r0
 80074fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8007500:	9b04      	ldr	r3, [sp, #16]
 8007502:	2b00      	cmp	r3, #0
 8007504:	dd05      	ble.n	8007512 <_dtoa_r+0x842>
 8007506:	461a      	mov	r2, r3
 8007508:	4648      	mov	r0, r9
 800750a:	9903      	ldr	r1, [sp, #12]
 800750c:	f000 fcb8 	bl	8007e80 <__lshift>
 8007510:	9003      	str	r0, [sp, #12]
 8007512:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007514:	2b00      	cmp	r3, #0
 8007516:	dd05      	ble.n	8007524 <_dtoa_r+0x854>
 8007518:	4621      	mov	r1, r4
 800751a:	461a      	mov	r2, r3
 800751c:	4648      	mov	r0, r9
 800751e:	f000 fcaf 	bl	8007e80 <__lshift>
 8007522:	4604      	mov	r4, r0
 8007524:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007526:	2b00      	cmp	r3, #0
 8007528:	d061      	beq.n	80075ee <_dtoa_r+0x91e>
 800752a:	4621      	mov	r1, r4
 800752c:	9803      	ldr	r0, [sp, #12]
 800752e:	f000 fd13 	bl	8007f58 <__mcmp>
 8007532:	2800      	cmp	r0, #0
 8007534:	da5b      	bge.n	80075ee <_dtoa_r+0x91e>
 8007536:	2300      	movs	r3, #0
 8007538:	220a      	movs	r2, #10
 800753a:	4648      	mov	r0, r9
 800753c:	9903      	ldr	r1, [sp, #12]
 800753e:	f000 fafb 	bl	8007b38 <__multadd>
 8007542:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007544:	f107 38ff 	add.w	r8, r7, #4294967295
 8007548:	9003      	str	r0, [sp, #12]
 800754a:	2b00      	cmp	r3, #0
 800754c:	f000 8177 	beq.w	800783e <_dtoa_r+0xb6e>
 8007550:	4629      	mov	r1, r5
 8007552:	2300      	movs	r3, #0
 8007554:	220a      	movs	r2, #10
 8007556:	4648      	mov	r0, r9
 8007558:	f000 faee 	bl	8007b38 <__multadd>
 800755c:	f1bb 0f00 	cmp.w	fp, #0
 8007560:	4605      	mov	r5, r0
 8007562:	dc6f      	bgt.n	8007644 <_dtoa_r+0x974>
 8007564:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007566:	2b02      	cmp	r3, #2
 8007568:	dc49      	bgt.n	80075fe <_dtoa_r+0x92e>
 800756a:	e06b      	b.n	8007644 <_dtoa_r+0x974>
 800756c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800756e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007572:	e73c      	b.n	80073ee <_dtoa_r+0x71e>
 8007574:	3fe00000 	.word	0x3fe00000
 8007578:	40240000 	.word	0x40240000
 800757c:	9b08      	ldr	r3, [sp, #32]
 800757e:	1e5c      	subs	r4, r3, #1
 8007580:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007582:	42a3      	cmp	r3, r4
 8007584:	db09      	blt.n	800759a <_dtoa_r+0x8ca>
 8007586:	1b1c      	subs	r4, r3, r4
 8007588:	9b08      	ldr	r3, [sp, #32]
 800758a:	2b00      	cmp	r3, #0
 800758c:	f6bf af30 	bge.w	80073f0 <_dtoa_r+0x720>
 8007590:	9b04      	ldr	r3, [sp, #16]
 8007592:	9a08      	ldr	r2, [sp, #32]
 8007594:	1a9e      	subs	r6, r3, r2
 8007596:	2300      	movs	r3, #0
 8007598:	e72b      	b.n	80073f2 <_dtoa_r+0x722>
 800759a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800759c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800759e:	1ae3      	subs	r3, r4, r3
 80075a0:	441a      	add	r2, r3
 80075a2:	940a      	str	r4, [sp, #40]	@ 0x28
 80075a4:	9e04      	ldr	r6, [sp, #16]
 80075a6:	2400      	movs	r4, #0
 80075a8:	9b08      	ldr	r3, [sp, #32]
 80075aa:	920e      	str	r2, [sp, #56]	@ 0x38
 80075ac:	e721      	b.n	80073f2 <_dtoa_r+0x722>
 80075ae:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80075b0:	9e04      	ldr	r6, [sp, #16]
 80075b2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80075b4:	e728      	b.n	8007408 <_dtoa_r+0x738>
 80075b6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80075ba:	e751      	b.n	8007460 <_dtoa_r+0x790>
 80075bc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80075be:	9903      	ldr	r1, [sp, #12]
 80075c0:	e750      	b.n	8007464 <_dtoa_r+0x794>
 80075c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80075c6:	e751      	b.n	800746c <_dtoa_r+0x79c>
 80075c8:	2300      	movs	r3, #0
 80075ca:	e779      	b.n	80074c0 <_dtoa_r+0x7f0>
 80075cc:	9b06      	ldr	r3, [sp, #24]
 80075ce:	e777      	b.n	80074c0 <_dtoa_r+0x7f0>
 80075d0:	2300      	movs	r3, #0
 80075d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80075d4:	e779      	b.n	80074ca <_dtoa_r+0x7fa>
 80075d6:	d093      	beq.n	8007500 <_dtoa_r+0x830>
 80075d8:	9a04      	ldr	r2, [sp, #16]
 80075da:	331c      	adds	r3, #28
 80075dc:	441a      	add	r2, r3
 80075de:	9204      	str	r2, [sp, #16]
 80075e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80075e2:	441e      	add	r6, r3
 80075e4:	441a      	add	r2, r3
 80075e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80075e8:	e78a      	b.n	8007500 <_dtoa_r+0x830>
 80075ea:	4603      	mov	r3, r0
 80075ec:	e7f4      	b.n	80075d8 <_dtoa_r+0x908>
 80075ee:	9b08      	ldr	r3, [sp, #32]
 80075f0:	46b8      	mov	r8, r7
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	dc20      	bgt.n	8007638 <_dtoa_r+0x968>
 80075f6:	469b      	mov	fp, r3
 80075f8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80075fa:	2b02      	cmp	r3, #2
 80075fc:	dd1e      	ble.n	800763c <_dtoa_r+0x96c>
 80075fe:	f1bb 0f00 	cmp.w	fp, #0
 8007602:	f47f adb1 	bne.w	8007168 <_dtoa_r+0x498>
 8007606:	4621      	mov	r1, r4
 8007608:	465b      	mov	r3, fp
 800760a:	2205      	movs	r2, #5
 800760c:	4648      	mov	r0, r9
 800760e:	f000 fa93 	bl	8007b38 <__multadd>
 8007612:	4601      	mov	r1, r0
 8007614:	4604      	mov	r4, r0
 8007616:	9803      	ldr	r0, [sp, #12]
 8007618:	f000 fc9e 	bl	8007f58 <__mcmp>
 800761c:	2800      	cmp	r0, #0
 800761e:	f77f ada3 	ble.w	8007168 <_dtoa_r+0x498>
 8007622:	4656      	mov	r6, sl
 8007624:	2331      	movs	r3, #49	@ 0x31
 8007626:	f108 0801 	add.w	r8, r8, #1
 800762a:	f806 3b01 	strb.w	r3, [r6], #1
 800762e:	e59f      	b.n	8007170 <_dtoa_r+0x4a0>
 8007630:	46b8      	mov	r8, r7
 8007632:	9c08      	ldr	r4, [sp, #32]
 8007634:	4625      	mov	r5, r4
 8007636:	e7f4      	b.n	8007622 <_dtoa_r+0x952>
 8007638:	f8dd b020 	ldr.w	fp, [sp, #32]
 800763c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800763e:	2b00      	cmp	r3, #0
 8007640:	f000 8101 	beq.w	8007846 <_dtoa_r+0xb76>
 8007644:	2e00      	cmp	r6, #0
 8007646:	dd05      	ble.n	8007654 <_dtoa_r+0x984>
 8007648:	4629      	mov	r1, r5
 800764a:	4632      	mov	r2, r6
 800764c:	4648      	mov	r0, r9
 800764e:	f000 fc17 	bl	8007e80 <__lshift>
 8007652:	4605      	mov	r5, r0
 8007654:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007656:	2b00      	cmp	r3, #0
 8007658:	d05c      	beq.n	8007714 <_dtoa_r+0xa44>
 800765a:	4648      	mov	r0, r9
 800765c:	6869      	ldr	r1, [r5, #4]
 800765e:	f000 fa09 	bl	8007a74 <_Balloc>
 8007662:	4606      	mov	r6, r0
 8007664:	b928      	cbnz	r0, 8007672 <_dtoa_r+0x9a2>
 8007666:	4602      	mov	r2, r0
 8007668:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800766c:	4b80      	ldr	r3, [pc, #512]	@ (8007870 <_dtoa_r+0xba0>)
 800766e:	f7ff bb43 	b.w	8006cf8 <_dtoa_r+0x28>
 8007672:	692a      	ldr	r2, [r5, #16]
 8007674:	f105 010c 	add.w	r1, r5, #12
 8007678:	3202      	adds	r2, #2
 800767a:	0092      	lsls	r2, r2, #2
 800767c:	300c      	adds	r0, #12
 800767e:	f000 ff9d 	bl	80085bc <memcpy>
 8007682:	2201      	movs	r2, #1
 8007684:	4631      	mov	r1, r6
 8007686:	4648      	mov	r0, r9
 8007688:	f000 fbfa 	bl	8007e80 <__lshift>
 800768c:	462f      	mov	r7, r5
 800768e:	4605      	mov	r5, r0
 8007690:	f10a 0301 	add.w	r3, sl, #1
 8007694:	9304      	str	r3, [sp, #16]
 8007696:	eb0a 030b 	add.w	r3, sl, fp
 800769a:	930a      	str	r3, [sp, #40]	@ 0x28
 800769c:	9b06      	ldr	r3, [sp, #24]
 800769e:	f003 0301 	and.w	r3, r3, #1
 80076a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80076a4:	9b04      	ldr	r3, [sp, #16]
 80076a6:	4621      	mov	r1, r4
 80076a8:	9803      	ldr	r0, [sp, #12]
 80076aa:	f103 3bff 	add.w	fp, r3, #4294967295
 80076ae:	f7ff fa84 	bl	8006bba <quorem>
 80076b2:	4603      	mov	r3, r0
 80076b4:	4639      	mov	r1, r7
 80076b6:	3330      	adds	r3, #48	@ 0x30
 80076b8:	9006      	str	r0, [sp, #24]
 80076ba:	9803      	ldr	r0, [sp, #12]
 80076bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80076be:	f000 fc4b 	bl	8007f58 <__mcmp>
 80076c2:	462a      	mov	r2, r5
 80076c4:	9008      	str	r0, [sp, #32]
 80076c6:	4621      	mov	r1, r4
 80076c8:	4648      	mov	r0, r9
 80076ca:	f000 fc61 	bl	8007f90 <__mdiff>
 80076ce:	68c2      	ldr	r2, [r0, #12]
 80076d0:	4606      	mov	r6, r0
 80076d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80076d4:	bb02      	cbnz	r2, 8007718 <_dtoa_r+0xa48>
 80076d6:	4601      	mov	r1, r0
 80076d8:	9803      	ldr	r0, [sp, #12]
 80076da:	f000 fc3d 	bl	8007f58 <__mcmp>
 80076de:	4602      	mov	r2, r0
 80076e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80076e2:	4631      	mov	r1, r6
 80076e4:	4648      	mov	r0, r9
 80076e6:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80076ea:	f000 fa03 	bl	8007af4 <_Bfree>
 80076ee:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80076f0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80076f2:	9e04      	ldr	r6, [sp, #16]
 80076f4:	ea42 0103 	orr.w	r1, r2, r3
 80076f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076fa:	4319      	orrs	r1, r3
 80076fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80076fe:	d10d      	bne.n	800771c <_dtoa_r+0xa4c>
 8007700:	2b39      	cmp	r3, #57	@ 0x39
 8007702:	d027      	beq.n	8007754 <_dtoa_r+0xa84>
 8007704:	9a08      	ldr	r2, [sp, #32]
 8007706:	2a00      	cmp	r2, #0
 8007708:	dd01      	ble.n	800770e <_dtoa_r+0xa3e>
 800770a:	9b06      	ldr	r3, [sp, #24]
 800770c:	3331      	adds	r3, #49	@ 0x31
 800770e:	f88b 3000 	strb.w	r3, [fp]
 8007712:	e52e      	b.n	8007172 <_dtoa_r+0x4a2>
 8007714:	4628      	mov	r0, r5
 8007716:	e7b9      	b.n	800768c <_dtoa_r+0x9bc>
 8007718:	2201      	movs	r2, #1
 800771a:	e7e2      	b.n	80076e2 <_dtoa_r+0xa12>
 800771c:	9908      	ldr	r1, [sp, #32]
 800771e:	2900      	cmp	r1, #0
 8007720:	db04      	blt.n	800772c <_dtoa_r+0xa5c>
 8007722:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8007724:	4301      	orrs	r1, r0
 8007726:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007728:	4301      	orrs	r1, r0
 800772a:	d120      	bne.n	800776e <_dtoa_r+0xa9e>
 800772c:	2a00      	cmp	r2, #0
 800772e:	ddee      	ble.n	800770e <_dtoa_r+0xa3e>
 8007730:	2201      	movs	r2, #1
 8007732:	9903      	ldr	r1, [sp, #12]
 8007734:	4648      	mov	r0, r9
 8007736:	9304      	str	r3, [sp, #16]
 8007738:	f000 fba2 	bl	8007e80 <__lshift>
 800773c:	4621      	mov	r1, r4
 800773e:	9003      	str	r0, [sp, #12]
 8007740:	f000 fc0a 	bl	8007f58 <__mcmp>
 8007744:	2800      	cmp	r0, #0
 8007746:	9b04      	ldr	r3, [sp, #16]
 8007748:	dc02      	bgt.n	8007750 <_dtoa_r+0xa80>
 800774a:	d1e0      	bne.n	800770e <_dtoa_r+0xa3e>
 800774c:	07da      	lsls	r2, r3, #31
 800774e:	d5de      	bpl.n	800770e <_dtoa_r+0xa3e>
 8007750:	2b39      	cmp	r3, #57	@ 0x39
 8007752:	d1da      	bne.n	800770a <_dtoa_r+0xa3a>
 8007754:	2339      	movs	r3, #57	@ 0x39
 8007756:	f88b 3000 	strb.w	r3, [fp]
 800775a:	4633      	mov	r3, r6
 800775c:	461e      	mov	r6, r3
 800775e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007762:	3b01      	subs	r3, #1
 8007764:	2a39      	cmp	r2, #57	@ 0x39
 8007766:	d04e      	beq.n	8007806 <_dtoa_r+0xb36>
 8007768:	3201      	adds	r2, #1
 800776a:	701a      	strb	r2, [r3, #0]
 800776c:	e501      	b.n	8007172 <_dtoa_r+0x4a2>
 800776e:	2a00      	cmp	r2, #0
 8007770:	dd03      	ble.n	800777a <_dtoa_r+0xaaa>
 8007772:	2b39      	cmp	r3, #57	@ 0x39
 8007774:	d0ee      	beq.n	8007754 <_dtoa_r+0xa84>
 8007776:	3301      	adds	r3, #1
 8007778:	e7c9      	b.n	800770e <_dtoa_r+0xa3e>
 800777a:	9a04      	ldr	r2, [sp, #16]
 800777c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800777e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007782:	428a      	cmp	r2, r1
 8007784:	d028      	beq.n	80077d8 <_dtoa_r+0xb08>
 8007786:	2300      	movs	r3, #0
 8007788:	220a      	movs	r2, #10
 800778a:	9903      	ldr	r1, [sp, #12]
 800778c:	4648      	mov	r0, r9
 800778e:	f000 f9d3 	bl	8007b38 <__multadd>
 8007792:	42af      	cmp	r7, r5
 8007794:	9003      	str	r0, [sp, #12]
 8007796:	f04f 0300 	mov.w	r3, #0
 800779a:	f04f 020a 	mov.w	r2, #10
 800779e:	4639      	mov	r1, r7
 80077a0:	4648      	mov	r0, r9
 80077a2:	d107      	bne.n	80077b4 <_dtoa_r+0xae4>
 80077a4:	f000 f9c8 	bl	8007b38 <__multadd>
 80077a8:	4607      	mov	r7, r0
 80077aa:	4605      	mov	r5, r0
 80077ac:	9b04      	ldr	r3, [sp, #16]
 80077ae:	3301      	adds	r3, #1
 80077b0:	9304      	str	r3, [sp, #16]
 80077b2:	e777      	b.n	80076a4 <_dtoa_r+0x9d4>
 80077b4:	f000 f9c0 	bl	8007b38 <__multadd>
 80077b8:	4629      	mov	r1, r5
 80077ba:	4607      	mov	r7, r0
 80077bc:	2300      	movs	r3, #0
 80077be:	220a      	movs	r2, #10
 80077c0:	4648      	mov	r0, r9
 80077c2:	f000 f9b9 	bl	8007b38 <__multadd>
 80077c6:	4605      	mov	r5, r0
 80077c8:	e7f0      	b.n	80077ac <_dtoa_r+0xadc>
 80077ca:	f1bb 0f00 	cmp.w	fp, #0
 80077ce:	bfcc      	ite	gt
 80077d0:	465e      	movgt	r6, fp
 80077d2:	2601      	movle	r6, #1
 80077d4:	2700      	movs	r7, #0
 80077d6:	4456      	add	r6, sl
 80077d8:	2201      	movs	r2, #1
 80077da:	9903      	ldr	r1, [sp, #12]
 80077dc:	4648      	mov	r0, r9
 80077de:	9304      	str	r3, [sp, #16]
 80077e0:	f000 fb4e 	bl	8007e80 <__lshift>
 80077e4:	4621      	mov	r1, r4
 80077e6:	9003      	str	r0, [sp, #12]
 80077e8:	f000 fbb6 	bl	8007f58 <__mcmp>
 80077ec:	2800      	cmp	r0, #0
 80077ee:	dcb4      	bgt.n	800775a <_dtoa_r+0xa8a>
 80077f0:	d102      	bne.n	80077f8 <_dtoa_r+0xb28>
 80077f2:	9b04      	ldr	r3, [sp, #16]
 80077f4:	07db      	lsls	r3, r3, #31
 80077f6:	d4b0      	bmi.n	800775a <_dtoa_r+0xa8a>
 80077f8:	4633      	mov	r3, r6
 80077fa:	461e      	mov	r6, r3
 80077fc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007800:	2a30      	cmp	r2, #48	@ 0x30
 8007802:	d0fa      	beq.n	80077fa <_dtoa_r+0xb2a>
 8007804:	e4b5      	b.n	8007172 <_dtoa_r+0x4a2>
 8007806:	459a      	cmp	sl, r3
 8007808:	d1a8      	bne.n	800775c <_dtoa_r+0xa8c>
 800780a:	2331      	movs	r3, #49	@ 0x31
 800780c:	f108 0801 	add.w	r8, r8, #1
 8007810:	f88a 3000 	strb.w	r3, [sl]
 8007814:	e4ad      	b.n	8007172 <_dtoa_r+0x4a2>
 8007816:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007818:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007874 <_dtoa_r+0xba4>
 800781c:	b11b      	cbz	r3, 8007826 <_dtoa_r+0xb56>
 800781e:	f10a 0308 	add.w	r3, sl, #8
 8007822:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007824:	6013      	str	r3, [r2, #0]
 8007826:	4650      	mov	r0, sl
 8007828:	b017      	add	sp, #92	@ 0x5c
 800782a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800782e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007830:	2b01      	cmp	r3, #1
 8007832:	f77f ae2e 	ble.w	8007492 <_dtoa_r+0x7c2>
 8007836:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007838:	930a      	str	r3, [sp, #40]	@ 0x28
 800783a:	2001      	movs	r0, #1
 800783c:	e64d      	b.n	80074da <_dtoa_r+0x80a>
 800783e:	f1bb 0f00 	cmp.w	fp, #0
 8007842:	f77f aed9 	ble.w	80075f8 <_dtoa_r+0x928>
 8007846:	4656      	mov	r6, sl
 8007848:	4621      	mov	r1, r4
 800784a:	9803      	ldr	r0, [sp, #12]
 800784c:	f7ff f9b5 	bl	8006bba <quorem>
 8007850:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007854:	f806 3b01 	strb.w	r3, [r6], #1
 8007858:	eba6 020a 	sub.w	r2, r6, sl
 800785c:	4593      	cmp	fp, r2
 800785e:	ddb4      	ble.n	80077ca <_dtoa_r+0xafa>
 8007860:	2300      	movs	r3, #0
 8007862:	220a      	movs	r2, #10
 8007864:	4648      	mov	r0, r9
 8007866:	9903      	ldr	r1, [sp, #12]
 8007868:	f000 f966 	bl	8007b38 <__multadd>
 800786c:	9003      	str	r0, [sp, #12]
 800786e:	e7eb      	b.n	8007848 <_dtoa_r+0xb78>
 8007870:	08008e5c 	.word	0x08008e5c
 8007874:	08008de0 	.word	0x08008de0

08007878 <_free_r>:
 8007878:	b538      	push	{r3, r4, r5, lr}
 800787a:	4605      	mov	r5, r0
 800787c:	2900      	cmp	r1, #0
 800787e:	d040      	beq.n	8007902 <_free_r+0x8a>
 8007880:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007884:	1f0c      	subs	r4, r1, #4
 8007886:	2b00      	cmp	r3, #0
 8007888:	bfb8      	it	lt
 800788a:	18e4      	addlt	r4, r4, r3
 800788c:	f000 f8e6 	bl	8007a5c <__malloc_lock>
 8007890:	4a1c      	ldr	r2, [pc, #112]	@ (8007904 <_free_r+0x8c>)
 8007892:	6813      	ldr	r3, [r2, #0]
 8007894:	b933      	cbnz	r3, 80078a4 <_free_r+0x2c>
 8007896:	6063      	str	r3, [r4, #4]
 8007898:	6014      	str	r4, [r2, #0]
 800789a:	4628      	mov	r0, r5
 800789c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80078a0:	f000 b8e2 	b.w	8007a68 <__malloc_unlock>
 80078a4:	42a3      	cmp	r3, r4
 80078a6:	d908      	bls.n	80078ba <_free_r+0x42>
 80078a8:	6820      	ldr	r0, [r4, #0]
 80078aa:	1821      	adds	r1, r4, r0
 80078ac:	428b      	cmp	r3, r1
 80078ae:	bf01      	itttt	eq
 80078b0:	6819      	ldreq	r1, [r3, #0]
 80078b2:	685b      	ldreq	r3, [r3, #4]
 80078b4:	1809      	addeq	r1, r1, r0
 80078b6:	6021      	streq	r1, [r4, #0]
 80078b8:	e7ed      	b.n	8007896 <_free_r+0x1e>
 80078ba:	461a      	mov	r2, r3
 80078bc:	685b      	ldr	r3, [r3, #4]
 80078be:	b10b      	cbz	r3, 80078c4 <_free_r+0x4c>
 80078c0:	42a3      	cmp	r3, r4
 80078c2:	d9fa      	bls.n	80078ba <_free_r+0x42>
 80078c4:	6811      	ldr	r1, [r2, #0]
 80078c6:	1850      	adds	r0, r2, r1
 80078c8:	42a0      	cmp	r0, r4
 80078ca:	d10b      	bne.n	80078e4 <_free_r+0x6c>
 80078cc:	6820      	ldr	r0, [r4, #0]
 80078ce:	4401      	add	r1, r0
 80078d0:	1850      	adds	r0, r2, r1
 80078d2:	4283      	cmp	r3, r0
 80078d4:	6011      	str	r1, [r2, #0]
 80078d6:	d1e0      	bne.n	800789a <_free_r+0x22>
 80078d8:	6818      	ldr	r0, [r3, #0]
 80078da:	685b      	ldr	r3, [r3, #4]
 80078dc:	4408      	add	r0, r1
 80078de:	6010      	str	r0, [r2, #0]
 80078e0:	6053      	str	r3, [r2, #4]
 80078e2:	e7da      	b.n	800789a <_free_r+0x22>
 80078e4:	d902      	bls.n	80078ec <_free_r+0x74>
 80078e6:	230c      	movs	r3, #12
 80078e8:	602b      	str	r3, [r5, #0]
 80078ea:	e7d6      	b.n	800789a <_free_r+0x22>
 80078ec:	6820      	ldr	r0, [r4, #0]
 80078ee:	1821      	adds	r1, r4, r0
 80078f0:	428b      	cmp	r3, r1
 80078f2:	bf01      	itttt	eq
 80078f4:	6819      	ldreq	r1, [r3, #0]
 80078f6:	685b      	ldreq	r3, [r3, #4]
 80078f8:	1809      	addeq	r1, r1, r0
 80078fa:	6021      	streq	r1, [r4, #0]
 80078fc:	6063      	str	r3, [r4, #4]
 80078fe:	6054      	str	r4, [r2, #4]
 8007900:	e7cb      	b.n	800789a <_free_r+0x22>
 8007902:	bd38      	pop	{r3, r4, r5, pc}
 8007904:	200004b8 	.word	0x200004b8

08007908 <malloc>:
 8007908:	4b02      	ldr	r3, [pc, #8]	@ (8007914 <malloc+0xc>)
 800790a:	4601      	mov	r1, r0
 800790c:	6818      	ldr	r0, [r3, #0]
 800790e:	f000 b825 	b.w	800795c <_malloc_r>
 8007912:	bf00      	nop
 8007914:	20000028 	.word	0x20000028

08007918 <sbrk_aligned>:
 8007918:	b570      	push	{r4, r5, r6, lr}
 800791a:	4e0f      	ldr	r6, [pc, #60]	@ (8007958 <sbrk_aligned+0x40>)
 800791c:	460c      	mov	r4, r1
 800791e:	6831      	ldr	r1, [r6, #0]
 8007920:	4605      	mov	r5, r0
 8007922:	b911      	cbnz	r1, 800792a <sbrk_aligned+0x12>
 8007924:	f000 fe3a 	bl	800859c <_sbrk_r>
 8007928:	6030      	str	r0, [r6, #0]
 800792a:	4621      	mov	r1, r4
 800792c:	4628      	mov	r0, r5
 800792e:	f000 fe35 	bl	800859c <_sbrk_r>
 8007932:	1c43      	adds	r3, r0, #1
 8007934:	d103      	bne.n	800793e <sbrk_aligned+0x26>
 8007936:	f04f 34ff 	mov.w	r4, #4294967295
 800793a:	4620      	mov	r0, r4
 800793c:	bd70      	pop	{r4, r5, r6, pc}
 800793e:	1cc4      	adds	r4, r0, #3
 8007940:	f024 0403 	bic.w	r4, r4, #3
 8007944:	42a0      	cmp	r0, r4
 8007946:	d0f8      	beq.n	800793a <sbrk_aligned+0x22>
 8007948:	1a21      	subs	r1, r4, r0
 800794a:	4628      	mov	r0, r5
 800794c:	f000 fe26 	bl	800859c <_sbrk_r>
 8007950:	3001      	adds	r0, #1
 8007952:	d1f2      	bne.n	800793a <sbrk_aligned+0x22>
 8007954:	e7ef      	b.n	8007936 <sbrk_aligned+0x1e>
 8007956:	bf00      	nop
 8007958:	200004b4 	.word	0x200004b4

0800795c <_malloc_r>:
 800795c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007960:	1ccd      	adds	r5, r1, #3
 8007962:	f025 0503 	bic.w	r5, r5, #3
 8007966:	3508      	adds	r5, #8
 8007968:	2d0c      	cmp	r5, #12
 800796a:	bf38      	it	cc
 800796c:	250c      	movcc	r5, #12
 800796e:	2d00      	cmp	r5, #0
 8007970:	4606      	mov	r6, r0
 8007972:	db01      	blt.n	8007978 <_malloc_r+0x1c>
 8007974:	42a9      	cmp	r1, r5
 8007976:	d904      	bls.n	8007982 <_malloc_r+0x26>
 8007978:	230c      	movs	r3, #12
 800797a:	6033      	str	r3, [r6, #0]
 800797c:	2000      	movs	r0, #0
 800797e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007982:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007a58 <_malloc_r+0xfc>
 8007986:	f000 f869 	bl	8007a5c <__malloc_lock>
 800798a:	f8d8 3000 	ldr.w	r3, [r8]
 800798e:	461c      	mov	r4, r3
 8007990:	bb44      	cbnz	r4, 80079e4 <_malloc_r+0x88>
 8007992:	4629      	mov	r1, r5
 8007994:	4630      	mov	r0, r6
 8007996:	f7ff ffbf 	bl	8007918 <sbrk_aligned>
 800799a:	1c43      	adds	r3, r0, #1
 800799c:	4604      	mov	r4, r0
 800799e:	d158      	bne.n	8007a52 <_malloc_r+0xf6>
 80079a0:	f8d8 4000 	ldr.w	r4, [r8]
 80079a4:	4627      	mov	r7, r4
 80079a6:	2f00      	cmp	r7, #0
 80079a8:	d143      	bne.n	8007a32 <_malloc_r+0xd6>
 80079aa:	2c00      	cmp	r4, #0
 80079ac:	d04b      	beq.n	8007a46 <_malloc_r+0xea>
 80079ae:	6823      	ldr	r3, [r4, #0]
 80079b0:	4639      	mov	r1, r7
 80079b2:	4630      	mov	r0, r6
 80079b4:	eb04 0903 	add.w	r9, r4, r3
 80079b8:	f000 fdf0 	bl	800859c <_sbrk_r>
 80079bc:	4581      	cmp	r9, r0
 80079be:	d142      	bne.n	8007a46 <_malloc_r+0xea>
 80079c0:	6821      	ldr	r1, [r4, #0]
 80079c2:	4630      	mov	r0, r6
 80079c4:	1a6d      	subs	r5, r5, r1
 80079c6:	4629      	mov	r1, r5
 80079c8:	f7ff ffa6 	bl	8007918 <sbrk_aligned>
 80079cc:	3001      	adds	r0, #1
 80079ce:	d03a      	beq.n	8007a46 <_malloc_r+0xea>
 80079d0:	6823      	ldr	r3, [r4, #0]
 80079d2:	442b      	add	r3, r5
 80079d4:	6023      	str	r3, [r4, #0]
 80079d6:	f8d8 3000 	ldr.w	r3, [r8]
 80079da:	685a      	ldr	r2, [r3, #4]
 80079dc:	bb62      	cbnz	r2, 8007a38 <_malloc_r+0xdc>
 80079de:	f8c8 7000 	str.w	r7, [r8]
 80079e2:	e00f      	b.n	8007a04 <_malloc_r+0xa8>
 80079e4:	6822      	ldr	r2, [r4, #0]
 80079e6:	1b52      	subs	r2, r2, r5
 80079e8:	d420      	bmi.n	8007a2c <_malloc_r+0xd0>
 80079ea:	2a0b      	cmp	r2, #11
 80079ec:	d917      	bls.n	8007a1e <_malloc_r+0xc2>
 80079ee:	1961      	adds	r1, r4, r5
 80079f0:	42a3      	cmp	r3, r4
 80079f2:	6025      	str	r5, [r4, #0]
 80079f4:	bf18      	it	ne
 80079f6:	6059      	strne	r1, [r3, #4]
 80079f8:	6863      	ldr	r3, [r4, #4]
 80079fa:	bf08      	it	eq
 80079fc:	f8c8 1000 	streq.w	r1, [r8]
 8007a00:	5162      	str	r2, [r4, r5]
 8007a02:	604b      	str	r3, [r1, #4]
 8007a04:	4630      	mov	r0, r6
 8007a06:	f000 f82f 	bl	8007a68 <__malloc_unlock>
 8007a0a:	f104 000b 	add.w	r0, r4, #11
 8007a0e:	1d23      	adds	r3, r4, #4
 8007a10:	f020 0007 	bic.w	r0, r0, #7
 8007a14:	1ac2      	subs	r2, r0, r3
 8007a16:	bf1c      	itt	ne
 8007a18:	1a1b      	subne	r3, r3, r0
 8007a1a:	50a3      	strne	r3, [r4, r2]
 8007a1c:	e7af      	b.n	800797e <_malloc_r+0x22>
 8007a1e:	6862      	ldr	r2, [r4, #4]
 8007a20:	42a3      	cmp	r3, r4
 8007a22:	bf0c      	ite	eq
 8007a24:	f8c8 2000 	streq.w	r2, [r8]
 8007a28:	605a      	strne	r2, [r3, #4]
 8007a2a:	e7eb      	b.n	8007a04 <_malloc_r+0xa8>
 8007a2c:	4623      	mov	r3, r4
 8007a2e:	6864      	ldr	r4, [r4, #4]
 8007a30:	e7ae      	b.n	8007990 <_malloc_r+0x34>
 8007a32:	463c      	mov	r4, r7
 8007a34:	687f      	ldr	r7, [r7, #4]
 8007a36:	e7b6      	b.n	80079a6 <_malloc_r+0x4a>
 8007a38:	461a      	mov	r2, r3
 8007a3a:	685b      	ldr	r3, [r3, #4]
 8007a3c:	42a3      	cmp	r3, r4
 8007a3e:	d1fb      	bne.n	8007a38 <_malloc_r+0xdc>
 8007a40:	2300      	movs	r3, #0
 8007a42:	6053      	str	r3, [r2, #4]
 8007a44:	e7de      	b.n	8007a04 <_malloc_r+0xa8>
 8007a46:	230c      	movs	r3, #12
 8007a48:	4630      	mov	r0, r6
 8007a4a:	6033      	str	r3, [r6, #0]
 8007a4c:	f000 f80c 	bl	8007a68 <__malloc_unlock>
 8007a50:	e794      	b.n	800797c <_malloc_r+0x20>
 8007a52:	6005      	str	r5, [r0, #0]
 8007a54:	e7d6      	b.n	8007a04 <_malloc_r+0xa8>
 8007a56:	bf00      	nop
 8007a58:	200004b8 	.word	0x200004b8

08007a5c <__malloc_lock>:
 8007a5c:	4801      	ldr	r0, [pc, #4]	@ (8007a64 <__malloc_lock+0x8>)
 8007a5e:	f7ff b89c 	b.w	8006b9a <__retarget_lock_acquire_recursive>
 8007a62:	bf00      	nop
 8007a64:	200004b0 	.word	0x200004b0

08007a68 <__malloc_unlock>:
 8007a68:	4801      	ldr	r0, [pc, #4]	@ (8007a70 <__malloc_unlock+0x8>)
 8007a6a:	f7ff b897 	b.w	8006b9c <__retarget_lock_release_recursive>
 8007a6e:	bf00      	nop
 8007a70:	200004b0 	.word	0x200004b0

08007a74 <_Balloc>:
 8007a74:	b570      	push	{r4, r5, r6, lr}
 8007a76:	69c6      	ldr	r6, [r0, #28]
 8007a78:	4604      	mov	r4, r0
 8007a7a:	460d      	mov	r5, r1
 8007a7c:	b976      	cbnz	r6, 8007a9c <_Balloc+0x28>
 8007a7e:	2010      	movs	r0, #16
 8007a80:	f7ff ff42 	bl	8007908 <malloc>
 8007a84:	4602      	mov	r2, r0
 8007a86:	61e0      	str	r0, [r4, #28]
 8007a88:	b920      	cbnz	r0, 8007a94 <_Balloc+0x20>
 8007a8a:	216b      	movs	r1, #107	@ 0x6b
 8007a8c:	4b17      	ldr	r3, [pc, #92]	@ (8007aec <_Balloc+0x78>)
 8007a8e:	4818      	ldr	r0, [pc, #96]	@ (8007af0 <_Balloc+0x7c>)
 8007a90:	f000 fda2 	bl	80085d8 <__assert_func>
 8007a94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a98:	6006      	str	r6, [r0, #0]
 8007a9a:	60c6      	str	r6, [r0, #12]
 8007a9c:	69e6      	ldr	r6, [r4, #28]
 8007a9e:	68f3      	ldr	r3, [r6, #12]
 8007aa0:	b183      	cbz	r3, 8007ac4 <_Balloc+0x50>
 8007aa2:	69e3      	ldr	r3, [r4, #28]
 8007aa4:	68db      	ldr	r3, [r3, #12]
 8007aa6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007aaa:	b9b8      	cbnz	r0, 8007adc <_Balloc+0x68>
 8007aac:	2101      	movs	r1, #1
 8007aae:	fa01 f605 	lsl.w	r6, r1, r5
 8007ab2:	1d72      	adds	r2, r6, #5
 8007ab4:	4620      	mov	r0, r4
 8007ab6:	0092      	lsls	r2, r2, #2
 8007ab8:	f000 fdac 	bl	8008614 <_calloc_r>
 8007abc:	b160      	cbz	r0, 8007ad8 <_Balloc+0x64>
 8007abe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007ac2:	e00e      	b.n	8007ae2 <_Balloc+0x6e>
 8007ac4:	2221      	movs	r2, #33	@ 0x21
 8007ac6:	2104      	movs	r1, #4
 8007ac8:	4620      	mov	r0, r4
 8007aca:	f000 fda3 	bl	8008614 <_calloc_r>
 8007ace:	69e3      	ldr	r3, [r4, #28]
 8007ad0:	60f0      	str	r0, [r6, #12]
 8007ad2:	68db      	ldr	r3, [r3, #12]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d1e4      	bne.n	8007aa2 <_Balloc+0x2e>
 8007ad8:	2000      	movs	r0, #0
 8007ada:	bd70      	pop	{r4, r5, r6, pc}
 8007adc:	6802      	ldr	r2, [r0, #0]
 8007ade:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007ae8:	e7f7      	b.n	8007ada <_Balloc+0x66>
 8007aea:	bf00      	nop
 8007aec:	08008ded 	.word	0x08008ded
 8007af0:	08008e6d 	.word	0x08008e6d

08007af4 <_Bfree>:
 8007af4:	b570      	push	{r4, r5, r6, lr}
 8007af6:	69c6      	ldr	r6, [r0, #28]
 8007af8:	4605      	mov	r5, r0
 8007afa:	460c      	mov	r4, r1
 8007afc:	b976      	cbnz	r6, 8007b1c <_Bfree+0x28>
 8007afe:	2010      	movs	r0, #16
 8007b00:	f7ff ff02 	bl	8007908 <malloc>
 8007b04:	4602      	mov	r2, r0
 8007b06:	61e8      	str	r0, [r5, #28]
 8007b08:	b920      	cbnz	r0, 8007b14 <_Bfree+0x20>
 8007b0a:	218f      	movs	r1, #143	@ 0x8f
 8007b0c:	4b08      	ldr	r3, [pc, #32]	@ (8007b30 <_Bfree+0x3c>)
 8007b0e:	4809      	ldr	r0, [pc, #36]	@ (8007b34 <_Bfree+0x40>)
 8007b10:	f000 fd62 	bl	80085d8 <__assert_func>
 8007b14:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b18:	6006      	str	r6, [r0, #0]
 8007b1a:	60c6      	str	r6, [r0, #12]
 8007b1c:	b13c      	cbz	r4, 8007b2e <_Bfree+0x3a>
 8007b1e:	69eb      	ldr	r3, [r5, #28]
 8007b20:	6862      	ldr	r2, [r4, #4]
 8007b22:	68db      	ldr	r3, [r3, #12]
 8007b24:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007b28:	6021      	str	r1, [r4, #0]
 8007b2a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007b2e:	bd70      	pop	{r4, r5, r6, pc}
 8007b30:	08008ded 	.word	0x08008ded
 8007b34:	08008e6d 	.word	0x08008e6d

08007b38 <__multadd>:
 8007b38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b3c:	4607      	mov	r7, r0
 8007b3e:	460c      	mov	r4, r1
 8007b40:	461e      	mov	r6, r3
 8007b42:	2000      	movs	r0, #0
 8007b44:	690d      	ldr	r5, [r1, #16]
 8007b46:	f101 0c14 	add.w	ip, r1, #20
 8007b4a:	f8dc 3000 	ldr.w	r3, [ip]
 8007b4e:	3001      	adds	r0, #1
 8007b50:	b299      	uxth	r1, r3
 8007b52:	fb02 6101 	mla	r1, r2, r1, r6
 8007b56:	0c1e      	lsrs	r6, r3, #16
 8007b58:	0c0b      	lsrs	r3, r1, #16
 8007b5a:	fb02 3306 	mla	r3, r2, r6, r3
 8007b5e:	b289      	uxth	r1, r1
 8007b60:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007b64:	4285      	cmp	r5, r0
 8007b66:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007b6a:	f84c 1b04 	str.w	r1, [ip], #4
 8007b6e:	dcec      	bgt.n	8007b4a <__multadd+0x12>
 8007b70:	b30e      	cbz	r6, 8007bb6 <__multadd+0x7e>
 8007b72:	68a3      	ldr	r3, [r4, #8]
 8007b74:	42ab      	cmp	r3, r5
 8007b76:	dc19      	bgt.n	8007bac <__multadd+0x74>
 8007b78:	6861      	ldr	r1, [r4, #4]
 8007b7a:	4638      	mov	r0, r7
 8007b7c:	3101      	adds	r1, #1
 8007b7e:	f7ff ff79 	bl	8007a74 <_Balloc>
 8007b82:	4680      	mov	r8, r0
 8007b84:	b928      	cbnz	r0, 8007b92 <__multadd+0x5a>
 8007b86:	4602      	mov	r2, r0
 8007b88:	21ba      	movs	r1, #186	@ 0xba
 8007b8a:	4b0c      	ldr	r3, [pc, #48]	@ (8007bbc <__multadd+0x84>)
 8007b8c:	480c      	ldr	r0, [pc, #48]	@ (8007bc0 <__multadd+0x88>)
 8007b8e:	f000 fd23 	bl	80085d8 <__assert_func>
 8007b92:	6922      	ldr	r2, [r4, #16]
 8007b94:	f104 010c 	add.w	r1, r4, #12
 8007b98:	3202      	adds	r2, #2
 8007b9a:	0092      	lsls	r2, r2, #2
 8007b9c:	300c      	adds	r0, #12
 8007b9e:	f000 fd0d 	bl	80085bc <memcpy>
 8007ba2:	4621      	mov	r1, r4
 8007ba4:	4638      	mov	r0, r7
 8007ba6:	f7ff ffa5 	bl	8007af4 <_Bfree>
 8007baa:	4644      	mov	r4, r8
 8007bac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007bb0:	3501      	adds	r5, #1
 8007bb2:	615e      	str	r6, [r3, #20]
 8007bb4:	6125      	str	r5, [r4, #16]
 8007bb6:	4620      	mov	r0, r4
 8007bb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bbc:	08008e5c 	.word	0x08008e5c
 8007bc0:	08008e6d 	.word	0x08008e6d

08007bc4 <__hi0bits>:
 8007bc4:	4603      	mov	r3, r0
 8007bc6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007bca:	bf3a      	itte	cc
 8007bcc:	0403      	lslcc	r3, r0, #16
 8007bce:	2010      	movcc	r0, #16
 8007bd0:	2000      	movcs	r0, #0
 8007bd2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007bd6:	bf3c      	itt	cc
 8007bd8:	021b      	lslcc	r3, r3, #8
 8007bda:	3008      	addcc	r0, #8
 8007bdc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007be0:	bf3c      	itt	cc
 8007be2:	011b      	lslcc	r3, r3, #4
 8007be4:	3004      	addcc	r0, #4
 8007be6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bea:	bf3c      	itt	cc
 8007bec:	009b      	lslcc	r3, r3, #2
 8007bee:	3002      	addcc	r0, #2
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	db05      	blt.n	8007c00 <__hi0bits+0x3c>
 8007bf4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007bf8:	f100 0001 	add.w	r0, r0, #1
 8007bfc:	bf08      	it	eq
 8007bfe:	2020      	moveq	r0, #32
 8007c00:	4770      	bx	lr

08007c02 <__lo0bits>:
 8007c02:	6803      	ldr	r3, [r0, #0]
 8007c04:	4602      	mov	r2, r0
 8007c06:	f013 0007 	ands.w	r0, r3, #7
 8007c0a:	d00b      	beq.n	8007c24 <__lo0bits+0x22>
 8007c0c:	07d9      	lsls	r1, r3, #31
 8007c0e:	d421      	bmi.n	8007c54 <__lo0bits+0x52>
 8007c10:	0798      	lsls	r0, r3, #30
 8007c12:	bf49      	itett	mi
 8007c14:	085b      	lsrmi	r3, r3, #1
 8007c16:	089b      	lsrpl	r3, r3, #2
 8007c18:	2001      	movmi	r0, #1
 8007c1a:	6013      	strmi	r3, [r2, #0]
 8007c1c:	bf5c      	itt	pl
 8007c1e:	2002      	movpl	r0, #2
 8007c20:	6013      	strpl	r3, [r2, #0]
 8007c22:	4770      	bx	lr
 8007c24:	b299      	uxth	r1, r3
 8007c26:	b909      	cbnz	r1, 8007c2c <__lo0bits+0x2a>
 8007c28:	2010      	movs	r0, #16
 8007c2a:	0c1b      	lsrs	r3, r3, #16
 8007c2c:	b2d9      	uxtb	r1, r3
 8007c2e:	b909      	cbnz	r1, 8007c34 <__lo0bits+0x32>
 8007c30:	3008      	adds	r0, #8
 8007c32:	0a1b      	lsrs	r3, r3, #8
 8007c34:	0719      	lsls	r1, r3, #28
 8007c36:	bf04      	itt	eq
 8007c38:	091b      	lsreq	r3, r3, #4
 8007c3a:	3004      	addeq	r0, #4
 8007c3c:	0799      	lsls	r1, r3, #30
 8007c3e:	bf04      	itt	eq
 8007c40:	089b      	lsreq	r3, r3, #2
 8007c42:	3002      	addeq	r0, #2
 8007c44:	07d9      	lsls	r1, r3, #31
 8007c46:	d403      	bmi.n	8007c50 <__lo0bits+0x4e>
 8007c48:	085b      	lsrs	r3, r3, #1
 8007c4a:	f100 0001 	add.w	r0, r0, #1
 8007c4e:	d003      	beq.n	8007c58 <__lo0bits+0x56>
 8007c50:	6013      	str	r3, [r2, #0]
 8007c52:	4770      	bx	lr
 8007c54:	2000      	movs	r0, #0
 8007c56:	4770      	bx	lr
 8007c58:	2020      	movs	r0, #32
 8007c5a:	4770      	bx	lr

08007c5c <__i2b>:
 8007c5c:	b510      	push	{r4, lr}
 8007c5e:	460c      	mov	r4, r1
 8007c60:	2101      	movs	r1, #1
 8007c62:	f7ff ff07 	bl	8007a74 <_Balloc>
 8007c66:	4602      	mov	r2, r0
 8007c68:	b928      	cbnz	r0, 8007c76 <__i2b+0x1a>
 8007c6a:	f240 1145 	movw	r1, #325	@ 0x145
 8007c6e:	4b04      	ldr	r3, [pc, #16]	@ (8007c80 <__i2b+0x24>)
 8007c70:	4804      	ldr	r0, [pc, #16]	@ (8007c84 <__i2b+0x28>)
 8007c72:	f000 fcb1 	bl	80085d8 <__assert_func>
 8007c76:	2301      	movs	r3, #1
 8007c78:	6144      	str	r4, [r0, #20]
 8007c7a:	6103      	str	r3, [r0, #16]
 8007c7c:	bd10      	pop	{r4, pc}
 8007c7e:	bf00      	nop
 8007c80:	08008e5c 	.word	0x08008e5c
 8007c84:	08008e6d 	.word	0x08008e6d

08007c88 <__multiply>:
 8007c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c8c:	4617      	mov	r7, r2
 8007c8e:	690a      	ldr	r2, [r1, #16]
 8007c90:	693b      	ldr	r3, [r7, #16]
 8007c92:	4689      	mov	r9, r1
 8007c94:	429a      	cmp	r2, r3
 8007c96:	bfa2      	ittt	ge
 8007c98:	463b      	movge	r3, r7
 8007c9a:	460f      	movge	r7, r1
 8007c9c:	4699      	movge	r9, r3
 8007c9e:	693d      	ldr	r5, [r7, #16]
 8007ca0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007ca4:	68bb      	ldr	r3, [r7, #8]
 8007ca6:	6879      	ldr	r1, [r7, #4]
 8007ca8:	eb05 060a 	add.w	r6, r5, sl
 8007cac:	42b3      	cmp	r3, r6
 8007cae:	b085      	sub	sp, #20
 8007cb0:	bfb8      	it	lt
 8007cb2:	3101      	addlt	r1, #1
 8007cb4:	f7ff fede 	bl	8007a74 <_Balloc>
 8007cb8:	b930      	cbnz	r0, 8007cc8 <__multiply+0x40>
 8007cba:	4602      	mov	r2, r0
 8007cbc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007cc0:	4b40      	ldr	r3, [pc, #256]	@ (8007dc4 <__multiply+0x13c>)
 8007cc2:	4841      	ldr	r0, [pc, #260]	@ (8007dc8 <__multiply+0x140>)
 8007cc4:	f000 fc88 	bl	80085d8 <__assert_func>
 8007cc8:	f100 0414 	add.w	r4, r0, #20
 8007ccc:	4623      	mov	r3, r4
 8007cce:	2200      	movs	r2, #0
 8007cd0:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007cd4:	4573      	cmp	r3, lr
 8007cd6:	d320      	bcc.n	8007d1a <__multiply+0x92>
 8007cd8:	f107 0814 	add.w	r8, r7, #20
 8007cdc:	f109 0114 	add.w	r1, r9, #20
 8007ce0:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007ce4:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007ce8:	9302      	str	r3, [sp, #8]
 8007cea:	1beb      	subs	r3, r5, r7
 8007cec:	3b15      	subs	r3, #21
 8007cee:	f023 0303 	bic.w	r3, r3, #3
 8007cf2:	3304      	adds	r3, #4
 8007cf4:	3715      	adds	r7, #21
 8007cf6:	42bd      	cmp	r5, r7
 8007cf8:	bf38      	it	cc
 8007cfa:	2304      	movcc	r3, #4
 8007cfc:	9301      	str	r3, [sp, #4]
 8007cfe:	9b02      	ldr	r3, [sp, #8]
 8007d00:	9103      	str	r1, [sp, #12]
 8007d02:	428b      	cmp	r3, r1
 8007d04:	d80c      	bhi.n	8007d20 <__multiply+0x98>
 8007d06:	2e00      	cmp	r6, #0
 8007d08:	dd03      	ble.n	8007d12 <__multiply+0x8a>
 8007d0a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d055      	beq.n	8007dbe <__multiply+0x136>
 8007d12:	6106      	str	r6, [r0, #16]
 8007d14:	b005      	add	sp, #20
 8007d16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d1a:	f843 2b04 	str.w	r2, [r3], #4
 8007d1e:	e7d9      	b.n	8007cd4 <__multiply+0x4c>
 8007d20:	f8b1 a000 	ldrh.w	sl, [r1]
 8007d24:	f1ba 0f00 	cmp.w	sl, #0
 8007d28:	d01f      	beq.n	8007d6a <__multiply+0xe2>
 8007d2a:	46c4      	mov	ip, r8
 8007d2c:	46a1      	mov	r9, r4
 8007d2e:	2700      	movs	r7, #0
 8007d30:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007d34:	f8d9 3000 	ldr.w	r3, [r9]
 8007d38:	fa1f fb82 	uxth.w	fp, r2
 8007d3c:	b29b      	uxth	r3, r3
 8007d3e:	fb0a 330b 	mla	r3, sl, fp, r3
 8007d42:	443b      	add	r3, r7
 8007d44:	f8d9 7000 	ldr.w	r7, [r9]
 8007d48:	0c12      	lsrs	r2, r2, #16
 8007d4a:	0c3f      	lsrs	r7, r7, #16
 8007d4c:	fb0a 7202 	mla	r2, sl, r2, r7
 8007d50:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007d54:	b29b      	uxth	r3, r3
 8007d56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d5a:	4565      	cmp	r5, ip
 8007d5c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007d60:	f849 3b04 	str.w	r3, [r9], #4
 8007d64:	d8e4      	bhi.n	8007d30 <__multiply+0xa8>
 8007d66:	9b01      	ldr	r3, [sp, #4]
 8007d68:	50e7      	str	r7, [r4, r3]
 8007d6a:	9b03      	ldr	r3, [sp, #12]
 8007d6c:	3104      	adds	r1, #4
 8007d6e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007d72:	f1b9 0f00 	cmp.w	r9, #0
 8007d76:	d020      	beq.n	8007dba <__multiply+0x132>
 8007d78:	4647      	mov	r7, r8
 8007d7a:	46a4      	mov	ip, r4
 8007d7c:	f04f 0a00 	mov.w	sl, #0
 8007d80:	6823      	ldr	r3, [r4, #0]
 8007d82:	f8b7 b000 	ldrh.w	fp, [r7]
 8007d86:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007d8a:	b29b      	uxth	r3, r3
 8007d8c:	fb09 220b 	mla	r2, r9, fp, r2
 8007d90:	4452      	add	r2, sl
 8007d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d96:	f84c 3b04 	str.w	r3, [ip], #4
 8007d9a:	f857 3b04 	ldr.w	r3, [r7], #4
 8007d9e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007da2:	f8bc 3000 	ldrh.w	r3, [ip]
 8007da6:	42bd      	cmp	r5, r7
 8007da8:	fb09 330a 	mla	r3, r9, sl, r3
 8007dac:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007db0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007db4:	d8e5      	bhi.n	8007d82 <__multiply+0xfa>
 8007db6:	9a01      	ldr	r2, [sp, #4]
 8007db8:	50a3      	str	r3, [r4, r2]
 8007dba:	3404      	adds	r4, #4
 8007dbc:	e79f      	b.n	8007cfe <__multiply+0x76>
 8007dbe:	3e01      	subs	r6, #1
 8007dc0:	e7a1      	b.n	8007d06 <__multiply+0x7e>
 8007dc2:	bf00      	nop
 8007dc4:	08008e5c 	.word	0x08008e5c
 8007dc8:	08008e6d 	.word	0x08008e6d

08007dcc <__pow5mult>:
 8007dcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007dd0:	4615      	mov	r5, r2
 8007dd2:	f012 0203 	ands.w	r2, r2, #3
 8007dd6:	4607      	mov	r7, r0
 8007dd8:	460e      	mov	r6, r1
 8007dda:	d007      	beq.n	8007dec <__pow5mult+0x20>
 8007ddc:	4c25      	ldr	r4, [pc, #148]	@ (8007e74 <__pow5mult+0xa8>)
 8007dde:	3a01      	subs	r2, #1
 8007de0:	2300      	movs	r3, #0
 8007de2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007de6:	f7ff fea7 	bl	8007b38 <__multadd>
 8007dea:	4606      	mov	r6, r0
 8007dec:	10ad      	asrs	r5, r5, #2
 8007dee:	d03d      	beq.n	8007e6c <__pow5mult+0xa0>
 8007df0:	69fc      	ldr	r4, [r7, #28]
 8007df2:	b97c      	cbnz	r4, 8007e14 <__pow5mult+0x48>
 8007df4:	2010      	movs	r0, #16
 8007df6:	f7ff fd87 	bl	8007908 <malloc>
 8007dfa:	4602      	mov	r2, r0
 8007dfc:	61f8      	str	r0, [r7, #28]
 8007dfe:	b928      	cbnz	r0, 8007e0c <__pow5mult+0x40>
 8007e00:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007e04:	4b1c      	ldr	r3, [pc, #112]	@ (8007e78 <__pow5mult+0xac>)
 8007e06:	481d      	ldr	r0, [pc, #116]	@ (8007e7c <__pow5mult+0xb0>)
 8007e08:	f000 fbe6 	bl	80085d8 <__assert_func>
 8007e0c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007e10:	6004      	str	r4, [r0, #0]
 8007e12:	60c4      	str	r4, [r0, #12]
 8007e14:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007e18:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007e1c:	b94c      	cbnz	r4, 8007e32 <__pow5mult+0x66>
 8007e1e:	f240 2171 	movw	r1, #625	@ 0x271
 8007e22:	4638      	mov	r0, r7
 8007e24:	f7ff ff1a 	bl	8007c5c <__i2b>
 8007e28:	2300      	movs	r3, #0
 8007e2a:	4604      	mov	r4, r0
 8007e2c:	f8c8 0008 	str.w	r0, [r8, #8]
 8007e30:	6003      	str	r3, [r0, #0]
 8007e32:	f04f 0900 	mov.w	r9, #0
 8007e36:	07eb      	lsls	r3, r5, #31
 8007e38:	d50a      	bpl.n	8007e50 <__pow5mult+0x84>
 8007e3a:	4631      	mov	r1, r6
 8007e3c:	4622      	mov	r2, r4
 8007e3e:	4638      	mov	r0, r7
 8007e40:	f7ff ff22 	bl	8007c88 <__multiply>
 8007e44:	4680      	mov	r8, r0
 8007e46:	4631      	mov	r1, r6
 8007e48:	4638      	mov	r0, r7
 8007e4a:	f7ff fe53 	bl	8007af4 <_Bfree>
 8007e4e:	4646      	mov	r6, r8
 8007e50:	106d      	asrs	r5, r5, #1
 8007e52:	d00b      	beq.n	8007e6c <__pow5mult+0xa0>
 8007e54:	6820      	ldr	r0, [r4, #0]
 8007e56:	b938      	cbnz	r0, 8007e68 <__pow5mult+0x9c>
 8007e58:	4622      	mov	r2, r4
 8007e5a:	4621      	mov	r1, r4
 8007e5c:	4638      	mov	r0, r7
 8007e5e:	f7ff ff13 	bl	8007c88 <__multiply>
 8007e62:	6020      	str	r0, [r4, #0]
 8007e64:	f8c0 9000 	str.w	r9, [r0]
 8007e68:	4604      	mov	r4, r0
 8007e6a:	e7e4      	b.n	8007e36 <__pow5mult+0x6a>
 8007e6c:	4630      	mov	r0, r6
 8007e6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e72:	bf00      	nop
 8007e74:	08008f20 	.word	0x08008f20
 8007e78:	08008ded 	.word	0x08008ded
 8007e7c:	08008e6d 	.word	0x08008e6d

08007e80 <__lshift>:
 8007e80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e84:	460c      	mov	r4, r1
 8007e86:	4607      	mov	r7, r0
 8007e88:	4691      	mov	r9, r2
 8007e8a:	6923      	ldr	r3, [r4, #16]
 8007e8c:	6849      	ldr	r1, [r1, #4]
 8007e8e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007e92:	68a3      	ldr	r3, [r4, #8]
 8007e94:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007e98:	f108 0601 	add.w	r6, r8, #1
 8007e9c:	42b3      	cmp	r3, r6
 8007e9e:	db0b      	blt.n	8007eb8 <__lshift+0x38>
 8007ea0:	4638      	mov	r0, r7
 8007ea2:	f7ff fde7 	bl	8007a74 <_Balloc>
 8007ea6:	4605      	mov	r5, r0
 8007ea8:	b948      	cbnz	r0, 8007ebe <__lshift+0x3e>
 8007eaa:	4602      	mov	r2, r0
 8007eac:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007eb0:	4b27      	ldr	r3, [pc, #156]	@ (8007f50 <__lshift+0xd0>)
 8007eb2:	4828      	ldr	r0, [pc, #160]	@ (8007f54 <__lshift+0xd4>)
 8007eb4:	f000 fb90 	bl	80085d8 <__assert_func>
 8007eb8:	3101      	adds	r1, #1
 8007eba:	005b      	lsls	r3, r3, #1
 8007ebc:	e7ee      	b.n	8007e9c <__lshift+0x1c>
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	f100 0114 	add.w	r1, r0, #20
 8007ec4:	f100 0210 	add.w	r2, r0, #16
 8007ec8:	4618      	mov	r0, r3
 8007eca:	4553      	cmp	r3, sl
 8007ecc:	db33      	blt.n	8007f36 <__lshift+0xb6>
 8007ece:	6920      	ldr	r0, [r4, #16]
 8007ed0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007ed4:	f104 0314 	add.w	r3, r4, #20
 8007ed8:	f019 091f 	ands.w	r9, r9, #31
 8007edc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007ee0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007ee4:	d02b      	beq.n	8007f3e <__lshift+0xbe>
 8007ee6:	468a      	mov	sl, r1
 8007ee8:	2200      	movs	r2, #0
 8007eea:	f1c9 0e20 	rsb	lr, r9, #32
 8007eee:	6818      	ldr	r0, [r3, #0]
 8007ef0:	fa00 f009 	lsl.w	r0, r0, r9
 8007ef4:	4310      	orrs	r0, r2
 8007ef6:	f84a 0b04 	str.w	r0, [sl], #4
 8007efa:	f853 2b04 	ldr.w	r2, [r3], #4
 8007efe:	459c      	cmp	ip, r3
 8007f00:	fa22 f20e 	lsr.w	r2, r2, lr
 8007f04:	d8f3      	bhi.n	8007eee <__lshift+0x6e>
 8007f06:	ebac 0304 	sub.w	r3, ip, r4
 8007f0a:	3b15      	subs	r3, #21
 8007f0c:	f023 0303 	bic.w	r3, r3, #3
 8007f10:	3304      	adds	r3, #4
 8007f12:	f104 0015 	add.w	r0, r4, #21
 8007f16:	4560      	cmp	r0, ip
 8007f18:	bf88      	it	hi
 8007f1a:	2304      	movhi	r3, #4
 8007f1c:	50ca      	str	r2, [r1, r3]
 8007f1e:	b10a      	cbz	r2, 8007f24 <__lshift+0xa4>
 8007f20:	f108 0602 	add.w	r6, r8, #2
 8007f24:	3e01      	subs	r6, #1
 8007f26:	4638      	mov	r0, r7
 8007f28:	4621      	mov	r1, r4
 8007f2a:	612e      	str	r6, [r5, #16]
 8007f2c:	f7ff fde2 	bl	8007af4 <_Bfree>
 8007f30:	4628      	mov	r0, r5
 8007f32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f36:	f842 0f04 	str.w	r0, [r2, #4]!
 8007f3a:	3301      	adds	r3, #1
 8007f3c:	e7c5      	b.n	8007eca <__lshift+0x4a>
 8007f3e:	3904      	subs	r1, #4
 8007f40:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f44:	459c      	cmp	ip, r3
 8007f46:	f841 2f04 	str.w	r2, [r1, #4]!
 8007f4a:	d8f9      	bhi.n	8007f40 <__lshift+0xc0>
 8007f4c:	e7ea      	b.n	8007f24 <__lshift+0xa4>
 8007f4e:	bf00      	nop
 8007f50:	08008e5c 	.word	0x08008e5c
 8007f54:	08008e6d 	.word	0x08008e6d

08007f58 <__mcmp>:
 8007f58:	4603      	mov	r3, r0
 8007f5a:	690a      	ldr	r2, [r1, #16]
 8007f5c:	6900      	ldr	r0, [r0, #16]
 8007f5e:	b530      	push	{r4, r5, lr}
 8007f60:	1a80      	subs	r0, r0, r2
 8007f62:	d10e      	bne.n	8007f82 <__mcmp+0x2a>
 8007f64:	3314      	adds	r3, #20
 8007f66:	3114      	adds	r1, #20
 8007f68:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007f6c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007f70:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007f74:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007f78:	4295      	cmp	r5, r2
 8007f7a:	d003      	beq.n	8007f84 <__mcmp+0x2c>
 8007f7c:	d205      	bcs.n	8007f8a <__mcmp+0x32>
 8007f7e:	f04f 30ff 	mov.w	r0, #4294967295
 8007f82:	bd30      	pop	{r4, r5, pc}
 8007f84:	42a3      	cmp	r3, r4
 8007f86:	d3f3      	bcc.n	8007f70 <__mcmp+0x18>
 8007f88:	e7fb      	b.n	8007f82 <__mcmp+0x2a>
 8007f8a:	2001      	movs	r0, #1
 8007f8c:	e7f9      	b.n	8007f82 <__mcmp+0x2a>
	...

08007f90 <__mdiff>:
 8007f90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f94:	4689      	mov	r9, r1
 8007f96:	4606      	mov	r6, r0
 8007f98:	4611      	mov	r1, r2
 8007f9a:	4648      	mov	r0, r9
 8007f9c:	4614      	mov	r4, r2
 8007f9e:	f7ff ffdb 	bl	8007f58 <__mcmp>
 8007fa2:	1e05      	subs	r5, r0, #0
 8007fa4:	d112      	bne.n	8007fcc <__mdiff+0x3c>
 8007fa6:	4629      	mov	r1, r5
 8007fa8:	4630      	mov	r0, r6
 8007faa:	f7ff fd63 	bl	8007a74 <_Balloc>
 8007fae:	4602      	mov	r2, r0
 8007fb0:	b928      	cbnz	r0, 8007fbe <__mdiff+0x2e>
 8007fb2:	f240 2137 	movw	r1, #567	@ 0x237
 8007fb6:	4b3e      	ldr	r3, [pc, #248]	@ (80080b0 <__mdiff+0x120>)
 8007fb8:	483e      	ldr	r0, [pc, #248]	@ (80080b4 <__mdiff+0x124>)
 8007fba:	f000 fb0d 	bl	80085d8 <__assert_func>
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007fc4:	4610      	mov	r0, r2
 8007fc6:	b003      	add	sp, #12
 8007fc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fcc:	bfbc      	itt	lt
 8007fce:	464b      	movlt	r3, r9
 8007fd0:	46a1      	movlt	r9, r4
 8007fd2:	4630      	mov	r0, r6
 8007fd4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007fd8:	bfba      	itte	lt
 8007fda:	461c      	movlt	r4, r3
 8007fdc:	2501      	movlt	r5, #1
 8007fde:	2500      	movge	r5, #0
 8007fe0:	f7ff fd48 	bl	8007a74 <_Balloc>
 8007fe4:	4602      	mov	r2, r0
 8007fe6:	b918      	cbnz	r0, 8007ff0 <__mdiff+0x60>
 8007fe8:	f240 2145 	movw	r1, #581	@ 0x245
 8007fec:	4b30      	ldr	r3, [pc, #192]	@ (80080b0 <__mdiff+0x120>)
 8007fee:	e7e3      	b.n	8007fb8 <__mdiff+0x28>
 8007ff0:	f100 0b14 	add.w	fp, r0, #20
 8007ff4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007ff8:	f109 0310 	add.w	r3, r9, #16
 8007ffc:	60c5      	str	r5, [r0, #12]
 8007ffe:	f04f 0c00 	mov.w	ip, #0
 8008002:	f109 0514 	add.w	r5, r9, #20
 8008006:	46d9      	mov	r9, fp
 8008008:	6926      	ldr	r6, [r4, #16]
 800800a:	f104 0e14 	add.w	lr, r4, #20
 800800e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008012:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008016:	9301      	str	r3, [sp, #4]
 8008018:	9b01      	ldr	r3, [sp, #4]
 800801a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800801e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008022:	b281      	uxth	r1, r0
 8008024:	9301      	str	r3, [sp, #4]
 8008026:	fa1f f38a 	uxth.w	r3, sl
 800802a:	1a5b      	subs	r3, r3, r1
 800802c:	0c00      	lsrs	r0, r0, #16
 800802e:	4463      	add	r3, ip
 8008030:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008034:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008038:	b29b      	uxth	r3, r3
 800803a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800803e:	4576      	cmp	r6, lr
 8008040:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008044:	f849 3b04 	str.w	r3, [r9], #4
 8008048:	d8e6      	bhi.n	8008018 <__mdiff+0x88>
 800804a:	1b33      	subs	r3, r6, r4
 800804c:	3b15      	subs	r3, #21
 800804e:	f023 0303 	bic.w	r3, r3, #3
 8008052:	3415      	adds	r4, #21
 8008054:	3304      	adds	r3, #4
 8008056:	42a6      	cmp	r6, r4
 8008058:	bf38      	it	cc
 800805a:	2304      	movcc	r3, #4
 800805c:	441d      	add	r5, r3
 800805e:	445b      	add	r3, fp
 8008060:	461e      	mov	r6, r3
 8008062:	462c      	mov	r4, r5
 8008064:	4544      	cmp	r4, r8
 8008066:	d30e      	bcc.n	8008086 <__mdiff+0xf6>
 8008068:	f108 0103 	add.w	r1, r8, #3
 800806c:	1b49      	subs	r1, r1, r5
 800806e:	f021 0103 	bic.w	r1, r1, #3
 8008072:	3d03      	subs	r5, #3
 8008074:	45a8      	cmp	r8, r5
 8008076:	bf38      	it	cc
 8008078:	2100      	movcc	r1, #0
 800807a:	440b      	add	r3, r1
 800807c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008080:	b199      	cbz	r1, 80080aa <__mdiff+0x11a>
 8008082:	6117      	str	r7, [r2, #16]
 8008084:	e79e      	b.n	8007fc4 <__mdiff+0x34>
 8008086:	46e6      	mov	lr, ip
 8008088:	f854 1b04 	ldr.w	r1, [r4], #4
 800808c:	fa1f fc81 	uxth.w	ip, r1
 8008090:	44f4      	add	ip, lr
 8008092:	0c08      	lsrs	r0, r1, #16
 8008094:	4471      	add	r1, lr
 8008096:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800809a:	b289      	uxth	r1, r1
 800809c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80080a0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80080a4:	f846 1b04 	str.w	r1, [r6], #4
 80080a8:	e7dc      	b.n	8008064 <__mdiff+0xd4>
 80080aa:	3f01      	subs	r7, #1
 80080ac:	e7e6      	b.n	800807c <__mdiff+0xec>
 80080ae:	bf00      	nop
 80080b0:	08008e5c 	.word	0x08008e5c
 80080b4:	08008e6d 	.word	0x08008e6d

080080b8 <__d2b>:
 80080b8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80080bc:	2101      	movs	r1, #1
 80080be:	4690      	mov	r8, r2
 80080c0:	4699      	mov	r9, r3
 80080c2:	9e08      	ldr	r6, [sp, #32]
 80080c4:	f7ff fcd6 	bl	8007a74 <_Balloc>
 80080c8:	4604      	mov	r4, r0
 80080ca:	b930      	cbnz	r0, 80080da <__d2b+0x22>
 80080cc:	4602      	mov	r2, r0
 80080ce:	f240 310f 	movw	r1, #783	@ 0x30f
 80080d2:	4b23      	ldr	r3, [pc, #140]	@ (8008160 <__d2b+0xa8>)
 80080d4:	4823      	ldr	r0, [pc, #140]	@ (8008164 <__d2b+0xac>)
 80080d6:	f000 fa7f 	bl	80085d8 <__assert_func>
 80080da:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80080de:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80080e2:	b10d      	cbz	r5, 80080e8 <__d2b+0x30>
 80080e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80080e8:	9301      	str	r3, [sp, #4]
 80080ea:	f1b8 0300 	subs.w	r3, r8, #0
 80080ee:	d024      	beq.n	800813a <__d2b+0x82>
 80080f0:	4668      	mov	r0, sp
 80080f2:	9300      	str	r3, [sp, #0]
 80080f4:	f7ff fd85 	bl	8007c02 <__lo0bits>
 80080f8:	e9dd 1200 	ldrd	r1, r2, [sp]
 80080fc:	b1d8      	cbz	r0, 8008136 <__d2b+0x7e>
 80080fe:	f1c0 0320 	rsb	r3, r0, #32
 8008102:	fa02 f303 	lsl.w	r3, r2, r3
 8008106:	430b      	orrs	r3, r1
 8008108:	40c2      	lsrs	r2, r0
 800810a:	6163      	str	r3, [r4, #20]
 800810c:	9201      	str	r2, [sp, #4]
 800810e:	9b01      	ldr	r3, [sp, #4]
 8008110:	2b00      	cmp	r3, #0
 8008112:	bf0c      	ite	eq
 8008114:	2201      	moveq	r2, #1
 8008116:	2202      	movne	r2, #2
 8008118:	61a3      	str	r3, [r4, #24]
 800811a:	6122      	str	r2, [r4, #16]
 800811c:	b1ad      	cbz	r5, 800814a <__d2b+0x92>
 800811e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008122:	4405      	add	r5, r0
 8008124:	6035      	str	r5, [r6, #0]
 8008126:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800812a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800812c:	6018      	str	r0, [r3, #0]
 800812e:	4620      	mov	r0, r4
 8008130:	b002      	add	sp, #8
 8008132:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008136:	6161      	str	r1, [r4, #20]
 8008138:	e7e9      	b.n	800810e <__d2b+0x56>
 800813a:	a801      	add	r0, sp, #4
 800813c:	f7ff fd61 	bl	8007c02 <__lo0bits>
 8008140:	9b01      	ldr	r3, [sp, #4]
 8008142:	2201      	movs	r2, #1
 8008144:	6163      	str	r3, [r4, #20]
 8008146:	3020      	adds	r0, #32
 8008148:	e7e7      	b.n	800811a <__d2b+0x62>
 800814a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800814e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008152:	6030      	str	r0, [r6, #0]
 8008154:	6918      	ldr	r0, [r3, #16]
 8008156:	f7ff fd35 	bl	8007bc4 <__hi0bits>
 800815a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800815e:	e7e4      	b.n	800812a <__d2b+0x72>
 8008160:	08008e5c 	.word	0x08008e5c
 8008164:	08008e6d 	.word	0x08008e6d

08008168 <__ssputs_r>:
 8008168:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800816c:	461f      	mov	r7, r3
 800816e:	688e      	ldr	r6, [r1, #8]
 8008170:	4682      	mov	sl, r0
 8008172:	42be      	cmp	r6, r7
 8008174:	460c      	mov	r4, r1
 8008176:	4690      	mov	r8, r2
 8008178:	680b      	ldr	r3, [r1, #0]
 800817a:	d82d      	bhi.n	80081d8 <__ssputs_r+0x70>
 800817c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008180:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008184:	d026      	beq.n	80081d4 <__ssputs_r+0x6c>
 8008186:	6965      	ldr	r5, [r4, #20]
 8008188:	6909      	ldr	r1, [r1, #16]
 800818a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800818e:	eba3 0901 	sub.w	r9, r3, r1
 8008192:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008196:	1c7b      	adds	r3, r7, #1
 8008198:	444b      	add	r3, r9
 800819a:	106d      	asrs	r5, r5, #1
 800819c:	429d      	cmp	r5, r3
 800819e:	bf38      	it	cc
 80081a0:	461d      	movcc	r5, r3
 80081a2:	0553      	lsls	r3, r2, #21
 80081a4:	d527      	bpl.n	80081f6 <__ssputs_r+0x8e>
 80081a6:	4629      	mov	r1, r5
 80081a8:	f7ff fbd8 	bl	800795c <_malloc_r>
 80081ac:	4606      	mov	r6, r0
 80081ae:	b360      	cbz	r0, 800820a <__ssputs_r+0xa2>
 80081b0:	464a      	mov	r2, r9
 80081b2:	6921      	ldr	r1, [r4, #16]
 80081b4:	f000 fa02 	bl	80085bc <memcpy>
 80081b8:	89a3      	ldrh	r3, [r4, #12]
 80081ba:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80081be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80081c2:	81a3      	strh	r3, [r4, #12]
 80081c4:	6126      	str	r6, [r4, #16]
 80081c6:	444e      	add	r6, r9
 80081c8:	6026      	str	r6, [r4, #0]
 80081ca:	463e      	mov	r6, r7
 80081cc:	6165      	str	r5, [r4, #20]
 80081ce:	eba5 0509 	sub.w	r5, r5, r9
 80081d2:	60a5      	str	r5, [r4, #8]
 80081d4:	42be      	cmp	r6, r7
 80081d6:	d900      	bls.n	80081da <__ssputs_r+0x72>
 80081d8:	463e      	mov	r6, r7
 80081da:	4632      	mov	r2, r6
 80081dc:	4641      	mov	r1, r8
 80081de:	6820      	ldr	r0, [r4, #0]
 80081e0:	f000 f9c2 	bl	8008568 <memmove>
 80081e4:	2000      	movs	r0, #0
 80081e6:	68a3      	ldr	r3, [r4, #8]
 80081e8:	1b9b      	subs	r3, r3, r6
 80081ea:	60a3      	str	r3, [r4, #8]
 80081ec:	6823      	ldr	r3, [r4, #0]
 80081ee:	4433      	add	r3, r6
 80081f0:	6023      	str	r3, [r4, #0]
 80081f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081f6:	462a      	mov	r2, r5
 80081f8:	f000 fa32 	bl	8008660 <_realloc_r>
 80081fc:	4606      	mov	r6, r0
 80081fe:	2800      	cmp	r0, #0
 8008200:	d1e0      	bne.n	80081c4 <__ssputs_r+0x5c>
 8008202:	4650      	mov	r0, sl
 8008204:	6921      	ldr	r1, [r4, #16]
 8008206:	f7ff fb37 	bl	8007878 <_free_r>
 800820a:	230c      	movs	r3, #12
 800820c:	f8ca 3000 	str.w	r3, [sl]
 8008210:	89a3      	ldrh	r3, [r4, #12]
 8008212:	f04f 30ff 	mov.w	r0, #4294967295
 8008216:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800821a:	81a3      	strh	r3, [r4, #12]
 800821c:	e7e9      	b.n	80081f2 <__ssputs_r+0x8a>
	...

08008220 <_svfiprintf_r>:
 8008220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008224:	4698      	mov	r8, r3
 8008226:	898b      	ldrh	r3, [r1, #12]
 8008228:	4607      	mov	r7, r0
 800822a:	061b      	lsls	r3, r3, #24
 800822c:	460d      	mov	r5, r1
 800822e:	4614      	mov	r4, r2
 8008230:	b09d      	sub	sp, #116	@ 0x74
 8008232:	d510      	bpl.n	8008256 <_svfiprintf_r+0x36>
 8008234:	690b      	ldr	r3, [r1, #16]
 8008236:	b973      	cbnz	r3, 8008256 <_svfiprintf_r+0x36>
 8008238:	2140      	movs	r1, #64	@ 0x40
 800823a:	f7ff fb8f 	bl	800795c <_malloc_r>
 800823e:	6028      	str	r0, [r5, #0]
 8008240:	6128      	str	r0, [r5, #16]
 8008242:	b930      	cbnz	r0, 8008252 <_svfiprintf_r+0x32>
 8008244:	230c      	movs	r3, #12
 8008246:	603b      	str	r3, [r7, #0]
 8008248:	f04f 30ff 	mov.w	r0, #4294967295
 800824c:	b01d      	add	sp, #116	@ 0x74
 800824e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008252:	2340      	movs	r3, #64	@ 0x40
 8008254:	616b      	str	r3, [r5, #20]
 8008256:	2300      	movs	r3, #0
 8008258:	9309      	str	r3, [sp, #36]	@ 0x24
 800825a:	2320      	movs	r3, #32
 800825c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008260:	2330      	movs	r3, #48	@ 0x30
 8008262:	f04f 0901 	mov.w	r9, #1
 8008266:	f8cd 800c 	str.w	r8, [sp, #12]
 800826a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8008404 <_svfiprintf_r+0x1e4>
 800826e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008272:	4623      	mov	r3, r4
 8008274:	469a      	mov	sl, r3
 8008276:	f813 2b01 	ldrb.w	r2, [r3], #1
 800827a:	b10a      	cbz	r2, 8008280 <_svfiprintf_r+0x60>
 800827c:	2a25      	cmp	r2, #37	@ 0x25
 800827e:	d1f9      	bne.n	8008274 <_svfiprintf_r+0x54>
 8008280:	ebba 0b04 	subs.w	fp, sl, r4
 8008284:	d00b      	beq.n	800829e <_svfiprintf_r+0x7e>
 8008286:	465b      	mov	r3, fp
 8008288:	4622      	mov	r2, r4
 800828a:	4629      	mov	r1, r5
 800828c:	4638      	mov	r0, r7
 800828e:	f7ff ff6b 	bl	8008168 <__ssputs_r>
 8008292:	3001      	adds	r0, #1
 8008294:	f000 80a7 	beq.w	80083e6 <_svfiprintf_r+0x1c6>
 8008298:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800829a:	445a      	add	r2, fp
 800829c:	9209      	str	r2, [sp, #36]	@ 0x24
 800829e:	f89a 3000 	ldrb.w	r3, [sl]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	f000 809f 	beq.w	80083e6 <_svfiprintf_r+0x1c6>
 80082a8:	2300      	movs	r3, #0
 80082aa:	f04f 32ff 	mov.w	r2, #4294967295
 80082ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80082b2:	f10a 0a01 	add.w	sl, sl, #1
 80082b6:	9304      	str	r3, [sp, #16]
 80082b8:	9307      	str	r3, [sp, #28]
 80082ba:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80082be:	931a      	str	r3, [sp, #104]	@ 0x68
 80082c0:	4654      	mov	r4, sl
 80082c2:	2205      	movs	r2, #5
 80082c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082c8:	484e      	ldr	r0, [pc, #312]	@ (8008404 <_svfiprintf_r+0x1e4>)
 80082ca:	f7fe fc68 	bl	8006b9e <memchr>
 80082ce:	9a04      	ldr	r2, [sp, #16]
 80082d0:	b9d8      	cbnz	r0, 800830a <_svfiprintf_r+0xea>
 80082d2:	06d0      	lsls	r0, r2, #27
 80082d4:	bf44      	itt	mi
 80082d6:	2320      	movmi	r3, #32
 80082d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80082dc:	0711      	lsls	r1, r2, #28
 80082de:	bf44      	itt	mi
 80082e0:	232b      	movmi	r3, #43	@ 0x2b
 80082e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80082e6:	f89a 3000 	ldrb.w	r3, [sl]
 80082ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80082ec:	d015      	beq.n	800831a <_svfiprintf_r+0xfa>
 80082ee:	4654      	mov	r4, sl
 80082f0:	2000      	movs	r0, #0
 80082f2:	f04f 0c0a 	mov.w	ip, #10
 80082f6:	9a07      	ldr	r2, [sp, #28]
 80082f8:	4621      	mov	r1, r4
 80082fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80082fe:	3b30      	subs	r3, #48	@ 0x30
 8008300:	2b09      	cmp	r3, #9
 8008302:	d94b      	bls.n	800839c <_svfiprintf_r+0x17c>
 8008304:	b1b0      	cbz	r0, 8008334 <_svfiprintf_r+0x114>
 8008306:	9207      	str	r2, [sp, #28]
 8008308:	e014      	b.n	8008334 <_svfiprintf_r+0x114>
 800830a:	eba0 0308 	sub.w	r3, r0, r8
 800830e:	fa09 f303 	lsl.w	r3, r9, r3
 8008312:	4313      	orrs	r3, r2
 8008314:	46a2      	mov	sl, r4
 8008316:	9304      	str	r3, [sp, #16]
 8008318:	e7d2      	b.n	80082c0 <_svfiprintf_r+0xa0>
 800831a:	9b03      	ldr	r3, [sp, #12]
 800831c:	1d19      	adds	r1, r3, #4
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	9103      	str	r1, [sp, #12]
 8008322:	2b00      	cmp	r3, #0
 8008324:	bfbb      	ittet	lt
 8008326:	425b      	neglt	r3, r3
 8008328:	f042 0202 	orrlt.w	r2, r2, #2
 800832c:	9307      	strge	r3, [sp, #28]
 800832e:	9307      	strlt	r3, [sp, #28]
 8008330:	bfb8      	it	lt
 8008332:	9204      	strlt	r2, [sp, #16]
 8008334:	7823      	ldrb	r3, [r4, #0]
 8008336:	2b2e      	cmp	r3, #46	@ 0x2e
 8008338:	d10a      	bne.n	8008350 <_svfiprintf_r+0x130>
 800833a:	7863      	ldrb	r3, [r4, #1]
 800833c:	2b2a      	cmp	r3, #42	@ 0x2a
 800833e:	d132      	bne.n	80083a6 <_svfiprintf_r+0x186>
 8008340:	9b03      	ldr	r3, [sp, #12]
 8008342:	3402      	adds	r4, #2
 8008344:	1d1a      	adds	r2, r3, #4
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	9203      	str	r2, [sp, #12]
 800834a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800834e:	9305      	str	r3, [sp, #20]
 8008350:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8008408 <_svfiprintf_r+0x1e8>
 8008354:	2203      	movs	r2, #3
 8008356:	4650      	mov	r0, sl
 8008358:	7821      	ldrb	r1, [r4, #0]
 800835a:	f7fe fc20 	bl	8006b9e <memchr>
 800835e:	b138      	cbz	r0, 8008370 <_svfiprintf_r+0x150>
 8008360:	2240      	movs	r2, #64	@ 0x40
 8008362:	9b04      	ldr	r3, [sp, #16]
 8008364:	eba0 000a 	sub.w	r0, r0, sl
 8008368:	4082      	lsls	r2, r0
 800836a:	4313      	orrs	r3, r2
 800836c:	3401      	adds	r4, #1
 800836e:	9304      	str	r3, [sp, #16]
 8008370:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008374:	2206      	movs	r2, #6
 8008376:	4825      	ldr	r0, [pc, #148]	@ (800840c <_svfiprintf_r+0x1ec>)
 8008378:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800837c:	f7fe fc0f 	bl	8006b9e <memchr>
 8008380:	2800      	cmp	r0, #0
 8008382:	d036      	beq.n	80083f2 <_svfiprintf_r+0x1d2>
 8008384:	4b22      	ldr	r3, [pc, #136]	@ (8008410 <_svfiprintf_r+0x1f0>)
 8008386:	bb1b      	cbnz	r3, 80083d0 <_svfiprintf_r+0x1b0>
 8008388:	9b03      	ldr	r3, [sp, #12]
 800838a:	3307      	adds	r3, #7
 800838c:	f023 0307 	bic.w	r3, r3, #7
 8008390:	3308      	adds	r3, #8
 8008392:	9303      	str	r3, [sp, #12]
 8008394:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008396:	4433      	add	r3, r6
 8008398:	9309      	str	r3, [sp, #36]	@ 0x24
 800839a:	e76a      	b.n	8008272 <_svfiprintf_r+0x52>
 800839c:	460c      	mov	r4, r1
 800839e:	2001      	movs	r0, #1
 80083a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80083a4:	e7a8      	b.n	80082f8 <_svfiprintf_r+0xd8>
 80083a6:	2300      	movs	r3, #0
 80083a8:	f04f 0c0a 	mov.w	ip, #10
 80083ac:	4619      	mov	r1, r3
 80083ae:	3401      	adds	r4, #1
 80083b0:	9305      	str	r3, [sp, #20]
 80083b2:	4620      	mov	r0, r4
 80083b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80083b8:	3a30      	subs	r2, #48	@ 0x30
 80083ba:	2a09      	cmp	r2, #9
 80083bc:	d903      	bls.n	80083c6 <_svfiprintf_r+0x1a6>
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d0c6      	beq.n	8008350 <_svfiprintf_r+0x130>
 80083c2:	9105      	str	r1, [sp, #20]
 80083c4:	e7c4      	b.n	8008350 <_svfiprintf_r+0x130>
 80083c6:	4604      	mov	r4, r0
 80083c8:	2301      	movs	r3, #1
 80083ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80083ce:	e7f0      	b.n	80083b2 <_svfiprintf_r+0x192>
 80083d0:	ab03      	add	r3, sp, #12
 80083d2:	9300      	str	r3, [sp, #0]
 80083d4:	462a      	mov	r2, r5
 80083d6:	4638      	mov	r0, r7
 80083d8:	4b0e      	ldr	r3, [pc, #56]	@ (8008414 <_svfiprintf_r+0x1f4>)
 80083da:	a904      	add	r1, sp, #16
 80083dc:	f7fd fe68 	bl	80060b0 <_printf_float>
 80083e0:	1c42      	adds	r2, r0, #1
 80083e2:	4606      	mov	r6, r0
 80083e4:	d1d6      	bne.n	8008394 <_svfiprintf_r+0x174>
 80083e6:	89ab      	ldrh	r3, [r5, #12]
 80083e8:	065b      	lsls	r3, r3, #25
 80083ea:	f53f af2d 	bmi.w	8008248 <_svfiprintf_r+0x28>
 80083ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80083f0:	e72c      	b.n	800824c <_svfiprintf_r+0x2c>
 80083f2:	ab03      	add	r3, sp, #12
 80083f4:	9300      	str	r3, [sp, #0]
 80083f6:	462a      	mov	r2, r5
 80083f8:	4638      	mov	r0, r7
 80083fa:	4b06      	ldr	r3, [pc, #24]	@ (8008414 <_svfiprintf_r+0x1f4>)
 80083fc:	a904      	add	r1, sp, #16
 80083fe:	f7fe f8f5 	bl	80065ec <_printf_i>
 8008402:	e7ed      	b.n	80083e0 <_svfiprintf_r+0x1c0>
 8008404:	08008ec6 	.word	0x08008ec6
 8008408:	08008ecc 	.word	0x08008ecc
 800840c:	08008ed0 	.word	0x08008ed0
 8008410:	080060b1 	.word	0x080060b1
 8008414:	08008169 	.word	0x08008169

08008418 <__sflush_r>:
 8008418:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800841c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800841e:	0716      	lsls	r6, r2, #28
 8008420:	4605      	mov	r5, r0
 8008422:	460c      	mov	r4, r1
 8008424:	d454      	bmi.n	80084d0 <__sflush_r+0xb8>
 8008426:	684b      	ldr	r3, [r1, #4]
 8008428:	2b00      	cmp	r3, #0
 800842a:	dc02      	bgt.n	8008432 <__sflush_r+0x1a>
 800842c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800842e:	2b00      	cmp	r3, #0
 8008430:	dd48      	ble.n	80084c4 <__sflush_r+0xac>
 8008432:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008434:	2e00      	cmp	r6, #0
 8008436:	d045      	beq.n	80084c4 <__sflush_r+0xac>
 8008438:	2300      	movs	r3, #0
 800843a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800843e:	682f      	ldr	r7, [r5, #0]
 8008440:	6a21      	ldr	r1, [r4, #32]
 8008442:	602b      	str	r3, [r5, #0]
 8008444:	d030      	beq.n	80084a8 <__sflush_r+0x90>
 8008446:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008448:	89a3      	ldrh	r3, [r4, #12]
 800844a:	0759      	lsls	r1, r3, #29
 800844c:	d505      	bpl.n	800845a <__sflush_r+0x42>
 800844e:	6863      	ldr	r3, [r4, #4]
 8008450:	1ad2      	subs	r2, r2, r3
 8008452:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008454:	b10b      	cbz	r3, 800845a <__sflush_r+0x42>
 8008456:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008458:	1ad2      	subs	r2, r2, r3
 800845a:	2300      	movs	r3, #0
 800845c:	4628      	mov	r0, r5
 800845e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008460:	6a21      	ldr	r1, [r4, #32]
 8008462:	47b0      	blx	r6
 8008464:	1c43      	adds	r3, r0, #1
 8008466:	89a3      	ldrh	r3, [r4, #12]
 8008468:	d106      	bne.n	8008478 <__sflush_r+0x60>
 800846a:	6829      	ldr	r1, [r5, #0]
 800846c:	291d      	cmp	r1, #29
 800846e:	d82b      	bhi.n	80084c8 <__sflush_r+0xb0>
 8008470:	4a28      	ldr	r2, [pc, #160]	@ (8008514 <__sflush_r+0xfc>)
 8008472:	40ca      	lsrs	r2, r1
 8008474:	07d6      	lsls	r6, r2, #31
 8008476:	d527      	bpl.n	80084c8 <__sflush_r+0xb0>
 8008478:	2200      	movs	r2, #0
 800847a:	6062      	str	r2, [r4, #4]
 800847c:	6922      	ldr	r2, [r4, #16]
 800847e:	04d9      	lsls	r1, r3, #19
 8008480:	6022      	str	r2, [r4, #0]
 8008482:	d504      	bpl.n	800848e <__sflush_r+0x76>
 8008484:	1c42      	adds	r2, r0, #1
 8008486:	d101      	bne.n	800848c <__sflush_r+0x74>
 8008488:	682b      	ldr	r3, [r5, #0]
 800848a:	b903      	cbnz	r3, 800848e <__sflush_r+0x76>
 800848c:	6560      	str	r0, [r4, #84]	@ 0x54
 800848e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008490:	602f      	str	r7, [r5, #0]
 8008492:	b1b9      	cbz	r1, 80084c4 <__sflush_r+0xac>
 8008494:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008498:	4299      	cmp	r1, r3
 800849a:	d002      	beq.n	80084a2 <__sflush_r+0x8a>
 800849c:	4628      	mov	r0, r5
 800849e:	f7ff f9eb 	bl	8007878 <_free_r>
 80084a2:	2300      	movs	r3, #0
 80084a4:	6363      	str	r3, [r4, #52]	@ 0x34
 80084a6:	e00d      	b.n	80084c4 <__sflush_r+0xac>
 80084a8:	2301      	movs	r3, #1
 80084aa:	4628      	mov	r0, r5
 80084ac:	47b0      	blx	r6
 80084ae:	4602      	mov	r2, r0
 80084b0:	1c50      	adds	r0, r2, #1
 80084b2:	d1c9      	bne.n	8008448 <__sflush_r+0x30>
 80084b4:	682b      	ldr	r3, [r5, #0]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d0c6      	beq.n	8008448 <__sflush_r+0x30>
 80084ba:	2b1d      	cmp	r3, #29
 80084bc:	d001      	beq.n	80084c2 <__sflush_r+0xaa>
 80084be:	2b16      	cmp	r3, #22
 80084c0:	d11d      	bne.n	80084fe <__sflush_r+0xe6>
 80084c2:	602f      	str	r7, [r5, #0]
 80084c4:	2000      	movs	r0, #0
 80084c6:	e021      	b.n	800850c <__sflush_r+0xf4>
 80084c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80084cc:	b21b      	sxth	r3, r3
 80084ce:	e01a      	b.n	8008506 <__sflush_r+0xee>
 80084d0:	690f      	ldr	r7, [r1, #16]
 80084d2:	2f00      	cmp	r7, #0
 80084d4:	d0f6      	beq.n	80084c4 <__sflush_r+0xac>
 80084d6:	0793      	lsls	r3, r2, #30
 80084d8:	bf18      	it	ne
 80084da:	2300      	movne	r3, #0
 80084dc:	680e      	ldr	r6, [r1, #0]
 80084de:	bf08      	it	eq
 80084e0:	694b      	ldreq	r3, [r1, #20]
 80084e2:	1bf6      	subs	r6, r6, r7
 80084e4:	600f      	str	r7, [r1, #0]
 80084e6:	608b      	str	r3, [r1, #8]
 80084e8:	2e00      	cmp	r6, #0
 80084ea:	ddeb      	ble.n	80084c4 <__sflush_r+0xac>
 80084ec:	4633      	mov	r3, r6
 80084ee:	463a      	mov	r2, r7
 80084f0:	4628      	mov	r0, r5
 80084f2:	6a21      	ldr	r1, [r4, #32]
 80084f4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80084f8:	47e0      	blx	ip
 80084fa:	2800      	cmp	r0, #0
 80084fc:	dc07      	bgt.n	800850e <__sflush_r+0xf6>
 80084fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008502:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008506:	f04f 30ff 	mov.w	r0, #4294967295
 800850a:	81a3      	strh	r3, [r4, #12]
 800850c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800850e:	4407      	add	r7, r0
 8008510:	1a36      	subs	r6, r6, r0
 8008512:	e7e9      	b.n	80084e8 <__sflush_r+0xd0>
 8008514:	20400001 	.word	0x20400001

08008518 <_fflush_r>:
 8008518:	b538      	push	{r3, r4, r5, lr}
 800851a:	690b      	ldr	r3, [r1, #16]
 800851c:	4605      	mov	r5, r0
 800851e:	460c      	mov	r4, r1
 8008520:	b913      	cbnz	r3, 8008528 <_fflush_r+0x10>
 8008522:	2500      	movs	r5, #0
 8008524:	4628      	mov	r0, r5
 8008526:	bd38      	pop	{r3, r4, r5, pc}
 8008528:	b118      	cbz	r0, 8008532 <_fflush_r+0x1a>
 800852a:	6a03      	ldr	r3, [r0, #32]
 800852c:	b90b      	cbnz	r3, 8008532 <_fflush_r+0x1a>
 800852e:	f7fe fa07 	bl	8006940 <__sinit>
 8008532:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d0f3      	beq.n	8008522 <_fflush_r+0xa>
 800853a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800853c:	07d0      	lsls	r0, r2, #31
 800853e:	d404      	bmi.n	800854a <_fflush_r+0x32>
 8008540:	0599      	lsls	r1, r3, #22
 8008542:	d402      	bmi.n	800854a <_fflush_r+0x32>
 8008544:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008546:	f7fe fb28 	bl	8006b9a <__retarget_lock_acquire_recursive>
 800854a:	4628      	mov	r0, r5
 800854c:	4621      	mov	r1, r4
 800854e:	f7ff ff63 	bl	8008418 <__sflush_r>
 8008552:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008554:	4605      	mov	r5, r0
 8008556:	07da      	lsls	r2, r3, #31
 8008558:	d4e4      	bmi.n	8008524 <_fflush_r+0xc>
 800855a:	89a3      	ldrh	r3, [r4, #12]
 800855c:	059b      	lsls	r3, r3, #22
 800855e:	d4e1      	bmi.n	8008524 <_fflush_r+0xc>
 8008560:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008562:	f7fe fb1b 	bl	8006b9c <__retarget_lock_release_recursive>
 8008566:	e7dd      	b.n	8008524 <_fflush_r+0xc>

08008568 <memmove>:
 8008568:	4288      	cmp	r0, r1
 800856a:	b510      	push	{r4, lr}
 800856c:	eb01 0402 	add.w	r4, r1, r2
 8008570:	d902      	bls.n	8008578 <memmove+0x10>
 8008572:	4284      	cmp	r4, r0
 8008574:	4623      	mov	r3, r4
 8008576:	d807      	bhi.n	8008588 <memmove+0x20>
 8008578:	1e43      	subs	r3, r0, #1
 800857a:	42a1      	cmp	r1, r4
 800857c:	d008      	beq.n	8008590 <memmove+0x28>
 800857e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008582:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008586:	e7f8      	b.n	800857a <memmove+0x12>
 8008588:	4601      	mov	r1, r0
 800858a:	4402      	add	r2, r0
 800858c:	428a      	cmp	r2, r1
 800858e:	d100      	bne.n	8008592 <memmove+0x2a>
 8008590:	bd10      	pop	{r4, pc}
 8008592:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008596:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800859a:	e7f7      	b.n	800858c <memmove+0x24>

0800859c <_sbrk_r>:
 800859c:	b538      	push	{r3, r4, r5, lr}
 800859e:	2300      	movs	r3, #0
 80085a0:	4d05      	ldr	r5, [pc, #20]	@ (80085b8 <_sbrk_r+0x1c>)
 80085a2:	4604      	mov	r4, r0
 80085a4:	4608      	mov	r0, r1
 80085a6:	602b      	str	r3, [r5, #0]
 80085a8:	f7f9 fd9e 	bl	80020e8 <_sbrk>
 80085ac:	1c43      	adds	r3, r0, #1
 80085ae:	d102      	bne.n	80085b6 <_sbrk_r+0x1a>
 80085b0:	682b      	ldr	r3, [r5, #0]
 80085b2:	b103      	cbz	r3, 80085b6 <_sbrk_r+0x1a>
 80085b4:	6023      	str	r3, [r4, #0]
 80085b6:	bd38      	pop	{r3, r4, r5, pc}
 80085b8:	200004ac 	.word	0x200004ac

080085bc <memcpy>:
 80085bc:	440a      	add	r2, r1
 80085be:	4291      	cmp	r1, r2
 80085c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80085c4:	d100      	bne.n	80085c8 <memcpy+0xc>
 80085c6:	4770      	bx	lr
 80085c8:	b510      	push	{r4, lr}
 80085ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80085ce:	4291      	cmp	r1, r2
 80085d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80085d4:	d1f9      	bne.n	80085ca <memcpy+0xe>
 80085d6:	bd10      	pop	{r4, pc}

080085d8 <__assert_func>:
 80085d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80085da:	4614      	mov	r4, r2
 80085dc:	461a      	mov	r2, r3
 80085de:	4b09      	ldr	r3, [pc, #36]	@ (8008604 <__assert_func+0x2c>)
 80085e0:	4605      	mov	r5, r0
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	68d8      	ldr	r0, [r3, #12]
 80085e6:	b14c      	cbz	r4, 80085fc <__assert_func+0x24>
 80085e8:	4b07      	ldr	r3, [pc, #28]	@ (8008608 <__assert_func+0x30>)
 80085ea:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80085ee:	9100      	str	r1, [sp, #0]
 80085f0:	462b      	mov	r3, r5
 80085f2:	4906      	ldr	r1, [pc, #24]	@ (800860c <__assert_func+0x34>)
 80085f4:	f000 f870 	bl	80086d8 <fiprintf>
 80085f8:	f000 f880 	bl	80086fc <abort>
 80085fc:	4b04      	ldr	r3, [pc, #16]	@ (8008610 <__assert_func+0x38>)
 80085fe:	461c      	mov	r4, r3
 8008600:	e7f3      	b.n	80085ea <__assert_func+0x12>
 8008602:	bf00      	nop
 8008604:	20000028 	.word	0x20000028
 8008608:	08008ee1 	.word	0x08008ee1
 800860c:	08008eee 	.word	0x08008eee
 8008610:	08008f1c 	.word	0x08008f1c

08008614 <_calloc_r>:
 8008614:	b570      	push	{r4, r5, r6, lr}
 8008616:	fba1 5402 	umull	r5, r4, r1, r2
 800861a:	b934      	cbnz	r4, 800862a <_calloc_r+0x16>
 800861c:	4629      	mov	r1, r5
 800861e:	f7ff f99d 	bl	800795c <_malloc_r>
 8008622:	4606      	mov	r6, r0
 8008624:	b928      	cbnz	r0, 8008632 <_calloc_r+0x1e>
 8008626:	4630      	mov	r0, r6
 8008628:	bd70      	pop	{r4, r5, r6, pc}
 800862a:	220c      	movs	r2, #12
 800862c:	2600      	movs	r6, #0
 800862e:	6002      	str	r2, [r0, #0]
 8008630:	e7f9      	b.n	8008626 <_calloc_r+0x12>
 8008632:	462a      	mov	r2, r5
 8008634:	4621      	mov	r1, r4
 8008636:	f7fe fa32 	bl	8006a9e <memset>
 800863a:	e7f4      	b.n	8008626 <_calloc_r+0x12>

0800863c <__ascii_mbtowc>:
 800863c:	b082      	sub	sp, #8
 800863e:	b901      	cbnz	r1, 8008642 <__ascii_mbtowc+0x6>
 8008640:	a901      	add	r1, sp, #4
 8008642:	b142      	cbz	r2, 8008656 <__ascii_mbtowc+0x1a>
 8008644:	b14b      	cbz	r3, 800865a <__ascii_mbtowc+0x1e>
 8008646:	7813      	ldrb	r3, [r2, #0]
 8008648:	600b      	str	r3, [r1, #0]
 800864a:	7812      	ldrb	r2, [r2, #0]
 800864c:	1e10      	subs	r0, r2, #0
 800864e:	bf18      	it	ne
 8008650:	2001      	movne	r0, #1
 8008652:	b002      	add	sp, #8
 8008654:	4770      	bx	lr
 8008656:	4610      	mov	r0, r2
 8008658:	e7fb      	b.n	8008652 <__ascii_mbtowc+0x16>
 800865a:	f06f 0001 	mvn.w	r0, #1
 800865e:	e7f8      	b.n	8008652 <__ascii_mbtowc+0x16>

08008660 <_realloc_r>:
 8008660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008664:	4607      	mov	r7, r0
 8008666:	4614      	mov	r4, r2
 8008668:	460d      	mov	r5, r1
 800866a:	b921      	cbnz	r1, 8008676 <_realloc_r+0x16>
 800866c:	4611      	mov	r1, r2
 800866e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008672:	f7ff b973 	b.w	800795c <_malloc_r>
 8008676:	b92a      	cbnz	r2, 8008684 <_realloc_r+0x24>
 8008678:	f7ff f8fe 	bl	8007878 <_free_r>
 800867c:	4625      	mov	r5, r4
 800867e:	4628      	mov	r0, r5
 8008680:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008684:	f000 f841 	bl	800870a <_malloc_usable_size_r>
 8008688:	4284      	cmp	r4, r0
 800868a:	4606      	mov	r6, r0
 800868c:	d802      	bhi.n	8008694 <_realloc_r+0x34>
 800868e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008692:	d8f4      	bhi.n	800867e <_realloc_r+0x1e>
 8008694:	4621      	mov	r1, r4
 8008696:	4638      	mov	r0, r7
 8008698:	f7ff f960 	bl	800795c <_malloc_r>
 800869c:	4680      	mov	r8, r0
 800869e:	b908      	cbnz	r0, 80086a4 <_realloc_r+0x44>
 80086a0:	4645      	mov	r5, r8
 80086a2:	e7ec      	b.n	800867e <_realloc_r+0x1e>
 80086a4:	42b4      	cmp	r4, r6
 80086a6:	4622      	mov	r2, r4
 80086a8:	4629      	mov	r1, r5
 80086aa:	bf28      	it	cs
 80086ac:	4632      	movcs	r2, r6
 80086ae:	f7ff ff85 	bl	80085bc <memcpy>
 80086b2:	4629      	mov	r1, r5
 80086b4:	4638      	mov	r0, r7
 80086b6:	f7ff f8df 	bl	8007878 <_free_r>
 80086ba:	e7f1      	b.n	80086a0 <_realloc_r+0x40>

080086bc <__ascii_wctomb>:
 80086bc:	4603      	mov	r3, r0
 80086be:	4608      	mov	r0, r1
 80086c0:	b141      	cbz	r1, 80086d4 <__ascii_wctomb+0x18>
 80086c2:	2aff      	cmp	r2, #255	@ 0xff
 80086c4:	d904      	bls.n	80086d0 <__ascii_wctomb+0x14>
 80086c6:	228a      	movs	r2, #138	@ 0x8a
 80086c8:	f04f 30ff 	mov.w	r0, #4294967295
 80086cc:	601a      	str	r2, [r3, #0]
 80086ce:	4770      	bx	lr
 80086d0:	2001      	movs	r0, #1
 80086d2:	700a      	strb	r2, [r1, #0]
 80086d4:	4770      	bx	lr
	...

080086d8 <fiprintf>:
 80086d8:	b40e      	push	{r1, r2, r3}
 80086da:	b503      	push	{r0, r1, lr}
 80086dc:	4601      	mov	r1, r0
 80086de:	ab03      	add	r3, sp, #12
 80086e0:	4805      	ldr	r0, [pc, #20]	@ (80086f8 <fiprintf+0x20>)
 80086e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80086e6:	6800      	ldr	r0, [r0, #0]
 80086e8:	9301      	str	r3, [sp, #4]
 80086ea:	f000 f83d 	bl	8008768 <_vfiprintf_r>
 80086ee:	b002      	add	sp, #8
 80086f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80086f4:	b003      	add	sp, #12
 80086f6:	4770      	bx	lr
 80086f8:	20000028 	.word	0x20000028

080086fc <abort>:
 80086fc:	2006      	movs	r0, #6
 80086fe:	b508      	push	{r3, lr}
 8008700:	f000 fa06 	bl	8008b10 <raise>
 8008704:	2001      	movs	r0, #1
 8008706:	f7f9 fc7a 	bl	8001ffe <_exit>

0800870a <_malloc_usable_size_r>:
 800870a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800870e:	1f18      	subs	r0, r3, #4
 8008710:	2b00      	cmp	r3, #0
 8008712:	bfbc      	itt	lt
 8008714:	580b      	ldrlt	r3, [r1, r0]
 8008716:	18c0      	addlt	r0, r0, r3
 8008718:	4770      	bx	lr

0800871a <__sfputc_r>:
 800871a:	6893      	ldr	r3, [r2, #8]
 800871c:	b410      	push	{r4}
 800871e:	3b01      	subs	r3, #1
 8008720:	2b00      	cmp	r3, #0
 8008722:	6093      	str	r3, [r2, #8]
 8008724:	da07      	bge.n	8008736 <__sfputc_r+0x1c>
 8008726:	6994      	ldr	r4, [r2, #24]
 8008728:	42a3      	cmp	r3, r4
 800872a:	db01      	blt.n	8008730 <__sfputc_r+0x16>
 800872c:	290a      	cmp	r1, #10
 800872e:	d102      	bne.n	8008736 <__sfputc_r+0x1c>
 8008730:	bc10      	pop	{r4}
 8008732:	f000 b931 	b.w	8008998 <__swbuf_r>
 8008736:	6813      	ldr	r3, [r2, #0]
 8008738:	1c58      	adds	r0, r3, #1
 800873a:	6010      	str	r0, [r2, #0]
 800873c:	7019      	strb	r1, [r3, #0]
 800873e:	4608      	mov	r0, r1
 8008740:	bc10      	pop	{r4}
 8008742:	4770      	bx	lr

08008744 <__sfputs_r>:
 8008744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008746:	4606      	mov	r6, r0
 8008748:	460f      	mov	r7, r1
 800874a:	4614      	mov	r4, r2
 800874c:	18d5      	adds	r5, r2, r3
 800874e:	42ac      	cmp	r4, r5
 8008750:	d101      	bne.n	8008756 <__sfputs_r+0x12>
 8008752:	2000      	movs	r0, #0
 8008754:	e007      	b.n	8008766 <__sfputs_r+0x22>
 8008756:	463a      	mov	r2, r7
 8008758:	4630      	mov	r0, r6
 800875a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800875e:	f7ff ffdc 	bl	800871a <__sfputc_r>
 8008762:	1c43      	adds	r3, r0, #1
 8008764:	d1f3      	bne.n	800874e <__sfputs_r+0xa>
 8008766:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008768 <_vfiprintf_r>:
 8008768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800876c:	460d      	mov	r5, r1
 800876e:	4614      	mov	r4, r2
 8008770:	4698      	mov	r8, r3
 8008772:	4606      	mov	r6, r0
 8008774:	b09d      	sub	sp, #116	@ 0x74
 8008776:	b118      	cbz	r0, 8008780 <_vfiprintf_r+0x18>
 8008778:	6a03      	ldr	r3, [r0, #32]
 800877a:	b90b      	cbnz	r3, 8008780 <_vfiprintf_r+0x18>
 800877c:	f7fe f8e0 	bl	8006940 <__sinit>
 8008780:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008782:	07d9      	lsls	r1, r3, #31
 8008784:	d405      	bmi.n	8008792 <_vfiprintf_r+0x2a>
 8008786:	89ab      	ldrh	r3, [r5, #12]
 8008788:	059a      	lsls	r2, r3, #22
 800878a:	d402      	bmi.n	8008792 <_vfiprintf_r+0x2a>
 800878c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800878e:	f7fe fa04 	bl	8006b9a <__retarget_lock_acquire_recursive>
 8008792:	89ab      	ldrh	r3, [r5, #12]
 8008794:	071b      	lsls	r3, r3, #28
 8008796:	d501      	bpl.n	800879c <_vfiprintf_r+0x34>
 8008798:	692b      	ldr	r3, [r5, #16]
 800879a:	b99b      	cbnz	r3, 80087c4 <_vfiprintf_r+0x5c>
 800879c:	4629      	mov	r1, r5
 800879e:	4630      	mov	r0, r6
 80087a0:	f000 f938 	bl	8008a14 <__swsetup_r>
 80087a4:	b170      	cbz	r0, 80087c4 <_vfiprintf_r+0x5c>
 80087a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80087a8:	07dc      	lsls	r4, r3, #31
 80087aa:	d504      	bpl.n	80087b6 <_vfiprintf_r+0x4e>
 80087ac:	f04f 30ff 	mov.w	r0, #4294967295
 80087b0:	b01d      	add	sp, #116	@ 0x74
 80087b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087b6:	89ab      	ldrh	r3, [r5, #12]
 80087b8:	0598      	lsls	r0, r3, #22
 80087ba:	d4f7      	bmi.n	80087ac <_vfiprintf_r+0x44>
 80087bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80087be:	f7fe f9ed 	bl	8006b9c <__retarget_lock_release_recursive>
 80087c2:	e7f3      	b.n	80087ac <_vfiprintf_r+0x44>
 80087c4:	2300      	movs	r3, #0
 80087c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80087c8:	2320      	movs	r3, #32
 80087ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80087ce:	2330      	movs	r3, #48	@ 0x30
 80087d0:	f04f 0901 	mov.w	r9, #1
 80087d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80087d8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8008984 <_vfiprintf_r+0x21c>
 80087dc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80087e0:	4623      	mov	r3, r4
 80087e2:	469a      	mov	sl, r3
 80087e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087e8:	b10a      	cbz	r2, 80087ee <_vfiprintf_r+0x86>
 80087ea:	2a25      	cmp	r2, #37	@ 0x25
 80087ec:	d1f9      	bne.n	80087e2 <_vfiprintf_r+0x7a>
 80087ee:	ebba 0b04 	subs.w	fp, sl, r4
 80087f2:	d00b      	beq.n	800880c <_vfiprintf_r+0xa4>
 80087f4:	465b      	mov	r3, fp
 80087f6:	4622      	mov	r2, r4
 80087f8:	4629      	mov	r1, r5
 80087fa:	4630      	mov	r0, r6
 80087fc:	f7ff ffa2 	bl	8008744 <__sfputs_r>
 8008800:	3001      	adds	r0, #1
 8008802:	f000 80a7 	beq.w	8008954 <_vfiprintf_r+0x1ec>
 8008806:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008808:	445a      	add	r2, fp
 800880a:	9209      	str	r2, [sp, #36]	@ 0x24
 800880c:	f89a 3000 	ldrb.w	r3, [sl]
 8008810:	2b00      	cmp	r3, #0
 8008812:	f000 809f 	beq.w	8008954 <_vfiprintf_r+0x1ec>
 8008816:	2300      	movs	r3, #0
 8008818:	f04f 32ff 	mov.w	r2, #4294967295
 800881c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008820:	f10a 0a01 	add.w	sl, sl, #1
 8008824:	9304      	str	r3, [sp, #16]
 8008826:	9307      	str	r3, [sp, #28]
 8008828:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800882c:	931a      	str	r3, [sp, #104]	@ 0x68
 800882e:	4654      	mov	r4, sl
 8008830:	2205      	movs	r2, #5
 8008832:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008836:	4853      	ldr	r0, [pc, #332]	@ (8008984 <_vfiprintf_r+0x21c>)
 8008838:	f7fe f9b1 	bl	8006b9e <memchr>
 800883c:	9a04      	ldr	r2, [sp, #16]
 800883e:	b9d8      	cbnz	r0, 8008878 <_vfiprintf_r+0x110>
 8008840:	06d1      	lsls	r1, r2, #27
 8008842:	bf44      	itt	mi
 8008844:	2320      	movmi	r3, #32
 8008846:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800884a:	0713      	lsls	r3, r2, #28
 800884c:	bf44      	itt	mi
 800884e:	232b      	movmi	r3, #43	@ 0x2b
 8008850:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008854:	f89a 3000 	ldrb.w	r3, [sl]
 8008858:	2b2a      	cmp	r3, #42	@ 0x2a
 800885a:	d015      	beq.n	8008888 <_vfiprintf_r+0x120>
 800885c:	4654      	mov	r4, sl
 800885e:	2000      	movs	r0, #0
 8008860:	f04f 0c0a 	mov.w	ip, #10
 8008864:	9a07      	ldr	r2, [sp, #28]
 8008866:	4621      	mov	r1, r4
 8008868:	f811 3b01 	ldrb.w	r3, [r1], #1
 800886c:	3b30      	subs	r3, #48	@ 0x30
 800886e:	2b09      	cmp	r3, #9
 8008870:	d94b      	bls.n	800890a <_vfiprintf_r+0x1a2>
 8008872:	b1b0      	cbz	r0, 80088a2 <_vfiprintf_r+0x13a>
 8008874:	9207      	str	r2, [sp, #28]
 8008876:	e014      	b.n	80088a2 <_vfiprintf_r+0x13a>
 8008878:	eba0 0308 	sub.w	r3, r0, r8
 800887c:	fa09 f303 	lsl.w	r3, r9, r3
 8008880:	4313      	orrs	r3, r2
 8008882:	46a2      	mov	sl, r4
 8008884:	9304      	str	r3, [sp, #16]
 8008886:	e7d2      	b.n	800882e <_vfiprintf_r+0xc6>
 8008888:	9b03      	ldr	r3, [sp, #12]
 800888a:	1d19      	adds	r1, r3, #4
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	9103      	str	r1, [sp, #12]
 8008890:	2b00      	cmp	r3, #0
 8008892:	bfbb      	ittet	lt
 8008894:	425b      	neglt	r3, r3
 8008896:	f042 0202 	orrlt.w	r2, r2, #2
 800889a:	9307      	strge	r3, [sp, #28]
 800889c:	9307      	strlt	r3, [sp, #28]
 800889e:	bfb8      	it	lt
 80088a0:	9204      	strlt	r2, [sp, #16]
 80088a2:	7823      	ldrb	r3, [r4, #0]
 80088a4:	2b2e      	cmp	r3, #46	@ 0x2e
 80088a6:	d10a      	bne.n	80088be <_vfiprintf_r+0x156>
 80088a8:	7863      	ldrb	r3, [r4, #1]
 80088aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80088ac:	d132      	bne.n	8008914 <_vfiprintf_r+0x1ac>
 80088ae:	9b03      	ldr	r3, [sp, #12]
 80088b0:	3402      	adds	r4, #2
 80088b2:	1d1a      	adds	r2, r3, #4
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	9203      	str	r2, [sp, #12]
 80088b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80088bc:	9305      	str	r3, [sp, #20]
 80088be:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8008988 <_vfiprintf_r+0x220>
 80088c2:	2203      	movs	r2, #3
 80088c4:	4650      	mov	r0, sl
 80088c6:	7821      	ldrb	r1, [r4, #0]
 80088c8:	f7fe f969 	bl	8006b9e <memchr>
 80088cc:	b138      	cbz	r0, 80088de <_vfiprintf_r+0x176>
 80088ce:	2240      	movs	r2, #64	@ 0x40
 80088d0:	9b04      	ldr	r3, [sp, #16]
 80088d2:	eba0 000a 	sub.w	r0, r0, sl
 80088d6:	4082      	lsls	r2, r0
 80088d8:	4313      	orrs	r3, r2
 80088da:	3401      	adds	r4, #1
 80088dc:	9304      	str	r3, [sp, #16]
 80088de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088e2:	2206      	movs	r2, #6
 80088e4:	4829      	ldr	r0, [pc, #164]	@ (800898c <_vfiprintf_r+0x224>)
 80088e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80088ea:	f7fe f958 	bl	8006b9e <memchr>
 80088ee:	2800      	cmp	r0, #0
 80088f0:	d03f      	beq.n	8008972 <_vfiprintf_r+0x20a>
 80088f2:	4b27      	ldr	r3, [pc, #156]	@ (8008990 <_vfiprintf_r+0x228>)
 80088f4:	bb1b      	cbnz	r3, 800893e <_vfiprintf_r+0x1d6>
 80088f6:	9b03      	ldr	r3, [sp, #12]
 80088f8:	3307      	adds	r3, #7
 80088fa:	f023 0307 	bic.w	r3, r3, #7
 80088fe:	3308      	adds	r3, #8
 8008900:	9303      	str	r3, [sp, #12]
 8008902:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008904:	443b      	add	r3, r7
 8008906:	9309      	str	r3, [sp, #36]	@ 0x24
 8008908:	e76a      	b.n	80087e0 <_vfiprintf_r+0x78>
 800890a:	460c      	mov	r4, r1
 800890c:	2001      	movs	r0, #1
 800890e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008912:	e7a8      	b.n	8008866 <_vfiprintf_r+0xfe>
 8008914:	2300      	movs	r3, #0
 8008916:	f04f 0c0a 	mov.w	ip, #10
 800891a:	4619      	mov	r1, r3
 800891c:	3401      	adds	r4, #1
 800891e:	9305      	str	r3, [sp, #20]
 8008920:	4620      	mov	r0, r4
 8008922:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008926:	3a30      	subs	r2, #48	@ 0x30
 8008928:	2a09      	cmp	r2, #9
 800892a:	d903      	bls.n	8008934 <_vfiprintf_r+0x1cc>
 800892c:	2b00      	cmp	r3, #0
 800892e:	d0c6      	beq.n	80088be <_vfiprintf_r+0x156>
 8008930:	9105      	str	r1, [sp, #20]
 8008932:	e7c4      	b.n	80088be <_vfiprintf_r+0x156>
 8008934:	4604      	mov	r4, r0
 8008936:	2301      	movs	r3, #1
 8008938:	fb0c 2101 	mla	r1, ip, r1, r2
 800893c:	e7f0      	b.n	8008920 <_vfiprintf_r+0x1b8>
 800893e:	ab03      	add	r3, sp, #12
 8008940:	9300      	str	r3, [sp, #0]
 8008942:	462a      	mov	r2, r5
 8008944:	4630      	mov	r0, r6
 8008946:	4b13      	ldr	r3, [pc, #76]	@ (8008994 <_vfiprintf_r+0x22c>)
 8008948:	a904      	add	r1, sp, #16
 800894a:	f7fd fbb1 	bl	80060b0 <_printf_float>
 800894e:	4607      	mov	r7, r0
 8008950:	1c78      	adds	r0, r7, #1
 8008952:	d1d6      	bne.n	8008902 <_vfiprintf_r+0x19a>
 8008954:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008956:	07d9      	lsls	r1, r3, #31
 8008958:	d405      	bmi.n	8008966 <_vfiprintf_r+0x1fe>
 800895a:	89ab      	ldrh	r3, [r5, #12]
 800895c:	059a      	lsls	r2, r3, #22
 800895e:	d402      	bmi.n	8008966 <_vfiprintf_r+0x1fe>
 8008960:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008962:	f7fe f91b 	bl	8006b9c <__retarget_lock_release_recursive>
 8008966:	89ab      	ldrh	r3, [r5, #12]
 8008968:	065b      	lsls	r3, r3, #25
 800896a:	f53f af1f 	bmi.w	80087ac <_vfiprintf_r+0x44>
 800896e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008970:	e71e      	b.n	80087b0 <_vfiprintf_r+0x48>
 8008972:	ab03      	add	r3, sp, #12
 8008974:	9300      	str	r3, [sp, #0]
 8008976:	462a      	mov	r2, r5
 8008978:	4630      	mov	r0, r6
 800897a:	4b06      	ldr	r3, [pc, #24]	@ (8008994 <_vfiprintf_r+0x22c>)
 800897c:	a904      	add	r1, sp, #16
 800897e:	f7fd fe35 	bl	80065ec <_printf_i>
 8008982:	e7e4      	b.n	800894e <_vfiprintf_r+0x1e6>
 8008984:	08008ec6 	.word	0x08008ec6
 8008988:	08008ecc 	.word	0x08008ecc
 800898c:	08008ed0 	.word	0x08008ed0
 8008990:	080060b1 	.word	0x080060b1
 8008994:	08008745 	.word	0x08008745

08008998 <__swbuf_r>:
 8008998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800899a:	460e      	mov	r6, r1
 800899c:	4614      	mov	r4, r2
 800899e:	4605      	mov	r5, r0
 80089a0:	b118      	cbz	r0, 80089aa <__swbuf_r+0x12>
 80089a2:	6a03      	ldr	r3, [r0, #32]
 80089a4:	b90b      	cbnz	r3, 80089aa <__swbuf_r+0x12>
 80089a6:	f7fd ffcb 	bl	8006940 <__sinit>
 80089aa:	69a3      	ldr	r3, [r4, #24]
 80089ac:	60a3      	str	r3, [r4, #8]
 80089ae:	89a3      	ldrh	r3, [r4, #12]
 80089b0:	071a      	lsls	r2, r3, #28
 80089b2:	d501      	bpl.n	80089b8 <__swbuf_r+0x20>
 80089b4:	6923      	ldr	r3, [r4, #16]
 80089b6:	b943      	cbnz	r3, 80089ca <__swbuf_r+0x32>
 80089b8:	4621      	mov	r1, r4
 80089ba:	4628      	mov	r0, r5
 80089bc:	f000 f82a 	bl	8008a14 <__swsetup_r>
 80089c0:	b118      	cbz	r0, 80089ca <__swbuf_r+0x32>
 80089c2:	f04f 37ff 	mov.w	r7, #4294967295
 80089c6:	4638      	mov	r0, r7
 80089c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089ca:	6823      	ldr	r3, [r4, #0]
 80089cc:	6922      	ldr	r2, [r4, #16]
 80089ce:	b2f6      	uxtb	r6, r6
 80089d0:	1a98      	subs	r0, r3, r2
 80089d2:	6963      	ldr	r3, [r4, #20]
 80089d4:	4637      	mov	r7, r6
 80089d6:	4283      	cmp	r3, r0
 80089d8:	dc05      	bgt.n	80089e6 <__swbuf_r+0x4e>
 80089da:	4621      	mov	r1, r4
 80089dc:	4628      	mov	r0, r5
 80089de:	f7ff fd9b 	bl	8008518 <_fflush_r>
 80089e2:	2800      	cmp	r0, #0
 80089e4:	d1ed      	bne.n	80089c2 <__swbuf_r+0x2a>
 80089e6:	68a3      	ldr	r3, [r4, #8]
 80089e8:	3b01      	subs	r3, #1
 80089ea:	60a3      	str	r3, [r4, #8]
 80089ec:	6823      	ldr	r3, [r4, #0]
 80089ee:	1c5a      	adds	r2, r3, #1
 80089f0:	6022      	str	r2, [r4, #0]
 80089f2:	701e      	strb	r6, [r3, #0]
 80089f4:	6962      	ldr	r2, [r4, #20]
 80089f6:	1c43      	adds	r3, r0, #1
 80089f8:	429a      	cmp	r2, r3
 80089fa:	d004      	beq.n	8008a06 <__swbuf_r+0x6e>
 80089fc:	89a3      	ldrh	r3, [r4, #12]
 80089fe:	07db      	lsls	r3, r3, #31
 8008a00:	d5e1      	bpl.n	80089c6 <__swbuf_r+0x2e>
 8008a02:	2e0a      	cmp	r6, #10
 8008a04:	d1df      	bne.n	80089c6 <__swbuf_r+0x2e>
 8008a06:	4621      	mov	r1, r4
 8008a08:	4628      	mov	r0, r5
 8008a0a:	f7ff fd85 	bl	8008518 <_fflush_r>
 8008a0e:	2800      	cmp	r0, #0
 8008a10:	d0d9      	beq.n	80089c6 <__swbuf_r+0x2e>
 8008a12:	e7d6      	b.n	80089c2 <__swbuf_r+0x2a>

08008a14 <__swsetup_r>:
 8008a14:	b538      	push	{r3, r4, r5, lr}
 8008a16:	4b29      	ldr	r3, [pc, #164]	@ (8008abc <__swsetup_r+0xa8>)
 8008a18:	4605      	mov	r5, r0
 8008a1a:	6818      	ldr	r0, [r3, #0]
 8008a1c:	460c      	mov	r4, r1
 8008a1e:	b118      	cbz	r0, 8008a28 <__swsetup_r+0x14>
 8008a20:	6a03      	ldr	r3, [r0, #32]
 8008a22:	b90b      	cbnz	r3, 8008a28 <__swsetup_r+0x14>
 8008a24:	f7fd ff8c 	bl	8006940 <__sinit>
 8008a28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a2c:	0719      	lsls	r1, r3, #28
 8008a2e:	d422      	bmi.n	8008a76 <__swsetup_r+0x62>
 8008a30:	06da      	lsls	r2, r3, #27
 8008a32:	d407      	bmi.n	8008a44 <__swsetup_r+0x30>
 8008a34:	2209      	movs	r2, #9
 8008a36:	602a      	str	r2, [r5, #0]
 8008a38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a3c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a40:	81a3      	strh	r3, [r4, #12]
 8008a42:	e033      	b.n	8008aac <__swsetup_r+0x98>
 8008a44:	0758      	lsls	r0, r3, #29
 8008a46:	d512      	bpl.n	8008a6e <__swsetup_r+0x5a>
 8008a48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008a4a:	b141      	cbz	r1, 8008a5e <__swsetup_r+0x4a>
 8008a4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008a50:	4299      	cmp	r1, r3
 8008a52:	d002      	beq.n	8008a5a <__swsetup_r+0x46>
 8008a54:	4628      	mov	r0, r5
 8008a56:	f7fe ff0f 	bl	8007878 <_free_r>
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	6363      	str	r3, [r4, #52]	@ 0x34
 8008a5e:	89a3      	ldrh	r3, [r4, #12]
 8008a60:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008a64:	81a3      	strh	r3, [r4, #12]
 8008a66:	2300      	movs	r3, #0
 8008a68:	6063      	str	r3, [r4, #4]
 8008a6a:	6923      	ldr	r3, [r4, #16]
 8008a6c:	6023      	str	r3, [r4, #0]
 8008a6e:	89a3      	ldrh	r3, [r4, #12]
 8008a70:	f043 0308 	orr.w	r3, r3, #8
 8008a74:	81a3      	strh	r3, [r4, #12]
 8008a76:	6923      	ldr	r3, [r4, #16]
 8008a78:	b94b      	cbnz	r3, 8008a8e <__swsetup_r+0x7a>
 8008a7a:	89a3      	ldrh	r3, [r4, #12]
 8008a7c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008a80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a84:	d003      	beq.n	8008a8e <__swsetup_r+0x7a>
 8008a86:	4621      	mov	r1, r4
 8008a88:	4628      	mov	r0, r5
 8008a8a:	f000 f882 	bl	8008b92 <__smakebuf_r>
 8008a8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a92:	f013 0201 	ands.w	r2, r3, #1
 8008a96:	d00a      	beq.n	8008aae <__swsetup_r+0x9a>
 8008a98:	2200      	movs	r2, #0
 8008a9a:	60a2      	str	r2, [r4, #8]
 8008a9c:	6962      	ldr	r2, [r4, #20]
 8008a9e:	4252      	negs	r2, r2
 8008aa0:	61a2      	str	r2, [r4, #24]
 8008aa2:	6922      	ldr	r2, [r4, #16]
 8008aa4:	b942      	cbnz	r2, 8008ab8 <__swsetup_r+0xa4>
 8008aa6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008aaa:	d1c5      	bne.n	8008a38 <__swsetup_r+0x24>
 8008aac:	bd38      	pop	{r3, r4, r5, pc}
 8008aae:	0799      	lsls	r1, r3, #30
 8008ab0:	bf58      	it	pl
 8008ab2:	6962      	ldrpl	r2, [r4, #20]
 8008ab4:	60a2      	str	r2, [r4, #8]
 8008ab6:	e7f4      	b.n	8008aa2 <__swsetup_r+0x8e>
 8008ab8:	2000      	movs	r0, #0
 8008aba:	e7f7      	b.n	8008aac <__swsetup_r+0x98>
 8008abc:	20000028 	.word	0x20000028

08008ac0 <_raise_r>:
 8008ac0:	291f      	cmp	r1, #31
 8008ac2:	b538      	push	{r3, r4, r5, lr}
 8008ac4:	4605      	mov	r5, r0
 8008ac6:	460c      	mov	r4, r1
 8008ac8:	d904      	bls.n	8008ad4 <_raise_r+0x14>
 8008aca:	2316      	movs	r3, #22
 8008acc:	6003      	str	r3, [r0, #0]
 8008ace:	f04f 30ff 	mov.w	r0, #4294967295
 8008ad2:	bd38      	pop	{r3, r4, r5, pc}
 8008ad4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008ad6:	b112      	cbz	r2, 8008ade <_raise_r+0x1e>
 8008ad8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008adc:	b94b      	cbnz	r3, 8008af2 <_raise_r+0x32>
 8008ade:	4628      	mov	r0, r5
 8008ae0:	f000 f830 	bl	8008b44 <_getpid_r>
 8008ae4:	4622      	mov	r2, r4
 8008ae6:	4601      	mov	r1, r0
 8008ae8:	4628      	mov	r0, r5
 8008aea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008aee:	f000 b817 	b.w	8008b20 <_kill_r>
 8008af2:	2b01      	cmp	r3, #1
 8008af4:	d00a      	beq.n	8008b0c <_raise_r+0x4c>
 8008af6:	1c59      	adds	r1, r3, #1
 8008af8:	d103      	bne.n	8008b02 <_raise_r+0x42>
 8008afa:	2316      	movs	r3, #22
 8008afc:	6003      	str	r3, [r0, #0]
 8008afe:	2001      	movs	r0, #1
 8008b00:	e7e7      	b.n	8008ad2 <_raise_r+0x12>
 8008b02:	2100      	movs	r1, #0
 8008b04:	4620      	mov	r0, r4
 8008b06:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008b0a:	4798      	blx	r3
 8008b0c:	2000      	movs	r0, #0
 8008b0e:	e7e0      	b.n	8008ad2 <_raise_r+0x12>

08008b10 <raise>:
 8008b10:	4b02      	ldr	r3, [pc, #8]	@ (8008b1c <raise+0xc>)
 8008b12:	4601      	mov	r1, r0
 8008b14:	6818      	ldr	r0, [r3, #0]
 8008b16:	f7ff bfd3 	b.w	8008ac0 <_raise_r>
 8008b1a:	bf00      	nop
 8008b1c:	20000028 	.word	0x20000028

08008b20 <_kill_r>:
 8008b20:	b538      	push	{r3, r4, r5, lr}
 8008b22:	2300      	movs	r3, #0
 8008b24:	4d06      	ldr	r5, [pc, #24]	@ (8008b40 <_kill_r+0x20>)
 8008b26:	4604      	mov	r4, r0
 8008b28:	4608      	mov	r0, r1
 8008b2a:	4611      	mov	r1, r2
 8008b2c:	602b      	str	r3, [r5, #0]
 8008b2e:	f7f9 fa56 	bl	8001fde <_kill>
 8008b32:	1c43      	adds	r3, r0, #1
 8008b34:	d102      	bne.n	8008b3c <_kill_r+0x1c>
 8008b36:	682b      	ldr	r3, [r5, #0]
 8008b38:	b103      	cbz	r3, 8008b3c <_kill_r+0x1c>
 8008b3a:	6023      	str	r3, [r4, #0]
 8008b3c:	bd38      	pop	{r3, r4, r5, pc}
 8008b3e:	bf00      	nop
 8008b40:	200004ac 	.word	0x200004ac

08008b44 <_getpid_r>:
 8008b44:	f7f9 ba44 	b.w	8001fd0 <_getpid>

08008b48 <__swhatbuf_r>:
 8008b48:	b570      	push	{r4, r5, r6, lr}
 8008b4a:	460c      	mov	r4, r1
 8008b4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b50:	4615      	mov	r5, r2
 8008b52:	2900      	cmp	r1, #0
 8008b54:	461e      	mov	r6, r3
 8008b56:	b096      	sub	sp, #88	@ 0x58
 8008b58:	da0c      	bge.n	8008b74 <__swhatbuf_r+0x2c>
 8008b5a:	89a3      	ldrh	r3, [r4, #12]
 8008b5c:	2100      	movs	r1, #0
 8008b5e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008b62:	bf14      	ite	ne
 8008b64:	2340      	movne	r3, #64	@ 0x40
 8008b66:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008b6a:	2000      	movs	r0, #0
 8008b6c:	6031      	str	r1, [r6, #0]
 8008b6e:	602b      	str	r3, [r5, #0]
 8008b70:	b016      	add	sp, #88	@ 0x58
 8008b72:	bd70      	pop	{r4, r5, r6, pc}
 8008b74:	466a      	mov	r2, sp
 8008b76:	f000 f849 	bl	8008c0c <_fstat_r>
 8008b7a:	2800      	cmp	r0, #0
 8008b7c:	dbed      	blt.n	8008b5a <__swhatbuf_r+0x12>
 8008b7e:	9901      	ldr	r1, [sp, #4]
 8008b80:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008b84:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008b88:	4259      	negs	r1, r3
 8008b8a:	4159      	adcs	r1, r3
 8008b8c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008b90:	e7eb      	b.n	8008b6a <__swhatbuf_r+0x22>

08008b92 <__smakebuf_r>:
 8008b92:	898b      	ldrh	r3, [r1, #12]
 8008b94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b96:	079d      	lsls	r5, r3, #30
 8008b98:	4606      	mov	r6, r0
 8008b9a:	460c      	mov	r4, r1
 8008b9c:	d507      	bpl.n	8008bae <__smakebuf_r+0x1c>
 8008b9e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008ba2:	6023      	str	r3, [r4, #0]
 8008ba4:	6123      	str	r3, [r4, #16]
 8008ba6:	2301      	movs	r3, #1
 8008ba8:	6163      	str	r3, [r4, #20]
 8008baa:	b003      	add	sp, #12
 8008bac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008bae:	466a      	mov	r2, sp
 8008bb0:	ab01      	add	r3, sp, #4
 8008bb2:	f7ff ffc9 	bl	8008b48 <__swhatbuf_r>
 8008bb6:	9f00      	ldr	r7, [sp, #0]
 8008bb8:	4605      	mov	r5, r0
 8008bba:	4639      	mov	r1, r7
 8008bbc:	4630      	mov	r0, r6
 8008bbe:	f7fe fecd 	bl	800795c <_malloc_r>
 8008bc2:	b948      	cbnz	r0, 8008bd8 <__smakebuf_r+0x46>
 8008bc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bc8:	059a      	lsls	r2, r3, #22
 8008bca:	d4ee      	bmi.n	8008baa <__smakebuf_r+0x18>
 8008bcc:	f023 0303 	bic.w	r3, r3, #3
 8008bd0:	f043 0302 	orr.w	r3, r3, #2
 8008bd4:	81a3      	strh	r3, [r4, #12]
 8008bd6:	e7e2      	b.n	8008b9e <__smakebuf_r+0xc>
 8008bd8:	89a3      	ldrh	r3, [r4, #12]
 8008bda:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008bde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008be2:	81a3      	strh	r3, [r4, #12]
 8008be4:	9b01      	ldr	r3, [sp, #4]
 8008be6:	6020      	str	r0, [r4, #0]
 8008be8:	b15b      	cbz	r3, 8008c02 <__smakebuf_r+0x70>
 8008bea:	4630      	mov	r0, r6
 8008bec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008bf0:	f000 f81e 	bl	8008c30 <_isatty_r>
 8008bf4:	b128      	cbz	r0, 8008c02 <__smakebuf_r+0x70>
 8008bf6:	89a3      	ldrh	r3, [r4, #12]
 8008bf8:	f023 0303 	bic.w	r3, r3, #3
 8008bfc:	f043 0301 	orr.w	r3, r3, #1
 8008c00:	81a3      	strh	r3, [r4, #12]
 8008c02:	89a3      	ldrh	r3, [r4, #12]
 8008c04:	431d      	orrs	r5, r3
 8008c06:	81a5      	strh	r5, [r4, #12]
 8008c08:	e7cf      	b.n	8008baa <__smakebuf_r+0x18>
	...

08008c0c <_fstat_r>:
 8008c0c:	b538      	push	{r3, r4, r5, lr}
 8008c0e:	2300      	movs	r3, #0
 8008c10:	4d06      	ldr	r5, [pc, #24]	@ (8008c2c <_fstat_r+0x20>)
 8008c12:	4604      	mov	r4, r0
 8008c14:	4608      	mov	r0, r1
 8008c16:	4611      	mov	r1, r2
 8008c18:	602b      	str	r3, [r5, #0]
 8008c1a:	f7f9 fa3f 	bl	800209c <_fstat>
 8008c1e:	1c43      	adds	r3, r0, #1
 8008c20:	d102      	bne.n	8008c28 <_fstat_r+0x1c>
 8008c22:	682b      	ldr	r3, [r5, #0]
 8008c24:	b103      	cbz	r3, 8008c28 <_fstat_r+0x1c>
 8008c26:	6023      	str	r3, [r4, #0]
 8008c28:	bd38      	pop	{r3, r4, r5, pc}
 8008c2a:	bf00      	nop
 8008c2c:	200004ac 	.word	0x200004ac

08008c30 <_isatty_r>:
 8008c30:	b538      	push	{r3, r4, r5, lr}
 8008c32:	2300      	movs	r3, #0
 8008c34:	4d05      	ldr	r5, [pc, #20]	@ (8008c4c <_isatty_r+0x1c>)
 8008c36:	4604      	mov	r4, r0
 8008c38:	4608      	mov	r0, r1
 8008c3a:	602b      	str	r3, [r5, #0]
 8008c3c:	f7f9 fa3d 	bl	80020ba <_isatty>
 8008c40:	1c43      	adds	r3, r0, #1
 8008c42:	d102      	bne.n	8008c4a <_isatty_r+0x1a>
 8008c44:	682b      	ldr	r3, [r5, #0]
 8008c46:	b103      	cbz	r3, 8008c4a <_isatty_r+0x1a>
 8008c48:	6023      	str	r3, [r4, #0]
 8008c4a:	bd38      	pop	{r3, r4, r5, pc}
 8008c4c:	200004ac 	.word	0x200004ac

08008c50 <_init>:
 8008c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c52:	bf00      	nop
 8008c54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c56:	bc08      	pop	{r3}
 8008c58:	469e      	mov	lr, r3
 8008c5a:	4770      	bx	lr

08008c5c <_fini>:
 8008c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c5e:	bf00      	nop
 8008c60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c62:	bc08      	pop	{r3}
 8008c64:	469e      	mov	lr, r3
 8008c66:	4770      	bx	lr
