m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dN:/ECE 571/Final Project/testDir
T_opt
!s110 1511658723
VnGzjA4G:=0eQXgXiX83`M3
04 22 4 work sd_controller_fifo_wba fast 0
=1-00101867d24a-5a1a14e3-20d-59b0
o-quiet -auto_acc_if_foreign -work work
Z0 tCvgOpt 0
n@_opt
OL;O;10.6b;65
vCRC_16
Z1 !s110 1511658673
!i10b 1
!s100 l:]GJoknW>cnnGEOGR77o3
IjznmP1zFhA5ZOd@Td^MZ30
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dN:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO
Z4 w1511587338
Z5 8N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-FIFO/sd_controller_fifo.v
Z6 FN:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-FIFO/sd_controller_fifo.v
L0 827
Z7 OL;L;10.6b;65
r1
!s85 0
31
Z8 !s108 1511658673.000000
Z9 !s107 N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-FIFO/sd_controller_fifo.v|
Z10 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-FIFO/sd_controller_fifo.v|
!i113 0
Z11 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R0
n@c@r@c_16
vCRC_7
R1
!i10b 1
!s100 ``z::c:OnGZUdg??Q_k_d3
Ih>_HkF1o0W:BjX>I[YgLn1
R2
R3
R4
R5
R6
L0 801
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@c@r@c_7
vsd_bd
Z12 !s110 1511658670
!i10b 1
!s100 2U8Ae>GYV?zh0SVok2;H`1
IGoIlWiDRP=YZbW?Piia;I2
R2
R3
Z13 w1287142520
8N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_bd.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_bd.v
L0 6
R7
r1
!s85 0
31
Z14 !s108 1511658670.000000
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v2_with_makefile_FIFO\work\rtl-DMA\sd_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_bd.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_bd.v|
!i113 0
R11
R0
vsd_clock_divider
R12
!i10b 1
!s100 8KdJ]e62QRT_bJb1UUbDf0
IR;cYQo];ZgmUc:?YBZCZ73
R2
R3
R13
8N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_clock_divider.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_clock_divider.v
L0 2
R7
r1
!s85 0
31
R14
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v2_with_makefile_FIFO\work\rtl-DMA\sd_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_clock_divider.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_clock_divider.v|
!i113 0
R11
R0
vsd_cmd_master
R12
!i10b 1
!s100 =HQ8G5:7[lNGS38^L_^XR2
IZaz4cc5WhW1hmVDg[nBb:3
R2
R3
w1511463834
8N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_cmd_master.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_cmd_master.v
L0 4
R7
r1
!s85 0
31
R14
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v2_with_makefile_FIFO\work\rtl-DMA\sd_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_cmd_master.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_cmd_master.v|
!i113 0
R11
R0
vsd_cmd_phy
R1
!i10b 1
!s100 1nJTa36n9dJTSZe>hh?`j0
IWZKgW?Ydk@X>BAUM1jOOX3
R2
R3
R4
R5
R6
L0 207
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
vsd_cmd_serial_host
R12
!i10b 1
!s100 nZOC5;cGD;maQm1LKmL_=0
I07`z`C5S28f[Rn^;kGA7i0
R2
R3
w1511463817
8N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_cmd_serial_host.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_cmd_serial_host.v
L0 5
R7
r1
!s85 0
31
R14
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v2_with_makefile_FIFO\work\rtl-DMA\sd_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_cmd_serial_host.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_cmd_serial_host.v|
!i113 0
R11
R0
vsd_controller_fifo_wba
R1
!i10b 1
!s100 ;NV]B9h>zjUz^a>bk5[_b3
IQz[Mz^AFDYDYmhozZN4Gl3
R2
R3
R4
R5
R6
L0 1
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
vsd_controller_top_tb
Z15 !s110 1511658674
!i10b 1
!s100 oa`jQnSXBdh3PaTXZ^eJ:0
I@CbCg62DA4klifXja>lYO2
R2
R3
w1511656280
8N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/testbench/sd_controller_top_tb.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/testbench/sd_controller_top_tb.v
L0 93
R7
r1
!s85 0
31
R8
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v2_with_makefile_FIFO\work\testbench\sd_defines.v|N:\ECE_571_Final_Project\Existing_verilog_test_v2_with_makefile_FIFO\work\testbench\wb_model_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/testbench/sd_controller_top_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/testbench/sd_controller_top_tb.v|
!i113 0
R11
R0
vsd_controller_wb
Z16 !s110 1511658671
!i10b 1
!s100 ]7e_g3nC745me;gZTKbBG3
IliUIgd6gSY9C36UnI7@MN1
R2
R3
R13
8N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_controller_wb.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_controller_wb.v
L0 2
R7
r1
!s85 0
31
R14
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v2_with_makefile_FIFO\work\rtl-DMA\sd_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_controller_wb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_controller_wb.v|
!i113 0
R11
R0
vsd_counter
R1
!i10b 1
!s100 zje62bb551?Y;_KC]@EPO3
I<hlzHUEGK9g?VJ5KZcSDi3
R2
R3
R4
R5
R6
L0 721
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
vsd_crc_16
R16
!i10b 1
!s100 Kg>ekYRd@14O7Fzci`QPh2
IgMC;Cd4J_N6RPZnLil9ic3
R2
R3
R13
8N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_crc_16.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_crc_16.v
L0 8
R7
r1
!s85 0
31
Z17 !s108 1511658671.000000
!s107 N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_crc_16.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_crc_16.v|
!i113 0
R11
R0
vsd_crc_7
R16
!i10b 1
!s100 hD]m>^Ua:AMFnU]bB8cM02
I9`1JCXX39Q;kbPNKnRPZX3
R2
R3
R13
8N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_crc_7.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_crc_7.v
L0 1
R7
r1
!s85 0
31
R17
!s107 N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_crc_7.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_crc_7.v|
!i113 0
R11
R0
vsd_data_master
R16
!i10b 1
!s100 PN@ga^KW4b91A0:Y8_Aj_3
IU^8ogz0oe141YXg]B1[JL3
R2
R3
w1511463768
8N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_data_master.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_data_master.v
L0 3
R7
r1
!s85 0
31
R17
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v2_with_makefile_FIFO\work\rtl-DMA\sd_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_data_master.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_data_master.v|
!i113 0
R11
R0
vsd_data_phy
R1
!i10b 1
!s100 SV@L5k>[cM0BcY[ekIb3F1
IchRSaGa8?G@[41Mc]NO;90
R2
R3
R4
R5
R6
L0 861
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
vsd_data_serial_host
R16
!i10b 1
!s100 CQz`ZE9k5[23LnW=B48Pg1
IXV23E8<2JYiegn;[65dDV2
R2
R3
w1511463770
8N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_data_serial_host.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_data_serial_host.v
L0 6
R7
r1
!s85 0
31
R17
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v2_with_makefile_FIFO\work\rtl-DMA\sd_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_data_serial_host.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_data_serial_host.v|
!i113 0
R11
R0
vsd_fifo
R1
!i10b 1
!s100 O4XJ@i=6C;AZ4kRdOhV1L0
IzHj<QG<OI@z2kcn6a:Pef0
R2
R3
R4
R5
R6
L0 546
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
vsd_fifo_rx_filler
Z18 !s110 1511658672
!i10b 1
!s100 OfVRcR;PNV6d4`Yi:K7321
IJOIS@E3QQI<SmmIno1f553
R2
R3
w1511463930
8N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_fifo_rx_filler.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_fifo_rx_filler.v
L0 4
R7
r1
!s85 0
31
R17
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v2_with_makefile_FIFO\work\rtl-DMA\sd_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_fifo_rx_filler.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_fifo_rx_filler.v|
!i113 0
R11
R0
vsd_fifo_tx_filler
R18
!i10b 1
!s100 f88HB0>MdTR47VAiCK4bY3
IzY=]lJlBhK2oe<A=gNLSE0
R2
R3
R13
8N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_fifo_tx_filler.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_fifo_tx_filler.v
L0 3
R7
r1
!s85 0
31
Z19 !s108 1511658672.000000
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v2_with_makefile_FIFO\work\rtl-DMA\sd_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_fifo_tx_filler.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_fifo_tx_filler.v|
!i113 0
R11
R0
vsd_rx_fifo
R18
!i10b 1
!s100 ;Rg9heD1a2nZ`CD>SKkSl0
IW5;V0>lBJ5Y@:CN]<alM13
R2
R3
w1511462851
8N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_rx_fifo.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_rx_fifo.v
L0 4
R7
r1
!s85 0
31
R19
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v2_with_makefile_FIFO\work\rtl-DMA\sd_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_rx_fifo.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_rx_fifo.v|
!i113 0
R11
R0
vsd_rx_fifo_tb
R1
!i10b 1
!s100 Z1g]N=GEQg><IQcNgM42M1
I3IA8ed41zOg9iAL7RF8220
R2
R3
R13
8N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_rx_fifo_tb.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_rx_fifo_tb.v
L0 5
R7
r1
!s85 0
31
R8
!s107 N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_rx_fifo_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_rx_fifo_tb.v|
!i113 0
R11
R0
vsd_tx_fifo
R1
!i10b 1
!s100 Bh[nV7hAAngdGO<`nkKJ72
IkaHGjbWc:_<RR5<X3hBBS1
R2
R3
w1511462986
8N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_tx_fifo.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_tx_fifo.v
L0 4
R7
r1
!s85 0
31
R8
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v2_with_makefile_FIFO\work\rtl-DMA\sd_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_tx_fifo.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sd_tx_fifo.v|
!i113 0
R11
R0
vsdc_controller
R1
!i10b 1
!s100 ^>4jQ>P?@kI>X0L9[?i:I0
I>o9kIc3>E41PhR6608P4G3
R2
R3
R13
8N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sdc_controller.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sdc_controller.v
L0 43
R7
r1
!s85 0
31
R8
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v2_with_makefile_FIFO\work\rtl-DMA\sd_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sdc_controller.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/rtl-DMA/sdc_controller.v|
!i113 0
R11
R0
vsdModel
R15
!i10b 1
!s100 5QG;co=6_`z[]<ZY5l`>X1
IilzEk`2=0E[gjQ<ZV1@_I3
R2
R3
w1511464610
8N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/testbench/sdModel.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/testbench/sdModel.v
L0 20
R7
r1
!s85 0
31
!s108 1511658674.000000
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v2_with_makefile_FIFO\work\testbench\sd_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/testbench/sdModel.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/testbench/sdModel.v|
!i113 0
R11
R0
nsd@model
vversatile_fifo_async_cmp
R1
!i10b 1
!s100 DYCAFecJJ@P9ZOa55;L<V3
I57nOUK^WTT3e]96_@YW]Q0
R2
R3
R4
R5
R6
L0 747
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
vversatile_fifo_dptam_dw
R1
!i10b 1
!s100 _OnjVQ?z5MFP2UeYjF`Jd1
I1S;Cl4zg1o57z0db@Z44:3
R2
R3
R4
R5
R6
L0 1208
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
vWB_BUS_MON
Z20 !s110 1511658675
!i10b 1
!s100 e7hSMJ4h:5U?@GUVU4iYb2
IU_MWhWZIT4TPiCDiA0Ad30
R2
R3
Z21 w1240957378
8N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/testbench/wb_bus_mon.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/testbench/wb_bus_mon.v
L0 68
R7
r1
!s85 0
31
Z22 !s108 1511658675.000000
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v2_with_makefile_FIFO\work\testbench\wb_model_defines.v|N:\ECE_571_Final_Project\Existing_verilog_test_v2_with_makefile_FIFO\work\testbench\timescale.v|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/testbench/wb_bus_mon.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/testbench/wb_bus_mon.v|
!i113 0
R11
R0
n@w@b_@b@u@s_@m@o@n
vWB_MASTER32
R20
!i10b 1
!s100 kKoWMK38zJ::X3lYYfTL^2
IQ5KbEigfO:SjPRG]koPZ00
R2
R3
R21
8N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/testbench/wb_master32.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/testbench/wb_master32.v
L0 58
R7
r1
!s85 0
31
R22
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v2_with_makefile_FIFO\work\testbench\timescale.v|N:\ECE_571_Final_Project\Existing_verilog_test_v2_with_makefile_FIFO\work\testbench\wb_model_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/testbench/wb_master32.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/testbench/wb_master32.v|
!i113 0
R11
R0
n@w@b_@m@a@s@t@e@r32
vWB_MASTER_BEHAVIORAL
R20
!i10b 1
!s100 kQ:_Q:@`I8LYdiAKeT[BA1
In4eg5Gg:TIIggIaZZO2cm3
R2
R3
R21
8N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/testbench/wb_master_behavioral.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/testbench/wb_master_behavioral.v
L0 56
R7
r1
!s85 0
31
R22
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v2_with_makefile_FIFO\work\testbench\timescale.v|N:\ECE_571_Final_Project\Existing_verilog_test_v2_with_makefile_FIFO\work\testbench\wb_model_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v2_with_makefile_FIFO/work/testbench/wb_master_behavioral.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Fina