#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Sep 22 01:38:27 2022
# Process ID: 2232
# Current directory: C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14308 C:\TDD\lab03spi-g03\Ejercicios\Proyectos\Ejercicio1\vivado_project.xpr
# Log file: C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio1/vivado.log
# Journal file: C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio1/vivado_project.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Repo/lab03spi-g03/Ejercicios/Proyectos/Ejercicio1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 640.977 ; gain = 71.113
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xci'
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_module_7seg_v3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-2507] parameter declaration becomes local in module_leds_rgb with formal parameter declaration list [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_leds_rgb.sv:39]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.441 ; gain = 195.277
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module_7seg_v3' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/top_module_7seg_v3.sv:23]
	Parameter PERIODO_ANODO bound to: 0.001000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'WCLK' [C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio1/.Xil/Vivado-2232-DESKTOP-07VUEC3/realtime/WCLK_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'WCLK' (1#1) [C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio1/.Xil/Vivado-2232-DESKTOP-07VUEC3/realtime/WCLK_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'module_clock_mux_divider' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_clock_mux_divider.sv:23]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_clock_mux_divider.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'module_clock_mux_divider' (2#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_clock_mux_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_view_display' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_view_display.sv:23]
	Parameter NUM_BITS bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'module_pseudo_random' [C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio1/vivado_project.srcs/sources_1/new/module_pseudo_random.sv:28]
	Parameter NUM_BITS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'module_pseudo_random' (3#1) [C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio1/vivado_project.srcs/sources_1/new/module_pseudo_random.sv:28]
INFO: [Synth 8-6157] synthesizing module 'module_bebe_sweept' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_bebe_sweept.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_bebe_sweept' (4#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_bebe_sweept.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_view_display' (5#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_view_display.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_registros' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_registros.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_register_pp' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_register_pp.sv:23]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_register_pp.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'module_register_pp' (6#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_register_pp.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_registros' (7#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_registros.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_seg7_control' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_seg7_control.sv:23]
	Parameter PERIODO bound to: 0.001000 - type: float 
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_seg7_control.sv:69]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_seg7_control.sv:115]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_seg7_control.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'module_seg7_control' (8#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_seg7_control.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_control_led_rgb' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_control_led_rgb.sv:23]
	Parameter PERIODO bound to: 0.001000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'module_leds_rgb' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_leds_rgb.sv:23]
	Parameter PERIODO bound to: 0.001000 - type: float 
	Parameter OFF bound to: 0 - type: integer 
	Parameter ROJO bound to: 1 - type: integer 
	Parameter VERDE bound to: 2 - type: integer 
	Parameter AZUL bound to: 3 - type: integer 
	Parameter AMARILLO bound to: 4 - type: integer 
	Parameter CIAN bound to: 5 - type: integer 
	Parameter MAGENTA bound to: 6 - type: integer 
	Parameter BLANCO bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_leds_rgb.sv:77]
INFO: [Synth 8-155] case statement is not full and has no default [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_leds_rgb.sv:85]
INFO: [Synth 8-155] case statement is not full and has no default [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_leds_rgb.sv:93]
INFO: [Synth 8-155] case statement is not full and has no default [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_leds_rgb.sv:101]
INFO: [Synth 8-155] case statement is not full and has no default [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_leds_rgb.sv:109]
INFO: [Synth 8-155] case statement is not full and has no default [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_leds_rgb.sv:117]
INFO: [Synth 8-155] case statement is not full and has no default [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_leds_rgb.sv:125]
INFO: [Synth 8-155] case statement is not full and has no default [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_leds_rgb.sv:133]
WARNING: [Synth 8-567] referenced signal 'color_i' should be on the sensitivity list [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_leds_rgb.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'module_leds_rgb' (9#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_leds_rgb.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_control_led_rgb' (10#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_control_led_rgb.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module_7seg_v3' (11#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/top_module_7seg_v3.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1145.594 ; gain = 226.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1145.594 ; gain = 226.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1145.594 ; gain = 226.430
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.dcp' for cell 'generate_clock_10Mhz'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK_board.xdc] for cell 'generate_clock_10Mhz/inst'
Finished Parsing XDC File [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK_board.xdc] for cell 'generate_clock_10Mhz/inst'
Parsing XDC File [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xdc] for cell 'generate_clock_10Mhz/inst'
Finished Parsing XDC File [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xdc] for cell 'generate_clock_10Mhz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_7seg_v3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_7seg_v3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc]
WARNING: [Vivado 12-584] No ports matched 'periodos_pi[2]'. [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'periodos_pi[2]'. [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc:21]
WARNING: [Vivado 12-508] No pins matched 'generate_clock_10Mhz/clk_10Mhz'. [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc:724]
INFO: [Timing 38-2] Deriving generated clocks [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc:725]
WARNING: [Vivado 12-627] No clocks matched 'pllclk'. [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc:725]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc:725]
Finished Parsing XDC File [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_module_7seg_v3_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1289.617 ; gain = 370.453
55 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 1289.617 ; gain = 602.922
write_schematic -format pdf -orientation landscape C:/Users/rjesu/Desktop/esq1.pdf
C:/Users/rjesu/Desktop/esq1.pdf
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xci'
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK_board.xdc] for cell 'generate_clock_10Mhz/inst'
Finished Parsing XDC File [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK_board.xdc] for cell 'generate_clock_10Mhz/inst'
Parsing XDC File [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xdc] for cell 'generate_clock_10Mhz/inst'
Finished Parsing XDC File [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xdc] for cell 'generate_clock_10Mhz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_7seg_v3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_7seg_v3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc]
WARNING: [Vivado 12-584] No ports matched 'periodos_pi[2]'. [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'periodos_pi[2]'. [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc:21]
WARNING: [Vivado 12-508] No pins matched 'generate_clock_10Mhz/clk_10Mhz'. [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc:724]
INFO: [Timing 38-2] Deriving generated clocks [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc:725]
WARNING: [Vivado 12-627] No clocks matched 'pllclk'. [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc:725]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc:725]
Finished Parsing XDC File [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_module_7seg_v3_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1328.570 ; gain = 25.445
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xci'
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK_board.xdc] for cell 'generate_clock_10Mhz/inst'
Finished Parsing XDC File [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK_board.xdc] for cell 'generate_clock_10Mhz/inst'
Parsing XDC File [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xdc] for cell 'generate_clock_10Mhz/inst'
Finished Parsing XDC File [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xdc] for cell 'generate_clock_10Mhz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_7seg_v3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_7seg_v3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc]
WARNING: [Vivado 12-584] No ports matched 'periodos_pi[2]'. [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'periodos_pi[2]'. [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc:21]
WARNING: [Vivado 12-508] No pins matched 'generate_clock_10Mhz/clk_10Mhz'. [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc:724]
INFO: [Timing 38-2] Deriving generated clocks [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc:725]
WARNING: [Vivado 12-627] No clocks matched 'pllclk'. [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc:725]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc:725]
Finished Parsing XDC File [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_module_7seg_v3_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xci'
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in module_leds_rgb with formal parameter declaration list [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_leds_rgb.sv:39]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1432.559 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module_7seg_v3' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/top_module_7seg_v3.sv:23]
	Parameter PERIODO_ANODO bound to: 0.001000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'WCLK' [C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio1/.Xil/Vivado-2232-DESKTOP-07VUEC3/realtime/WCLK_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'WCLK' (1#1) [C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio1/.Xil/Vivado-2232-DESKTOP-07VUEC3/realtime/WCLK_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'module_clock_mux_divider' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_clock_mux_divider.sv:23]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_clock_mux_divider.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'module_clock_mux_divider' (2#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_clock_mux_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_view_display' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_view_display.sv:23]
	Parameter NUM_BITS bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'module_pseudo_random' [C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio1/vivado_project.srcs/sources_1/new/module_pseudo_random.sv:28]
	Parameter NUM_BITS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'module_pseudo_random' (3#1) [C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio1/vivado_project.srcs/sources_1/new/module_pseudo_random.sv:28]
INFO: [Synth 8-6157] synthesizing module 'module_bebe_sweept' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_bebe_sweept.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_bebe_sweept' (4#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_bebe_sweept.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_view_display' (5#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_view_display.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_registros' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_registros.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_register_pp' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_register_pp.sv:23]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_register_pp.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'module_register_pp' (6#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_register_pp.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_registros' (7#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_registros.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_seg7_control' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_seg7_control.sv:23]
	Parameter PERIODO bound to: 0.001000 - type: float 
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_seg7_control.sv:69]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_seg7_control.sv:115]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_seg7_control.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'module_seg7_control' (8#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_seg7_control.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_control_led_rgb' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_control_led_rgb.sv:23]
	Parameter PERIODO bound to: 0.001000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'module_leds_rgb' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_leds_rgb.sv:23]
	Parameter PERIODO bound to: 0.001000 - type: float 
	Parameter OFF bound to: 0 - type: integer 
	Parameter ROJO bound to: 1 - type: integer 
	Parameter VERDE bound to: 2 - type: integer 
	Parameter AZUL bound to: 3 - type: integer 
	Parameter AMARILLO bound to: 4 - type: integer 
	Parameter CIAN bound to: 5 - type: integer 
	Parameter MAGENTA bound to: 6 - type: integer 
	Parameter BLANCO bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_leds_rgb.sv:77]
INFO: [Synth 8-155] case statement is not full and has no default [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_leds_rgb.sv:85]
INFO: [Synth 8-155] case statement is not full and has no default [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_leds_rgb.sv:93]
INFO: [Synth 8-155] case statement is not full and has no default [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_leds_rgb.sv:101]
INFO: [Synth 8-155] case statement is not full and has no default [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_leds_rgb.sv:109]
INFO: [Synth 8-155] case statement is not full and has no default [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_leds_rgb.sv:117]
INFO: [Synth 8-155] case statement is not full and has no default [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_leds_rgb.sv:125]
INFO: [Synth 8-155] case statement is not full and has no default [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_leds_rgb.sv:133]
WARNING: [Synth 8-567] referenced signal 'color_i' should be on the sensitivity list [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_leds_rgb.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'module_leds_rgb' (9#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_leds_rgb.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_control_led_rgb' (10#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/module_control_led_rgb.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module_7seg_v3' (11#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio1/top_module_7seg_v3.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1446.875 ; gain = 14.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1469.750 ; gain = 37.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1469.750 ; gain = 37.191
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.dcp' for cell 'generate_clock_10Mhz'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK_board.xdc] for cell 'generate_clock_10Mhz/inst'
Finished Parsing XDC File [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK_board.xdc] for cell 'generate_clock_10Mhz/inst'
Parsing XDC File [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xdc] for cell 'generate_clock_10Mhz/inst'
Finished Parsing XDC File [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xdc] for cell 'generate_clock_10Mhz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_7seg_v3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_7seg_v3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc]
WARNING: [Vivado 12-584] No ports matched 'periodos_pi[2]'. [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'periodos_pi[2]'. [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc:21]
WARNING: [Vivado 12-508] No pins matched 'generate_clock_10Mhz/clk_10Mhz'. [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc:724]
INFO: [Timing 38-2] Deriving generated clocks [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc:725]
WARNING: [Vivado 12-627] No clocks matched 'pllclk'. [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc:725]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc:725]
Finished Parsing XDC File [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_7seg_v3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_module_7seg_v3_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1565.633 ; gain = 133.074
write_schematic -format pdf -orientation landscape C:/Users/rjesu/Desktop/schematic.pdf
C:/Users/rjesu/Desktop/schematic.pdf
write_schematic -format pdf -orientation portrait -force C:/Users/rjesu/Desktop/schematic.pdf
C:/Users/rjesu/Desktop/schematic.pdf
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 22 05:57:53 2022...
