[
    {
        "ports": [
            {
                "direction": "Input",
                "name": "a",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "b",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "c",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            }
        ],
        "topModule": "and2"
    }
]
