

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Fri Aug  2 18:56:29 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       W_Row_pipeline_ap_v2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.637|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  172305|  172305|  172305|  172305|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter2_Loop     |  172304|  172304|        89|          -|          -|  1936|    no    |
        | + Row_Loop_Col_Loop_Filter2_Loop.1  |       6|       6|         1|          -|          -|     6|    no    |
        | + W_Row_Loop                        |      46|      46|        19|         14|          1|     3|    yes   |
        | + Row_Loop_Col_Loop_Filter2_Loop.3  |      30|      30|         5|          -|          -|     6|    no    |
        +-------------------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 14, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 14, D = 19, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 4 5 
5 --> 24 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 5 
24 --> 25 
25 --> 26 30 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 25 
30 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_5), !map !7"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_4), !map !14"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_3), !map !20"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_2), !map !26"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_1), !map !32"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_0), !map !38"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1936 x float]* %conv_out), !map !44"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"   --->   Operation 38 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%w_sumf = alloca [6 x float], align 16" [conv/conv.cpp:48]   --->   Operation 39 'alloca' 'w_sumf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%w_sumf_addr_2 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 0" [conv/conv.cpp:71]   --->   Operation 40 'getelementptr' 'w_sumf_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%w_sumf_addr_3 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 1" [conv/conv.cpp:71]   --->   Operation 41 'getelementptr' 'w_sumf_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%w_sumf_addr_4 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 2" [conv/conv.cpp:71]   --->   Operation 42 'getelementptr' 'w_sumf_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%w_sumf_addr_5 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 3" [conv/conv.cpp:71]   --->   Operation 43 'getelementptr' 'w_sumf_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%w_sumf_addr_6 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 4" [conv/conv.cpp:71]   --->   Operation 44 'getelementptr' 'w_sumf_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%w_sumf_addr_7 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 5" [conv/conv.cpp:71]   --->   Operation 45 'getelementptr' 'w_sumf_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.76ns)   --->   "br label %1" [conv/conv.cpp:51]   --->   Operation 46 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.10>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i11 [ 0, %0 ], [ %add_ln51, %Filter2_Loop_end ]" [conv/conv.cpp:51]   --->   Operation 47 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln79_1, %Filter2_Loop_end ]" [conv/conv.cpp:79]   --->   Operation 48 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %0 ], [ %select_ln54, %Filter2_Loop_end ]" [conv/conv.cpp:54]   --->   Operation 49 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %select_ln79_5, %Filter2_Loop_end ]" [conv/conv.cpp:79]   --->   Operation 50 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %0 ], [ %f, %Filter2_Loop_end ]"   --->   Operation 51 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [conv/conv.cpp:71]   --->   Operation 52 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.73ns)   --->   "%add_ln71_2 = add i4 %c_0, 2" [conv/conv.cpp:71]   --->   Operation 53 'add' 'add_ln71_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.88ns)   --->   "%icmp_ln51 = icmp eq i11 %indvar_flatten21, -112" [conv/conv.cpp:51]   --->   Operation 54 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.63ns)   --->   "%add_ln51 = add i11 %indvar_flatten21, 1" [conv/conv.cpp:51]   --->   Operation 55 'add' 'add_ln51' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %5, label %Filter2_Loop_begin" [conv/conv.cpp:51]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.66ns)   --->   "%icmp_ln54 = icmp eq i9 %indvar_flatten, 176" [conv/conv.cpp:54]   --->   Operation 57 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln51)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.02ns)   --->   "%select_ln79 = select i1 %icmp_ln54, i4 0, i4 %c_0" [conv/conv.cpp:79]   --->   Operation 58 'select' 'select_ln79' <Predicate = (!icmp_ln51)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_6)   --->   "%select_ln79_2 = select i1 %icmp_ln54, i4 1, i4 %c" [conv/conv.cpp:79]   --->   Operation 59 'select' 'select_ln79_2' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_7)   --->   "%select_ln79_3 = select i1 %icmp_ln54, i4 2, i4 %add_ln71_2" [conv/conv.cpp:79]   --->   Operation 60 'select' 'select_ln79_3' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln79)   --->   "%xor_ln79 = xor i1 %icmp_ln54, true" [conv/conv.cpp:79]   --->   Operation 61 'xor' 'xor_ln79' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.36ns)   --->   "%icmp_ln57 = icmp eq i5 %f_0, -16" [conv/conv.cpp:57]   --->   Operation 62 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln51)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln79 = and i1 %icmp_ln57, %xor_ln79" [conv/conv.cpp:79]   --->   Operation 63 'and' 'and_ln79' <Predicate = (!icmp_ln51)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.73ns)   --->   "%add_ln71_3 = add i4 %select_ln79, 1" [conv/conv.cpp:71]   --->   Operation 64 'add' 'add_ln71_3' <Predicate = (!icmp_ln51)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_4)   --->   "%or_ln79 = or i1 %and_ln79, %icmp_ln54" [conv/conv.cpp:79]   --->   Operation 65 'or' 'or_ln79' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln79_4 = select i1 %or_ln79, i5 0, i5 %f_0" [conv/conv.cpp:79]   --->   Operation 66 'select' 'select_ln79_4' <Predicate = (!icmp_ln51)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.02ns)   --->   "%select_ln79_5 = select i1 %and_ln79, i4 %add_ln71_3, i4 %select_ln79" [conv/conv.cpp:79]   --->   Operation 67 'select' 'select_ln79_5' <Predicate = (!icmp_ln51)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.73ns)   --->   "%add_ln71_4 = add i4 %select_ln79, 2" [conv/conv.cpp:71]   --->   Operation 68 'add' 'add_ln71_4' <Predicate = (!icmp_ln51)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln79_6 = select i1 %and_ln79, i4 %add_ln71_4, i4 %select_ln79_2" [conv/conv.cpp:79]   --->   Operation 69 'select' 'select_ln79_6' <Predicate = (!icmp_ln51)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.73ns)   --->   "%add_ln71_5 = add i4 %select_ln79, 3" [conv/conv.cpp:71]   --->   Operation 70 'add' 'add_ln71_5' <Predicate = (!icmp_ln51)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln79_7 = select i1 %and_ln79, i4 %add_ln71_5, i4 %select_ln79_3" [conv/conv.cpp:79]   --->   Operation 71 'select' 'select_ln79_7' <Predicate = (!icmp_ln51)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i5 %select_ln79_4 to i64" [conv/conv.cpp:59]   --->   Operation 72 'zext' 'zext_ln59' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%conv_bias_addr = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln59" [conv/conv.cpp:59]   --->   Operation 73 'getelementptr' 'conv_bias_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%w_sum = load float* %conv_bias_addr, align 4" [conv/conv.cpp:59]   --->   Operation 74 'load' 'w_sum' <Predicate = (!icmp_ln51)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "ret void" [conv/conv.cpp:85]   --->   Operation 75 'ret' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 10.6>
ST_3 : Operation 76 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [conv/conv.cpp:51]   --->   Operation 76 'add' 'r' <Predicate = (icmp_ln54)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 77 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1936, i64 1936, i64 1936)"   --->   Operation 78 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.02ns)   --->   "%select_ln79_1 = select i1 %icmp_ln54, i4 %r, i4 %r_0" [conv/conv.cpp:79]   --->   Operation 79 'select' 'select_ln79_1' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i4 %select_ln79_1 to i8" [conv/conv.cpp:79]   --->   Operation 80 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (3.36ns) (grouped into DSP with root node add_ln79)   --->   "%mul_ln79 = mul i8 %zext_ln79, 11" [conv/conv.cpp:79]   --->   Operation 81 'mul' 'mul_ln79' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter2_Loo)"   --->   Operation 82 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i4 %select_ln79_5 to i8" [conv/conv.cpp:79]   --->   Operation 83 'zext' 'zext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln79 = add i8 %zext_ln79_1, %mul_ln79" [conv/conv.cpp:79]   --->   Operation 84 'add' 'add_ln79' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln79, i4 0)" [conv/conv.cpp:71]   --->   Operation 85 'bitconcatenate' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i4 %select_ln79_6 to i8" [conv/conv.cpp:79]   --->   Operation 86 'zext' 'zext_ln79_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln79_3 = zext i4 %select_ln79_7 to i8" [conv/conv.cpp:79]   --->   Operation 87 'zext' 'zext_ln79_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind" [conv/conv.cpp:58]   --->   Operation 88 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str4) nounwind" [conv/conv.cpp:58]   --->   Operation 89 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln79_4 = zext i5 %select_ln79_4 to i7" [conv/conv.cpp:79]   --->   Operation 90 'zext' 'zext_ln79_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln79_5 = zext i5 %select_ln79_4 to i12" [conv/conv.cpp:79]   --->   Operation 91 'zext' 'zext_ln79_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.54ns)   --->   "%add_ln79_1 = add i12 %zext_ln79_5, %tmp_2_cast" [conv/conv.cpp:79]   --->   Operation 92 'add' 'add_ln79_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln79_6 = zext i12 %add_ln79_1 to i64" [conv/conv.cpp:79]   --->   Operation 93 'zext' 'zext_ln79_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln79_6" [conv/conv.cpp:79]   --->   Operation 94 'getelementptr' 'conv_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/2] (3.25ns)   --->   "%w_sum = load float* %conv_bias_addr, align 4" [conv/conv.cpp:59]   --->   Operation 95 'load' 'w_sum' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 96 [1/1] (1.76ns)   --->   "br label %2" [conv/conv.cpp:60]   --->   Operation 96 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%ch_0 = phi i3 [ 0, %Filter2_Loop_begin ], [ %ch, %3 ]"   --->   Operation 97 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.13ns)   --->   "%icmp_ln60 = icmp eq i3 %ch_0, -2" [conv/conv.cpp:60]   --->   Operation 98 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 99 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (1.65ns)   --->   "%ch = add i3 %ch_0, 1" [conv/conv.cpp:60]   --->   Operation 100 'add' 'ch' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %.preheader1.preheader, label %3" [conv/conv.cpp:60]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i3 %ch_0 to i64" [conv/conv.cpp:61]   --->   Operation 102 'zext' 'zext_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%w_sumf_addr = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 %zext_ln61" [conv/conv.cpp:61]   --->   Operation 103 'getelementptr' 'w_sumf_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %w_sumf_addr, align 4" [conv/conv.cpp:61]   --->   Operation 104 'store' <Predicate = (!icmp_ln60)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "br label %2" [conv/conv.cpp:60]   --->   Operation 105 'br' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (1.76ns)   --->   "br label %.preheader1" [conv/conv.cpp:63]   --->   Operation 106 'br' <Predicate = (icmp_ln60)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 10.3>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ %wr, %W_Row_Loop ], [ 0, %.preheader1.preheader ]"   --->   Operation 107 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.95ns)   --->   "%icmp_ln63 = icmp eq i2 %wr_0, -1" [conv/conv.cpp:63]   --->   Operation 108 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 109 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [conv/conv.cpp:63]   --->   Operation 110 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %.preheader.preheader, label %W_Row_Loop" [conv/conv.cpp:63]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i2 %wr_0 to i4" [conv/conv.cpp:63]   --->   Operation 112 'zext' 'zext_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_7 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %wr_0, i4 0)" [conv/conv.cpp:71]   --->   Operation 113 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i6 %tmp_7 to i7" [conv/conv.cpp:71]   --->   Operation 114 'zext' 'zext_ln71' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (1.82ns)   --->   "%add_ln71_6 = add i7 %zext_ln79_4, %zext_ln71" [conv/conv.cpp:71]   --->   Operation 115 'add' 'add_ln71_6' <Predicate = (!icmp_ln63)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i7 %add_ln71_6 to i64" [conv/conv.cpp:71]   --->   Operation 116 'zext' 'zext_ln71_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%conv_weights_0_0_add = getelementptr [48 x float]* @conv_weights_0_0, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 117 'getelementptr' 'conv_weights_0_0_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%conv_weights_0_1_add = getelementptr [48 x float]* @conv_weights_0_1, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 118 'getelementptr' 'conv_weights_0_1_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%conv_weights_0_2_add = getelementptr [48 x float]* @conv_weights_0_2, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 119 'getelementptr' 'conv_weights_0_2_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%conv_weights_0_3_add = getelementptr [48 x float]* @conv_weights_0_3, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 120 'getelementptr' 'conv_weights_0_3_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%conv_weights_0_4_add = getelementptr [48 x float]* @conv_weights_0_4, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 121 'getelementptr' 'conv_weights_0_4_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%conv_weights_0_5_add = getelementptr [48 x float]* @conv_weights_0_5, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 122 'getelementptr' 'conv_weights_0_5_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%conv_weights_1_0_add = getelementptr [48 x float]* @conv_weights_1_0, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 123 'getelementptr' 'conv_weights_1_0_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%conv_weights_1_1_add = getelementptr [48 x float]* @conv_weights_1_1, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 124 'getelementptr' 'conv_weights_1_1_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%conv_weights_1_2_add = getelementptr [48 x float]* @conv_weights_1_2, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 125 'getelementptr' 'conv_weights_1_2_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%conv_weights_1_3_add = getelementptr [48 x float]* @conv_weights_1_3, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 126 'getelementptr' 'conv_weights_1_3_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%conv_weights_1_4_add = getelementptr [48 x float]* @conv_weights_1_4, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 127 'getelementptr' 'conv_weights_1_4_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%conv_weights_1_5_add = getelementptr [48 x float]* @conv_weights_1_5, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 128 'getelementptr' 'conv_weights_1_5_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%conv_weights_2_0_add = getelementptr [48 x float]* @conv_weights_2_0, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 129 'getelementptr' 'conv_weights_2_0_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%conv_weights_2_1_add = getelementptr [48 x float]* @conv_weights_2_1, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 130 'getelementptr' 'conv_weights_2_1_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%conv_weights_2_2_add = getelementptr [48 x float]* @conv_weights_2_2, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 131 'getelementptr' 'conv_weights_2_2_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%conv_weights_2_3_add = getelementptr [48 x float]* @conv_weights_2_3, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 132 'getelementptr' 'conv_weights_2_3_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%conv_weights_2_4_add = getelementptr [48 x float]* @conv_weights_2_4, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 133 'getelementptr' 'conv_weights_2_4_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%conv_weights_2_5_add = getelementptr [48 x float]* @conv_weights_2_5, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 134 'getelementptr' 'conv_weights_2_5_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (1.73ns)   --->   "%add_ln71 = add i4 %select_ln79_1, %zext_ln63" [conv/conv.cpp:71]   --->   Operation 135 'add' 'add_ln71' <Predicate = (!icmp_ln63)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln71_2 = zext i4 %add_ln71 to i8" [conv/conv.cpp:71]   --->   Operation 136 'zext' 'zext_ln71_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (3.49ns)   --->   "%mul_ln71 = mul i8 %zext_ln71_2, 13" [conv/conv.cpp:71]   --->   Operation 137 'mul' 'mul_ln71' <Predicate = (!icmp_ln63)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (1.91ns)   --->   "%add_ln71_7 = add i8 %zext_ln79_1, %mul_ln71" [conv/conv.cpp:71]   --->   Operation 138 'add' 'add_ln71_7' <Predicate = (!icmp_ln63)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln71_3 = zext i8 %add_ln71_7 to i64" [conv/conv.cpp:71]   --->   Operation 139 'zext' 'zext_ln71_3' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [169 x float]* %input_0, i64 0, i64 %zext_ln71_3" [conv/conv.cpp:71]   --->   Operation 140 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (1.91ns)   --->   "%add_ln71_8 = add i8 %zext_ln79_2, %mul_ln71" [conv/conv.cpp:71]   --->   Operation 141 'add' 'add_ln71_8' <Predicate = (!icmp_ln63)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln71_4 = zext i8 %add_ln71_8 to i64" [conv/conv.cpp:71]   --->   Operation 142 'zext' 'zext_ln71_4' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr [169 x float]* %input_0, i64 0, i64 %zext_ln71_4" [conv/conv.cpp:71]   --->   Operation 143 'getelementptr' 'input_0_addr_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (1.91ns)   --->   "%add_ln71_9 = add i8 %zext_ln79_3, %mul_ln71" [conv/conv.cpp:71]   --->   Operation 144 'add' 'add_ln71_9' <Predicate = (!icmp_ln63)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr [169 x float]* %input_1, i64 0, i64 %zext_ln71_3" [conv/conv.cpp:71]   --->   Operation 145 'getelementptr' 'input_1_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%input_1_addr_1 = getelementptr [169 x float]* %input_1, i64 0, i64 %zext_ln71_4" [conv/conv.cpp:71]   --->   Operation 146 'getelementptr' 'input_1_addr_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr [169 x float]* %input_2, i64 0, i64 %zext_ln71_3" [conv/conv.cpp:71]   --->   Operation 147 'getelementptr' 'input_2_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%input_2_addr_1 = getelementptr [169 x float]* %input_2, i64 0, i64 %zext_ln71_4" [conv/conv.cpp:71]   --->   Operation 148 'getelementptr' 'input_2_addr_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr [169 x float]* %input_3, i64 0, i64 %zext_ln71_3" [conv/conv.cpp:71]   --->   Operation 149 'getelementptr' 'input_3_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%input_3_addr_1 = getelementptr [169 x float]* %input_3, i64 0, i64 %zext_ln71_4" [conv/conv.cpp:71]   --->   Operation 150 'getelementptr' 'input_3_addr_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%input_4_addr = getelementptr [169 x float]* %input_4, i64 0, i64 %zext_ln71_3" [conv/conv.cpp:71]   --->   Operation 151 'getelementptr' 'input_4_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%input_4_addr_1 = getelementptr [169 x float]* %input_4, i64 0, i64 %zext_ln71_4" [conv/conv.cpp:71]   --->   Operation 152 'getelementptr' 'input_4_addr_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%input_5_addr = getelementptr [169 x float]* %input_5, i64 0, i64 %zext_ln71_3" [conv/conv.cpp:71]   --->   Operation 153 'getelementptr' 'input_5_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%input_5_addr_1 = getelementptr [169 x float]* %input_5, i64 0, i64 %zext_ln71_4" [conv/conv.cpp:71]   --->   Operation 154 'getelementptr' 'input_5_addr_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 155 [2/2] (3.25ns)   --->   "%conv_weights_0_0_loa = load float* %conv_weights_0_0_add, align 4" [conv/conv.cpp:71]   --->   Operation 155 'load' 'conv_weights_0_0_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 156 [2/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [conv/conv.cpp:71]   --->   Operation 156 'load' 'input_0_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 157 [2/2] (3.25ns)   --->   "%conv_weights_0_1_loa = load float* %conv_weights_0_1_add, align 4" [conv/conv.cpp:71]   --->   Operation 157 'load' 'conv_weights_0_1_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 158 [2/2] (3.25ns)   --->   "%input_1_load = load float* %input_1_addr, align 4" [conv/conv.cpp:71]   --->   Operation 158 'load' 'input_1_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 159 [2/2] (3.25ns)   --->   "%conv_weights_0_2_loa = load float* %conv_weights_0_2_add, align 4" [conv/conv.cpp:71]   --->   Operation 159 'load' 'conv_weights_0_2_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 160 [2/2] (3.25ns)   --->   "%input_2_load = load float* %input_2_addr, align 4" [conv/conv.cpp:71]   --->   Operation 160 'load' 'input_2_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 161 [2/2] (3.25ns)   --->   "%conv_weights_0_3_loa = load float* %conv_weights_0_3_add, align 4" [conv/conv.cpp:71]   --->   Operation 161 'load' 'conv_weights_0_3_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 162 [2/2] (3.25ns)   --->   "%input_3_load = load float* %input_3_addr, align 4" [conv/conv.cpp:71]   --->   Operation 162 'load' 'input_3_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 163 [2/2] (3.25ns)   --->   "%conv_weights_0_4_loa = load float* %conv_weights_0_4_add, align 4" [conv/conv.cpp:71]   --->   Operation 163 'load' 'conv_weights_0_4_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 164 [2/2] (3.25ns)   --->   "%input_4_load = load float* %input_4_addr, align 4" [conv/conv.cpp:71]   --->   Operation 164 'load' 'input_4_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 165 [2/2] (3.25ns)   --->   "%conv_weights_0_5_loa = load float* %conv_weights_0_5_add, align 4" [conv/conv.cpp:71]   --->   Operation 165 'load' 'conv_weights_0_5_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 166 [2/2] (3.25ns)   --->   "%input_5_load = load float* %input_5_addr, align 4" [conv/conv.cpp:71]   --->   Operation 166 'load' 'input_5_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 167 [2/2] (3.25ns)   --->   "%conv_weights_1_0_loa = load float* %conv_weights_1_0_add, align 4" [conv/conv.cpp:71]   --->   Operation 167 'load' 'conv_weights_1_0_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 168 [2/2] (3.25ns)   --->   "%input_0_load_1 = load float* %input_0_addr_1, align 4" [conv/conv.cpp:71]   --->   Operation 168 'load' 'input_0_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 169 [2/2] (3.25ns)   --->   "%conv_weights_1_1_loa = load float* %conv_weights_1_1_add, align 4" [conv/conv.cpp:71]   --->   Operation 169 'load' 'conv_weights_1_1_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 170 [2/2] (3.25ns)   --->   "%input_1_load_1 = load float* %input_1_addr_1, align 4" [conv/conv.cpp:71]   --->   Operation 170 'load' 'input_1_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 171 [2/2] (3.25ns)   --->   "%conv_weights_1_2_loa = load float* %conv_weights_1_2_add, align 4" [conv/conv.cpp:71]   --->   Operation 171 'load' 'conv_weights_1_2_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 172 [2/2] (3.25ns)   --->   "%input_2_load_1 = load float* %input_2_addr_1, align 4" [conv/conv.cpp:71]   --->   Operation 172 'load' 'input_2_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 173 [2/2] (3.25ns)   --->   "%conv_weights_1_3_loa = load float* %conv_weights_1_3_add, align 4" [conv/conv.cpp:71]   --->   Operation 173 'load' 'conv_weights_1_3_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 174 [2/2] (3.25ns)   --->   "%input_3_load_1 = load float* %input_3_addr_1, align 4" [conv/conv.cpp:71]   --->   Operation 174 'load' 'input_3_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 175 [2/2] (3.25ns)   --->   "%conv_weights_1_4_loa = load float* %conv_weights_1_4_add, align 4" [conv/conv.cpp:71]   --->   Operation 175 'load' 'conv_weights_1_4_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 176 [2/2] (3.25ns)   --->   "%input_4_load_1 = load float* %input_4_addr_1, align 4" [conv/conv.cpp:71]   --->   Operation 176 'load' 'input_4_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 177 [2/2] (3.25ns)   --->   "%conv_weights_1_5_loa = load float* %conv_weights_1_5_add, align 4" [conv/conv.cpp:71]   --->   Operation 177 'load' 'conv_weights_1_5_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 178 [2/2] (3.25ns)   --->   "%input_5_load_1 = load float* %input_5_addr_1, align 4" [conv/conv.cpp:71]   --->   Operation 178 'load' 'input_5_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 179 [2/2] (3.25ns)   --->   "%conv_weights_2_0_loa = load float* %conv_weights_2_0_add, align 4" [conv/conv.cpp:71]   --->   Operation 179 'load' 'conv_weights_2_0_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 180 [2/2] (3.25ns)   --->   "%conv_weights_2_1_loa = load float* %conv_weights_2_1_add, align 4" [conv/conv.cpp:71]   --->   Operation 180 'load' 'conv_weights_2_1_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 181 [2/2] (3.25ns)   --->   "%conv_weights_2_2_loa = load float* %conv_weights_2_2_add, align 4" [conv/conv.cpp:71]   --->   Operation 181 'load' 'conv_weights_2_2_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 182 [2/2] (3.25ns)   --->   "%conv_weights_2_3_loa = load float* %conv_weights_2_3_add, align 4" [conv/conv.cpp:71]   --->   Operation 182 'load' 'conv_weights_2_3_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 183 [2/2] (3.25ns)   --->   "%conv_weights_2_4_loa = load float* %conv_weights_2_4_add, align 4" [conv/conv.cpp:71]   --->   Operation 183 'load' 'conv_weights_2_4_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 184 [2/2] (3.25ns)   --->   "%conv_weights_2_5_loa = load float* %conv_weights_2_5_add, align 4" [conv/conv.cpp:71]   --->   Operation 184 'load' 'conv_weights_2_5_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 6 <SV = 5> <Delay = 15.6>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln71_5 = zext i8 %add_ln71_9 to i64" [conv/conv.cpp:71]   --->   Operation 185 'zext' 'zext_ln71_5' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%input_0_addr_2 = getelementptr [169 x float]* %input_0, i64 0, i64 %zext_ln71_5" [conv/conv.cpp:71]   --->   Operation 186 'getelementptr' 'input_0_addr_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%input_1_addr_2 = getelementptr [169 x float]* %input_1, i64 0, i64 %zext_ln71_5" [conv/conv.cpp:71]   --->   Operation 187 'getelementptr' 'input_1_addr_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%input_2_addr_2 = getelementptr [169 x float]* %input_2, i64 0, i64 %zext_ln71_5" [conv/conv.cpp:71]   --->   Operation 188 'getelementptr' 'input_2_addr_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%input_3_addr_2 = getelementptr [169 x float]* %input_3, i64 0, i64 %zext_ln71_5" [conv/conv.cpp:71]   --->   Operation 189 'getelementptr' 'input_3_addr_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%input_4_addr_2 = getelementptr [169 x float]* %input_4, i64 0, i64 %zext_ln71_5" [conv/conv.cpp:71]   --->   Operation 190 'getelementptr' 'input_4_addr_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%input_5_addr_2 = getelementptr [169 x float]* %input_5, i64 0, i64 %zext_ln71_5" [conv/conv.cpp:71]   --->   Operation 191 'getelementptr' 'input_5_addr_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 192 [1/2] (3.25ns)   --->   "%conv_weights_0_0_loa = load float* %conv_weights_0_0_add, align 4" [conv/conv.cpp:71]   --->   Operation 192 'load' 'conv_weights_0_0_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 193 [1/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [conv/conv.cpp:71]   --->   Operation 193 'load' 'input_0_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 194 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_weights_0_0_loa, %input_0_load" [conv/conv.cpp:71]   --->   Operation 194 'fmul' 'tmp_s' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [1/2] (3.25ns)   --->   "%conv_weights_0_1_loa = load float* %conv_weights_0_1_add, align 4" [conv/conv.cpp:71]   --->   Operation 195 'load' 'conv_weights_0_1_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 196 [1/2] (3.25ns)   --->   "%input_1_load = load float* %input_1_addr, align 4" [conv/conv.cpp:71]   --->   Operation 196 'load' 'input_1_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 197 [2/2] (12.3ns)   --->   "%tmp_2_0_1 = fmul float %conv_weights_0_1_loa, %input_1_load" [conv/conv.cpp:71]   --->   Operation 197 'fmul' 'tmp_2_0_1' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/2] (3.25ns)   --->   "%conv_weights_0_2_loa = load float* %conv_weights_0_2_add, align 4" [conv/conv.cpp:71]   --->   Operation 198 'load' 'conv_weights_0_2_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 199 [1/2] (3.25ns)   --->   "%input_2_load = load float* %input_2_addr, align 4" [conv/conv.cpp:71]   --->   Operation 199 'load' 'input_2_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 200 [2/2] (12.3ns)   --->   "%tmp_2_0_2 = fmul float %conv_weights_0_2_loa, %input_2_load" [conv/conv.cpp:71]   --->   Operation 200 'fmul' 'tmp_2_0_2' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/2] (3.25ns)   --->   "%conv_weights_0_3_loa = load float* %conv_weights_0_3_add, align 4" [conv/conv.cpp:71]   --->   Operation 201 'load' 'conv_weights_0_3_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 202 [1/2] (3.25ns)   --->   "%input_3_load = load float* %input_3_addr, align 4" [conv/conv.cpp:71]   --->   Operation 202 'load' 'input_3_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 203 [2/2] (12.3ns)   --->   "%tmp_2_0_3 = fmul float %conv_weights_0_3_loa, %input_3_load" [conv/conv.cpp:71]   --->   Operation 203 'fmul' 'tmp_2_0_3' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/2] (3.25ns)   --->   "%conv_weights_0_4_loa = load float* %conv_weights_0_4_add, align 4" [conv/conv.cpp:71]   --->   Operation 204 'load' 'conv_weights_0_4_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 205 [1/2] (3.25ns)   --->   "%input_4_load = load float* %input_4_addr, align 4" [conv/conv.cpp:71]   --->   Operation 205 'load' 'input_4_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 206 [2/2] (12.3ns)   --->   "%tmp_2_0_4 = fmul float %conv_weights_0_4_loa, %input_4_load" [conv/conv.cpp:71]   --->   Operation 206 'fmul' 'tmp_2_0_4' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/2] (3.25ns)   --->   "%conv_weights_0_5_loa = load float* %conv_weights_0_5_add, align 4" [conv/conv.cpp:71]   --->   Operation 207 'load' 'conv_weights_0_5_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 208 [1/2] (3.25ns)   --->   "%input_5_load = load float* %input_5_addr, align 4" [conv/conv.cpp:71]   --->   Operation 208 'load' 'input_5_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 209 [2/2] (12.3ns)   --->   "%tmp_2_0_5 = fmul float %conv_weights_0_5_loa, %input_5_load" [conv/conv.cpp:71]   --->   Operation 209 'fmul' 'tmp_2_0_5' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [2/2] (2.32ns)   --->   "%w_sumf_load_6 = load float* %w_sumf_addr_7, align 4" [conv/conv.cpp:71]   --->   Operation 210 'load' 'w_sumf_load_6' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 211 [1/2] (3.25ns)   --->   "%conv_weights_1_0_loa = load float* %conv_weights_1_0_add, align 4" [conv/conv.cpp:71]   --->   Operation 211 'load' 'conv_weights_1_0_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 212 [1/2] (3.25ns)   --->   "%input_0_load_1 = load float* %input_0_addr_1, align 4" [conv/conv.cpp:71]   --->   Operation 212 'load' 'input_0_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 213 [1/2] (3.25ns)   --->   "%conv_weights_1_1_loa = load float* %conv_weights_1_1_add, align 4" [conv/conv.cpp:71]   --->   Operation 213 'load' 'conv_weights_1_1_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 214 [1/2] (3.25ns)   --->   "%input_1_load_1 = load float* %input_1_addr_1, align 4" [conv/conv.cpp:71]   --->   Operation 214 'load' 'input_1_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 215 [1/2] (3.25ns)   --->   "%conv_weights_1_2_loa = load float* %conv_weights_1_2_add, align 4" [conv/conv.cpp:71]   --->   Operation 215 'load' 'conv_weights_1_2_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 216 [1/2] (3.25ns)   --->   "%input_2_load_1 = load float* %input_2_addr_1, align 4" [conv/conv.cpp:71]   --->   Operation 216 'load' 'input_2_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 217 [1/2] (3.25ns)   --->   "%conv_weights_1_3_loa = load float* %conv_weights_1_3_add, align 4" [conv/conv.cpp:71]   --->   Operation 217 'load' 'conv_weights_1_3_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 218 [1/2] (3.25ns)   --->   "%input_3_load_1 = load float* %input_3_addr_1, align 4" [conv/conv.cpp:71]   --->   Operation 218 'load' 'input_3_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 219 [1/2] (3.25ns)   --->   "%conv_weights_1_4_loa = load float* %conv_weights_1_4_add, align 4" [conv/conv.cpp:71]   --->   Operation 219 'load' 'conv_weights_1_4_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 220 [1/2] (3.25ns)   --->   "%input_4_load_1 = load float* %input_4_addr_1, align 4" [conv/conv.cpp:71]   --->   Operation 220 'load' 'input_4_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 221 [1/2] (3.25ns)   --->   "%conv_weights_1_5_loa = load float* %conv_weights_1_5_add, align 4" [conv/conv.cpp:71]   --->   Operation 221 'load' 'conv_weights_1_5_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 222 [1/2] (3.25ns)   --->   "%input_5_load_1 = load float* %input_5_addr_1, align 4" [conv/conv.cpp:71]   --->   Operation 222 'load' 'input_5_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 223 [1/2] (3.25ns)   --->   "%conv_weights_2_0_loa = load float* %conv_weights_2_0_add, align 4" [conv/conv.cpp:71]   --->   Operation 223 'load' 'conv_weights_2_0_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 224 [2/2] (3.25ns)   --->   "%input_0_load_2 = load float* %input_0_addr_2, align 4" [conv/conv.cpp:71]   --->   Operation 224 'load' 'input_0_load_2' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 225 [1/2] (3.25ns)   --->   "%conv_weights_2_1_loa = load float* %conv_weights_2_1_add, align 4" [conv/conv.cpp:71]   --->   Operation 225 'load' 'conv_weights_2_1_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 226 [2/2] (3.25ns)   --->   "%input_1_load_2 = load float* %input_1_addr_2, align 4" [conv/conv.cpp:71]   --->   Operation 226 'load' 'input_1_load_2' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 227 [1/2] (3.25ns)   --->   "%conv_weights_2_2_loa = load float* %conv_weights_2_2_add, align 4" [conv/conv.cpp:71]   --->   Operation 227 'load' 'conv_weights_2_2_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 228 [2/2] (3.25ns)   --->   "%input_2_load_2 = load float* %input_2_addr_2, align 4" [conv/conv.cpp:71]   --->   Operation 228 'load' 'input_2_load_2' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 229 [1/2] (3.25ns)   --->   "%conv_weights_2_3_loa = load float* %conv_weights_2_3_add, align 4" [conv/conv.cpp:71]   --->   Operation 229 'load' 'conv_weights_2_3_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 230 [2/2] (3.25ns)   --->   "%input_3_load_2 = load float* %input_3_addr_2, align 4" [conv/conv.cpp:71]   --->   Operation 230 'load' 'input_3_load_2' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 231 [1/2] (3.25ns)   --->   "%conv_weights_2_4_loa = load float* %conv_weights_2_4_add, align 4" [conv/conv.cpp:71]   --->   Operation 231 'load' 'conv_weights_2_4_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 232 [2/2] (3.25ns)   --->   "%input_4_load_2 = load float* %input_4_addr_2, align 4" [conv/conv.cpp:71]   --->   Operation 232 'load' 'input_4_load_2' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 233 [1/2] (3.25ns)   --->   "%conv_weights_2_5_loa = load float* %conv_weights_2_5_add, align 4" [conv/conv.cpp:71]   --->   Operation 233 'load' 'conv_weights_2_5_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 234 [2/2] (3.25ns)   --->   "%input_5_load_2 = load float* %input_5_addr_2, align 4" [conv/conv.cpp:71]   --->   Operation 234 'load' 'input_5_load_2' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 7 <SV = 6> <Delay = 12.3>
ST_7 : Operation 235 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_weights_0_0_loa, %input_0_load" [conv/conv.cpp:71]   --->   Operation 235 'fmul' 'tmp_s' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 236 [1/2] (12.3ns)   --->   "%tmp_2_0_1 = fmul float %conv_weights_0_1_loa, %input_1_load" [conv/conv.cpp:71]   --->   Operation 236 'fmul' 'tmp_2_0_1' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 237 [1/2] (12.3ns)   --->   "%tmp_2_0_2 = fmul float %conv_weights_0_2_loa, %input_2_load" [conv/conv.cpp:71]   --->   Operation 237 'fmul' 'tmp_2_0_2' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 238 [1/2] (12.3ns)   --->   "%tmp_2_0_3 = fmul float %conv_weights_0_3_loa, %input_3_load" [conv/conv.cpp:71]   --->   Operation 238 'fmul' 'tmp_2_0_3' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [2/2] (2.32ns)   --->   "%w_sumf_load_4 = load float* %w_sumf_addr_5, align 4" [conv/conv.cpp:71]   --->   Operation 239 'load' 'w_sumf_load_4' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 240 [1/2] (12.3ns)   --->   "%tmp_2_0_4 = fmul float %conv_weights_0_4_loa, %input_4_load" [conv/conv.cpp:71]   --->   Operation 240 'fmul' 'tmp_2_0_4' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 241 [2/2] (2.32ns)   --->   "%w_sumf_load_5 = load float* %w_sumf_addr_6, align 16" [conv/conv.cpp:71]   --->   Operation 241 'load' 'w_sumf_load_5' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 242 [1/2] (12.3ns)   --->   "%tmp_2_0_5 = fmul float %conv_weights_0_5_loa, %input_5_load" [conv/conv.cpp:71]   --->   Operation 242 'fmul' 'tmp_2_0_5' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/2] (2.32ns)   --->   "%w_sumf_load_6 = load float* %w_sumf_addr_7, align 4" [conv/conv.cpp:71]   --->   Operation 243 'load' 'w_sumf_load_6' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 244 [2/2] (12.3ns)   --->   "%tmp_2_1 = fmul float %conv_weights_1_0_loa, %input_0_load_1" [conv/conv.cpp:71]   --->   Operation 244 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 245 [2/2] (12.3ns)   --->   "%tmp_2_1_1 = fmul float %conv_weights_1_1_loa, %input_1_load_1" [conv/conv.cpp:71]   --->   Operation 245 'fmul' 'tmp_2_1_1' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 246 [2/2] (12.3ns)   --->   "%tmp_2_1_2 = fmul float %conv_weights_1_2_loa, %input_2_load_1" [conv/conv.cpp:71]   --->   Operation 246 'fmul' 'tmp_2_1_2' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 247 [2/2] (12.3ns)   --->   "%tmp_2_1_3 = fmul float %conv_weights_1_3_loa, %input_3_load_1" [conv/conv.cpp:71]   --->   Operation 247 'fmul' 'tmp_2_1_3' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 248 [2/2] (12.3ns)   --->   "%tmp_2_1_4 = fmul float %conv_weights_1_4_loa, %input_4_load_1" [conv/conv.cpp:71]   --->   Operation 248 'fmul' 'tmp_2_1_4' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 249 [2/2] (12.3ns)   --->   "%tmp_2_1_5 = fmul float %conv_weights_1_5_loa, %input_5_load_1" [conv/conv.cpp:71]   --->   Operation 249 'fmul' 'tmp_2_1_5' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 250 [1/2] (3.25ns)   --->   "%input_0_load_2 = load float* %input_0_addr_2, align 4" [conv/conv.cpp:71]   --->   Operation 250 'load' 'input_0_load_2' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 251 [1/2] (3.25ns)   --->   "%input_1_load_2 = load float* %input_1_addr_2, align 4" [conv/conv.cpp:71]   --->   Operation 251 'load' 'input_1_load_2' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 252 [1/2] (3.25ns)   --->   "%input_2_load_2 = load float* %input_2_addr_2, align 4" [conv/conv.cpp:71]   --->   Operation 252 'load' 'input_2_load_2' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 253 [1/2] (3.25ns)   --->   "%input_3_load_2 = load float* %input_3_addr_2, align 4" [conv/conv.cpp:71]   --->   Operation 253 'load' 'input_3_load_2' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 254 [1/2] (3.25ns)   --->   "%input_4_load_2 = load float* %input_4_addr_2, align 4" [conv/conv.cpp:71]   --->   Operation 254 'load' 'input_4_load_2' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 255 [1/2] (3.25ns)   --->   "%input_5_load_2 = load float* %input_5_addr_2, align 4" [conv/conv.cpp:71]   --->   Operation 255 'load' 'input_5_load_2' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 8 <SV = 7> <Delay = 12.8>
ST_8 : Operation 256 [1/2] (2.32ns)   --->   "%w_sumf_load_4 = load float* %w_sumf_addr_5, align 4" [conv/conv.cpp:71]   --->   Operation 256 'load' 'w_sumf_load_4' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_8 : Operation 257 [4/4] (10.5ns)   --->   "%tmp_3_0_3 = fadd float %w_sumf_load_4, %tmp_2_0_3" [conv/conv.cpp:71]   --->   Operation 257 'fadd' 'tmp_3_0_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 258 [1/2] (2.32ns)   --->   "%w_sumf_load_5 = load float* %w_sumf_addr_6, align 16" [conv/conv.cpp:71]   --->   Operation 258 'load' 'w_sumf_load_5' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_8 : Operation 259 [4/4] (10.5ns)   --->   "%tmp_3_0_4 = fadd float %w_sumf_load_5, %tmp_2_0_4" [conv/conv.cpp:71]   --->   Operation 259 'fadd' 'tmp_3_0_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 260 [4/4] (10.5ns)   --->   "%tmp_3_0_5 = fadd float %w_sumf_load_6, %tmp_2_0_5" [conv/conv.cpp:71]   --->   Operation 260 'fadd' 'tmp_3_0_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 261 [1/2] (12.3ns)   --->   "%tmp_2_1 = fmul float %conv_weights_1_0_loa, %input_0_load_1" [conv/conv.cpp:71]   --->   Operation 261 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 262 [1/2] (12.3ns)   --->   "%tmp_2_1_1 = fmul float %conv_weights_1_1_loa, %input_1_load_1" [conv/conv.cpp:71]   --->   Operation 262 'fmul' 'tmp_2_1_1' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 263 [1/2] (12.3ns)   --->   "%tmp_2_1_2 = fmul float %conv_weights_1_2_loa, %input_2_load_1" [conv/conv.cpp:71]   --->   Operation 263 'fmul' 'tmp_2_1_2' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 264 [1/2] (12.3ns)   --->   "%tmp_2_1_3 = fmul float %conv_weights_1_3_loa, %input_3_load_1" [conv/conv.cpp:71]   --->   Operation 264 'fmul' 'tmp_2_1_3' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 265 [1/2] (12.3ns)   --->   "%tmp_2_1_4 = fmul float %conv_weights_1_4_loa, %input_4_load_1" [conv/conv.cpp:71]   --->   Operation 265 'fmul' 'tmp_2_1_4' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 266 [1/2] (12.3ns)   --->   "%tmp_2_1_5 = fmul float %conv_weights_1_5_loa, %input_5_load_1" [conv/conv.cpp:71]   --->   Operation 266 'fmul' 'tmp_2_1_5' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 267 [2/2] (12.3ns)   --->   "%tmp_2_2 = fmul float %conv_weights_2_0_loa, %input_0_load_2" [conv/conv.cpp:71]   --->   Operation 267 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 268 [2/2] (12.3ns)   --->   "%tmp_2_2_1 = fmul float %conv_weights_2_1_loa, %input_1_load_2" [conv/conv.cpp:71]   --->   Operation 268 'fmul' 'tmp_2_2_1' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 269 [2/2] (12.3ns)   --->   "%tmp_2_2_2 = fmul float %conv_weights_2_2_loa, %input_2_load_2" [conv/conv.cpp:71]   --->   Operation 269 'fmul' 'tmp_2_2_2' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 270 [2/2] (12.3ns)   --->   "%tmp_2_2_3 = fmul float %conv_weights_2_3_loa, %input_3_load_2" [conv/conv.cpp:71]   --->   Operation 270 'fmul' 'tmp_2_2_3' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 271 [2/2] (12.3ns)   --->   "%tmp_2_2_4 = fmul float %conv_weights_2_4_loa, %input_4_load_2" [conv/conv.cpp:71]   --->   Operation 271 'fmul' 'tmp_2_2_4' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 272 [2/2] (12.3ns)   --->   "%tmp_2_2_5 = fmul float %conv_weights_2_5_loa, %input_5_load_2" [conv/conv.cpp:71]   --->   Operation 272 'fmul' 'tmp_2_2_5' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 12.3>
ST_9 : Operation 273 [2/2] (2.32ns)   --->   "%w_sumf_load_1 = load float* %w_sumf_addr_2, align 16" [conv/conv.cpp:71]   --->   Operation 273 'load' 'w_sumf_load_1' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_9 : Operation 274 [3/4] (10.5ns)   --->   "%tmp_3_0_3 = fadd float %w_sumf_load_4, %tmp_2_0_3" [conv/conv.cpp:71]   --->   Operation 274 'fadd' 'tmp_3_0_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 275 [3/4] (10.5ns)   --->   "%tmp_3_0_4 = fadd float %w_sumf_load_5, %tmp_2_0_4" [conv/conv.cpp:71]   --->   Operation 275 'fadd' 'tmp_3_0_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 276 [3/4] (10.5ns)   --->   "%tmp_3_0_5 = fadd float %w_sumf_load_6, %tmp_2_0_5" [conv/conv.cpp:71]   --->   Operation 276 'fadd' 'tmp_3_0_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 277 [1/2] (12.3ns)   --->   "%tmp_2_2 = fmul float %conv_weights_2_0_loa, %input_0_load_2" [conv/conv.cpp:71]   --->   Operation 277 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 278 [1/2] (12.3ns)   --->   "%tmp_2_2_1 = fmul float %conv_weights_2_1_loa, %input_1_load_2" [conv/conv.cpp:71]   --->   Operation 278 'fmul' 'tmp_2_2_1' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 279 [1/2] (12.3ns)   --->   "%tmp_2_2_2 = fmul float %conv_weights_2_2_loa, %input_2_load_2" [conv/conv.cpp:71]   --->   Operation 279 'fmul' 'tmp_2_2_2' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 280 [1/2] (12.3ns)   --->   "%tmp_2_2_3 = fmul float %conv_weights_2_3_loa, %input_3_load_2" [conv/conv.cpp:71]   --->   Operation 280 'fmul' 'tmp_2_2_3' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 281 [1/2] (12.3ns)   --->   "%tmp_2_2_4 = fmul float %conv_weights_2_4_loa, %input_4_load_2" [conv/conv.cpp:71]   --->   Operation 281 'fmul' 'tmp_2_2_4' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 282 [1/2] (12.3ns)   --->   "%tmp_2_2_5 = fmul float %conv_weights_2_5_loa, %input_5_load_2" [conv/conv.cpp:71]   --->   Operation 282 'fmul' 'tmp_2_2_5' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 12.8>
ST_10 : Operation 283 [1/2] (2.32ns)   --->   "%w_sumf_load_1 = load float* %w_sumf_addr_2, align 16" [conv/conv.cpp:71]   --->   Operation 283 'load' 'w_sumf_load_1' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_10 : Operation 284 [4/4] (10.5ns)   --->   "%tmp_5 = fadd float %w_sumf_load_1, %tmp_s" [conv/conv.cpp:71]   --->   Operation 284 'fadd' 'tmp_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 285 [2/2] (2.32ns)   --->   "%w_sumf_load_2 = load float* %w_sumf_addr_3, align 4" [conv/conv.cpp:71]   --->   Operation 285 'load' 'w_sumf_load_2' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_10 : Operation 286 [2/2] (2.32ns)   --->   "%w_sumf_load_3 = load float* %w_sumf_addr_4, align 8" [conv/conv.cpp:71]   --->   Operation 286 'load' 'w_sumf_load_3' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_10 : Operation 287 [2/4] (10.5ns)   --->   "%tmp_3_0_3 = fadd float %w_sumf_load_4, %tmp_2_0_3" [conv/conv.cpp:71]   --->   Operation 287 'fadd' 'tmp_3_0_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 288 [2/4] (10.5ns)   --->   "%tmp_3_0_4 = fadd float %w_sumf_load_5, %tmp_2_0_4" [conv/conv.cpp:71]   --->   Operation 288 'fadd' 'tmp_3_0_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 289 [2/4] (10.5ns)   --->   "%tmp_3_0_5 = fadd float %w_sumf_load_6, %tmp_2_0_5" [conv/conv.cpp:71]   --->   Operation 289 'fadd' 'tmp_3_0_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 12.8>
ST_11 : Operation 290 [3/4] (10.5ns)   --->   "%tmp_5 = fadd float %w_sumf_load_1, %tmp_s" [conv/conv.cpp:71]   --->   Operation 290 'fadd' 'tmp_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 291 [1/2] (2.32ns)   --->   "%w_sumf_load_2 = load float* %w_sumf_addr_3, align 4" [conv/conv.cpp:71]   --->   Operation 291 'load' 'w_sumf_load_2' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_11 : Operation 292 [4/4] (10.5ns)   --->   "%tmp_3_0_1 = fadd float %w_sumf_load_2, %tmp_2_0_1" [conv/conv.cpp:71]   --->   Operation 292 'fadd' 'tmp_3_0_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 293 [1/2] (2.32ns)   --->   "%w_sumf_load_3 = load float* %w_sumf_addr_4, align 8" [conv/conv.cpp:71]   --->   Operation 293 'load' 'w_sumf_load_3' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_11 : Operation 294 [4/4] (10.5ns)   --->   "%tmp_3_0_2 = fadd float %w_sumf_load_3, %tmp_2_0_2" [conv/conv.cpp:71]   --->   Operation 294 'fadd' 'tmp_3_0_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 295 [1/4] (10.5ns)   --->   "%tmp_3_0_3 = fadd float %w_sumf_load_4, %tmp_2_0_3" [conv/conv.cpp:71]   --->   Operation 295 'fadd' 'tmp_3_0_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 296 [1/4] (10.5ns)   --->   "%tmp_3_0_4 = fadd float %w_sumf_load_5, %tmp_2_0_4" [conv/conv.cpp:71]   --->   Operation 296 'fadd' 'tmp_3_0_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [1/4] (10.5ns)   --->   "%tmp_3_0_5 = fadd float %w_sumf_load_6, %tmp_2_0_5" [conv/conv.cpp:71]   --->   Operation 297 'fadd' 'tmp_3_0_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.5>
ST_12 : Operation 298 [2/4] (10.5ns)   --->   "%tmp_5 = fadd float %w_sumf_load_1, %tmp_s" [conv/conv.cpp:71]   --->   Operation 298 'fadd' 'tmp_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 299 [3/4] (10.5ns)   --->   "%tmp_3_0_1 = fadd float %w_sumf_load_2, %tmp_2_0_1" [conv/conv.cpp:71]   --->   Operation 299 'fadd' 'tmp_3_0_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 300 [3/4] (10.5ns)   --->   "%tmp_3_0_2 = fadd float %w_sumf_load_3, %tmp_2_0_2" [conv/conv.cpp:71]   --->   Operation 300 'fadd' 'tmp_3_0_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 301 [4/4] (10.5ns)   --->   "%tmp_3_1_3 = fadd float %tmp_3_0_3, %tmp_2_1_3" [conv/conv.cpp:71]   --->   Operation 301 'fadd' 'tmp_3_1_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 302 [4/4] (10.5ns)   --->   "%tmp_3_1_4 = fadd float %tmp_3_0_4, %tmp_2_1_4" [conv/conv.cpp:71]   --->   Operation 302 'fadd' 'tmp_3_1_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 303 [4/4] (10.5ns)   --->   "%tmp_3_1_5 = fadd float %tmp_3_0_5, %tmp_2_1_5" [conv/conv.cpp:71]   --->   Operation 303 'fadd' 'tmp_3_1_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 10.5>
ST_13 : Operation 304 [1/4] (10.5ns)   --->   "%tmp_5 = fadd float %w_sumf_load_1, %tmp_s" [conv/conv.cpp:71]   --->   Operation 304 'fadd' 'tmp_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 305 [2/4] (10.5ns)   --->   "%tmp_3_0_1 = fadd float %w_sumf_load_2, %tmp_2_0_1" [conv/conv.cpp:71]   --->   Operation 305 'fadd' 'tmp_3_0_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 306 [2/4] (10.5ns)   --->   "%tmp_3_0_2 = fadd float %w_sumf_load_3, %tmp_2_0_2" [conv/conv.cpp:71]   --->   Operation 306 'fadd' 'tmp_3_0_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 307 [3/4] (10.5ns)   --->   "%tmp_3_1_3 = fadd float %tmp_3_0_3, %tmp_2_1_3" [conv/conv.cpp:71]   --->   Operation 307 'fadd' 'tmp_3_1_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 308 [3/4] (10.5ns)   --->   "%tmp_3_1_4 = fadd float %tmp_3_0_4, %tmp_2_1_4" [conv/conv.cpp:71]   --->   Operation 308 'fadd' 'tmp_3_1_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 309 [3/4] (10.5ns)   --->   "%tmp_3_1_5 = fadd float %tmp_3_0_5, %tmp_2_1_5" [conv/conv.cpp:71]   --->   Operation 309 'fadd' 'tmp_3_1_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 10.5>
ST_14 : Operation 310 [1/4] (10.5ns)   --->   "%tmp_3_0_1 = fadd float %w_sumf_load_2, %tmp_2_0_1" [conv/conv.cpp:71]   --->   Operation 310 'fadd' 'tmp_3_0_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 311 [1/4] (10.5ns)   --->   "%tmp_3_0_2 = fadd float %w_sumf_load_3, %tmp_2_0_2" [conv/conv.cpp:71]   --->   Operation 311 'fadd' 'tmp_3_0_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 312 [4/4] (10.5ns)   --->   "%tmp_3_1 = fadd float %tmp_5, %tmp_2_1" [conv/conv.cpp:71]   --->   Operation 312 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 313 [2/4] (10.5ns)   --->   "%tmp_3_1_3 = fadd float %tmp_3_0_3, %tmp_2_1_3" [conv/conv.cpp:71]   --->   Operation 313 'fadd' 'tmp_3_1_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 314 [2/4] (10.5ns)   --->   "%tmp_3_1_4 = fadd float %tmp_3_0_4, %tmp_2_1_4" [conv/conv.cpp:71]   --->   Operation 314 'fadd' 'tmp_3_1_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 315 [2/4] (10.5ns)   --->   "%tmp_3_1_5 = fadd float %tmp_3_0_5, %tmp_2_1_5" [conv/conv.cpp:71]   --->   Operation 315 'fadd' 'tmp_3_1_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 10.5>
ST_15 : Operation 316 [3/4] (10.5ns)   --->   "%tmp_3_1 = fadd float %tmp_5, %tmp_2_1" [conv/conv.cpp:71]   --->   Operation 316 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 317 [4/4] (10.5ns)   --->   "%tmp_3_1_1 = fadd float %tmp_3_0_1, %tmp_2_1_1" [conv/conv.cpp:71]   --->   Operation 317 'fadd' 'tmp_3_1_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 318 [4/4] (10.5ns)   --->   "%tmp_3_1_2 = fadd float %tmp_3_0_2, %tmp_2_1_2" [conv/conv.cpp:71]   --->   Operation 318 'fadd' 'tmp_3_1_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 319 [1/4] (10.5ns)   --->   "%tmp_3_1_3 = fadd float %tmp_3_0_3, %tmp_2_1_3" [conv/conv.cpp:71]   --->   Operation 319 'fadd' 'tmp_3_1_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 320 [1/4] (10.5ns)   --->   "%tmp_3_1_4 = fadd float %tmp_3_0_4, %tmp_2_1_4" [conv/conv.cpp:71]   --->   Operation 320 'fadd' 'tmp_3_1_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 321 [1/4] (10.5ns)   --->   "%tmp_3_1_5 = fadd float %tmp_3_0_5, %tmp_2_1_5" [conv/conv.cpp:71]   --->   Operation 321 'fadd' 'tmp_3_1_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 10.5>
ST_16 : Operation 322 [2/4] (10.5ns)   --->   "%tmp_3_1 = fadd float %tmp_5, %tmp_2_1" [conv/conv.cpp:71]   --->   Operation 322 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 323 [3/4] (10.5ns)   --->   "%tmp_3_1_1 = fadd float %tmp_3_0_1, %tmp_2_1_1" [conv/conv.cpp:71]   --->   Operation 323 'fadd' 'tmp_3_1_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 324 [3/4] (10.5ns)   --->   "%tmp_3_1_2 = fadd float %tmp_3_0_2, %tmp_2_1_2" [conv/conv.cpp:71]   --->   Operation 324 'fadd' 'tmp_3_1_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 325 [4/4] (10.5ns)   --->   "%tmp_3_2_3 = fadd float %tmp_3_1_3, %tmp_2_2_3" [conv/conv.cpp:71]   --->   Operation 325 'fadd' 'tmp_3_2_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 326 [4/4] (10.5ns)   --->   "%tmp_3_2_4 = fadd float %tmp_3_1_4, %tmp_2_2_4" [conv/conv.cpp:71]   --->   Operation 326 'fadd' 'tmp_3_2_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 327 [4/4] (10.5ns)   --->   "%tmp_3_2_5 = fadd float %tmp_3_1_5, %tmp_2_2_5" [conv/conv.cpp:71]   --->   Operation 327 'fadd' 'tmp_3_2_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 10.5>
ST_17 : Operation 328 [1/4] (10.5ns)   --->   "%tmp_3_1 = fadd float %tmp_5, %tmp_2_1" [conv/conv.cpp:71]   --->   Operation 328 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 329 [2/4] (10.5ns)   --->   "%tmp_3_1_1 = fadd float %tmp_3_0_1, %tmp_2_1_1" [conv/conv.cpp:71]   --->   Operation 329 'fadd' 'tmp_3_1_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 330 [2/4] (10.5ns)   --->   "%tmp_3_1_2 = fadd float %tmp_3_0_2, %tmp_2_1_2" [conv/conv.cpp:71]   --->   Operation 330 'fadd' 'tmp_3_1_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 331 [3/4] (10.5ns)   --->   "%tmp_3_2_3 = fadd float %tmp_3_1_3, %tmp_2_2_3" [conv/conv.cpp:71]   --->   Operation 331 'fadd' 'tmp_3_2_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 332 [3/4] (10.5ns)   --->   "%tmp_3_2_4 = fadd float %tmp_3_1_4, %tmp_2_2_4" [conv/conv.cpp:71]   --->   Operation 332 'fadd' 'tmp_3_2_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 333 [3/4] (10.5ns)   --->   "%tmp_3_2_5 = fadd float %tmp_3_1_5, %tmp_2_2_5" [conv/conv.cpp:71]   --->   Operation 333 'fadd' 'tmp_3_2_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 10.5>
ST_18 : Operation 334 [1/4] (10.5ns)   --->   "%tmp_3_1_1 = fadd float %tmp_3_0_1, %tmp_2_1_1" [conv/conv.cpp:71]   --->   Operation 334 'fadd' 'tmp_3_1_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 335 [1/4] (10.5ns)   --->   "%tmp_3_1_2 = fadd float %tmp_3_0_2, %tmp_2_1_2" [conv/conv.cpp:71]   --->   Operation 335 'fadd' 'tmp_3_1_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 336 [4/4] (10.5ns)   --->   "%tmp_3_2 = fadd float %tmp_3_1, %tmp_2_2" [conv/conv.cpp:71]   --->   Operation 336 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 337 [2/4] (10.5ns)   --->   "%tmp_3_2_3 = fadd float %tmp_3_1_3, %tmp_2_2_3" [conv/conv.cpp:71]   --->   Operation 337 'fadd' 'tmp_3_2_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 338 [2/4] (10.5ns)   --->   "%tmp_3_2_4 = fadd float %tmp_3_1_4, %tmp_2_2_4" [conv/conv.cpp:71]   --->   Operation 338 'fadd' 'tmp_3_2_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 339 [2/4] (10.5ns)   --->   "%tmp_3_2_5 = fadd float %tmp_3_1_5, %tmp_2_2_5" [conv/conv.cpp:71]   --->   Operation 339 'fadd' 'tmp_3_2_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 12.8>
ST_19 : Operation 340 [3/4] (10.5ns)   --->   "%tmp_3_2 = fadd float %tmp_3_1, %tmp_2_2" [conv/conv.cpp:71]   --->   Operation 340 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 341 [4/4] (10.5ns)   --->   "%tmp_3_2_1 = fadd float %tmp_3_1_1, %tmp_2_2_1" [conv/conv.cpp:71]   --->   Operation 341 'fadd' 'tmp_3_2_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 342 [4/4] (10.5ns)   --->   "%tmp_3_2_2 = fadd float %tmp_3_1_2, %tmp_2_2_2" [conv/conv.cpp:71]   --->   Operation 342 'fadd' 'tmp_3_2_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 343 [1/4] (10.5ns)   --->   "%tmp_3_2_3 = fadd float %tmp_3_1_3, %tmp_2_2_3" [conv/conv.cpp:71]   --->   Operation 343 'fadd' 'tmp_3_2_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 344 [1/4] (10.5ns)   --->   "%tmp_3_2_4 = fadd float %tmp_3_1_4, %tmp_2_2_4" [conv/conv.cpp:71]   --->   Operation 344 'fadd' 'tmp_3_2_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 345 [1/1] (2.32ns)   --->   "store float %tmp_3_2_4, float* %w_sumf_addr_6, align 16" [conv/conv.cpp:71]   --->   Operation 345 'store' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_19 : Operation 346 [1/4] (10.5ns)   --->   "%tmp_3_2_5 = fadd float %tmp_3_1_5, %tmp_2_2_5" [conv/conv.cpp:71]   --->   Operation 346 'fadd' 'tmp_3_2_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 347 [1/1] (2.32ns)   --->   "store float %tmp_3_2_5, float* %w_sumf_addr_7, align 4" [conv/conv.cpp:71]   --->   Operation 347 'store' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 20 <SV = 19> <Delay = 10.5>
ST_20 : Operation 348 [2/4] (10.5ns)   --->   "%tmp_3_2 = fadd float %tmp_3_1, %tmp_2_2" [conv/conv.cpp:71]   --->   Operation 348 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 349 [3/4] (10.5ns)   --->   "%tmp_3_2_1 = fadd float %tmp_3_1_1, %tmp_2_2_1" [conv/conv.cpp:71]   --->   Operation 349 'fadd' 'tmp_3_2_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 350 [3/4] (10.5ns)   --->   "%tmp_3_2_2 = fadd float %tmp_3_1_2, %tmp_2_2_2" [conv/conv.cpp:71]   --->   Operation 350 'fadd' 'tmp_3_2_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 351 [1/1] (2.32ns)   --->   "store float %tmp_3_2_3, float* %w_sumf_addr_5, align 4" [conv/conv.cpp:71]   --->   Operation 351 'store' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 21 <SV = 20> <Delay = 10.5>
ST_21 : Operation 352 [1/4] (10.5ns)   --->   "%tmp_3_2 = fadd float %tmp_3_1, %tmp_2_2" [conv/conv.cpp:71]   --->   Operation 352 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 353 [2/4] (10.5ns)   --->   "%tmp_3_2_1 = fadd float %tmp_3_1_1, %tmp_2_2_1" [conv/conv.cpp:71]   --->   Operation 353 'fadd' 'tmp_3_2_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 354 [2/4] (10.5ns)   --->   "%tmp_3_2_2 = fadd float %tmp_3_1_2, %tmp_2_2_2" [conv/conv.cpp:71]   --->   Operation 354 'fadd' 'tmp_3_2_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 12.8>
ST_22 : Operation 355 [1/1] (2.32ns)   --->   "store float %tmp_3_2, float* %w_sumf_addr_2, align 16" [conv/conv.cpp:71]   --->   Operation 355 'store' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_22 : Operation 356 [1/4] (10.5ns)   --->   "%tmp_3_2_1 = fadd float %tmp_3_1_1, %tmp_2_2_1" [conv/conv.cpp:71]   --->   Operation 356 'fadd' 'tmp_3_2_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 357 [1/1] (2.32ns)   --->   "store float %tmp_3_2_1, float* %w_sumf_addr_3, align 4" [conv/conv.cpp:71]   --->   Operation 357 'store' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_22 : Operation 358 [1/4] (10.5ns)   --->   "%tmp_3_2_2 = fadd float %tmp_3_1_2, %tmp_2_2_2" [conv/conv.cpp:71]   --->   Operation 358 'fadd' 'tmp_3_2_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.32>
ST_23 : Operation 359 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:64]   --->   Operation 359 'specloopname' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_23 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:64]   --->   Operation 360 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_23 : Operation 361 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:65]   --->   Operation 361 'specpipeline' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_23 : Operation 362 [1/1] (2.32ns)   --->   "store float %tmp_3_2_2, float* %w_sumf_addr_4, align 8" [conv/conv.cpp:71]   --->   Operation 362 'store' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_23 : Operation 363 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_4) nounwind" [conv/conv.cpp:74]   --->   Operation 363 'specregionend' 'empty_6' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_23 : Operation 364 [1/1] (0.00ns)   --->   "br label %.preheader1" [conv/conv.cpp:63]   --->   Operation 364 'br' <Predicate = (!icmp_ln63)> <Delay = 0.00>

State 24 <SV = 5> <Delay = 1.76>
ST_24 : Operation 365 [1/1] (1.76ns)   --->   "br label %.preheader" [conv/conv.cpp:75]   --->   Operation 365 'br' <Predicate = true> <Delay = 1.76>

State 25 <SV = 6> <Delay = 5.43>
ST_25 : Operation 366 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ %w_sum_1, %4 ], [ %w_sum, %.preheader.preheader ]"   --->   Operation 366 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 367 [1/1] (0.00ns)   --->   "%ch2_0 = phi i3 [ %ch_1, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 367 'phi' 'ch2_0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 368 [1/1] (1.13ns)   --->   "%icmp_ln75 = icmp eq i3 %ch2_0, -2" [conv/conv.cpp:75]   --->   Operation 368 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 369 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 369 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 370 [1/1] (1.65ns)   --->   "%ch_1 = add i3 %ch2_0, 1" [conv/conv.cpp:75]   --->   Operation 370 'add' 'ch_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 371 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %Filter2_Loop_end, label %4" [conv/conv.cpp:75]   --->   Operation 371 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i3 %ch2_0 to i64" [conv/conv.cpp:76]   --->   Operation 372 'zext' 'zext_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_25 : Operation 373 [1/1] (0.00ns)   --->   "%w_sumf_addr_1 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 %zext_ln76" [conv/conv.cpp:76]   --->   Operation 373 'getelementptr' 'w_sumf_addr_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_25 : Operation 374 [2/2] (2.32ns)   --->   "%w_sumf_load = load float* %w_sumf_addr_1, align 4" [conv/conv.cpp:76]   --->   Operation 374 'load' 'w_sumf_load' <Predicate = (!icmp_ln75)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_25 : Operation 375 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %w_sum_0, 0.000000e+00" [conv/conv.cpp:78]   --->   Operation 375 'fcmp' 'tmp_6' <Predicate = (icmp_ln75)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 376 [1/1] (1.78ns)   --->   "%f = add i5 1, %select_ln79_4" [conv/conv.cpp:57]   --->   Operation 376 'add' 'f' <Predicate = (icmp_ln75)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 377 [1/1] (1.82ns)   --->   "%add_ln54 = add i9 1, %indvar_flatten" [conv/conv.cpp:54]   --->   Operation 377 'add' 'add_ln54' <Predicate = (icmp_ln75 & !icmp_ln54)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 378 [1/1] (0.96ns)   --->   "%select_ln54 = select i1 %icmp_ln54, i9 1, i9 %add_ln54" [conv/conv.cpp:54]   --->   Operation 378 'select' 'select_ln54' <Predicate = (icmp_ln75)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 7> <Delay = 12.8>
ST_26 : Operation 379 [1/2] (2.32ns)   --->   "%w_sumf_load = load float* %w_sumf_addr_1, align 4" [conv/conv.cpp:76]   --->   Operation 379 'load' 'w_sumf_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_26 : Operation 380 [4/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0, %w_sumf_load" [conv/conv.cpp:76]   --->   Operation 380 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 8> <Delay = 10.5>
ST_27 : Operation 381 [3/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0, %w_sumf_load" [conv/conv.cpp:76]   --->   Operation 381 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 9> <Delay = 10.5>
ST_28 : Operation 382 [2/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0, %w_sumf_load" [conv/conv.cpp:76]   --->   Operation 382 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 10> <Delay = 10.5>
ST_29 : Operation 383 [1/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0, %w_sumf_load" [conv/conv.cpp:76]   --->   Operation 383 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 384 [1/1] (0.00ns)   --->   "br label %.preheader" [conv/conv.cpp:75]   --->   Operation 384 'br' <Predicate = true> <Delay = 0.00>

State 30 <SV = 7> <Delay = 9.66>
ST_30 : Operation 385 [1/1] (0.00ns)   --->   "%bitcast_ln78 = bitcast float %w_sum_0 to i32" [conv/conv.cpp:78]   --->   Operation 385 'bitcast' 'bitcast_ln78' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 386 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln78, i32 23, i32 30)" [conv/conv.cpp:78]   --->   Operation 386 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i32 %bitcast_ln78 to i23" [conv/conv.cpp:78]   --->   Operation 387 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 388 [1/1] (1.55ns)   --->   "%icmp_ln78 = icmp ne i8 %tmp, -1" [conv/conv.cpp:78]   --->   Operation 388 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 389 [1/1] (2.44ns)   --->   "%icmp_ln78_1 = icmp eq i23 %trunc_ln78, 0" [conv/conv.cpp:78]   --->   Operation 389 'icmp' 'icmp_ln78_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%or_ln78 = or i1 %icmp_ln78_1, %icmp_ln78" [conv/conv.cpp:78]   --->   Operation 390 'or' 'or_ln78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 391 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %w_sum_0, 0.000000e+00" [conv/conv.cpp:78]   --->   Operation 391 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%and_ln78 = and i1 %or_ln78, %tmp_6" [conv/conv.cpp:78]   --->   Operation 392 'and' 'and_ln78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 393 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln78 = select i1 %and_ln78, float %w_sum_0, float 0.000000e+00" [conv/conv.cpp:78]   --->   Operation 393 'select' 'select_ln78' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 394 [1/1] (3.25ns)   --->   "store float %select_ln78, float* %conv_out_addr, align 4" [conv/conv.cpp:79]   --->   Operation 394 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_30 : Operation 395 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str4, i32 %tmp_3) nounwind" [conv/conv.cpp:82]   --->   Operation 395 'specregionend' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 396 [1/1] (0.00ns)   --->   "br label %1" [conv/conv.cpp:57]   --->   Operation 396 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten21', conv/conv.cpp:51) with incoming values : ('add_ln51', conv/conv.cpp:51) [44]  (1.77 ns)

 <State 2>: 7.11ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', conv/conv.cpp:54) with incoming values : ('select_ln54', conv/conv.cpp:54) [46]  (0 ns)
	'icmp' operation ('icmp_ln54', conv/conv.cpp:54) [58]  (1.66 ns)
	'xor' operation ('xor_ln79', conv/conv.cpp:79) [65]  (0 ns)
	'and' operation ('and_ln79', conv/conv.cpp:79) [67]  (0.978 ns)
	'or' operation ('or_ln79', conv/conv.cpp:79) [70]  (0 ns)
	'select' operation ('select_ln79_4', conv/conv.cpp:79) [71]  (1.22 ns)
	'getelementptr' operation ('conv_bias_addr', conv/conv.cpp:59) [90]  (0 ns)
	'load' operation ('w_sum', conv/conv.cpp:59) on array 'conv_bias' [91]  (3.25 ns)

 <State 3>: 10.7ns
The critical path consists of the following:
	'add' operation ('r', conv/conv.cpp:51) [55]  (1.74 ns)
	'select' operation ('select_ln79_1', conv/conv.cpp:79) [60]  (1.02 ns)
	'mul' operation of DSP[74] ('mul_ln79', conv/conv.cpp:79) [62]  (3.36 ns)
	'add' operation of DSP[74] ('add_ln79', conv/conv.cpp:79) [74]  (3.02 ns)
	'add' operation ('add_ln79_1', conv/conv.cpp:79) [87]  (1.55 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'phi' operation ('ch') with incoming values : ('ch', conv/conv.cpp:60) [94]  (0 ns)
	'getelementptr' operation ('w_sumf_addr', conv/conv.cpp:61) [101]  (0 ns)
	'store' operation ('store_ln61', conv/conv.cpp:61) of constant 0 on array 'w_sumf', conv/conv.cpp:48 [102]  (2.32 ns)

 <State 5>: 10.4ns
The critical path consists of the following:
	'phi' operation ('wr') with incoming values : ('wr', conv/conv.cpp:63) [107]  (0 ns)
	'add' operation ('add_ln71', conv/conv.cpp:71) [139]  (1.74 ns)
	'mul' operation ('mul_ln71', conv/conv.cpp:71) [141]  (3.49 ns)
	'add' operation ('add_ln71_7', conv/conv.cpp:71) [142]  (1.92 ns)
	'getelementptr' operation ('input_0_addr', conv/conv.cpp:71) [144]  (0 ns)
	'load' operation ('input_0_load', conv/conv.cpp:71) on array 'input_0' [167]  (3.25 ns)

 <State 6>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_0_0_loa', conv/conv.cpp:71) on array 'conv_weights_0_0' [166]  (3.25 ns)
	'fmul' operation ('tmp_s', conv/conv.cpp:71) [168]  (12.4 ns)

 <State 7>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', conv/conv.cpp:71) [168]  (12.4 ns)

 <State 8>: 12.9ns
The critical path consists of the following:
	'load' operation ('w_sumf_load_4', conv/conv.cpp:71) on array 'w_sumf', conv/conv.cpp:48 [184]  (2.32 ns)
	'fadd' operation ('tmp_3_0_3', conv/conv.cpp:71) [185]  (10.5 ns)

 <State 9>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_2', conv/conv.cpp:71) [222]  (12.4 ns)

 <State 10>: 12.9ns
The critical path consists of the following:
	'load' operation ('w_sumf_load_1', conv/conv.cpp:71) on array 'w_sumf', conv/conv.cpp:48 [169]  (2.32 ns)
	'fadd' operation ('tmp_5', conv/conv.cpp:71) [170]  (10.5 ns)

 <State 11>: 12.9ns
The critical path consists of the following:
	'load' operation ('w_sumf_load_2', conv/conv.cpp:71) on array 'w_sumf', conv/conv.cpp:48 [174]  (2.32 ns)
	'fadd' operation ('tmp_3_0_1', conv/conv.cpp:71) [175]  (10.5 ns)

 <State 12>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', conv/conv.cpp:71) [170]  (10.5 ns)

 <State 13>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', conv/conv.cpp:71) [170]  (10.5 ns)

 <State 14>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_0_1', conv/conv.cpp:71) [175]  (10.5 ns)

 <State 15>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_1', conv/conv.cpp:71) [199]  (10.5 ns)

 <State 16>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_1', conv/conv.cpp:71) [199]  (10.5 ns)

 <State 17>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_1', conv/conv.cpp:71) [199]  (10.5 ns)

 <State 18>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_1_1', conv/conv.cpp:71) [203]  (10.5 ns)

 <State 19>: 12.9ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_2_4', conv/conv.cpp:71) [243]  (10.5 ns)
	'store' operation ('store_ln71', conv/conv.cpp:71) of variable 'tmp_3_2_4', conv/conv.cpp:71 on array 'w_sumf', conv/conv.cpp:48 [244]  (2.32 ns)

 <State 20>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_2', conv/conv.cpp:71) [223]  (10.5 ns)

 <State 21>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_2', conv/conv.cpp:71) [223]  (10.5 ns)

 <State 22>: 12.9ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_2_1', conv/conv.cpp:71) [228]  (10.5 ns)
	'store' operation ('store_ln71', conv/conv.cpp:71) of variable 'tmp_3_2_1', conv/conv.cpp:71 on array 'w_sumf', conv/conv.cpp:48 [229]  (2.32 ns)

 <State 23>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln71', conv/conv.cpp:71) of variable 'tmp_3_2_2', conv/conv.cpp:71 on array 'w_sumf', conv/conv.cpp:48 [234]  (2.32 ns)

 <State 24>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('w_sum') with incoming values : ('w_sum', conv/conv.cpp:59) ('w_sum', conv/conv.cpp:76) [255]  (1.77 ns)

 <State 25>: 5.43ns
The critical path consists of the following:
	'phi' operation ('w_sum') with incoming values : ('w_sum', conv/conv.cpp:59) ('w_sum', conv/conv.cpp:76) [255]  (0 ns)
	'fcmp' operation ('tmp_6', conv/conv.cpp:78) [274]  (5.43 ns)

 <State 26>: 12.9ns
The critical path consists of the following:
	'load' operation ('w_sumf_load', conv/conv.cpp:76) on array 'w_sumf', conv/conv.cpp:48 [264]  (2.32 ns)
	'fadd' operation ('w_sum', conv/conv.cpp:76) [265]  (10.5 ns)

 <State 27>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv/conv.cpp:76) [265]  (10.5 ns)

 <State 28>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv/conv.cpp:76) [265]  (10.5 ns)

 <State 29>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv/conv.cpp:76) [265]  (10.5 ns)

 <State 30>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_6', conv/conv.cpp:78) [274]  (5.43 ns)
	'and' operation ('and_ln78', conv/conv.cpp:78) [275]  (0 ns)
	'select' operation ('select_ln78', conv/conv.cpp:78) [276]  (0.978 ns)
	'store' operation ('store_ln79', conv/conv.cpp:79) of variable 'select_ln78', conv/conv.cpp:78 on array 'conv_out' [277]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
