Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 31 17:08:38 2023
| Host         : LAPTOP-0QV7VRLL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325tl-ffg676
| Speed File   : -2L  PRODUCTION 1.09 2013-11-03
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           1           
TIMING-16  Warning           Large setup violation           40          
TIMING-20  Warning           Non-clocked latch               43          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (465)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (15)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (465)
--------------------------
 There are 42 register/latch pins with no clock driven by root clock pin: SW[12] (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: core/exp_unit/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: core/exp_unit/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/csr_rw_MEM_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/mret_MEM_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: core/reg_MEM_WB/exp_vector_WB_reg[0]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: core/reg_MEM_WB/exp_vector_WB_reg[1]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: core/reg_MEM_WB/exp_vector_WB_reg[2]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: core/reg_MEM_WB/exp_vector_WB_reg[3]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: core/reg_MEM_WB/isFlushed_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: rst_all_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.072     -168.800                     41                 7147        0.002        0.000                      0                 7147        1.100        0.000                       0                  3007  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.214        0.000                       0                     3  
  clkout0           5.028        0.000                      0                   14        0.309        0.000                      0                   14        3.890        0.000                       0                   103  
  clkout2          33.214        0.000                      0                  298        0.123        0.000                      0                  298       19.095        0.000                       0                   162  
  clkout3          35.976        0.000                      0                 5251        0.136        0.000                      0                 5251       49.500        0.000                       0                  2738  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -1.667       -9.639                      7                  254        0.346        0.000                      0                  254  
clkout3       clkout0            -5.072     -159.161                     34                   34        1.367        0.000                      0                   34  
clkout0       clkout2             4.920        0.000                      0                   12        0.117        0.000                      0                   12  
clkout3       clkout2            15.980        0.000                      0                  135        0.185        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 39.765        0.000                      0                 1297        0.002        0.000                      0                 1297  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.786         5.000       3.214      BUFGCTRL_X0Y5    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 1.843ns (36.837%)  route 3.160ns (63.163%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.570ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.526    -1.570    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y165        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y165        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.094    -0.476 f  vga/data_buf_reg_0_3_12_17/RAMA/O
                         net (fo=1, routed)           1.297     0.821    vga/U12/number0[12]
    SLICE_X48Y181        LUT6 (Prop_lut6_I1_O)        0.191     1.012 f  vga/U12/ascii_code[0]_inv_i_13/O
                         net (fo=1, routed)           0.000     1.012    vga/U12/ascii_code[0]_inv_i_13_n_1
    SLICE_X48Y181        MUXF7 (Prop_muxf7_I0_O)      0.171     1.183 f  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           0.692     1.876    vga/U12/number__0[0]
    SLICE_X45Y181        LUT4 (Prop_lut4_I0_O)        0.177     2.053 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.593     2.645    vga/U12/ascii_code[6]_i_16_n_1
    SLICE_X44Y189        LUT2 (Prop_lut2_I1_O)        0.070     2.715 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.269     2.984    vga/U12/ascii_code[5]_i_5_n_1
    SLICE_X45Y189        LUT6 (Prop_lut6_I3_O)        0.070     3.054 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.309     3.363    vga/U12/ascii_code[4]_i_2_n_1
    SLICE_X45Y190        LUT4 (Prop_lut4_I0_O)        0.070     3.433 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     3.433    vga/U12_n_109
    SLICE_X45Y190        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.489     8.468    vga/CLK_OUT1
    SLICE_X45Y190        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.003     8.471    
                         clock uncertainty           -0.066     8.405    
    SLICE_X45Y190        FDRE (Setup_fdre_C_D)        0.056     8.461    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -3.433    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.843ns (37.434%)  route 3.080ns (62.565%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.570ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.526    -1.570    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y165        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y165        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.094    -0.476 f  vga/data_buf_reg_0_3_12_17/RAMA/O
                         net (fo=1, routed)           1.297     0.821    vga/U12/number0[12]
    SLICE_X48Y181        LUT6 (Prop_lut6_I1_O)        0.191     1.012 f  vga/U12/ascii_code[0]_inv_i_13/O
                         net (fo=1, routed)           0.000     1.012    vga/U12/ascii_code[0]_inv_i_13_n_1
    SLICE_X48Y181        MUXF7 (Prop_muxf7_I0_O)      0.171     1.183 f  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           0.692     1.876    vga/U12/number__0[0]
    SLICE_X45Y181        LUT4 (Prop_lut4_I0_O)        0.177     2.053 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.593     2.645    vga/U12/ascii_code[6]_i_16_n_1
    SLICE_X44Y189        LUT2 (Prop_lut2_I1_O)        0.070     2.715 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.239     2.955    vga/U12/ascii_code[5]_i_5_n_1
    SLICE_X44Y190        LUT6 (Prop_lut6_I2_O)        0.070     3.025 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.259     3.283    vga/U12/ascii_code[5]_i_2_n_1
    SLICE_X45Y190        LUT4 (Prop_lut4_I0_O)        0.070     3.353 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     3.353    vga/U12_n_108
    SLICE_X45Y190        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.489     8.468    vga/CLK_OUT1
    SLICE_X45Y190        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.003     8.471    
                         clock uncertainty           -0.066     8.405    
    SLICE_X45Y190        FDRE (Setup_fdre_C_D)        0.057     8.462    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 1.773ns (37.788%)  route 2.919ns (62.212%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.570ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.526    -1.570    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y165        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y165        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.094    -0.476 r  vga/data_buf_reg_0_3_12_17/RAMA/O
                         net (fo=1, routed)           1.297     0.821    vga/U12/number0[12]
    SLICE_X48Y181        LUT6 (Prop_lut6_I1_O)        0.191     1.012 r  vga/U12/ascii_code[0]_inv_i_13/O
                         net (fo=1, routed)           0.000     1.012    vga/U12/ascii_code[0]_inv_i_13_n_1
    SLICE_X48Y181        MUXF7 (Prop_muxf7_I0_O)      0.171     1.183 r  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           0.832     2.015    vga/U12/number__0[0]
    SLICE_X45Y184        LUT5 (Prop_lut5_I0_O)        0.177     2.192 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.471     2.664    vga/U12/ascii_code[2]_i_5_n_1
    SLICE_X44Y190        LUT5 (Prop_lut5_I2_O)        0.070     2.734 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.318     3.052    vga/U12/ascii_code[2]_i_2_n_1
    SLICE_X44Y190        LUT4 (Prop_lut4_I0_O)        0.070     3.122 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     3.122    vga/U12_n_111
    SLICE_X44Y190        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.489     8.468    vga/CLK_OUT1
    SLICE_X44Y190        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.003     8.471    
                         clock uncertainty           -0.066     8.405    
    SLICE_X44Y190        FDRE (Setup_fdre_C_D)        0.056     8.461    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 1.761ns (37.793%)  route 2.899ns (62.207%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.573ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.523    -1.573    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y166        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084    -0.489 r  vga/data_buf_reg_0_3_18_23/RAMC/O
                         net (fo=1, routed)           1.318     0.829    vga/U12/number0[22]
    SLICE_X48Y182        LUT6 (Prop_lut6_I3_O)        0.189     1.018 r  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     1.018    vga/U12/ascii_code[6]_i_53_n_1
    SLICE_X48Y182        MUXF7 (Prop_muxf7_I0_O)      0.171     1.189 r  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.928     2.117    vga/U12/number__0[2]
    SLICE_X45Y184        LUT6 (Prop_lut6_I2_O)        0.177     2.294 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.385     2.680    vga/U12/ascii_code[3]_i_5_n_1
    SLICE_X45Y189        LUT5 (Prop_lut5_I2_O)        0.070     2.750 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.267     3.017    vga/U12/ascii_code[3]_i_2_n_1
    SLICE_X44Y189        LUT4 (Prop_lut4_I0_O)        0.070     3.087 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     3.087    vga/U12_n_110
    SLICE_X44Y189        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.487     8.466    vga/CLK_OUT1
    SLICE_X44Y189        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.003     8.469    
                         clock uncertainty           -0.066     8.403    
    SLICE_X44Y189        FDRE (Setup_fdre_C_D)        0.056     8.459    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.728ns (38.128%)  route 2.804ns (61.872%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.573ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.523    -1.573    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y166        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.083    -0.490 f  vga/data_buf_reg_0_3_18_23/RAMB_D1/O
                         net (fo=1, routed)           1.338     0.847    vga/U12/number0[21]
    SLICE_X47Y184        LUT6 (Prop_lut6_I3_O)        0.070     0.917 f  vga/U12/ascii_code[6]_i_51/O
                         net (fo=1, routed)           0.000     0.917    vga/U12/ascii_code[6]_i_51_n_1
    SLICE_X47Y184        MUXF7 (Prop_muxf7_I0_O)      0.190     1.107 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           0.562     1.669    vga/U12/number__0[1]
    SLICE_X45Y184        LUT3 (Prop_lut3_I0_O)        0.175     1.844 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.290     2.134    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X48Y184        LUT4 (Prop_lut4_I3_O)        0.070     2.204 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.305     2.508    vga/U12/ascii_code[1]_i_5_n_1
    SLICE_X49Y184        LUT5 (Prop_lut5_I2_O)        0.070     2.578 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.311     2.889    vga/U12/ascii_code[1]_i_2_n_1
    SLICE_X49Y184        LUT4 (Prop_lut4_I0_O)        0.070     2.959 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     2.959    vga/U12_n_112
    SLICE_X49Y184        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.481     8.460    vga/CLK_OUT1
    SLICE_X49Y184        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.003     8.463    
                         clock uncertainty           -0.066     8.397    
    SLICE_X49Y184        FDRE (Setup_fdre_C_D)        0.057     8.454    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -2.959    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.773ns (39.486%)  route 2.717ns (60.514%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.570ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.526    -1.570    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y165        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y165        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.094    -0.476 r  vga/data_buf_reg_0_3_12_17/RAMA/O
                         net (fo=1, routed)           1.297     0.821    vga/U12/number0[12]
    SLICE_X48Y181        LUT6 (Prop_lut6_I1_O)        0.191     1.012 r  vga/U12/ascii_code[0]_inv_i_13/O
                         net (fo=1, routed)           0.000     1.012    vga/U12/ascii_code[0]_inv_i_13_n_1
    SLICE_X48Y181        MUXF7 (Prop_muxf7_I0_O)      0.171     1.183 r  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           0.692     1.876    vga/U12/number__0[0]
    SLICE_X45Y181        LUT4 (Prop_lut4_I0_O)        0.177     2.053 r  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.596     2.648    vga/U12/ascii_code[6]_i_16_n_1
    SLICE_X44Y189        LUT6 (Prop_lut6_I0_O)        0.070     2.718 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.132     2.850    vga/U12/ascii_code[6]_i_6_n_1
    SLICE_X44Y189        LUT5 (Prop_lut5_I0_O)        0.070     2.920 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     2.920    vga/U12_n_107
    SLICE_X44Y189        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.487     8.466    vga/CLK_OUT1
    SLICE_X44Y189        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.003     8.469    
                         clock uncertainty           -0.066     8.403    
    SLICE_X44Y189        FDRE (Setup_fdre_C_D)        0.057     8.460    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -2.920    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.658ns (39.546%)  route 2.535ns (60.454%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.573ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.523    -1.573    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y166        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.083    -0.490 f  vga/data_buf_reg_0_3_18_23/RAMB_D1/O
                         net (fo=1, routed)           1.338     0.847    vga/U12/number0[21]
    SLICE_X47Y184        LUT6 (Prop_lut6_I3_O)        0.070     0.917 f  vga/U12/ascii_code[6]_i_51/O
                         net (fo=1, routed)           0.000     0.917    vga/U12/ascii_code[6]_i_51_n_1
    SLICE_X47Y184        MUXF7 (Prop_muxf7_I0_O)      0.190     1.107 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           0.562     1.669    vga/U12/number__0[1]
    SLICE_X45Y184        LUT3 (Prop_lut3_I0_O)        0.175     1.844 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.507     2.351    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X49Y184        LUT6 (Prop_lut6_I0_O)        0.070     2.421 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.128     2.549    vga/U12/ascii_code[0]_inv_i_2_n_1
    SLICE_X49Y184        LUT5 (Prop_lut5_I0_O)        0.070     2.619 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     2.619    vga/U12_n_113
    SLICE_X49Y184        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.481     8.460    vga/CLK_OUT1
    SLICE_X49Y184        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism              0.003     8.463    
                         clock uncertainty           -0.066     8.397    
    SLICE_X49Y184        FDRE (Setup_fdre_C_D)        0.056     8.453    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -2.619    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             7.856ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.338ns (24.702%)  route 1.030ns (75.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.500ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.596    -1.500    vga/CLK_OUT1
    SLICE_X49Y184        FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y184        FDRE (Prop_fdre_C_Q)         0.338    -1.162 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           1.030    -0.132    vga/FONT_8X16/ADDR[8]
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.454     8.434    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.003     8.436    
                         clock uncertainty           -0.066     8.370    
    RAMB18_X2Y76         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.646     7.724    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.724    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  7.856    

Slack (MET) :             8.134ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.338ns (31.299%)  route 0.742ns (68.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.490ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.606    -1.490    vga/CLK_OUT1
    SLICE_X44Y190        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y190        FDRE (Prop_fdre_C_Q)         0.338    -1.152 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.742    -0.410    vga/FONT_8X16/ADDR[9]
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.454     8.434    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.003     8.436    
                         clock uncertainty           -0.066     8.370    
    RAMB18_X2Y76         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.646     7.724    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.724    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  8.134    

Slack (MET) :             8.156ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.338ns (31.652%)  route 0.730ns (68.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.500ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.596    -1.500    vga/CLK_OUT1
    SLICE_X49Y184        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y184        FDRE (Prop_fdre_C_Q)         0.338    -1.162 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.730    -0.432    vga/FONT_8X16/ADDR[7]
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.454     8.434    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.003     8.436    
                         clock uncertainty           -0.066     8.370    
    RAMB18_X2Y76         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.646     7.724    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.724    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  8.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.132ns (26.782%)  route 0.361ns (73.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.694    -0.807    vga/CLK_OUT1
    SLICE_X45Y190        FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y190        FDRE (Prop_fdre_C_Q)         0.132    -0.675 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.361    -0.314    vga/FONT_8X16/ADDR[12]
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.963    -1.016    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.234    -0.782    
    RAMB18_X2Y76         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.159    -0.623    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.132ns (26.479%)  route 0.367ns (73.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.693    -0.808    vga/CLK_OUT1
    SLICE_X44Y189        FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y189        FDRE (Prop_fdre_C_Q)         0.132    -0.676 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.367    -0.310    vga/FONT_8X16/ADDR[13]
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.963    -1.016    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.234    -0.782    
    RAMB18_X2Y76         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.159    -0.623    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.132ns (26.387%)  route 0.368ns (73.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.693    -0.808    vga/CLK_OUT1
    SLICE_X44Y189        FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y189        FDRE (Prop_fdre_C_Q)         0.132    -0.676 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.368    -0.308    vga/FONT_8X16/ADDR[10]
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.963    -1.016    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.234    -0.782    
    RAMB18_X2Y76         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.159    -0.623    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.132ns (25.739%)  route 0.381ns (74.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.687    -0.814    vga/CLK_OUT1
    SLICE_X49Y184        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y184        FDRE (Prop_fdre_C_Q)         0.132    -0.682 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.381    -0.302    vga/FONT_8X16/ADDR[7]
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.963    -1.016    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.234    -0.782    
    RAMB18_X2Y76         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.159    -0.623    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.132ns (25.374%)  route 0.388ns (74.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.694    -0.807    vga/CLK_OUT1
    SLICE_X45Y190        FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y190        FDRE (Prop_fdre_C_Q)         0.132    -0.675 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.388    -0.287    vga/FONT_8X16/ADDR[11]
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.963    -1.016    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.234    -0.782    
    RAMB18_X2Y76         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.159    -0.623    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.132ns (24.403%)  route 0.409ns (75.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.694    -0.807    vga/CLK_OUT1
    SLICE_X44Y190        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y190        FDRE (Prop_fdre_C_Q)         0.132    -0.675 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.409    -0.266    vga/FONT_8X16/ADDR[9]
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.963    -1.016    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.234    -0.782    
    RAMB18_X2Y76         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.159    -0.623    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.132ns (21.009%)  route 0.496ns (78.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.687    -0.814    vga/CLK_OUT1
    SLICE_X49Y184        FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y184        FDRE (Prop_fdre_C_Q)         0.132    -0.682 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.496    -0.186    vga/FONT_8X16/ADDR[8]
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.963    -1.016    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.234    -0.782    
    RAMB18_X2Y76         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.159    -0.623    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 vga/strdata_reg[46]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.347ns (38.070%)  route 0.564ns (61.930%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.014ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.695    -0.806    vga/CLK_OUT1
    SLICE_X45Y195        FDSE                                         r  vga/strdata_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y195        FDSE (Prop_fdse_C_Q)         0.132    -0.674 r  vga/strdata_reg[46]/Q
                         net (fo=1, routed)           0.066    -0.609    vga/U12/strdata[41]
    SLICE_X44Y195        LUT6 (Prop_lut6_I3_O)        0.035    -0.574 r  vga/U12/ascii_code[6]_i_38/O
                         net (fo=1, routed)           0.000    -0.574    vga/U12/ascii_code[6]_i_38_n_1
    SLICE_X44Y195        MUXF7 (Prop_muxf7_I1_O)      0.062    -0.512 r  vga/U12/ascii_code_reg[6]_i_19/O
                         net (fo=1, routed)           0.437    -0.075    vga/U12/ascii_code0[6]
    SLICE_X44Y189        LUT6 (Prop_lut6_I4_O)        0.083     0.008 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.062     0.070    vga/U12/ascii_code[6]_i_6_n_1
    SLICE_X44Y189        LUT5 (Prop_lut5_I0_O)        0.035     0.105 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     0.105    vga/U12_n_107
    SLICE_X44Y189        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.965    -1.014    vga/CLK_OUT1
    SLICE_X44Y189        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.222    -0.792    
    SLICE_X44Y189        FDRE (Hold_fdre_C_D)         0.102    -0.690    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 vga/strdata_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.347ns (35.626%)  route 0.627ns (64.374%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.013ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.691    -0.810    vga/CLK_OUT1
    SLICE_X48Y193        FDRE                                         r  vga/strdata_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y193        FDRE (Prop_fdre_C_Q)         0.132    -0.678 r  vga/strdata_reg[42]/Q
                         net (fo=1, routed)           0.212    -0.467    vga/U12/strdata[37]
    SLICE_X45Y193        LUT6 (Prop_lut6_I3_O)        0.035    -0.432 r  vga/U12/ascii_code[2]_i_11/O
                         net (fo=1, routed)           0.000    -0.432    vga/U12/ascii_code[2]_i_11_n_1
    SLICE_X45Y193        MUXF7 (Prop_muxf7_I1_O)      0.062    -0.370 r  vga/U12/ascii_code_reg[2]_i_4/O
                         net (fo=1, routed)           0.262    -0.108    vga/U12/ascii_code0[2]
    SLICE_X44Y190        LUT5 (Prop_lut5_I1_O)        0.083    -0.025 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.154     0.129    vga/U12/ascii_code[2]_i_2_n_1
    SLICE_X44Y190        LUT4 (Prop_lut4_I0_O)        0.035     0.164 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.164    vga/U12_n_111
    SLICE_X44Y190        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.966    -1.013    vga/CLK_OUT1
    SLICE_X44Y190        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.234    -0.779    
    SLICE_X44Y190        FDRE (Hold_fdre_C_D)         0.102    -0.677    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 vga/strdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.346ns (34.997%)  route 0.643ns (65.003%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.013ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.695    -0.806    vga/CLK_OUT1
    SLICE_X44Y194        FDRE                                         r  vga/strdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y194        FDRE (Prop_fdre_C_Q)         0.132    -0.674 r  vga/strdata_reg[4]/Q
                         net (fo=1, routed)           0.061    -0.614    vga/U12/strdata[4]
    SLICE_X45Y194        LUT6 (Prop_lut6_I5_O)        0.035    -0.579 r  vga/U12/ascii_code[4]_i_9/O
                         net (fo=1, routed)           0.000    -0.579    vga/U12/ascii_code[4]_i_9_n_1
    SLICE_X45Y194        MUXF7 (Prop_muxf7_I0_O)      0.061    -0.518 r  vga/U12/ascii_code_reg[4]_i_4/O
                         net (fo=1, routed)           0.439    -0.079    vga/U12/ascii_code0[4]
    SLICE_X45Y189        LUT6 (Prop_lut6_I1_O)        0.083     0.004 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.144     0.147    vga/U12/ascii_code[4]_i_2_n_1
    SLICE_X45Y190        LUT4 (Prop_lut4_I0_O)        0.035     0.182 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     0.182    vga/U12_n_109
    SLICE_X45Y190        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.966    -1.013    vga/CLK_OUT1
    SLICE_X45Y190        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.222    -0.791    
    SLICE_X45Y190        FDRE (Hold_fdre_C_D)         0.102    -0.689    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.872    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.685         10.000      7.315      RAMB18_X2Y76     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.786         10.000      8.214      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y184    vga/ascii_code_reg[0]_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y184    vga/ascii_code_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y190    vga/ascii_code_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y189    vga/ascii_code_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y190    vga/ascii_code_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y190    vga/ascii_code_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y189    vga/ascii_code_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X52Y162    vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X52Y162    vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X52Y162    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X52Y162    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X52Y162    vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X52Y162    vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X52Y162    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X52Y162    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X52Y162    vga/data_buf_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X52Y162    vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X52Y162    vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X52Y162    vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X52Y162    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X52Y162    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X52Y162    vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X52Y162    vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X52Y162    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X52Y162    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X52Y162    vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X52Y162    vga/data_buf_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       33.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.214ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 0.967ns (14.844%)  route 5.548ns (85.156%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.602    -1.494    vga/U12/CLK_OUT3
    SLICE_X44Y186        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y186        FDRE (Prop_fdre_C_Q)         0.310    -1.184 r  vga/U12/h_count_reg[4]/Q
                         net (fo=449, routed)         0.925    -0.259    vga/U12/Q[1]
    SLICE_X44Y186        LUT6 (Prop_lut6_I0_O)        0.164    -0.095 f  vga/U12/R[3]_i_20/O
                         net (fo=64, routed)          1.757     1.663    vga/U12/R[3]_i_20_n_1
    SLICE_X38Y189        LUT5 (Prop_lut5_I3_O)        0.081     1.744 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.529     2.273    vga/U12/R[3]_i_22_n_1
    SLICE_X39Y189        LUT6 (Prop_lut6_I5_O)        0.191     2.464 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.433     2.897    vga/U12/p_33_in
    SLICE_X38Y189        LUT6 (Prop_lut6_I5_O)        0.070     2.967 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.653     3.619    vga/U12/R[3]_i_3_n_1
    SLICE_X40Y188        LUT6 (Prop_lut6_I1_O)        0.070     3.689 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.803     4.492    vga/U12/dout1
    SLICE_X37Y182        LUT2 (Prop_lut2_I0_O)        0.081     4.573 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.447     5.020    vga/U12/R[3]_i_1_n_1
    SLICE_X37Y182        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.485    38.464    vga/U12/CLK_OUT3
    SLICE_X37Y182        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism              0.003    38.467    
                         clock uncertainty           -0.081    38.385    
    SLICE_X37Y182        FDRE (Setup_fdre_C_D)       -0.151    38.234    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.234    
                         arrival time                          -5.020    
  -------------------------------------------------------------------
                         slack                                 33.214    

Slack (MET) :             33.218ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 0.967ns (14.844%)  route 5.548ns (85.156%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.602    -1.494    vga/U12/CLK_OUT3
    SLICE_X44Y186        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y186        FDRE (Prop_fdre_C_Q)         0.310    -1.184 r  vga/U12/h_count_reg[4]/Q
                         net (fo=449, routed)         0.925    -0.259    vga/U12/Q[1]
    SLICE_X44Y186        LUT6 (Prop_lut6_I0_O)        0.164    -0.095 f  vga/U12/R[3]_i_20/O
                         net (fo=64, routed)          1.757     1.663    vga/U12/R[3]_i_20_n_1
    SLICE_X38Y189        LUT5 (Prop_lut5_I3_O)        0.081     1.744 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.529     2.273    vga/U12/R[3]_i_22_n_1
    SLICE_X39Y189        LUT6 (Prop_lut6_I5_O)        0.191     2.464 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.433     2.897    vga/U12/p_33_in
    SLICE_X38Y189        LUT6 (Prop_lut6_I5_O)        0.070     2.967 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.653     3.619    vga/U12/R[3]_i_3_n_1
    SLICE_X40Y188        LUT6 (Prop_lut6_I1_O)        0.070     3.689 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.803     4.492    vga/U12/dout1
    SLICE_X37Y182        LUT2 (Prop_lut2_I0_O)        0.081     4.573 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.447     5.020    vga/U12/R[3]_i_1_n_1
    SLICE_X37Y182        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.485    38.464    vga/U12/CLK_OUT3
    SLICE_X37Y182        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism              0.003    38.467    
                         clock uncertainty           -0.081    38.385    
    SLICE_X37Y182        FDRE (Setup_fdre_C_D)       -0.147    38.238    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         38.238    
                         arrival time                          -5.020    
  -------------------------------------------------------------------
                         slack                                 33.218    

Slack (MET) :             33.336ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.400ns  (logic 0.971ns (15.172%)  route 5.429ns (84.828%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.602    -1.494    vga/U12/CLK_OUT3
    SLICE_X44Y186        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y186        FDRE (Prop_fdre_C_Q)         0.310    -1.184 r  vga/U12/h_count_reg[4]/Q
                         net (fo=449, routed)         0.925    -0.259    vga/U12/Q[1]
    SLICE_X44Y186        LUT6 (Prop_lut6_I0_O)        0.164    -0.095 f  vga/U12/R[3]_i_20/O
                         net (fo=64, routed)          1.757     1.663    vga/U12/R[3]_i_20_n_1
    SLICE_X38Y189        LUT5 (Prop_lut5_I3_O)        0.081     1.744 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.529     2.273    vga/U12/R[3]_i_22_n_1
    SLICE_X39Y189        LUT6 (Prop_lut6_I5_O)        0.191     2.464 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.433     2.897    vga/U12/p_33_in
    SLICE_X38Y189        LUT6 (Prop_lut6_I5_O)        0.070     2.967 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.653     3.619    vga/U12/R[3]_i_3_n_1
    SLICE_X40Y188        LUT6 (Prop_lut6_I1_O)        0.070     3.689 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.618     4.307    vga/U12/dout1
    SLICE_X37Y182        LUT5 (Prop_lut5_I4_O)        0.085     4.392 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.514     4.906    vga/U12/G[3]_i_1_n_1
    SLICE_X36Y182        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.485    38.464    vga/U12/CLK_OUT3
    SLICE_X36Y182        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.003    38.467    
                         clock uncertainty           -0.081    38.385    
    SLICE_X36Y182        FDRE (Setup_fdre_C_D)       -0.143    38.242    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.242    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                 33.336    

Slack (MET) :             33.397ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 0.971ns (15.314%)  route 5.370ns (84.686%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.602    -1.494    vga/U12/CLK_OUT3
    SLICE_X44Y186        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y186        FDRE (Prop_fdre_C_Q)         0.310    -1.184 r  vga/U12/h_count_reg[4]/Q
                         net (fo=449, routed)         0.925    -0.259    vga/U12/Q[1]
    SLICE_X44Y186        LUT6 (Prop_lut6_I0_O)        0.164    -0.095 f  vga/U12/R[3]_i_20/O
                         net (fo=64, routed)          1.757     1.663    vga/U12/R[3]_i_20_n_1
    SLICE_X38Y189        LUT5 (Prop_lut5_I3_O)        0.081     1.744 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.529     2.273    vga/U12/R[3]_i_22_n_1
    SLICE_X39Y189        LUT6 (Prop_lut6_I5_O)        0.191     2.464 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.433     2.897    vga/U12/p_33_in
    SLICE_X38Y189        LUT6 (Prop_lut6_I5_O)        0.070     2.967 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.653     3.619    vga/U12/R[3]_i_3_n_1
    SLICE_X40Y188        LUT6 (Prop_lut6_I1_O)        0.070     3.689 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.618     4.307    vga/U12/dout1
    SLICE_X37Y182        LUT5 (Prop_lut5_I4_O)        0.085     4.392 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.454     4.846    vga/U12/G[3]_i_1_n_1
    SLICE_X36Y182        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.485    38.464    vga/U12/CLK_OUT3
    SLICE_X36Y182        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.003    38.467    
                         clock uncertainty           -0.081    38.385    
    SLICE_X36Y182        FDRE (Setup_fdre_C_D)       -0.142    38.243    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         38.243    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                 33.397    

Slack (MET) :             33.399ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 0.956ns (14.799%)  route 5.504ns (85.201%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.602    -1.494    vga/U12/CLK_OUT3
    SLICE_X44Y186        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y186        FDRE (Prop_fdre_C_Q)         0.310    -1.184 r  vga/U12/h_count_reg[4]/Q
                         net (fo=449, routed)         0.925    -0.259    vga/U12/Q[1]
    SLICE_X44Y186        LUT6 (Prop_lut6_I0_O)        0.164    -0.095 f  vga/U12/R[3]_i_20/O
                         net (fo=64, routed)          1.757     1.663    vga/U12/R[3]_i_20_n_1
    SLICE_X38Y189        LUT5 (Prop_lut5_I3_O)        0.081     1.744 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.529     2.273    vga/U12/R[3]_i_22_n_1
    SLICE_X39Y189        LUT6 (Prop_lut6_I5_O)        0.191     2.464 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.433     2.897    vga/U12/p_33_in
    SLICE_X38Y189        LUT6 (Prop_lut6_I5_O)        0.070     2.967 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.653     3.619    vga/U12/R[3]_i_3_n_1
    SLICE_X40Y188        LUT6 (Prop_lut6_I1_O)        0.070     3.689 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.618     4.307    vga/U12/dout1
    SLICE_X37Y182        LUT5 (Prop_lut5_I4_O)        0.070     4.377 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.588     4.966    vga/U12/B[2]_i_1_n_1
    SLICE_X37Y182        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.485    38.464    vga/U12/CLK_OUT3
    SLICE_X37Y182        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.003    38.467    
                         clock uncertainty           -0.081    38.385    
    SLICE_X37Y182        FDRE (Setup_fdre_C_D)       -0.021    38.364    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         38.364    
                         arrival time                          -4.966    
  -------------------------------------------------------------------
                         slack                                 33.399    

Slack (MET) :             35.683ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.760ns (18.700%)  route 3.304ns (81.300%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.491ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.605    -1.491    vga/U12/CLK_OUT3
    SLICE_X39Y187        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y187        FDRE (Prop_fdre_C_Q)         0.338    -1.153 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          0.705    -0.448    vga/U12/PRow[1]
    SLICE_X39Y187        LUT2 (Prop_lut2_I0_O)        0.081    -0.367 r  vga/U12/v_count[5]_i_2/O
                         net (fo=2, routed)           0.363    -0.004    vga/U12/v_count[5]_i_2_n_1
    SLICE_X39Y187        LUT6 (Prop_lut6_I1_O)        0.190     0.186 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           0.816     1.002    vga/U12/G[3]_i_4_n_1
    SLICE_X39Y188        LUT4 (Prop_lut4_I0_O)        0.070     1.072 r  vga/U12/G[3]_i_2/O
                         net (fo=97, routed)          0.851     1.923    vga/U12/G[3]_i_2_n_1
    SLICE_X37Y182        LUT4 (Prop_lut4_I3_O)        0.081     2.004 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.569     2.573    vga/U12/G[1]_i_1_n_1
    SLICE_X36Y182        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.485    38.464    vga/U12/CLK_OUT3
    SLICE_X36Y182        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.003    38.467    
                         clock uncertainty           -0.081    38.385    
    SLICE_X36Y182        FDRE (Setup_fdre_C_D)       -0.129    38.256    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.256    
                         arrival time                          -2.573    
  -------------------------------------------------------------------
                         slack                                 35.683    

Slack (MET) :             35.684ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.760ns (18.701%)  route 3.304ns (81.299%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.491ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.605    -1.491    vga/U12/CLK_OUT3
    SLICE_X39Y187        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y187        FDRE (Prop_fdre_C_Q)         0.338    -1.153 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          0.705    -0.448    vga/U12/PRow[1]
    SLICE_X39Y187        LUT2 (Prop_lut2_I0_O)        0.081    -0.367 r  vga/U12/v_count[5]_i_2/O
                         net (fo=2, routed)           0.363    -0.004    vga/U12/v_count[5]_i_2_n_1
    SLICE_X39Y187        LUT6 (Prop_lut6_I1_O)        0.190     0.186 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           0.816     1.002    vga/U12/G[3]_i_4_n_1
    SLICE_X39Y188        LUT4 (Prop_lut4_I0_O)        0.070     1.072 r  vga/U12/G[3]_i_2/O
                         net (fo=97, routed)          0.851     1.923    vga/U12/G[3]_i_2_n_1
    SLICE_X37Y182        LUT4 (Prop_lut4_I3_O)        0.081     2.004 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.568     2.573    vga/U12/G[1]_i_1_n_1
    SLICE_X36Y182        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.485    38.464    vga/U12/CLK_OUT3
    SLICE_X36Y182        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.003    38.467    
                         clock uncertainty           -0.081    38.385    
    SLICE_X36Y182        FDRE (Setup_fdre_C_D)       -0.129    38.256    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         38.256    
                         arrival time                          -2.573    
  -------------------------------------------------------------------
                         slack                                 35.684    

Slack (MET) :             35.785ns  (required time - arrival time)
  Source:                 DISPLAY/P2S_SEG/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[38]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.493ns (13.562%)  route 3.142ns (86.438%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 38.887 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.272ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.824    -1.272    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X47Y100        FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.338    -0.934 f  DISPLAY/P2S_SEG/s_clk_reg/Q
                         net (fo=25, routed)          1.821     0.887    DISPLAY/P2S_SEG/s_clk_reg_0
    SLICE_X47Y101        LUT6 (Prop_lut6_I3_O)        0.070     0.957 r  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_1__0/O
                         net (fo=4, routed)           0.930     1.888    DISPLAY/P2S_SEG/next_state__0[0]
    SLICE_X45Y99         LUT5 (Prop_lut5_I4_O)        0.085     1.973 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.391     2.363    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X44Y98         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[38]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908    38.887    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X44Y98         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[38]/C
                         clock pessimism             -0.058    38.829    
                         clock uncertainty           -0.081    38.748    
    SLICE_X44Y98         FDSE (Setup_fdse_C_S)       -0.600    38.148    DISPLAY/P2S_SEG/buff_reg[38]
  -------------------------------------------------------------------
                         required time                         38.148    
                         arrival time                          -2.363    
  -------------------------------------------------------------------
                         slack                                 35.785    

Slack (MET) :             35.785ns  (required time - arrival time)
  Source:                 DISPLAY/P2S_SEG/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[39]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.493ns (13.562%)  route 3.142ns (86.438%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 38.887 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.272ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.824    -1.272    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X47Y100        FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.338    -0.934 f  DISPLAY/P2S_SEG/s_clk_reg/Q
                         net (fo=25, routed)          1.821     0.887    DISPLAY/P2S_SEG/s_clk_reg_0
    SLICE_X47Y101        LUT6 (Prop_lut6_I3_O)        0.070     0.957 r  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_1__0/O
                         net (fo=4, routed)           0.930     1.888    DISPLAY/P2S_SEG/next_state__0[0]
    SLICE_X45Y99         LUT5 (Prop_lut5_I4_O)        0.085     1.973 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.391     2.363    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X44Y98         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908    38.887    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X44Y98         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
                         clock pessimism             -0.058    38.829    
                         clock uncertainty           -0.081    38.748    
    SLICE_X44Y98         FDSE (Setup_fdse_C_S)       -0.600    38.148    DISPLAY/P2S_SEG/buff_reg[39]
  -------------------------------------------------------------------
                         required time                         38.148    
                         arrival time                          -2.363    
  -------------------------------------------------------------------
                         slack                                 35.785    

Slack (MET) :             35.785ns  (required time - arrival time)
  Source:                 DISPLAY/P2S_SEG/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[46]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.493ns (13.562%)  route 3.142ns (86.438%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 38.887 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.272ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.824    -1.272    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X47Y100        FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.338    -0.934 f  DISPLAY/P2S_SEG/s_clk_reg/Q
                         net (fo=25, routed)          1.821     0.887    DISPLAY/P2S_SEG/s_clk_reg_0
    SLICE_X47Y101        LUT6 (Prop_lut6_I3_O)        0.070     0.957 r  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_1__0/O
                         net (fo=4, routed)           0.930     1.888    DISPLAY/P2S_SEG/next_state__0[0]
    SLICE_X45Y99         LUT5 (Prop_lut5_I4_O)        0.085     1.973 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.391     2.363    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X44Y98         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[46]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908    38.887    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X44Y98         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[46]/C
                         clock pessimism             -0.058    38.829    
                         clock uncertainty           -0.081    38.748    
    SLICE_X44Y98         FDSE (Setup_fdse_C_S)       -0.600    38.148    DISPLAY/P2S_SEG/buff_reg[46]
  -------------------------------------------------------------------
                         required time                         38.148    
                         arrival time                          -2.363    
  -------------------------------------------------------------------
                         slack                                 35.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.116ns (32.712%)  route 0.239ns (67.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.869    -0.633    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X44Y98         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDSE (Prop_fdse_C_Q)         0.116    -0.517 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.239    -0.278    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X42Y97         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.149    -0.830    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y97         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.213    -0.617    
    SLICE_X42Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.216    -0.401    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.116ns (39.595%)  route 0.177ns (60.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.869    -0.633    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X44Y98         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDSE (Prop_fdse_C_Q)         0.116    -0.517 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.177    -0.340    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X46Y98         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.146    -0.833    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X46Y98         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.225    -0.608    
    SLICE_X46Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.136    -0.472    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.116ns (38.539%)  route 0.185ns (61.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.869    -0.633    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X44Y98         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDSE (Prop_fdse_C_Q)         0.116    -0.517 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.185    -0.332    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X46Y98         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.146    -0.833    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X46Y98         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.225    -0.608    
    SLICE_X46Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.144    -0.464    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.167ns (27.391%)  route 0.443ns (72.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.779    -0.723    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X47Y100        FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.132    -0.591 r  DISPLAY/P2S_SEG/s_clk_reg/Q
                         net (fo=25, routed)          0.443    -0.148    DISPLAY/P2S_SEG/s_clk_reg_0
    SLICE_X44Y99         LUT4 (Prop_lut4_I2_O)        0.035    -0.113 r  DISPLAY/P2S_SEG/buff[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.113    DISPLAY/P2S_SEG/buff[7]_i_1__0_n_1
    SLICE_X44Y99         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.149    -0.830    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X44Y99         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
                         clock pessimism              0.469    -0.361    
    SLICE_X44Y99         FDSE (Hold_fdse_C_D)         0.102    -0.259    DISPLAY/P2S_SEG/buff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.167ns (57.338%)  route 0.124ns (42.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.013ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.695    -0.806    vga/U12/CLK_OUT3
    SLICE_X40Y187        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y187        FDRE (Prop_fdre_C_Q)         0.132    -0.674 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          0.124    -0.550    vga/U12/PRow[3]
    SLICE_X38Y187        LUT6 (Prop_lut6_I1_O)        0.035    -0.515 r  vga/U12/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.515    vga/U12/v_count[4]_i_1_n_1
    SLICE_X38Y187        FDRE                                         r  vga/U12/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -1.013    vga/U12/CLK_OUT3
    SLICE_X38Y187        FDRE                                         r  vga/U12/v_count_reg[4]/C
                         clock pessimism              0.222    -0.791    
    SLICE_X38Y187        FDRE (Hold_fdre_C_D)         0.130    -0.661    vga/U12/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.167ns (63.647%)  route 0.095ns (36.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.778    -0.724    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X48Y106        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y106        FDRE (Prop_fdre_C_Q)         0.132    -0.592 r  DISPLAY/P2S_LED/buff_reg[1]/Q
                         net (fo=1, routed)           0.095    -0.497    DISPLAY/P2S_LED/buff[1]
    SLICE_X49Y106        LUT6 (Prop_lut6_I0_O)        0.035    -0.462 r  DISPLAY/P2S_LED/buff[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.462    DISPLAY/P2S_LED/buff[2]_i_1_n_1
    SLICE_X49Y106        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.054    -0.925    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X49Y106        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/C
                         clock pessimism              0.214    -0.711    
    SLICE_X49Y106        FDRE (Hold_fdre_C_D)         0.102    -0.609    DISPLAY/P2S_LED/buff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.132ns (37.390%)  route 0.221ns (62.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.869    -0.633    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X44Y99         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDSE (Prop_fdse_C_Q)         0.132    -0.501 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.221    -0.280    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X42Y97         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.149    -0.830    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y97         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.213    -0.617    
    SLICE_X42Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.189    -0.428    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[47]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.170ns (27.001%)  route 0.460ns (72.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.779    -0.723    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X47Y100        FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.132    -0.591 r  DISPLAY/P2S_SEG/s_clk_reg/Q
                         net (fo=25, routed)          0.460    -0.132    DISPLAY/P2S_SEG/s_clk_reg_0
    SLICE_X44Y98         LUT4 (Prop_lut4_I2_O)        0.038    -0.094 r  DISPLAY/P2S_SEG/buff[47]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    DISPLAY/P2S_SEG/buff[47]_i_1_n_1
    SLICE_X44Y98         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.149    -0.830    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X44Y98         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
                         clock pessimism              0.469    -0.361    
    SLICE_X44Y98         FDSE (Hold_fdse_C_D)         0.110    -0.251    DISPLAY/P2S_SEG/buff_reg[47]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[46]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.167ns (26.651%)  route 0.460ns (73.349%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.779    -0.723    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X47Y100        FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.132    -0.591 r  DISPLAY/P2S_SEG/s_clk_reg/Q
                         net (fo=25, routed)          0.460    -0.132    DISPLAY/P2S_SEG/s_clk_reg_0
    SLICE_X44Y98         LUT4 (Prop_lut4_I2_O)        0.035    -0.097 r  DISPLAY/P2S_SEG/buff[46]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    DISPLAY/P2S_SEG/buff[46]_i_1_n_1
    SLICE_X44Y98         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.149    -0.830    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X44Y98         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[46]/C
                         clock pessimism              0.469    -0.361    
    SLICE_X44Y98         FDSE (Hold_fdse_C_D)         0.102    -0.259    DISPLAY/P2S_SEG/buff_reg[46]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.132ns (52.322%)  route 0.120ns (47.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.778    -0.724    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X47Y106        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.132    -0.592 r  DISPLAY/P2S_LED/buff_reg[15]/Q
                         net (fo=1, routed)           0.120    -0.472    DISPLAY/P2S_LED/buff[15]
    SLICE_X42Y106        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.058    -0.922    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X42Y106        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
                         clock pessimism              0.230    -0.692    
    SLICE_X42Y106        FDRE (Hold_fdre_C_D)         0.056    -0.636    DISPLAY/P2S_LED/buff_reg[16]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.786         40.000      38.214     BUFGCTRL_X0Y1    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y106    BTN_SCAN/FSM_onehot_btn_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y106    BTN_SCAN/FSM_onehot_btn_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y106    BTN_SCAN/FSM_onehot_btn_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y106    BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y106    BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X44Y106    BTN_SCAN/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X44Y108    BTN_SCAN/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X44Y108    BTN_SCAN/clk_count_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y97     DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y97     DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X46Y98     DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X46Y98     DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y97     DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y97     DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y97     DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y97     DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y97     DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y97     DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y97     DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y97     DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X46Y98     DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X46Y98     DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y97     DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y97     DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y97     DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y97     DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y97     DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y97     DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       35.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.976ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[103][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.551ns  (logic 2.154ns (15.895%)  route 11.397ns (84.105%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.925ns = ( 100.925 - 100.000 ) 
    Source Clock Delay      (SCD):    1.301ns = ( 51.301 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.593    49.667    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.760 f  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.541    51.301    core/data_ram/debug_clk
    SLICE_X82Y159        FDRE                                         r  core/data_ram/data_reg[103][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.393    51.694 r  core/data_ram/data_reg[103][7]/Q
                         net (fo=5, routed)           0.974    52.668    core/data_ram/data_reg[103]_23[7]
    SLICE_X68Y160        LUT6 (Prop_lut6_I0_O)        0.070    52.738 r  core/data_ram/MDR_WB[7]_i_30/O
                         net (fo=1, routed)           0.000    52.738    core/data_ram/MDR_WB[7]_i_30_n_1
    SLICE_X68Y160        MUXF7 (Prop_muxf7_I1_O)      0.194    52.932 r  core/data_ram/MDR_WB_reg[7]_i_14/O
                         net (fo=2, routed)           0.000    52.932    core/data_ram/MDR_WB_reg[7]_i_14_n_1
    SLICE_X68Y160        MUXF8 (Prop_muxf8_I0_O)      0.070    53.002 r  core/data_ram/MDR_WB_reg[31]_i_40/O
                         net (fo=1, routed)           0.794    53.796    core/data_ram/MDR_WB_reg[31]_i_40_n_1
    SLICE_X70Y166        LUT6 (Prop_lut6_I1_O)        0.183    53.979 f  core/data_ram/MDR_WB[31]_i_20/O
                         net (fo=2, routed)           0.515    54.494    core/data_ram/MDR_WB[31]_i_20_n_1
    SLICE_X71Y165        LUT6 (Prop_lut6_I2_O)        0.070    54.564 f  core/data_ram/MDR_WB[13]_i_6/O
                         net (fo=3, routed)           0.669    55.232    core/data_ram/MDR_WB[13]_i_6_n_1
    SLICE_X72Y166        LUT6 (Prop_lut6_I0_O)        0.070    55.302 r  core/data_ram/MDR_WB[9]_i_3/O
                         net (fo=1, routed)           0.242    55.544    core/mux_csrout/RAMout_MEM[4]
    SLICE_X71Y167        LUT3 (Prop_lut3_I1_O)        0.070    55.614 r  core/mux_csrout/MDR_WB[9]_i_1/O
                         net (fo=5, routed)           0.584    56.198    core/hazard_unit/Datai[8]
    SLICE_X63Y162        LUT4 (Prop_lut4_I2_O)        0.070    56.268 r  core/hazard_unit/B_EX[9]_i_2/O
                         net (fo=1, routed)           0.616    56.884    core/hazard_unit/B_EX[9]_i_2_n_1
    SLICE_X56Y162        LUT5 (Prop_lut5_I0_O)        0.070    56.954 r  core/hazard_unit/B_EX[9]_i_1/O
                         net (fo=4, routed)           0.886    57.840    core/hazard_unit/ALUO_MEM_reg[30]_0[8]
    SLICE_X55Y161        LUT4 (Prop_lut4_I1_O)        0.070    57.910 r  core/hazard_unit/Q[31]_i_59/O
                         net (fo=1, routed)           0.000    57.910    core/cmp_ID/Q_reg[31]_i_24_1[0]
    SLICE_X55Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404    58.314 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.314    core/cmp_ID/Q_reg[31]_i_37_n_1
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.384 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.384    core/cmp_ID/Q_reg[31]_i_24_n_1
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.454 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.677    59.131    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X55Y165        LUT6 (Prop_lut6_I2_O)        0.070    59.201 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.498    59.699    core/ctrl/Q_reg[0]
    SLICE_X56Y166        LUT6 (Prop_lut6_I2_O)        0.070    59.769 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.827    60.595    core/reg_IF_ID/Branch_ctrl
    SLICE_X54Y180        LUT4 (Prop_lut4_I0_O)        0.070    60.665 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          1.795    62.460    core/reg_IF_ID/flush02_out
    SLICE_X49Y166        LUT2 (Prop_lut2_I1_O)        0.070    62.530 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.322    64.852    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_1
    SLICE_X68Y174        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.528    99.441    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.529 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.396   100.925    core/reg_IF_ID/debug_clk
    SLICE_X68Y174        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[31]/C
                         clock pessimism              0.238   101.163    
                         clock uncertainty           -0.095   101.068    
    SLICE_X68Y174        FDCE (Setup_fdce_C_CE)      -0.240   100.828    core/reg_IF_ID/PCurrent_ID_reg[31]
  -------------------------------------------------------------------
                         required time                        100.828    
                         arrival time                         -64.852    
  -------------------------------------------------------------------
                         slack                                 35.976    

Slack (MET) :             36.105ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[103][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.423ns  (logic 2.154ns (16.047%)  route 11.269ns (83.953%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.925ns = ( 100.925 - 100.000 ) 
    Source Clock Delay      (SCD):    1.301ns = ( 51.301 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.593    49.667    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.760 f  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.541    51.301    core/data_ram/debug_clk
    SLICE_X82Y159        FDRE                                         r  core/data_ram/data_reg[103][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.393    51.694 r  core/data_ram/data_reg[103][7]/Q
                         net (fo=5, routed)           0.974    52.668    core/data_ram/data_reg[103]_23[7]
    SLICE_X68Y160        LUT6 (Prop_lut6_I0_O)        0.070    52.738 r  core/data_ram/MDR_WB[7]_i_30/O
                         net (fo=1, routed)           0.000    52.738    core/data_ram/MDR_WB[7]_i_30_n_1
    SLICE_X68Y160        MUXF7 (Prop_muxf7_I1_O)      0.194    52.932 r  core/data_ram/MDR_WB_reg[7]_i_14/O
                         net (fo=2, routed)           0.000    52.932    core/data_ram/MDR_WB_reg[7]_i_14_n_1
    SLICE_X68Y160        MUXF8 (Prop_muxf8_I0_O)      0.070    53.002 r  core/data_ram/MDR_WB_reg[31]_i_40/O
                         net (fo=1, routed)           0.794    53.796    core/data_ram/MDR_WB_reg[31]_i_40_n_1
    SLICE_X70Y166        LUT6 (Prop_lut6_I1_O)        0.183    53.979 f  core/data_ram/MDR_WB[31]_i_20/O
                         net (fo=2, routed)           0.515    54.494    core/data_ram/MDR_WB[31]_i_20_n_1
    SLICE_X71Y165        LUT6 (Prop_lut6_I2_O)        0.070    54.564 f  core/data_ram/MDR_WB[13]_i_6/O
                         net (fo=3, routed)           0.669    55.232    core/data_ram/MDR_WB[13]_i_6_n_1
    SLICE_X72Y166        LUT6 (Prop_lut6_I0_O)        0.070    55.302 r  core/data_ram/MDR_WB[9]_i_3/O
                         net (fo=1, routed)           0.242    55.544    core/mux_csrout/RAMout_MEM[4]
    SLICE_X71Y167        LUT3 (Prop_lut3_I1_O)        0.070    55.614 r  core/mux_csrout/MDR_WB[9]_i_1/O
                         net (fo=5, routed)           0.584    56.198    core/hazard_unit/Datai[8]
    SLICE_X63Y162        LUT4 (Prop_lut4_I2_O)        0.070    56.268 r  core/hazard_unit/B_EX[9]_i_2/O
                         net (fo=1, routed)           0.616    56.884    core/hazard_unit/B_EX[9]_i_2_n_1
    SLICE_X56Y162        LUT5 (Prop_lut5_I0_O)        0.070    56.954 r  core/hazard_unit/B_EX[9]_i_1/O
                         net (fo=4, routed)           0.886    57.840    core/hazard_unit/ALUO_MEM_reg[30]_0[8]
    SLICE_X55Y161        LUT4 (Prop_lut4_I1_O)        0.070    57.910 r  core/hazard_unit/Q[31]_i_59/O
                         net (fo=1, routed)           0.000    57.910    core/cmp_ID/Q_reg[31]_i_24_1[0]
    SLICE_X55Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404    58.314 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.314    core/cmp_ID/Q_reg[31]_i_37_n_1
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.384 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.384    core/cmp_ID/Q_reg[31]_i_24_n_1
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.454 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.677    59.131    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X55Y165        LUT6 (Prop_lut6_I2_O)        0.070    59.201 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.498    59.699    core/ctrl/Q_reg[0]
    SLICE_X56Y166        LUT6 (Prop_lut6_I2_O)        0.070    59.769 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.827    60.595    core/reg_IF_ID/Branch_ctrl
    SLICE_X54Y180        LUT4 (Prop_lut4_I0_O)        0.070    60.665 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          1.795    62.460    core/reg_IF_ID/flush02_out
    SLICE_X49Y166        LUT2 (Prop_lut2_I1_O)        0.070    62.530 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.193    64.723    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_1
    SLICE_X69Y175        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.528    99.441    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.529 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.396   100.925    core/reg_IF_ID/debug_clk
    SLICE_X69Y175        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[30]/C
                         clock pessimism              0.238   101.163    
                         clock uncertainty           -0.095   101.068    
    SLICE_X69Y175        FDCE (Setup_fdce_C_CE)      -0.240   100.828    core/reg_IF_ID/PCurrent_ID_reg[30]
  -------------------------------------------------------------------
                         required time                        100.828    
                         arrival time                         -64.723    
  -------------------------------------------------------------------
                         slack                                 36.105    

Slack (MET) :             36.221ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[103][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.306ns  (logic 2.154ns (16.188%)  route 11.152ns (83.812%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.925ns = ( 100.925 - 100.000 ) 
    Source Clock Delay      (SCD):    1.301ns = ( 51.301 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.593    49.667    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.760 f  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.541    51.301    core/data_ram/debug_clk
    SLICE_X82Y159        FDRE                                         r  core/data_ram/data_reg[103][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.393    51.694 r  core/data_ram/data_reg[103][7]/Q
                         net (fo=5, routed)           0.974    52.668    core/data_ram/data_reg[103]_23[7]
    SLICE_X68Y160        LUT6 (Prop_lut6_I0_O)        0.070    52.738 r  core/data_ram/MDR_WB[7]_i_30/O
                         net (fo=1, routed)           0.000    52.738    core/data_ram/MDR_WB[7]_i_30_n_1
    SLICE_X68Y160        MUXF7 (Prop_muxf7_I1_O)      0.194    52.932 r  core/data_ram/MDR_WB_reg[7]_i_14/O
                         net (fo=2, routed)           0.000    52.932    core/data_ram/MDR_WB_reg[7]_i_14_n_1
    SLICE_X68Y160        MUXF8 (Prop_muxf8_I0_O)      0.070    53.002 r  core/data_ram/MDR_WB_reg[31]_i_40/O
                         net (fo=1, routed)           0.794    53.796    core/data_ram/MDR_WB_reg[31]_i_40_n_1
    SLICE_X70Y166        LUT6 (Prop_lut6_I1_O)        0.183    53.979 f  core/data_ram/MDR_WB[31]_i_20/O
                         net (fo=2, routed)           0.515    54.494    core/data_ram/MDR_WB[31]_i_20_n_1
    SLICE_X71Y165        LUT6 (Prop_lut6_I2_O)        0.070    54.564 f  core/data_ram/MDR_WB[13]_i_6/O
                         net (fo=3, routed)           0.669    55.232    core/data_ram/MDR_WB[13]_i_6_n_1
    SLICE_X72Y166        LUT6 (Prop_lut6_I0_O)        0.070    55.302 r  core/data_ram/MDR_WB[9]_i_3/O
                         net (fo=1, routed)           0.242    55.544    core/mux_csrout/RAMout_MEM[4]
    SLICE_X71Y167        LUT3 (Prop_lut3_I1_O)        0.070    55.614 r  core/mux_csrout/MDR_WB[9]_i_1/O
                         net (fo=5, routed)           0.584    56.198    core/hazard_unit/Datai[8]
    SLICE_X63Y162        LUT4 (Prop_lut4_I2_O)        0.070    56.268 r  core/hazard_unit/B_EX[9]_i_2/O
                         net (fo=1, routed)           0.616    56.884    core/hazard_unit/B_EX[9]_i_2_n_1
    SLICE_X56Y162        LUT5 (Prop_lut5_I0_O)        0.070    56.954 r  core/hazard_unit/B_EX[9]_i_1/O
                         net (fo=4, routed)           0.886    57.840    core/hazard_unit/ALUO_MEM_reg[30]_0[8]
    SLICE_X55Y161        LUT4 (Prop_lut4_I1_O)        0.070    57.910 r  core/hazard_unit/Q[31]_i_59/O
                         net (fo=1, routed)           0.000    57.910    core/cmp_ID/Q_reg[31]_i_24_1[0]
    SLICE_X55Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404    58.314 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.314    core/cmp_ID/Q_reg[31]_i_37_n_1
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.384 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.384    core/cmp_ID/Q_reg[31]_i_24_n_1
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.454 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.677    59.131    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X55Y165        LUT6 (Prop_lut6_I2_O)        0.070    59.201 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.498    59.699    core/ctrl/Q_reg[0]
    SLICE_X56Y166        LUT6 (Prop_lut6_I2_O)        0.070    59.769 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.827    60.595    core/reg_IF_ID/Branch_ctrl
    SLICE_X54Y180        LUT4 (Prop_lut4_I0_O)        0.070    60.665 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          1.795    62.460    core/reg_IF_ID/flush02_out
    SLICE_X49Y166        LUT2 (Prop_lut2_I1_O)        0.070    62.530 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.076    64.607    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_1
    SLICE_X64Y175        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.528    99.441    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.529 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.396   100.925    core/reg_IF_ID/debug_clk
    SLICE_X64Y175        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[24]/C
                         clock pessimism              0.238   101.163    
                         clock uncertainty           -0.095   101.068    
    SLICE_X64Y175        FDCE (Setup_fdce_C_CE)      -0.240   100.828    core/reg_IF_ID/PCurrent_ID_reg[24]
  -------------------------------------------------------------------
                         required time                        100.828    
                         arrival time                         -64.607    
  -------------------------------------------------------------------
                         slack                                 36.221    

Slack (MET) :             36.221ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[103][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.306ns  (logic 2.154ns (16.188%)  route 11.152ns (83.812%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.925ns = ( 100.925 - 100.000 ) 
    Source Clock Delay      (SCD):    1.301ns = ( 51.301 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.593    49.667    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.760 f  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.541    51.301    core/data_ram/debug_clk
    SLICE_X82Y159        FDRE                                         r  core/data_ram/data_reg[103][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.393    51.694 r  core/data_ram/data_reg[103][7]/Q
                         net (fo=5, routed)           0.974    52.668    core/data_ram/data_reg[103]_23[7]
    SLICE_X68Y160        LUT6 (Prop_lut6_I0_O)        0.070    52.738 r  core/data_ram/MDR_WB[7]_i_30/O
                         net (fo=1, routed)           0.000    52.738    core/data_ram/MDR_WB[7]_i_30_n_1
    SLICE_X68Y160        MUXF7 (Prop_muxf7_I1_O)      0.194    52.932 r  core/data_ram/MDR_WB_reg[7]_i_14/O
                         net (fo=2, routed)           0.000    52.932    core/data_ram/MDR_WB_reg[7]_i_14_n_1
    SLICE_X68Y160        MUXF8 (Prop_muxf8_I0_O)      0.070    53.002 r  core/data_ram/MDR_WB_reg[31]_i_40/O
                         net (fo=1, routed)           0.794    53.796    core/data_ram/MDR_WB_reg[31]_i_40_n_1
    SLICE_X70Y166        LUT6 (Prop_lut6_I1_O)        0.183    53.979 f  core/data_ram/MDR_WB[31]_i_20/O
                         net (fo=2, routed)           0.515    54.494    core/data_ram/MDR_WB[31]_i_20_n_1
    SLICE_X71Y165        LUT6 (Prop_lut6_I2_O)        0.070    54.564 f  core/data_ram/MDR_WB[13]_i_6/O
                         net (fo=3, routed)           0.669    55.232    core/data_ram/MDR_WB[13]_i_6_n_1
    SLICE_X72Y166        LUT6 (Prop_lut6_I0_O)        0.070    55.302 r  core/data_ram/MDR_WB[9]_i_3/O
                         net (fo=1, routed)           0.242    55.544    core/mux_csrout/RAMout_MEM[4]
    SLICE_X71Y167        LUT3 (Prop_lut3_I1_O)        0.070    55.614 r  core/mux_csrout/MDR_WB[9]_i_1/O
                         net (fo=5, routed)           0.584    56.198    core/hazard_unit/Datai[8]
    SLICE_X63Y162        LUT4 (Prop_lut4_I2_O)        0.070    56.268 r  core/hazard_unit/B_EX[9]_i_2/O
                         net (fo=1, routed)           0.616    56.884    core/hazard_unit/B_EX[9]_i_2_n_1
    SLICE_X56Y162        LUT5 (Prop_lut5_I0_O)        0.070    56.954 r  core/hazard_unit/B_EX[9]_i_1/O
                         net (fo=4, routed)           0.886    57.840    core/hazard_unit/ALUO_MEM_reg[30]_0[8]
    SLICE_X55Y161        LUT4 (Prop_lut4_I1_O)        0.070    57.910 r  core/hazard_unit/Q[31]_i_59/O
                         net (fo=1, routed)           0.000    57.910    core/cmp_ID/Q_reg[31]_i_24_1[0]
    SLICE_X55Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404    58.314 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.314    core/cmp_ID/Q_reg[31]_i_37_n_1
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.384 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.384    core/cmp_ID/Q_reg[31]_i_24_n_1
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.454 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.677    59.131    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X55Y165        LUT6 (Prop_lut6_I2_O)        0.070    59.201 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.498    59.699    core/ctrl/Q_reg[0]
    SLICE_X56Y166        LUT6 (Prop_lut6_I2_O)        0.070    59.769 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.827    60.595    core/reg_IF_ID/Branch_ctrl
    SLICE_X54Y180        LUT4 (Prop_lut4_I0_O)        0.070    60.665 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          1.795    62.460    core/reg_IF_ID/flush02_out
    SLICE_X49Y166        LUT2 (Prop_lut2_I1_O)        0.070    62.530 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.076    64.607    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_1
    SLICE_X64Y175        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.528    99.441    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.529 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.396   100.925    core/reg_IF_ID/debug_clk
    SLICE_X64Y175        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[25]/C
                         clock pessimism              0.238   101.163    
                         clock uncertainty           -0.095   101.068    
    SLICE_X64Y175        FDCE (Setup_fdce_C_CE)      -0.240   100.828    core/reg_IF_ID/PCurrent_ID_reg[25]
  -------------------------------------------------------------------
                         required time                        100.828    
                         arrival time                         -64.607    
  -------------------------------------------------------------------
                         slack                                 36.221    

Slack (MET) :             36.221ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[103][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.306ns  (logic 2.154ns (16.188%)  route 11.152ns (83.812%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.925ns = ( 100.925 - 100.000 ) 
    Source Clock Delay      (SCD):    1.301ns = ( 51.301 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.593    49.667    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.760 f  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.541    51.301    core/data_ram/debug_clk
    SLICE_X82Y159        FDRE                                         r  core/data_ram/data_reg[103][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.393    51.694 r  core/data_ram/data_reg[103][7]/Q
                         net (fo=5, routed)           0.974    52.668    core/data_ram/data_reg[103]_23[7]
    SLICE_X68Y160        LUT6 (Prop_lut6_I0_O)        0.070    52.738 r  core/data_ram/MDR_WB[7]_i_30/O
                         net (fo=1, routed)           0.000    52.738    core/data_ram/MDR_WB[7]_i_30_n_1
    SLICE_X68Y160        MUXF7 (Prop_muxf7_I1_O)      0.194    52.932 r  core/data_ram/MDR_WB_reg[7]_i_14/O
                         net (fo=2, routed)           0.000    52.932    core/data_ram/MDR_WB_reg[7]_i_14_n_1
    SLICE_X68Y160        MUXF8 (Prop_muxf8_I0_O)      0.070    53.002 r  core/data_ram/MDR_WB_reg[31]_i_40/O
                         net (fo=1, routed)           0.794    53.796    core/data_ram/MDR_WB_reg[31]_i_40_n_1
    SLICE_X70Y166        LUT6 (Prop_lut6_I1_O)        0.183    53.979 f  core/data_ram/MDR_WB[31]_i_20/O
                         net (fo=2, routed)           0.515    54.494    core/data_ram/MDR_WB[31]_i_20_n_1
    SLICE_X71Y165        LUT6 (Prop_lut6_I2_O)        0.070    54.564 f  core/data_ram/MDR_WB[13]_i_6/O
                         net (fo=3, routed)           0.669    55.232    core/data_ram/MDR_WB[13]_i_6_n_1
    SLICE_X72Y166        LUT6 (Prop_lut6_I0_O)        0.070    55.302 r  core/data_ram/MDR_WB[9]_i_3/O
                         net (fo=1, routed)           0.242    55.544    core/mux_csrout/RAMout_MEM[4]
    SLICE_X71Y167        LUT3 (Prop_lut3_I1_O)        0.070    55.614 r  core/mux_csrout/MDR_WB[9]_i_1/O
                         net (fo=5, routed)           0.584    56.198    core/hazard_unit/Datai[8]
    SLICE_X63Y162        LUT4 (Prop_lut4_I2_O)        0.070    56.268 r  core/hazard_unit/B_EX[9]_i_2/O
                         net (fo=1, routed)           0.616    56.884    core/hazard_unit/B_EX[9]_i_2_n_1
    SLICE_X56Y162        LUT5 (Prop_lut5_I0_O)        0.070    56.954 r  core/hazard_unit/B_EX[9]_i_1/O
                         net (fo=4, routed)           0.886    57.840    core/hazard_unit/ALUO_MEM_reg[30]_0[8]
    SLICE_X55Y161        LUT4 (Prop_lut4_I1_O)        0.070    57.910 r  core/hazard_unit/Q[31]_i_59/O
                         net (fo=1, routed)           0.000    57.910    core/cmp_ID/Q_reg[31]_i_24_1[0]
    SLICE_X55Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404    58.314 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.314    core/cmp_ID/Q_reg[31]_i_37_n_1
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.384 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.384    core/cmp_ID/Q_reg[31]_i_24_n_1
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.454 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.677    59.131    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X55Y165        LUT6 (Prop_lut6_I2_O)        0.070    59.201 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.498    59.699    core/ctrl/Q_reg[0]
    SLICE_X56Y166        LUT6 (Prop_lut6_I2_O)        0.070    59.769 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.827    60.595    core/reg_IF_ID/Branch_ctrl
    SLICE_X54Y180        LUT4 (Prop_lut4_I0_O)        0.070    60.665 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          1.795    62.460    core/reg_IF_ID/flush02_out
    SLICE_X49Y166        LUT2 (Prop_lut2_I1_O)        0.070    62.530 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.076    64.607    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_1
    SLICE_X64Y175        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.528    99.441    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.529 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.396   100.925    core/reg_IF_ID/debug_clk
    SLICE_X64Y175        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[28]/C
                         clock pessimism              0.238   101.163    
                         clock uncertainty           -0.095   101.068    
    SLICE_X64Y175        FDCE (Setup_fdce_C_CE)      -0.240   100.828    core/reg_IF_ID/PCurrent_ID_reg[28]
  -------------------------------------------------------------------
                         required time                        100.828    
                         arrival time                         -64.607    
  -------------------------------------------------------------------
                         slack                                 36.221    

Slack (MET) :             36.350ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[103][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.180ns  (logic 2.154ns (16.343%)  route 11.026ns (83.657%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.928ns = ( 100.928 - 100.000 ) 
    Source Clock Delay      (SCD):    1.301ns = ( 51.301 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.593    49.667    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.760 f  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.541    51.301    core/data_ram/debug_clk
    SLICE_X82Y159        FDRE                                         r  core/data_ram/data_reg[103][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.393    51.694 r  core/data_ram/data_reg[103][7]/Q
                         net (fo=5, routed)           0.974    52.668    core/data_ram/data_reg[103]_23[7]
    SLICE_X68Y160        LUT6 (Prop_lut6_I0_O)        0.070    52.738 r  core/data_ram/MDR_WB[7]_i_30/O
                         net (fo=1, routed)           0.000    52.738    core/data_ram/MDR_WB[7]_i_30_n_1
    SLICE_X68Y160        MUXF7 (Prop_muxf7_I1_O)      0.194    52.932 r  core/data_ram/MDR_WB_reg[7]_i_14/O
                         net (fo=2, routed)           0.000    52.932    core/data_ram/MDR_WB_reg[7]_i_14_n_1
    SLICE_X68Y160        MUXF8 (Prop_muxf8_I0_O)      0.070    53.002 r  core/data_ram/MDR_WB_reg[31]_i_40/O
                         net (fo=1, routed)           0.794    53.796    core/data_ram/MDR_WB_reg[31]_i_40_n_1
    SLICE_X70Y166        LUT6 (Prop_lut6_I1_O)        0.183    53.979 f  core/data_ram/MDR_WB[31]_i_20/O
                         net (fo=2, routed)           0.515    54.494    core/data_ram/MDR_WB[31]_i_20_n_1
    SLICE_X71Y165        LUT6 (Prop_lut6_I2_O)        0.070    54.564 f  core/data_ram/MDR_WB[13]_i_6/O
                         net (fo=3, routed)           0.669    55.232    core/data_ram/MDR_WB[13]_i_6_n_1
    SLICE_X72Y166        LUT6 (Prop_lut6_I0_O)        0.070    55.302 r  core/data_ram/MDR_WB[9]_i_3/O
                         net (fo=1, routed)           0.242    55.544    core/mux_csrout/RAMout_MEM[4]
    SLICE_X71Y167        LUT3 (Prop_lut3_I1_O)        0.070    55.614 r  core/mux_csrout/MDR_WB[9]_i_1/O
                         net (fo=5, routed)           0.584    56.198    core/hazard_unit/Datai[8]
    SLICE_X63Y162        LUT4 (Prop_lut4_I2_O)        0.070    56.268 r  core/hazard_unit/B_EX[9]_i_2/O
                         net (fo=1, routed)           0.616    56.884    core/hazard_unit/B_EX[9]_i_2_n_1
    SLICE_X56Y162        LUT5 (Prop_lut5_I0_O)        0.070    56.954 r  core/hazard_unit/B_EX[9]_i_1/O
                         net (fo=4, routed)           0.886    57.840    core/hazard_unit/ALUO_MEM_reg[30]_0[8]
    SLICE_X55Y161        LUT4 (Prop_lut4_I1_O)        0.070    57.910 r  core/hazard_unit/Q[31]_i_59/O
                         net (fo=1, routed)           0.000    57.910    core/cmp_ID/Q_reg[31]_i_24_1[0]
    SLICE_X55Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404    58.314 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.314    core/cmp_ID/Q_reg[31]_i_37_n_1
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.384 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.384    core/cmp_ID/Q_reg[31]_i_24_n_1
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.454 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.677    59.131    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X55Y165        LUT6 (Prop_lut6_I2_O)        0.070    59.201 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.498    59.699    core/ctrl/Q_reg[0]
    SLICE_X56Y166        LUT6 (Prop_lut6_I2_O)        0.070    59.769 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.827    60.595    core/reg_IF_ID/Branch_ctrl
    SLICE_X54Y180        LUT4 (Prop_lut4_I0_O)        0.070    60.665 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          1.795    62.460    core/reg_IF_ID/flush02_out
    SLICE_X49Y166        LUT2 (Prop_lut2_I1_O)        0.070    62.530 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.950    64.481    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_1
    SLICE_X64Y177        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.528    99.441    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.529 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.399   100.928    core/reg_IF_ID/debug_clk
    SLICE_X64Y177        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[18]/C
                         clock pessimism              0.238   101.166    
                         clock uncertainty           -0.095   101.071    
    SLICE_X64Y177        FDCE (Setup_fdce_C_CE)      -0.240   100.831    core/reg_IF_ID/PCurrent_ID_reg[18]
  -------------------------------------------------------------------
                         required time                        100.831    
                         arrival time                         -64.481    
  -------------------------------------------------------------------
                         slack                                 36.350    

Slack (MET) :             36.350ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[103][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.180ns  (logic 2.154ns (16.343%)  route 11.026ns (83.657%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.928ns = ( 100.928 - 100.000 ) 
    Source Clock Delay      (SCD):    1.301ns = ( 51.301 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.593    49.667    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.760 f  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.541    51.301    core/data_ram/debug_clk
    SLICE_X82Y159        FDRE                                         r  core/data_ram/data_reg[103][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.393    51.694 r  core/data_ram/data_reg[103][7]/Q
                         net (fo=5, routed)           0.974    52.668    core/data_ram/data_reg[103]_23[7]
    SLICE_X68Y160        LUT6 (Prop_lut6_I0_O)        0.070    52.738 r  core/data_ram/MDR_WB[7]_i_30/O
                         net (fo=1, routed)           0.000    52.738    core/data_ram/MDR_WB[7]_i_30_n_1
    SLICE_X68Y160        MUXF7 (Prop_muxf7_I1_O)      0.194    52.932 r  core/data_ram/MDR_WB_reg[7]_i_14/O
                         net (fo=2, routed)           0.000    52.932    core/data_ram/MDR_WB_reg[7]_i_14_n_1
    SLICE_X68Y160        MUXF8 (Prop_muxf8_I0_O)      0.070    53.002 r  core/data_ram/MDR_WB_reg[31]_i_40/O
                         net (fo=1, routed)           0.794    53.796    core/data_ram/MDR_WB_reg[31]_i_40_n_1
    SLICE_X70Y166        LUT6 (Prop_lut6_I1_O)        0.183    53.979 f  core/data_ram/MDR_WB[31]_i_20/O
                         net (fo=2, routed)           0.515    54.494    core/data_ram/MDR_WB[31]_i_20_n_1
    SLICE_X71Y165        LUT6 (Prop_lut6_I2_O)        0.070    54.564 f  core/data_ram/MDR_WB[13]_i_6/O
                         net (fo=3, routed)           0.669    55.232    core/data_ram/MDR_WB[13]_i_6_n_1
    SLICE_X72Y166        LUT6 (Prop_lut6_I0_O)        0.070    55.302 r  core/data_ram/MDR_WB[9]_i_3/O
                         net (fo=1, routed)           0.242    55.544    core/mux_csrout/RAMout_MEM[4]
    SLICE_X71Y167        LUT3 (Prop_lut3_I1_O)        0.070    55.614 r  core/mux_csrout/MDR_WB[9]_i_1/O
                         net (fo=5, routed)           0.584    56.198    core/hazard_unit/Datai[8]
    SLICE_X63Y162        LUT4 (Prop_lut4_I2_O)        0.070    56.268 r  core/hazard_unit/B_EX[9]_i_2/O
                         net (fo=1, routed)           0.616    56.884    core/hazard_unit/B_EX[9]_i_2_n_1
    SLICE_X56Y162        LUT5 (Prop_lut5_I0_O)        0.070    56.954 r  core/hazard_unit/B_EX[9]_i_1/O
                         net (fo=4, routed)           0.886    57.840    core/hazard_unit/ALUO_MEM_reg[30]_0[8]
    SLICE_X55Y161        LUT4 (Prop_lut4_I1_O)        0.070    57.910 r  core/hazard_unit/Q[31]_i_59/O
                         net (fo=1, routed)           0.000    57.910    core/cmp_ID/Q_reg[31]_i_24_1[0]
    SLICE_X55Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404    58.314 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.314    core/cmp_ID/Q_reg[31]_i_37_n_1
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.384 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.384    core/cmp_ID/Q_reg[31]_i_24_n_1
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.454 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.677    59.131    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X55Y165        LUT6 (Prop_lut6_I2_O)        0.070    59.201 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.498    59.699    core/ctrl/Q_reg[0]
    SLICE_X56Y166        LUT6 (Prop_lut6_I2_O)        0.070    59.769 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.827    60.595    core/reg_IF_ID/Branch_ctrl
    SLICE_X54Y180        LUT4 (Prop_lut4_I0_O)        0.070    60.665 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          1.795    62.460    core/reg_IF_ID/flush02_out
    SLICE_X49Y166        LUT2 (Prop_lut2_I1_O)        0.070    62.530 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.950    64.481    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_1
    SLICE_X64Y177        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.528    99.441    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.529 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.399   100.928    core/reg_IF_ID/debug_clk
    SLICE_X64Y177        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/C
                         clock pessimism              0.238   101.166    
                         clock uncertainty           -0.095   101.071    
    SLICE_X64Y177        FDCE (Setup_fdce_C_CE)      -0.240   100.831    core/reg_IF_ID/PCurrent_ID_reg[26]
  -------------------------------------------------------------------
                         required time                        100.831    
                         arrival time                         -64.481    
  -------------------------------------------------------------------
                         slack                                 36.350    

Slack (MET) :             36.617ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[103][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.951ns  (logic 2.154ns (16.631%)  route 10.797ns (83.369%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.933ns = ( 100.933 - 100.000 ) 
    Source Clock Delay      (SCD):    1.301ns = ( 51.301 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.593    49.667    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.760 f  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.541    51.301    core/data_ram/debug_clk
    SLICE_X82Y159        FDRE                                         r  core/data_ram/data_reg[103][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.393    51.694 r  core/data_ram/data_reg[103][7]/Q
                         net (fo=5, routed)           0.974    52.668    core/data_ram/data_reg[103]_23[7]
    SLICE_X68Y160        LUT6 (Prop_lut6_I0_O)        0.070    52.738 r  core/data_ram/MDR_WB[7]_i_30/O
                         net (fo=1, routed)           0.000    52.738    core/data_ram/MDR_WB[7]_i_30_n_1
    SLICE_X68Y160        MUXF7 (Prop_muxf7_I1_O)      0.194    52.932 r  core/data_ram/MDR_WB_reg[7]_i_14/O
                         net (fo=2, routed)           0.000    52.932    core/data_ram/MDR_WB_reg[7]_i_14_n_1
    SLICE_X68Y160        MUXF8 (Prop_muxf8_I0_O)      0.070    53.002 r  core/data_ram/MDR_WB_reg[31]_i_40/O
                         net (fo=1, routed)           0.794    53.796    core/data_ram/MDR_WB_reg[31]_i_40_n_1
    SLICE_X70Y166        LUT6 (Prop_lut6_I1_O)        0.183    53.979 f  core/data_ram/MDR_WB[31]_i_20/O
                         net (fo=2, routed)           0.515    54.494    core/data_ram/MDR_WB[31]_i_20_n_1
    SLICE_X71Y165        LUT6 (Prop_lut6_I2_O)        0.070    54.564 f  core/data_ram/MDR_WB[13]_i_6/O
                         net (fo=3, routed)           0.669    55.232    core/data_ram/MDR_WB[13]_i_6_n_1
    SLICE_X72Y166        LUT6 (Prop_lut6_I0_O)        0.070    55.302 r  core/data_ram/MDR_WB[9]_i_3/O
                         net (fo=1, routed)           0.242    55.544    core/mux_csrout/RAMout_MEM[4]
    SLICE_X71Y167        LUT3 (Prop_lut3_I1_O)        0.070    55.614 r  core/mux_csrout/MDR_WB[9]_i_1/O
                         net (fo=5, routed)           0.584    56.198    core/hazard_unit/Datai[8]
    SLICE_X63Y162        LUT4 (Prop_lut4_I2_O)        0.070    56.268 r  core/hazard_unit/B_EX[9]_i_2/O
                         net (fo=1, routed)           0.616    56.884    core/hazard_unit/B_EX[9]_i_2_n_1
    SLICE_X56Y162        LUT5 (Prop_lut5_I0_O)        0.070    56.954 r  core/hazard_unit/B_EX[9]_i_1/O
                         net (fo=4, routed)           0.886    57.840    core/hazard_unit/ALUO_MEM_reg[30]_0[8]
    SLICE_X55Y161        LUT4 (Prop_lut4_I1_O)        0.070    57.910 r  core/hazard_unit/Q[31]_i_59/O
                         net (fo=1, routed)           0.000    57.910    core/cmp_ID/Q_reg[31]_i_24_1[0]
    SLICE_X55Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404    58.314 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.314    core/cmp_ID/Q_reg[31]_i_37_n_1
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.384 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.384    core/cmp_ID/Q_reg[31]_i_24_n_1
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.454 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.677    59.131    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X55Y165        LUT6 (Prop_lut6_I2_O)        0.070    59.201 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.498    59.699    core/ctrl/Q_reg[0]
    SLICE_X56Y166        LUT6 (Prop_lut6_I2_O)        0.070    59.769 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.827    60.595    core/reg_IF_ID/Branch_ctrl
    SLICE_X54Y180        LUT4 (Prop_lut4_I0_O)        0.070    60.665 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          1.795    62.460    core/reg_IF_ID/flush02_out
    SLICE_X49Y166        LUT2 (Prop_lut2_I1_O)        0.070    62.530 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.722    64.252    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_1
    SLICE_X62Y180        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.528    99.441    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.529 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.404   100.933    core/reg_IF_ID/debug_clk
    SLICE_X62Y180        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[15]/C
                         clock pessimism              0.238   101.171    
                         clock uncertainty           -0.095   101.076    
    SLICE_X62Y180        FDCE (Setup_fdce_C_CE)      -0.207   100.869    core/reg_IF_ID/PCurrent_ID_reg[15]
  -------------------------------------------------------------------
                         required time                        100.869    
                         arrival time                         -64.252    
  -------------------------------------------------------------------
                         slack                                 36.617    

Slack (MET) :             36.617ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[103][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.951ns  (logic 2.154ns (16.631%)  route 10.797ns (83.369%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.933ns = ( 100.933 - 100.000 ) 
    Source Clock Delay      (SCD):    1.301ns = ( 51.301 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.593    49.667    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.760 f  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.541    51.301    core/data_ram/debug_clk
    SLICE_X82Y159        FDRE                                         r  core/data_ram/data_reg[103][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.393    51.694 r  core/data_ram/data_reg[103][7]/Q
                         net (fo=5, routed)           0.974    52.668    core/data_ram/data_reg[103]_23[7]
    SLICE_X68Y160        LUT6 (Prop_lut6_I0_O)        0.070    52.738 r  core/data_ram/MDR_WB[7]_i_30/O
                         net (fo=1, routed)           0.000    52.738    core/data_ram/MDR_WB[7]_i_30_n_1
    SLICE_X68Y160        MUXF7 (Prop_muxf7_I1_O)      0.194    52.932 r  core/data_ram/MDR_WB_reg[7]_i_14/O
                         net (fo=2, routed)           0.000    52.932    core/data_ram/MDR_WB_reg[7]_i_14_n_1
    SLICE_X68Y160        MUXF8 (Prop_muxf8_I0_O)      0.070    53.002 r  core/data_ram/MDR_WB_reg[31]_i_40/O
                         net (fo=1, routed)           0.794    53.796    core/data_ram/MDR_WB_reg[31]_i_40_n_1
    SLICE_X70Y166        LUT6 (Prop_lut6_I1_O)        0.183    53.979 f  core/data_ram/MDR_WB[31]_i_20/O
                         net (fo=2, routed)           0.515    54.494    core/data_ram/MDR_WB[31]_i_20_n_1
    SLICE_X71Y165        LUT6 (Prop_lut6_I2_O)        0.070    54.564 f  core/data_ram/MDR_WB[13]_i_6/O
                         net (fo=3, routed)           0.669    55.232    core/data_ram/MDR_WB[13]_i_6_n_1
    SLICE_X72Y166        LUT6 (Prop_lut6_I0_O)        0.070    55.302 r  core/data_ram/MDR_WB[9]_i_3/O
                         net (fo=1, routed)           0.242    55.544    core/mux_csrout/RAMout_MEM[4]
    SLICE_X71Y167        LUT3 (Prop_lut3_I1_O)        0.070    55.614 r  core/mux_csrout/MDR_WB[9]_i_1/O
                         net (fo=5, routed)           0.584    56.198    core/hazard_unit/Datai[8]
    SLICE_X63Y162        LUT4 (Prop_lut4_I2_O)        0.070    56.268 r  core/hazard_unit/B_EX[9]_i_2/O
                         net (fo=1, routed)           0.616    56.884    core/hazard_unit/B_EX[9]_i_2_n_1
    SLICE_X56Y162        LUT5 (Prop_lut5_I0_O)        0.070    56.954 r  core/hazard_unit/B_EX[9]_i_1/O
                         net (fo=4, routed)           0.886    57.840    core/hazard_unit/ALUO_MEM_reg[30]_0[8]
    SLICE_X55Y161        LUT4 (Prop_lut4_I1_O)        0.070    57.910 r  core/hazard_unit/Q[31]_i_59/O
                         net (fo=1, routed)           0.000    57.910    core/cmp_ID/Q_reg[31]_i_24_1[0]
    SLICE_X55Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404    58.314 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.314    core/cmp_ID/Q_reg[31]_i_37_n_1
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.384 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.384    core/cmp_ID/Q_reg[31]_i_24_n_1
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.454 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.677    59.131    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X55Y165        LUT6 (Prop_lut6_I2_O)        0.070    59.201 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.498    59.699    core/ctrl/Q_reg[0]
    SLICE_X56Y166        LUT6 (Prop_lut6_I2_O)        0.070    59.769 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.827    60.595    core/reg_IF_ID/Branch_ctrl
    SLICE_X54Y180        LUT4 (Prop_lut4_I0_O)        0.070    60.665 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          1.795    62.460    core/reg_IF_ID/flush02_out
    SLICE_X49Y166        LUT2 (Prop_lut2_I1_O)        0.070    62.530 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.722    64.252    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_1
    SLICE_X62Y180        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.528    99.441    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.529 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.404   100.933    core/reg_IF_ID/debug_clk
    SLICE_X62Y180        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[20]/C
                         clock pessimism              0.238   101.171    
                         clock uncertainty           -0.095   101.076    
    SLICE_X62Y180        FDCE (Setup_fdce_C_CE)      -0.207   100.869    core/reg_IF_ID/PCurrent_ID_reg[20]
  -------------------------------------------------------------------
                         required time                        100.869    
                         arrival time                         -64.252    
  -------------------------------------------------------------------
                         slack                                 36.617    

Slack (MET) :             36.617ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[103][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.951ns  (logic 2.154ns (16.631%)  route 10.797ns (83.369%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.933ns = ( 100.933 - 100.000 ) 
    Source Clock Delay      (SCD):    1.301ns = ( 51.301 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.593    49.667    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.760 f  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.541    51.301    core/data_ram/debug_clk
    SLICE_X82Y159        FDRE                                         r  core/data_ram/data_reg[103][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.393    51.694 r  core/data_ram/data_reg[103][7]/Q
                         net (fo=5, routed)           0.974    52.668    core/data_ram/data_reg[103]_23[7]
    SLICE_X68Y160        LUT6 (Prop_lut6_I0_O)        0.070    52.738 r  core/data_ram/MDR_WB[7]_i_30/O
                         net (fo=1, routed)           0.000    52.738    core/data_ram/MDR_WB[7]_i_30_n_1
    SLICE_X68Y160        MUXF7 (Prop_muxf7_I1_O)      0.194    52.932 r  core/data_ram/MDR_WB_reg[7]_i_14/O
                         net (fo=2, routed)           0.000    52.932    core/data_ram/MDR_WB_reg[7]_i_14_n_1
    SLICE_X68Y160        MUXF8 (Prop_muxf8_I0_O)      0.070    53.002 r  core/data_ram/MDR_WB_reg[31]_i_40/O
                         net (fo=1, routed)           0.794    53.796    core/data_ram/MDR_WB_reg[31]_i_40_n_1
    SLICE_X70Y166        LUT6 (Prop_lut6_I1_O)        0.183    53.979 f  core/data_ram/MDR_WB[31]_i_20/O
                         net (fo=2, routed)           0.515    54.494    core/data_ram/MDR_WB[31]_i_20_n_1
    SLICE_X71Y165        LUT6 (Prop_lut6_I2_O)        0.070    54.564 f  core/data_ram/MDR_WB[13]_i_6/O
                         net (fo=3, routed)           0.669    55.232    core/data_ram/MDR_WB[13]_i_6_n_1
    SLICE_X72Y166        LUT6 (Prop_lut6_I0_O)        0.070    55.302 r  core/data_ram/MDR_WB[9]_i_3/O
                         net (fo=1, routed)           0.242    55.544    core/mux_csrout/RAMout_MEM[4]
    SLICE_X71Y167        LUT3 (Prop_lut3_I1_O)        0.070    55.614 r  core/mux_csrout/MDR_WB[9]_i_1/O
                         net (fo=5, routed)           0.584    56.198    core/hazard_unit/Datai[8]
    SLICE_X63Y162        LUT4 (Prop_lut4_I2_O)        0.070    56.268 r  core/hazard_unit/B_EX[9]_i_2/O
                         net (fo=1, routed)           0.616    56.884    core/hazard_unit/B_EX[9]_i_2_n_1
    SLICE_X56Y162        LUT5 (Prop_lut5_I0_O)        0.070    56.954 r  core/hazard_unit/B_EX[9]_i_1/O
                         net (fo=4, routed)           0.886    57.840    core/hazard_unit/ALUO_MEM_reg[30]_0[8]
    SLICE_X55Y161        LUT4 (Prop_lut4_I1_O)        0.070    57.910 r  core/hazard_unit/Q[31]_i_59/O
                         net (fo=1, routed)           0.000    57.910    core/cmp_ID/Q_reg[31]_i_24_1[0]
    SLICE_X55Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404    58.314 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.314    core/cmp_ID/Q_reg[31]_i_37_n_1
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.384 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.384    core/cmp_ID/Q_reg[31]_i_24_n_1
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.454 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.677    59.131    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X55Y165        LUT6 (Prop_lut6_I2_O)        0.070    59.201 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.498    59.699    core/ctrl/Q_reg[0]
    SLICE_X56Y166        LUT6 (Prop_lut6_I2_O)        0.070    59.769 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.827    60.595    core/reg_IF_ID/Branch_ctrl
    SLICE_X54Y180        LUT4 (Prop_lut4_I0_O)        0.070    60.665 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          1.795    62.460    core/reg_IF_ID/flush02_out
    SLICE_X49Y166        LUT2 (Prop_lut2_I1_O)        0.070    62.530 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.722    64.252    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_1
    SLICE_X62Y180        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.528    99.441    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.529 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.404   100.933    core/reg_IF_ID/debug_clk
    SLICE_X62Y180        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[21]/C
                         clock pessimism              0.238   101.171    
                         clock uncertainty           -0.095   101.076    
    SLICE_X62Y180        FDCE (Setup_fdce_C_CE)      -0.207   100.869    core/reg_IF_ID/PCurrent_ID_reg[21]
  -------------------------------------------------------------------
                         required time                        100.869    
                         arrival time                         -64.252    
  -------------------------------------------------------------------
                         slack                                 36.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rst_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.132ns (62.558%)  route 0.079ns (37.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.970ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X60Y113        FDRE                                         r  rst_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113        FDRE (Prop_fdre_C_Q)         0.132    -0.635 r  rst_count_reg[0]/Q
                         net (fo=2, routed)           0.079    -0.556    rst_count[0]
    SLICE_X60Y113        FDRE                                         r  rst_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.010    -0.970    clk_cpu
    SLICE_X60Y113        FDRE                                         r  rst_count_reg[1]/C
                         clock pessimism              0.203    -0.767    
    SLICE_X60Y113        FDRE (Hold_fdre_C_D)         0.075    -0.692    rst_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rst_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.132ns (52.309%)  route 0.120ns (47.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.970ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X60Y113        FDRE                                         r  rst_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113        FDRE (Prop_fdre_C_Q)         0.132    -0.635 r  rst_count_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.515    rst_count[2]
    SLICE_X61Y114        FDRE                                         r  rst_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.010    -0.970    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_count_reg[3]/C
                         clock pessimism              0.218    -0.752    
    SLICE_X61Y114        FDRE (Hold_fdre_C_D)         0.070    -0.682    rst_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rst_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.132ns (51.484%)  route 0.124ns (48.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.970ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.132    -0.635 r  rst_count_reg[5]/Q
                         net (fo=2, routed)           0.124    -0.511    rst_count[5]
    SLICE_X60Y114        FDRE                                         r  rst_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.010    -0.970    clk_cpu
    SLICE_X60Y114        FDRE                                         r  rst_count_reg[6]/C
                         clock pessimism              0.216    -0.754    
    SLICE_X60Y114        FDRE (Hold_fdre_C_D)         0.075    -0.679    rst_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.132ns (49.228%)  route 0.136ns (50.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.613ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    0.149ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.887    -0.615    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.580 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.278    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.237 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        0.687     0.451    core/reg_EXE_MEM/debug_clk
    SLICE_X49Y164        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y164        FDCE (Prop_fdce_C_Q)         0.132     0.583 r  core/reg_EXE_MEM/PCurrent_MEM_reg[9]/Q
                         net (fo=3, routed)           0.136     0.719    core/reg_MEM_WB/PC_MEM[9]
    SLICE_X49Y165        FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.211    -0.768    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.044    -0.724 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.336    -0.387    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        0.958     0.613    core/reg_MEM_WB/debug_clk
    SLICE_X49Y165        FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[9]/C
                         clock pessimism             -0.149     0.465    
    SLICE_X49Y165        FDCE (Hold_fdce_C_D)         0.076     0.541    core/reg_MEM_WB/PCurrent_WB_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/isFlushed_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/mem_r_MEM_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.184ns (61.399%)  route 0.116ns (38.601%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.405ns
    Clock Pessimism Removal (CPR):    0.149ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.887    -0.615    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.580 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.278    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.237 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        0.641     0.405    core/reg_ID_EX/debug_clk
    SLICE_X52Y173        FDCE                                         r  core/reg_ID_EX/isFlushed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y173        FDCE (Prop_fdce_C_Q)         0.149     0.554 f  core/reg_ID_EX/isFlushed_reg/Q
                         net (fo=74, routed)          0.116     0.670    core/reg_ID_EX/isFlushed_EXE
    SLICE_X53Y173        LUT4 (Prop_lut4_I1_O)        0.035     0.705 r  core/reg_ID_EX/mem_r_MEM_i_1/O
                         net (fo=1, routed)           0.000     0.705    core/reg_EXE_MEM/mem_r_MEM_reg_1
    SLICE_X53Y173        FDCE                                         r  core/reg_EXE_MEM/mem_r_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.211    -0.768    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.044    -0.724 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.336    -0.387    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        0.911     0.566    core/reg_EXE_MEM/debug_clk
    SLICE_X53Y173        FDCE                                         r  core/reg_EXE_MEM/mem_r_MEM_reg/C
                         clock pessimism             -0.149     0.418    
    SLICE_X53Y173        FDCE (Hold_fdce_C_D)         0.102     0.520    core/reg_EXE_MEM/mem_r_MEM_reg
  -------------------------------------------------------------------
                         required time                         -0.520    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/DatatoReg_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/DatatoReg_MEM_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.149ns (55.421%)  route 0.120ns (44.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    0.407ns
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.887    -0.615    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.580 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.278    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.237 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        0.643     0.407    core/reg_ID_EX/debug_clk
    SLICE_X50Y171        FDRE                                         r  core/reg_ID_EX/DatatoReg_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y171        FDRE (Prop_fdre_C_Q)         0.149     0.556 r  core/reg_ID_EX/DatatoReg_EX_reg/Q
                         net (fo=1, routed)           0.120     0.676    core/reg_EXE_MEM/DatatoReg_EX
    SLICE_X51Y171        FDRE                                         r  core/reg_EXE_MEM/DatatoReg_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.211    -0.768    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.044    -0.724 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.336    -0.387    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        0.914     0.569    core/reg_EXE_MEM/debug_clk
    SLICE_X51Y171        FDRE                                         r  core/reg_EXE_MEM/DatatoReg_MEM_reg/C
                         clock pessimism             -0.150     0.420    
    SLICE_X51Y171        FDRE (Hold_fdre_C_D)         0.070     0.490    core/reg_EXE_MEM/DatatoReg_MEM_reg
  -------------------------------------------------------------------
                         required time                         -0.490    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.211ns (65.586%)  route 0.111ns (34.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.408ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.887    -0.615    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.580 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.278    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.237 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        0.644     0.408    core/reg_ID_EX/debug_clk
    SLICE_X50Y170        FDCE                                         r  core/reg_ID_EX/IR_EX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y170        FDCE (Prop_fdce_C_Q)         0.136     0.544 r  core/reg_ID_EX/IR_EX_reg[6]/Q
                         net (fo=2, routed)           0.111     0.655    core/reg_ID_EX/inst_EXE[5]
    SLICE_X50Y170        LUT4 (Prop_lut4_I0_O)        0.075     0.730 r  core/reg_ID_EX/IR_MEM[6]_i_1/O
                         net (fo=1, routed)           0.000     0.730    core/reg_EXE_MEM/p_0_in_0[5]
    SLICE_X50Y170        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.211    -0.768    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.044    -0.724 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.336    -0.387    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        0.915     0.570    core/reg_EXE_MEM/debug_clk
    SLICE_X50Y170        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[6]/C
                         clock pessimism             -0.163     0.408    
    SLICE_X50Y170        FDCE (Hold_fdce_C_D)         0.134     0.542    core/reg_EXE_MEM/IR_MEM_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/PCurrent_WB_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/epc_cur_IDLE_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.132ns (49.301%)  route 0.136ns (50.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.406ns
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.887    -0.615    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.580 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.278    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.237 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        0.642     0.406    core/reg_MEM_WB/debug_clk
    SLICE_X57Y178        FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y178        FDCE (Prop_fdce_C_Q)         0.132     0.538 r  core/reg_MEM_WB/PCurrent_WB_reg[22]/Q
                         net (fo=2, routed)           0.136     0.674    core/exp_unit/epc_cur_IDLE_reg[31]_0[22]
    SLICE_X58Y178        FDRE                                         r  core/exp_unit/epc_cur_IDLE_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.211    -0.768    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.044    -0.724 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.336    -0.387    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        0.912     0.567    core/exp_unit/debug_clk
    SLICE_X58Y178        FDRE                                         r  core/exp_unit/epc_cur_IDLE_reg[22]/C
                         clock pessimism             -0.136     0.432    
    SLICE_X58Y178        FDRE (Hold_fdre_C_D)         0.051     0.483    core/exp_unit/epc_cur_IDLE_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 rst_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.149ns (53.189%)  route 0.131ns (46.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.970ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X58Y114        FDRE                                         r  rst_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y114        FDRE (Prop_fdre_C_Q)         0.149    -0.618 r  rst_count_reg[11]/Q
                         net (fo=2, routed)           0.131    -0.487    rst_count[11]
    SLICE_X59Y114        FDRE                                         r  rst_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.010    -0.970    clk_cpu
    SLICE_X59Y114        FDRE                                         r  rst_count_reg[12]/C
                         clock pessimism              0.216    -0.754    
    SLICE_X59Y114        FDRE (Hold_fdre_C_D)         0.075    -0.679    rst_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.149ns (55.329%)  route 0.120ns (44.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.568ns
    Source Clock Delay      (SCD):    0.408ns
    Clock Pessimism Removal (CPR):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.887    -0.615    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.580 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.278    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.237 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        0.644     0.408    core/REG_PC/debug_clk
    SLICE_X62Y181        FDCE                                         r  core/REG_PC/Q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y181        FDCE (Prop_fdce_C_Q)         0.149     0.557 r  core/REG_PC/Q_reg[21]/Q
                         net (fo=5, routed)           0.120     0.677    core/reg_IF_ID/PCurrent_ID_reg[31]_2[21]
    SLICE_X62Y180        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.211    -0.768    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.044    -0.724 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.336    -0.387    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        0.913     0.568    core/reg_IF_ID/debug_clk
    SLICE_X62Y180        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[21]/C
                         clock pessimism             -0.148     0.421    
    SLICE_X62Y180        FDCE (Hold_fdce_C_D)         0.062     0.483    core/reg_IF_ID/PCurrent_ID_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.786         100.000     98.214     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     BUFG/I              n/a            1.786         100.000     98.214     BUFGCTRL_X0Y4    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y114    rst_all_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y113    rst_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y114    rst_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y114    rst_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X59Y114    rst_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X59Y114    rst_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X59Y114    rst_count_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y114    rst_all_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y114    rst_all_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y113    rst_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y113    rst_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y114    rst_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y114    rst_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y114    rst_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y114    rst_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y114    rst_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y114    rst_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y114    rst_all_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y114    rst_all_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y113    rst_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y113    rst_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y114    rst_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y114    rst_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y114    rst_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y114    rst_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y114    rst_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y114    rst_count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :            7  Failing Endpoints,  Worst Slack       -1.667ns,  Total Violation       -9.639ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.667ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        11.261ns  (logic 2.323ns (20.629%)  route 8.938ns (79.371%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.602    -1.494    vga/U12/CLK_OUT3
    SLICE_X43Y186        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y186        FDRE (Prop_fdre_C_Q)         0.338    -1.156 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.564    -0.592    vga/U12/ADDR[0]
    SLICE_X44Y185        LUT4 (Prop_lut4_I2_O)        0.070    -0.522 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.339    -0.183    vga/U12/h_count[8]_i_2_n_1
    SLICE_X45Y186        LUT5 (Prop_lut5_I2_O)        0.070    -0.113 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.791     0.678    vga/U12/col_addr__0[7]
    SLICE_X45Y185        LUT5 (Prop_lut5_I0_O)        0.070     0.748 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.365     1.113    vga/U12/data_buf_reg_0_3_0_5_i_71_n_1
    SLICE_X45Y185        LUT3 (Prop_lut3_I1_O)        0.070     1.183 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.368     1.551    vga/U12/ascii_code[6]_i_67_n_1
    SLICE_X47Y186        LUT2 (Prop_lut2_I1_O)        0.070     1.621 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.621    vga/U12/data_buf_reg_0_3_0_5_i_78_n_1
    SLICE_X47Y186        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.489     2.110 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[3]
                         net (fo=4, routed)           0.543     2.653    vga/U12/data_buf_reg_0_3_0_5_i_28_n_5
    SLICE_X48Y185        LUT6 (Prop_lut6_I4_O)        0.176     2.829 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.397     3.226    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X49Y185        LUT6 (Prop_lut6_I5_O)        0.070     3.296 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.462     3.757    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X49Y185        LUT6 (Prop_lut6_I0_O)        0.070     3.827 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         2.201     6.029    vga/data_buf_reg_0_3_18_23/ADDRA1
    SLICE_X62Y166        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.077     6.106 f  vga/data_buf_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           1.195     7.301    vga/U12/number0[18]
    SLICE_X48Y182        LUT6 (Prop_lut6_I3_O)        0.191     7.492 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     7.492    vga/U12/ascii_code[6]_i_54_n_1
    SLICE_X48Y182        MUXF7 (Prop_muxf7_I1_O)      0.175     7.667 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.543     8.209    vga/U12/number__0[2]
    SLICE_X45Y181        LUT4 (Prop_lut4_I2_O)        0.177     8.386 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.593     8.979    vga/U12/ascii_code[6]_i_16_n_1
    SLICE_X44Y189        LUT2 (Prop_lut2_I1_O)        0.070     9.049 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.269     9.318    vga/U12/ascii_code[5]_i_5_n_1
    SLICE_X45Y189        LUT6 (Prop_lut6_I3_O)        0.070     9.388 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.309     9.697    vga/U12/ascii_code[4]_i_2_n_1
    SLICE_X45Y190        LUT4 (Prop_lut4_I0_O)        0.070     9.767 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     9.767    vga/U12_n_109
    SLICE_X45Y190        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.489     8.468    vga/CLK_OUT1
    SLICE_X45Y190        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.223     8.245    
                         clock uncertainty           -0.201     8.044    
    SLICE_X45Y190        FDRE (Setup_fdre_C_D)        0.056     8.100    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          8.100    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                 -1.667    

Slack (VIOLATED) :        -1.586ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        11.181ns  (logic 2.323ns (20.776%)  route 8.858ns (79.224%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.602    -1.494    vga/U12/CLK_OUT3
    SLICE_X43Y186        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y186        FDRE (Prop_fdre_C_Q)         0.338    -1.156 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.564    -0.592    vga/U12/ADDR[0]
    SLICE_X44Y185        LUT4 (Prop_lut4_I2_O)        0.070    -0.522 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.339    -0.183    vga/U12/h_count[8]_i_2_n_1
    SLICE_X45Y186        LUT5 (Prop_lut5_I2_O)        0.070    -0.113 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.791     0.678    vga/U12/col_addr__0[7]
    SLICE_X45Y185        LUT5 (Prop_lut5_I0_O)        0.070     0.748 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.365     1.113    vga/U12/data_buf_reg_0_3_0_5_i_71_n_1
    SLICE_X45Y185        LUT3 (Prop_lut3_I1_O)        0.070     1.183 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.368     1.551    vga/U12/ascii_code[6]_i_67_n_1
    SLICE_X47Y186        LUT2 (Prop_lut2_I1_O)        0.070     1.621 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.621    vga/U12/data_buf_reg_0_3_0_5_i_78_n_1
    SLICE_X47Y186        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.489     2.110 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[3]
                         net (fo=4, routed)           0.543     2.653    vga/U12/data_buf_reg_0_3_0_5_i_28_n_5
    SLICE_X48Y185        LUT6 (Prop_lut6_I4_O)        0.176     2.829 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.397     3.226    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X49Y185        LUT6 (Prop_lut6_I5_O)        0.070     3.296 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.462     3.757    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X49Y185        LUT6 (Prop_lut6_I0_O)        0.070     3.827 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         2.201     6.029    vga/data_buf_reg_0_3_18_23/ADDRA1
    SLICE_X62Y166        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.077     6.106 f  vga/data_buf_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           1.195     7.301    vga/U12/number0[18]
    SLICE_X48Y182        LUT6 (Prop_lut6_I3_O)        0.191     7.492 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     7.492    vga/U12/ascii_code[6]_i_54_n_1
    SLICE_X48Y182        MUXF7 (Prop_muxf7_I1_O)      0.175     7.667 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.543     8.209    vga/U12/number__0[2]
    SLICE_X45Y181        LUT4 (Prop_lut4_I2_O)        0.177     8.386 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.593     8.979    vga/U12/ascii_code[6]_i_16_n_1
    SLICE_X44Y189        LUT2 (Prop_lut2_I1_O)        0.070     9.049 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.239     9.288    vga/U12/ascii_code[5]_i_5_n_1
    SLICE_X44Y190        LUT6 (Prop_lut6_I2_O)        0.070     9.358 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.259     9.617    vga/U12/ascii_code[5]_i_2_n_1
    SLICE_X45Y190        LUT4 (Prop_lut4_I0_O)        0.070     9.687 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     9.687    vga/U12_n_108
    SLICE_X45Y190        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.489     8.468    vga/CLK_OUT1
    SLICE_X45Y190        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.223     8.245    
                         clock uncertainty           -0.201     8.044    
    SLICE_X45Y190        FDRE (Setup_fdre_C_D)        0.057     8.101    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          8.101    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                 -1.586    

Slack (VIOLATED) :        -1.466ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        11.058ns  (logic 2.253ns (20.375%)  route 8.805ns (79.625%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.602    -1.494    vga/U12/CLK_OUT3
    SLICE_X43Y186        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y186        FDRE (Prop_fdre_C_Q)         0.338    -1.156 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.564    -0.592    vga/U12/ADDR[0]
    SLICE_X44Y185        LUT4 (Prop_lut4_I2_O)        0.070    -0.522 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.339    -0.183    vga/U12/h_count[8]_i_2_n_1
    SLICE_X45Y186        LUT5 (Prop_lut5_I2_O)        0.070    -0.113 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.791     0.678    vga/U12/col_addr__0[7]
    SLICE_X45Y185        LUT5 (Prop_lut5_I0_O)        0.070     0.748 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.365     1.113    vga/U12/data_buf_reg_0_3_0_5_i_71_n_1
    SLICE_X45Y185        LUT3 (Prop_lut3_I1_O)        0.070     1.183 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.368     1.551    vga/U12/ascii_code[6]_i_67_n_1
    SLICE_X47Y186        LUT2 (Prop_lut2_I1_O)        0.070     1.621 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.621    vga/U12/data_buf_reg_0_3_0_5_i_78_n_1
    SLICE_X47Y186        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.489     2.110 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[3]
                         net (fo=4, routed)           0.543     2.653    vga/U12/data_buf_reg_0_3_0_5_i_28_n_5
    SLICE_X48Y185        LUT6 (Prop_lut6_I4_O)        0.176     2.829 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.397     3.226    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X49Y185        LUT6 (Prop_lut6_I5_O)        0.070     3.296 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.462     3.757    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X49Y185        LUT6 (Prop_lut6_I0_O)        0.070     3.827 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         2.201     6.029    vga/data_buf_reg_0_3_18_23/ADDRA1
    SLICE_X62Y166        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.077     6.106 r  vga/data_buf_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           1.195     7.301    vga/U12/number0[18]
    SLICE_X48Y182        LUT6 (Prop_lut6_I3_O)        0.191     7.492 r  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     7.492    vga/U12/ascii_code[6]_i_54_n_1
    SLICE_X48Y182        MUXF7 (Prop_muxf7_I1_O)      0.175     7.667 r  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.928     8.595    vga/U12/number__0[2]
    SLICE_X45Y184        LUT6 (Prop_lut6_I2_O)        0.177     8.772 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.385     9.157    vga/U12/ascii_code[3]_i_5_n_1
    SLICE_X45Y189        LUT5 (Prop_lut5_I2_O)        0.070     9.227 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.267     9.494    vga/U12/ascii_code[3]_i_2_n_1
    SLICE_X44Y189        LUT4 (Prop_lut4_I0_O)        0.070     9.564 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     9.564    vga/U12_n_110
    SLICE_X44Y189        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.487     8.466    vga/CLK_OUT1
    SLICE_X44Y189        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.223     8.243    
                         clock uncertainty           -0.201     8.042    
    SLICE_X44Y189        FDRE (Setup_fdre_C_D)        0.056     8.098    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          8.098    
                         arrival time                          -9.564    
  -------------------------------------------------------------------
                         slack                                 -1.466    

Slack (VIOLATED) :        -1.437ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        11.031ns  (logic 2.253ns (20.423%)  route 8.778ns (79.577%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.602    -1.494    vga/U12/CLK_OUT3
    SLICE_X43Y186        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y186        FDRE (Prop_fdre_C_Q)         0.338    -1.156 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.564    -0.592    vga/U12/ADDR[0]
    SLICE_X44Y185        LUT4 (Prop_lut4_I2_O)        0.070    -0.522 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.339    -0.183    vga/U12/h_count[8]_i_2_n_1
    SLICE_X45Y186        LUT5 (Prop_lut5_I2_O)        0.070    -0.113 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.791     0.678    vga/U12/col_addr__0[7]
    SLICE_X45Y185        LUT5 (Prop_lut5_I0_O)        0.070     0.748 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.365     1.113    vga/U12/data_buf_reg_0_3_0_5_i_71_n_1
    SLICE_X45Y185        LUT3 (Prop_lut3_I1_O)        0.070     1.183 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.368     1.551    vga/U12/ascii_code[6]_i_67_n_1
    SLICE_X47Y186        LUT2 (Prop_lut2_I1_O)        0.070     1.621 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.621    vga/U12/data_buf_reg_0_3_0_5_i_78_n_1
    SLICE_X47Y186        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.489     2.110 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[3]
                         net (fo=4, routed)           0.543     2.653    vga/U12/data_buf_reg_0_3_0_5_i_28_n_5
    SLICE_X48Y185        LUT6 (Prop_lut6_I4_O)        0.176     2.829 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.397     3.226    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X49Y185        LUT6 (Prop_lut6_I5_O)        0.070     3.296 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.462     3.757    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X49Y185        LUT6 (Prop_lut6_I0_O)        0.070     3.827 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         2.201     6.029    vga/data_buf_reg_0_3_18_23/ADDRA1
    SLICE_X62Y166        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.077     6.106 r  vga/data_buf_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           1.195     7.301    vga/U12/number0[18]
    SLICE_X48Y182        LUT6 (Prop_lut6_I3_O)        0.191     7.492 r  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     7.492    vga/U12/ascii_code[6]_i_54_n_1
    SLICE_X48Y182        MUXF7 (Prop_muxf7_I1_O)      0.175     7.667 r  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.764     8.431    vga/U12/number__0[2]
    SLICE_X45Y184        LUT5 (Prop_lut5_I3_O)        0.177     8.608 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.471     9.079    vga/U12/ascii_code[2]_i_5_n_1
    SLICE_X44Y190        LUT5 (Prop_lut5_I2_O)        0.070     9.149 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.318     9.467    vga/U12/ascii_code[2]_i_2_n_1
    SLICE_X44Y190        LUT4 (Prop_lut4_I0_O)        0.070     9.537 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     9.537    vga/U12_n_111
    SLICE_X44Y190        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.489     8.468    vga/CLK_OUT1
    SLICE_X44Y190        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.223     8.245    
                         clock uncertainty           -0.201     8.044    
    SLICE_X44Y190        FDRE (Setup_fdre_C_D)        0.056     8.100    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          8.100    
                         arrival time                          -9.537    
  -------------------------------------------------------------------
                         slack                                 -1.437    

Slack (VIOLATED) :        -1.333ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.920ns  (logic 2.323ns (21.273%)  route 8.597ns (78.727%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.602    -1.494    vga/U12/CLK_OUT3
    SLICE_X43Y186        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y186        FDRE (Prop_fdre_C_Q)         0.338    -1.156 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.564    -0.592    vga/U12/ADDR[0]
    SLICE_X44Y185        LUT4 (Prop_lut4_I2_O)        0.070    -0.522 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.339    -0.183    vga/U12/h_count[8]_i_2_n_1
    SLICE_X45Y186        LUT5 (Prop_lut5_I2_O)        0.070    -0.113 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.791     0.678    vga/U12/col_addr__0[7]
    SLICE_X45Y185        LUT5 (Prop_lut5_I0_O)        0.070     0.748 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.365     1.113    vga/U12/data_buf_reg_0_3_0_5_i_71_n_1
    SLICE_X45Y185        LUT3 (Prop_lut3_I1_O)        0.070     1.183 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.368     1.551    vga/U12/ascii_code[6]_i_67_n_1
    SLICE_X47Y186        LUT2 (Prop_lut2_I1_O)        0.070     1.621 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.621    vga/U12/data_buf_reg_0_3_0_5_i_78_n_1
    SLICE_X47Y186        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.489     2.110 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[3]
                         net (fo=4, routed)           0.543     2.653    vga/U12/data_buf_reg_0_3_0_5_i_28_n_5
    SLICE_X48Y185        LUT6 (Prop_lut6_I4_O)        0.176     2.829 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.397     3.226    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X49Y185        LUT6 (Prop_lut6_I5_O)        0.070     3.296 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.462     3.757    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X49Y185        LUT6 (Prop_lut6_I0_O)        0.070     3.827 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         2.201     6.029    vga/data_buf_reg_0_3_18_23/ADDRA1
    SLICE_X62Y166        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.077     6.106 f  vga/data_buf_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           1.195     7.301    vga/U12/number0[18]
    SLICE_X48Y182        LUT6 (Prop_lut6_I3_O)        0.191     7.492 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     7.492    vga/U12/ascii_code[6]_i_54_n_1
    SLICE_X48Y182        MUXF7 (Prop_muxf7_I1_O)      0.175     7.667 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.468     8.134    vga/U12/number__0[2]
    SLICE_X45Y184        LUT3 (Prop_lut3_I1_O)        0.177     8.311 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.290     8.601    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X48Y184        LUT4 (Prop_lut4_I3_O)        0.070     8.671 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.305     8.976    vga/U12/ascii_code[1]_i_5_n_1
    SLICE_X49Y184        LUT5 (Prop_lut5_I2_O)        0.070     9.046 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.311     9.356    vga/U12/ascii_code[1]_i_2_n_1
    SLICE_X49Y184        LUT4 (Prop_lut4_I0_O)        0.070     9.426 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     9.426    vga/U12_n_112
    SLICE_X49Y184        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.481     8.460    vga/CLK_OUT1
    SLICE_X49Y184        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.223     8.237    
                         clock uncertainty           -0.201     8.036    
    SLICE_X49Y184        FDRE (Setup_fdre_C_D)        0.057     8.093    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          8.093    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                 -1.333    

Slack (VIOLATED) :        -1.155ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.748ns  (logic 2.253ns (20.962%)  route 8.495ns (79.038%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.602    -1.494    vga/U12/CLK_OUT3
    SLICE_X43Y186        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y186        FDRE (Prop_fdre_C_Q)         0.338    -1.156 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.564    -0.592    vga/U12/ADDR[0]
    SLICE_X44Y185        LUT4 (Prop_lut4_I2_O)        0.070    -0.522 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.339    -0.183    vga/U12/h_count[8]_i_2_n_1
    SLICE_X45Y186        LUT5 (Prop_lut5_I2_O)        0.070    -0.113 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.791     0.678    vga/U12/col_addr__0[7]
    SLICE_X45Y185        LUT5 (Prop_lut5_I0_O)        0.070     0.748 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.365     1.113    vga/U12/data_buf_reg_0_3_0_5_i_71_n_1
    SLICE_X45Y185        LUT3 (Prop_lut3_I1_O)        0.070     1.183 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.368     1.551    vga/U12/ascii_code[6]_i_67_n_1
    SLICE_X47Y186        LUT2 (Prop_lut2_I1_O)        0.070     1.621 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.621    vga/U12/data_buf_reg_0_3_0_5_i_78_n_1
    SLICE_X47Y186        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.489     2.110 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[3]
                         net (fo=4, routed)           0.543     2.653    vga/U12/data_buf_reg_0_3_0_5_i_28_n_5
    SLICE_X48Y185        LUT6 (Prop_lut6_I4_O)        0.176     2.829 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.397     3.226    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X49Y185        LUT6 (Prop_lut6_I5_O)        0.070     3.296 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.462     3.757    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X49Y185        LUT6 (Prop_lut6_I0_O)        0.070     3.827 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         2.201     6.029    vga/data_buf_reg_0_3_18_23/ADDRA1
    SLICE_X62Y166        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.077     6.106 r  vga/data_buf_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           1.195     7.301    vga/U12/number0[18]
    SLICE_X48Y182        LUT6 (Prop_lut6_I3_O)        0.191     7.492 r  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     7.492    vga/U12/ascii_code[6]_i_54_n_1
    SLICE_X48Y182        MUXF7 (Prop_muxf7_I1_O)      0.175     7.667 r  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.543     8.209    vga/U12/number__0[2]
    SLICE_X45Y181        LUT4 (Prop_lut4_I2_O)        0.177     8.386 r  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.596     8.982    vga/U12/ascii_code[6]_i_16_n_1
    SLICE_X44Y189        LUT6 (Prop_lut6_I0_O)        0.070     9.052 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.132     9.184    vga/U12/ascii_code[6]_i_6_n_1
    SLICE_X44Y189        LUT5 (Prop_lut5_I0_O)        0.070     9.254 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     9.254    vga/U12_n_107
    SLICE_X44Y189        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.487     8.466    vga/CLK_OUT1
    SLICE_X44Y189        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.223     8.243    
                         clock uncertainty           -0.201     8.042    
    SLICE_X44Y189        FDRE (Setup_fdre_C_D)        0.057     8.099    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          8.099    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                 -1.155    

Slack (VIOLATED) :        -0.995ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.581ns  (logic 2.253ns (21.294%)  route 8.328ns (78.706%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.602    -1.494    vga/U12/CLK_OUT3
    SLICE_X43Y186        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y186        FDRE (Prop_fdre_C_Q)         0.338    -1.156 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.564    -0.592    vga/U12/ADDR[0]
    SLICE_X44Y185        LUT4 (Prop_lut4_I2_O)        0.070    -0.522 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.339    -0.183    vga/U12/h_count[8]_i_2_n_1
    SLICE_X45Y186        LUT5 (Prop_lut5_I2_O)        0.070    -0.113 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.791     0.678    vga/U12/col_addr__0[7]
    SLICE_X45Y185        LUT5 (Prop_lut5_I0_O)        0.070     0.748 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.365     1.113    vga/U12/data_buf_reg_0_3_0_5_i_71_n_1
    SLICE_X45Y185        LUT3 (Prop_lut3_I1_O)        0.070     1.183 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.368     1.551    vga/U12/ascii_code[6]_i_67_n_1
    SLICE_X47Y186        LUT2 (Prop_lut2_I1_O)        0.070     1.621 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.621    vga/U12/data_buf_reg_0_3_0_5_i_78_n_1
    SLICE_X47Y186        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.489     2.110 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[3]
                         net (fo=4, routed)           0.543     2.653    vga/U12/data_buf_reg_0_3_0_5_i_28_n_5
    SLICE_X48Y185        LUT6 (Prop_lut6_I4_O)        0.176     2.829 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.397     3.226    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X49Y185        LUT6 (Prop_lut6_I5_O)        0.070     3.296 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.462     3.757    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X49Y185        LUT6 (Prop_lut6_I0_O)        0.070     3.827 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         2.201     6.029    vga/data_buf_reg_0_3_18_23/ADDRA1
    SLICE_X62Y166        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.077     6.106 f  vga/data_buf_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           1.195     7.301    vga/U12/number0[18]
    SLICE_X48Y182        LUT6 (Prop_lut6_I3_O)        0.191     7.492 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     7.492    vga/U12/ascii_code[6]_i_54_n_1
    SLICE_X48Y182        MUXF7 (Prop_muxf7_I1_O)      0.175     7.667 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.468     8.134    vga/U12/number__0[2]
    SLICE_X45Y184        LUT3 (Prop_lut3_I1_O)        0.177     8.311 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.507     8.818    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X49Y184        LUT6 (Prop_lut6_I0_O)        0.070     8.888 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.128     9.017    vga/U12/ascii_code[0]_inv_i_2_n_1
    SLICE_X49Y184        LUT5 (Prop_lut5_I0_O)        0.070     9.087 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     9.087    vga/U12_n_113
    SLICE_X49Y184        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.481     8.460    vga/CLK_OUT1
    SLICE_X49Y184        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.223     8.237    
                         clock uncertainty           -0.201     8.036    
    SLICE_X49Y184        FDRE (Setup_fdre_C_D)        0.056     8.092    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          8.092    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                 -0.995    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 0.877ns (9.614%)  route 8.246ns (90.386%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 8.389 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.602    -1.494    vga/U12/CLK_OUT3
    SLICE_X44Y186        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y186        FDRE (Prop_fdre_C_Q)         0.310    -1.184 r  vga/U12/h_count_reg[4]/Q
                         net (fo=449, routed)         4.949     3.765    core/register/debug_addr[1]
    SLICE_X62Y140        LUT6 (Prop_lut6_I2_O)        0.164     3.929 r  core/register/data_buf_reg_0_3_12_17_i_110/O
                         net (fo=1, routed)           0.000     3.929    core/register/data_buf_reg_0_3_12_17_i_110_n_1
    SLICE_X62Y140        MUXF7 (Prop_muxf7_I1_O)      0.158     4.087 r  core/register/data_buf_reg_0_3_12_17_i_51/O
                         net (fo=1, routed)           1.734     5.821    core/register/data_buf_reg_0_3_12_17_i_51_n_1
    SLICE_X61Y174        LUT4 (Prop_lut4_I0_O)        0.175     5.996 r  core/register/data_buf_reg_0_3_12_17_i_18/O
                         net (fo=1, routed)           1.193     7.189    vga/U12/Debug_regs[16]
    SLICE_X53Y164        LUT6 (Prop_lut6_I2_O)        0.070     7.259 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.370     7.628    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X52Y165        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.410     8.389    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y165        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism             -0.223     8.166    
                         clock uncertainty           -0.201     7.965    
    SLICE_X52Y165        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     7.806    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          7.806    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.546ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.708ns  (logic 0.896ns (10.289%)  route 7.812ns (89.711%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 8.389 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.602    -1.494    vga/U12/CLK_OUT3
    SLICE_X44Y186        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y186        FDRE (Prop_fdre_C_Q)         0.310    -1.184 r  vga/U12/h_count_reg[4]/Q
                         net (fo=449, routed)         5.133     3.949    core/register/debug_addr[1]
    SLICE_X64Y142        LUT6 (Prop_lut6_I2_O)        0.164     4.113 r  core/register/data_buf_reg_0_3_12_17_i_102/O
                         net (fo=1, routed)           0.000     4.113    core/register/data_buf_reg_0_3_12_17_i_102_n_1
    SLICE_X64Y142        MUXF7 (Prop_muxf7_I1_O)      0.175     4.288 r  core/register/data_buf_reg_0_3_12_17_i_46/O
                         net (fo=1, routed)           1.646     5.934    core/register/data_buf_reg_0_3_12_17_i_46_n_1
    SLICE_X51Y163        LUT4 (Prop_lut4_I2_O)        0.177     6.111 r  core/register/data_buf_reg_0_3_12_17_i_15/O
                         net (fo=1, routed)           0.639     6.750    vga/U12/Debug_regs[17]
    SLICE_X53Y165        LUT6 (Prop_lut6_I2_O)        0.070     6.820 r  vga/U12/data_buf_reg_0_3_12_17_i_5/O
                         net (fo=1, routed)           0.394     7.214    vga/data_buf_reg_0_3_12_17/DIC1
    SLICE_X52Y165        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.410     8.389    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y165        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
                         clock pessimism             -0.223     8.166    
                         clock uncertainty           -0.201     7.965    
    SLICE_X52Y165        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.205     7.760    vga/data_buf_reg_0_3_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.760    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 0.896ns (10.484%)  route 7.650ns (89.516%))
  Logic Levels:           4  (LUT4=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 8.389 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.602    -1.494    vga/U12/CLK_OUT3
    SLICE_X44Y186        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y186        FDRE (Prop_fdre_C_Q)         0.310    -1.184 r  vga/U12/h_count_reg[4]/Q
                         net (fo=449, routed)         5.051     3.867    core/register/debug_addr[1]
    SLICE_X61Y144        LUT6 (Prop_lut6_I2_O)        0.164     4.031 r  core/register/data_buf_reg_0_3_12_17_i_80/O
                         net (fo=1, routed)           0.000     4.031    core/register/data_buf_reg_0_3_12_17_i_80_n_1
    SLICE_X61Y144        MUXF7 (Prop_muxf7_I1_O)      0.175     4.206 r  core/register/data_buf_reg_0_3_12_17_i_33/O
                         net (fo=1, routed)           1.591     5.797    core/register/data_buf_reg_0_3_12_17_i_33_n_1
    SLICE_X51Y165        LUT4 (Prop_lut4_I0_O)        0.177     5.974 r  core/register/data_buf_reg_0_3_12_17_i_11/O
                         net (fo=1, routed)           0.649     6.622    vga/U12/Debug_regs[15]
    SLICE_X51Y165        LUT4 (Prop_lut4_I2_O)        0.070     6.692 r  vga/U12/data_buf_reg_0_3_12_17_i_3/O
                         net (fo=1, routed)           0.360     7.052    vga/data_buf_reg_0_3_12_17/DIB1
    SLICE_X52Y165        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.410     8.389    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y165        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism             -0.223     8.166    
                         clock uncertainty           -0.201     7.965    
    SLICE_X52Y165        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189     7.776    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.776    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  0.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.132ns (12.600%)  route 0.916ns (87.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.691    -0.810    vga/U12/CLK_OUT3
    SLICE_X43Y186        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y186        FDRE (Prop_fdre_C_Q)         0.132    -0.678 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.916     0.237    vga/FONT_8X16/ADDR[0]
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.963    -1.016    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.547    -0.469    
                         clock uncertainty            0.201    -0.268    
    RAMB18_X2Y76         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.159    -0.109    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.167ns (15.919%)  route 0.882ns (84.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.691    -0.810    vga/U12/CLK_OUT3
    SLICE_X45Y186        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y186        FDRE (Prop_fdre_C_Q)         0.132    -0.678 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.321    -0.357    vga/U12/h_count_reg_n_1_[2]
    SLICE_X45Y186        LUT3 (Prop_lut3_I0_O)        0.035    -0.322 r  vga/U12/BRAM_PC_VGA_0_i_5/O
                         net (fo=1, routed)           0.561     0.239    vga/FONT_8X16/ADDR[2]
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.963    -1.016    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.547    -0.469    
                         clock uncertainty            0.201    -0.268    
    RAMB18_X2Y76         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.159    -0.109    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.167ns (15.912%)  route 0.883ns (84.088%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.694    -0.807    vga/U12/CLK_OUT3
    SLICE_X39Y186        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y186        FDRE (Prop_fdre_C_Q)         0.132    -0.675 r  vga/U12/v_count_reg[0]/Q
                         net (fo=18, routed)          0.257    -0.418    vga/U12/PRow[0]
    SLICE_X40Y187        LUT4 (Prop_lut4_I1_O)        0.035    -0.383 r  vga/U12/BRAM_PC_VGA_0_i_1/O
                         net (fo=1, routed)           0.625     0.242    vga/FONT_8X16/ADDR[6]
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.963    -1.016    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.547    -0.469    
                         clock uncertainty            0.201    -0.268    
    RAMB18_X2Y76         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.159    -0.109    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.263ns (25.114%)  route 0.784ns (74.886%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.012ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.694    -0.807    vga/U12/CLK_OUT3
    SLICE_X39Y186        FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y186        FDRE (Prop_fdre_C_Q)         0.116    -0.691 r  vga/U12/v_count_reg[6]/Q
                         net (fo=16, routed)          0.336    -0.355    vga/U12/PRow[6]
    SLICE_X39Y188        LUT3 (Prop_lut3_I0_O)        0.077    -0.278 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.107    -0.171    vga/U12/G[3]_i_6_n_1
    SLICE_X39Y188        LUT4 (Prop_lut4_I3_O)        0.035    -0.136 r  vga/U12/G[3]_i_2/O
                         net (fo=97, routed)          0.341     0.205    vga/U12/G[3]_i_2_n_1
    SLICE_X43Y194        LUT6 (Prop_lut6_I0_O)        0.035     0.240 r  vga/U12/strdata[51]_i_1/O
                         net (fo=1, routed)           0.000     0.240    vga/U12_n_14
    SLICE_X43Y194        FDRE                                         r  vga/strdata_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.967    -1.012    vga/CLK_OUT1
    SLICE_X43Y194        FDRE                                         r  vga/strdata_reg[51]/C
                         clock pessimism              0.547    -0.466    
                         clock uncertainty            0.201    -0.264    
    SLICE_X43Y194        FDRE (Hold_fdre_C_D)         0.102    -0.162    vga/strdata_reg[51]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.193ns (20.644%)  route 0.742ns (79.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.012ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.694    -0.807    vga/U12/CLK_OUT3
    SLICE_X39Y186        FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y186        FDRE (Prop_fdre_C_Q)         0.116    -0.691 r  vga/U12/v_count_reg[6]/Q
                         net (fo=16, routed)          0.315    -0.377    vga/U12/PRow[6]
    SLICE_X38Y186        LUT6 (Prop_lut6_I2_O)        0.077    -0.300 r  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          0.427     0.128    vga/U12_n_115
    SLICE_X43Y193        FDRE                                         r  vga/strdata_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.967    -1.012    vga/CLK_OUT1
    SLICE_X43Y193        FDRE                                         r  vga/strdata_reg[37]/C
                         clock pessimism              0.547    -0.466    
                         clock uncertainty            0.201    -0.264    
    SLICE_X43Y193        FDRE (Hold_fdre_C_R)        -0.020    -0.284    vga/strdata_reg[37]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.193ns (20.644%)  route 0.742ns (79.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.012ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.694    -0.807    vga/U12/CLK_OUT3
    SLICE_X39Y186        FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y186        FDRE (Prop_fdre_C_Q)         0.116    -0.691 r  vga/U12/v_count_reg[6]/Q
                         net (fo=16, routed)          0.315    -0.377    vga/U12/PRow[6]
    SLICE_X38Y186        LUT6 (Prop_lut6_I2_O)        0.077    -0.300 r  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          0.427     0.128    vga/U12_n_115
    SLICE_X43Y193        FDRE                                         r  vga/strdata_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.967    -1.012    vga/CLK_OUT1
    SLICE_X43Y193        FDRE                                         r  vga/strdata_reg[45]/C
                         clock pessimism              0.547    -0.466    
                         clock uncertainty            0.201    -0.264    
    SLICE_X43Y193        FDRE (Hold_fdre_C_R)        -0.020    -0.284    vga/strdata_reg[45]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.272ns (25.507%)  route 0.794ns (74.493%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.013ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.691    -0.810    vga/U12/CLK_OUT3
    SLICE_X45Y186        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y186        FDRE (Prop_fdre_C_Q)         0.132    -0.678 r  vga/U12/h_count_reg[3]/Q
                         net (fo=480, routed)         0.240    -0.438    vga/U12/Q[0]
    SLICE_X44Y188        LUT6 (Prop_lut6_I4_O)        0.035    -0.403 r  vga/U12/ascii_code[6]_i_43/O
                         net (fo=21, routed)          0.293    -0.111    vga/U12/ascii_code[6]_i_43_n_1
    SLICE_X38Y190        LUT6 (Prop_lut6_I1_O)        0.035    -0.076 r  vga/U12/ascii_code[5]_i_7/O
                         net (fo=1, routed)           0.060    -0.015    vga/U12/ascii_code[5]_i_7_n_1
    SLICE_X38Y190        LUT6 (Prop_lut6_I1_O)        0.035     0.020 r  vga/U12/ascii_code[5]_i_3/O
                         net (fo=1, routed)           0.201     0.221    vga/U12/ascii_code[5]_i_3_n_1
    SLICE_X45Y190        LUT4 (Prop_lut4_I3_O)        0.035     0.256 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     0.256    vga/U12_n_108
    SLICE_X45Y190        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.966    -1.013    vga/CLK_OUT1
    SLICE_X45Y190        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.547    -0.467    
                         clock uncertainty            0.201    -0.265    
    SLICE_X45Y190        FDRE (Hold_fdre_C_D)         0.102    -0.163    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.167ns (17.473%)  route 0.789ns (82.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.014ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.691    -0.810    vga/U12/CLK_OUT3
    SLICE_X45Y186        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y186        FDRE (Prop_fdre_C_Q)         0.132    -0.678 r  vga/U12/h_count_reg[1]/Q
                         net (fo=28, routed)          0.446    -0.233    vga/U12/h_count_reg_n_1_[1]
    SLICE_X45Y188        LUT6 (Prop_lut6_I4_O)        0.035    -0.198 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.343     0.145    vga/ascii_code
    SLICE_X44Y189        FDRE                                         r  vga/ascii_code_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.965    -1.014    vga/CLK_OUT1
    SLICE_X44Y189        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.547    -0.468    
                         clock uncertainty            0.201    -0.266    
    SLICE_X44Y189        FDRE (Hold_fdre_C_CE)       -0.017    -0.283    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.167ns (17.473%)  route 0.789ns (82.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.014ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.691    -0.810    vga/U12/CLK_OUT3
    SLICE_X45Y186        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y186        FDRE (Prop_fdre_C_Q)         0.132    -0.678 r  vga/U12/h_count_reg[1]/Q
                         net (fo=28, routed)          0.446    -0.233    vga/U12/h_count_reg_n_1_[1]
    SLICE_X45Y188        LUT6 (Prop_lut6_I4_O)        0.035    -0.198 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.343     0.145    vga/ascii_code
    SLICE_X44Y189        FDRE                                         r  vga/ascii_code_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.965    -1.014    vga/CLK_OUT1
    SLICE_X44Y189        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.547    -0.468    
                         clock uncertainty            0.201    -0.266    
    SLICE_X44Y189        FDRE (Hold_fdre_C_CE)       -0.017    -0.283    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.167ns (17.403%)  route 0.793ns (82.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.013ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.691    -0.810    vga/U12/CLK_OUT3
    SLICE_X45Y186        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y186        FDRE (Prop_fdre_C_Q)         0.132    -0.678 r  vga/U12/h_count_reg[1]/Q
                         net (fo=28, routed)          0.446    -0.233    vga/U12/h_count_reg_n_1_[1]
    SLICE_X45Y188        LUT6 (Prop_lut6_I4_O)        0.035    -0.198 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.347     0.149    vga/ascii_code
    SLICE_X44Y190        FDRE                                         r  vga/ascii_code_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.966    -1.013    vga/CLK_OUT1
    SLICE_X44Y190        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.547    -0.467    
                         clock uncertainty            0.201    -0.265    
    SLICE_X44Y190        FDRE (Hold_fdre_C_CE)       -0.017    -0.282    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.432    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :           34  Failing Endpoints,  Worst Slack       -5.072ns,  Total Violation     -159.161ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.072ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.349ns  (logic 2.070ns (18.239%)  route 9.279ns (81.761%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 8.386 - 10.000 ) 
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.593    -0.333    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.240 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.752     1.512    core/reg_ID_EX/debug_clk
    SLICE_X55Y145        FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_fdre_C_Q)         0.338     1.850 r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/Q
                         net (fo=126, routed)         0.610     2.460    core/mux_B_EXE/ALUO_MEM_reg[0]
    SLICE_X55Y145        LUT3 (Prop_lut3_I2_O)        0.070     2.530 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         1.086     3.616    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X53Y144        LUT6 (Prop_lut6_I3_O)        0.070     3.686 r  core/reg_ID_EX/ALUO_MEM[17]_i_16/O
                         net (fo=1, routed)           0.650     4.335    core/reg_ID_EX/ALUO_MEM[17]_i_16_n_1
    SLICE_X53Y145        LUT6 (Prop_lut6_I5_O)        0.070     4.405 r  core/reg_ID_EX/ALUO_MEM[17]_i_13/O
                         net (fo=2, routed)           0.604     5.010    core/reg_ID_EX/ALUO_MEM[17]_i_13_n_1
    SLICE_X57Y146        LUT5 (Prop_lut5_I0_O)        0.070     5.080 r  core/reg_ID_EX/ALUO_MEM[17]_i_10/O
                         net (fo=2, routed)           0.249     5.329    core/reg_ID_EX/ALUO_MEM[17]_i_10_n_1
    SLICE_X59Y146        LUT6 (Prop_lut6_I5_O)        0.070     5.399 r  core/reg_ID_EX/ALUO_MEM[17]_i_7/O
                         net (fo=1, routed)           0.443     5.842    core/reg_ID_EX/alu/res6[17]
    SLICE_X58Y148        LUT6 (Prop_lut6_I1_O)        0.070     5.912 r  core/reg_ID_EX/ALUO_MEM[17]_i_4/O
                         net (fo=1, routed)           0.488     6.400    core/reg_ID_EX/ALUO_MEM[17]_i_4_n_1
    SLICE_X59Y150        LUT6 (Prop_lut6_I5_O)        0.070     6.470 r  core/reg_ID_EX/ALUO_MEM[17]_i_1/O
                         net (fo=3, routed)           0.872     7.342    core/reg_EXE_MEM/ALUO_MEM_reg[31]_0[17]
    SLICE_X58Y169        LUT5 (Prop_lut5_I2_O)        0.070     7.412 r  core/reg_EXE_MEM/A_EX[17]_i_1/O
                         net (fo=6, routed)           1.073     8.485    core/reg_EXE_MEM/rs1_data[5]
    SLICE_X55Y162        LUT4 (Prop_lut4_I0_O)        0.070     8.555 r  core/reg_EXE_MEM/Q[31]_i_45/O
                         net (fo=1, routed)           0.000     8.555    core/cmp_ID/Q_reg[31]_i_17_1[0]
    SLICE_X55Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404     8.959 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.959    core/cmp_ID/Q_reg[31]_i_24_n_1
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.029 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.677     9.706    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X55Y165        LUT6 (Prop_lut6_I2_O)        0.070     9.776 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.498    10.273    core/ctrl/Q_reg[0]
    SLICE_X56Y166        LUT6 (Prop_lut6_I2_O)        0.070    10.343 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.826    11.169    core/U1_3/Branch_ctrl
    SLICE_X65Y173        LUT6 (Prop_lut6_I1_O)        0.070    11.239 r  core/U1_3/data_buf_reg_0_3_18_23_i_116/O
                         net (fo=1, routed)           0.000    11.239    core/U1_3/data_buf_reg_0_3_18_23_i_116_n_1
    SLICE_X65Y173        MUXF7 (Prop_muxf7_I0_O)      0.171    11.410 r  core/U1_3/data_buf_reg_0_3_18_23_i_57/O
                         net (fo=1, routed)           0.227    11.637    core/U1_3/data_buf_reg_0_3_18_23_i_57_n_1
    SLICE_X65Y174        LUT6 (Prop_lut6_I5_O)        0.177    11.814 r  core/U1_3/data_buf_reg_0_3_18_23_i_21/O
                         net (fo=1, routed)           0.208    12.022    vga/U12/Test_signal[16]
    SLICE_X65Y174        LUT4 (Prop_lut4_I3_O)        0.070    12.092 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.770    12.861    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.407     8.386    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism             -0.223     8.163    
                         clock uncertainty           -0.215     7.949    
    SLICE_X62Y166        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     7.790    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                         -12.861    
  -------------------------------------------------------------------
                         slack                                 -5.072    

Slack (VIOLATED) :        -5.034ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.271ns  (logic 2.095ns (18.588%)  route 9.176ns (81.412%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 8.386 - 10.000 ) 
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.593    -0.333    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.240 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.752     1.512    core/reg_ID_EX/debug_clk
    SLICE_X55Y145        FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_fdre_C_Q)         0.338     1.850 r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/Q
                         net (fo=126, routed)         0.610     2.460    core/mux_B_EXE/ALUO_MEM_reg[0]
    SLICE_X55Y145        LUT3 (Prop_lut3_I2_O)        0.070     2.530 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         1.086     3.616    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X53Y144        LUT6 (Prop_lut6_I3_O)        0.070     3.686 r  core/reg_ID_EX/ALUO_MEM[17]_i_16/O
                         net (fo=1, routed)           0.650     4.335    core/reg_ID_EX/ALUO_MEM[17]_i_16_n_1
    SLICE_X53Y145        LUT6 (Prop_lut6_I5_O)        0.070     4.405 r  core/reg_ID_EX/ALUO_MEM[17]_i_13/O
                         net (fo=2, routed)           0.604     5.010    core/reg_ID_EX/ALUO_MEM[17]_i_13_n_1
    SLICE_X57Y146        LUT5 (Prop_lut5_I0_O)        0.070     5.080 r  core/reg_ID_EX/ALUO_MEM[17]_i_10/O
                         net (fo=2, routed)           0.249     5.329    core/reg_ID_EX/ALUO_MEM[17]_i_10_n_1
    SLICE_X59Y146        LUT6 (Prop_lut6_I5_O)        0.070     5.399 r  core/reg_ID_EX/ALUO_MEM[17]_i_7/O
                         net (fo=1, routed)           0.443     5.842    core/reg_ID_EX/alu/res6[17]
    SLICE_X58Y148        LUT6 (Prop_lut6_I1_O)        0.070     5.912 r  core/reg_ID_EX/ALUO_MEM[17]_i_4/O
                         net (fo=1, routed)           0.488     6.400    core/reg_ID_EX/ALUO_MEM[17]_i_4_n_1
    SLICE_X59Y150        LUT6 (Prop_lut6_I5_O)        0.070     6.470 r  core/reg_ID_EX/ALUO_MEM[17]_i_1/O
                         net (fo=3, routed)           0.872     7.342    core/reg_EXE_MEM/ALUO_MEM_reg[31]_0[17]
    SLICE_X58Y169        LUT5 (Prop_lut5_I2_O)        0.070     7.412 r  core/reg_EXE_MEM/A_EX[17]_i_1/O
                         net (fo=6, routed)           1.073     8.485    core/reg_EXE_MEM/rs1_data[5]
    SLICE_X55Y162        LUT4 (Prop_lut4_I0_O)        0.070     8.555 r  core/reg_EXE_MEM/Q[31]_i_45/O
                         net (fo=1, routed)           0.000     8.555    core/cmp_ID/Q_reg[31]_i_17_1[0]
    SLICE_X55Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404     8.959 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.959    core/cmp_ID/Q_reg[31]_i_24_n_1
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.029 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.677     9.706    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X55Y165        LUT6 (Prop_lut6_I2_O)        0.070     9.776 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.498    10.273    core/ctrl/Q_reg[0]
    SLICE_X56Y166        LUT6 (Prop_lut6_I2_O)        0.070    10.343 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.902    11.245    core/U1_3/Branch_ctrl
    SLICE_X63Y179        LUT6 (Prop_lut6_I1_O)        0.070    11.315 r  core/U1_3/data_buf_reg_0_3_18_23_i_62/O
                         net (fo=1, routed)           0.000    11.315    core/U1_3/data_buf_reg_0_3_18_23_i_62_n_1
    SLICE_X63Y179        MUXF7 (Prop_muxf7_I0_O)      0.190    11.505 r  core/U1_3/data_buf_reg_0_3_18_23_i_24/O
                         net (fo=1, routed)           0.000    11.505    core/U1_3/data_buf_reg_0_3_18_23_i_24_n_1
    SLICE_X63Y179        MUXF8 (Prop_muxf8_I0_O)      0.070    11.575 r  core/U1_3/data_buf_reg_0_3_18_23_i_8/O
                         net (fo=1, routed)           0.305    11.880    vga/U12/data_buf_reg_0_3_18_23_1
    SLICE_X63Y178        LUT6 (Prop_lut6_I3_O)        0.183    12.063 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.720    12.783    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.407     8.386    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism             -0.223     8.163    
                         clock uncertainty           -0.215     7.949    
    SLICE_X62Y166        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.200     7.749    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                         -12.783    
  -------------------------------------------------------------------
                         slack                                 -5.034    

Slack (VIOLATED) :        -5.025ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.268ns  (logic 2.070ns (18.371%)  route 9.198ns (81.629%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 8.392 - 10.000 ) 
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.593    -0.333    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.240 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.752     1.512    core/reg_ID_EX/debug_clk
    SLICE_X55Y145        FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_fdre_C_Q)         0.338     1.850 r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/Q
                         net (fo=126, routed)         0.610     2.460    core/mux_B_EXE/ALUO_MEM_reg[0]
    SLICE_X55Y145        LUT3 (Prop_lut3_I2_O)        0.070     2.530 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         1.086     3.616    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X53Y144        LUT6 (Prop_lut6_I3_O)        0.070     3.686 r  core/reg_ID_EX/ALUO_MEM[17]_i_16/O
                         net (fo=1, routed)           0.650     4.335    core/reg_ID_EX/ALUO_MEM[17]_i_16_n_1
    SLICE_X53Y145        LUT6 (Prop_lut6_I5_O)        0.070     4.405 r  core/reg_ID_EX/ALUO_MEM[17]_i_13/O
                         net (fo=2, routed)           0.604     5.010    core/reg_ID_EX/ALUO_MEM[17]_i_13_n_1
    SLICE_X57Y146        LUT5 (Prop_lut5_I0_O)        0.070     5.080 r  core/reg_ID_EX/ALUO_MEM[17]_i_10/O
                         net (fo=2, routed)           0.249     5.329    core/reg_ID_EX/ALUO_MEM[17]_i_10_n_1
    SLICE_X59Y146        LUT6 (Prop_lut6_I5_O)        0.070     5.399 r  core/reg_ID_EX/ALUO_MEM[17]_i_7/O
                         net (fo=1, routed)           0.443     5.842    core/reg_ID_EX/alu/res6[17]
    SLICE_X58Y148        LUT6 (Prop_lut6_I1_O)        0.070     5.912 r  core/reg_ID_EX/ALUO_MEM[17]_i_4/O
                         net (fo=1, routed)           0.488     6.400    core/reg_ID_EX/ALUO_MEM[17]_i_4_n_1
    SLICE_X59Y150        LUT6 (Prop_lut6_I5_O)        0.070     6.470 r  core/reg_ID_EX/ALUO_MEM[17]_i_1/O
                         net (fo=3, routed)           0.872     7.342    core/reg_EXE_MEM/ALUO_MEM_reg[31]_0[17]
    SLICE_X58Y169        LUT5 (Prop_lut5_I2_O)        0.070     7.412 r  core/reg_EXE_MEM/A_EX[17]_i_1/O
                         net (fo=6, routed)           1.073     8.485    core/reg_EXE_MEM/rs1_data[5]
    SLICE_X55Y162        LUT4 (Prop_lut4_I0_O)        0.070     8.555 r  core/reg_EXE_MEM/Q[31]_i_45/O
                         net (fo=1, routed)           0.000     8.555    core/cmp_ID/Q_reg[31]_i_17_1[0]
    SLICE_X55Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404     8.959 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.959    core/cmp_ID/Q_reg[31]_i_24_n_1
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.029 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.677     9.706    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X55Y165        LUT6 (Prop_lut6_I2_O)        0.070     9.776 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.498    10.273    core/ctrl/Q_reg[0]
    SLICE_X56Y166        LUT6 (Prop_lut6_I2_O)        0.070    10.343 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.811    11.154    core/U1_3/Branch_ctrl
    SLICE_X57Y161        LUT6 (Prop_lut6_I1_O)        0.070    11.224 r  core/U1_3/data_buf_reg_0_3_0_5_i_90/O
                         net (fo=1, routed)           0.000    11.224    core/U1_3/data_buf_reg_0_3_0_5_i_90_n_1
    SLICE_X57Y161        MUXF7 (Prop_muxf7_I0_O)      0.171    11.395 r  core/U1_3/data_buf_reg_0_3_0_5_i_37/O
                         net (fo=1, routed)           0.389    11.785    core/U1_3/data_buf_reg_0_3_0_5_i_37_n_1
    SLICE_X53Y161        LUT6 (Prop_lut6_I5_O)        0.177    11.962 r  core/U1_3/data_buf_reg_0_3_0_5_i_13/O
                         net (fo=1, routed)           0.486    12.447    vga/U12/Test_signal[0]
    SLICE_X53Y161        LUT4 (Prop_lut4_I3_O)        0.070    12.517 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.262    12.780    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X52Y162        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.413     8.392    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X52Y162        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.223     8.169    
                         clock uncertainty           -0.215     7.955    
    SLICE_X52Y162        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.200     7.755    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.755    
                         arrival time                         -12.780    
  -------------------------------------------------------------------
                         slack                                 -5.025    

Slack (VIOLATED) :        -4.963ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.241ns  (logic 2.070ns (18.415%)  route 9.171ns (81.585%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 8.386 - 10.000 ) 
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.593    -0.333    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.240 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.752     1.512    core/reg_ID_EX/debug_clk
    SLICE_X55Y145        FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_fdre_C_Q)         0.338     1.850 r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/Q
                         net (fo=126, routed)         0.610     2.460    core/mux_B_EXE/ALUO_MEM_reg[0]
    SLICE_X55Y145        LUT3 (Prop_lut3_I2_O)        0.070     2.530 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         1.086     3.616    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X53Y144        LUT6 (Prop_lut6_I3_O)        0.070     3.686 r  core/reg_ID_EX/ALUO_MEM[17]_i_16/O
                         net (fo=1, routed)           0.650     4.335    core/reg_ID_EX/ALUO_MEM[17]_i_16_n_1
    SLICE_X53Y145        LUT6 (Prop_lut6_I5_O)        0.070     4.405 r  core/reg_ID_EX/ALUO_MEM[17]_i_13/O
                         net (fo=2, routed)           0.604     5.010    core/reg_ID_EX/ALUO_MEM[17]_i_13_n_1
    SLICE_X57Y146        LUT5 (Prop_lut5_I0_O)        0.070     5.080 r  core/reg_ID_EX/ALUO_MEM[17]_i_10/O
                         net (fo=2, routed)           0.249     5.329    core/reg_ID_EX/ALUO_MEM[17]_i_10_n_1
    SLICE_X59Y146        LUT6 (Prop_lut6_I5_O)        0.070     5.399 r  core/reg_ID_EX/ALUO_MEM[17]_i_7/O
                         net (fo=1, routed)           0.443     5.842    core/reg_ID_EX/alu/res6[17]
    SLICE_X58Y148        LUT6 (Prop_lut6_I1_O)        0.070     5.912 r  core/reg_ID_EX/ALUO_MEM[17]_i_4/O
                         net (fo=1, routed)           0.488     6.400    core/reg_ID_EX/ALUO_MEM[17]_i_4_n_1
    SLICE_X59Y150        LUT6 (Prop_lut6_I5_O)        0.070     6.470 r  core/reg_ID_EX/ALUO_MEM[17]_i_1/O
                         net (fo=3, routed)           0.872     7.342    core/reg_EXE_MEM/ALUO_MEM_reg[31]_0[17]
    SLICE_X58Y169        LUT5 (Prop_lut5_I2_O)        0.070     7.412 r  core/reg_EXE_MEM/A_EX[17]_i_1/O
                         net (fo=6, routed)           1.073     8.485    core/reg_EXE_MEM/rs1_data[5]
    SLICE_X55Y162        LUT4 (Prop_lut4_I0_O)        0.070     8.555 r  core/reg_EXE_MEM/Q[31]_i_45/O
                         net (fo=1, routed)           0.000     8.555    core/cmp_ID/Q_reg[31]_i_17_1[0]
    SLICE_X55Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404     8.959 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.959    core/cmp_ID/Q_reg[31]_i_24_n_1
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.029 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.677     9.706    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X55Y165        LUT6 (Prop_lut6_I2_O)        0.070     9.776 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.498    10.273    core/ctrl/Q_reg[0]
    SLICE_X56Y166        LUT6 (Prop_lut6_I2_O)        0.070    10.343 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.741    11.084    core/U1_3/Branch_ctrl
    SLICE_X61Y172        LUT6 (Prop_lut6_I1_O)        0.070    11.154 r  core/U1_3/data_buf_reg_0_3_18_23_i_96/O
                         net (fo=1, routed)           0.000    11.154    core/U1_3/data_buf_reg_0_3_18_23_i_96_n_1
    SLICE_X61Y172        MUXF7 (Prop_muxf7_I0_O)      0.171    11.325 r  core/U1_3/data_buf_reg_0_3_18_23_i_45/O
                         net (fo=1, routed)           0.325    11.650    core/U1_3/data_buf_reg_0_3_18_23_i_45_n_1
    SLICE_X63Y172        LUT6 (Prop_lut6_I5_O)        0.177    11.827 r  core/U1_3/data_buf_reg_0_3_18_23_i_16/O
                         net (fo=1, routed)           0.361    12.188    vga/U12/Test_signal[14]
    SLICE_X66Y171        LUT4 (Prop_lut4_I3_O)        0.070    12.258 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.494    12.753    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.407     8.386    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism             -0.223     8.163    
                         clock uncertainty           -0.215     7.949    
    SLICE_X62Y166        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     7.790    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                         -12.753    
  -------------------------------------------------------------------
                         slack                                 -4.963    

Slack (VIOLATED) :        -4.953ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.200ns  (logic 2.070ns (18.482%)  route 9.130ns (81.518%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 8.386 - 10.000 ) 
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.593    -0.333    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.240 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.752     1.512    core/reg_ID_EX/debug_clk
    SLICE_X55Y145        FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_fdre_C_Q)         0.338     1.850 r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/Q
                         net (fo=126, routed)         0.610     2.460    core/mux_B_EXE/ALUO_MEM_reg[0]
    SLICE_X55Y145        LUT3 (Prop_lut3_I2_O)        0.070     2.530 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         1.086     3.616    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X53Y144        LUT6 (Prop_lut6_I3_O)        0.070     3.686 r  core/reg_ID_EX/ALUO_MEM[17]_i_16/O
                         net (fo=1, routed)           0.650     4.335    core/reg_ID_EX/ALUO_MEM[17]_i_16_n_1
    SLICE_X53Y145        LUT6 (Prop_lut6_I5_O)        0.070     4.405 r  core/reg_ID_EX/ALUO_MEM[17]_i_13/O
                         net (fo=2, routed)           0.604     5.010    core/reg_ID_EX/ALUO_MEM[17]_i_13_n_1
    SLICE_X57Y146        LUT5 (Prop_lut5_I0_O)        0.070     5.080 r  core/reg_ID_EX/ALUO_MEM[17]_i_10/O
                         net (fo=2, routed)           0.249     5.329    core/reg_ID_EX/ALUO_MEM[17]_i_10_n_1
    SLICE_X59Y146        LUT6 (Prop_lut6_I5_O)        0.070     5.399 r  core/reg_ID_EX/ALUO_MEM[17]_i_7/O
                         net (fo=1, routed)           0.443     5.842    core/reg_ID_EX/alu/res6[17]
    SLICE_X58Y148        LUT6 (Prop_lut6_I1_O)        0.070     5.912 r  core/reg_ID_EX/ALUO_MEM[17]_i_4/O
                         net (fo=1, routed)           0.488     6.400    core/reg_ID_EX/ALUO_MEM[17]_i_4_n_1
    SLICE_X59Y150        LUT6 (Prop_lut6_I5_O)        0.070     6.470 r  core/reg_ID_EX/ALUO_MEM[17]_i_1/O
                         net (fo=3, routed)           0.872     7.342    core/reg_EXE_MEM/ALUO_MEM_reg[31]_0[17]
    SLICE_X58Y169        LUT5 (Prop_lut5_I2_O)        0.070     7.412 r  core/reg_EXE_MEM/A_EX[17]_i_1/O
                         net (fo=6, routed)           1.073     8.485    core/reg_EXE_MEM/rs1_data[5]
    SLICE_X55Y162        LUT4 (Prop_lut4_I0_O)        0.070     8.555 r  core/reg_EXE_MEM/Q[31]_i_45/O
                         net (fo=1, routed)           0.000     8.555    core/cmp_ID/Q_reg[31]_i_17_1[0]
    SLICE_X55Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404     8.959 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.959    core/cmp_ID/Q_reg[31]_i_24_n_1
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.029 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.677     9.706    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X55Y165        LUT6 (Prop_lut6_I2_O)        0.070     9.776 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.498    10.273    core/ctrl/Q_reg[0]
    SLICE_X56Y166        LUT6 (Prop_lut6_I2_O)        0.070    10.343 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.851    11.194    core/U1_3/Branch_ctrl
    SLICE_X63Y168        LUT6 (Prop_lut6_I1_O)        0.070    11.264 r  core/U1_3/data_buf_reg_0_3_18_23_i_86/O
                         net (fo=1, routed)           0.000    11.264    core/U1_3/data_buf_reg_0_3_18_23_i_86_n_1
    SLICE_X63Y168        MUXF7 (Prop_muxf7_I0_O)      0.171    11.435 r  core/U1_3/data_buf_reg_0_3_18_23_i_39/O
                         net (fo=1, routed)           0.319    11.754    core/U1_3/data_buf_reg_0_3_18_23_i_39_n_1
    SLICE_X64Y168        LUT6 (Prop_lut6_I5_O)        0.177    11.931 r  core/U1_3/data_buf_reg_0_3_18_23_i_14/O
                         net (fo=1, routed)           0.249    12.180    vga/U12/Test_signal[15]
    SLICE_X66Y168        LUT4 (Prop_lut4_I3_O)        0.070    12.250 r  vga/U12/data_buf_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.462    12.712    vga/data_buf_reg_0_3_18_23/DIB1
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.407     8.386    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism             -0.223     8.163    
                         clock uncertainty           -0.215     7.949    
    SLICE_X62Y166        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189     7.760    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.760    
                         arrival time                         -12.712    
  -------------------------------------------------------------------
                         slack                                 -4.953    

Slack (VIOLATED) :        -4.937ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.169ns  (logic 2.083ns (18.650%)  route 9.086ns (81.350%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 8.386 - 10.000 ) 
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.593    -0.333    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.240 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.752     1.512    core/reg_ID_EX/debug_clk
    SLICE_X55Y145        FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_fdre_C_Q)         0.338     1.850 r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/Q
                         net (fo=126, routed)         0.610     2.460    core/mux_B_EXE/ALUO_MEM_reg[0]
    SLICE_X55Y145        LUT3 (Prop_lut3_I2_O)        0.070     2.530 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         1.086     3.616    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X53Y144        LUT6 (Prop_lut6_I3_O)        0.070     3.686 r  core/reg_ID_EX/ALUO_MEM[17]_i_16/O
                         net (fo=1, routed)           0.650     4.335    core/reg_ID_EX/ALUO_MEM[17]_i_16_n_1
    SLICE_X53Y145        LUT6 (Prop_lut6_I5_O)        0.070     4.405 r  core/reg_ID_EX/ALUO_MEM[17]_i_13/O
                         net (fo=2, routed)           0.604     5.010    core/reg_ID_EX/ALUO_MEM[17]_i_13_n_1
    SLICE_X57Y146        LUT5 (Prop_lut5_I0_O)        0.070     5.080 r  core/reg_ID_EX/ALUO_MEM[17]_i_10/O
                         net (fo=2, routed)           0.249     5.329    core/reg_ID_EX/ALUO_MEM[17]_i_10_n_1
    SLICE_X59Y146        LUT6 (Prop_lut6_I5_O)        0.070     5.399 r  core/reg_ID_EX/ALUO_MEM[17]_i_7/O
                         net (fo=1, routed)           0.443     5.842    core/reg_ID_EX/alu/res6[17]
    SLICE_X58Y148        LUT6 (Prop_lut6_I1_O)        0.070     5.912 r  core/reg_ID_EX/ALUO_MEM[17]_i_4/O
                         net (fo=1, routed)           0.488     6.400    core/reg_ID_EX/ALUO_MEM[17]_i_4_n_1
    SLICE_X59Y150        LUT6 (Prop_lut6_I5_O)        0.070     6.470 r  core/reg_ID_EX/ALUO_MEM[17]_i_1/O
                         net (fo=3, routed)           0.872     7.342    core/reg_EXE_MEM/ALUO_MEM_reg[31]_0[17]
    SLICE_X58Y169        LUT5 (Prop_lut5_I2_O)        0.070     7.412 r  core/reg_EXE_MEM/A_EX[17]_i_1/O
                         net (fo=6, routed)           1.073     8.485    core/reg_EXE_MEM/rs1_data[5]
    SLICE_X55Y162        LUT4 (Prop_lut4_I0_O)        0.070     8.555 r  core/reg_EXE_MEM/Q[31]_i_45/O
                         net (fo=1, routed)           0.000     8.555    core/cmp_ID/Q_reg[31]_i_17_1[0]
    SLICE_X55Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404     8.959 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.959    core/cmp_ID/Q_reg[31]_i_24_n_1
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.029 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.677     9.706    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X55Y165        LUT6 (Prop_lut6_I2_O)        0.070     9.776 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.498    10.273    core/ctrl/Q_reg[0]
    SLICE_X56Y166        LUT6 (Prop_lut6_I2_O)        0.070    10.343 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.823    11.167    core/U1_3/Branch_ctrl
    SLICE_X58Y176        LUT6 (Prop_lut6_I1_O)        0.070    11.237 r  core/U1_3/data_buf_reg_0_3_18_23_i_102/O
                         net (fo=1, routed)           0.000    11.237    core/U1_3/data_buf_reg_0_3_18_23_i_102_n_1
    SLICE_X58Y176        MUXF7 (Prop_muxf7_I0_O)      0.174    11.411 r  core/U1_3/data_buf_reg_0_3_18_23_i_48/O
                         net (fo=1, routed)           0.000    11.411    core/U1_3/data_buf_reg_0_3_18_23_i_48_n_1
    SLICE_X58Y176        MUXF8 (Prop_muxf8_I0_O)      0.072    11.483 r  core/U1_3/data_buf_reg_0_3_18_23_i_18/O
                         net (fo=1, routed)           0.508    11.990    vga/U12/data_buf_reg_0_3_18_23_3
    SLICE_X62Y173        LUT6 (Prop_lut6_I3_O)        0.185    12.175 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.505    12.681    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.407     8.386    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism             -0.223     8.163    
                         clock uncertainty           -0.215     7.949    
    SLICE_X62Y166        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.205     7.744    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.744    
                         arrival time                         -12.681    
  -------------------------------------------------------------------
                         slack                                 -4.937    

Slack (VIOLATED) :        -4.908ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.189ns  (logic 2.053ns (18.349%)  route 9.136ns (81.651%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 8.389 - 10.000 ) 
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.593    -0.333    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.240 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.752     1.512    core/reg_ID_EX/debug_clk
    SLICE_X55Y145        FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_fdre_C_Q)         0.338     1.850 r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/Q
                         net (fo=126, routed)         0.610     2.460    core/mux_B_EXE/ALUO_MEM_reg[0]
    SLICE_X55Y145        LUT3 (Prop_lut3_I2_O)        0.070     2.530 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         1.086     3.616    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X53Y144        LUT6 (Prop_lut6_I3_O)        0.070     3.686 r  core/reg_ID_EX/ALUO_MEM[17]_i_16/O
                         net (fo=1, routed)           0.650     4.335    core/reg_ID_EX/ALUO_MEM[17]_i_16_n_1
    SLICE_X53Y145        LUT6 (Prop_lut6_I5_O)        0.070     4.405 r  core/reg_ID_EX/ALUO_MEM[17]_i_13/O
                         net (fo=2, routed)           0.604     5.010    core/reg_ID_EX/ALUO_MEM[17]_i_13_n_1
    SLICE_X57Y146        LUT5 (Prop_lut5_I0_O)        0.070     5.080 r  core/reg_ID_EX/ALUO_MEM[17]_i_10/O
                         net (fo=2, routed)           0.249     5.329    core/reg_ID_EX/ALUO_MEM[17]_i_10_n_1
    SLICE_X59Y146        LUT6 (Prop_lut6_I5_O)        0.070     5.399 r  core/reg_ID_EX/ALUO_MEM[17]_i_7/O
                         net (fo=1, routed)           0.443     5.842    core/reg_ID_EX/alu/res6[17]
    SLICE_X58Y148        LUT6 (Prop_lut6_I1_O)        0.070     5.912 r  core/reg_ID_EX/ALUO_MEM[17]_i_4/O
                         net (fo=1, routed)           0.488     6.400    core/reg_ID_EX/ALUO_MEM[17]_i_4_n_1
    SLICE_X59Y150        LUT6 (Prop_lut6_I5_O)        0.070     6.470 r  core/reg_ID_EX/ALUO_MEM[17]_i_1/O
                         net (fo=3, routed)           0.872     7.342    core/reg_EXE_MEM/ALUO_MEM_reg[31]_0[17]
    SLICE_X58Y169        LUT5 (Prop_lut5_I2_O)        0.070     7.412 r  core/reg_EXE_MEM/A_EX[17]_i_1/O
                         net (fo=6, routed)           1.073     8.485    core/reg_EXE_MEM/rs1_data[5]
    SLICE_X55Y162        LUT4 (Prop_lut4_I0_O)        0.070     8.555 r  core/reg_EXE_MEM/Q[31]_i_45/O
                         net (fo=1, routed)           0.000     8.555    core/cmp_ID/Q_reg[31]_i_17_1[0]
    SLICE_X55Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404     8.959 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.959    core/cmp_ID/Q_reg[31]_i_24_n_1
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.029 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.677     9.706    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X55Y165        LUT6 (Prop_lut6_I2_O)        0.070     9.776 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.498    10.273    core/ctrl/Q_reg[0]
    SLICE_X56Y166        LUT6 (Prop_lut6_I2_O)        0.070    10.343 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.702    11.046    core/U1_3/Branch_ctrl
    SLICE_X50Y166        LUT5 (Prop_lut5_I2_O)        0.070    11.116 r  core/U1_3/data_buf_reg_0_3_12_17_i_114/O
                         net (fo=1, routed)           0.330    11.446    core/U1_3/data_buf_reg_0_3_12_17_i_114_n_1
    SLICE_X50Y165        LUT5 (Prop_lut5_I2_O)        0.070    11.516 r  core/U1_3/data_buf_reg_0_3_12_17_i_53/O
                         net (fo=1, routed)           0.000    11.516    core/U1_3/data_buf_reg_0_3_12_17_i_53_n_1
    SLICE_X50Y165        MUXF7 (Prop_muxf7_I0_O)      0.156    11.672 r  core/U1_3/data_buf_reg_0_3_12_17_i_19/O
                         net (fo=1, routed)           0.484    12.156    vga/U12/data_buf_reg_0_3_12_17
    SLICE_X53Y164        LUT6 (Prop_lut6_I3_O)        0.175    12.331 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.370    12.701    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X52Y165        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.410     8.389    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y165        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism             -0.223     8.166    
                         clock uncertainty           -0.215     7.952    
    SLICE_X52Y165        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     7.793    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                         -12.701    
  -------------------------------------------------------------------
                         slack                                 -4.908    

Slack (VIOLATED) :        -4.908ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.191ns  (logic 2.053ns (18.344%)  route 9.138ns (81.656%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 8.392 - 10.000 ) 
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.593    -0.333    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.240 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.752     1.512    core/reg_ID_EX/debug_clk
    SLICE_X55Y145        FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_fdre_C_Q)         0.338     1.850 r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/Q
                         net (fo=126, routed)         0.610     2.460    core/mux_B_EXE/ALUO_MEM_reg[0]
    SLICE_X55Y145        LUT3 (Prop_lut3_I2_O)        0.070     2.530 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         1.086     3.616    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X53Y144        LUT6 (Prop_lut6_I3_O)        0.070     3.686 r  core/reg_ID_EX/ALUO_MEM[17]_i_16/O
                         net (fo=1, routed)           0.650     4.335    core/reg_ID_EX/ALUO_MEM[17]_i_16_n_1
    SLICE_X53Y145        LUT6 (Prop_lut6_I5_O)        0.070     4.405 r  core/reg_ID_EX/ALUO_MEM[17]_i_13/O
                         net (fo=2, routed)           0.604     5.010    core/reg_ID_EX/ALUO_MEM[17]_i_13_n_1
    SLICE_X57Y146        LUT5 (Prop_lut5_I0_O)        0.070     5.080 r  core/reg_ID_EX/ALUO_MEM[17]_i_10/O
                         net (fo=2, routed)           0.249     5.329    core/reg_ID_EX/ALUO_MEM[17]_i_10_n_1
    SLICE_X59Y146        LUT6 (Prop_lut6_I5_O)        0.070     5.399 r  core/reg_ID_EX/ALUO_MEM[17]_i_7/O
                         net (fo=1, routed)           0.443     5.842    core/reg_ID_EX/alu/res6[17]
    SLICE_X58Y148        LUT6 (Prop_lut6_I1_O)        0.070     5.912 r  core/reg_ID_EX/ALUO_MEM[17]_i_4/O
                         net (fo=1, routed)           0.488     6.400    core/reg_ID_EX/ALUO_MEM[17]_i_4_n_1
    SLICE_X59Y150        LUT6 (Prop_lut6_I5_O)        0.070     6.470 r  core/reg_ID_EX/ALUO_MEM[17]_i_1/O
                         net (fo=3, routed)           0.872     7.342    core/reg_EXE_MEM/ALUO_MEM_reg[31]_0[17]
    SLICE_X58Y169        LUT5 (Prop_lut5_I2_O)        0.070     7.412 r  core/reg_EXE_MEM/A_EX[17]_i_1/O
                         net (fo=6, routed)           1.073     8.485    core/reg_EXE_MEM/rs1_data[5]
    SLICE_X55Y162        LUT4 (Prop_lut4_I0_O)        0.070     8.555 r  core/reg_EXE_MEM/Q[31]_i_45/O
                         net (fo=1, routed)           0.000     8.555    core/cmp_ID/Q_reg[31]_i_17_1[0]
    SLICE_X55Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404     8.959 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.959    core/cmp_ID/Q_reg[31]_i_24_n_1
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.029 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.677     9.706    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X55Y165        LUT6 (Prop_lut6_I2_O)        0.070     9.776 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.498    10.273    core/ctrl/Q_reg[0]
    SLICE_X56Y166        LUT6 (Prop_lut6_I2_O)        0.070    10.343 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.705    11.049    core/U1_3/Branch_ctrl
    SLICE_X56Y172        LUT6 (Prop_lut6_I1_O)        0.070    11.119 r  core/U1_3/data_buf_reg_0_3_0_5_i_144/O
                         net (fo=1, routed)           0.000    11.119    core/U1_3/data_buf_reg_0_3_0_5_i_144_n_1
    SLICE_X56Y172        MUXF7 (Prop_muxf7_I0_O)      0.156    11.275 r  core/U1_3/data_buf_reg_0_3_0_5_i_67/O
                         net (fo=1, routed)           0.383    11.658    core/U1_3/data_buf_reg_0_3_0_5_i_67_n_1
    SLICE_X66Y171        LUT6 (Prop_lut6_I5_O)        0.175    11.833 r  core/U1_3/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=1, routed)           0.131    11.964    vga/U12/Test_signal[3]
    SLICE_X66Y171        LUT4 (Prop_lut4_I3_O)        0.070    12.034 r  vga/U12/data_buf_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.669    12.703    vga/data_buf_reg_0_3_0_5/DIC0
    SLICE_X52Y162        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.413     8.392    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X52Y162        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.223     8.169    
                         clock uncertainty           -0.215     7.955    
    SLICE_X52Y162        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     7.796    vga/data_buf_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          7.796    
                         arrival time                         -12.703    
  -------------------------------------------------------------------
                         slack                                 -4.908    

Slack (VIOLATED) :        -4.874ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.157ns  (logic 2.053ns (18.400%)  route 9.104ns (81.600%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 8.392 - 10.000 ) 
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.593    -0.333    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.240 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.752     1.512    core/reg_ID_EX/debug_clk
    SLICE_X55Y145        FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_fdre_C_Q)         0.338     1.850 r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/Q
                         net (fo=126, routed)         0.610     2.460    core/mux_B_EXE/ALUO_MEM_reg[0]
    SLICE_X55Y145        LUT3 (Prop_lut3_I2_O)        0.070     2.530 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         1.086     3.616    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X53Y144        LUT6 (Prop_lut6_I3_O)        0.070     3.686 r  core/reg_ID_EX/ALUO_MEM[17]_i_16/O
                         net (fo=1, routed)           0.650     4.335    core/reg_ID_EX/ALUO_MEM[17]_i_16_n_1
    SLICE_X53Y145        LUT6 (Prop_lut6_I5_O)        0.070     4.405 r  core/reg_ID_EX/ALUO_MEM[17]_i_13/O
                         net (fo=2, routed)           0.604     5.010    core/reg_ID_EX/ALUO_MEM[17]_i_13_n_1
    SLICE_X57Y146        LUT5 (Prop_lut5_I0_O)        0.070     5.080 r  core/reg_ID_EX/ALUO_MEM[17]_i_10/O
                         net (fo=2, routed)           0.249     5.329    core/reg_ID_EX/ALUO_MEM[17]_i_10_n_1
    SLICE_X59Y146        LUT6 (Prop_lut6_I5_O)        0.070     5.399 r  core/reg_ID_EX/ALUO_MEM[17]_i_7/O
                         net (fo=1, routed)           0.443     5.842    core/reg_ID_EX/alu/res6[17]
    SLICE_X58Y148        LUT6 (Prop_lut6_I1_O)        0.070     5.912 r  core/reg_ID_EX/ALUO_MEM[17]_i_4/O
                         net (fo=1, routed)           0.488     6.400    core/reg_ID_EX/ALUO_MEM[17]_i_4_n_1
    SLICE_X59Y150        LUT6 (Prop_lut6_I5_O)        0.070     6.470 r  core/reg_ID_EX/ALUO_MEM[17]_i_1/O
                         net (fo=3, routed)           0.872     7.342    core/reg_EXE_MEM/ALUO_MEM_reg[31]_0[17]
    SLICE_X58Y169        LUT5 (Prop_lut5_I2_O)        0.070     7.412 r  core/reg_EXE_MEM/A_EX[17]_i_1/O
                         net (fo=6, routed)           1.073     8.485    core/reg_EXE_MEM/rs1_data[5]
    SLICE_X55Y162        LUT4 (Prop_lut4_I0_O)        0.070     8.555 r  core/reg_EXE_MEM/Q[31]_i_45/O
                         net (fo=1, routed)           0.000     8.555    core/cmp_ID/Q_reg[31]_i_17_1[0]
    SLICE_X55Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404     8.959 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.959    core/cmp_ID/Q_reg[31]_i_24_n_1
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.029 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.677     9.706    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X55Y165        LUT6 (Prop_lut6_I2_O)        0.070     9.776 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.498    10.273    core/ctrl/Q_reg[0]
    SLICE_X56Y166        LUT6 (Prop_lut6_I2_O)        0.070    10.343 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.583    10.926    core/U1_3/Branch_ctrl
    SLICE_X56Y161        LUT6 (Prop_lut6_I1_O)        0.070    10.996 r  core/U1_3/data_buf_reg_0_3_0_5_i_124/O
                         net (fo=1, routed)           0.000    10.996    core/U1_3/data_buf_reg_0_3_0_5_i_124_n_1
    SLICE_X56Y161        MUXF7 (Prop_muxf7_I0_O)      0.156    11.152 r  core/U1_3/data_buf_reg_0_3_0_5_i_55/O
                         net (fo=1, routed)           0.435    11.587    core/U1_3/data_buf_reg_0_3_0_5_i_55_n_1
    SLICE_X56Y159        LUT6 (Prop_lut6_I5_O)        0.175    11.762 r  core/U1_3/data_buf_reg_0_3_0_5_i_20/O
                         net (fo=1, routed)           0.473    12.236    vga/U12/Test_signal[1]
    SLICE_X53Y162        LUT4 (Prop_lut4_I3_O)        0.070    12.306 r  vga/U12/data_buf_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.364    12.669    vga/data_buf_reg_0_3_0_5/DIB0
    SLICE_X52Y162        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.413     8.392    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X52Y162        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.223     8.169    
                         clock uncertainty           -0.215     7.955    
    SLICE_X52Y162        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     7.796    vga/data_buf_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          7.796    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                 -4.874    

Slack (VIOLATED) :        -4.853ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.093ns  (logic 2.070ns (18.660%)  route 9.023ns (81.340%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 8.389 - 10.000 ) 
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.593    -0.333    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.240 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.752     1.512    core/reg_ID_EX/debug_clk
    SLICE_X55Y145        FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_fdre_C_Q)         0.338     1.850 r  core/reg_ID_EX/ALUSrc_B_EX_reg_rep__0/Q
                         net (fo=126, routed)         0.610     2.460    core/mux_B_EXE/ALUO_MEM_reg[0]
    SLICE_X55Y145        LUT3 (Prop_lut3_I2_O)        0.070     2.530 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         1.086     3.616    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X53Y144        LUT6 (Prop_lut6_I3_O)        0.070     3.686 r  core/reg_ID_EX/ALUO_MEM[17]_i_16/O
                         net (fo=1, routed)           0.650     4.335    core/reg_ID_EX/ALUO_MEM[17]_i_16_n_1
    SLICE_X53Y145        LUT6 (Prop_lut6_I5_O)        0.070     4.405 r  core/reg_ID_EX/ALUO_MEM[17]_i_13/O
                         net (fo=2, routed)           0.604     5.010    core/reg_ID_EX/ALUO_MEM[17]_i_13_n_1
    SLICE_X57Y146        LUT5 (Prop_lut5_I0_O)        0.070     5.080 r  core/reg_ID_EX/ALUO_MEM[17]_i_10/O
                         net (fo=2, routed)           0.249     5.329    core/reg_ID_EX/ALUO_MEM[17]_i_10_n_1
    SLICE_X59Y146        LUT6 (Prop_lut6_I5_O)        0.070     5.399 r  core/reg_ID_EX/ALUO_MEM[17]_i_7/O
                         net (fo=1, routed)           0.443     5.842    core/reg_ID_EX/alu/res6[17]
    SLICE_X58Y148        LUT6 (Prop_lut6_I1_O)        0.070     5.912 r  core/reg_ID_EX/ALUO_MEM[17]_i_4/O
                         net (fo=1, routed)           0.488     6.400    core/reg_ID_EX/ALUO_MEM[17]_i_4_n_1
    SLICE_X59Y150        LUT6 (Prop_lut6_I5_O)        0.070     6.470 r  core/reg_ID_EX/ALUO_MEM[17]_i_1/O
                         net (fo=3, routed)           0.872     7.342    core/reg_EXE_MEM/ALUO_MEM_reg[31]_0[17]
    SLICE_X58Y169        LUT5 (Prop_lut5_I2_O)        0.070     7.412 r  core/reg_EXE_MEM/A_EX[17]_i_1/O
                         net (fo=6, routed)           1.073     8.485    core/reg_EXE_MEM/rs1_data[5]
    SLICE_X55Y162        LUT4 (Prop_lut4_I0_O)        0.070     8.555 r  core/reg_EXE_MEM/Q[31]_i_45/O
                         net (fo=1, routed)           0.000     8.555    core/cmp_ID/Q_reg[31]_i_17_1[0]
    SLICE_X55Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404     8.959 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.959    core/cmp_ID/Q_reg[31]_i_24_n_1
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.029 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=3, routed)           0.677     9.706    core/reg_IF_ID/i_/Q[31]_i_4_1[0]
    SLICE_X55Y165        LUT6 (Prop_lut6_I2_O)        0.070     9.776 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.498    10.273    core/ctrl/Q_reg[0]
    SLICE_X56Y166        LUT6 (Prop_lut6_I2_O)        0.070    10.343 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.725    11.068    core/U1_3/Branch_ctrl
    SLICE_X51Y163        LUT6 (Prop_lut6_I1_O)        0.070    11.138 r  core/U1_3/data_buf_reg_0_3_12_17_i_67/O
                         net (fo=1, routed)           0.000    11.138    core/U1_3/data_buf_reg_0_3_12_17_i_67_n_1
    SLICE_X51Y163        MUXF7 (Prop_muxf7_I0_O)      0.171    11.309 r  core/U1_3/data_buf_reg_0_3_12_17_i_26/O
                         net (fo=1, routed)           0.326    11.635    core/U1_3/data_buf_reg_0_3_12_17_i_26_n_1
    SLICE_X50Y163        LUT6 (Prop_lut6_I5_O)        0.177    11.812 r  core/U1_3/data_buf_reg_0_3_12_17_i_8/O
                         net (fo=1, routed)           0.370    12.182    vga/U12/Test_signal[11]
    SLICE_X50Y163        LUT4 (Prop_lut4_I3_O)        0.070    12.252 r  vga/U12/data_buf_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.353    12.605    vga/data_buf_reg_0_3_12_17/DIA1
    SLICE_X52Y165        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.410     8.389    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y165        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism             -0.223     8.166    
                         clock uncertainty           -0.215     7.952    
    SLICE_X52Y165        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.200     7.752    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.752    
                         arrival time                         -12.605    
  -------------------------------------------------------------------
                         slack                                 -4.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.367ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.237ns (29.483%)  route 0.567ns (70.517%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.021ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.887    -0.615    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.580 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.278    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.237 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        0.687     0.451    core/reg_EXE_MEM/debug_clk
    SLICE_X49Y164        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y164        FDCE (Prop_fdce_C_Q)         0.132     0.583 r  core/reg_EXE_MEM/PCurrent_MEM_reg[9]/Q
                         net (fo=3, routed)           0.260     0.843    core/U1_3/PC_MEM[9]
    SLICE_X49Y164        LUT6 (Prop_lut6_I0_O)        0.035     0.878 r  core/U1_3/data_buf_reg_0_3_6_11_i_34/O
                         net (fo=1, routed)           0.092     0.970    core/U1_3/data_buf_reg_0_3_6_11_i_34_n_1
    SLICE_X49Y164        LUT6 (Prop_lut6_I0_O)        0.035     1.005 r  core/U1_3/data_buf_reg_0_3_6_11_i_12/O
                         net (fo=1, routed)           0.107     1.111    vga/U12/Test_signal[7]
    SLICE_X49Y165        LUT4 (Prop_lut4_I3_O)        0.035     1.146 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.108     1.255    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X46Y165        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.958    -1.021    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X46Y165        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism              0.547    -0.475    
                         clock uncertainty            0.215    -0.260    
    SLICE_X46Y165        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.148    -0.112    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.405ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.237ns (27.521%)  route 0.624ns (72.479%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.059ns
    Source Clock Delay      (SCD):    0.413ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.887    -0.615    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.580 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.278    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.237 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        0.649     0.413    core/reg_EXE_MEM/debug_clk
    SLICE_X51Y164        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y164        FDCE (Prop_fdce_C_Q)         0.132     0.545 r  core/reg_EXE_MEM/PCurrent_MEM_reg[16]/Q
                         net (fo=3, routed)           0.225     0.770    core/U1_3/PC_MEM[16]
    SLICE_X53Y164        LUT6 (Prop_lut6_I5_O)        0.035     0.805 r  core/U1_3/data_buf_reg_0_3_12_17_i_55/O
                         net (fo=1, routed)           0.056     0.861    core/U1_3/data_buf_reg_0_3_12_17_i_55_n_1
    SLICE_X53Y164        LUT6 (Prop_lut6_I0_O)        0.035     0.896 r  core/U1_3/data_buf_reg_0_3_12_17_i_20/O
                         net (fo=1, routed)           0.148     1.044    vga/U12/data_buf_reg_0_3_12_17_0
    SLICE_X53Y164        LUT6 (Prop_lut6_I5_O)        0.035     1.079 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.196     1.274    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X52Y165        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.920    -1.059    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y165        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism              0.547    -0.513    
                         clock uncertainty            0.215    -0.298    
    SLICE_X52Y165        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.167    -0.131    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.437ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.254ns (28.239%)  route 0.645ns (71.761%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.059ns
    Source Clock Delay      (SCD):    0.408ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.887    -0.615    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.580 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.278    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.237 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        0.644     0.408    core/reg_EXE_MEM/debug_clk
    SLICE_X50Y170        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y170        FDCE (Prop_fdce_C_Q)         0.149     0.557 r  core/reg_EXE_MEM/IR_MEM_reg[12]/Q
                         net (fo=3, routed)           0.253     0.810    core/U1_3/inst_MEM[6]
    SLICE_X50Y167        LUT6 (Prop_lut6_I2_O)        0.035     0.845 r  core/U1_3/data_buf_reg_0_3_12_17_i_29/O
                         net (fo=1, routed)           0.099     0.944    core/U1_3/data_buf_reg_0_3_12_17_i_29_n_1
    SLICE_X50Y167        LUT6 (Prop_lut6_I0_O)        0.035     0.979 r  core/U1_3/data_buf_reg_0_3_12_17_i_10/O
                         net (fo=1, routed)           0.177     1.156    vga/U12/Test_signal[10]
    SLICE_X52Y166        LUT4 (Prop_lut4_I3_O)        0.035     1.191 r  vga/U12/data_buf_reg_0_3_12_17_i_2/O
                         net (fo=1, routed)           0.116     1.307    vga/data_buf_reg_0_3_12_17/DIA0
    SLICE_X52Y165        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.920    -1.059    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y165        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
                         clock pessimism              0.547    -0.513    
                         clock uncertainty            0.215    -0.298    
    SLICE_X52Y165        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168    -0.130    vga/data_buf_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.476ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.237ns (25.426%)  route 0.695ns (74.574%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.021ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.887    -0.615    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.580 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.278    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.237 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        0.687     0.451    core/reg_EXE_MEM/debug_clk
    SLICE_X49Y165        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y165        FDCE (Prop_fdce_C_Q)         0.132     0.583 r  core/reg_EXE_MEM/PCurrent_MEM_reg[10]/Q
                         net (fo=3, routed)           0.232     0.815    core/U1_3/PC_MEM[10]
    SLICE_X49Y162        LUT6 (Prop_lut6_I0_O)        0.035     0.850 r  core/U1_3/data_buf_reg_0_3_6_11_i_56/O
                         net (fo=1, routed)           0.201     1.051    core/U1_3/data_buf_reg_0_3_6_11_i_56_n_1
    SLICE_X47Y162        LUT6 (Prop_lut6_I0_O)        0.035     1.086 r  core/U1_3/data_buf_reg_0_3_6_11_i_19/O
                         net (fo=1, routed)           0.092     1.178    vga/U12/Test_signal[8]
    SLICE_X47Y162        LUT4 (Prop_lut4_I3_O)        0.035     1.213 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.170     1.383    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X46Y165        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.958    -1.021    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X46Y165        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism              0.547    -0.475    
                         clock uncertainty            0.215    -0.260    
    SLICE_X46Y165        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.167    -0.093    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.509ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.307ns (31.486%)  route 0.668ns (68.514%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.061ns
    Source Clock Delay      (SCD):    0.402ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.887    -0.615    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.580 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.278    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.237 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        0.638     0.402    core/reg_IF_ID/debug_clk
    SLICE_X64Y175        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y175        FDCE (Prop_fdce_C_Q)         0.132     0.534 r  core/reg_IF_ID/PCurrent_ID_reg[24]/Q
                         net (fo=5, routed)           0.365     0.898    core/U1_3/data_buf_reg_0_3_30_31__0_i_4_0[22]
    SLICE_X52Y170        LUT6 (Prop_lut6_I0_O)        0.035     0.933 r  core/U1_3/data_buf_reg_0_3_24_29_i_34/O
                         net (fo=1, routed)           0.000     0.933    core/U1_3/data_buf_reg_0_3_24_29_i_34_n_1
    SLICE_X52Y170        MUXF7 (Prop_muxf7_I0_O)      0.057     0.990 r  core/U1_3/data_buf_reg_0_3_24_29_i_12/O
                         net (fo=1, routed)           0.187     1.177    vga/U12/data_buf_reg_0_3_24_29_0
    SLICE_X52Y168        LUT6 (Prop_lut6_I5_O)        0.083     1.260 r  vga/U12/data_buf_reg_0_3_24_29_i_2/O
                         net (fo=1, routed)           0.116     1.377    vga/data_buf_reg_0_3_24_29/DIA0
    SLICE_X52Y167        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.918    -1.061    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X52Y167        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism              0.547    -0.515    
                         clock uncertainty            0.215    -0.300    
    SLICE_X52Y167        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168    -0.132    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.550ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.237ns (23.532%)  route 0.770ns (76.468%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.021ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.887    -0.615    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.580 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.278    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.237 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        0.687     0.451    core/reg_EXE_MEM/debug_clk
    SLICE_X48Y164        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y164        FDCE (Prop_fdce_C_Q)         0.132     0.583 r  core/reg_EXE_MEM/PCurrent_MEM_reg[6]/Q
                         net (fo=3, routed)           0.317     0.900    core/U1_3/PC_MEM[6]
    SLICE_X48Y164        LUT6 (Prop_lut6_I0_O)        0.035     0.935 r  core/U1_3/data_buf_reg_0_3_6_11_i_28/O
                         net (fo=1, routed)           0.149     1.084    core/U1_3/data_buf_reg_0_3_6_11_i_28_n_1
    SLICE_X47Y165        LUT6 (Prop_lut6_I0_O)        0.035     1.119 r  core/U1_3/data_buf_reg_0_3_6_11_i_10/O
                         net (fo=1, routed)           0.056     1.175    vga/U12/Test_signal[5]
    SLICE_X47Y165        LUT4 (Prop_lut4_I3_O)        0.035     1.210 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.248     1.458    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X46Y165        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.958    -1.021    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X46Y165        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism              0.547    -0.475    
                         clock uncertainty            0.215    -0.260    
    SLICE_X46Y165        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168    -0.092    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.551ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.254ns (24.867%)  route 0.767ns (75.133%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.021ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.887    -0.615    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.580 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.278    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.237 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        0.646     0.410    core/reg_EXE_MEM/debug_clk
    SLICE_X50Y168        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y168        FDCE (Prop_fdce_C_Q)         0.149     0.559 r  core/reg_EXE_MEM/PCurrent_MEM_reg[11]/Q
                         net (fo=3, routed)           0.365     0.923    core/U1_3/PC_MEM[11]
    SLICE_X49Y163        LUT6 (Prop_lut6_I0_O)        0.035     0.958 r  core/U1_3/data_buf_reg_0_3_6_11_i_50/O
                         net (fo=1, routed)           0.150     1.108    core/U1_3/data_buf_reg_0_3_6_11_i_50_n_1
    SLICE_X49Y165        LUT6 (Prop_lut6_I0_O)        0.035     1.143 r  core/U1_3/data_buf_reg_0_3_6_11_i_17/O
                         net (fo=1, routed)           0.144     1.287    vga/U12/Test_signal[9]
    SLICE_X49Y165        LUT4 (Prop_lut4_I3_O)        0.035     1.322 r  vga/U12/data_buf_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           0.109     1.431    vga/data_buf_reg_0_3_6_11/DIC1
    SLICE_X46Y165        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.958    -1.021    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X46Y165        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism              0.547    -0.475    
                         clock uncertainty            0.215    -0.260    
    SLICE_X46Y165        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.140    -0.120    vga/data_buf_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.555ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/exp_vector_WB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.341ns (34.471%)  route 0.648ns (65.529%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.059ns
    Source Clock Delay      (SCD):    0.408ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.887    -0.615    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.580 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.278    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.237 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        0.644     0.408    core/reg_MEM_WB/debug_clk
    SLICE_X53Y170        FDCE                                         r  core/reg_MEM_WB/exp_vector_WB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y170        FDCE (Prop_fdce_C_Q)         0.132     0.540 r  core/reg_MEM_WB/exp_vector_WB_reg[1]/Q
                         net (fo=4, routed)           0.129     0.669    core/U1_3/p_0_in1_in
    SLICE_X53Y168        LUT6 (Prop_lut6_I1_O)        0.035     0.704 r  core/U1_3/data_buf_reg_0_3_12_17_i_108/O
                         net (fo=1, routed)           0.175     0.879    core/U1_3/data_buf_reg_0_3_12_17_i_108_n_1
    SLICE_X52Y166        LUT6 (Prop_lut6_I5_O)        0.035     0.914 r  core/U1_3/data_buf_reg_0_3_12_17_i_50/O
                         net (fo=1, routed)           0.000     0.914    core/U1_3/data_buf_reg_0_3_12_17_i_50_n_1
    SLICE_X52Y166        MUXF7 (Prop_muxf7_I1_O)      0.056     0.970 r  core/U1_3/data_buf_reg_0_3_12_17_i_17/O
                         net (fo=1, routed)           0.164     1.133    vga/U12/data_buf_reg_0_3_12_17_2
    SLICE_X53Y165        LUT6 (Prop_lut6_I5_O)        0.083     1.216 r  vga/U12/data_buf_reg_0_3_12_17_i_5/O
                         net (fo=1, routed)           0.181     1.397    vga/data_buf_reg_0_3_12_17/DIC1
    SLICE_X52Y165        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.920    -1.059    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y165        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
                         clock pessimism              0.547    -0.513    
                         clock uncertainty            0.215    -0.298    
    SLICE_X52Y165        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.140    -0.158    vga/data_buf_reg_0_3_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.559ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.284ns (27.827%)  route 0.737ns (72.173%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.059ns
    Source Clock Delay      (SCD):    0.408ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.887    -0.615    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.580 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.278    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.237 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        0.644     0.408    core/reg_EXE_MEM/debug_clk
    SLICE_X50Y170        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y170        FDCE (Prop_fdce_C_Q)         0.136     0.544 r  core/reg_EXE_MEM/IR_MEM_reg[14]/Q
                         net (fo=2, routed)           0.302     0.846    core/U1_3/inst_MEM[8]
    SLICE_X51Y164        LUT6 (Prop_lut6_I2_O)        0.078     0.924 r  core/U1_3/data_buf_reg_0_3_12_17_i_41/O
                         net (fo=1, routed)           0.114     1.039    core/U1_3/data_buf_reg_0_3_12_17_i_41_n_1
    SLICE_X51Y166        LUT6 (Prop_lut6_I0_O)        0.035     1.074 r  core/U1_3/data_buf_reg_0_3_12_17_i_14/O
                         net (fo=1, routed)           0.139     1.212    vga/U12/Test_signal[12]
    SLICE_X50Y165        LUT4 (Prop_lut4_I3_O)        0.035     1.247 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.181     1.428    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X52Y165        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.920    -1.059    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y165        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism              0.547    -0.513    
                         clock uncertainty            0.215    -0.298    
    SLICE_X52Y165        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168    -0.130    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.565ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.237ns (23.735%)  route 0.762ns (76.265%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.021ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.887    -0.615    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.580 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.278    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.237 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        0.687     0.451    core/reg_EXE_MEM/debug_clk
    SLICE_X48Y163        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y163        FDCE (Prop_fdce_C_Q)         0.132     0.583 r  core/reg_EXE_MEM/PCurrent_MEM_reg[7]/Q
                         net (fo=3, routed)           0.223     0.806    core/U1_3/PC_MEM[7]
    SLICE_X50Y163        LUT6 (Prop_lut6_I0_O)        0.035     0.841 r  core/U1_3/data_buf_reg_0_3_6_11_i_22/O
                         net (fo=1, routed)           0.261     1.102    core/U1_3/data_buf_reg_0_3_6_11_i_22_n_1
    SLICE_X48Y162        LUT6 (Prop_lut6_I0_O)        0.035     1.137 r  core/U1_3/data_buf_reg_0_3_6_11_i_8/O
                         net (fo=1, routed)           0.167     1.304    vga/U12/Test_signal[6]
    SLICE_X47Y164        LUT4 (Prop_lut4_I3_O)        0.035     1.339 r  vga/U12/data_buf_reg_0_3_6_11_i_1/O
                         net (fo=1, routed)           0.110     1.449    vga/data_buf_reg_0_3_6_11/DIA1
    SLICE_X46Y165        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.958    -1.021    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X46Y165        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism              0.547    -0.475    
                         clock uncertainty            0.215    -0.260    
    SLICE_X46Y165        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.116    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  1.565    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        4.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.503ns  (logic 2.518ns (55.917%)  route 1.985ns (44.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.526ns = ( 28.474 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.570    28.474    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y76         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.907 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.471    32.379    vga/U12/DO[0]
    SLICE_X37Y182        LUT5 (Prop_lut5_I3_O)        0.085    32.464 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.514    32.977    vga/U12/G[3]_i_1_n_1
    SLICE_X36Y182        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.485    38.464    vga/U12/CLK_OUT3
    SLICE_X36Y182        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.223    38.241    
                         clock uncertainty           -0.201    38.040    
    SLICE_X36Y182        FDRE (Setup_fdre_C_D)       -0.143    37.897    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.897    
                         arrival time                         -32.977    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.443ns  (logic 2.518ns (56.668%)  route 1.925ns (43.332%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.526ns = ( 28.474 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.570    28.474    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y76         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.907 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.471    32.379    vga/U12/DO[0]
    SLICE_X37Y182        LUT5 (Prop_lut5_I3_O)        0.085    32.464 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.454    32.918    vga/U12/G[3]_i_1_n_1
    SLICE_X36Y182        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.485    38.464    vga/U12/CLK_OUT3
    SLICE_X36Y182        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.223    38.241    
                         clock uncertainty           -0.201    38.040    
    SLICE_X36Y182        FDRE (Setup_fdre_C_D)       -0.142    37.898    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.898    
                         arrival time                         -32.918    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.563ns  (logic 2.503ns (54.856%)  route 2.060ns (45.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.526ns = ( 28.474 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.570    28.474    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y76         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.907 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.471    32.379    vga/U12/DO[0]
    SLICE_X37Y182        LUT5 (Prop_lut5_I3_O)        0.070    32.449 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.588    33.037    vga/U12/B[2]_i_1_n_1
    SLICE_X37Y182        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.485    38.464    vga/U12/CLK_OUT3
    SLICE_X37Y182        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.223    38.241    
                         clock uncertainty           -0.201    38.040    
    SLICE_X37Y182        FDRE (Setup_fdre_C_D)       -0.021    38.019    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         38.019    
                         arrival time                         -33.037    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             5.027ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.500ns  (logic 2.503ns (55.616%)  route 1.997ns (44.384%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.526ns = ( 28.474 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.570    28.474    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y76         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.907 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.423    32.330    vga/U12/DO[0]
    SLICE_X37Y182        LUT4 (Prop_lut4_I0_O)        0.070    32.400 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.574    32.975    vga/U12/B[1]_i_1_n_1
    SLICE_X37Y182        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.485    38.464    vga/U12/CLK_OUT3
    SLICE_X37Y182        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.223    38.241    
                         clock uncertainty           -0.201    38.040    
    SLICE_X37Y182        FDRE (Setup_fdre_C_D)       -0.038    38.002    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.002    
                         arrival time                         -32.975    
  -------------------------------------------------------------------
                         slack                                  5.027    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.385ns  (logic 2.515ns (57.351%)  route 1.870ns (42.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.526ns = ( 28.474 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.570    28.474    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y76         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.907 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.423    32.330    vga/U12/DO[0]
    SLICE_X37Y182        LUT2 (Prop_lut2_I1_O)        0.082    32.412 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.447    32.859    vga/U12/R[3]_i_1_n_1
    SLICE_X37Y182        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.485    38.464    vga/U12/CLK_OUT3
    SLICE_X37Y182        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.223    38.241    
                         clock uncertainty           -0.201    38.040    
    SLICE_X37Y182        FDRE (Setup_fdre_C_D)       -0.151    37.889    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.889    
                         arrival time                         -32.859    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.385ns  (logic 2.515ns (57.351%)  route 1.870ns (42.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.526ns = ( 28.474 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.570    28.474    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y76         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.907 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.423    32.330    vga/U12/DO[0]
    SLICE_X37Y182        LUT2 (Prop_lut2_I1_O)        0.082    32.412 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.447    32.859    vga/U12/R[3]_i_1_n_1
    SLICE_X37Y182        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.485    38.464    vga/U12/CLK_OUT3
    SLICE_X37Y182        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.223    38.241    
                         clock uncertainty           -0.201    38.040    
    SLICE_X37Y182        FDRE (Setup_fdre_C_D)       -0.147    37.893    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.893    
                         arrival time                         -32.859    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.269ns  (logic 2.515ns (58.916%)  route 1.754ns (41.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.526ns = ( 28.474 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.570    28.474    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y76         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.907 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.185    32.092    vga/U12/DO[0]
    SLICE_X37Y182        LUT4 (Prop_lut4_I1_O)        0.082    32.174 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.569    32.743    vga/U12/G[1]_i_1_n_1
    SLICE_X36Y182        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.485    38.464    vga/U12/CLK_OUT3
    SLICE_X36Y182        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.223    38.241    
                         clock uncertainty           -0.201    38.040    
    SLICE_X36Y182        FDRE (Setup_fdre_C_D)       -0.129    37.911    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.911    
                         arrival time                         -32.743    
  -------------------------------------------------------------------
                         slack                                  5.168    

Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.268ns  (logic 2.515ns (58.920%)  route 1.753ns (41.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.526ns = ( 28.474 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.570    28.474    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y76         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.907 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.185    32.092    vga/U12/DO[0]
    SLICE_X37Y182        LUT4 (Prop_lut4_I1_O)        0.082    32.174 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.568    32.743    vga/U12/G[1]_i_1_n_1
    SLICE_X36Y182        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.485    38.464    vga/U12/CLK_OUT3
    SLICE_X36Y182        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.223    38.241    
                         clock uncertainty           -0.201    38.040    
    SLICE_X36Y182        FDRE (Setup_fdre_C_D)       -0.129    37.911    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.911    
                         arrival time                         -32.743    
  -------------------------------------------------------------------
                         slack                                  5.168    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.267ns  (logic 2.503ns (58.656%)  route 1.764ns (41.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.526ns = ( 28.474 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.570    28.474    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y76         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.907 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.185    32.092    vga/U12/DO[0]
    SLICE_X37Y182        LUT4 (Prop_lut4_I0_O)        0.070    32.162 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.579    32.741    vga/U12/B[3]_i_1_n_1
    SLICE_X36Y182        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.485    38.464    vga/U12/CLK_OUT3
    SLICE_X36Y182        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.223    38.241    
                         clock uncertainty           -0.201    38.040    
    SLICE_X36Y182        FDRE (Setup_fdre_C_D)       -0.014    38.026    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         38.026    
                         arrival time                         -32.741    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.926ns  (logic 2.503ns (63.750%)  route 1.423ns (36.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.526ns = ( 28.474 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.570    28.474    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y76         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.907 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.423    32.330    vga/U12/DO[0]
    SLICE_X37Y182        LUT4 (Prop_lut4_I0_O)        0.070    32.400 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.000    32.400    vga/U12/B[1]_i_1_n_1
    SLICE_X37Y182        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.485    38.464    vga/U12/CLK_OUT3
    SLICE_X37Y182        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.223    38.241    
                         clock uncertainty           -0.201    38.040    
    SLICE_X37Y182        FDRE (Setup_fdre_C_D)        0.056    38.096    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         38.096    
                         arrival time                         -32.400    
  -------------------------------------------------------------------
                         slack                                  5.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.167ns (22.066%)  route 0.590ns (77.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.014ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.697    -0.804    vga/CLK_OUT1
    SLICE_X41Y190        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y190        FDRE (Prop_fdre_C_Q)         0.132    -0.672 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.590    -0.083    vga/U12/flag
    SLICE_X37Y182        LUT4 (Prop_lut4_I1_O)        0.035    -0.048 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.048    vga/U12/B[1]_i_1_n_1
    SLICE_X37Y182        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.965    -1.014    vga/U12/CLK_OUT3
    SLICE_X37Y182        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.547    -0.468    
                         clock uncertainty            0.201    -0.266    
    SLICE_X37Y182        FDRE (Hold_fdre_C_D)         0.102    -0.164    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.170ns (17.054%)  route 0.827ns (82.946%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.014ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.697    -0.804    vga/CLK_OUT1
    SLICE_X41Y190        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y190        FDRE (Prop_fdre_C_Q)         0.132    -0.672 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.592    -0.081    vga/U12/flag
    SLICE_X37Y182        LUT5 (Prop_lut5_I0_O)        0.038    -0.043 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.235     0.192    vga/U12/G[3]_i_1_n_1
    SLICE_X36Y182        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.965    -1.014    vga/U12/CLK_OUT3
    SLICE_X36Y182        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.547    -0.468    
                         clock uncertainty            0.201    -0.266    
    SLICE_X36Y182        FDRE (Hold_fdre_C_D)         0.029    -0.237    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.167ns (16.112%)  route 0.869ns (83.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.014ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.697    -0.804    vga/CLK_OUT1
    SLICE_X41Y190        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y190        FDRE (Prop_fdre_C_Q)         0.132    -0.672 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.571    -0.101    vga/U12/flag
    SLICE_X37Y182        LUT4 (Prop_lut4_I2_O)        0.035    -0.066 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.298     0.232    vga/U12/B[3]_i_1_n_1
    SLICE_X36Y182        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.965    -1.014    vga/U12/CLK_OUT3
    SLICE_X36Y182        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.547    -0.468    
                         clock uncertainty            0.201    -0.266    
    SLICE_X36Y182        FDRE (Hold_fdre_C_D)         0.067    -0.199    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.167ns (15.886%)  route 0.884ns (84.114%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.014ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.697    -0.804    vga/CLK_OUT1
    SLICE_X41Y190        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y190        FDRE (Prop_fdre_C_Q)         0.132    -0.672 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.592    -0.081    vga/U12/flag
    SLICE_X37Y182        LUT5 (Prop_lut5_I1_O)        0.035    -0.046 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.292     0.247    vga/U12/B[2]_i_1_n_1
    SLICE_X37Y182        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.965    -1.014    vga/U12/CLK_OUT3
    SLICE_X37Y182        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.547    -0.468    
                         clock uncertainty            0.201    -0.266    
    SLICE_X37Y182        FDRE (Hold_fdre_C_D)         0.076    -0.190    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.167ns (15.950%)  route 0.880ns (84.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.014ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.697    -0.804    vga/CLK_OUT1
    SLICE_X41Y190        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y190        FDRE (Prop_fdre_C_Q)         0.132    -0.672 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.590    -0.083    vga/U12/flag
    SLICE_X37Y182        LUT4 (Prop_lut4_I1_O)        0.035    -0.048 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.290     0.243    vga/U12/B[1]_i_1_n_1
    SLICE_X37Y182        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.965    -1.014    vga/U12/CLK_OUT3
    SLICE_X37Y182        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.468    
                         clock uncertainty            0.201    -0.266    
    SLICE_X37Y182        FDRE (Hold_fdre_C_D)         0.070    -0.196    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.170ns (16.774%)  route 0.843ns (83.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.014ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.697    -0.804    vga/CLK_OUT1
    SLICE_X41Y190        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y190        FDRE (Prop_fdre_C_Q)         0.132    -0.672 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.592    -0.081    vga/U12/flag
    SLICE_X37Y182        LUT5 (Prop_lut5_I0_O)        0.038    -0.043 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.252     0.209    vga/U12/G[3]_i_1_n_1
    SLICE_X36Y182        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.965    -1.014    vga/U12/CLK_OUT3
    SLICE_X36Y182        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.547    -0.468    
                         clock uncertainty            0.201    -0.266    
    SLICE_X36Y182        FDRE (Hold_fdre_C_D)         0.027    -0.239    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.167ns (16.249%)  route 0.861ns (83.751%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.014ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.697    -0.804    vga/CLK_OUT1
    SLICE_X41Y190        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y190        FDRE (Prop_fdre_C_Q)         0.132    -0.672 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.571    -0.101    vga/U12/flag
    SLICE_X37Y182        LUT4 (Prop_lut4_I0_O)        0.035    -0.066 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.289     0.223    vga/U12/G[1]_i_1_n_1
    SLICE_X36Y182        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.965    -1.014    vga/U12/CLK_OUT3
    SLICE_X36Y182        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.547    -0.468    
                         clock uncertainty            0.201    -0.266    
    SLICE_X36Y182        FDRE (Hold_fdre_C_D)         0.020    -0.246    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.167ns (16.213%)  route 0.863ns (83.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.014ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.697    -0.804    vga/CLK_OUT1
    SLICE_X41Y190        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y190        FDRE (Prop_fdre_C_Q)         0.132    -0.672 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.571    -0.101    vga/U12/flag
    SLICE_X37Y182        LUT4 (Prop_lut4_I0_O)        0.035    -0.066 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.292     0.226    vga/U12/G[1]_i_1_n_1
    SLICE_X36Y182        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.965    -1.014    vga/U12/CLK_OUT3
    SLICE_X36Y182        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.468    
                         clock uncertainty            0.201    -0.266    
    SLICE_X36Y182        FDRE (Hold_fdre_C_D)         0.020    -0.246    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.746ns (56.242%)  route 0.580ns (43.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.014ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.691    -0.811    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y76         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.746    -0.065 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.580     0.515    vga/U12/DO[0]
    SLICE_X36Y182        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.965    -1.014    vga/U12/CLK_OUT3
    SLICE_X36Y182        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.468    
                         clock uncertainty            0.201    -0.266    
    SLICE_X36Y182        FDRE (Hold_fdre_C_D)         0.076    -0.190    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.746ns (53.390%)  route 0.651ns (46.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.014ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.691    -0.811    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y76         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y76         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.746    -0.065 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.651     0.586    vga/U12/DO[0]
    SLICE_X36Y182        FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.965    -1.014    vga/U12/CLK_OUT3
    SLICE_X36Y182        FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.547    -0.468    
                         clock uncertainty            0.201    -0.266    
    SLICE_X36Y182        FDRE (Hold_fdre_C_D)         0.070    -0.196    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  0.783    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       15.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.980ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.282ns  (logic 0.423ns (12.887%)  route 2.859ns (87.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 118.887 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.352ns = ( 98.648 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.744    98.648    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.338    98.986 f  rst_all_reg/Q
                         net (fo=1448, routed)        2.000   100.987    DISPLAY/P2S_SEG/rst_all
    SLICE_X47Y101        LUT5 (Prop_lut5_I4_O)        0.085   101.072 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.859   101.931    DISPLAY/P2S_SEG/buff
    SLICE_X42Y97         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908   118.887    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y97         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.223   118.664    
                         clock uncertainty           -0.215   118.449    
    SLICE_X42Y97         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.539   117.910    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.910    
                         arrival time                        -101.931    
  -------------------------------------------------------------------
                         slack                                 15.980    

Slack (MET) :             15.980ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.282ns  (logic 0.423ns (12.887%)  route 2.859ns (87.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 118.887 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.352ns = ( 98.648 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.744    98.648    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.338    98.986 f  rst_all_reg/Q
                         net (fo=1448, routed)        2.000   100.987    DISPLAY/P2S_SEG/rst_all
    SLICE_X47Y101        LUT5 (Prop_lut5_I4_O)        0.085   101.072 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.859   101.931    DISPLAY/P2S_SEG/buff
    SLICE_X42Y97         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908   118.887    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y97         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.223   118.664    
                         clock uncertainty           -0.215   118.449    
    SLICE_X42Y97         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.539   117.910    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.910    
                         arrival time                        -101.931    
  -------------------------------------------------------------------
                         slack                                 15.980    

Slack (MET) :             15.980ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.282ns  (logic 0.423ns (12.887%)  route 2.859ns (87.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 118.887 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.352ns = ( 98.648 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.744    98.648    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.338    98.986 f  rst_all_reg/Q
                         net (fo=1448, routed)        2.000   100.987    DISPLAY/P2S_SEG/rst_all
    SLICE_X47Y101        LUT5 (Prop_lut5_I4_O)        0.085   101.072 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.859   101.931    DISPLAY/P2S_SEG/buff
    SLICE_X42Y97         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908   118.887    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y97         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.223   118.664    
                         clock uncertainty           -0.215   118.449    
    SLICE_X42Y97         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.539   117.910    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.910    
                         arrival time                        -101.931    
  -------------------------------------------------------------------
                         slack                                 15.980    

Slack (MET) :             15.980ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.282ns  (logic 0.423ns (12.887%)  route 2.859ns (87.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 118.887 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.352ns = ( 98.648 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.744    98.648    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.338    98.986 f  rst_all_reg/Q
                         net (fo=1448, routed)        2.000   100.987    DISPLAY/P2S_SEG/rst_all
    SLICE_X47Y101        LUT5 (Prop_lut5_I4_O)        0.085   101.072 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.859   101.931    DISPLAY/P2S_SEG/buff
    SLICE_X42Y97         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908   118.887    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y97         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.223   118.664    
                         clock uncertainty           -0.215   118.449    
    SLICE_X42Y97         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.539   117.910    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.910    
                         arrival time                        -101.931    
  -------------------------------------------------------------------
                         slack                                 15.980    

Slack (MET) :             16.066ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.374ns  (logic 0.423ns (12.539%)  route 2.951ns (87.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 118.887 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.352ns = ( 98.648 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.744    98.648    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.338    98.986 f  rst_all_reg/Q
                         net (fo=1448, routed)        2.000   100.987    DISPLAY/P2S_SEG/rst_all
    SLICE_X47Y101        LUT5 (Prop_lut5_I4_O)        0.085   101.072 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.950   102.022    DISPLAY/P2S_SEG/buff
    SLICE_X43Y98         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908   118.887    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X43Y98         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[37]/C
                         clock pessimism             -0.223   118.664    
                         clock uncertainty           -0.215   118.449    
    SLICE_X43Y98         FDRE (Setup_fdre_C_CE)      -0.361   118.088    DISPLAY/P2S_SEG/buff_reg[37]
  -------------------------------------------------------------------
                         required time                        118.088    
                         arrival time                        -102.022    
  -------------------------------------------------------------------
                         slack                                 16.066    

Slack (MET) :             16.066ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.374ns  (logic 0.423ns (12.539%)  route 2.951ns (87.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 118.887 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.352ns = ( 98.648 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.744    98.648    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.338    98.986 f  rst_all_reg/Q
                         net (fo=1448, routed)        2.000   100.987    DISPLAY/P2S_SEG/rst_all
    SLICE_X47Y101        LUT5 (Prop_lut5_I4_O)        0.085   101.072 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.950   102.022    DISPLAY/P2S_SEG/buff
    SLICE_X43Y98         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908   118.887    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X43Y98         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/C
                         clock pessimism             -0.223   118.664    
                         clock uncertainty           -0.215   118.449    
    SLICE_X43Y98         FDRE (Setup_fdre_C_CE)      -0.361   118.088    DISPLAY/P2S_SEG/buff_reg[45]
  -------------------------------------------------------------------
                         required time                        118.088    
                         arrival time                        -102.022    
  -------------------------------------------------------------------
                         slack                                 16.066    

Slack (MET) :             16.179ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.261ns  (logic 0.423ns (12.971%)  route 2.838ns (87.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 118.887 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.352ns = ( 98.648 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.744    98.648    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.338    98.986 f  rst_all_reg/Q
                         net (fo=1448, routed)        2.000   100.987    DISPLAY/P2S_SEG/rst_all
    SLICE_X47Y101        LUT5 (Prop_lut5_I4_O)        0.085   101.072 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.838   101.909    DISPLAY/P2S_SEG/buff
    SLICE_X44Y97         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908   118.887    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X44Y97         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/C
                         clock pessimism             -0.223   118.664    
                         clock uncertainty           -0.215   118.449    
    SLICE_X44Y97         FDRE (Setup_fdre_C_CE)      -0.361   118.088    DISPLAY/P2S_SEG/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        118.088    
                         arrival time                        -101.909    
  -------------------------------------------------------------------
                         slack                                 16.179    

Slack (MET) :             16.179ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.261ns  (logic 0.423ns (12.971%)  route 2.838ns (87.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 118.887 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.352ns = ( 98.648 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.744    98.648    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.338    98.986 f  rst_all_reg/Q
                         net (fo=1448, routed)        2.000   100.987    DISPLAY/P2S_SEG/rst_all
    SLICE_X47Y101        LUT5 (Prop_lut5_I4_O)        0.085   101.072 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.838   101.909    DISPLAY/P2S_SEG/buff
    SLICE_X44Y97         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908   118.887    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X44Y97         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/C
                         clock pessimism             -0.223   118.664    
                         clock uncertainty           -0.215   118.449    
    SLICE_X44Y97         FDRE (Setup_fdre_C_CE)      -0.361   118.088    DISPLAY/P2S_SEG/buff_reg[21]
  -------------------------------------------------------------------
                         required time                        118.088    
                         arrival time                        -101.909    
  -------------------------------------------------------------------
                         slack                                 16.179    

Slack (MET) :             16.179ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.261ns  (logic 0.423ns (12.971%)  route 2.838ns (87.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 118.887 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.352ns = ( 98.648 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.744    98.648    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.338    98.986 f  rst_all_reg/Q
                         net (fo=1448, routed)        2.000   100.987    DISPLAY/P2S_SEG/rst_all
    SLICE_X47Y101        LUT5 (Prop_lut5_I4_O)        0.085   101.072 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.838   101.909    DISPLAY/P2S_SEG/buff
    SLICE_X44Y97         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908   118.887    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X44Y97         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[29]/C
                         clock pessimism             -0.223   118.664    
                         clock uncertainty           -0.215   118.449    
    SLICE_X44Y97         FDRE (Setup_fdre_C_CE)      -0.361   118.088    DISPLAY/P2S_SEG/buff_reg[29]
  -------------------------------------------------------------------
                         required time                        118.088    
                         arrival time                        -101.909    
  -------------------------------------------------------------------
                         slack                                 16.179    

Slack (MET) :             16.179ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[64]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.261ns  (logic 0.423ns (12.971%)  route 2.838ns (87.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 118.887 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.352ns = ( 98.648 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.744    98.648    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.338    98.986 f  rst_all_reg/Q
                         net (fo=1448, routed)        2.000   100.987    DISPLAY/P2S_SEG/rst_all
    SLICE_X47Y101        LUT5 (Prop_lut5_I4_O)        0.085   101.072 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.838   101.909    DISPLAY/P2S_SEG/buff
    SLICE_X44Y97         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908   118.887    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X44Y97         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/C
                         clock pessimism             -0.223   118.664    
                         clock uncertainty           -0.215   118.449    
    SLICE_X44Y97         FDRE (Setup_fdre_C_CE)      -0.361   118.088    DISPLAY/P2S_SEG/buff_reg[64]
  -------------------------------------------------------------------
                         required time                        118.088    
                         arrival time                        -101.909    
  -------------------------------------------------------------------
                         slack                                 16.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.132ns (16.635%)  route 0.661ns (83.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.132    -0.635 r  rst_all_reg/Q
                         net (fo=1448, routed)        0.661     0.026    DISPLAY/rst_all
    SLICE_X46Y105        FDRE                                         r  DISPLAY/clk_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.054    -0.925    DISPLAY/CLK_OUT3
    SLICE_X46Y105        FDRE                                         r  DISPLAY/clk_count_reg[20]/C
                         clock pessimism              0.547    -0.378    
                         clock uncertainty            0.215    -0.163    
    SLICE_X46Y105        FDRE (Hold_fdre_C_R)         0.005    -0.158    DISPLAY/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.132ns (16.635%)  route 0.661ns (83.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.132    -0.635 r  rst_all_reg/Q
                         net (fo=1448, routed)        0.661     0.026    DISPLAY/rst_all
    SLICE_X46Y105        FDRE                                         r  DISPLAY/clk_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.054    -0.925    DISPLAY/CLK_OUT3
    SLICE_X46Y105        FDRE                                         r  DISPLAY/clk_count_reg[21]/C
                         clock pessimism              0.547    -0.378    
                         clock uncertainty            0.215    -0.163    
    SLICE_X46Y105        FDRE (Hold_fdre_C_R)         0.005    -0.158    DISPLAY/clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.132ns (14.738%)  route 0.764ns (85.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.132    -0.635 r  rst_all_reg/Q
                         net (fo=1448, routed)        0.764     0.128    DISPLAY/P2S_LED/rst_all
    SLICE_X44Y105        FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.058    -0.922    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X44Y105        FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[0]/C
                         clock pessimism              0.547    -0.375    
                         clock uncertainty            0.215    -0.160    
    SLICE_X44Y105        FDRE (Hold_fdre_C_R)        -0.020    -0.180    DISPLAY/P2S_LED/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.132ns (14.112%)  route 0.803ns (85.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.132    -0.635 r  rst_all_reg/Q
                         net (fo=1448, routed)        0.803     0.168    DISPLAY/P2S_LED/rst_all
    SLICE_X43Y106        FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.058    -0.922    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X43Y106        FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[1]/C
                         clock pessimism              0.547    -0.375    
                         clock uncertainty            0.215    -0.160    
    SLICE_X43Y106        FDRE (Hold_fdre_C_R)        -0.020    -0.180    DISPLAY/P2S_LED/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.132ns (14.112%)  route 0.803ns (85.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.132    -0.635 r  rst_all_reg/Q
                         net (fo=1448, routed)        0.803     0.168    DISPLAY/P2S_LED/rst_all
    SLICE_X43Y106        FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.058    -0.922    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X43Y106        FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[2]/C
                         clock pessimism              0.547    -0.375    
                         clock uncertainty            0.215    -0.160    
    SLICE_X43Y106        FDRE (Hold_fdre_C_R)        -0.020    -0.180    DISPLAY/P2S_LED/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.132ns (14.112%)  route 0.803ns (85.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.132    -0.635 r  rst_all_reg/Q
                         net (fo=1448, routed)        0.803     0.168    DISPLAY/P2S_LED/rst_all
    SLICE_X43Y106        FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.058    -0.922    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X43Y106        FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[3]/C
                         clock pessimism              0.547    -0.375    
                         clock uncertainty            0.215    -0.160    
    SLICE_X43Y106        FDRE (Hold_fdre_C_R)        -0.020    -0.180    DISPLAY/P2S_LED/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.167ns (15.197%)  route 0.932ns (84.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.132    -0.635 f  rst_all_reg/Q
                         net (fo=1448, routed)        0.932     0.297    DISPLAY/P2S_LED/rst_all
    SLICE_X42Y105        LUT4 (Prop_lut4_I2_O)        0.035     0.332 r  DISPLAY/P2S_LED/s_clk_i_1__0/O
                         net (fo=1, routed)           0.000     0.332    DISPLAY/P2S_LED/s_clk_i_1__0_n_1
    SLICE_X42Y105        FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.058    -0.922    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X42Y105        FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/C
                         clock pessimism              0.547    -0.375    
                         clock uncertainty            0.215    -0.160    
    SLICE_X42Y105        FDRE (Hold_fdre_C_D)         0.131    -0.029    DISPLAY/P2S_LED/s_clk_reg
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.132ns (13.794%)  route 0.825ns (86.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.132    -0.635 r  rst_all_reg/Q
                         net (fo=1448, routed)        0.825     0.190    DISPLAY/P2S_LED/rst_all
    SLICE_X43Y105        FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.058    -0.922    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X43Y105        FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.547    -0.375    
                         clock uncertainty            0.215    -0.160    
    SLICE_X43Y105        FDSE (Hold_fdse_C_S)        -0.020    -0.180    DISPLAY/P2S_LED/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.132ns (13.794%)  route 0.825ns (86.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.132    -0.635 r  rst_all_reg/Q
                         net (fo=1448, routed)        0.825     0.190    DISPLAY/P2S_LED/rst_all
    SLICE_X43Y105        FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.058    -0.922    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X43Y105        FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.547    -0.375    
                         clock uncertainty            0.215    -0.160    
    SLICE_X43Y105        FDRE (Hold_fdre_C_R)        -0.020    -0.180    DISPLAY/P2S_LED/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.132ns (13.794%)  route 0.825ns (86.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.132    -0.635 r  rst_all_reg/Q
                         net (fo=1448, routed)        0.825     0.190    DISPLAY/P2S_LED/rst_all
    SLICE_X43Y105        FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.058    -0.922    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X43Y105        FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.547    -0.375    
                         clock uncertainty            0.215    -0.160    
    SLICE_X43Y105        FDRE (Hold_fdre_C_R)        -0.020    -0.180    DISPLAY/P2S_LED/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.370    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       39.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.765ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[24][20]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.033ns  (logic 0.338ns (2.809%)  route 11.695ns (97.191%))
  Logic Levels:           0  
  Clock Path Skew:        2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.940ns = ( 50.940 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.744    -1.352    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.338    -1.014 f  rst_all_reg/Q
                         net (fo=1448, routed)       11.695    10.681    core/register/rst_all
    SLICE_X69Y163        FDCE                                         f  core/register/register_reg[24][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.528    49.441    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.529 f  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.411    50.940    core/register/debug_clk
    SLICE_X69Y163        FDCE                                         r  core/register/register_reg[24][20]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.865    
                         clock uncertainty           -0.095    50.770    
    SLICE_X69Y163        FDCE (Recov_fdce_C_CLR)     -0.324    50.446    core/register/register_reg[24][20]
  -------------------------------------------------------------------
                         required time                         50.446    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                 39.765    

Slack (MET) :             39.890ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[24][11]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.909ns  (logic 0.338ns (2.838%)  route 11.571ns (97.162%))
  Logic Levels:           0  
  Clock Path Skew:        2.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 50.941 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.744    -1.352    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.338    -1.014 f  rst_all_reg/Q
                         net (fo=1448, routed)       11.571    10.557    core/register/rst_all
    SLICE_X61Y163        FDCE                                         f  core/register/register_reg[24][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.528    49.441    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.529 f  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.412    50.941    core/register/debug_clk
    SLICE_X61Y163        FDCE                                         r  core/register/register_reg[24][11]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.866    
                         clock uncertainty           -0.095    50.771    
    SLICE_X61Y163        FDCE (Recov_fdce_C_CLR)     -0.324    50.447    core/register/register_reg[24][11]
  -------------------------------------------------------------------
                         required time                         50.447    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                 39.890    

Slack (MET) :             39.890ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[24][18]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.909ns  (logic 0.338ns (2.838%)  route 11.571ns (97.162%))
  Logic Levels:           0  
  Clock Path Skew:        2.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 50.941 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.744    -1.352    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.338    -1.014 f  rst_all_reg/Q
                         net (fo=1448, routed)       11.571    10.557    core/register/rst_all
    SLICE_X61Y163        FDCE                                         f  core/register/register_reg[24][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.528    49.441    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.529 f  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.412    50.941    core/register/debug_clk
    SLICE_X61Y163        FDCE                                         r  core/register/register_reg[24][18]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.866    
                         clock uncertainty           -0.095    50.771    
    SLICE_X61Y163        FDCE (Recov_fdce_C_CLR)     -0.324    50.447    core/register/register_reg[24][18]
  -------------------------------------------------------------------
                         required time                         50.447    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                 39.890    

Slack (MET) :             39.890ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[24][1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.909ns  (logic 0.338ns (2.838%)  route 11.571ns (97.162%))
  Logic Levels:           0  
  Clock Path Skew:        2.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 50.941 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.744    -1.352    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.338    -1.014 f  rst_all_reg/Q
                         net (fo=1448, routed)       11.571    10.557    core/register/rst_all
    SLICE_X61Y163        FDCE                                         f  core/register/register_reg[24][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.528    49.441    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.529 f  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.412    50.941    core/register/debug_clk
    SLICE_X61Y163        FDCE                                         r  core/register/register_reg[24][1]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.866    
                         clock uncertainty           -0.095    50.771    
    SLICE_X61Y163        FDCE (Recov_fdce_C_CLR)     -0.324    50.447    core/register/register_reg[24][1]
  -------------------------------------------------------------------
                         required time                         50.447    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                 39.890    

Slack (MET) :             39.890ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[24][3]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.909ns  (logic 0.338ns (2.838%)  route 11.571ns (97.162%))
  Logic Levels:           0  
  Clock Path Skew:        2.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 50.941 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.744    -1.352    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.338    -1.014 f  rst_all_reg/Q
                         net (fo=1448, routed)       11.571    10.557    core/register/rst_all
    SLICE_X61Y163        FDCE                                         f  core/register/register_reg[24][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.528    49.441    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.529 f  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.412    50.941    core/register/debug_clk
    SLICE_X61Y163        FDCE                                         r  core/register/register_reg[24][3]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.866    
                         clock uncertainty           -0.095    50.771    
    SLICE_X61Y163        FDCE (Recov_fdce_C_CLR)     -0.324    50.447    core/register/register_reg[24][3]
  -------------------------------------------------------------------
                         required time                         50.447    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                 39.890    

Slack (MET) :             39.914ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][4]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.877ns  (logic 0.338ns (2.846%)  route 11.539ns (97.154%))
  Logic Levels:           0  
  Clock Path Skew:        2.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.933ns = ( 50.933 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.744    -1.352    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.338    -1.014 f  rst_all_reg/Q
                         net (fo=1448, routed)       11.539    10.526    core/register/rst_all
    SLICE_X68Y169        FDCE                                         f  core/register/register_reg[31][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.528    49.441    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.529 f  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.404    50.933    core/register/debug_clk
    SLICE_X68Y169        FDCE                                         r  core/register/register_reg[31][4]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.858    
                         clock uncertainty           -0.095    50.763    
    SLICE_X68Y169        FDCE (Recov_fdce_C_CLR)     -0.324    50.439    core/register/register_reg[31][4]
  -------------------------------------------------------------------
                         required time                         50.439    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                 39.914    

Slack (MET) :             39.914ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[6][11]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.879ns  (logic 0.338ns (2.845%)  route 11.541ns (97.155%))
  Logic Levels:           0  
  Clock Path Skew:        2.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.935ns = ( 50.935 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.744    -1.352    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.338    -1.014 f  rst_all_reg/Q
                         net (fo=1448, routed)       11.541    10.527    core/register/rst_all
    SLICE_X57Y169        FDCE                                         f  core/register/register_reg[6][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.528    49.441    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.529 f  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.406    50.935    core/register/debug_clk
    SLICE_X57Y169        FDCE                                         r  core/register/register_reg[6][11]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.860    
                         clock uncertainty           -0.095    50.765    
    SLICE_X57Y169        FDCE (Recov_fdce_C_CLR)     -0.324    50.441    core/register/register_reg[6][11]
  -------------------------------------------------------------------
                         required time                         50.441    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                 39.914    

Slack (MET) :             39.914ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[6][28]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.879ns  (logic 0.338ns (2.845%)  route 11.541ns (97.155%))
  Logic Levels:           0  
  Clock Path Skew:        2.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.935ns = ( 50.935 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.744    -1.352    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.338    -1.014 f  rst_all_reg/Q
                         net (fo=1448, routed)       11.541    10.527    core/register/rst_all
    SLICE_X57Y169        FDCE                                         f  core/register/register_reg[6][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.528    49.441    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.529 f  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.406    50.935    core/register/debug_clk
    SLICE_X57Y169        FDCE                                         r  core/register/register_reg[6][28]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.860    
                         clock uncertainty           -0.095    50.765    
    SLICE_X57Y169        FDCE (Recov_fdce_C_CLR)     -0.324    50.441    core/register/register_reg[6][28]
  -------------------------------------------------------------------
                         required time                         50.441    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                 39.914    

Slack (MET) :             39.914ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[6][6]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.879ns  (logic 0.338ns (2.845%)  route 11.541ns (97.155%))
  Logic Levels:           0  
  Clock Path Skew:        2.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.935ns = ( 50.935 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.744    -1.352    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.338    -1.014 f  rst_all_reg/Q
                         net (fo=1448, routed)       11.541    10.527    core/register/rst_all
    SLICE_X57Y169        FDCE                                         f  core/register/register_reg[6][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.528    49.441    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.529 f  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.406    50.935    core/register/debug_clk
    SLICE_X57Y169        FDCE                                         r  core/register/register_reg[6][6]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.860    
                         clock uncertainty           -0.095    50.765    
    SLICE_X57Y169        FDCE (Recov_fdce_C_CLR)     -0.324    50.441    core/register/register_reg[6][6]
  -------------------------------------------------------------------
                         required time                         50.441    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                 39.914    

Slack (MET) :             39.917ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[3][27]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.874ns  (logic 0.338ns (2.846%)  route 11.536ns (97.154%))
  Logic Levels:           0  
  Clock Path Skew:        2.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.933ns = ( 50.933 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.744    -1.352    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.338    -1.014 f  rst_all_reg/Q
                         net (fo=1448, routed)       11.536    10.523    core/register/rst_all
    SLICE_X69Y169        FDCE                                         f  core/register/register_reg[3][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.528    49.441    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.529 f  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.404    50.933    core/register/debug_clk
    SLICE_X69Y169        FDCE                                         r  core/register/register_reg[3][27]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.858    
                         clock uncertainty           -0.095    50.763    
    SLICE_X69Y169        FDCE (Recov_fdce_C_CLR)     -0.324    50.439    core/register/register_reg[3][27]
  -------------------------------------------------------------------
                         required time                         50.439    
                         arrival time                         -10.523    
  -------------------------------------------------------------------
                         slack                                 39.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.132ns (7.120%)  route 1.722ns (92.880%))
  Logic Levels:           0  
  Clock Path Skew:        1.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.672ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.132    -0.635 f  rst_all_reg/Q
                         net (fo=1448, routed)        1.722     1.087    core/reg_ID_EX/rst_all
    SLICE_X50Y145        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.211    -0.768    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.044    -0.724 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.336    -0.387    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.016     0.672    core/reg_ID_EX/debug_clk
    SLICE_X50Y145        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[1]/C
                         clock pessimism              0.477     1.149    
    SLICE_X50Y145        FDCE (Remov_fdce_C_CLR)     -0.065     1.084    core/reg_ID_EX/PCurrent_EX_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[11]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.132ns (7.051%)  route 1.740ns (92.949%))
  Logic Levels:           0  
  Clock Path Skew:        1.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.132    -0.635 f  rst_all_reg/Q
                         net (fo=1448, routed)        1.740     1.105    core/reg_ID_EX/rst_all
    SLICE_X51Y147        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.211    -0.768    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.044    -0.724 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.336    -0.387    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.017     0.673    core/reg_ID_EX/debug_clk
    SLICE_X51Y147        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[11]/C
                         clock pessimism              0.477     1.150    
    SLICE_X51Y147        FDCE (Remov_fdce_C_CLR)     -0.085     1.065    core/reg_ID_EX/PCurrent_EX_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[13]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.132ns (7.051%)  route 1.740ns (92.949%))
  Logic Levels:           0  
  Clock Path Skew:        1.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.132    -0.635 f  rst_all_reg/Q
                         net (fo=1448, routed)        1.740     1.105    core/reg_ID_EX/rst_all
    SLICE_X51Y147        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.211    -0.768    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.044    -0.724 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.336    -0.387    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.017     0.673    core/reg_ID_EX/debug_clk
    SLICE_X51Y147        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[13]/C
                         clock pessimism              0.477     1.150    
    SLICE_X51Y147        FDCE (Remov_fdce_C_CLR)     -0.085     1.065    core/reg_ID_EX/PCurrent_EX_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[5]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.132ns (7.051%)  route 1.740ns (92.949%))
  Logic Levels:           0  
  Clock Path Skew:        1.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.132    -0.635 f  rst_all_reg/Q
                         net (fo=1448, routed)        1.740     1.105    core/reg_ID_EX/rst_all
    SLICE_X51Y147        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.211    -0.768    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.044    -0.724 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.336    -0.387    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.017     0.673    core/reg_ID_EX/debug_clk
    SLICE_X51Y147        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[5]/C
                         clock pessimism              0.477     1.150    
    SLICE_X51Y147        FDCE (Remov_fdce_C_CLR)     -0.085     1.065    core/reg_ID_EX/PCurrent_EX_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.132ns (6.582%)  route 1.873ns (93.418%))
  Logic Levels:           0  
  Clock Path Skew:        1.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.132    -0.635 f  rst_all_reg/Q
                         net (fo=1448, routed)        1.873     1.238    core/reg_ID_EX/rst_all
    SLICE_X52Y147        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.211    -0.768    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.044    -0.724 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.336    -0.387    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.017     0.673    core/reg_ID_EX/debug_clk
    SLICE_X52Y147        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[3]/C
                         clock pessimism              0.477     1.150    
    SLICE_X52Y147        FDCE (Remov_fdce_C_CLR)     -0.065     1.085    core/reg_ID_EX/PCurrent_EX_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[27]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.132ns (6.623%)  route 1.861ns (93.377%))
  Logic Levels:           0  
  Clock Path Skew:        1.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.672ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.132    -0.635 f  rst_all_reg/Q
                         net (fo=1448, routed)        1.861     1.226    core/reg_ID_EX/rst_all
    SLICE_X55Y149        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.211    -0.768    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.044    -0.724 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.336    -0.387    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.016     0.672    core/reg_ID_EX/debug_clk
    SLICE_X55Y149        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[27]/C
                         clock pessimism              0.477     1.149    
    SLICE_X55Y149        FDCE (Remov_fdce_C_CLR)     -0.085     1.064    core/reg_ID_EX/PCurrent_EX_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[9]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.132ns (6.609%)  route 1.865ns (93.391%))
  Logic Levels:           0  
  Clock Path Skew:        1.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.132    -0.635 f  rst_all_reg/Q
                         net (fo=1448, routed)        1.865     1.230    core/reg_ID_EX/rst_all
    SLICE_X55Y143        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.211    -0.768    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.044    -0.724 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.336    -0.387    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.016     0.671    core/reg_ID_EX/debug_clk
    SLICE_X55Y143        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[9]/C
                         clock pessimism              0.477     1.148    
    SLICE_X55Y143        FDCE (Remov_fdce_C_CLR)     -0.085     1.063    core/reg_ID_EX/PCurrent_EX_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[16]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.132ns (6.399%)  route 1.931ns (93.601%))
  Logic Levels:           0  
  Clock Path Skew:        1.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.132    -0.635 f  rst_all_reg/Q
                         net (fo=1448, routed)        1.931     1.296    core/reg_ID_EX/rst_all
    SLICE_X52Y148        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.211    -0.768    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.044    -0.724 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.336    -0.387    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.017     0.673    core/reg_ID_EX/debug_clk
    SLICE_X52Y148        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[16]/C
                         clock pessimism              0.477     1.150    
    SLICE_X52Y148        FDCE (Remov_fdce_C_CLR)     -0.065     1.085    core/reg_ID_EX/PCurrent_EX_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[6]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.132ns (6.399%)  route 1.931ns (93.601%))
  Logic Levels:           0  
  Clock Path Skew:        1.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.132    -0.635 f  rst_all_reg/Q
                         net (fo=1448, routed)        1.931     1.296    core/reg_ID_EX/rst_all
    SLICE_X52Y148        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.211    -0.768    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.044    -0.724 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.336    -0.387    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.017     0.673    core/reg_ID_EX/debug_clk
    SLICE_X52Y148        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[6]/C
                         clock pessimism              0.477     1.150    
    SLICE_X52Y148        FDCE (Remov_fdce_C_CLR)     -0.065     1.085    core/reg_ID_EX/PCurrent_EX_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[12]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.132ns (6.350%)  route 1.947ns (93.650%))
  Logic Levels:           0  
  Clock Path Skew:        1.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X61Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.132    -0.635 f  rst_all_reg/Q
                         net (fo=1448, routed)        1.947     1.312    core/reg_ID_EX/rst_all
    SLICE_X53Y146        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.211    -0.768    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.044    -0.724 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.336    -0.387    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2718, routed)        1.017     0.673    core/reg_ID_EX/debug_clk
    SLICE_X53Y146        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[12]/C
                         clock pessimism              0.477     1.150    
    SLICE_X53Y146        FDCE (Remov_fdce_C_CLR)     -0.085     1.065    core/reg_ID_EX/PCurrent_EX_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.246    





