202401241207
Meta Tags: #idea 
Tags:

# 1_24_2024

## Guidelines

1. Sensitivity list has edge or not
2. Statement type: Blocking/non-blocking
3. One statement or multiple statements in the always block
4. Order of the statements
5. Dependencies between statements

>[!example] Simple Combinational Logic
>```
>wire D;
>assign D = A || B;
>```

>[!example] Complex Combinational Logic
>```
>reg D;
>always @(*)
>begin
>	D = A || B;
>end
>```

>[!example] Sequential Logic
>```
>reg Q;
>always @(posedge clk)
>begin
>	Q <= D;
>end
>```

>[!example] Combined Combinational and Sequential Logic
>```
>reg Q;
>always @(posedge clk)
>begin
>	Q <= A || B;
>end
>```

>[!example] Testbenches
>```
>reg D;
>initial begin
>	#10 D = A || B;
>end
>```

## More Sequential Circuits

>[!example] Modeling Registers and Counters using Verilog `always`
>```
>module pipen1 (q3, d, clk);
>	output [7:0] q3;
>	input [7:0] d;
>	input clk;
>	reg [7:0] q3, q2, q1;
>
>	always @(posedge clk) begin
>		q1 <= d;
>		q2 <= q1;
>		q3 <= q2;
>	end
>endmodule
>```

There is a slight pause before each group of nonblocking statements because there are temp variables holding the evaluation before the group assignment.

>[!example] Register with Synchronous Clear and Load
>```
>always @(posedge clk)
>begin
>	if (clr) 
>		Q <= 4'b0000;
>	else if (ld)
>		Q <= D;
>end
>```

>[!example] Left Shift Register w/ Synchronous Clear and Load
>Q = "1101" & Rin = "0"
>-> "1010"
>```
>always @(posedge clk)
>begin
>	if (clr)
>		Q <= 4'b0000
>	else if (ld)
>		Q <= D;
>	else if (ls) 
>		Q <= {Q[2:0], Rin};
>end
>```

>[!example] Simple Synchronous Counter
>```
>reg [3:0] Q;
>
>always @ (posedge clk)
>begin
>	if (~clrN)
>		Q <= 4'b0000;
>	else if (en)
>		Q <= Q + 1;
>end
>```

## Synthesis

### Examples

>[!example] Simple Gates
>AND
>```
>module and_1(A, B, C);
>	input A, B;
>	output C;
>	
>	assign C = A && B;
>endmodule
>```
>OR
>```
>module or_1(A, B, C);
>	input A, B;
>	output C;
>	
>	assign C = A || B;
>endmodule
>```
>NOT
>```
>module not_1(A, B);
>	input A;
>	output B;
>	
>	assign B = ~A;
>endmodule
>```

>[!example] Mux (Assign using ?, using case, using if)
>```
>module mux_21(Sel, A, B, C);
>	input Sel, A, B;
>	output C;
>	
>	assign C = (Sel) ? B : A;
>endmodule
>```
>or
>```
>module mux_21(Sel, A, B, C);
>	input Sel, A, B;
>	output C;
>	
>	always @(posedge clk)
>	begin
>		case(Sel)
>			0: C = A;
>			1: C = B;
>		endcase
>	end
>	
>endmodule
>```











---
# *References*