Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=F:\Program\Quartus\Demodulator --output-directory=F:\Program\Quartus\Demodulator\debug\synthesis --file-set=QUARTUS_SYNTH --report-file=html:F:\Program\Quartus\Demodulator\debug\debug.html --report-file=sopcinfo:F:\Program\Quartus\Demodulator\debug.sopcinfo --report-file=cmp:F:\Program\Quartus\Demodulator\debug\debug.cmp --report-file=qip:F:\Program\Quartus\Demodulator\debug\synthesis\debug.qip --report-file=svd:F:\Program\Quartus\Demodulator\debug\synthesis\debug.svd --report-file=regmap:F:\Program\Quartus\Demodulator\debug\synthesis\debug.regmap --report-file=xml:F:\Program\Quartus\Demodulator\debug\debug.xml --report-file=debuginfo:F:\Program\Quartus\Demodulator\debug\synthesis\debug.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=F:\Program\Quartus\Demodulator\debug.qsys --remove-qsys-generate-warning --language=VERILOG
Progress: Loading Demodulator/debug.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 14.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: debug: Generating debug "debug" for QUARTUS_SYNTH
Info: in_system_sources_probes_0: "debug" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info: debug: Done "debug" with 2 modules, 1 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
