// Seed: 791364517
module module_0 #(
    parameter id_1 = 32'd72,
    parameter id_2 = 32'd21
) (
    output logic _id_1,
    input logic _id_2,
    output id_3
);
  assign id_2 = 1;
  always @(*) begin
    if (1)
      if (id_3) id_1[id_1 : id_2] = 1;
      else id_2 <= ~id_3;
  end
  type_7(
      SystemTFIdentifier(id_1), id_1, 1'b0, 1'b0, id_1
  );
  assign id_3 = id_3;
  logic id_4;
endmodule
