// Generated by CIRCT unknown git version
module MainControlUnit(	// file.cleaned.mlir:2:3
  input  [5:0] Op,	// file.cleaned.mlir:2:33
  output       RegDst,	// file.cleaned.mlir:2:47
               ALUSrc,	// file.cleaned.mlir:2:64
               MemtoReg,	// file.cleaned.mlir:2:81
               RegWrite,	// file.cleaned.mlir:2:100
               MemRead,	// file.cleaned.mlir:2:119
               MemWrite,	// file.cleaned.mlir:2:137
               Branch,	// file.cleaned.mlir:2:156
               Jump,	// file.cleaned.mlir:2:173
  output [1:0] ALUOp	// file.cleaned.mlir:2:188
);

  wire beq;	// file.cleaned.mlir:25:11
  wire Rformat;	// file.cleaned.mlir:21:11
  wire _GEN = ~(Op[0]) & ~(Op[1]);	// file.cleaned.mlir:8:10, :9:10, :10:10, :11:10, :12:10
  assign Rformat = _GEN & ~(Op[2]) & ~(Op[3]) & ~(Op[4]) & ~(Op[5]);	// file.cleaned.mlir:12:10, :13:10, :14:10, :15:11, :16:11, :17:11, :18:11, :19:11, :20:11, :21:11
  wire _GEN_0 = Op[0] & Op[1];	// file.cleaned.mlir:8:10, :10:10, :22:11
  wire lw = _GEN_0 & ~(Op[2]) & ~(Op[3]) & ~(Op[4]) & Op[5];	// file.cleaned.mlir:13:10, :14:10, :15:11, :16:11, :17:11, :18:11, :19:11, :22:11, :23:11
  wire sw = _GEN_0 & Op[2] & Op[3] & ~(Op[4]) & Op[5];	// file.cleaned.mlir:13:10, :15:11, :17:11, :18:11, :19:11, :22:11, :24:11
  assign beq = _GEN & Op[2] & ~(Op[3]) & ~(Op[4]) & ~(Op[5]);	// file.cleaned.mlir:12:10, :13:10, :15:11, :16:11, :17:11, :18:11, :19:11, :20:11, :25:11
  assign RegDst = Rformat;	// file.cleaned.mlir:21:11, :29:5
  assign ALUSrc = lw | sw;	// file.cleaned.mlir:23:11, :24:11, :27:11, :29:5
  assign MemtoReg = lw;	// file.cleaned.mlir:23:11, :29:5
  assign RegWrite = Rformat | lw;	// file.cleaned.mlir:21:11, :23:11, :28:11, :29:5
  assign MemRead = lw;	// file.cleaned.mlir:23:11, :29:5
  assign MemWrite = sw;	// file.cleaned.mlir:24:11, :29:5
  assign Branch = beq;	// file.cleaned.mlir:25:11, :29:5
  assign Jump = ~(Op[0]) & Op[1] & ~(Op[2]) & ~(Op[3]) & ~(Op[4]) & ~(Op[5]);	// file.cleaned.mlir:8:10, :9:10, :10:10, :13:10, :14:10, :15:11, :16:11, :17:11, :18:11, :19:11, :20:11, :26:11, :29:5
  assign ALUOp = {beq, 1'h0} | {1'h0, Rformat};	// file.cleaned.mlir:4:14, :5:10, :6:10, :7:10, :21:11, :25:11, :29:5
endmodule

