****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-group comb
	-transition_time
	-capacitance
	-pba_mode path
	-sort_by slack
Design : full_chip_dot_product
Version: P-2019.03-SP5
Date   : Sun Apr 30 21:23:34 2023
****************************************


  Startpoint: test_se (input port clocked by CLK)
  Endpoint: test_so (output port clocked by CLK)
  Path Group: comb
  Path Type: max  (recalculated)

  Point                               Fanout    Cap      Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock CLK (rise edge)                               0.0000000000 0.0000000000 0.0000000000
  clock network delay (ideal)                                    1.6112799644 1.6112799644
  input external delay                                           0.0799999982 1.6912799627 r
  test_se (in)                                        0.2000000030 0.0000147820 & 1.6912947446 r
  test_se (net)                          1 2514.2470703125 
  I1025_W_test_se/PADIO (I1025_EW)                    0.3621763587 0.2400000095 * 1.9312947541 r
  I1025_W_test_se/DOUT (I1025_EW)                     0.2709273398 0.5200001001 * 2.4512948543 r
  hvoHier_test_se (net)                  2 74.5746612549 
  U637/A (INVX16_LVT)                                 0.2903417647 0.0699999332 * 2.5212947875 r
  U637/Y (INVX16_LVT)                                 0.1063378900 0.0000000000 * 2.5212947875 f
  n907 (net)                             1 19.6131248474 
  U699/S0 (MUX21X2_LVT)                               0.1065375060 0.0000000000 * 2.5212947875 f
  U699/Y (MUX21X2_LVT)                                0.0395382233 0.0699999332 * 2.5912947208 r
  net_net_64 (net)                       1 2.6521284580 
  placeBUFT_RR_64/A (NBUFFX16_RVT)                    0.0395382456 0.0000000000 * 2.5912947208 r
  placeBUFT_RR_64/Y (NBUFFX16_RVT)                    0.0558005311 0.0699999332 * 2.6612946540 r
  n742 (net)                             1 59.8305511475 
  placeBINV_R_37/A (INVX32_RVT)                       0.0789047033 0.0299999714 * 2.6912946254 r
  placeBINV_R_37/Y (INVX32_RVT)                       0.0537082218 0.0299999714 * 2.7212945968 f
  BUF_net_37 (net)                       1 51.5633354187 
  placeBINV_R_36/A (INVX32_RVT)                       0.0665021911 0.0199999809 * 2.7412945777 f
  placeBINV_R_36/Y (INVX32_RVT)                       0.0493632257 0.0299999714 * 2.7712945491 r
  BUF_net_36 (net)                       1 63.8442611694 
  placeBINV_R_35/A (INVX32_RVT)                       0.0786707625 0.0299999714 * 2.8012945205 r
  placeBINV_R_35/Y (INVX32_RVT)                       0.0546725206 0.0299999714 * 2.8312944919 f
  BUF_net_35 (net)                       1 55.6461372375 
  D4I1025_E_test_so/DIN (D4I1025_EW)                  0.0714897737 0.0299999714 * 2.8612944633 f
  D4I1025_E_test_so/PADIO (D4I1025_EW)                2.1317539215 1.8300001621 * 4.6912946254 f
  test_so (net)                          1 3769.1469726562 
  test_so (inout)                                     2.1317539215 0.0000000000 * 4.6912946254 f
  data arrival time                                                         4.6912946701

  clock CLK (rise edge)                               0.0000000000 2.0000000000 2.0000000000
  clock network delay (ideal)                                    1.6112799644 3.6112799644
  clock reconvergence pessimism                                  0.0000000000 3.6112799644
  output external delay                                          -0.1199999973 3.4912799671
  data required time                                                        3.4912800789
  -------------------------------------------------------------------------------------
  data required time                                                        3.4912800789
  data arrival time                                                         -4.6912946701
  -------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -1.2000147104


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-group inputs
	-transition_time
	-capacitance
	-pba_mode path
	-sort_by slack
Design : full_chip_dot_product
Version: P-2019.03-SP5
Date   : Sun Apr 30 21:23:34 2023
****************************************


  Startpoint: test_se (input port clocked by CLK)
  Endpoint: dot_product_inst_final_out_regx0x
               (rising edge-triggered flip-flop clocked by CLK)
  Path Group: inputs
  Path Type: max  (recalculated)

  Point                                              Fanout    Cap      Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                              0.0000000000 0.0000000000 0.0000000000
  clock network delay (ideal)                                                   1.6112799644 1.6112799644
  input external delay                                                          0.0799999982 1.6912799627 r
  test_se (in)                                                       0.2000000030 0.0000147820 & 1.6912947446 r
  test_se (net)                                         1 2514.2470703125 
  I1025_W_test_se/PADIO (I1025_EW)                                   0.3621763587 0.2400000095 * 1.9312947541 r
  I1025_W_test_se/DOUT (I1025_EW)                                    0.2709273398 0.5200001001 * 2.4512948543 r
  hvoHier_test_se (net)                                 2 74.5746612549 
  U598/A (NBUFFX8_RVT)                                               0.2903417945 0.0699999332 * 2.5212947875 r
  U598/Y (NBUFFX8_RVT)                                               0.0692913011 0.0899999142 * 2.6112947017 r
  n892 (net)                                           10 18.7611389160 
  U128/A (NBUFFX2_HVT)                                               0.0694403350 0.0000000000 * 2.6112947017 r
  U128/Y (NBUFFX2_HVT)                                               0.0899141580 0.1300001144 * 2.7412948161 r
  n296 (net)                                            7 14.0025024414 
  dot_product_inst_final_out_regx0x/SE (SDFFARX2_HVT)                0.0899141580 0.0000000000 * 2.7412948161 r
  data arrival time                                                                        2.7412948608

  clock CLK (rise edge)                                              0.0000000000 2.0000000000 2.0000000000
  clock network delay (propagated)                                              0.8000187874 * 2.8000187874
  clock reconvergence pessimism                                                 0.0000000000 2.8000187874
  dot_product_inst_final_out_regx0x/CLK (SDFFARX2_HVT)                                     2.8000187874 r
  library setup time                                                            -0.2300000042 * 2.5700187832
  data required time                                                                       2.5700187683
  ----------------------------------------------------------------------------------------------------
  data required time                                                                       2.5700187683
  data arrival time                                                                        -2.7412948608
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -0.1712760329


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-group output
	-transition_time
	-capacitance
	-pba_mode path
	-sort_by slack
Design : full_chip_dot_product
Version: P-2019.03-SP5
Date   : Sun Apr 30 21:23:34 2023
****************************************


  Startpoint: dot_product_inst_i1_store_regx2x
               (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: out[5] (output port clocked by CLK)
  Path Group: output
  Path Type: max  (recalculated)

  Point                                              Fanout    Cap      Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                              0.0000000000 0.0000000000 0.0000000000
  clock network delay (propagated)                                              0.8300188184 * 0.8300188184
  dot_product_inst_i1_store_regx2x/CLK (SDFFARX1_LVT)                0.0871293694 0.0000000000 0.8300188184 r
  dot_product_inst_i1_store_regx2x/Q (SDFFARX1_LVT)                  0.0722245798 0.1899999976 * 1.0200188160 r
  n824 (net)                                            5 7.3545188904 
  U350/A3 (NAND4X0_RVT)                                              0.0722247213 0.0000000000 * 1.0200188160 r
  U350/Y (NAND4X0_RVT)                                               0.0785093009 0.0800000429 * 1.1000188589 f
  n902 (net)                                            1 1.0388165712 
  clock_optgre_d_BUF_67_inst_3887/A (NBUFFX4_RVT)                    0.0785093009 0.0000000000 * 1.1000188589 f
  clock_optgre_d_BUF_67_inst_3887/Y (NBUFFX4_RVT)                    0.0332410634 0.0700000525 * 1.1700189114 f
  clock_optgre_d_BUF_67_0 (net)                         3 4.7751502991 
  U673/A1 (NAND2X0_RVT)                                              0.0332412235 0.0000000000 * 1.1700189114 f
  U673/Y (NAND2X0_RVT)                                               0.0764601454 0.0700000525 * 1.2400189638 r
  n933 (net)                                            1 2.5173621178 
  U672/A (INVX2_RVT)                                                 0.0764601678 0.0000000000 * 1.2400189638 r
  U672/Y (INVX2_RVT)                                                 0.0503319949 0.0399999619 * 1.2800189257 f
  n592 (net)                                            3 4.6657066345 
  U658/A1 (AO21X1_RVT)                                               0.0503320582 0.0000000000 * 1.2800189257 f
  U658/Y (AO21X1_RVT)                                                0.0307042785 0.0900000334 * 1.3700189590 f
  n153 (net)                                            1 1.4568293095 
  U657/A2 (MUX21X2_RVT)                                              0.0307042859 0.0000000000 * 1.3700189590 f
  U657/Y (MUX21X2_RVT)                                               0.0474404059 0.0900000334 * 1.4600189924 f
  n552 (net)                                            1 3.1744997501 
  U496/A (INVX4_RVT)                                                 0.0474404208 0.0000000000 * 1.4600189924 f
  U496/Y (INVX4_RVT)                                                 0.0375914052 0.0399999619 * 1.5000189543 r
  n692 (net)                                            2 9.7452316284 
  U517/A (INVX4_RVT)                                                 0.0375942178 0.0000000000 * 1.5000189543 r
  U517/Y (INVX4_RVT)                                                 0.0203665290 0.0199999809 * 1.5200189352 f
  n205 (net)                                            1 1.4589197636 
  U220/A1 (AND2X1_RVT)                                               0.0203665383 0.0000000000 * 1.5200189352 f
  U220/Y (AND2X1_RVT)                                                0.0304907560 0.0599999428 * 1.5800188780 f
  n557 (net)                                            1 1.9330632687 
  U506/A (INVX2_RVT)                                                 0.0304907635 0.0000000000 * 1.5800188780 f
  U506/Y (INVX2_RVT)                                                 0.0297717042 0.0299999714 * 1.6100188494 r
  n652 (net)                                            3 4.2986841202 
  U482/A1 (AO21X1_RVT)                                               0.0297718346 0.0000000000 * 1.6100188494 r
  U482/Y (AO21X1_RVT)                                                0.0471802950 0.0900000334 * 1.7000188828 r
  n579 (net)                                            1 2.7041182518 
  U534/A3 (XOR3X2_RVT)                                               0.0471803360 0.0000000000 * 1.7000188828 r
  U534/Y (XOR3X2_RVT)                                                0.0486815684 0.1000000238 * 1.8000189066 f
  n212 (net)                                            3 3.9973914623 
  U213/A2 (AND2X1_RVT)                                               0.0486816205 0.0000000000 * 1.8000189066 f
  U213/Y (AND2X1_RVT)                                                0.0362228230 0.0800000429 * 1.8800189495 f
  n581 (net)                                            1 2.3876791000 
  clock_optctmTdsLR_1_3565/A1 (OA21X1_RVT)                           0.0362229012 0.0000000000 * 1.8800189495 f
  clock_optctmTdsLR_1_3565/Y (OA21X1_RVT)                            0.0353418253 0.0800000429 * 1.9600189924 f
  n929 (net)                                            1 1.8324716091 
  U669/A3 (XOR3X2_RVT)                                               0.0353418365 0.0000000000 * 1.9600189924 f
  U669/Y (XOR3X2_RVT)                                                0.0430763848 0.0900000334 * 2.0500190258 f
  n281 (net)                                            1 3.8985500336 
  U698/A (NBUFFX32_RVT)                                              0.0430764146 0.0000000000 * 2.0500190258 f
  U698/Y (NBUFFX32_RVT)                                              0.0400085859 0.0699999332 * 2.1200189590 f
  n970 (net)                                            2 61.7298316956 
  U466/A (INVX32_RVT)                                                0.0690054148 0.0299999714 * 2.1500189304 f
  U466/Y (INVX32_RVT)                                                0.0503913127 0.0299999714 * 2.1800189018 r
  n858 (net)                                            1 58.2534942627 
  clock_optgre_d_INV_37_inst_3941/A (INVX32_RVT)                     0.0733400136 0.0299999714 * 2.2100188732 r
  clock_optgre_d_INV_37_inst_3941/Y (INVX32_RVT)                     0.0502161793 0.0299999714 * 2.2400188446 f
  clock_optgre_d_INV_37_2 (net)                         1 76.0980987549 
  D4I1025_N_outx5x/DIN (D4I1025_NS)                                  0.1096859947 0.0599999428 * 2.3000187874 f
  D4I1025_N_outx5x/PADIO (D4I1025_NS)                                2.1319570541 1.8499999046 * 4.1500186920 f
  out[5] (net)                                          1 3769.1469726562 
  out[5] (inout)                                                     2.1319570541 0.0000000000 * 4.1500186920 f
  data arrival time                                                                        4.1500186920

  clock CLK (rise edge)                                              0.0000000000 2.0000000000 2.0000000000
  clock network delay (ideal)                                                   1.6112799644 3.6112799644
  clock reconvergence pessimism                                                 0.0000000000 3.6112799644
  output external delay                                                         -0.1199999973 3.4912799671
  data required time                                                                       3.4912800789
  ----------------------------------------------------------------------------------------------------
  data required time                                                                       3.4912800789
  data arrival time                                                                        -4.1500186920
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -0.6587387323


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-group reg2reg
	-transition_time
	-capacitance
	-pba_mode path
	-sort_by slack
Design : full_chip_dot_product
Version: P-2019.03-SP5
Date   : Sun Apr 30 21:23:34 2023
****************************************


  Startpoint: dot_product_inst_i1_store_regx2x
               (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: dot_product_inst_final_out_regx5x
               (rising edge-triggered flip-flop clocked by CLK)
  Last common pin: clk
  Path Group: reg2reg
  Path Type: max  (recalculated)

  Point                                              Fanout    Cap      Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                              0.0000000000 0.0000000000 0.0000000000
  clock network delay (propagated)                                              0.8300188184 * 0.8300188184
  dot_product_inst_i1_store_regx2x/CLK (SDFFARX1_LVT)                0.0871293694 0.0000000000 0.8300188184 r
  dot_product_inst_i1_store_regx2x/Q (SDFFARX1_LVT)                  0.0722245798 0.1899999976 * 1.0200188160 r
  n824 (net)                                            5 7.3545188904 
  U350/A3 (NAND4X0_RVT)                                              0.0722247213 0.0000000000 * 1.0200188160 r
  U350/Y (NAND4X0_RVT)                                               0.0785093009 0.0800000429 * 1.1000188589 f
  n902 (net)                                            1 1.0388165712 
  clock_optgre_d_BUF_67_inst_3887/A (NBUFFX4_RVT)                    0.0785093009 0.0000000000 * 1.1000188589 f
  clock_optgre_d_BUF_67_inst_3887/Y (NBUFFX4_RVT)                    0.0332410634 0.0700000525 * 1.1700189114 f
  clock_optgre_d_BUF_67_0 (net)                         3 4.7751502991 
  U673/A1 (NAND2X0_RVT)                                              0.0332412235 0.0000000000 * 1.1700189114 f
  U673/Y (NAND2X0_RVT)                                               0.0764601454 0.0700000525 * 1.2400189638 r
  n933 (net)                                            1 2.5173621178 
  U672/A (INVX2_RVT)                                                 0.0764601678 0.0000000000 * 1.2400189638 r
  U672/Y (INVX2_RVT)                                                 0.0503319949 0.0399999619 * 1.2800189257 f
  n592 (net)                                            3 4.6657066345 
  U658/A1 (AO21X1_RVT)                                               0.0503320582 0.0000000000 * 1.2800189257 f
  U658/Y (AO21X1_RVT)                                                0.0307042785 0.0900000334 * 1.3700189590 f
  n153 (net)                                            1 1.4568293095 
  U657/A2 (MUX21X2_RVT)                                              0.0307042859 0.0000000000 * 1.3700189590 f
  U657/Y (MUX21X2_RVT)                                               0.0474404059 0.0900000334 * 1.4600189924 f
  n552 (net)                                            1 3.1744997501 
  U496/A (INVX4_RVT)                                                 0.0474404208 0.0000000000 * 1.4600189924 f
  U496/Y (INVX4_RVT)                                                 0.0375914052 0.0399999619 * 1.5000189543 r
  n692 (net)                                            2 9.7452316284 
  U517/A (INVX4_RVT)                                                 0.0375942178 0.0000000000 * 1.5000189543 r
  U517/Y (INVX4_RVT)                                                 0.0203665290 0.0199999809 * 1.5200189352 f
  n205 (net)                                            1 1.4589197636 
  U220/A1 (AND2X1_RVT)                                               0.0203665383 0.0000000000 * 1.5200189352 f
  U220/Y (AND2X1_RVT)                                                0.0304907560 0.0599999428 * 1.5800188780 f
  n557 (net)                                            1 1.9330632687 
  U506/A (INVX2_RVT)                                                 0.0304907635 0.0000000000 * 1.5800188780 f
  U506/Y (INVX2_RVT)                                                 0.0297717042 0.0299999714 * 1.6100188494 r
  n652 (net)                                            3 4.2986841202 
  U482/A1 (AO21X1_RVT)                                               0.0297718346 0.0000000000 * 1.6100188494 r
  U482/Y (AO21X1_RVT)                                                0.0471802950 0.0900000334 * 1.7000188828 r
  n579 (net)                                            1 2.7041182518 
  U534/A3 (XOR3X2_RVT)                                               0.0471803360 0.0000000000 * 1.7000188828 r
  U534/Y (XOR3X2_RVT)                                                0.0486815684 0.1000000238 * 1.8000189066 f
  n212 (net)                                            3 3.9973914623 
  U213/A2 (AND2X1_RVT)                                               0.0486816205 0.0000000000 * 1.8000189066 f
  U213/Y (AND2X1_RVT)                                                0.0362228230 0.0800000429 * 1.8800189495 f
  n581 (net)                                            1 2.3876791000 
  clock_optctmTdsLR_1_3565/A1 (OA21X1_RVT)                           0.0362229012 0.0000000000 * 1.8800189495 f
  clock_optctmTdsLR_1_3565/Y (OA21X1_RVT)                            0.0353418253 0.0800000429 * 1.9600189924 f
  n929 (net)                                            1 1.8324716091 
  U669/A3 (XOR3X2_RVT)                                               0.0353418365 0.0000000000 * 1.9600189924 f
  U669/Y (XOR3X2_RVT)                                                0.0430763848 0.0900000334 * 2.0500190258 f
  n281 (net)                                            1 3.8985500336 
  U698/A (NBUFFX32_RVT)                                              0.0430764146 0.0000000000 * 2.0500190258 f
  U698/Y (NBUFFX32_RVT)                                              0.0400085859 0.0699999332 * 2.1200189590 f
  n970 (net)                                            2 61.7298316956 
  U409/A (NBUFFX2_HVT)                                               0.0418990627 0.0000000000 * 2.1200189590 f
  U409/Y (NBUFFX2_HVT)                                               0.0817062110 0.0999999046 * 2.2200188637 f
  n827 (net)                                            1 10.4968338013 
  U348/A2 (AND2X1_HVT)                                               0.0817162544 0.0000000000 * 2.2200188637 f
  U348/Y (AND2X1_HVT)                                                0.0577349439 0.1199998856 * 2.3400187492 f
  n661 (net)                                            1 3.1568353176 
  dot_product_inst_final_out_regx5x/D (SDFFARX2_HVT)                 0.0577350631 0.0000000000 * 2.3400187492 f
  data arrival time                                                                        2.3400187492

  clock CLK (rise edge)                                              0.0000000000 2.0000000000 2.0000000000
  clock network delay (propagated)                                              0.8000187874 * 2.8000187874
  clock reconvergence pessimism                                                 0.0000000000 2.8000187874
  dot_product_inst_final_out_regx5x/CLK (SDFFARX2_HVT)                                     2.8000187874 r
  library setup time                                                            -0.1700000018 * 2.6300187856
  data required time                                                                       2.6300187111
  ----------------------------------------------------------------------------------------------------
  data required time                                                                       2.6300187111
  data arrival time                                                                        -2.3400187492
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                              0.2900000215


1
