// Seed: 2986829740
module module_0 ();
  wire id_1;
  assign module_2.id_1 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd86
) (
    output logic id_0,
    output wor id_1,
    input supply0 id_2,
    input supply0 id_3,
    output wor id_4
);
  wire  id_6;
  wire  id_7 = id_6;
  logic _id_8;
  ;
  wire id_9;
  module_0 modCall_1 ();
  always @(1)
    if (-1) id_0 <= -1;
    else id_0 <= -1;
  wire id_10 [-1 : id_8];
  wire id_11;
  ;
endmodule
module module_2 (
    output tri0 id_0
    , id_3,
    output wor  id_1
);
  assign id_0 = id_3;
  module_0 modCall_1 ();
endmodule
