2018-06-21 11:55:29,628 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.3\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-21 11:55:29,639 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.3\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-21 11:55:29,643 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.3\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-21 11:55:29,643 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.3\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:29,644 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.3\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-21 11:55:29,644 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.3\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:29,644 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.3\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-21 11:55:29,645 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.3\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:29,645 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.3\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-21 11:55:29,646 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.3\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
