<profile>

<section name = "Vitis HLS Report for 'PE_wrapper_3_0_x0'" level="0">
<item name = "Date">Sun Sep 18 03:43:59 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">50336737, 50336737, 0.168 sec, 0.168 sec, 50336737, 50336737, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- PE_wrapper_3_0_x0_loop_1_PE_wrapper_3_0_x0_loop_2">50336736, 50336736, 2097364, -, -, 24, no</column>
<column name=" + PE_wrapper_3_0_x0_loop_3">144, 144, 18, -, -, 8, no</column>
<column name="  ++ PE_wrapper_3_0_x0_loop_4">16, 16, 1, -, -, 16, no</column>
<column name=" + PE_wrapper_3_0_x0_loop_5_PE_wrapper_3_0_x0_loop_7_PE_wrapper_3_0_x0_loop_8_PE_wrapper_3_0_x0_loop_9">2097216, 2097216, 67, 2, 2, 1048576, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 495, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 32, 2416, 1416, -</column>
<column name="Memory">1, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 686, -</column>
<column name="Register">-, -, 2810, 576, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 1, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U567">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U568">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U569">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U570">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U571">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U572">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U573">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U574">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U575">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U576">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U577">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U578">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="local_D_U">PE_wrapper_0_0_x0_local_D, 1, 0, 0, 0, 128, 32, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln691_105_fu_887_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln691_106_fu_958_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_107_fu_440_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_108_fu_456_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_109_fu_1012_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_fu_818_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln7826_fu_474_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln7829_fu_496_p2">+, 0, 0, 28, 21, 1</column>
<column name="add_ln890_46_fu_1018_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln890_47_fu_707_p2">+, 0, 0, 21, 14, 1</column>
<column name="add_ln890_48_fu_713_p2">+, 0, 0, 22, 15, 1</column>
<column name="add_ln890_fu_428_p2">+, 0, 0, 12, 5, 1</column>
<column name="c2_V_18_fu_749_p2">+, 0, 0, 15, 8, 1</column>
<column name="empty_2974_fu_1055_p2">+, 0, 0, 14, 7, 7</column>
<column name="and_ln7829_1_fu_802_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln7829_2_fu_807_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln7829_fu_791_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln7832_1_fu_873_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln7832_fu_867_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln7833_fu_944_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state71_pp0_stage0_iter33">and, 0, 0, 2, 1, 1</column>
<column name="cmp_i_i273_not_fu_725_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="cmp_i_i273_not_mid1_fu_837_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="cmp_i_i279_not_fu_719_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="cmp_i_i279_not_mid1_fu_762_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="cmp_i_i_not_fu_731_p2">icmp, 0, 0, 10, 6, 5</column>
<column name="cmp_i_i_not_mid1_fu_912_p2">icmp, 0, 0, 10, 6, 5</column>
<column name="icmp_ln7829_fu_490_p2">icmp, 0, 0, 15, 21, 22</column>
<column name="icmp_ln890_106_fu_450_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_107_fu_484_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_108_fu_689_p2">icmp, 0, 0, 12, 15, 14</column>
<column name="icmp_ln890_109_fu_785_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_110_fu_796_p2">icmp, 0, 0, 11, 9, 8</column>
<column name="icmp_ln890_111_fu_701_p2">icmp, 0, 0, 12, 14, 13</column>
<column name="icmp_ln890_fu_434_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="brmerge906_fu_743_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge906_mid1_fu_924_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln7829_1_fu_780_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln7829_fu_775_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln7832_1_fu_851_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln7832_2_fu_862_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln7832_fu_824_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln7833_1_fu_899_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln7833_fu_893_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln890_16_fu_970_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln890_fu_964_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp1_fu_737_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp1_mid1_fu_918_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln7829_1_fu_768_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln7829_2_fu_811_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln7829_fu_755_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln7832_1_fu_843_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln7832_fu_829_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln7833_1_fu_930_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln7833_fu_904_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln890_91_fu_950_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln890_92_fu_976_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln890_93_fu_984_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln890_94_fu_1024_p3">select, 0, 0, 9, 1, 1</column>
<column name="select_ln890_95_fu_1032_p3">select, 0, 0, 14, 1, 1</column>
<column name="select_ln890_96_fu_1039_p3">select, 0, 0, 15, 1, 1</column>
<column name="select_ln890_fu_879_p3">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln7829_fu_695_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln7832_fu_857_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln7833_fu_938_p2">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">43, 8, 1, 8</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter33">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_phi_mux_c2_V_phi_fu_318_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_c5_V_phi_fu_329_p4">9, 2, 2, 4</column>
<column name="ap_phi_mux_c6_V_16_phi_fu_340_p4">9, 2, 6, 12</column>
<column name="ap_phi_mux_c7_V_16_phi_fu_362_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_c8_V_phi_fu_373_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_indvar_flatten13_phi_fu_307_p4">9, 2, 14, 28</column>
<column name="ap_phi_mux_indvar_flatten41_phi_fu_296_p4">9, 2, 15, 30</column>
<column name="ap_phi_mux_indvar_flatten79_phi_fu_284_p4">9, 2, 21, 42</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_351_p4">9, 2, 9, 18</column>
<column name="c2_V_reg_314">9, 2, 8, 16</column>
<column name="c5_V_reg_325">9, 2, 2, 4</column>
<column name="c6_V_16_reg_336">9, 2, 6, 12</column>
<column name="c6_V_reg_258">9, 2, 4, 8</column>
<column name="c7_V_16_reg_358">9, 2, 4, 8</column>
<column name="c7_V_reg_269">9, 2, 5, 10</column>
<column name="c8_V_reg_369">9, 2, 5, 10</column>
<column name="fifo_A_PE_3_0_x052_blk_n">9, 2, 1, 2</column>
<column name="fifo_A_PE_3_1_x053_blk_n">9, 2, 1, 2</column>
<column name="fifo_B_PE_3_0_x064_blk_n">9, 2, 1, 2</column>
<column name="fifo_B_PE_4_0_x065_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_PE_3_0_x0104_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_PE_4_0_x0105_blk_n">9, 2, 1, 2</column>
<column name="fifo_D_drain_PE_3_0_x0144_blk_n">9, 2, 1, 2</column>
<column name="grp_fu_380_p0">14, 3, 32, 96</column>
<column name="grp_fu_380_p1">14, 3, 32, 96</column>
<column name="grp_fu_384_p0">14, 3, 32, 96</column>
<column name="grp_fu_384_p1">14, 3, 32, 96</column>
<column name="grp_fu_388_p0">14, 3, 32, 96</column>
<column name="grp_fu_388_p1">14, 3, 32, 96</column>
<column name="grp_fu_392_p0">14, 3, 32, 96</column>
<column name="grp_fu_392_p1">14, 3, 32, 96</column>
<column name="grp_fu_396_p0">14, 3, 32, 96</column>
<column name="grp_fu_396_p1">14, 3, 32, 96</column>
<column name="grp_fu_400_p0">14, 3, 32, 96</column>
<column name="grp_fu_400_p1">14, 3, 32, 96</column>
<column name="grp_fu_404_p0">14, 3, 32, 96</column>
<column name="grp_fu_404_p1">14, 3, 32, 96</column>
<column name="grp_fu_408_p0">14, 3, 32, 96</column>
<column name="grp_fu_408_p1">14, 3, 32, 96</column>
<column name="grp_fu_412_p0">14, 3, 32, 96</column>
<column name="grp_fu_412_p1">14, 3, 32, 96</column>
<column name="grp_fu_416_p0">14, 3, 32, 96</column>
<column name="grp_fu_416_p1">14, 3, 32, 96</column>
<column name="grp_fu_420_p0">14, 3, 32, 96</column>
<column name="grp_fu_420_p1">14, 3, 32, 96</column>
<column name="grp_fu_424_p0">14, 3, 32, 96</column>
<column name="grp_fu_424_p1">14, 3, 32, 96</column>
<column name="indvar_flatten13_reg_303">9, 2, 14, 28</column>
<column name="indvar_flatten41_reg_292">9, 2, 15, 30</column>
<column name="indvar_flatten79_reg_280">9, 2, 21, 42</column>
<column name="indvar_flatten87_reg_247">9, 2, 5, 10</column>
<column name="indvar_flatten_reg_347">9, 2, 9, 18</column>
<column name="local_D_address1">14, 3, 7, 21</column>
<column name="local_D_d1">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_1_reg_1480">32, 0, 32, 0</column>
<column name="add_2_reg_1485">32, 0, 32, 0</column>
<column name="add_3_reg_1490">32, 0, 32, 0</column>
<column name="add_4_reg_1495">32, 0, 32, 0</column>
<column name="add_5_reg_1500">32, 0, 32, 0</column>
<column name="add_6_reg_1505">32, 0, 32, 0</column>
<column name="add_7_reg_1510">32, 0, 32, 0</column>
<column name="add_ln691_107_reg_1094">4, 0, 4, 0</column>
<column name="add_ln691_109_reg_1384">5, 0, 5, 0</column>
<column name="add_ln7829_reg_1120">21, 0, 21, 0</column>
<column name="add_ln890_47_reg_1304">14, 0, 14, 0</column>
<column name="add_ln890_48_reg_1309">15, 0, 15, 0</column>
<column name="add_ln890_reg_1086">5, 0, 5, 0</column>
<column name="add_reg_1475">32, 0, 32, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter26">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter27">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter28">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter29">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter30">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter31">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter32">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter33">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="c2_V_reg_314">8, 0, 8, 0</column>
<column name="c5_V_reg_325">2, 0, 2, 0</column>
<column name="c6_V_16_reg_336">6, 0, 6, 0</column>
<column name="c6_V_reg_258">4, 0, 4, 0</column>
<column name="c7_V_16_reg_358">4, 0, 4, 0</column>
<column name="c7_V_reg_269">5, 0, 5, 0</column>
<column name="c8_V_reg_369">5, 0, 5, 0</column>
<column name="empty_reg_1339">4, 0, 4, 0</column>
<column name="fifo_B_PE_3_0_x064_read_reg_1165">32, 0, 32, 0</column>
<column name="icmp_ln7829_reg_1116">1, 0, 1, 0</column>
<column name="icmp_ln890_108_reg_1258">1, 0, 1, 0</column>
<column name="icmp_ln890_111_reg_1278">1, 0, 1, 0</column>
<column name="indvar_flatten13_reg_303">14, 0, 14, 0</column>
<column name="indvar_flatten41_reg_292">15, 0, 15, 0</column>
<column name="indvar_flatten79_reg_280">21, 0, 21, 0</column>
<column name="indvar_flatten87_reg_247">5, 0, 5, 0</column>
<column name="indvar_flatten_reg_347">9, 0, 9, 0</column>
<column name="local_D_addr_16_reg_1404">7, 0, 7, 0</column>
<column name="local_D_load_reg_1430">32, 0, 32, 0</column>
<column name="mul7_1_reg_1440">32, 0, 32, 0</column>
<column name="mul7_2_reg_1445">32, 0, 32, 0</column>
<column name="mul7_3_reg_1450">32, 0, 32, 0</column>
<column name="mul7_4_reg_1455">32, 0, 32, 0</column>
<column name="mul7_5_reg_1460">32, 0, 32, 0</column>
<column name="mul7_6_reg_1465">32, 0, 32, 0</column>
<column name="mul7_7_reg_1470">32, 0, 32, 0</column>
<column name="mul7_reg_1435">32, 0, 32, 0</column>
<column name="mul_1_reg_1289">32, 0, 32, 0</column>
<column name="mul_2_reg_1294">32, 0, 32, 0</column>
<column name="mul_3_reg_1299">32, 0, 32, 0</column>
<column name="mul_4_reg_1364">32, 0, 32, 0</column>
<column name="mul_5_reg_1369">32, 0, 32, 0</column>
<column name="mul_6_reg_1374">32, 0, 32, 0</column>
<column name="mul_7_reg_1379">32, 0, 32, 0</column>
<column name="mul_reg_1284">32, 0, 32, 0</column>
<column name="select_ln7829_2_reg_1314">8, 0, 8, 0</column>
<column name="select_ln7833_1_reg_1324">1, 0, 1, 0</column>
<column name="select_ln890_91_reg_1328">6, 0, 6, 0</column>
<column name="select_ln890_93_reg_1333">4, 0, 4, 0</column>
<column name="select_ln890_94_reg_1389">9, 0, 9, 0</column>
<column name="select_ln890_95_reg_1394">14, 0, 14, 0</column>
<column name="select_ln890_96_reg_1399">15, 0, 15, 0</column>
<column name="select_ln890_reg_1319">2, 0, 2, 0</column>
<column name="tmp_reg_1230">32, 0, 32, 0</column>
<column name="v1_V_16_reg_1160">32, 0, 32, 0</column>
<column name="v1_V_reg_1205">32, 0, 32, 0</column>
<column name="v2_V_223_reg_1175">32, 0, 32, 0</column>
<column name="v2_V_224_reg_1180">32, 0, 32, 0</column>
<column name="v2_V_225_reg_1185">32, 0, 32, 0</column>
<column name="v2_V_226_reg_1190">32, 0, 32, 0</column>
<column name="v2_V_227_reg_1195">32, 0, 32, 0</column>
<column name="v2_V_228_reg_1200">32, 0, 32, 0</column>
<column name="v2_V_229_reg_1125">32, 0, 32, 0</column>
<column name="v2_V_230_reg_1130">32, 0, 32, 0</column>
<column name="v2_V_231_reg_1135">32, 0, 32, 0</column>
<column name="v2_V_232_reg_1140">32, 0, 32, 0</column>
<column name="v2_V_233_reg_1145">32, 0, 32, 0</column>
<column name="v2_V_234_reg_1150">32, 0, 32, 0</column>
<column name="v2_V_235_reg_1155">32, 0, 32, 0</column>
<column name="v2_V_reg_1170">32, 0, 32, 0</column>
<column name="xor_ln7829_reg_1271">1, 0, 1, 0</column>
<column name="zext_ln890_reg_1099">4, 0, 7, 3</column>
<column name="icmp_ln7829_reg_1116">64, 32, 1, 0</column>
<column name="local_D_addr_16_reg_1404">64, 32, 7, 0</column>
<column name="mul7_1_reg_1440">64, 32, 32, 0</column>
<column name="mul7_2_reg_1445">64, 32, 32, 0</column>
<column name="mul7_3_reg_1450">64, 32, 32, 0</column>
<column name="mul7_4_reg_1455">64, 32, 32, 0</column>
<column name="mul7_5_reg_1460">64, 32, 32, 0</column>
<column name="mul7_6_reg_1465">64, 32, 32, 0</column>
<column name="mul7_7_reg_1470">64, 32, 32, 0</column>
<column name="select_ln7833_1_reg_1324">64, 32, 1, 0</column>
<column name="v1_V_reg_1205">64, 32, 32, 0</column>
<column name="v2_V_223_reg_1175">64, 32, 32, 0</column>
<column name="v2_V_224_reg_1180">64, 32, 32, 0</column>
<column name="v2_V_225_reg_1185">64, 32, 32, 0</column>
<column name="v2_V_226_reg_1190">64, 32, 32, 0</column>
<column name="v2_V_227_reg_1195">64, 32, 32, 0</column>
<column name="v2_V_228_reg_1200">64, 32, 32, 0</column>
<column name="v2_V_reg_1170">64, 32, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, PE_wrapper_3_0_x0, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, PE_wrapper_3_0_x0, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, PE_wrapper_3_0_x0, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, PE_wrapper_3_0_x0, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, PE_wrapper_3_0_x0, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, PE_wrapper_3_0_x0, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, PE_wrapper_3_0_x0, return value</column>
<column name="fifo_A_PE_3_0_x052_dout">in, 256, ap_fifo, fifo_A_PE_3_0_x052, pointer</column>
<column name="fifo_A_PE_3_0_x052_empty_n">in, 1, ap_fifo, fifo_A_PE_3_0_x052, pointer</column>
<column name="fifo_A_PE_3_0_x052_read">out, 1, ap_fifo, fifo_A_PE_3_0_x052, pointer</column>
<column name="fifo_A_PE_3_1_x053_din">out, 256, ap_fifo, fifo_A_PE_3_1_x053, pointer</column>
<column name="fifo_A_PE_3_1_x053_full_n">in, 1, ap_fifo, fifo_A_PE_3_1_x053, pointer</column>
<column name="fifo_A_PE_3_1_x053_write">out, 1, ap_fifo, fifo_A_PE_3_1_x053, pointer</column>
<column name="fifo_B_PE_3_0_x064_dout">in, 32, ap_fifo, fifo_B_PE_3_0_x064, pointer</column>
<column name="fifo_B_PE_3_0_x064_empty_n">in, 1, ap_fifo, fifo_B_PE_3_0_x064, pointer</column>
<column name="fifo_B_PE_3_0_x064_read">out, 1, ap_fifo, fifo_B_PE_3_0_x064, pointer</column>
<column name="fifo_B_PE_4_0_x065_din">out, 32, ap_fifo, fifo_B_PE_4_0_x065, pointer</column>
<column name="fifo_B_PE_4_0_x065_full_n">in, 1, ap_fifo, fifo_B_PE_4_0_x065, pointer</column>
<column name="fifo_B_PE_4_0_x065_write">out, 1, ap_fifo, fifo_B_PE_4_0_x065, pointer</column>
<column name="fifo_C_PE_3_0_x0104_dout">in, 256, ap_fifo, fifo_C_PE_3_0_x0104, pointer</column>
<column name="fifo_C_PE_3_0_x0104_empty_n">in, 1, ap_fifo, fifo_C_PE_3_0_x0104, pointer</column>
<column name="fifo_C_PE_3_0_x0104_read">out, 1, ap_fifo, fifo_C_PE_3_0_x0104, pointer</column>
<column name="fifo_C_PE_4_0_x0105_din">out, 256, ap_fifo, fifo_C_PE_4_0_x0105, pointer</column>
<column name="fifo_C_PE_4_0_x0105_full_n">in, 1, ap_fifo, fifo_C_PE_4_0_x0105, pointer</column>
<column name="fifo_C_PE_4_0_x0105_write">out, 1, ap_fifo, fifo_C_PE_4_0_x0105, pointer</column>
<column name="fifo_D_drain_PE_3_0_x0144_din">out, 32, ap_fifo, fifo_D_drain_PE_3_0_x0144, pointer</column>
<column name="fifo_D_drain_PE_3_0_x0144_full_n">in, 1, ap_fifo, fifo_D_drain_PE_3_0_x0144, pointer</column>
<column name="fifo_D_drain_PE_3_0_x0144_write">out, 1, ap_fifo, fifo_D_drain_PE_3_0_x0144, pointer</column>
</table>
</item>
</section>
</profile>
