

================================================================
== Synthesis Summary Report of 'nnlayer'
================================================================
+ General Information: 
    * Date:           Mon May  9 13:05:47 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        HLS_Project
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------+------+------+---------+--------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |       Modules       | Issue|      | Latency | Latency| Iteration|         | Trip |          |         |        |           |           |     |
    |       & Loops       | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP  |     FF    |    LUT    | URAM|
    +---------------------+------+------+---------+--------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |+ nnlayer            |     -|  0.24|        -|       -|         -|        -|     -|        no|  21 (7%)|  7 (3%)|  2714 (2%)|  3434 (6%)|    -|
    | o VITIS_LOOP_87_1   |     -|  8.75|        -|       -|         -|        -|     -|        no|        -|       -|          -|          -|    -|
    |  o VITIS_LOOP_91_2  |     -|  8.75|        -|       -|         5|        -|     -|        no|        -|       -|          -|          -|    -|
    | o VITIS_LOOP_16_1   |     -|  8.75|        -|       -|         2|        -|     -|        no|        -|       -|          -|          -|    -|
    | o VITIS_LOOP_30_1   |     -|  8.75|        -|       -|        31|        -|     -|        no|        -|       -|          -|          -|    -|
    | o VITIS_LOOP_45_1   |     -|  8.75|        -|       -|         3|        -|     -|        no|        -|       -|          -|          -|    -|
    | o VITIS_LOOP_52_2   |     -|  8.75|        -|       -|        40|        -|     -|        no|        -|       -|          -|          -|    -|
    | o VITIS_LOOP_77_3   |     -|  8.75|        -|       -|        61|        -|     -|        no|        -|       -|          -|          -|    -|
    | o VITIS_LOOP_112_1  |     -|  8.75|        -|       -|         2|        -|     -|        no|        -|       -|          -|          -|    -|
    +---------------------+------+------+---------+--------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+-------------------+
| Interface     | Data Width | Address Width | Offset | Register | Resource Estimate |
+---------------+------------+---------------+--------+----------+-------------------+
| s_axi_control | 32         | 16            | 256    | 0        | BRAM=19           |
+---------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+---------------+--------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------+
| Interface     | Register           | Offset | Width | Access | Description                       | Bit Fields                                               |
+---------------+--------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------+
| s_axi_control | CTRL               | 0x00   | 32    | RW     | Control signals                   | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART |
| s_axi_control | GIER               | 0x04   | 32    | RW     | Global Interrupt Enable Register  | 0=Enable                                                 |
| s_axi_control | IP_IER             | 0x08   | 32    | RW     | IP Interrupt Enable Register      | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN             |
| s_axi_control | IP_ISR             | 0x0c   | 32    | RW     | IP Interrupt Status Register      | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST             |
| s_axi_control | numOfInNeurons     | 0x10   | 32    | W      | Data signal of numOfInNeurons     |                                                          |
| s_axi_control | numOfOutputNeurons | 0x18   | 32    | W      | Data signal of numOfOutputNeurons |                                                          |
| s_axi_control | activation         | 0x20   | 32    | W      | Data signal of activation         |                                                          |
+---------------+--------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------------+-----------+--------------------------------------+
| Argument           | Direction | Datatype                             |
+--------------------+-----------+--------------------------------------+
| input              | in        | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| output             | out       | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| bias               | in        | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| weights            | in        | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| numOfInNeurons     | in        | unsigned short                       |
| numOfOutputNeurons | in        | unsigned short                       |
| activation         | in        | unsigned char                        |
+--------------------+-----------+--------------------------------------+

* SW-to-HW Mapping
+--------------------+---------------+-----------+----------------------------------------------+
| Argument           | HW Interface  | HW Type   | HW Info                                      |
+--------------------+---------------+-----------+----------------------------------------------+
| input              | s_axi_control | interface |                                              |
| output             | s_axi_control | interface |                                              |
| bias               | s_axi_control | memory    | name=bias offset=768 range=256               |
| weights            | s_axi_control | memory    | name=weights offset=32768 range=32768        |
| numOfInNeurons     | s_axi_control | register  | name=numOfInNeurons offset=0x10 range=32     |
| numOfOutputNeurons | s_axi_control | register  | name=numOfOutputNeurons offset=0x18 range=32 |
| activation         | s_axi_control | register  | name=activation offset=0x20 range=32         |
+--------------------+---------------+-----------+----------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                                | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+-------------------------------------+-----+--------+--------------+-----+--------+---------+
| + nnlayer                           | 7   |        |              |     |        |         |
|   outNeurons_2_fu_446_p2            | -   |        | outNeurons_2 | add | fabric | 0       |
|   mul_mul_14s_14s_14_4_1_U6         | 1   |        | mul_i        | mul | dsp    | 3       |
|   inNeurons_1_fu_491_p2             | -   |        | inNeurons_1  | add | fabric | 0       |
|   add_ln94_fu_497_p2                | -   |        | add_ln94     | add | fabric | 0       |
|   mac_muladd_16s_16s_24ns_24_4_1_U7 | 1   |        | mul_ln1245   | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U7 | 1   |        | ret_V        | add | dsp    | 3       |
|   i_18_fu_549_p2                    | -   |        | i_18         | add | fabric | 0       |
|   ret_V_7_fu_597_p2                 | -   |        | ret_V_7      | add | fabric | 0       |
|   i_22_fu_666_p2                    | -   |        | i_22         | add | fabric | 0       |
|   ret_V_4_fu_692_p2                 | -   |        | ret_V_4      | sub | fabric | 0       |
|   x_V_fu_703_p2                     | -   |        | x_V          | sub | fabric | 0       |
|   sub_ln712_2_fu_716_p2             | -   |        | sub_ln712_2  | sub | fabric | 0       |
|   mul_24s_26ns_50_1_1_U1            | 2   |        | mul_ln1201   | mul | auto   | 0       |
|   sub_ln1201_fu_769_p2              | -   |        | sub_ln1201   | sub | fabric | 0       |
|   sub_ln1201_1_fu_790_p2            | -   |        | sub_ln1201_1 | sub | fabric | 0       |
|   ret_V_8_fu_819_p2                 | -   |        | ret_V_8      | sub | fabric | 0       |
|   ret_V_6_fu_832_p2                 | -   |        | ret_V_6      | add | fabric | 0       |
|   mul_32ns_26ns_42_1_1_U3           | 3   |        | r_V_4        | mul | auto   | 0       |
|   sum_V_1_fu_940_p2                 | -   |        | sum_V_1      | add | fabric | 0       |
|   i_21_fu_959_p2                    | -   |        | i_21         | add | fabric | 0       |
|   i_16_fu_1006_p2                   | -   |        | i_16         | add | fabric | 0       |
|   sub_ln712_fu_1030_p2              | -   |        | sub_ln712    | sub | fabric | 0       |
|   ret_V_1_fu_1048_p2                | -   |        | ret_V_1      | add | fabric | 0       |
|   ret_V_2_fu_1077_p2                | -   |        | ret_V_2      | add | fabric | 0       |
|   i_14_fu_1101_p2                   | -   |        | i_14         | add | fabric | 0       |
|   i_12_fu_1150_p2                   | -   |        | i_12         | add | fabric | 0       |
+-------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------+------+------+--------+------------+---------+------+---------+
| Name           | BRAM | URAM | Pragma | Variable   | Storage | Impl | Latency |
+----------------+------+------+--------+------------+---------+------+---------+
| + nnlayer      | 21   | 0    |        |            |         |      |         |
|   resArray_V_U | 1    | -    |        | resArray_V | ram_1p  | auto | 1       |
|   output_V_U   | 1    | -    |        | output_V   | ram_1p  | auto | 1       |
+----------------+------+------+--------+------------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------------------+-----------------------------------------------------------------+
| Type      | Options                                | Location                                                        |
+-----------+----------------------------------------+-----------------------------------------------------------------+
| inline    |                                        | HLS_Project/neural_layer.cpp:6 in abs                           |
| inline    |                                        | HLS_Project/neural_layer.cpp:15 in relu                         |
| inline    |                                        | HLS_Project/neural_layer.cpp:29 in sigmod_approx                |
| inline    |                                        | HLS_Project/neural_layer.cpp:38 in softmax_approx               |
| pipeline  | off                                    | HLS_Project/neural_layer.cpp:54 in softmax_approx               |
| pipeline  | off                                    | HLS_Project/neural_layer.cpp:79 in softmax_approx               |
| inline    |                                        | HLS_Project/neural_layer.cpp:86 in runlayer                     |
| pipeline  | off                                    | HLS_Project/neural_layer.cpp:89 in runlayer                     |
| pipeline  | off                                    | HLS_Project/neural_layer.cpp:93 in runlayer                     |
| inline    |                                        | HLS_Project/neural_layer.cpp:101 in runactivation               |
| interface | mode=s_axilite port=input              | HLS_Project/neural_layer.cpp:120 in nnlayer, input              |
| interface | mode=s_axilite port=output             | HLS_Project/neural_layer.cpp:121 in nnlayer, output             |
| interface | mode=s_axilite port=bias               | HLS_Project/neural_layer.cpp:122 in nnlayer, bias               |
| interface | mode=s_axilite port=weights            | HLS_Project/neural_layer.cpp:123 in nnlayer, weights            |
| interface | mode=s_axilite port=numOfInNeurons     | HLS_Project/neural_layer.cpp:124 in nnlayer, numOfInNeurons     |
| interface | mode=s_axilite port=numOfOutputNeurons | HLS_Project/neural_layer.cpp:125 in nnlayer, numOfOutputNeurons |
| interface | mode=s_axilite port=activation         | HLS_Project/neural_layer.cpp:126 in nnlayer, activation         |
| interface | mode=s_axilite port=return             | HLS_Project/neural_layer.cpp:127 in nnlayer, return             |
+-----------+----------------------------------------+-----------------------------------------------------------------+


