library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Bin7SegDecoder is
		port(binInput: in std_logic_vector(3 downto 0);
		decOut_n : out std_logic_vector(6 downto 0));
end Bin7SegDecoder

architecture Behavioral of	Bin7SegDecoder is

decOut_n <= "1111001" when (binInput = "0001") else --1	
				"1111001" when (binInput = "0010") else --2	
				"1111001" when (binInput = "0011") else --3	
				"1111001" when (binInput = "0100") else --4	
				"1111001" when (binInput = "0101") else --5	
				"1111001" when (binInput = "0110") else --6	
				"1111001" when (binInput = "0111") else --7	
				"1111001" when (binInput = "1000") else --8	
				"1111001" when (binInput = "1001") else --9	
				"1111001" when (binInput = "1010") else --A	
				"1111001" when (binInput = "1011") else --B	
				"1111001" when (binInput = "1100") else --C	
				"1111001" when (binInput = "1101") else --D	
				"1111001" when (binInput = "1110") else --E	
				"1111001" when (binInput = "1111") else --F	
				"1111001" when (binInput = "0000") else --0	
					
end Behavioral;				