-- VHDL for IBM SMS ALD page 14.18.17.1
-- Title: BIN REG CONTROLS-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/27/2020 4:28:15 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_18_17_1_BIN_REG_CONTROLS_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_PROGRAM_RESET_1:	 in STD_LOGIC;
		MS_I_RING_6_TIME:	 in STD_LOGIC;
		MS_I_RING_1_TIME:	 in STD_LOGIC;
		PS_LOGIC_GATE_D_1:	 in STD_LOGIC;
		PS_I_RING_3_OR_8_TIME:	 in STD_LOGIC;
		PS_LOGIC_GATE_E_2:	 in STD_LOGIC;
		PS_I_CYCLE_1:	 in STD_LOGIC;
		PS_I_RING_5_OR_10_TIME:	 in STD_LOGIC;
		PS_UNITS_LATCH:	 in STD_LOGIC;
		PS_C_CYCLE:	 in STD_LOGIC;
		PS_1401_STORE_AR_OP_CODES:	 in STD_LOGIC;
		PS_BODY_LATCH:	 in STD_LOGIC;
		PS_A_RING_2_TIME:	 in STD_LOGIC;
		PS_X_CYCLE:	 in STD_LOGIC;
		MS_RESET_BIN_REG:	 out STD_LOGIC;
		PS_SET_BIN_REG_A1_DOT_A2_FROM_B_CH:	 out STD_LOGIC;
		PS_SET_BIN_REG_A4_DOT_A8_FROM_B_CH:	 out STD_LOGIC;
		PS_1401_STORE_MAR_DOT_UNITS_DOT_C_CY:	 out STD_LOGIC;
		PS_SET_BIN_REG_A_FROM_TH:	 out STD_LOGIC;
		PS_SET_BIN_REG_B4_DOT_B8:	 out STD_LOGIC);
end ALD_14_18_17_1_BIN_REG_CONTROLS_ACC;

architecture behavioral of ALD_14_18_17_1_BIN_REG_CONTROLS_ACC is 

	signal OUT_5A_H: STD_LOGIC;
	signal OUT_4A_A: STD_LOGIC;
	signal OUT_3A_C: STD_LOGIC;
	signal OUT_2A_B: STD_LOGIC;
	signal OUT_5B_E: STD_LOGIC;
	signal OUT_4B_C: STD_LOGIC;
	signal OUT_5C_C: STD_LOGIC;
	signal OUT_4C_G: STD_LOGIC;
	signal OUT_5D_NoPin: STD_LOGIC;
	signal OUT_4D_D: STD_LOGIC;
	signal OUT_5F_G: STD_LOGIC;
	signal OUT_4F_C: STD_LOGIC;
	signal OUT_5G_P: STD_LOGIC;
	signal OUT_5H_D: STD_LOGIC;
	signal OUT_4H_K: STD_LOGIC;
	signal OUT_DOT_5A: STD_LOGIC;
	signal OUT_DOT_5F: STD_LOGIC;

begin

	OUT_5A_H <= NOT(MS_PROGRAM_RESET_1 AND MS_I_RING_6_TIME AND MS_I_RING_1_TIME );
	OUT_4A_A <= NOT OUT_DOT_5A;
	OUT_3A_C <= NOT(PS_LOGIC_GATE_D_1 AND OUT_4D_D );
	OUT_2A_B <= NOT OUT_3A_C;
	OUT_5B_E <= NOT(PS_I_CYCLE_1 AND PS_I_RING_3_OR_8_TIME AND PS_LOGIC_GATE_E_2 );
	OUT_4B_C <= NOT(OUT_5B_E );
	OUT_5C_C <= NOT(PS_LOGIC_GATE_E_2 AND PS_I_CYCLE_1 AND PS_I_RING_5_OR_10_TIME );
	OUT_4C_G <= NOT(OUT_5C_C );
	OUT_5D_NoPin <= NOT(PS_UNITS_LATCH AND PS_1401_STORE_AR_OP_CODES AND PS_C_CYCLE );
	OUT_4D_D <= NOT OUT_5D_NoPin;
	OUT_5F_G <= NOT(PS_BODY_LATCH AND PS_C_CYCLE );
	OUT_4F_C <= NOT OUT_DOT_5F;
	OUT_5G_P <= NOT(PS_LOGIC_GATE_E_2 AND PS_1401_STORE_AR_OP_CODES );
	OUT_5H_D <= NOT(PS_LOGIC_GATE_E_2 AND PS_A_RING_2_TIME AND PS_X_CYCLE );
	OUT_4H_K <= NOT(OUT_5H_D );
	OUT_DOT_5A <= OUT_5A_H OR OUT_2A_B;
	OUT_DOT_5F <= OUT_5F_G OR OUT_5G_P;

	MS_RESET_BIN_REG <= OUT_4A_A;
	PS_SET_BIN_REG_A1_DOT_A2_FROM_B_CH <= OUT_4B_C;
	PS_SET_BIN_REG_A4_DOT_A8_FROM_B_CH <= OUT_4C_G;
	PS_1401_STORE_MAR_DOT_UNITS_DOT_C_CY <= OUT_4D_D;
	PS_SET_BIN_REG_A_FROM_TH <= OUT_4F_C;
	PS_SET_BIN_REG_B4_DOT_B8 <= OUT_4H_K;


end;
