============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Mar 19 2025  11:25:36 am
  Module:                 mcrb
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (3198 ps) Setup Check with Pin skew_addr_cntr_reg[4]/CK->D
          Group: sclk
     Startpoint: (R) skew_addr_cntr_reg[0]/CK
          Clock: (R) sclk
       Endpoint: (F) skew_addr_cntr_reg[4]/D
          Clock: (R) sclk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     286                  
     Required Time:=    4714                  
      Launch Clock:-       0                  
         Data Path:-    1517                  
             Slack:=    3198                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  skew_addr_cntr_reg[0]/CK -       -      R     (arrival)      6    -     0     0       0    (-,-) 
  skew_addr_cntr_reg[0]/Q  -       CK->Q  F     DFFR_X2        4  4.2    70   626     626    (-,-) 
  g420__2802/CO            -       B->CO  F     HA_X1          1  1.8    40   205     830    (-,-) 
  g416__3680/CO            -       A->CO  F     HA_X1          1  1.8    40   159     989    (-,-) 
  g409__4319/CO            -       A->CO  F     HA_X1          1  1.2    34   148    1137    (-,-) 
  g407__5107/Z             -       A->Z   F     XOR2_X1        1  0.7    50   218    1356    (-,-) 
  g405__2398/ZN            -       A1->ZN F     AND2_X2        1  1.1    30   161    1517    (-,-) 
  skew_addr_cntr_reg[4]/D  <<<     -      F     DFFR_X2        1    -     -     0    1517    (-,-) 
#--------------------------------------------------------------------------------------------------

