#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f92a7904db0 .scope module, "memory_access_register_tb" "memory_access_register_tb" 2 4;
 .timescale -9 -9;
v0x600000568240_0 .net "access_count_out", 15 0, v0x600000568000_0;  1 drivers
v0x6000005682d0_0 .var "clk", 0 0;
v0x600000568360_0 .var "count_access", 0 0;
v0x6000005683f0_0 .var "reset", 0 0;
E_0x600002268000 .event posedge, v0x600000568090_0;
S_0x7f92a7a04080 .scope module, "dut" "memory_access_register" 2 11, 3 1 0, S_0x7f92a7904db0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "count_access";
    .port_info 3 /OUTPUT 16 "access_count_out";
v0x600000568000_0 .var "access_count_out", 15 0;
v0x600000568090_0 .net "clk", 0 0, v0x6000005682d0_0;  1 drivers
v0x600000568120_0 .net "count_access", 0 0, v0x600000568360_0;  1 drivers
v0x6000005681b0_0 .net "reset", 0 0, v0x6000005683f0_0;  1 drivers
E_0x600002260000 .event posedge, v0x6000005681b0_0, v0x600000568090_0;
    .scope S_0x7f92a7a04080;
T_0 ;
    %wait E_0x600002260000;
    %load/vec4 v0x6000005681b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000568000_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600000568120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x600000568000_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600000568000_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f92a7904db0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000005682d0_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v0x6000005682d0_0;
    %inv;
    %store/vec4 v0x6000005682d0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x7f92a7904db0;
T_2 ;
    %vpi_call 2 25 "$dumpfile", "memory_access_register_tb.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f92a7904db0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000005683f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000005683f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000568360_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000568360_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000568360_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000568360_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000568360_0, 0, 1;
    %delay 10, 0;
    %delay 60, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7f92a7904db0;
T_3 ;
    %wait E_0x600002268000;
    %vpi_call 2 48 "$display", "Time: %d, clk: %b, reset: %b, count_access: %b, access_count_out: %d", $time, v0x6000005682d0_0, v0x6000005683f0_0, v0x600000568360_0, v0x600000568240_0 {0 0 0};
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "memory_access_register_tb.v";
    "./memory_access_register.v";
