{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746601642869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746601642870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  7 09:07:22 2025 " "Processing started: Wed May  7 09:07:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746601642870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746601642870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lock -c lockey " "Command: quartus_map --read_settings_files=on --write_settings_files=off lock -c lockey" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746601642870 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746601643257 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746601643257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lockey_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lockey_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lockey_toplevel-behavioral " "Found design unit 1: lockey_toplevel-behavioral" {  } { { "lockey_toplevel.vhd" "" { Text "/home/rozenn/TP_FPGA/TP4/lockey_toplevel.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746601649122 ""} { "Info" "ISGN_ENTITY_NAME" "1 lockey_toplevel " "Found entity 1: lockey_toplevel" {  } { { "lockey_toplevel.vhd" "" { Text "/home/rozenn/TP_FPGA/TP4/lockey_toplevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746601649122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746601649122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writing_code.vhd 2 1 " "Found 2 design units, including 1 entities, in source file writing_code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 writing_code-behavioral " "Found design unit 1: writing_code-behavioral" {  } { { "writing_code.vhd" "" { Text "/home/rozenn/TP_FPGA/TP4/writing_code.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746601649123 ""} { "Info" "ISGN_ENTITY_NAME" "1 writing_code " "Found entity 1: writing_code" {  } { { "writing_code.vhd" "" { Text "/home/rozenn/TP_FPGA/TP4/writing_code.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746601649123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746601649123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-behavioral " "Found design unit 1: toplevel-behavioral" {  } { { "top_level.vhd" "" { Text "/home/rozenn/TP_FPGA/TP4/top_level.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746601649123 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "top_level.vhd" "" { Text "/home/rozenn/TP_FPGA/TP4/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746601649123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746601649123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "/home/rozenn/TP_FPGA/TP4/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746601649124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746601649124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_idle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_idle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_idle-behavioral " "Found design unit 1: clock_idle-behavioral" {  } { { "clock_idle.vhd" "" { Text "/home/rozenn/TP_FPGA/TP4/clock_idle.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746601649124 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_idle " "Found entity 1: clock_idle" {  } { { "clock_idle.vhd" "" { Text "/home/rozenn/TP_FPGA/TP4/clock_idle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746601649124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746601649124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_clock_idle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_clock_idle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_clock_idle-tb " "Found design unit 1: tb_clock_idle-tb" {  } { { "tb_clock_idle.vhd" "" { Text "/home/rozenn/TP_FPGA/TP4/tb_clock_idle.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746601649125 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_clock_idle " "Found entity 1: tb_clock_idle" {  } { { "tb_clock_idle.vhd" "" { Text "/home/rozenn/TP_FPGA/TP4/tb_clock_idle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746601649125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746601649125 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "top_level " "Top-level design entity \"top_level\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1746601649163 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746601649248 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May  7 09:07:29 2025 " "Processing ended: Wed May  7 09:07:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746601649248 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746601649248 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746601649248 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746601649248 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746601649850 ""}
