// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "08/30/2024 21:07:35"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module NivelRT (
	DataIn,
	clk,
	reset,
	v,
	c,
	z,
	n,
	DataOut,
	R10,
	R1,
	R2,
	R3);
input 	[7:0] DataIn;
input 	clk;
input 	reset;
output 	v;
output 	c;
output 	z;
output 	n;
output 	[7:0] DataOut;
output 	[7:0] R10;
output 	[7:0] R1;
output 	[7:0] R2;
output 	[7:0] R3;

// Design Ports Information
// v	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// z	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// n	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R10[0]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R10[1]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R10[2]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R10[3]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R10[4]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R10[5]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R10[6]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R10[7]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[0]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[1]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[2]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[3]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[4]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[5]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[6]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[7]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[0]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[1]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[2]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[3]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[4]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[5]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[7]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R3[0]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R3[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R3[2]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R3[3]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R3[4]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R3[5]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R3[6]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R3[7]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataIn[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \DATAPATH0|MUXB|Mux2~2_combout ;
wire \DATAPATH0|MUXB|Mux3~2_combout ;
wire \DATAPATH0|MUXB|Mux4~2_combout ;
wire \FSM1|WideOr2~0_combout ;
wire \DATAPATH0|ALU|Equal0~6_combout ;
wire \DATAPATH0|ALU|Mux1~3_combout ;
wire \FSM1|state.S0~feeder_combout ;
wire \reset~combout ;
wire \FSM1|state.S0~regout ;
wire \FSM1|state.S1~0_combout ;
wire \FSM1|state.S1~regout ;
wire \FSM1|state.S2~regout ;
wire \FSM1|WideOr0~combout ;
wire \DATAPATH0|DEC|Mux6~1_combout ;
wire \DATAPATH0|DEC|Mux7~0_combout ;
wire \DATAPATH0|MUXA|Mux1~2_combout ;
wire \DATAPATH0|MUXA|Mux1~3_combout ;
wire \FSM1|CONTROL[6]~0_combout ;
wire \DATAPATH0|MUXB|Mux2~3_combout ;
wire \DATAPATH0|MUXB|Mux3~3_combout ;
wire \DATAPATH0|MUXA|Mux4~2_combout ;
wire \DATAPATH0|MUXA|Mux4~3_combout ;
wire \DATAPATH0|MUXA|Mux5~2_combout ;
wire \DATAPATH0|MUXA|Mux5~3_combout ;
wire \DATAPATH0|DEC|Mux6~0_combout ;
wire \DATAPATH0|MUXA|Mux6~2_combout ;
wire \DATAPATH0|MUXA|Mux6~3_combout ;
wire \DATAPATH0|MUXB|Mux7~4_combout ;
wire \DATAPATH0|ALU|Mux7~0_combout ;
wire \DATAPATH0|MUX_FINAL|Y[0]~6_combout ;
wire \DATAPATH0|Re2|Q[0]~feeder_combout ;
wire \DATAPATH0|MUXB|Mux7~5_combout ;
wire \DATAPATH0|MUXA|Mux7~2_combout ;
wire \DATAPATH0|MUXA|Mux7~3_combout ;
wire \DATAPATH0|ALU|Mux6~0_combout ;
wire \DATAPATH0|ALU|Mux6~1_combout ;
wire \DATAPATH0|MUX_FINAL|Y[1]~5_combout ;
wire \DATAPATH0|Re2|Q[1]~feeder_combout ;
wire \DATAPATH0|MUXB|Mux6~2_combout ;
wire \DATAPATH0|MUXB|Mux6~3_combout ;
wire \FSM1|WideOr1~0_combout ;
wire \DATAPATH0|ALU|G1:1:Mx|cout~0_combout ;
wire \DATAPATH0|ALU|G1:1:Mx|cout~1_combout ;
wire \DATAPATH0|ALU|G1:2:Mx|s~combout ;
wire \DATAPATH0|ALU|Mux5~0_combout ;
wire \DATAPATH0|MUX_FINAL|Y[2]~4_combout ;
wire \DATAPATH0|Re1|Q[2]~feeder_combout ;
wire \DATAPATH0|MUXB|Mux5~2_combout ;
wire \DATAPATH0|MUXB|Mux5~3_combout ;
wire \DATAPATH0|ALU|G1:2:Mx|cout~0_combout ;
wire \DATAPATH0|ALU|G1:3:Mx|s~combout ;
wire \DATAPATH0|ALU|Mux4~0_combout ;
wire \DATAPATH0|MUX_FINAL|Y[3]~3_combout ;
wire \DATAPATH0|MUXB|Mux4~3_combout ;
wire \DATAPATH0|ALU|G1:3:Mx|cout~0_combout ;
wire \DATAPATH0|ALU|G1:4:Mx|s~combout ;
wire \DATAPATH0|ALU|Mux3~0_combout ;
wire \DATAPATH0|MUX_FINAL|Y[4]~2_combout ;
wire \DATAPATH0|Re0|Q[4]~feeder_combout ;
wire \DATAPATH0|MUXA|Mux3~2_combout ;
wire \DATAPATH0|MUXA|Mux3~3_combout ;
wire \DATAPATH0|ALU|G1:4:Mx|cout~0_combout ;
wire \DATAPATH0|ALU|G1:5:Mx|s~combout ;
wire \DATAPATH0|ALU|Mux2~0_combout ;
wire \DATAPATH0|MUX_FINAL|Y[5]~1_combout ;
wire \DATAPATH0|Re2|Q[5]~feeder_combout ;
wire \DATAPATH0|MUXA|Mux2~2_combout ;
wire \DATAPATH0|MUXA|Mux2~3_combout ;
wire \DATAPATH0|ALU|G1:5:Mx|cout~0_combout ;
wire \DATAPATH0|ALU|Mux1~2_combout ;
wire \DATAPATH0|MUX_FINAL|Y[6]~0_combout ;
wire \DATAPATH0|Re1|Q[3]~feeder_combout ;
wire \DATAPATH0|ALU|Equal0~5_combout ;
wire \DATAPATH0|ALU|Equal0~7_combout ;
wire \FSM1|Selector0~0_combout ;
wire \FSM1|state.S3~feeder_combout ;
wire \FSM1|state.S3~regout ;
wire \FSM1|state.S4~regout ;
wire \FSM1|state.S5~regout ;
wire \FSM1|state.S6~0_combout ;
wire \FSM1|state.S6~regout ;
wire \DATAPATH0|ALU|Mux0~3_combout ;
wire \DATAPATH0|MUXA|Mux0~2_combout ;
wire \DATAPATH0|MUXA|Mux0~3_combout ;
wire \DATAPATH0|MUXB|Mux1~2_combout ;
wire \DATAPATH0|MUXB|Mux1~3_combout ;
wire \DATAPATH0|ALU|G1:6:Mx|cout~0_combout ;
wire \DATAPATH0|ALU|Mux0~2_combout ;
wire \DATAPATH0|MUX_FINAL|Y[7]~7_combout ;
wire \DATAPATH0|MUXB|Mux0~2_combout ;
wire \DATAPATH0|MUXB|Mux0~3_combout ;
wire \DATAPATH0|ALU|v~combout ;
wire \DATAPATH0|ALU|G1:7:Mx|cout~0_combout ;
wire \DATAPATH0|ALU|Equal0~0_combout ;
wire \DATAPATH0|ALU|Equal0~1_combout ;
wire \DATAPATH0|ALU|Equal0~2_combout ;
wire \DATAPATH0|ALU|Equal0~3_combout ;
wire \DATAPATH0|ALU|Equal0~4_combout ;
wire \DATAPATH0|MUXB|Mux7~6_combout ;
wire \clk~combout ;
wire \DATAPATH0|Re1|Q[7]~feeder_combout ;
wire \DATAPATH0|DEC|Mux6~2_combout ;
wire \DATAPATH0|Re3|Q[4]~feeder_combout ;
wire \DATAPATH0|Re3|Q[5]~feeder_combout ;
wire \DATAPATH0|Re3|Q[6]~feeder_combout ;
wire \DATAPATH0|Re3|Q[7]~feeder_combout ;
wire [7:0] \DataIn~combout ;
wire [7:0] \DATAPATH0|Re0|Q ;
wire [7:0] \DATAPATH0|Re3|Q ;
wire [7:0] \DATAPATH0|Re2|Q ;
wire [7:0] \DATAPATH0|Re1|Q ;


// Location: LCCOMB_X2_Y12_N24
cycloneii_lcell_comb \DATAPATH0|MUXB|Mux2~2 (
// Equation(s):
// \DATAPATH0|MUXB|Mux2~2_combout  = (\FSM1|state.S4~regout  & (((\DATAPATH0|Re1|Q [5])))) # (!\FSM1|state.S4~regout  & ((\FSM1|state.S5~regout  & ((\DATAPATH0|Re1|Q [5]))) # (!\FSM1|state.S5~regout  & (\DATAPATH0|Re0|Q [5]))))

	.dataa(\DATAPATH0|Re0|Q [5]),
	.datab(\DATAPATH0|Re1|Q [5]),
	.datac(\FSM1|state.S4~regout ),
	.datad(\FSM1|state.S5~regout ),
	.cin(gnd),
	.combout(\DATAPATH0|MUXB|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXB|Mux2~2 .lut_mask = 16'hCCCA;
defparam \DATAPATH0|MUXB|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N12
cycloneii_lcell_comb \DATAPATH0|MUXB|Mux3~2 (
// Equation(s):
// \DATAPATH0|MUXB|Mux3~2_combout  = (\FSM1|state.S5~regout  & (((\DATAPATH0|Re1|Q [4])))) # (!\FSM1|state.S5~regout  & ((\FSM1|state.S4~regout  & (\DATAPATH0|Re1|Q [4])) # (!\FSM1|state.S4~regout  & ((\DATAPATH0|Re0|Q [4])))))

	.dataa(\FSM1|state.S5~regout ),
	.datab(\FSM1|state.S4~regout ),
	.datac(\DATAPATH0|Re1|Q [4]),
	.datad(\DATAPATH0|Re0|Q [4]),
	.cin(gnd),
	.combout(\DATAPATH0|MUXB|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXB|Mux3~2 .lut_mask = 16'hF1E0;
defparam \DATAPATH0|MUXB|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N6
cycloneii_lcell_comb \DATAPATH0|MUXB|Mux4~2 (
// Equation(s):
// \DATAPATH0|MUXB|Mux4~2_combout  = (\FSM1|state.S4~regout  & (((\DATAPATH0|Re1|Q [3])))) # (!\FSM1|state.S4~regout  & ((\FSM1|state.S5~regout  & ((\DATAPATH0|Re1|Q [3]))) # (!\FSM1|state.S5~regout  & (\DATAPATH0|Re0|Q [3]))))

	.dataa(\FSM1|state.S4~regout ),
	.datab(\FSM1|state.S5~regout ),
	.datac(\DATAPATH0|Re0|Q [3]),
	.datad(\DATAPATH0|Re1|Q [3]),
	.cin(gnd),
	.combout(\DATAPATH0|MUXB|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXB|Mux4~2 .lut_mask = 16'hFE10;
defparam \DATAPATH0|MUXB|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N26
cycloneii_lcell_comb \FSM1|WideOr2~0 (
// Equation(s):
// \FSM1|WideOr2~0_combout  = (\FSM1|state.S3~regout ) # ((\FSM1|state.S6~regout ) # (\FSM1|state.S1~regout ))

	.dataa(\FSM1|state.S3~regout ),
	.datab(\FSM1|state.S6~regout ),
	.datac(vcc),
	.datad(\FSM1|state.S1~regout ),
	.cin(gnd),
	.combout(\FSM1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM1|WideOr2~0 .lut_mask = 16'hFFEE;
defparam \FSM1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N30
cycloneii_lcell_comb \DATAPATH0|ALU|Equal0~6 (
// Equation(s):
// \DATAPATH0|ALU|Equal0~6_combout  = (\DATAPATH0|Re1|Q [5]) # ((\DATAPATH0|Re1|Q [7]) # (\DATAPATH0|Re1|Q [1]))

	.dataa(\DATAPATH0|Re1|Q [5]),
	.datab(\DATAPATH0|Re1|Q [7]),
	.datac(\DATAPATH0|Re1|Q [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|Equal0~6 .lut_mask = 16'hFEFE;
defparam \DATAPATH0|ALU|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N18
cycloneii_lcell_comb \DATAPATH0|ALU|Mux1~3 (
// Equation(s):
// \DATAPATH0|ALU|Mux1~3_combout  = \DATAPATH0|MUXB|Mux1~3_combout  $ (((\FSM1|state.S4~regout ) # ((\FSM1|state.S6~regout ) # (\FSM1|state.S5~regout ))))

	.dataa(\FSM1|state.S4~regout ),
	.datab(\FSM1|state.S6~regout ),
	.datac(\FSM1|state.S5~regout ),
	.datad(\DATAPATH0|MUXB|Mux1~3_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|Mux1~3 .lut_mask = 16'h01FE;
defparam \DATAPATH0|ALU|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N28
cycloneii_lcell_comb \FSM1|state.S0~feeder (
// Equation(s):
// \FSM1|state.S0~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\FSM1|state.S0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSM1|state.S0~feeder .lut_mask = 16'hFFFF;
defparam \FSM1|state.S0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y12_N29
cycloneii_lcell_ff \FSM1|state.S0 (
	.clk(\clk~combout ),
	.datain(\FSM1|state.S0~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FSM1|state.S0~regout ));

// Location: LCCOMB_X1_Y12_N8
cycloneii_lcell_comb \FSM1|state.S1~0 (
// Equation(s):
// \FSM1|state.S1~0_combout  = !\FSM1|state.S0~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FSM1|state.S0~regout ),
	.cin(gnd),
	.combout(\FSM1|state.S1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM1|state.S1~0 .lut_mask = 16'h00FF;
defparam \FSM1|state.S1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N9
cycloneii_lcell_ff \FSM1|state.S1 (
	.clk(\clk~combout ),
	.datain(\FSM1|state.S1~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FSM1|state.S1~regout ));

// Location: LCFF_X1_Y12_N15
cycloneii_lcell_ff \FSM1|state.S2 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\FSM1|state.S1~regout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FSM1|state.S2~regout ));

// Location: LCCOMB_X1_Y12_N26
cycloneii_lcell_comb \FSM1|WideOr0 (
// Equation(s):
// \FSM1|WideOr0~combout  = ((\FSM1|state.S2~regout ) # (\FSM1|state.S1~regout )) # (!\FSM1|state.S0~regout )

	.dataa(\FSM1|state.S0~regout ),
	.datab(\FSM1|state.S2~regout ),
	.datac(vcc),
	.datad(\FSM1|state.S1~regout ),
	.cin(gnd),
	.combout(\FSM1|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \FSM1|WideOr0 .lut_mask = 16'hFFDD;
defparam \FSM1|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[7]));
// synopsys translate_off
defparam \DataIn[7]~I .input_async_reset = "none";
defparam \DataIn[7]~I .input_power_up = "low";
defparam \DataIn[7]~I .input_register_mode = "none";
defparam \DataIn[7]~I .input_sync_reset = "none";
defparam \DataIn[7]~I .oe_async_reset = "none";
defparam \DataIn[7]~I .oe_power_up = "low";
defparam \DataIn[7]~I .oe_register_mode = "none";
defparam \DataIn[7]~I .oe_sync_reset = "none";
defparam \DataIn[7]~I .operation_mode = "input";
defparam \DataIn[7]~I .output_async_reset = "none";
defparam \DataIn[7]~I .output_power_up = "low";
defparam \DataIn[7]~I .output_register_mode = "none";
defparam \DataIn[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[6]));
// synopsys translate_off
defparam \DataIn[6]~I .input_async_reset = "none";
defparam \DataIn[6]~I .input_power_up = "low";
defparam \DataIn[6]~I .input_register_mode = "none";
defparam \DataIn[6]~I .input_sync_reset = "none";
defparam \DataIn[6]~I .oe_async_reset = "none";
defparam \DataIn[6]~I .oe_power_up = "low";
defparam \DataIn[6]~I .oe_register_mode = "none";
defparam \DataIn[6]~I .oe_sync_reset = "none";
defparam \DataIn[6]~I .operation_mode = "input";
defparam \DataIn[6]~I .output_async_reset = "none";
defparam \DataIn[6]~I .output_power_up = "low";
defparam \DataIn[6]~I .output_register_mode = "none";
defparam \DataIn[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N2
cycloneii_lcell_comb \DATAPATH0|DEC|Mux6~1 (
// Equation(s):
// \DATAPATH0|DEC|Mux6~1_combout  = (\FSM1|WideOr2~0_combout  & (!\FSM1|state.S5~regout  & (!\FSM1|state.S1~regout  & !\FSM1|state.S2~regout )))

	.dataa(\FSM1|WideOr2~0_combout ),
	.datab(\FSM1|state.S5~regout ),
	.datac(\FSM1|state.S1~regout ),
	.datad(\FSM1|state.S2~regout ),
	.cin(gnd),
	.combout(\DATAPATH0|DEC|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|DEC|Mux6~1 .lut_mask = 16'h0002;
defparam \DATAPATH0|DEC|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y12_N21
cycloneii_lcell_ff \DATAPATH0|Re2|Q[6] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\DATAPATH0|MUX_FINAL|Y[6]~0_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAPATH0|DEC|Mux6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re2|Q [6]));

// Location: LCCOMB_X2_Y12_N18
cycloneii_lcell_comb \DATAPATH0|DEC|Mux7~0 (
// Equation(s):
// \DATAPATH0|DEC|Mux7~0_combout  = (\FSM1|state.S4~regout ) # (!\FSM1|state.S0~regout )

	.dataa(\FSM1|state.S4~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\FSM1|state.S0~regout ),
	.cin(gnd),
	.combout(\DATAPATH0|DEC|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|DEC|Mux7~0 .lut_mask = 16'hAAFF;
defparam \DATAPATH0|DEC|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y12_N13
cycloneii_lcell_ff \DATAPATH0|Re0|Q[6] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\DATAPATH0|MUX_FINAL|Y[6]~0_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAPATH0|DEC|Mux7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re0|Q [6]));

// Location: LCCOMB_X3_Y12_N0
cycloneii_lcell_comb \DATAPATH0|MUXA|Mux1~2 (
// Equation(s):
// \DATAPATH0|MUXA|Mux1~2_combout  = (!\FSM1|state.S5~regout  & ((\FSM1|state.S6~regout  & (\DATAPATH0|Re2|Q [6])) # (!\FSM1|state.S6~regout  & ((\DATAPATH0|Re0|Q [6])))))

	.dataa(\FSM1|state.S5~regout ),
	.datab(\FSM1|state.S6~regout ),
	.datac(\DATAPATH0|Re2|Q [6]),
	.datad(\DATAPATH0|Re0|Q [6]),
	.cin(gnd),
	.combout(\DATAPATH0|MUXA|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXA|Mux1~2 .lut_mask = 16'h5140;
defparam \DATAPATH0|MUXA|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N8
cycloneii_lcell_comb \DATAPATH0|MUXA|Mux1~3 (
// Equation(s):
// \DATAPATH0|MUXA|Mux1~3_combout  = (\DATAPATH0|MUXA|Mux1~2_combout ) # ((\DATAPATH0|Re1|Q [6] & \FSM1|state.S5~regout ))

	.dataa(\DATAPATH0|Re1|Q [6]),
	.datab(\FSM1|state.S5~regout ),
	.datac(vcc),
	.datad(\DATAPATH0|MUXA|Mux1~2_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|MUXA|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXA|Mux1~3 .lut_mask = 16'hFF88;
defparam \DATAPATH0|MUXA|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[5]));
// synopsys translate_off
defparam \DataIn[5]~I .input_async_reset = "none";
defparam \DataIn[5]~I .input_power_up = "low";
defparam \DataIn[5]~I .input_register_mode = "none";
defparam \DataIn[5]~I .input_sync_reset = "none";
defparam \DataIn[5]~I .oe_async_reset = "none";
defparam \DataIn[5]~I .oe_power_up = "low";
defparam \DataIn[5]~I .oe_register_mode = "none";
defparam \DataIn[5]~I .oe_sync_reset = "none";
defparam \DataIn[5]~I .operation_mode = "input";
defparam \DataIn[5]~I .output_async_reset = "none";
defparam \DataIn[5]~I .output_power_up = "low";
defparam \DataIn[5]~I .output_register_mode = "none";
defparam \DataIn[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N16
cycloneii_lcell_comb \FSM1|CONTROL[6]~0 (
// Equation(s):
// \FSM1|CONTROL[6]~0_combout  = (!\FSM1|state.S4~regout  & !\FSM1|state.S5~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FSM1|state.S4~regout ),
	.datad(\FSM1|state.S5~regout ),
	.cin(gnd),
	.combout(\FSM1|CONTROL[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM1|CONTROL[6]~0 .lut_mask = 16'h000F;
defparam \FSM1|CONTROL[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N14
cycloneii_lcell_comb \DATAPATH0|MUXB|Mux2~3 (
// Equation(s):
// \DATAPATH0|MUXB|Mux2~3_combout  = (\FSM1|WideOr0~combout  & (\DATAPATH0|MUXB|Mux2~2_combout )) # (!\FSM1|WideOr0~combout  & (((\DATAPATH0|Re2|Q [5] & \FSM1|CONTROL[6]~0_combout ))))

	.dataa(\DATAPATH0|MUXB|Mux2~2_combout ),
	.datab(\DATAPATH0|Re2|Q [5]),
	.datac(\FSM1|WideOr0~combout ),
	.datad(\FSM1|CONTROL[6]~0_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|MUXB|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXB|Mux2~3 .lut_mask = 16'hACA0;
defparam \DATAPATH0|MUXB|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[4]));
// synopsys translate_off
defparam \DataIn[4]~I .input_async_reset = "none";
defparam \DataIn[4]~I .input_power_up = "low";
defparam \DataIn[4]~I .input_register_mode = "none";
defparam \DataIn[4]~I .input_sync_reset = "none";
defparam \DataIn[4]~I .oe_async_reset = "none";
defparam \DataIn[4]~I .oe_power_up = "low";
defparam \DataIn[4]~I .oe_register_mode = "none";
defparam \DataIn[4]~I .oe_sync_reset = "none";
defparam \DataIn[4]~I .operation_mode = "input";
defparam \DataIn[4]~I .output_async_reset = "none";
defparam \DataIn[4]~I .output_power_up = "low";
defparam \DataIn[4]~I .output_register_mode = "none";
defparam \DataIn[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N0
cycloneii_lcell_comb \DATAPATH0|MUXB|Mux3~3 (
// Equation(s):
// \DATAPATH0|MUXB|Mux3~3_combout  = (\FSM1|WideOr0~combout  & (\DATAPATH0|MUXB|Mux3~2_combout )) # (!\FSM1|WideOr0~combout  & (((\DATAPATH0|Re2|Q [4] & \FSM1|CONTROL[6]~0_combout ))))

	.dataa(\DATAPATH0|MUXB|Mux3~2_combout ),
	.datab(\DATAPATH0|Re2|Q [4]),
	.datac(\FSM1|WideOr0~combout ),
	.datad(\FSM1|CONTROL[6]~0_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|MUXB|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXB|Mux3~3 .lut_mask = 16'hACA0;
defparam \DATAPATH0|MUXB|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[3]));
// synopsys translate_off
defparam \DataIn[3]~I .input_async_reset = "none";
defparam \DataIn[3]~I .input_power_up = "low";
defparam \DataIn[3]~I .input_register_mode = "none";
defparam \DataIn[3]~I .input_sync_reset = "none";
defparam \DataIn[3]~I .oe_async_reset = "none";
defparam \DataIn[3]~I .oe_power_up = "low";
defparam \DataIn[3]~I .oe_register_mode = "none";
defparam \DataIn[3]~I .oe_sync_reset = "none";
defparam \DataIn[3]~I .operation_mode = "input";
defparam \DataIn[3]~I .output_async_reset = "none";
defparam \DataIn[3]~I .output_power_up = "low";
defparam \DataIn[3]~I .output_register_mode = "none";
defparam \DataIn[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X3_Y12_N25
cycloneii_lcell_ff \DATAPATH0|Re0|Q[3] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\DATAPATH0|MUX_FINAL|Y[3]~3_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAPATH0|DEC|Mux7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re0|Q [3]));

// Location: LCCOMB_X3_Y12_N20
cycloneii_lcell_comb \DATAPATH0|MUXA|Mux4~2 (
// Equation(s):
// \DATAPATH0|MUXA|Mux4~2_combout  = (!\FSM1|state.S5~regout  & ((\FSM1|state.S6~regout  & ((\DATAPATH0|Re2|Q [3]))) # (!\FSM1|state.S6~regout  & (\DATAPATH0|Re0|Q [3]))))

	.dataa(\FSM1|state.S5~regout ),
	.datab(\FSM1|state.S6~regout ),
	.datac(\DATAPATH0|Re0|Q [3]),
	.datad(\DATAPATH0|Re2|Q [3]),
	.cin(gnd),
	.combout(\DATAPATH0|MUXA|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXA|Mux4~2 .lut_mask = 16'h5410;
defparam \DATAPATH0|MUXA|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N30
cycloneii_lcell_comb \DATAPATH0|MUXA|Mux4~3 (
// Equation(s):
// \DATAPATH0|MUXA|Mux4~3_combout  = (\DATAPATH0|MUXA|Mux4~2_combout ) # ((\DATAPATH0|Re1|Q [3] & \FSM1|state.S5~regout ))

	.dataa(\DATAPATH0|Re1|Q [3]),
	.datab(vcc),
	.datac(\DATAPATH0|MUXA|Mux4~2_combout ),
	.datad(\FSM1|state.S5~regout ),
	.cin(gnd),
	.combout(\DATAPATH0|MUXA|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXA|Mux4~3 .lut_mask = 16'hFAF0;
defparam \DATAPATH0|MUXA|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[2]));
// synopsys translate_off
defparam \DataIn[2]~I .input_async_reset = "none";
defparam \DataIn[2]~I .input_power_up = "low";
defparam \DataIn[2]~I .input_register_mode = "none";
defparam \DataIn[2]~I .input_sync_reset = "none";
defparam \DataIn[2]~I .oe_async_reset = "none";
defparam \DataIn[2]~I .oe_power_up = "low";
defparam \DataIn[2]~I .oe_register_mode = "none";
defparam \DataIn[2]~I .oe_sync_reset = "none";
defparam \DataIn[2]~I .operation_mode = "input";
defparam \DataIn[2]~I .output_async_reset = "none";
defparam \DataIn[2]~I .output_power_up = "low";
defparam \DataIn[2]~I .output_register_mode = "none";
defparam \DataIn[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X3_Y12_N9
cycloneii_lcell_ff \DATAPATH0|Re0|Q[2] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\DATAPATH0|MUX_FINAL|Y[2]~4_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAPATH0|DEC|Mux7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re0|Q [2]));

// Location: LCCOMB_X3_Y12_N26
cycloneii_lcell_comb \DATAPATH0|MUXA|Mux5~2 (
// Equation(s):
// \DATAPATH0|MUXA|Mux5~2_combout  = (!\FSM1|state.S5~regout  & ((\FSM1|state.S6~regout  & ((\DATAPATH0|Re2|Q [2]))) # (!\FSM1|state.S6~regout  & (\DATAPATH0|Re0|Q [2]))))

	.dataa(\FSM1|state.S5~regout ),
	.datab(\FSM1|state.S6~regout ),
	.datac(\DATAPATH0|Re0|Q [2]),
	.datad(\DATAPATH0|Re2|Q [2]),
	.cin(gnd),
	.combout(\DATAPATH0|MUXA|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXA|Mux5~2 .lut_mask = 16'h5410;
defparam \DATAPATH0|MUXA|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N24
cycloneii_lcell_comb \DATAPATH0|MUXA|Mux5~3 (
// Equation(s):
// \DATAPATH0|MUXA|Mux5~3_combout  = (\DATAPATH0|MUXA|Mux5~2_combout ) # ((\DATAPATH0|Re1|Q [2] & \FSM1|state.S5~regout ))

	.dataa(\DATAPATH0|Re1|Q [2]),
	.datab(\FSM1|state.S5~regout ),
	.datac(vcc),
	.datad(\DATAPATH0|MUXA|Mux5~2_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|MUXA|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXA|Mux5~3 .lut_mask = 16'hFF88;
defparam \DATAPATH0|MUXA|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[1]));
// synopsys translate_off
defparam \DataIn[1]~I .input_async_reset = "none";
defparam \DataIn[1]~I .input_power_up = "low";
defparam \DataIn[1]~I .input_register_mode = "none";
defparam \DataIn[1]~I .input_sync_reset = "none";
defparam \DataIn[1]~I .oe_async_reset = "none";
defparam \DataIn[1]~I .oe_power_up = "low";
defparam \DataIn[1]~I .oe_register_mode = "none";
defparam \DataIn[1]~I .oe_sync_reset = "none";
defparam \DataIn[1]~I .operation_mode = "input";
defparam \DataIn[1]~I .output_async_reset = "none";
defparam \DataIn[1]~I .output_power_up = "low";
defparam \DataIn[1]~I .output_register_mode = "none";
defparam \DataIn[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N20
cycloneii_lcell_comb \DATAPATH0|DEC|Mux6~0 (
// Equation(s):
// \DATAPATH0|DEC|Mux6~0_combout  = (!\FSM1|WideOr2~0_combout  & ((\FSM1|state.S5~regout ) # ((\FSM1|state.S1~regout ) # (\FSM1|state.S2~regout ))))

	.dataa(\FSM1|WideOr2~0_combout ),
	.datab(\FSM1|state.S5~regout ),
	.datac(\FSM1|state.S1~regout ),
	.datad(\FSM1|state.S2~regout ),
	.cin(gnd),
	.combout(\DATAPATH0|DEC|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|DEC|Mux6~0 .lut_mask = 16'h5554;
defparam \DATAPATH0|DEC|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y11_N9
cycloneii_lcell_ff \DATAPATH0|Re1|Q[1] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\DATAPATH0|MUX_FINAL|Y[1]~5_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAPATH0|DEC|Mux6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re1|Q [1]));

// Location: LCCOMB_X3_Y11_N30
cycloneii_lcell_comb \DATAPATH0|MUXA|Mux6~2 (
// Equation(s):
// \DATAPATH0|MUXA|Mux6~2_combout  = (!\FSM1|state.S5~regout  & ((\FSM1|state.S6~regout  & ((\DATAPATH0|Re2|Q [1]))) # (!\FSM1|state.S6~regout  & (\DATAPATH0|Re0|Q [1]))))

	.dataa(\DATAPATH0|Re0|Q [1]),
	.datab(\FSM1|state.S6~regout ),
	.datac(\DATAPATH0|Re2|Q [1]),
	.datad(\FSM1|state.S5~regout ),
	.cin(gnd),
	.combout(\DATAPATH0|MUXA|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXA|Mux6~2 .lut_mask = 16'h00E2;
defparam \DATAPATH0|MUXA|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N28
cycloneii_lcell_comb \DATAPATH0|MUXA|Mux6~3 (
// Equation(s):
// \DATAPATH0|MUXA|Mux6~3_combout  = (\DATAPATH0|MUXA|Mux6~2_combout ) # ((\FSM1|state.S5~regout  & \DATAPATH0|Re1|Q [1]))

	.dataa(vcc),
	.datab(\FSM1|state.S5~regout ),
	.datac(\DATAPATH0|Re1|Q [1]),
	.datad(\DATAPATH0|MUXA|Mux6~2_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|MUXA|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXA|Mux6~3 .lut_mask = 16'hFFC0;
defparam \DATAPATH0|MUXA|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[0]));
// synopsys translate_off
defparam \DataIn[0]~I .input_async_reset = "none";
defparam \DataIn[0]~I .input_power_up = "low";
defparam \DataIn[0]~I .input_register_mode = "none";
defparam \DataIn[0]~I .input_sync_reset = "none";
defparam \DataIn[0]~I .oe_async_reset = "none";
defparam \DataIn[0]~I .oe_power_up = "low";
defparam \DataIn[0]~I .oe_register_mode = "none";
defparam \DataIn[0]~I .oe_sync_reset = "none";
defparam \DataIn[0]~I .operation_mode = "input";
defparam \DataIn[0]~I .output_async_reset = "none";
defparam \DataIn[0]~I .output_power_up = "low";
defparam \DataIn[0]~I .output_register_mode = "none";
defparam \DataIn[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X4_Y11_N27
cycloneii_lcell_ff \DATAPATH0|Re1|Q[0] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\DATAPATH0|MUX_FINAL|Y[0]~6_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAPATH0|DEC|Mux6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re1|Q [0]));

// Location: LCCOMB_X4_Y12_N6
cycloneii_lcell_comb \DATAPATH0|MUXB|Mux7~4 (
// Equation(s):
// \DATAPATH0|MUXB|Mux7~4_combout  = (\DATAPATH0|Re1|Q [0] & ((\FSM1|state.S4~regout ) # (\FSM1|state.S5~regout )))

	.dataa(\FSM1|state.S4~regout ),
	.datab(vcc),
	.datac(\FSM1|state.S5~regout ),
	.datad(\DATAPATH0|Re1|Q [0]),
	.cin(gnd),
	.combout(\DATAPATH0|MUXB|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXB|Mux7~4 .lut_mask = 16'hFA00;
defparam \DATAPATH0|MUXB|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N16
cycloneii_lcell_comb \DATAPATH0|ALU|Mux7~0 (
// Equation(s):
// \DATAPATH0|ALU|Mux7~0_combout  = \DATAPATH0|MUXA|Mux7~3_combout  $ (((!\FSM1|state.S6~regout  & ((\DATAPATH0|MUXB|Mux7~4_combout ) # (\DATAPATH0|MUXB|Mux7~5_combout )))))

	.dataa(\DATAPATH0|MUXA|Mux7~3_combout ),
	.datab(\FSM1|state.S6~regout ),
	.datac(\DATAPATH0|MUXB|Mux7~4_combout ),
	.datad(\DATAPATH0|MUXB|Mux7~5_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|Mux7~0 .lut_mask = 16'h999A;
defparam \DATAPATH0|ALU|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N6
cycloneii_lcell_comb \DATAPATH0|MUX_FINAL|Y[0]~6 (
// Equation(s):
// \DATAPATH0|MUX_FINAL|Y[0]~6_combout  = (\FSM1|WideOr0~combout  & (\DataIn~combout [0])) # (!\FSM1|WideOr0~combout  & ((\DATAPATH0|ALU|Mux7~0_combout )))

	.dataa(vcc),
	.datab(\DataIn~combout [0]),
	.datac(\FSM1|WideOr0~combout ),
	.datad(\DATAPATH0|ALU|Mux7~0_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|MUX_FINAL|Y[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUX_FINAL|Y[0]~6 .lut_mask = 16'hCFC0;
defparam \DATAPATH0|MUX_FINAL|Y[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N14
cycloneii_lcell_comb \DATAPATH0|Re2|Q[0]~feeder (
// Equation(s):
// \DATAPATH0|Re2|Q[0]~feeder_combout  = \DATAPATH0|MUX_FINAL|Y[0]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAPATH0|MUX_FINAL|Y[0]~6_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|Re2|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|Re2|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \DATAPATH0|Re2|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y11_N15
cycloneii_lcell_ff \DATAPATH0|Re2|Q[0] (
	.clk(\clk~combout ),
	.datain(\DATAPATH0|Re2|Q[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAPATH0|DEC|Mux6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re2|Q [0]));

// Location: LCCOMB_X4_Y12_N24
cycloneii_lcell_comb \DATAPATH0|MUXB|Mux7~5 (
// Equation(s):
// \DATAPATH0|MUXB|Mux7~5_combout  = (\FSM1|CONTROL[6]~0_combout  & ((\FSM1|WideOr0~combout  & (\DATAPATH0|Re0|Q [0])) # (!\FSM1|WideOr0~combout  & ((\DATAPATH0|Re2|Q [0]))))) # (!\FSM1|CONTROL[6]~0_combout  & (((!\FSM1|WideOr0~combout ))))

	.dataa(\DATAPATH0|Re0|Q [0]),
	.datab(\DATAPATH0|Re2|Q [0]),
	.datac(\FSM1|CONTROL[6]~0_combout ),
	.datad(\FSM1|WideOr0~combout ),
	.cin(gnd),
	.combout(\DATAPATH0|MUXB|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXB|Mux7~5 .lut_mask = 16'hA0CF;
defparam \DATAPATH0|MUXB|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N12
cycloneii_lcell_comb \DATAPATH0|MUXA|Mux7~2 (
// Equation(s):
// \DATAPATH0|MUXA|Mux7~2_combout  = (!\FSM1|state.S5~regout  & ((\FSM1|state.S6~regout  & ((\DATAPATH0|Re2|Q [0]))) # (!\FSM1|state.S6~regout  & (\DATAPATH0|Re0|Q [0]))))

	.dataa(\DATAPATH0|Re0|Q [0]),
	.datab(\FSM1|state.S6~regout ),
	.datac(\DATAPATH0|Re2|Q [0]),
	.datad(\FSM1|state.S5~regout ),
	.cin(gnd),
	.combout(\DATAPATH0|MUXA|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXA|Mux7~2 .lut_mask = 16'h00E2;
defparam \DATAPATH0|MUXA|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N2
cycloneii_lcell_comb \DATAPATH0|MUXA|Mux7~3 (
// Equation(s):
// \DATAPATH0|MUXA|Mux7~3_combout  = (\DATAPATH0|MUXA|Mux7~2_combout ) # ((\FSM1|state.S5~regout  & \DATAPATH0|Re1|Q [0]))

	.dataa(vcc),
	.datab(\FSM1|state.S5~regout ),
	.datac(\DATAPATH0|Re1|Q [0]),
	.datad(\DATAPATH0|MUXA|Mux7~2_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|MUXA|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXA|Mux7~3 .lut_mask = 16'hFFC0;
defparam \DATAPATH0|MUXA|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N14
cycloneii_lcell_comb \DATAPATH0|ALU|Mux6~0 (
// Equation(s):
// \DATAPATH0|ALU|Mux6~0_combout  = (\DATAPATH0|MUXB|Mux7~5_combout  & (\FSM1|WideOr1~0_combout  $ (((\DATAPATH0|MUXA|Mux7~3_combout ))))) # (!\DATAPATH0|MUXB|Mux7~5_combout  & (\DATAPATH0|MUXB|Mux7~4_combout  & (\FSM1|WideOr1~0_combout  $ 
// (\DATAPATH0|MUXA|Mux7~3_combout ))))

	.dataa(\FSM1|WideOr1~0_combout ),
	.datab(\DATAPATH0|MUXB|Mux7~5_combout ),
	.datac(\DATAPATH0|MUXB|Mux7~4_combout ),
	.datad(\DATAPATH0|MUXA|Mux7~3_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|Mux6~0 .lut_mask = 16'h54A8;
defparam \DATAPATH0|ALU|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N28
cycloneii_lcell_comb \DATAPATH0|ALU|Mux6~1 (
// Equation(s):
// \DATAPATH0|ALU|Mux6~1_combout  = \DATAPATH0|MUXA|Mux6~3_combout  $ (((!\FSM1|state.S6~regout  & (\DATAPATH0|ALU|Mux6~0_combout  $ (\DATAPATH0|MUXB|Mux6~3_combout )))))

	.dataa(\FSM1|state.S6~regout ),
	.datab(\DATAPATH0|MUXA|Mux6~3_combout ),
	.datac(\DATAPATH0|ALU|Mux6~0_combout ),
	.datad(\DATAPATH0|MUXB|Mux6~3_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|Mux6~1 .lut_mask = 16'hC99C;
defparam \DATAPATH0|ALU|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N0
cycloneii_lcell_comb \DATAPATH0|MUX_FINAL|Y[1]~5 (
// Equation(s):
// \DATAPATH0|MUX_FINAL|Y[1]~5_combout  = (\FSM1|WideOr0~combout  & (\DataIn~combout [1])) # (!\FSM1|WideOr0~combout  & ((\DATAPATH0|ALU|Mux6~1_combout )))

	.dataa(vcc),
	.datab(\DataIn~combout [1]),
	.datac(\FSM1|WideOr0~combout ),
	.datad(\DATAPATH0|ALU|Mux6~1_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|MUX_FINAL|Y[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUX_FINAL|Y[1]~5 .lut_mask = 16'hCFC0;
defparam \DATAPATH0|MUX_FINAL|Y[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N20
cycloneii_lcell_comb \DATAPATH0|Re2|Q[1]~feeder (
// Equation(s):
// \DATAPATH0|Re2|Q[1]~feeder_combout  = \DATAPATH0|MUX_FINAL|Y[1]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAPATH0|MUX_FINAL|Y[1]~5_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|Re2|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|Re2|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \DATAPATH0|Re2|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y11_N21
cycloneii_lcell_ff \DATAPATH0|Re2|Q[1] (
	.clk(\clk~combout ),
	.datain(\DATAPATH0|Re2|Q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAPATH0|DEC|Mux6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re2|Q [1]));

// Location: LCFF_X3_Y12_N5
cycloneii_lcell_ff \DATAPATH0|Re0|Q[1] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\DATAPATH0|MUX_FINAL|Y[1]~5_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAPATH0|DEC|Mux7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re0|Q [1]));

// Location: LCCOMB_X3_Y12_N14
cycloneii_lcell_comb \DATAPATH0|MUXB|Mux6~2 (
// Equation(s):
// \DATAPATH0|MUXB|Mux6~2_combout  = (\FSM1|state.S4~regout  & (((\DATAPATH0|Re1|Q [1])))) # (!\FSM1|state.S4~regout  & ((\FSM1|state.S5~regout  & ((\DATAPATH0|Re1|Q [1]))) # (!\FSM1|state.S5~regout  & (\DATAPATH0|Re0|Q [1]))))

	.dataa(\FSM1|state.S4~regout ),
	.datab(\FSM1|state.S5~regout ),
	.datac(\DATAPATH0|Re0|Q [1]),
	.datad(\DATAPATH0|Re1|Q [1]),
	.cin(gnd),
	.combout(\DATAPATH0|MUXB|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXB|Mux6~2 .lut_mask = 16'hFE10;
defparam \DATAPATH0|MUXB|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N14
cycloneii_lcell_comb \DATAPATH0|MUXB|Mux6~3 (
// Equation(s):
// \DATAPATH0|MUXB|Mux6~3_combout  = (\FSM1|WideOr0~combout  & (((\DATAPATH0|MUXB|Mux6~2_combout )))) # (!\FSM1|WideOr0~combout  & (\FSM1|CONTROL[6]~0_combout  & (\DATAPATH0|Re2|Q [1])))

	.dataa(\FSM1|CONTROL[6]~0_combout ),
	.datab(\DATAPATH0|Re2|Q [1]),
	.datac(\FSM1|WideOr0~combout ),
	.datad(\DATAPATH0|MUXB|Mux6~2_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|MUXB|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXB|Mux6~3 .lut_mask = 16'hF808;
defparam \DATAPATH0|MUXB|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N10
cycloneii_lcell_comb \FSM1|WideOr1~0 (
// Equation(s):
// \FSM1|WideOr1~0_combout  = (\FSM1|state.S6~regout ) # ((\FSM1|state.S4~regout ) # (\FSM1|state.S5~regout ))

	.dataa(vcc),
	.datab(\FSM1|state.S6~regout ),
	.datac(\FSM1|state.S4~regout ),
	.datad(\FSM1|state.S5~regout ),
	.cin(gnd),
	.combout(\FSM1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM1|WideOr1~0 .lut_mask = 16'hFFFC;
defparam \FSM1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N8
cycloneii_lcell_comb \DATAPATH0|ALU|G1:1:Mx|cout~0 (
// Equation(s):
// \DATAPATH0|ALU|G1:1:Mx|cout~0_combout  = (\DATAPATH0|MUXB|Mux7~4_combout  & (((\DATAPATH0|MUXA|Mux7~3_combout )))) # (!\DATAPATH0|MUXB|Mux7~4_combout  & ((\DATAPATH0|MUXB|Mux7~5_combout  & ((\DATAPATH0|MUXA|Mux7~3_combout ))) # 
// (!\DATAPATH0|MUXB|Mux7~5_combout  & (\FSM1|WideOr1~0_combout ))))

	.dataa(\DATAPATH0|MUXB|Mux7~4_combout ),
	.datab(\FSM1|WideOr1~0_combout ),
	.datac(\DATAPATH0|MUXB|Mux7~5_combout ),
	.datad(\DATAPATH0|MUXA|Mux7~3_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|G1:1:Mx|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|G1:1:Mx|cout~0 .lut_mask = 16'hFE04;
defparam \DATAPATH0|ALU|G1:1:Mx|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N2
cycloneii_lcell_comb \DATAPATH0|ALU|G1:1:Mx|cout~1 (
// Equation(s):
// \DATAPATH0|ALU|G1:1:Mx|cout~1_combout  = (\DATAPATH0|ALU|G1:1:Mx|cout~0_combout  & ((\DATAPATH0|MUXA|Mux6~3_combout ) # (\FSM1|WideOr1~0_combout  $ (\DATAPATH0|MUXB|Mux6~3_combout )))) # (!\DATAPATH0|ALU|G1:1:Mx|cout~0_combout  & 
// (\DATAPATH0|MUXA|Mux6~3_combout  & (\FSM1|WideOr1~0_combout  $ (\DATAPATH0|MUXB|Mux6~3_combout ))))

	.dataa(\FSM1|WideOr1~0_combout ),
	.datab(\DATAPATH0|MUXB|Mux6~3_combout ),
	.datac(\DATAPATH0|ALU|G1:1:Mx|cout~0_combout ),
	.datad(\DATAPATH0|MUXA|Mux6~3_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|G1:1:Mx|cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|G1:1:Mx|cout~1 .lut_mask = 16'hF660;
defparam \DATAPATH0|ALU|G1:1:Mx|cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N20
cycloneii_lcell_comb \DATAPATH0|ALU|G1:2:Mx|s (
// Equation(s):
// \DATAPATH0|ALU|G1:2:Mx|s~combout  = \DATAPATH0|MUXA|Mux5~3_combout  $ (\DATAPATH0|ALU|G1:1:Mx|cout~1_combout  $ (\DATAPATH0|MUXB|Mux5~3_combout  $ (\FSM1|WideOr1~0_combout )))

	.dataa(\DATAPATH0|MUXA|Mux5~3_combout ),
	.datab(\DATAPATH0|ALU|G1:1:Mx|cout~1_combout ),
	.datac(\DATAPATH0|MUXB|Mux5~3_combout ),
	.datad(\FSM1|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|G1:2:Mx|s~combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|G1:2:Mx|s .lut_mask = 16'h6996;
defparam \DATAPATH0|ALU|G1:2:Mx|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N16
cycloneii_lcell_comb \DATAPATH0|ALU|Mux5~0 (
// Equation(s):
// \DATAPATH0|ALU|Mux5~0_combout  = (\FSM1|state.S6~regout  & (\DATAPATH0|MUXA|Mux5~3_combout )) # (!\FSM1|state.S6~regout  & ((\DATAPATH0|ALU|G1:2:Mx|s~combout )))

	.dataa(\FSM1|state.S6~regout ),
	.datab(\DATAPATH0|MUXA|Mux5~3_combout ),
	.datac(vcc),
	.datad(\DATAPATH0|ALU|G1:2:Mx|s~combout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|Mux5~0 .lut_mask = 16'hDD88;
defparam \DATAPATH0|ALU|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N14
cycloneii_lcell_comb \DATAPATH0|MUX_FINAL|Y[2]~4 (
// Equation(s):
// \DATAPATH0|MUX_FINAL|Y[2]~4_combout  = (\FSM1|WideOr0~combout  & (\DataIn~combout [2])) # (!\FSM1|WideOr0~combout  & ((\DATAPATH0|ALU|Mux5~0_combout )))

	.dataa(vcc),
	.datab(\DataIn~combout [2]),
	.datac(\DATAPATH0|ALU|Mux5~0_combout ),
	.datad(\FSM1|WideOr0~combout ),
	.cin(gnd),
	.combout(\DATAPATH0|MUX_FINAL|Y[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUX_FINAL|Y[2]~4 .lut_mask = 16'hCCF0;
defparam \DATAPATH0|MUX_FINAL|Y[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y12_N5
cycloneii_lcell_ff \DATAPATH0|Re2|Q[2] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\DATAPATH0|MUX_FINAL|Y[2]~4_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAPATH0|DEC|Mux6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re2|Q [2]));

// Location: LCCOMB_X2_Y12_N10
cycloneii_lcell_comb \DATAPATH0|Re1|Q[2]~feeder (
// Equation(s):
// \DATAPATH0|Re1|Q[2]~feeder_combout  = \DATAPATH0|MUX_FINAL|Y[2]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAPATH0|MUX_FINAL|Y[2]~4_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|Re1|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|Re1|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \DATAPATH0|Re1|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y12_N11
cycloneii_lcell_ff \DATAPATH0|Re1|Q[2] (
	.clk(\clk~combout ),
	.datain(\DATAPATH0|Re1|Q[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAPATH0|DEC|Mux6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re1|Q [2]));

// Location: LCCOMB_X3_Y12_N22
cycloneii_lcell_comb \DATAPATH0|MUXB|Mux5~2 (
// Equation(s):
// \DATAPATH0|MUXB|Mux5~2_combout  = (\FSM1|state.S4~regout  & (((\DATAPATH0|Re1|Q [2])))) # (!\FSM1|state.S4~regout  & ((\FSM1|state.S5~regout  & ((\DATAPATH0|Re1|Q [2]))) # (!\FSM1|state.S5~regout  & (\DATAPATH0|Re0|Q [2]))))

	.dataa(\FSM1|state.S4~regout ),
	.datab(\FSM1|state.S5~regout ),
	.datac(\DATAPATH0|Re0|Q [2]),
	.datad(\DATAPATH0|Re1|Q [2]),
	.cin(gnd),
	.combout(\DATAPATH0|MUXB|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXB|Mux5~2 .lut_mask = 16'hFE10;
defparam \DATAPATH0|MUXB|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N4
cycloneii_lcell_comb \DATAPATH0|MUXB|Mux5~3 (
// Equation(s):
// \DATAPATH0|MUXB|Mux5~3_combout  = (\FSM1|WideOr0~combout  & (((\DATAPATH0|MUXB|Mux5~2_combout )))) # (!\FSM1|WideOr0~combout  & (\FSM1|CONTROL[6]~0_combout  & (\DATAPATH0|Re2|Q [2])))

	.dataa(\FSM1|CONTROL[6]~0_combout ),
	.datab(\FSM1|WideOr0~combout ),
	.datac(\DATAPATH0|Re2|Q [2]),
	.datad(\DATAPATH0|MUXB|Mux5~2_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|MUXB|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXB|Mux5~3 .lut_mask = 16'hEC20;
defparam \DATAPATH0|MUXB|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N10
cycloneii_lcell_comb \DATAPATH0|ALU|G1:2:Mx|cout~0 (
// Equation(s):
// \DATAPATH0|ALU|G1:2:Mx|cout~0_combout  = (\DATAPATH0|MUXA|Mux5~3_combout  & ((\DATAPATH0|ALU|G1:1:Mx|cout~1_combout ) # (\FSM1|WideOr1~0_combout  $ (\DATAPATH0|MUXB|Mux5~3_combout )))) # (!\DATAPATH0|MUXA|Mux5~3_combout  & 
// (\DATAPATH0|ALU|G1:1:Mx|cout~1_combout  & (\FSM1|WideOr1~0_combout  $ (\DATAPATH0|MUXB|Mux5~3_combout ))))

	.dataa(\FSM1|WideOr1~0_combout ),
	.datab(\DATAPATH0|MUXB|Mux5~3_combout ),
	.datac(\DATAPATH0|MUXA|Mux5~3_combout ),
	.datad(\DATAPATH0|ALU|G1:1:Mx|cout~1_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|G1:2:Mx|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|G1:2:Mx|cout~0 .lut_mask = 16'hF660;
defparam \DATAPATH0|ALU|G1:2:Mx|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N8
cycloneii_lcell_comb \DATAPATH0|ALU|G1:3:Mx|s (
// Equation(s):
// \DATAPATH0|ALU|G1:3:Mx|s~combout  = \FSM1|WideOr1~0_combout  $ (\DATAPATH0|MUXB|Mux4~3_combout  $ (\DATAPATH0|MUXA|Mux4~3_combout  $ (\DATAPATH0|ALU|G1:2:Mx|cout~0_combout )))

	.dataa(\FSM1|WideOr1~0_combout ),
	.datab(\DATAPATH0|MUXB|Mux4~3_combout ),
	.datac(\DATAPATH0|MUXA|Mux4~3_combout ),
	.datad(\DATAPATH0|ALU|G1:2:Mx|cout~0_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|G1:3:Mx|s~combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|G1:3:Mx|s .lut_mask = 16'h6996;
defparam \DATAPATH0|ALU|G1:3:Mx|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N26
cycloneii_lcell_comb \DATAPATH0|ALU|Mux4~0 (
// Equation(s):
// \DATAPATH0|ALU|Mux4~0_combout  = (\FSM1|state.S6~regout  & (\DATAPATH0|MUXA|Mux4~3_combout )) # (!\FSM1|state.S6~regout  & ((\DATAPATH0|ALU|G1:3:Mx|s~combout )))

	.dataa(\DATAPATH0|MUXA|Mux4~3_combout ),
	.datab(\FSM1|state.S6~regout ),
	.datac(\DATAPATH0|ALU|G1:3:Mx|s~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|Mux4~0 .lut_mask = 16'hB8B8;
defparam \DATAPATH0|ALU|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N24
cycloneii_lcell_comb \DATAPATH0|MUX_FINAL|Y[3]~3 (
// Equation(s):
// \DATAPATH0|MUX_FINAL|Y[3]~3_combout  = (\FSM1|WideOr0~combout  & (\DataIn~combout [3])) # (!\FSM1|WideOr0~combout  & ((\DATAPATH0|ALU|Mux4~0_combout )))

	.dataa(\FSM1|WideOr0~combout ),
	.datab(vcc),
	.datac(\DataIn~combout [3]),
	.datad(\DATAPATH0|ALU|Mux4~0_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|MUX_FINAL|Y[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUX_FINAL|Y[3]~3 .lut_mask = 16'hF5A0;
defparam \DATAPATH0|MUX_FINAL|Y[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y12_N31
cycloneii_lcell_ff \DATAPATH0|Re2|Q[3] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\DATAPATH0|MUX_FINAL|Y[3]~3_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAPATH0|DEC|Mux6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re2|Q [3]));

// Location: LCCOMB_X5_Y12_N28
cycloneii_lcell_comb \DATAPATH0|MUXB|Mux4~3 (
// Equation(s):
// \DATAPATH0|MUXB|Mux4~3_combout  = (\FSM1|WideOr0~combout  & (\DATAPATH0|MUXB|Mux4~2_combout )) # (!\FSM1|WideOr0~combout  & (((\FSM1|CONTROL[6]~0_combout  & \DATAPATH0|Re2|Q [3]))))

	.dataa(\DATAPATH0|MUXB|Mux4~2_combout ),
	.datab(\FSM1|CONTROL[6]~0_combout ),
	.datac(\FSM1|WideOr0~combout ),
	.datad(\DATAPATH0|Re2|Q [3]),
	.cin(gnd),
	.combout(\DATAPATH0|MUXB|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXB|Mux4~3 .lut_mask = 16'hACA0;
defparam \DATAPATH0|MUXB|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N26
cycloneii_lcell_comb \DATAPATH0|ALU|G1:3:Mx|cout~0 (
// Equation(s):
// \DATAPATH0|ALU|G1:3:Mx|cout~0_combout  = (\DATAPATH0|MUXA|Mux4~3_combout  & ((\DATAPATH0|ALU|G1:2:Mx|cout~0_combout ) # (\DATAPATH0|MUXB|Mux4~3_combout  $ (\FSM1|WideOr1~0_combout )))) # (!\DATAPATH0|MUXA|Mux4~3_combout  & 
// (\DATAPATH0|ALU|G1:2:Mx|cout~0_combout  & (\DATAPATH0|MUXB|Mux4~3_combout  $ (\FSM1|WideOr1~0_combout ))))

	.dataa(\DATAPATH0|MUXA|Mux4~3_combout ),
	.datab(\DATAPATH0|MUXB|Mux4~3_combout ),
	.datac(\FSM1|WideOr1~0_combout ),
	.datad(\DATAPATH0|ALU|G1:2:Mx|cout~0_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|G1:3:Mx|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|G1:3:Mx|cout~0 .lut_mask = 16'hBE28;
defparam \DATAPATH0|ALU|G1:3:Mx|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N6
cycloneii_lcell_comb \DATAPATH0|ALU|G1:4:Mx|s (
// Equation(s):
// \DATAPATH0|ALU|G1:4:Mx|s~combout  = \FSM1|WideOr1~0_combout  $ (\DATAPATH0|MUXB|Mux3~3_combout  $ (\DATAPATH0|MUXA|Mux3~3_combout  $ (\DATAPATH0|ALU|G1:3:Mx|cout~0_combout )))

	.dataa(\FSM1|WideOr1~0_combout ),
	.datab(\DATAPATH0|MUXB|Mux3~3_combout ),
	.datac(\DATAPATH0|MUXA|Mux3~3_combout ),
	.datad(\DATAPATH0|ALU|G1:3:Mx|cout~0_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|G1:4:Mx|s~combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|G1:4:Mx|s .lut_mask = 16'h6996;
defparam \DATAPATH0|ALU|G1:4:Mx|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N16
cycloneii_lcell_comb \DATAPATH0|ALU|Mux3~0 (
// Equation(s):
// \DATAPATH0|ALU|Mux3~0_combout  = (\FSM1|state.S6~regout  & (\DATAPATH0|MUXA|Mux3~3_combout )) # (!\FSM1|state.S6~regout  & ((\DATAPATH0|ALU|G1:4:Mx|s~combout )))

	.dataa(vcc),
	.datab(\FSM1|state.S6~regout ),
	.datac(\DATAPATH0|MUXA|Mux3~3_combout ),
	.datad(\DATAPATH0|ALU|G1:4:Mx|s~combout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|Mux3~0 .lut_mask = 16'hF3C0;
defparam \DATAPATH0|ALU|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N10
cycloneii_lcell_comb \DATAPATH0|MUX_FINAL|Y[4]~2 (
// Equation(s):
// \DATAPATH0|MUX_FINAL|Y[4]~2_combout  = (\FSM1|WideOr0~combout  & (\DataIn~combout [4])) # (!\FSM1|WideOr0~combout  & ((\DATAPATH0|ALU|Mux3~0_combout )))

	.dataa(vcc),
	.datab(\DataIn~combout [4]),
	.datac(\FSM1|WideOr0~combout ),
	.datad(\DATAPATH0|ALU|Mux3~0_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|MUX_FINAL|Y[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUX_FINAL|Y[4]~2 .lut_mask = 16'hCFC0;
defparam \DATAPATH0|MUX_FINAL|Y[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y12_N3
cycloneii_lcell_ff \DATAPATH0|Re2|Q[4] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\DATAPATH0|MUX_FINAL|Y[4]~2_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAPATH0|DEC|Mux6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re2|Q [4]));

// Location: LCCOMB_X6_Y12_N24
cycloneii_lcell_comb \DATAPATH0|Re0|Q[4]~feeder (
// Equation(s):
// \DATAPATH0|Re0|Q[4]~feeder_combout  = \DATAPATH0|MUX_FINAL|Y[4]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAPATH0|MUX_FINAL|Y[4]~2_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|Re0|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|Re0|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \DATAPATH0|Re0|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y12_N25
cycloneii_lcell_ff \DATAPATH0|Re0|Q[4] (
	.clk(\clk~combout ),
	.datain(\DATAPATH0|Re0|Q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAPATH0|DEC|Mux7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re0|Q [4]));

// Location: LCCOMB_X5_Y12_N2
cycloneii_lcell_comb \DATAPATH0|MUXA|Mux3~2 (
// Equation(s):
// \DATAPATH0|MUXA|Mux3~2_combout  = (!\FSM1|state.S5~regout  & ((\FSM1|state.S6~regout  & (\DATAPATH0|Re2|Q [4])) # (!\FSM1|state.S6~regout  & ((\DATAPATH0|Re0|Q [4])))))

	.dataa(\FSM1|state.S5~regout ),
	.datab(\FSM1|state.S6~regout ),
	.datac(\DATAPATH0|Re2|Q [4]),
	.datad(\DATAPATH0|Re0|Q [4]),
	.cin(gnd),
	.combout(\DATAPATH0|MUXA|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXA|Mux3~2 .lut_mask = 16'h5140;
defparam \DATAPATH0|MUXA|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N20
cycloneii_lcell_comb \DATAPATH0|MUXA|Mux3~3 (
// Equation(s):
// \DATAPATH0|MUXA|Mux3~3_combout  = (\DATAPATH0|MUXA|Mux3~2_combout ) # ((\DATAPATH0|Re1|Q [4] & \FSM1|state.S5~regout ))

	.dataa(\DATAPATH0|Re1|Q [4]),
	.datab(\FSM1|state.S5~regout ),
	.datac(vcc),
	.datad(\DATAPATH0|MUXA|Mux3~2_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|MUXA|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXA|Mux3~3 .lut_mask = 16'hFF88;
defparam \DATAPATH0|MUXA|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N12
cycloneii_lcell_comb \DATAPATH0|ALU|G1:4:Mx|cout~0 (
// Equation(s):
// \DATAPATH0|ALU|G1:4:Mx|cout~0_combout  = (\DATAPATH0|MUXA|Mux3~3_combout  & ((\DATAPATH0|ALU|G1:3:Mx|cout~0_combout ) # (\FSM1|WideOr1~0_combout  $ (\DATAPATH0|MUXB|Mux3~3_combout )))) # (!\DATAPATH0|MUXA|Mux3~3_combout  & 
// (\DATAPATH0|ALU|G1:3:Mx|cout~0_combout  & (\FSM1|WideOr1~0_combout  $ (\DATAPATH0|MUXB|Mux3~3_combout ))))

	.dataa(\FSM1|WideOr1~0_combout ),
	.datab(\DATAPATH0|MUXA|Mux3~3_combout ),
	.datac(\DATAPATH0|MUXB|Mux3~3_combout ),
	.datad(\DATAPATH0|ALU|G1:3:Mx|cout~0_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|G1:4:Mx|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|G1:4:Mx|cout~0 .lut_mask = 16'hDE48;
defparam \DATAPATH0|ALU|G1:4:Mx|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N22
cycloneii_lcell_comb \DATAPATH0|ALU|G1:5:Mx|s (
// Equation(s):
// \DATAPATH0|ALU|G1:5:Mx|s~combout  = \FSM1|WideOr1~0_combout  $ (\DATAPATH0|MUXA|Mux2~3_combout  $ (\DATAPATH0|MUXB|Mux2~3_combout  $ (\DATAPATH0|ALU|G1:4:Mx|cout~0_combout )))

	.dataa(\FSM1|WideOr1~0_combout ),
	.datab(\DATAPATH0|MUXA|Mux2~3_combout ),
	.datac(\DATAPATH0|MUXB|Mux2~3_combout ),
	.datad(\DATAPATH0|ALU|G1:4:Mx|cout~0_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|G1:5:Mx|s~combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|G1:5:Mx|s .lut_mask = 16'h6996;
defparam \DATAPATH0|ALU|G1:5:Mx|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N2
cycloneii_lcell_comb \DATAPATH0|ALU|Mux2~0 (
// Equation(s):
// \DATAPATH0|ALU|Mux2~0_combout  = (\FSM1|state.S6~regout  & (\DATAPATH0|MUXA|Mux2~3_combout )) # (!\FSM1|state.S6~regout  & ((\DATAPATH0|ALU|G1:5:Mx|s~combout )))

	.dataa(vcc),
	.datab(\FSM1|state.S6~regout ),
	.datac(\DATAPATH0|MUXA|Mux2~3_combout ),
	.datad(\DATAPATH0|ALU|G1:5:Mx|s~combout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|Mux2~0 .lut_mask = 16'hF3C0;
defparam \DATAPATH0|ALU|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N10
cycloneii_lcell_comb \DATAPATH0|MUX_FINAL|Y[5]~1 (
// Equation(s):
// \DATAPATH0|MUX_FINAL|Y[5]~1_combout  = (\FSM1|WideOr0~combout  & (\DataIn~combout [5])) # (!\FSM1|WideOr0~combout  & ((\DATAPATH0|ALU|Mux2~0_combout )))

	.dataa(vcc),
	.datab(\DataIn~combout [5]),
	.datac(\FSM1|WideOr0~combout ),
	.datad(\DATAPATH0|ALU|Mux2~0_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|MUX_FINAL|Y[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUX_FINAL|Y[5]~1 .lut_mask = 16'hCFC0;
defparam \DATAPATH0|MUX_FINAL|Y[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N4
cycloneii_lcell_comb \DATAPATH0|Re2|Q[5]~feeder (
// Equation(s):
// \DATAPATH0|Re2|Q[5]~feeder_combout  = \DATAPATH0|MUX_FINAL|Y[5]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAPATH0|MUX_FINAL|Y[5]~1_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|Re2|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|Re2|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \DATAPATH0|Re2|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y12_N5
cycloneii_lcell_ff \DATAPATH0|Re2|Q[5] (
	.clk(\clk~combout ),
	.datain(\DATAPATH0|Re2|Q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAPATH0|DEC|Mux6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re2|Q [5]));

// Location: LCCOMB_X2_Y12_N4
cycloneii_lcell_comb \DATAPATH0|MUXA|Mux2~2 (
// Equation(s):
// \DATAPATH0|MUXA|Mux2~2_combout  = (!\FSM1|state.S5~regout  & ((\FSM1|state.S6~regout  & ((\DATAPATH0|Re2|Q [5]))) # (!\FSM1|state.S6~regout  & (\DATAPATH0|Re0|Q [5]))))

	.dataa(\DATAPATH0|Re0|Q [5]),
	.datab(\FSM1|state.S5~regout ),
	.datac(\FSM1|state.S6~regout ),
	.datad(\DATAPATH0|Re2|Q [5]),
	.cin(gnd),
	.combout(\DATAPATH0|MUXA|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXA|Mux2~2 .lut_mask = 16'h3202;
defparam \DATAPATH0|MUXA|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y12_N27
cycloneii_lcell_ff \DATAPATH0|Re1|Q[5] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\DATAPATH0|MUX_FINAL|Y[5]~1_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAPATH0|DEC|Mux6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re1|Q [5]));

// Location: LCCOMB_X3_Y12_N16
cycloneii_lcell_comb \DATAPATH0|MUXA|Mux2~3 (
// Equation(s):
// \DATAPATH0|MUXA|Mux2~3_combout  = (\DATAPATH0|MUXA|Mux2~2_combout ) # ((\FSM1|state.S5~regout  & \DATAPATH0|Re1|Q [5]))

	.dataa(\FSM1|state.S5~regout ),
	.datab(\DATAPATH0|MUXA|Mux2~2_combout ),
	.datac(vcc),
	.datad(\DATAPATH0|Re1|Q [5]),
	.cin(gnd),
	.combout(\DATAPATH0|MUXA|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXA|Mux2~3 .lut_mask = 16'hEECC;
defparam \DATAPATH0|MUXA|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N18
cycloneii_lcell_comb \DATAPATH0|ALU|G1:5:Mx|cout~0 (
// Equation(s):
// \DATAPATH0|ALU|G1:5:Mx|cout~0_combout  = (\DATAPATH0|MUXA|Mux2~3_combout  & ((\DATAPATH0|ALU|G1:4:Mx|cout~0_combout ) # (\FSM1|WideOr1~0_combout  $ (\DATAPATH0|MUXB|Mux2~3_combout )))) # (!\DATAPATH0|MUXA|Mux2~3_combout  & 
// (\DATAPATH0|ALU|G1:4:Mx|cout~0_combout  & (\FSM1|WideOr1~0_combout  $ (\DATAPATH0|MUXB|Mux2~3_combout ))))

	.dataa(\FSM1|WideOr1~0_combout ),
	.datab(\DATAPATH0|MUXA|Mux2~3_combout ),
	.datac(\DATAPATH0|MUXB|Mux2~3_combout ),
	.datad(\DATAPATH0|ALU|G1:4:Mx|cout~0_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|G1:5:Mx|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|G1:5:Mx|cout~0 .lut_mask = 16'hDE48;
defparam \DATAPATH0|ALU|G1:5:Mx|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N28
cycloneii_lcell_comb \DATAPATH0|ALU|Mux1~2 (
// Equation(s):
// \DATAPATH0|ALU|Mux1~2_combout  = \DATAPATH0|MUXA|Mux1~3_combout  $ (((!\FSM1|state.S6~regout  & (\DATAPATH0|ALU|Mux1~3_combout  $ (\DATAPATH0|ALU|G1:5:Mx|cout~0_combout )))))

	.dataa(\DATAPATH0|ALU|Mux1~3_combout ),
	.datab(\FSM1|state.S6~regout ),
	.datac(\DATAPATH0|MUXA|Mux1~3_combout ),
	.datad(\DATAPATH0|ALU|G1:5:Mx|cout~0_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|Mux1~2 .lut_mask = 16'hE1D2;
defparam \DATAPATH0|ALU|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N30
cycloneii_lcell_comb \DATAPATH0|MUX_FINAL|Y[6]~0 (
// Equation(s):
// \DATAPATH0|MUX_FINAL|Y[6]~0_combout  = (\FSM1|WideOr0~combout  & (\DataIn~combout [6])) # (!\FSM1|WideOr0~combout  & ((\DATAPATH0|ALU|Mux1~2_combout )))

	.dataa(vcc),
	.datab(\FSM1|WideOr0~combout ),
	.datac(\DataIn~combout [6]),
	.datad(\DATAPATH0|ALU|Mux1~2_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|MUX_FINAL|Y[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUX_FINAL|Y[6]~0 .lut_mask = 16'hF3C0;
defparam \DATAPATH0|MUX_FINAL|Y[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y12_N9
cycloneii_lcell_ff \DATAPATH0|Re1|Q[6] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\DATAPATH0|MUX_FINAL|Y[6]~0_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAPATH0|DEC|Mux6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re1|Q [6]));

// Location: LCCOMB_X2_Y12_N12
cycloneii_lcell_comb \DATAPATH0|Re1|Q[3]~feeder (
// Equation(s):
// \DATAPATH0|Re1|Q[3]~feeder_combout  = \DATAPATH0|MUX_FINAL|Y[3]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAPATH0|MUX_FINAL|Y[3]~3_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|Re1|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|Re1|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \DATAPATH0|Re1|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y12_N13
cycloneii_lcell_ff \DATAPATH0|Re1|Q[3] (
	.clk(\clk~combout ),
	.datain(\DATAPATH0|Re1|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAPATH0|DEC|Mux6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re1|Q [3]));

// Location: LCCOMB_X2_Y12_N8
cycloneii_lcell_comb \DATAPATH0|ALU|Equal0~5 (
// Equation(s):
// \DATAPATH0|ALU|Equal0~5_combout  = (\DATAPATH0|Re1|Q [2]) # ((\DATAPATH0|Re1|Q [6]) # (\DATAPATH0|Re1|Q [3]))

	.dataa(\DATAPATH0|Re1|Q [2]),
	.datab(vcc),
	.datac(\DATAPATH0|Re1|Q [6]),
	.datad(\DATAPATH0|Re1|Q [3]),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|Equal0~5 .lut_mask = 16'hFFFA;
defparam \DATAPATH0|ALU|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y12_N19
cycloneii_lcell_ff \DATAPATH0|Re1|Q[4] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\DATAPATH0|MUX_FINAL|Y[4]~2_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAPATH0|DEC|Mux6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re1|Q [4]));

// Location: LCCOMB_X2_Y12_N28
cycloneii_lcell_comb \DATAPATH0|ALU|Equal0~7 (
// Equation(s):
// \DATAPATH0|ALU|Equal0~7_combout  = (!\DATAPATH0|ALU|Equal0~6_combout  & (!\DATAPATH0|ALU|Equal0~5_combout  & (\DATAPATH0|Re1|Q [0] & !\DATAPATH0|Re1|Q [4])))

	.dataa(\DATAPATH0|ALU|Equal0~6_combout ),
	.datab(\DATAPATH0|ALU|Equal0~5_combout ),
	.datac(\DATAPATH0|Re1|Q [0]),
	.datad(\DATAPATH0|Re1|Q [4]),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|Equal0~7 .lut_mask = 16'h0010;
defparam \DATAPATH0|ALU|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N22
cycloneii_lcell_comb \FSM1|Selector0~0 (
// Equation(s):
// \FSM1|Selector0~0_combout  = (\FSM1|state.S2~regout ) # ((\FSM1|state.S5~regout  & !\DATAPATH0|ALU|Equal0~7_combout ))

	.dataa(\FSM1|state.S2~regout ),
	.datab(vcc),
	.datac(\FSM1|state.S5~regout ),
	.datad(\DATAPATH0|ALU|Equal0~7_combout ),
	.cin(gnd),
	.combout(\FSM1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM1|Selector0~0 .lut_mask = 16'hAAFA;
defparam \FSM1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N20
cycloneii_lcell_comb \FSM1|state.S3~feeder (
// Equation(s):
// \FSM1|state.S3~feeder_combout  = \FSM1|Selector0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FSM1|Selector0~0_combout ),
	.cin(gnd),
	.combout(\FSM1|state.S3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSM1|state.S3~feeder .lut_mask = 16'hFF00;
defparam \FSM1|state.S3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N21
cycloneii_lcell_ff \FSM1|state.S3 (
	.clk(\clk~combout ),
	.datain(\FSM1|state.S3~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FSM1|state.S3~regout ));

// Location: LCFF_X4_Y12_N17
cycloneii_lcell_ff \FSM1|state.S4 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\FSM1|state.S3~regout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FSM1|state.S4~regout ));

// Location: LCFF_X4_Y12_N7
cycloneii_lcell_ff \FSM1|state.S5 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\FSM1|state.S4~regout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FSM1|state.S5~regout ));

// Location: LCCOMB_X3_Y11_N0
cycloneii_lcell_comb \FSM1|state.S6~0 (
// Equation(s):
// \FSM1|state.S6~0_combout  = (\FSM1|state.S6~regout ) # ((\FSM1|state.S5~regout  & \DATAPATH0|ALU|Equal0~7_combout ))

	.dataa(vcc),
	.datab(\FSM1|state.S5~regout ),
	.datac(\FSM1|state.S6~regout ),
	.datad(\DATAPATH0|ALU|Equal0~7_combout ),
	.cin(gnd),
	.combout(\FSM1|state.S6~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM1|state.S6~0 .lut_mask = 16'hFCF0;
defparam \FSM1|state.S6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y11_N1
cycloneii_lcell_ff \FSM1|state.S6 (
	.clk(\clk~combout ),
	.datain(\FSM1|state.S6~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FSM1|state.S6~regout ));

// Location: LCCOMB_X4_Y11_N20
cycloneii_lcell_comb \DATAPATH0|ALU|Mux0~3 (
// Equation(s):
// \DATAPATH0|ALU|Mux0~3_combout  = \DATAPATH0|MUXB|Mux0~3_combout  $ (((\FSM1|state.S6~regout ) # ((\FSM1|state.S5~regout ) # (\FSM1|state.S4~regout ))))

	.dataa(\DATAPATH0|MUXB|Mux0~3_combout ),
	.datab(\FSM1|state.S6~regout ),
	.datac(\FSM1|state.S5~regout ),
	.datad(\FSM1|state.S4~regout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|Mux0~3 .lut_mask = 16'h5556;
defparam \DATAPATH0|ALU|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y12_N19
cycloneii_lcell_ff \DATAPATH0|Re0|Q[7] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\DATAPATH0|MUX_FINAL|Y[7]~7_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAPATH0|DEC|Mux7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re0|Q [7]));

// Location: LCCOMB_X3_Y12_N18
cycloneii_lcell_comb \DATAPATH0|MUXA|Mux0~2 (
// Equation(s):
// \DATAPATH0|MUXA|Mux0~2_combout  = (!\FSM1|state.S5~regout  & ((\FSM1|state.S6~regout  & ((\DATAPATH0|Re2|Q [7]))) # (!\FSM1|state.S6~regout  & (\DATAPATH0|Re0|Q [7]))))

	.dataa(\FSM1|state.S5~regout ),
	.datab(\FSM1|state.S6~regout ),
	.datac(\DATAPATH0|Re0|Q [7]),
	.datad(\DATAPATH0|Re2|Q [7]),
	.cin(gnd),
	.combout(\DATAPATH0|MUXA|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXA|Mux0~2 .lut_mask = 16'h5410;
defparam \DATAPATH0|MUXA|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N4
cycloneii_lcell_comb \DATAPATH0|MUXA|Mux0~3 (
// Equation(s):
// \DATAPATH0|MUXA|Mux0~3_combout  = (\DATAPATH0|MUXA|Mux0~2_combout ) # ((\DATAPATH0|Re1|Q [7] & \FSM1|state.S5~regout ))

	.dataa(\DATAPATH0|Re1|Q [7]),
	.datab(\DATAPATH0|MUXA|Mux0~2_combout ),
	.datac(vcc),
	.datad(\FSM1|state.S5~regout ),
	.cin(gnd),
	.combout(\DATAPATH0|MUXA|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXA|Mux0~3 .lut_mask = 16'hEECC;
defparam \DATAPATH0|MUXA|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N12
cycloneii_lcell_comb \DATAPATH0|MUXB|Mux1~2 (
// Equation(s):
// \DATAPATH0|MUXB|Mux1~2_combout  = (\FSM1|state.S4~regout  & (((\DATAPATH0|Re1|Q [6])))) # (!\FSM1|state.S4~regout  & ((\FSM1|state.S5~regout  & ((\DATAPATH0|Re1|Q [6]))) # (!\FSM1|state.S5~regout  & (\DATAPATH0|Re0|Q [6]))))

	.dataa(\FSM1|state.S4~regout ),
	.datab(\FSM1|state.S5~regout ),
	.datac(\DATAPATH0|Re0|Q [6]),
	.datad(\DATAPATH0|Re1|Q [6]),
	.cin(gnd),
	.combout(\DATAPATH0|MUXB|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXB|Mux1~2 .lut_mask = 16'hFE10;
defparam \DATAPATH0|MUXB|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N10
cycloneii_lcell_comb \DATAPATH0|MUXB|Mux1~3 (
// Equation(s):
// \DATAPATH0|MUXB|Mux1~3_combout  = (\FSM1|WideOr0~combout  & (((\DATAPATH0|MUXB|Mux1~2_combout )))) # (!\FSM1|WideOr0~combout  & (\FSM1|CONTROL[6]~0_combout  & ((\DATAPATH0|Re2|Q [6]))))

	.dataa(\FSM1|WideOr0~combout ),
	.datab(\FSM1|CONTROL[6]~0_combout ),
	.datac(\DATAPATH0|MUXB|Mux1~2_combout ),
	.datad(\DATAPATH0|Re2|Q [6]),
	.cin(gnd),
	.combout(\DATAPATH0|MUXB|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXB|Mux1~3 .lut_mask = 16'hE4A0;
defparam \DATAPATH0|MUXB|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N28
cycloneii_lcell_comb \DATAPATH0|ALU|G1:6:Mx|cout~0 (
// Equation(s):
// \DATAPATH0|ALU|G1:6:Mx|cout~0_combout  = (\DATAPATH0|MUXA|Mux1~3_combout  & ((\DATAPATH0|ALU|G1:5:Mx|cout~0_combout ) # (\FSM1|WideOr1~0_combout  $ (\DATAPATH0|MUXB|Mux1~3_combout )))) # (!\DATAPATH0|MUXA|Mux1~3_combout  & 
// (\DATAPATH0|ALU|G1:5:Mx|cout~0_combout  & (\FSM1|WideOr1~0_combout  $ (\DATAPATH0|MUXB|Mux1~3_combout ))))

	.dataa(\FSM1|WideOr1~0_combout ),
	.datab(\DATAPATH0|MUXA|Mux1~3_combout ),
	.datac(\DATAPATH0|MUXB|Mux1~3_combout ),
	.datad(\DATAPATH0|ALU|G1:5:Mx|cout~0_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|G1:6:Mx|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|G1:6:Mx|cout~0 .lut_mask = 16'hDE48;
defparam \DATAPATH0|ALU|G1:6:Mx|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N30
cycloneii_lcell_comb \DATAPATH0|ALU|Mux0~2 (
// Equation(s):
// \DATAPATH0|ALU|Mux0~2_combout  = \DATAPATH0|MUXA|Mux0~3_combout  $ (((!\FSM1|state.S6~regout  & (\DATAPATH0|ALU|Mux0~3_combout  $ (\DATAPATH0|ALU|G1:6:Mx|cout~0_combout )))))

	.dataa(\FSM1|state.S6~regout ),
	.datab(\DATAPATH0|ALU|Mux0~3_combout ),
	.datac(\DATAPATH0|MUXA|Mux0~3_combout ),
	.datad(\DATAPATH0|ALU|G1:6:Mx|cout~0_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|Mux0~2 .lut_mask = 16'hE1B4;
defparam \DATAPATH0|ALU|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N0
cycloneii_lcell_comb \DATAPATH0|MUX_FINAL|Y[7]~7 (
// Equation(s):
// \DATAPATH0|MUX_FINAL|Y[7]~7_combout  = (\FSM1|WideOr0~combout  & (\DataIn~combout [7])) # (!\FSM1|WideOr0~combout  & ((\DATAPATH0|ALU|Mux0~2_combout )))

	.dataa(vcc),
	.datab(\FSM1|WideOr0~combout ),
	.datac(\DataIn~combout [7]),
	.datad(\DATAPATH0|ALU|Mux0~2_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|MUX_FINAL|Y[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUX_FINAL|Y[7]~7 .lut_mask = 16'hF3C0;
defparam \DATAPATH0|MUX_FINAL|Y[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y12_N1
cycloneii_lcell_ff \DATAPATH0|Re2|Q[7] (
	.clk(\clk~combout ),
	.datain(\DATAPATH0|MUX_FINAL|Y[7]~7_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAPATH0|DEC|Mux6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re2|Q [7]));

// Location: LCCOMB_X3_Y11_N24
cycloneii_lcell_comb \DATAPATH0|MUXB|Mux0~2 (
// Equation(s):
// \DATAPATH0|MUXB|Mux0~2_combout  = (\FSM1|state.S4~regout  & (\DATAPATH0|Re1|Q [7])) # (!\FSM1|state.S4~regout  & ((\FSM1|state.S5~regout  & (\DATAPATH0|Re1|Q [7])) # (!\FSM1|state.S5~regout  & ((\DATAPATH0|Re0|Q [7])))))

	.dataa(\DATAPATH0|Re1|Q [7]),
	.datab(\FSM1|state.S4~regout ),
	.datac(\FSM1|state.S5~regout ),
	.datad(\DATAPATH0|Re0|Q [7]),
	.cin(gnd),
	.combout(\DATAPATH0|MUXB|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXB|Mux0~2 .lut_mask = 16'hABA8;
defparam \DATAPATH0|MUXB|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N12
cycloneii_lcell_comb \DATAPATH0|MUXB|Mux0~3 (
// Equation(s):
// \DATAPATH0|MUXB|Mux0~3_combout  = (\FSM1|WideOr0~combout  & (((\DATAPATH0|MUXB|Mux0~2_combout )))) # (!\FSM1|WideOr0~combout  & (\DATAPATH0|Re2|Q [7] & (\FSM1|CONTROL[6]~0_combout )))

	.dataa(\FSM1|WideOr0~combout ),
	.datab(\DATAPATH0|Re2|Q [7]),
	.datac(\FSM1|CONTROL[6]~0_combout ),
	.datad(\DATAPATH0|MUXB|Mux0~2_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|MUXB|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXB|Mux0~3 .lut_mask = 16'hEA40;
defparam \DATAPATH0|MUXB|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N22
cycloneii_lcell_comb \DATAPATH0|ALU|v (
// Equation(s):
// \DATAPATH0|ALU|v~combout  = (\DATAPATH0|MUXA|Mux0~3_combout  & (!\DATAPATH0|ALU|G1:6:Mx|cout~0_combout  & (\DATAPATH0|MUXB|Mux0~3_combout  $ (\FSM1|WideOr1~0_combout )))) # (!\DATAPATH0|MUXA|Mux0~3_combout  & (\DATAPATH0|ALU|G1:6:Mx|cout~0_combout  & 
// (\DATAPATH0|MUXB|Mux0~3_combout  $ (!\FSM1|WideOr1~0_combout ))))

	.dataa(\DATAPATH0|MUXB|Mux0~3_combout ),
	.datab(\DATAPATH0|MUXA|Mux0~3_combout ),
	.datac(\DATAPATH0|ALU|G1:6:Mx|cout~0_combout ),
	.datad(\FSM1|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|v~combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|v .lut_mask = 16'h2418;
defparam \DATAPATH0|ALU|v .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N10
cycloneii_lcell_comb \DATAPATH0|ALU|G1:7:Mx|cout~0 (
// Equation(s):
// \DATAPATH0|ALU|G1:7:Mx|cout~0_combout  = (\DATAPATH0|MUXA|Mux0~3_combout  & ((\DATAPATH0|ALU|G1:6:Mx|cout~0_combout ) # (\DATAPATH0|MUXB|Mux0~3_combout  $ (\FSM1|WideOr1~0_combout )))) # (!\DATAPATH0|MUXA|Mux0~3_combout  & 
// (\DATAPATH0|ALU|G1:6:Mx|cout~0_combout  & (\DATAPATH0|MUXB|Mux0~3_combout  $ (\FSM1|WideOr1~0_combout ))))

	.dataa(\DATAPATH0|MUXB|Mux0~3_combout ),
	.datab(\DATAPATH0|MUXA|Mux0~3_combout ),
	.datac(\DATAPATH0|ALU|G1:6:Mx|cout~0_combout ),
	.datad(\FSM1|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|G1:7:Mx|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|G1:7:Mx|cout~0 .lut_mask = 16'hD4E8;
defparam \DATAPATH0|ALU|G1:7:Mx|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N24
cycloneii_lcell_comb \DATAPATH0|ALU|Equal0~0 (
// Equation(s):
// \DATAPATH0|ALU|Equal0~0_combout  = \DATAPATH0|MUXA|Mux0~3_combout  $ (((\FSM1|state.S6~regout ) # (\DATAPATH0|MUXB|Mux0~3_combout  $ (\FSM1|WideOr1~0_combout ))))

	.dataa(\DATAPATH0|MUXB|Mux0~3_combout ),
	.datab(\DATAPATH0|MUXA|Mux0~3_combout ),
	.datac(\FSM1|state.S6~regout ),
	.datad(\FSM1|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|Equal0~0 .lut_mask = 16'h3936;
defparam \DATAPATH0|ALU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N30
cycloneii_lcell_comb \DATAPATH0|ALU|Equal0~1 (
// Equation(s):
// \DATAPATH0|ALU|Equal0~1_combout  = (!\DATAPATH0|ALU|Mux1~2_combout  & (\DATAPATH0|ALU|Equal0~0_combout  $ (((!\DATAPATH0|ALU|G1:6:Mx|cout~0_combout  & !\FSM1|state.S6~regout )))))

	.dataa(\DATAPATH0|ALU|G1:6:Mx|cout~0_combout ),
	.datab(\FSM1|state.S6~regout ),
	.datac(\DATAPATH0|ALU|Equal0~0_combout ),
	.datad(\DATAPATH0|ALU|Mux1~2_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|Equal0~1 .lut_mask = 16'h00E1;
defparam \DATAPATH0|ALU|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N22
cycloneii_lcell_comb \DATAPATH0|ALU|Equal0~2 (
// Equation(s):
// \DATAPATH0|ALU|Equal0~2_combout  = (!\DATAPATH0|ALU|Mux3~0_combout  & ((\FSM1|state.S6~regout  & (!\DATAPATH0|MUXA|Mux2~3_combout )) # (!\FSM1|state.S6~regout  & ((!\DATAPATH0|ALU|G1:5:Mx|s~combout )))))

	.dataa(\DATAPATH0|ALU|Mux3~0_combout ),
	.datab(\FSM1|state.S6~regout ),
	.datac(\DATAPATH0|MUXA|Mux2~3_combout ),
	.datad(\DATAPATH0|ALU|G1:5:Mx|s~combout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|Equal0~2 .lut_mask = 16'h0415;
defparam \DATAPATH0|ALU|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N20
cycloneii_lcell_comb \DATAPATH0|ALU|Equal0~3 (
// Equation(s):
// \DATAPATH0|ALU|Equal0~3_combout  = (!\DATAPATH0|ALU|Mux5~0_combout  & (!\DATAPATH0|ALU|Mux4~0_combout  & !\DATAPATH0|ALU|Mux7~0_combout ))

	.dataa(\DATAPATH0|ALU|Mux5~0_combout ),
	.datab(vcc),
	.datac(\DATAPATH0|ALU|Mux4~0_combout ),
	.datad(\DATAPATH0|ALU|Mux7~0_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|Equal0~3 .lut_mask = 16'h0005;
defparam \DATAPATH0|ALU|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N18
cycloneii_lcell_comb \DATAPATH0|ALU|Equal0~4 (
// Equation(s):
// \DATAPATH0|ALU|Equal0~4_combout  = (\DATAPATH0|ALU|Equal0~1_combout  & (\DATAPATH0|ALU|Equal0~2_combout  & (\DATAPATH0|ALU|Equal0~3_combout  & !\DATAPATH0|ALU|Mux6~1_combout )))

	.dataa(\DATAPATH0|ALU|Equal0~1_combout ),
	.datab(\DATAPATH0|ALU|Equal0~2_combout ),
	.datac(\DATAPATH0|ALU|Equal0~3_combout ),
	.datad(\DATAPATH0|ALU|Mux6~1_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|ALU|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|ALU|Equal0~4 .lut_mask = 16'h0080;
defparam \DATAPATH0|ALU|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N18
cycloneii_lcell_comb \DATAPATH0|MUXB|Mux7~6 (
// Equation(s):
// \DATAPATH0|MUXB|Mux7~6_combout  = (\DATAPATH0|MUXB|Mux7~5_combout ) # ((\DATAPATH0|Re1|Q [0] & ((\FSM1|state.S5~regout ) # (\FSM1|state.S4~regout ))))

	.dataa(\DATAPATH0|Re1|Q [0]),
	.datab(\DATAPATH0|MUXB|Mux7~5_combout ),
	.datac(\FSM1|state.S5~regout ),
	.datad(\FSM1|state.S4~regout ),
	.cin(gnd),
	.combout(\DATAPATH0|MUXB|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|MUXB|Mux7~6 .lut_mask = 16'hEEEC;
defparam \DATAPATH0|MUXB|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X3_Y12_N17
cycloneii_lcell_ff \DATAPATH0|Re0|Q[0] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\DATAPATH0|MUX_FINAL|Y[0]~6_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAPATH0|DEC|Mux7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re0|Q [0]));

// Location: LCFF_X3_Y12_N11
cycloneii_lcell_ff \DATAPATH0|Re0|Q[5] (
	.clk(\clk~combout ),
	.datain(\DATAPATH0|MUX_FINAL|Y[5]~1_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAPATH0|DEC|Mux7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re0|Q [5]));

// Location: LCCOMB_X2_Y12_N6
cycloneii_lcell_comb \DATAPATH0|Re1|Q[7]~feeder (
// Equation(s):
// \DATAPATH0|Re1|Q[7]~feeder_combout  = \DATAPATH0|MUX_FINAL|Y[7]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAPATH0|MUX_FINAL|Y[7]~7_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|Re1|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|Re1|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \DATAPATH0|Re1|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y12_N7
cycloneii_lcell_ff \DATAPATH0|Re1|Q[7] (
	.clk(\clk~combout ),
	.datain(\DATAPATH0|Re1|Q[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAPATH0|DEC|Mux6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re1|Q [7]));

// Location: LCCOMB_X2_Y12_N0
cycloneii_lcell_comb \DATAPATH0|DEC|Mux6~2 (
// Equation(s):
// \DATAPATH0|DEC|Mux6~2_combout  = (\FSM1|WideOr2~0_combout  & ((\FSM1|state.S5~regout ) # ((\FSM1|state.S1~regout ) # (\FSM1|state.S2~regout ))))

	.dataa(\FSM1|WideOr2~0_combout ),
	.datab(\FSM1|state.S5~regout ),
	.datac(\FSM1|state.S1~regout ),
	.datad(\FSM1|state.S2~regout ),
	.cin(gnd),
	.combout(\DATAPATH0|DEC|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|DEC|Mux6~2 .lut_mask = 16'hAAA8;
defparam \DATAPATH0|DEC|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N27
cycloneii_lcell_ff \DATAPATH0|Re3|Q[0] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\DATAPATH0|MUX_FINAL|Y[0]~6_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAPATH0|DEC|Mux6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re3|Q [0]));

// Location: LCFF_X1_Y12_N17
cycloneii_lcell_ff \DATAPATH0|Re3|Q[1] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\DATAPATH0|MUX_FINAL|Y[1]~5_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAPATH0|DEC|Mux6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re3|Q [1]));

// Location: LCFF_X1_Y12_N19
cycloneii_lcell_ff \DATAPATH0|Re3|Q[2] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\DATAPATH0|MUX_FINAL|Y[2]~4_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAPATH0|DEC|Mux6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re3|Q [2]));

// Location: LCFF_X1_Y12_N25
cycloneii_lcell_ff \DATAPATH0|Re3|Q[3] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\DATAPATH0|MUX_FINAL|Y[3]~3_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAPATH0|DEC|Mux6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re3|Q [3]));

// Location: LCCOMB_X7_Y12_N28
cycloneii_lcell_comb \DATAPATH0|Re3|Q[4]~feeder (
// Equation(s):
// \DATAPATH0|Re3|Q[4]~feeder_combout  = \DATAPATH0|MUX_FINAL|Y[4]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAPATH0|MUX_FINAL|Y[4]~2_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|Re3|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|Re3|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \DATAPATH0|Re3|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y12_N29
cycloneii_lcell_ff \DATAPATH0|Re3|Q[4] (
	.clk(\clk~combout ),
	.datain(\DATAPATH0|Re3|Q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAPATH0|DEC|Mux6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re3|Q [4]));

// Location: LCCOMB_X1_Y12_N10
cycloneii_lcell_comb \DATAPATH0|Re3|Q[5]~feeder (
// Equation(s):
// \DATAPATH0|Re3|Q[5]~feeder_combout  = \DATAPATH0|MUX_FINAL|Y[5]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAPATH0|MUX_FINAL|Y[5]~1_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|Re3|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|Re3|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \DATAPATH0|Re3|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N11
cycloneii_lcell_ff \DATAPATH0|Re3|Q[5] (
	.clk(\clk~combout ),
	.datain(\DATAPATH0|Re3|Q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAPATH0|DEC|Mux6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re3|Q [5]));

// Location: LCCOMB_X1_Y12_N12
cycloneii_lcell_comb \DATAPATH0|Re3|Q[6]~feeder (
// Equation(s):
// \DATAPATH0|Re3|Q[6]~feeder_combout  = \DATAPATH0|MUX_FINAL|Y[6]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAPATH0|MUX_FINAL|Y[6]~0_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|Re3|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|Re3|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \DATAPATH0|Re3|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N13
cycloneii_lcell_ff \DATAPATH0|Re3|Q[6] (
	.clk(\clk~combout ),
	.datain(\DATAPATH0|Re3|Q[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAPATH0|DEC|Mux6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re3|Q [6]));

// Location: LCCOMB_X1_Y12_N22
cycloneii_lcell_comb \DATAPATH0|Re3|Q[7]~feeder (
// Equation(s):
// \DATAPATH0|Re3|Q[7]~feeder_combout  = \DATAPATH0|MUX_FINAL|Y[7]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAPATH0|MUX_FINAL|Y[7]~7_combout ),
	.cin(gnd),
	.combout(\DATAPATH0|Re3|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH0|Re3|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \DATAPATH0|Re3|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N23
cycloneii_lcell_ff \DATAPATH0|Re3|Q[7] (
	.clk(\clk~combout ),
	.datain(\DATAPATH0|Re3|Q[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAPATH0|DEC|Mux6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH0|Re3|Q [7]));

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \v~I (
	.datain(\DATAPATH0|ALU|v~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(v));
// synopsys translate_off
defparam \v~I .input_async_reset = "none";
defparam \v~I .input_power_up = "low";
defparam \v~I .input_register_mode = "none";
defparam \v~I .input_sync_reset = "none";
defparam \v~I .oe_async_reset = "none";
defparam \v~I .oe_power_up = "low";
defparam \v~I .oe_register_mode = "none";
defparam \v~I .oe_sync_reset = "none";
defparam \v~I .operation_mode = "output";
defparam \v~I .output_async_reset = "none";
defparam \v~I .output_power_up = "low";
defparam \v~I .output_register_mode = "none";
defparam \v~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c~I (
	.datain(\DATAPATH0|ALU|G1:7:Mx|cout~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c));
// synopsys translate_off
defparam \c~I .input_async_reset = "none";
defparam \c~I .input_power_up = "low";
defparam \c~I .input_register_mode = "none";
defparam \c~I .input_sync_reset = "none";
defparam \c~I .oe_async_reset = "none";
defparam \c~I .oe_power_up = "low";
defparam \c~I .oe_register_mode = "none";
defparam \c~I .oe_sync_reset = "none";
defparam \c~I .operation_mode = "output";
defparam \c~I .output_async_reset = "none";
defparam \c~I .output_power_up = "low";
defparam \c~I .output_register_mode = "none";
defparam \c~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \z~I (
	.datain(\DATAPATH0|ALU|Equal0~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(z));
// synopsys translate_off
defparam \z~I .input_async_reset = "none";
defparam \z~I .input_power_up = "low";
defparam \z~I .input_register_mode = "none";
defparam \z~I .input_sync_reset = "none";
defparam \z~I .oe_async_reset = "none";
defparam \z~I .oe_power_up = "low";
defparam \z~I .oe_register_mode = "none";
defparam \z~I .oe_sync_reset = "none";
defparam \z~I .operation_mode = "output";
defparam \z~I .output_async_reset = "none";
defparam \z~I .output_power_up = "low";
defparam \z~I .output_register_mode = "none";
defparam \z~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \n~I (
	.datain(\DATAPATH0|ALU|Mux0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(n));
// synopsys translate_off
defparam \n~I .input_async_reset = "none";
defparam \n~I .input_power_up = "low";
defparam \n~I .input_register_mode = "none";
defparam \n~I .input_sync_reset = "none";
defparam \n~I .oe_async_reset = "none";
defparam \n~I .oe_power_up = "low";
defparam \n~I .oe_register_mode = "none";
defparam \n~I .oe_sync_reset = "none";
defparam \n~I .operation_mode = "output";
defparam \n~I .output_async_reset = "none";
defparam \n~I .output_power_up = "low";
defparam \n~I .output_register_mode = "none";
defparam \n~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[0]~I (
	.datain(\DATAPATH0|MUXB|Mux7~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[0]));
// synopsys translate_off
defparam \DataOut[0]~I .input_async_reset = "none";
defparam \DataOut[0]~I .input_power_up = "low";
defparam \DataOut[0]~I .input_register_mode = "none";
defparam \DataOut[0]~I .input_sync_reset = "none";
defparam \DataOut[0]~I .oe_async_reset = "none";
defparam \DataOut[0]~I .oe_power_up = "low";
defparam \DataOut[0]~I .oe_register_mode = "none";
defparam \DataOut[0]~I .oe_sync_reset = "none";
defparam \DataOut[0]~I .operation_mode = "output";
defparam \DataOut[0]~I .output_async_reset = "none";
defparam \DataOut[0]~I .output_power_up = "low";
defparam \DataOut[0]~I .output_register_mode = "none";
defparam \DataOut[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[1]~I (
	.datain(\DATAPATH0|MUXB|Mux6~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[1]));
// synopsys translate_off
defparam \DataOut[1]~I .input_async_reset = "none";
defparam \DataOut[1]~I .input_power_up = "low";
defparam \DataOut[1]~I .input_register_mode = "none";
defparam \DataOut[1]~I .input_sync_reset = "none";
defparam \DataOut[1]~I .oe_async_reset = "none";
defparam \DataOut[1]~I .oe_power_up = "low";
defparam \DataOut[1]~I .oe_register_mode = "none";
defparam \DataOut[1]~I .oe_sync_reset = "none";
defparam \DataOut[1]~I .operation_mode = "output";
defparam \DataOut[1]~I .output_async_reset = "none";
defparam \DataOut[1]~I .output_power_up = "low";
defparam \DataOut[1]~I .output_register_mode = "none";
defparam \DataOut[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[2]~I (
	.datain(\DATAPATH0|MUXB|Mux5~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[2]));
// synopsys translate_off
defparam \DataOut[2]~I .input_async_reset = "none";
defparam \DataOut[2]~I .input_power_up = "low";
defparam \DataOut[2]~I .input_register_mode = "none";
defparam \DataOut[2]~I .input_sync_reset = "none";
defparam \DataOut[2]~I .oe_async_reset = "none";
defparam \DataOut[2]~I .oe_power_up = "low";
defparam \DataOut[2]~I .oe_register_mode = "none";
defparam \DataOut[2]~I .oe_sync_reset = "none";
defparam \DataOut[2]~I .operation_mode = "output";
defparam \DataOut[2]~I .output_async_reset = "none";
defparam \DataOut[2]~I .output_power_up = "low";
defparam \DataOut[2]~I .output_register_mode = "none";
defparam \DataOut[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[3]~I (
	.datain(\DATAPATH0|MUXB|Mux4~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[3]));
// synopsys translate_off
defparam \DataOut[3]~I .input_async_reset = "none";
defparam \DataOut[3]~I .input_power_up = "low";
defparam \DataOut[3]~I .input_register_mode = "none";
defparam \DataOut[3]~I .input_sync_reset = "none";
defparam \DataOut[3]~I .oe_async_reset = "none";
defparam \DataOut[3]~I .oe_power_up = "low";
defparam \DataOut[3]~I .oe_register_mode = "none";
defparam \DataOut[3]~I .oe_sync_reset = "none";
defparam \DataOut[3]~I .operation_mode = "output";
defparam \DataOut[3]~I .output_async_reset = "none";
defparam \DataOut[3]~I .output_power_up = "low";
defparam \DataOut[3]~I .output_register_mode = "none";
defparam \DataOut[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[4]~I (
	.datain(\DATAPATH0|MUXB|Mux3~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[4]));
// synopsys translate_off
defparam \DataOut[4]~I .input_async_reset = "none";
defparam \DataOut[4]~I .input_power_up = "low";
defparam \DataOut[4]~I .input_register_mode = "none";
defparam \DataOut[4]~I .input_sync_reset = "none";
defparam \DataOut[4]~I .oe_async_reset = "none";
defparam \DataOut[4]~I .oe_power_up = "low";
defparam \DataOut[4]~I .oe_register_mode = "none";
defparam \DataOut[4]~I .oe_sync_reset = "none";
defparam \DataOut[4]~I .operation_mode = "output";
defparam \DataOut[4]~I .output_async_reset = "none";
defparam \DataOut[4]~I .output_power_up = "low";
defparam \DataOut[4]~I .output_register_mode = "none";
defparam \DataOut[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[5]~I (
	.datain(\DATAPATH0|MUXB|Mux2~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[5]));
// synopsys translate_off
defparam \DataOut[5]~I .input_async_reset = "none";
defparam \DataOut[5]~I .input_power_up = "low";
defparam \DataOut[5]~I .input_register_mode = "none";
defparam \DataOut[5]~I .input_sync_reset = "none";
defparam \DataOut[5]~I .oe_async_reset = "none";
defparam \DataOut[5]~I .oe_power_up = "low";
defparam \DataOut[5]~I .oe_register_mode = "none";
defparam \DataOut[5]~I .oe_sync_reset = "none";
defparam \DataOut[5]~I .operation_mode = "output";
defparam \DataOut[5]~I .output_async_reset = "none";
defparam \DataOut[5]~I .output_power_up = "low";
defparam \DataOut[5]~I .output_register_mode = "none";
defparam \DataOut[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[6]~I (
	.datain(\DATAPATH0|MUXB|Mux1~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[6]));
// synopsys translate_off
defparam \DataOut[6]~I .input_async_reset = "none";
defparam \DataOut[6]~I .input_power_up = "low";
defparam \DataOut[6]~I .input_register_mode = "none";
defparam \DataOut[6]~I .input_sync_reset = "none";
defparam \DataOut[6]~I .oe_async_reset = "none";
defparam \DataOut[6]~I .oe_power_up = "low";
defparam \DataOut[6]~I .oe_register_mode = "none";
defparam \DataOut[6]~I .oe_sync_reset = "none";
defparam \DataOut[6]~I .operation_mode = "output";
defparam \DataOut[6]~I .output_async_reset = "none";
defparam \DataOut[6]~I .output_power_up = "low";
defparam \DataOut[6]~I .output_register_mode = "none";
defparam \DataOut[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[7]~I (
	.datain(\DATAPATH0|MUXB|Mux0~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[7]));
// synopsys translate_off
defparam \DataOut[7]~I .input_async_reset = "none";
defparam \DataOut[7]~I .input_power_up = "low";
defparam \DataOut[7]~I .input_register_mode = "none";
defparam \DataOut[7]~I .input_sync_reset = "none";
defparam \DataOut[7]~I .oe_async_reset = "none";
defparam \DataOut[7]~I .oe_power_up = "low";
defparam \DataOut[7]~I .oe_register_mode = "none";
defparam \DataOut[7]~I .oe_sync_reset = "none";
defparam \DataOut[7]~I .operation_mode = "output";
defparam \DataOut[7]~I .output_async_reset = "none";
defparam \DataOut[7]~I .output_power_up = "low";
defparam \DataOut[7]~I .output_register_mode = "none";
defparam \DataOut[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R10[0]~I (
	.datain(\DATAPATH0|Re0|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R10[0]));
// synopsys translate_off
defparam \R10[0]~I .input_async_reset = "none";
defparam \R10[0]~I .input_power_up = "low";
defparam \R10[0]~I .input_register_mode = "none";
defparam \R10[0]~I .input_sync_reset = "none";
defparam \R10[0]~I .oe_async_reset = "none";
defparam \R10[0]~I .oe_power_up = "low";
defparam \R10[0]~I .oe_register_mode = "none";
defparam \R10[0]~I .oe_sync_reset = "none";
defparam \R10[0]~I .operation_mode = "output";
defparam \R10[0]~I .output_async_reset = "none";
defparam \R10[0]~I .output_power_up = "low";
defparam \R10[0]~I .output_register_mode = "none";
defparam \R10[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R10[1]~I (
	.datain(\DATAPATH0|Re0|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R10[1]));
// synopsys translate_off
defparam \R10[1]~I .input_async_reset = "none";
defparam \R10[1]~I .input_power_up = "low";
defparam \R10[1]~I .input_register_mode = "none";
defparam \R10[1]~I .input_sync_reset = "none";
defparam \R10[1]~I .oe_async_reset = "none";
defparam \R10[1]~I .oe_power_up = "low";
defparam \R10[1]~I .oe_register_mode = "none";
defparam \R10[1]~I .oe_sync_reset = "none";
defparam \R10[1]~I .operation_mode = "output";
defparam \R10[1]~I .output_async_reset = "none";
defparam \R10[1]~I .output_power_up = "low";
defparam \R10[1]~I .output_register_mode = "none";
defparam \R10[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R10[2]~I (
	.datain(\DATAPATH0|Re0|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R10[2]));
// synopsys translate_off
defparam \R10[2]~I .input_async_reset = "none";
defparam \R10[2]~I .input_power_up = "low";
defparam \R10[2]~I .input_register_mode = "none";
defparam \R10[2]~I .input_sync_reset = "none";
defparam \R10[2]~I .oe_async_reset = "none";
defparam \R10[2]~I .oe_power_up = "low";
defparam \R10[2]~I .oe_register_mode = "none";
defparam \R10[2]~I .oe_sync_reset = "none";
defparam \R10[2]~I .operation_mode = "output";
defparam \R10[2]~I .output_async_reset = "none";
defparam \R10[2]~I .output_power_up = "low";
defparam \R10[2]~I .output_register_mode = "none";
defparam \R10[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R10[3]~I (
	.datain(\DATAPATH0|Re0|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R10[3]));
// synopsys translate_off
defparam \R10[3]~I .input_async_reset = "none";
defparam \R10[3]~I .input_power_up = "low";
defparam \R10[3]~I .input_register_mode = "none";
defparam \R10[3]~I .input_sync_reset = "none";
defparam \R10[3]~I .oe_async_reset = "none";
defparam \R10[3]~I .oe_power_up = "low";
defparam \R10[3]~I .oe_register_mode = "none";
defparam \R10[3]~I .oe_sync_reset = "none";
defparam \R10[3]~I .operation_mode = "output";
defparam \R10[3]~I .output_async_reset = "none";
defparam \R10[3]~I .output_power_up = "low";
defparam \R10[3]~I .output_register_mode = "none";
defparam \R10[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R10[4]~I (
	.datain(\DATAPATH0|Re0|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R10[4]));
// synopsys translate_off
defparam \R10[4]~I .input_async_reset = "none";
defparam \R10[4]~I .input_power_up = "low";
defparam \R10[4]~I .input_register_mode = "none";
defparam \R10[4]~I .input_sync_reset = "none";
defparam \R10[4]~I .oe_async_reset = "none";
defparam \R10[4]~I .oe_power_up = "low";
defparam \R10[4]~I .oe_register_mode = "none";
defparam \R10[4]~I .oe_sync_reset = "none";
defparam \R10[4]~I .operation_mode = "output";
defparam \R10[4]~I .output_async_reset = "none";
defparam \R10[4]~I .output_power_up = "low";
defparam \R10[4]~I .output_register_mode = "none";
defparam \R10[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R10[5]~I (
	.datain(\DATAPATH0|Re0|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R10[5]));
// synopsys translate_off
defparam \R10[5]~I .input_async_reset = "none";
defparam \R10[5]~I .input_power_up = "low";
defparam \R10[5]~I .input_register_mode = "none";
defparam \R10[5]~I .input_sync_reset = "none";
defparam \R10[5]~I .oe_async_reset = "none";
defparam \R10[5]~I .oe_power_up = "low";
defparam \R10[5]~I .oe_register_mode = "none";
defparam \R10[5]~I .oe_sync_reset = "none";
defparam \R10[5]~I .operation_mode = "output";
defparam \R10[5]~I .output_async_reset = "none";
defparam \R10[5]~I .output_power_up = "low";
defparam \R10[5]~I .output_register_mode = "none";
defparam \R10[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R10[6]~I (
	.datain(\DATAPATH0|Re0|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R10[6]));
// synopsys translate_off
defparam \R10[6]~I .input_async_reset = "none";
defparam \R10[6]~I .input_power_up = "low";
defparam \R10[6]~I .input_register_mode = "none";
defparam \R10[6]~I .input_sync_reset = "none";
defparam \R10[6]~I .oe_async_reset = "none";
defparam \R10[6]~I .oe_power_up = "low";
defparam \R10[6]~I .oe_register_mode = "none";
defparam \R10[6]~I .oe_sync_reset = "none";
defparam \R10[6]~I .operation_mode = "output";
defparam \R10[6]~I .output_async_reset = "none";
defparam \R10[6]~I .output_power_up = "low";
defparam \R10[6]~I .output_register_mode = "none";
defparam \R10[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R10[7]~I (
	.datain(\DATAPATH0|Re0|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R10[7]));
// synopsys translate_off
defparam \R10[7]~I .input_async_reset = "none";
defparam \R10[7]~I .input_power_up = "low";
defparam \R10[7]~I .input_register_mode = "none";
defparam \R10[7]~I .input_sync_reset = "none";
defparam \R10[7]~I .oe_async_reset = "none";
defparam \R10[7]~I .oe_power_up = "low";
defparam \R10[7]~I .oe_register_mode = "none";
defparam \R10[7]~I .oe_sync_reset = "none";
defparam \R10[7]~I .operation_mode = "output";
defparam \R10[7]~I .output_async_reset = "none";
defparam \R10[7]~I .output_power_up = "low";
defparam \R10[7]~I .output_register_mode = "none";
defparam \R10[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[0]~I (
	.datain(\DATAPATH0|Re1|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[0]));
// synopsys translate_off
defparam \R1[0]~I .input_async_reset = "none";
defparam \R1[0]~I .input_power_up = "low";
defparam \R1[0]~I .input_register_mode = "none";
defparam \R1[0]~I .input_sync_reset = "none";
defparam \R1[0]~I .oe_async_reset = "none";
defparam \R1[0]~I .oe_power_up = "low";
defparam \R1[0]~I .oe_register_mode = "none";
defparam \R1[0]~I .oe_sync_reset = "none";
defparam \R1[0]~I .operation_mode = "output";
defparam \R1[0]~I .output_async_reset = "none";
defparam \R1[0]~I .output_power_up = "low";
defparam \R1[0]~I .output_register_mode = "none";
defparam \R1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[1]~I (
	.datain(\DATAPATH0|Re1|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[1]));
// synopsys translate_off
defparam \R1[1]~I .input_async_reset = "none";
defparam \R1[1]~I .input_power_up = "low";
defparam \R1[1]~I .input_register_mode = "none";
defparam \R1[1]~I .input_sync_reset = "none";
defparam \R1[1]~I .oe_async_reset = "none";
defparam \R1[1]~I .oe_power_up = "low";
defparam \R1[1]~I .oe_register_mode = "none";
defparam \R1[1]~I .oe_sync_reset = "none";
defparam \R1[1]~I .operation_mode = "output";
defparam \R1[1]~I .output_async_reset = "none";
defparam \R1[1]~I .output_power_up = "low";
defparam \R1[1]~I .output_register_mode = "none";
defparam \R1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[2]~I (
	.datain(\DATAPATH0|Re1|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[2]));
// synopsys translate_off
defparam \R1[2]~I .input_async_reset = "none";
defparam \R1[2]~I .input_power_up = "low";
defparam \R1[2]~I .input_register_mode = "none";
defparam \R1[2]~I .input_sync_reset = "none";
defparam \R1[2]~I .oe_async_reset = "none";
defparam \R1[2]~I .oe_power_up = "low";
defparam \R1[2]~I .oe_register_mode = "none";
defparam \R1[2]~I .oe_sync_reset = "none";
defparam \R1[2]~I .operation_mode = "output";
defparam \R1[2]~I .output_async_reset = "none";
defparam \R1[2]~I .output_power_up = "low";
defparam \R1[2]~I .output_register_mode = "none";
defparam \R1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[3]~I (
	.datain(\DATAPATH0|Re1|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[3]));
// synopsys translate_off
defparam \R1[3]~I .input_async_reset = "none";
defparam \R1[3]~I .input_power_up = "low";
defparam \R1[3]~I .input_register_mode = "none";
defparam \R1[3]~I .input_sync_reset = "none";
defparam \R1[3]~I .oe_async_reset = "none";
defparam \R1[3]~I .oe_power_up = "low";
defparam \R1[3]~I .oe_register_mode = "none";
defparam \R1[3]~I .oe_sync_reset = "none";
defparam \R1[3]~I .operation_mode = "output";
defparam \R1[3]~I .output_async_reset = "none";
defparam \R1[3]~I .output_power_up = "low";
defparam \R1[3]~I .output_register_mode = "none";
defparam \R1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[4]~I (
	.datain(\DATAPATH0|Re1|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[4]));
// synopsys translate_off
defparam \R1[4]~I .input_async_reset = "none";
defparam \R1[4]~I .input_power_up = "low";
defparam \R1[4]~I .input_register_mode = "none";
defparam \R1[4]~I .input_sync_reset = "none";
defparam \R1[4]~I .oe_async_reset = "none";
defparam \R1[4]~I .oe_power_up = "low";
defparam \R1[4]~I .oe_register_mode = "none";
defparam \R1[4]~I .oe_sync_reset = "none";
defparam \R1[4]~I .operation_mode = "output";
defparam \R1[4]~I .output_async_reset = "none";
defparam \R1[4]~I .output_power_up = "low";
defparam \R1[4]~I .output_register_mode = "none";
defparam \R1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[5]~I (
	.datain(\DATAPATH0|Re1|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[5]));
// synopsys translate_off
defparam \R1[5]~I .input_async_reset = "none";
defparam \R1[5]~I .input_power_up = "low";
defparam \R1[5]~I .input_register_mode = "none";
defparam \R1[5]~I .input_sync_reset = "none";
defparam \R1[5]~I .oe_async_reset = "none";
defparam \R1[5]~I .oe_power_up = "low";
defparam \R1[5]~I .oe_register_mode = "none";
defparam \R1[5]~I .oe_sync_reset = "none";
defparam \R1[5]~I .operation_mode = "output";
defparam \R1[5]~I .output_async_reset = "none";
defparam \R1[5]~I .output_power_up = "low";
defparam \R1[5]~I .output_register_mode = "none";
defparam \R1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[6]~I (
	.datain(\DATAPATH0|Re1|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[6]));
// synopsys translate_off
defparam \R1[6]~I .input_async_reset = "none";
defparam \R1[6]~I .input_power_up = "low";
defparam \R1[6]~I .input_register_mode = "none";
defparam \R1[6]~I .input_sync_reset = "none";
defparam \R1[6]~I .oe_async_reset = "none";
defparam \R1[6]~I .oe_power_up = "low";
defparam \R1[6]~I .oe_register_mode = "none";
defparam \R1[6]~I .oe_sync_reset = "none";
defparam \R1[6]~I .operation_mode = "output";
defparam \R1[6]~I .output_async_reset = "none";
defparam \R1[6]~I .output_power_up = "low";
defparam \R1[6]~I .output_register_mode = "none";
defparam \R1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[7]~I (
	.datain(\DATAPATH0|Re1|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[7]));
// synopsys translate_off
defparam \R1[7]~I .input_async_reset = "none";
defparam \R1[7]~I .input_power_up = "low";
defparam \R1[7]~I .input_register_mode = "none";
defparam \R1[7]~I .input_sync_reset = "none";
defparam \R1[7]~I .oe_async_reset = "none";
defparam \R1[7]~I .oe_power_up = "low";
defparam \R1[7]~I .oe_register_mode = "none";
defparam \R1[7]~I .oe_sync_reset = "none";
defparam \R1[7]~I .operation_mode = "output";
defparam \R1[7]~I .output_async_reset = "none";
defparam \R1[7]~I .output_power_up = "low";
defparam \R1[7]~I .output_register_mode = "none";
defparam \R1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[0]~I (
	.datain(\DATAPATH0|Re2|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[0]));
// synopsys translate_off
defparam \R2[0]~I .input_async_reset = "none";
defparam \R2[0]~I .input_power_up = "low";
defparam \R2[0]~I .input_register_mode = "none";
defparam \R2[0]~I .input_sync_reset = "none";
defparam \R2[0]~I .oe_async_reset = "none";
defparam \R2[0]~I .oe_power_up = "low";
defparam \R2[0]~I .oe_register_mode = "none";
defparam \R2[0]~I .oe_sync_reset = "none";
defparam \R2[0]~I .operation_mode = "output";
defparam \R2[0]~I .output_async_reset = "none";
defparam \R2[0]~I .output_power_up = "low";
defparam \R2[0]~I .output_register_mode = "none";
defparam \R2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[1]~I (
	.datain(\DATAPATH0|Re2|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[1]));
// synopsys translate_off
defparam \R2[1]~I .input_async_reset = "none";
defparam \R2[1]~I .input_power_up = "low";
defparam \R2[1]~I .input_register_mode = "none";
defparam \R2[1]~I .input_sync_reset = "none";
defparam \R2[1]~I .oe_async_reset = "none";
defparam \R2[1]~I .oe_power_up = "low";
defparam \R2[1]~I .oe_register_mode = "none";
defparam \R2[1]~I .oe_sync_reset = "none";
defparam \R2[1]~I .operation_mode = "output";
defparam \R2[1]~I .output_async_reset = "none";
defparam \R2[1]~I .output_power_up = "low";
defparam \R2[1]~I .output_register_mode = "none";
defparam \R2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[2]~I (
	.datain(\DATAPATH0|Re2|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[2]));
// synopsys translate_off
defparam \R2[2]~I .input_async_reset = "none";
defparam \R2[2]~I .input_power_up = "low";
defparam \R2[2]~I .input_register_mode = "none";
defparam \R2[2]~I .input_sync_reset = "none";
defparam \R2[2]~I .oe_async_reset = "none";
defparam \R2[2]~I .oe_power_up = "low";
defparam \R2[2]~I .oe_register_mode = "none";
defparam \R2[2]~I .oe_sync_reset = "none";
defparam \R2[2]~I .operation_mode = "output";
defparam \R2[2]~I .output_async_reset = "none";
defparam \R2[2]~I .output_power_up = "low";
defparam \R2[2]~I .output_register_mode = "none";
defparam \R2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[3]~I (
	.datain(\DATAPATH0|Re2|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[3]));
// synopsys translate_off
defparam \R2[3]~I .input_async_reset = "none";
defparam \R2[3]~I .input_power_up = "low";
defparam \R2[3]~I .input_register_mode = "none";
defparam \R2[3]~I .input_sync_reset = "none";
defparam \R2[3]~I .oe_async_reset = "none";
defparam \R2[3]~I .oe_power_up = "low";
defparam \R2[3]~I .oe_register_mode = "none";
defparam \R2[3]~I .oe_sync_reset = "none";
defparam \R2[3]~I .operation_mode = "output";
defparam \R2[3]~I .output_async_reset = "none";
defparam \R2[3]~I .output_power_up = "low";
defparam \R2[3]~I .output_register_mode = "none";
defparam \R2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[4]~I (
	.datain(\DATAPATH0|Re2|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[4]));
// synopsys translate_off
defparam \R2[4]~I .input_async_reset = "none";
defparam \R2[4]~I .input_power_up = "low";
defparam \R2[4]~I .input_register_mode = "none";
defparam \R2[4]~I .input_sync_reset = "none";
defparam \R2[4]~I .oe_async_reset = "none";
defparam \R2[4]~I .oe_power_up = "low";
defparam \R2[4]~I .oe_register_mode = "none";
defparam \R2[4]~I .oe_sync_reset = "none";
defparam \R2[4]~I .operation_mode = "output";
defparam \R2[4]~I .output_async_reset = "none";
defparam \R2[4]~I .output_power_up = "low";
defparam \R2[4]~I .output_register_mode = "none";
defparam \R2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[5]~I (
	.datain(\DATAPATH0|Re2|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[5]));
// synopsys translate_off
defparam \R2[5]~I .input_async_reset = "none";
defparam \R2[5]~I .input_power_up = "low";
defparam \R2[5]~I .input_register_mode = "none";
defparam \R2[5]~I .input_sync_reset = "none";
defparam \R2[5]~I .oe_async_reset = "none";
defparam \R2[5]~I .oe_power_up = "low";
defparam \R2[5]~I .oe_register_mode = "none";
defparam \R2[5]~I .oe_sync_reset = "none";
defparam \R2[5]~I .operation_mode = "output";
defparam \R2[5]~I .output_async_reset = "none";
defparam \R2[5]~I .output_power_up = "low";
defparam \R2[5]~I .output_register_mode = "none";
defparam \R2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[6]~I (
	.datain(\DATAPATH0|Re2|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[6]));
// synopsys translate_off
defparam \R2[6]~I .input_async_reset = "none";
defparam \R2[6]~I .input_power_up = "low";
defparam \R2[6]~I .input_register_mode = "none";
defparam \R2[6]~I .input_sync_reset = "none";
defparam \R2[6]~I .oe_async_reset = "none";
defparam \R2[6]~I .oe_power_up = "low";
defparam \R2[6]~I .oe_register_mode = "none";
defparam \R2[6]~I .oe_sync_reset = "none";
defparam \R2[6]~I .operation_mode = "output";
defparam \R2[6]~I .output_async_reset = "none";
defparam \R2[6]~I .output_power_up = "low";
defparam \R2[6]~I .output_register_mode = "none";
defparam \R2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[7]~I (
	.datain(\DATAPATH0|Re2|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[7]));
// synopsys translate_off
defparam \R2[7]~I .input_async_reset = "none";
defparam \R2[7]~I .input_power_up = "low";
defparam \R2[7]~I .input_register_mode = "none";
defparam \R2[7]~I .input_sync_reset = "none";
defparam \R2[7]~I .oe_async_reset = "none";
defparam \R2[7]~I .oe_power_up = "low";
defparam \R2[7]~I .oe_register_mode = "none";
defparam \R2[7]~I .oe_sync_reset = "none";
defparam \R2[7]~I .operation_mode = "output";
defparam \R2[7]~I .output_async_reset = "none";
defparam \R2[7]~I .output_power_up = "low";
defparam \R2[7]~I .output_register_mode = "none";
defparam \R2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R3[0]~I (
	.datain(\DATAPATH0|Re3|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[0]));
// synopsys translate_off
defparam \R3[0]~I .input_async_reset = "none";
defparam \R3[0]~I .input_power_up = "low";
defparam \R3[0]~I .input_register_mode = "none";
defparam \R3[0]~I .input_sync_reset = "none";
defparam \R3[0]~I .oe_async_reset = "none";
defparam \R3[0]~I .oe_power_up = "low";
defparam \R3[0]~I .oe_register_mode = "none";
defparam \R3[0]~I .oe_sync_reset = "none";
defparam \R3[0]~I .operation_mode = "output";
defparam \R3[0]~I .output_async_reset = "none";
defparam \R3[0]~I .output_power_up = "low";
defparam \R3[0]~I .output_register_mode = "none";
defparam \R3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R3[1]~I (
	.datain(\DATAPATH0|Re3|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[1]));
// synopsys translate_off
defparam \R3[1]~I .input_async_reset = "none";
defparam \R3[1]~I .input_power_up = "low";
defparam \R3[1]~I .input_register_mode = "none";
defparam \R3[1]~I .input_sync_reset = "none";
defparam \R3[1]~I .oe_async_reset = "none";
defparam \R3[1]~I .oe_power_up = "low";
defparam \R3[1]~I .oe_register_mode = "none";
defparam \R3[1]~I .oe_sync_reset = "none";
defparam \R3[1]~I .operation_mode = "output";
defparam \R3[1]~I .output_async_reset = "none";
defparam \R3[1]~I .output_power_up = "low";
defparam \R3[1]~I .output_register_mode = "none";
defparam \R3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R3[2]~I (
	.datain(\DATAPATH0|Re3|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[2]));
// synopsys translate_off
defparam \R3[2]~I .input_async_reset = "none";
defparam \R3[2]~I .input_power_up = "low";
defparam \R3[2]~I .input_register_mode = "none";
defparam \R3[2]~I .input_sync_reset = "none";
defparam \R3[2]~I .oe_async_reset = "none";
defparam \R3[2]~I .oe_power_up = "low";
defparam \R3[2]~I .oe_register_mode = "none";
defparam \R3[2]~I .oe_sync_reset = "none";
defparam \R3[2]~I .operation_mode = "output";
defparam \R3[2]~I .output_async_reset = "none";
defparam \R3[2]~I .output_power_up = "low";
defparam \R3[2]~I .output_register_mode = "none";
defparam \R3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R3[3]~I (
	.datain(\DATAPATH0|Re3|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[3]));
// synopsys translate_off
defparam \R3[3]~I .input_async_reset = "none";
defparam \R3[3]~I .input_power_up = "low";
defparam \R3[3]~I .input_register_mode = "none";
defparam \R3[3]~I .input_sync_reset = "none";
defparam \R3[3]~I .oe_async_reset = "none";
defparam \R3[3]~I .oe_power_up = "low";
defparam \R3[3]~I .oe_register_mode = "none";
defparam \R3[3]~I .oe_sync_reset = "none";
defparam \R3[3]~I .operation_mode = "output";
defparam \R3[3]~I .output_async_reset = "none";
defparam \R3[3]~I .output_power_up = "low";
defparam \R3[3]~I .output_register_mode = "none";
defparam \R3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R3[4]~I (
	.datain(\DATAPATH0|Re3|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[4]));
// synopsys translate_off
defparam \R3[4]~I .input_async_reset = "none";
defparam \R3[4]~I .input_power_up = "low";
defparam \R3[4]~I .input_register_mode = "none";
defparam \R3[4]~I .input_sync_reset = "none";
defparam \R3[4]~I .oe_async_reset = "none";
defparam \R3[4]~I .oe_power_up = "low";
defparam \R3[4]~I .oe_register_mode = "none";
defparam \R3[4]~I .oe_sync_reset = "none";
defparam \R3[4]~I .operation_mode = "output";
defparam \R3[4]~I .output_async_reset = "none";
defparam \R3[4]~I .output_power_up = "low";
defparam \R3[4]~I .output_register_mode = "none";
defparam \R3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R3[5]~I (
	.datain(\DATAPATH0|Re3|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[5]));
// synopsys translate_off
defparam \R3[5]~I .input_async_reset = "none";
defparam \R3[5]~I .input_power_up = "low";
defparam \R3[5]~I .input_register_mode = "none";
defparam \R3[5]~I .input_sync_reset = "none";
defparam \R3[5]~I .oe_async_reset = "none";
defparam \R3[5]~I .oe_power_up = "low";
defparam \R3[5]~I .oe_register_mode = "none";
defparam \R3[5]~I .oe_sync_reset = "none";
defparam \R3[5]~I .operation_mode = "output";
defparam \R3[5]~I .output_async_reset = "none";
defparam \R3[5]~I .output_power_up = "low";
defparam \R3[5]~I .output_register_mode = "none";
defparam \R3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R3[6]~I (
	.datain(\DATAPATH0|Re3|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[6]));
// synopsys translate_off
defparam \R3[6]~I .input_async_reset = "none";
defparam \R3[6]~I .input_power_up = "low";
defparam \R3[6]~I .input_register_mode = "none";
defparam \R3[6]~I .input_sync_reset = "none";
defparam \R3[6]~I .oe_async_reset = "none";
defparam \R3[6]~I .oe_power_up = "low";
defparam \R3[6]~I .oe_register_mode = "none";
defparam \R3[6]~I .oe_sync_reset = "none";
defparam \R3[6]~I .operation_mode = "output";
defparam \R3[6]~I .output_async_reset = "none";
defparam \R3[6]~I .output_power_up = "low";
defparam \R3[6]~I .output_register_mode = "none";
defparam \R3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R3[7]~I (
	.datain(\DATAPATH0|Re3|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[7]));
// synopsys translate_off
defparam \R3[7]~I .input_async_reset = "none";
defparam \R3[7]~I .input_power_up = "low";
defparam \R3[7]~I .input_register_mode = "none";
defparam \R3[7]~I .input_sync_reset = "none";
defparam \R3[7]~I .oe_async_reset = "none";
defparam \R3[7]~I .oe_power_up = "low";
defparam \R3[7]~I .oe_register_mode = "none";
defparam \R3[7]~I .oe_sync_reset = "none";
defparam \R3[7]~I .operation_mode = "output";
defparam \R3[7]~I .output_async_reset = "none";
defparam \R3[7]~I .output_power_up = "low";
defparam \R3[7]~I .output_register_mode = "none";
defparam \R3[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
