# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../riscv_single_cycle.srcs/sources_1/imports/DesignCode/ALU.v" \
"../../../../riscv_single_cycle.srcs/sources_1/new/BranchCondition.v" \
"../../../../riscv_single_cycle.srcs/sources_1/imports/DesignCode/Controller.v" \
"../../../../riscv_single_cycle.srcs/sources_1/imports/DesignCode/DataMemory.v" \
"../../../../riscv_single_cycle.srcs/sources_1/imports/DesignCode/DataPath.v" \
"../../../../riscv_single_cycle.srcs/sources_1/imports/DesignCode/Decoder.v" \
"../../../../riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v" \
"../../../../riscv_single_cycle.srcs/sources_1/imports/DesignCode/Multiplexers.v" \
"../../../../riscv_single_cycle.srcs/sources_1/imports/DesignCode/Processor.v" \
"../../../../riscv_single_cycle.srcs/sources_1/imports/DesignCode/ProgramCounter.v" \
"../../../../riscv_single_cycle.srcs/sources_1/imports/DesignCode/RegisterFile.v" \
"../../../../riscv_single_cycle.srcs/sim_1/imports/TestBenches/tb_Processor.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
