"use strict";(self.webpackChunkwener_website=self.webpackChunkwener_website||[]).push([[56245],{3905:function(t,e,n){n.d(e,{Zo:function(){return k},kt:function(){return o}});var a=n(67294);function r(t,e,n){return e in t?Object.defineProperty(t,e,{value:n,enumerable:!0,configurable:!0,writable:!0}):t[e]=n,t}function l(t,e){var n=Object.keys(t);if(Object.getOwnPropertySymbols){var a=Object.getOwnPropertySymbols(t);e&&(a=a.filter((function(e){return Object.getOwnPropertyDescriptor(t,e).enumerable}))),n.push.apply(n,a)}return n}function i(t){for(var e=1;e<arguments.length;e++){var n=null!=arguments[e]?arguments[e]:{};e%2?l(Object(n),!0).forEach((function(e){r(t,e,n[e])})):Object.getOwnPropertyDescriptors?Object.defineProperties(t,Object.getOwnPropertyDescriptors(n)):l(Object(n)).forEach((function(e){Object.defineProperty(t,e,Object.getOwnPropertyDescriptor(n,e))}))}return t}function p(t,e){if(null==t)return{};var n,a,r=function(t,e){if(null==t)return{};var n,a,r={},l=Object.keys(t);for(a=0;a<l.length;a++)n=l[a],e.indexOf(n)>=0||(r[n]=t[n]);return r}(t,e);if(Object.getOwnPropertySymbols){var l=Object.getOwnPropertySymbols(t);for(a=0;a<l.length;a++)n=l[a],e.indexOf(n)>=0||Object.prototype.propertyIsEnumerable.call(t,n)&&(r[n]=t[n])}return r}var u=a.createContext({}),m=function(t){var e=a.useContext(u),n=e;return t&&(n="function"==typeof t?t(e):i(i({},e),t)),n},k=function(t){var e=m(t.components);return a.createElement(u.Provider,{value:e},t.children)},d={inlineCode:"code",wrapper:function(t){var e=t.children;return a.createElement(a.Fragment,{},e)}},N=a.forwardRef((function(t,e){var n=t.components,r=t.mdxType,l=t.originalType,u=t.parentName,k=p(t,["components","mdxType","originalType","parentName"]),N=m(n),o=r,g=N["".concat(u,".").concat(o)]||N[o]||d[o]||l;return n?a.createElement(g,i(i({ref:e},k),{},{components:n})):a.createElement(g,i({ref:e},k))}));function o(t,e){var n=arguments,r=e&&e.mdxType;if("string"==typeof t||r){var l=n.length,i=new Array(l);i[0]=N;var p={};for(var u in e)hasOwnProperty.call(e,u)&&(p[u]=e[u]);p.originalType=t,p.mdxType="string"==typeof t?t:r,i[1]=p;for(var m=2;m<l;m++)i[m]=n[m];return a.createElement.apply(null,i)}return a.createElement.apply(null,n)}N.displayName="MDXCreateElement"},99179:function(t,e,n){n.r(e),n.d(e,{assets:function(){return k},contentTitle:function(){return u},default:function(){return o},frontMatter:function(){return p},metadata:function(){return m},toc:function(){return d}});var a=n(87462),r=n(63366),l=(n(67294),n(3905)),i=["components"],p={title:"Intel"},u=void 0,m={unversionedId:"hardware/intel",id:"hardware/intel",title:"Intel",description:"- ARK",source:"@site/notes/hardware/intel.md",sourceDirName:"hardware",slug:"/hardware/intel",permalink:"/notes/hardware/intel",draft:!1,editUrl:"https://github.com/wenerme/wener/edit/master/notes/hardware/intel.md",tags:[],version:"current",frontMatter:{title:"Intel"},sidebar:"docs",previous:{title:"\u786c\u4ef6\u8bcd\u6c47",permalink:"/notes/hardware/glossary"},next:{title:"\u786c\u4ef6\u63a5\u53e3",permalink:"/notes/hardware/interface/"}},k={},d=[{value:"CPU",id:"cpu",level:2}],N={toc:d};function o(t){var e=t.components,n=(0,r.Z)(t,i);return(0,l.kt)("wrapper",(0,a.Z)({},N,n,{components:e,mdxType:"MDXLayout"}),(0,l.kt)("ul",null,(0,l.kt)("li",{parentName:"ul"},(0,l.kt)("a",{parentName:"li",href:"http://ark.intel.com/"},"ARK")),(0,l.kt)("li",{parentName:"ul"},(0,l.kt)("a",{parentName:"li",href:"https://en.wikipedia.org/wiki/Intel_X99"},"Intel\xae X99 Chipset Platform Controller Hub (PCH)"),(0,l.kt)("ul",{parentName:"li"},(0,l.kt)("li",{parentName:"ul"},(0,l.kt)("a",{parentName:"li",href:"http://ark.intel.com/products/81761"},"http://ark.intel.com/products/81761")),(0,l.kt)("li",{parentName:"ul"},"2014 \u5e74"),(0,l.kt)("li",{parentName:"ul"},"2011"),(0,l.kt)("li",{parentName:"ul"},"PCIe 8, USB 2.0 8, USB 3.0 6, SATA 10"))),(0,l.kt)("li",{parentName:"ul"},(0,l.kt)("a",{parentName:"li",href:"https://www.intel.com/content/www/us/en/support/articles/000037112/graphics.html"},"https://www.intel.com/content/www/us/en/support/articles/000037112/graphics.html")),(0,l.kt)("li",{parentName:"ul"},"Intel\xae Quick Sync Video")),(0,l.kt)("table",null,(0,l.kt)("thead",{parentName:"table"},(0,l.kt)("tr",{parentName:"thead"},(0,l.kt)("th",{parentName:"tr",align:null},"year"),(0,l.kt)("th",{parentName:"tr",align:null},"ISA/ISE"),(0,l.kt)("th",{parentName:"tr",align:null},"full name"),(0,l.kt)("th",{parentName:"tr",align:null},"support by"),(0,l.kt)("th",{parentName:"tr",align:null},"for"))),(0,l.kt)("tbody",{parentName:"table"},(0,l.kt)("tr",{parentName:"tbody"},(0,l.kt)("td",{parentName:"tr",align:null},"2022"),(0,l.kt)("td",{parentName:"tr",align:null},"Intel AMX"),(0,l.kt)("td",{parentName:"tr",align:null},"Advanced Matrix Extensions"),(0,l.kt)("td",{parentName:"tr",align:null},"Linux 5.16, GCC 11"),(0,l.kt)("td",{parentName:"tr",align:null},"\u52a0\u901f AI,ML")),(0,l.kt)("tr",{parentName:"tbody"},(0,l.kt)("td",{parentName:"tr",align:null},"2015"),(0,l.kt)("td",{parentName:"tr",align:null},"SGX"),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null})),(0,l.kt)("tr",{parentName:"tbody"},(0,l.kt)("td",{parentName:"tr",align:null},"2015"),(0,l.kt)("td",{parentName:"tr",align:null},"MPX"),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null})),(0,l.kt)("tr",{parentName:"tbody"},(0,l.kt)("td",{parentName:"tr",align:null},"2015"),(0,l.kt)("td",{parentName:"tr",align:null},"AVX-512"),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null})),(0,l.kt)("tr",{parentName:"tbody"},(0,l.kt)("td",{parentName:"tr",align:null},"2013"),(0,l.kt)("td",{parentName:"tr",align:null},"SHA"),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null})),(0,l.kt)("tr",{parentName:"tbody"},(0,l.kt)("td",{parentName:"tr",align:null},"2013"),(0,l.kt)("td",{parentName:"tr",align:null},"AVX2"),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null})),(0,l.kt)("tr",{parentName:"tbody"},(0,l.kt)("td",{parentName:"tr",align:null},"2012"),(0,l.kt)("td",{parentName:"tr",align:null},"RDRAND"),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null})),(0,l.kt)("tr",{parentName:"tbody"},(0,l.kt)("td",{parentName:"tr",align:null},"2012"),(0,l.kt)("td",{parentName:"tr",align:null},"FMA3"),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null})),(0,l.kt)("tr",{parentName:"tbody"},(0,l.kt)("td",{parentName:"tr",align:null},"2011"),(0,l.kt)("td",{parentName:"tr",align:null},"FMA4"),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null})),(0,l.kt)("tr",{parentName:"tbody"},(0,l.kt)("td",{parentName:"tr",align:null},"2010"),(0,l.kt)("td",{parentName:"tr",align:null},"CLMUL"),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null})),(0,l.kt)("tr",{parentName:"tbody"},(0,l.kt)("td",{parentName:"tr",align:null},"2009"),(0,l.kt)("td",{parentName:"tr",align:null},"XOP"),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null})),(0,l.kt)("tr",{parentName:"tbody"},(0,l.kt)("td",{parentName:"tr",align:null},"2009"),(0,l.kt)("td",{parentName:"tr",align:null},"F16C"),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null})),(0,l.kt)("tr",{parentName:"tbody"},(0,l.kt)("td",{parentName:"tr",align:null},"2008"),(0,l.kt)("td",{parentName:"tr",align:null},"AVX"),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null})),(0,l.kt)("tr",{parentName:"tbody"},(0,l.kt)("td",{parentName:"tr",align:null},"2007"),(0,l.kt)("td",{parentName:"tr",align:null},"SSE5"),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null})),(0,l.kt)("tr",{parentName:"tbody"},(0,l.kt)("td",{parentName:"tr",align:null},"2006"),(0,l.kt)("td",{parentName:"tr",align:null},"SSSE3"),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null})),(0,l.kt)("tr",{parentName:"tbody"},(0,l.kt)("td",{parentName:"tr",align:null},"2006"),(0,l.kt)("td",{parentName:"tr",align:null},"SSE4"),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null})),(0,l.kt)("tr",{parentName:"tbody"},(0,l.kt)("td",{parentName:"tr",align:null},"2006"),(0,l.kt)("td",{parentName:"tr",align:null},"AMD-V"),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null})),(0,l.kt)("tr",{parentName:"tbody"},(0,l.kt)("td",{parentName:"tr",align:null},"2005"),(0,l.kt)("td",{parentName:"tr",align:null},"VT-x"),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null})),(0,l.kt)("tr",{parentName:"tbody"},(0,l.kt)("td",{parentName:"tr",align:null},"2004"),(0,l.kt)("td",{parentName:"tr",align:null},"SSE3"),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null})),(0,l.kt)("tr",{parentName:"tbody"},(0,l.kt)("td",{parentName:"tr",align:null},"2001"),(0,l.kt)("td",{parentName:"tr",align:null},"SSE2"),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null})),(0,l.kt)("tr",{parentName:"tbody"},(0,l.kt)("td",{parentName:"tr",align:null},"1999"),(0,l.kt)("td",{parentName:"tr",align:null},"SSE"),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null})),(0,l.kt)("tr",{parentName:"tbody"},(0,l.kt)("td",{parentName:"tr",align:null},"1998"),(0,l.kt)("td",{parentName:"tr",align:null},"3DNow"),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null})),(0,l.kt)("tr",{parentName:"tbody"},(0,l.kt)("td",{parentName:"tr",align:null},"1996"),(0,l.kt)("td",{parentName:"tr",align:null},"MMX"),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null}),(0,l.kt)("td",{parentName:"tr",align:null})))),(0,l.kt)("ul",null,(0,l.kt)("li",{parentName:"ul"},"x86 - SIMD"),(0,l.kt)("li",{parentName:"ul"},"\u865a\u62df\u5316: VT-x, AMD-, VT-d, AMD-Vi"),(0,l.kt)("li",{parentName:"ul"},"ISA - instruction set architecture"),(0,l.kt)("li",{parentName:"ul"},"ISE - instruction set extensions")),(0,l.kt)("h2",{id:"cpu"},"CPU"),(0,l.kt)("ul",null,(0,l.kt)("li",{parentName:"ul"},"Xeon - \u5de5\u4f5c\u7ad9\u3001\u670d\u52a1\u5668",(0,l.kt)("ul",{parentName:"li"},(0,l.kt)("li",{parentName:"ul"},"\u652f\u6301 ECC \u5185\u5b58\u3001\u652f\u6301\u66f4\u591a\u5185\u5b58"),(0,l.kt)("li",{parentName:"ul"},"\u529f\u8017\u9ad8"),(0,l.kt)("li",{parentName:"ul"},"\u591a\u5a92\u4f53\u80fd\u529b\u6709\u9650 - \u6709\u7279\u5b9a CPU"))),(0,l.kt)("li",{parentName:"ul"},"Core - \u684c\u9762",(0,l.kt)("ul",{parentName:"li"},(0,l.kt)("li",{parentName:"ul"},"\u53d8\u9891\u3001\u529f\u8017\u53ef\u63a7\u3001\u591a\u5a92\u4f53\u80fd\u529b\u66f4\u5f3a")))))}o.isMDXComponent=!0}}]);