$date
	Sat Oct 22 22:21:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#559723
b11 !
1"
#559726
b11 &
b11 %
1$
#559727
0"
#559730
b1010 &
b1010 %
#559734
b101 &
b101 %
#559738
b10000 &
b10000 %
#559742
b1000 &
b1000 %
#559746
b100 &
b100 %
#559750
b10 &
b10 %
#559754
b1 &
b1 %
1#
#559758
b0 &
0#
b0 %
0$
#1637238
b11010 &
b11010 %
1$
b11010 !
1"
#1637239
0"
#1637242
b1101 &
b1101 %
#1637246
b101000 &
b101000 %
#1637250
b10100 &
b10100 %
#1637254
b1010 &
b1010 %
#1637258
b101 &
b101 %
#1637262
b10000 &
b10000 %
#1637266
b1000 &
b1000 %
#1637270
b100 &
b100 %
#1637274
b10 &
b10 %
#1637278
b1 &
1#
b1 %
#1637282
b0 &
b0 %
0#
0$
#2629895
b10 !
1"
#2629898
b10 &
b10 %
1$
#2629899
0"
#2629902
b1 &
1#
b1 %
#2629906
b0 &
b0 %
0#
0$
#4500012
