Information: Updating design information... (UID-85)
Warning: A non-unate path in clock network for clock 'uart_clk'
 from pin 'Uart_ins/UartIf_ins/ClkDiv_tx/U3/Y' is detected. (TIM-052)
Information: Timing loop detected. (OPT-150)
	U5/A1 U5/Y 
Information: Timing loop detected. (OPT-150)
	U9/A1 U9/Y 
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U9'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U8'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'Y' on cell 'cpu/U10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'Y' on cell 'cpu/U9'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'Y' on cell 'cpu/U8'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'Y' on cell 'cpu/U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Y' on cell 'cpu/U272'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'Y' on cell 'cpu/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'Y' on cell 'cpu/U7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'Y' on cell 'cpu/U5'
         to break a timing loop. (OPT-314)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 2
        -max_paths 2
Design : Mcu
Version: L-2016.03-SP1
Date   : Sat May  7 18:23:46 2022
****************************************

Operating Conditions: fast   Library: fast
Wire Load Model Mode: top

  Startpoint: cpu/ins_register_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cpu/psw_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mcu                tsmc090_wl30          fast

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cpu/ins_register_reg[6]/CK (DFFRHQX8)                   0.00       2.00 r
  cpu/ins_register_reg[6]/Q (DFFRHQX8)                    0.17       2.17 r
  cpu/insdecoder/instruction[6] (InsDecoder)              0.00       2.17 r
  cpu/insdecoder/U274/Y (INVX4)                           0.11       2.28 f
  cpu/insdecoder/U747/Y (NAND2X2)                         0.17       2.45 r
  cpu/insdecoder/U237/Y (INVX4)                           0.12       2.56 f
  cpu/insdecoder/U188/Y (NAND3X8)                         0.10       2.66 r
  cpu/insdecoder/U675/Y (INVX4)                           0.10       2.76 f
  cpu/insdecoder/U54/Y (CLKAND2X2)                        0.19       2.95 f
  cpu/insdecoder/U193/Y (OAI21BX4)                        0.09       3.04 f
  cpu/insdecoder/U13/Y (BUFX20)                           0.05       3.09 f
  cpu/insdecoder/U22/Y (NOR2X8)                           0.15       3.24 r
  cpu/insdecoder/U229/Y (NOR2X4)                          0.10       3.33 f
  cpu/insdecoder/U492/Y (AOI211X4)                        0.13       3.46 r
  cpu/insdecoder/U101/Y (INVX4)                           0.07       3.53 f
  cpu/insdecoder/U190/Y (NOR4BBX4)                        0.17       3.70 r
  cpu/insdecoder/U233/Y (BUFX2)                           0.14       3.84 r
  cpu/insdecoder/U340/Y (NAND4X4)                         0.15       3.99 f
  cpu/insdecoder/U787/Y (NAND4BX2)                        0.18       4.17 f
  cpu/insdecoder/b_data_from[2] (InsDecoder)              0.00       4.17 f
  cpu/U20/Y (CLKBUFX20)                                   0.07       4.24 f
  cpu/U33/Y (INVX6)                                       0.08       4.32 r
  cpu/U54/Y (NOR3X6)                                      0.05       4.37 f
  cpu/U46/Y (CLKAND2X6)                                   0.24       4.61 f
  cpu/U34/Y (AOI221X4)                                    0.17       4.78 r
  cpu/U32/Y (INVX4)                                       0.04       4.82 f
  cpu/U31/Y (NAND2X2)                                     0.08       4.90 r
  cpu/U117/Y (AND2X2)                                     0.10       5.00 r
  cpu/U150/Y (NAND2X4)                                    0.16       5.16 f
  cpu/pro/b_data[4] (Process)                             0.00       5.16 f
  cpu/pro/alu/b_data[4] (ALU)                             0.00       5.16 f
  cpu/pro/alu/div_35/b[4] (ALU_DW_div_uns_6)              0.00       5.16 f
  cpu/pro/alu/div_35/U36/Y (OR3X8)                        0.09       5.25 f
  cpu/pro/alu/div_35/U38/Y (NAND2BX8)                     0.08       5.33 f
  cpu/pro/alu/div_35/U37/Y (NOR3X8)                       0.14       5.47 r
  cpu/pro/alu/div_35/U39/Y (MX2X8)                        0.08       5.55 r
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4)
                                                          0.10       5.65 r
  cpu/pro/alu/div_35/U81/Y (INVX2)                        0.06       5.71 f
  cpu/pro/alu/div_35/U17/Y (NOR3X8)                       0.09       5.80 r
  cpu/pro/alu/div_35/U10/Y (BUFX14)                       0.05       5.86 r
  cpu/pro/alu/div_35/U49/Y (CLKMX2X2)                     0.19       6.05 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_5_2/CO (ADDFX4)
                                                          0.17       6.22 f
  cpu/pro/alu/div_35/U32/Y (NAND2BX4)                     0.06       6.28 r
  cpu/pro/alu/div_35/U24/Y (INVX6)                        0.06       6.34 f
  cpu/pro/alu/div_35/U6/Y (MX2X4)                         0.13       6.47 r
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4)
                                                          0.10       6.58 r
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4)
                                                          0.07       6.65 r
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4)
                                                          0.07       6.72 r
  cpu/pro/alu/div_35/U34/Y (NAND2BX2)                     0.08       6.80 f
  cpu/pro/alu/div_35/U25/Y (INVX6)                        0.14       6.94 r
  cpu/pro/alu/div_35/U20/Y (MX2X6)                        0.08       7.02 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_3_1/CO (ADDFX1)
                                                          0.17       7.19 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_3_2/CO (ADDFX1)
                                                          0.17       7.36 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4)
                                                          0.09       7.44 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_3_4/CO (ADDFX4)
                                                          0.10       7.55 f
  cpu/pro/alu/div_35/U83/Y (INVX2)                        0.08       7.63 r
  cpu/pro/alu/div_35/U19/Y (OR3X2)                        0.12       7.75 r
  cpu/pro/alu/div_35/U9/Y (INVX10)                        0.07       7.82 f
  cpu/pro/alu/div_35/U29/Y (MX2X2)                        0.19       8.00 r
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_2_2/CO (ADDFX1)
                                                          0.18       8.19 r
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4)
                                                          0.08       8.26 r
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_2_4/CO (ADDFX4)
                                                          0.10       8.37 r
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_2_5/CO (ADDFX4)
                                                          0.11       8.48 r
  cpu/pro/alu/div_35/U35/Y (NAND2BX8)                     0.03       8.51 f
  cpu/pro/alu/div_35/U22/Y (INVX8)                        0.14       8.65 r
  cpu/pro/alu/div_35/U7/Y (MXI2X6)                        0.09       8.74 r
  cpu/pro/alu/div_35/U66/Y (INVX2)                        0.07       8.81 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX4)
                                                          0.11       8.92 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_1_2/CO (ADDFX4)
                                                          0.10       9.03 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4)
                                                          0.08       9.10 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_1_4/CO (ADDFX1)
                                                          0.14       9.24 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_1_5/CO (ADDFX1)
                                                          0.16       9.41 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_1_6/CO (ADDFX4)
                                                          0.12       9.53 f
  cpu/pro/alu/div_35/U12/Y (NAND2BX2)                     0.10       9.63 r
  cpu/pro/alu/div_35/U23/Y (INVX8)                        0.11       9.73 f
  cpu/pro/alu/div_35/U33/Y (MX2X6)                        0.09       9.82 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_0_1/CO (ADDFX1)
                                                          0.16       9.99 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_0_2/CO (ADDFX4)
                                                          0.12      10.11 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX4)
                                                          0.08      10.19 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_0_4/CO (ADDFX1)
                                                          0.14      10.33 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_0_5/CO (ADDFX1)
                                                          0.16      10.49 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_0_6/CO (ADDFX1)
                                                          0.17      10.66 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX4)
                                                          0.09      10.75 f
  cpu/pro/alu/div_35/quotient[0] (ALU_DW_div_uns_6)       0.00      10.75 f
  cpu/pro/alu/U37/Y (AOI221X4)                            0.12      10.86 r
  cpu/pro/alu/U12/Y (AND3X2)                              0.10      10.96 r
  cpu/pro/alu/U36/Y (OAI222X4)                            0.06      11.02 f
  cpu/pro/alu/ans[0] (ALU)                                0.00      11.02 f
  cpu/pro/U13/Y (AO22X4)                                  0.08      11.10 f
  cpu/pro/ans[0] (Process)                                0.00      11.10 f
  cpu/U45/Y (BUFX14)                                      0.06      11.16 f
  cpu/U148/Y (XNOR2X4)                                    0.06      11.22 f
  cpu/U218/Y (XOR2X8)                                     0.06      11.28 f
  cpu/U217/Y (XOR2X8)                                     0.06      11.33 f
  cpu/U51/Y (OAI222X4)                                    0.11      11.45 r
  cpu/psw_reg[0]/D (DFFRQX2)                              0.00      11.45 r
  data arrival time                                                 11.45

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -0.50      11.50
  cpu/psw_reg[0]/CK (DFFRQX2)                             0.00      11.50 r
  library setup time                                     -0.05      11.45
  data required time                                                11.45
  --------------------------------------------------------------------------
  data required time                                                11.45
  data arrival time                                                -11.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cpu/run_phase_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cpu/psw_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mcu                tsmc090_wl30          fast

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cpu/run_phase_reg[2]/CK (DFFRHQX8)                      0.00       2.00 r
  cpu/run_phase_reg[2]/Q (DFFRHQX8)                       0.12       2.12 f
  cpu/U37/Y (BUFX14)                                      0.09       2.21 f
  cpu/insdecoder/run_phase[2] (InsDecoder)                0.00       2.21 f
  cpu/insdecoder/U65/Y (INVX10)                           0.14       2.35 r
  cpu/insdecoder/U212/Y (NOR2X8)                          0.06       2.41 f
  cpu/insdecoder/U263/Y (INVX6)                           0.13       2.54 r
  cpu/insdecoder/U239/Y (NAND2X2)                         0.15       2.69 f
  cpu/insdecoder/U201/Y (NOR2X8)                          0.17       2.86 r
  cpu/insdecoder/U3/Y (INVX16)                            0.03       2.89 f
  cpu/insdecoder/U257/Y (NOR3X2)                          0.20       3.10 r
  cpu/insdecoder/U114/Y (BUFX2)                           0.17       3.27 r
  cpu/insdecoder/U47/Y (INVX16)                           0.01       3.28 f
  cpu/insdecoder/U219/Y (OAI31X4)                         0.06       3.35 r
  cpu/insdecoder/U40/Y (BUFX20)                           0.04       3.39 r
  cpu/insdecoder/U202/Y (OAI22X4)                         0.04       3.42 f
  cpu/insdecoder/U539/Y (AOI211X4)                        0.12       3.55 r
  cpu/insdecoder/U80/Y (AND3X4)                           0.09       3.64 r
  cpu/insdecoder/U643/Y (OA21X2)                          0.15       3.79 r
  cpu/insdecoder/U230/Y (AND3X2)                          0.17       3.95 r
  cpu/insdecoder/U723/Y (OAI21X4)                         0.09       4.04 f
  cpu/insdecoder/U31/Y (NOR4X8)                           0.13       4.17 r
  cpu/insdecoder/U503/Y (NAND3X8)                         0.13       4.29 f
  cpu/insdecoder/b_data_from[0] (InsDecoder)              0.00       4.29 f
  cpu/U118/Y (OR3X2)                                      0.12       4.42 f
  cpu/U17/Y (NOR2X8)                                      0.17       4.59 r
  cpu/U211/Y (INVX18)                                     0.04       4.62 f
  cpu/U67/Y (OAI22X1)                                     0.20       4.83 r
  cpu/U36/Y (AOI221X2)                                    0.07       4.90 f
  cpu/U52/Y (AOI31X4)                                     0.12       5.02 r
  cpu/U170/Y (BUFX8)                                      0.14       5.16 r
  cpu/pro/b_data[0] (Process)                             0.00       5.16 r
  cpu/pro/alu/b_data[0] (ALU)                             0.00       5.16 r
  cpu/pro/alu/div_35/b[0] (ALU_DW_div_uns_6)              0.00       5.16 r
  cpu/pro/alu/div_35/U27/Y (INVX2)                        0.07       5.23 f
  cpu/pro/alu/div_35/U5/Y (BUFX8)                         0.12       5.34 f
  cpu/pro/alu/div_35/U15/Y (XNOR2X2)                      0.12       5.46 r
  cpu/pro/alu/div_35/U39/Y (MX2X8)                        0.09       5.55 r
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4)
                                                          0.10       5.65 r
  cpu/pro/alu/div_35/U81/Y (INVX2)                        0.06       5.71 f
  cpu/pro/alu/div_35/U17/Y (NOR3X8)                       0.09       5.80 r
  cpu/pro/alu/div_35/U10/Y (BUFX14)                       0.05       5.86 r
  cpu/pro/alu/div_35/U49/Y (CLKMX2X2)                     0.19       6.05 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_5_2/CO (ADDFX4)
                                                          0.17       6.22 f
  cpu/pro/alu/div_35/U32/Y (NAND2BX4)                     0.06       6.28 r
  cpu/pro/alu/div_35/U24/Y (INVX6)                        0.06       6.34 f
  cpu/pro/alu/div_35/U6/Y (MX2X4)                         0.13       6.47 r
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4)
                                                          0.10       6.58 r
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4)
                                                          0.07       6.65 r
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4)
                                                          0.07       6.72 r
  cpu/pro/alu/div_35/U34/Y (NAND2BX2)                     0.08       6.80 f
  cpu/pro/alu/div_35/U25/Y (INVX6)                        0.14       6.94 r
  cpu/pro/alu/div_35/U20/Y (MX2X6)                        0.08       7.02 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_3_1/CO (ADDFX1)
                                                          0.17       7.19 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_3_2/CO (ADDFX1)
                                                          0.17       7.35 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4)
                                                          0.09       7.44 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_3_4/CO (ADDFX4)
                                                          0.10       7.55 f
  cpu/pro/alu/div_35/U83/Y (INVX2)                        0.08       7.63 r
  cpu/pro/alu/div_35/U19/Y (OR3X2)                        0.12       7.75 r
  cpu/pro/alu/div_35/U9/Y (INVX10)                        0.07       7.82 f
  cpu/pro/alu/div_35/U29/Y (MX2X2)                        0.19       8.00 r
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_2_2/CO (ADDFX1)
                                                          0.18       8.19 r
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4)
                                                          0.08       8.26 r
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_2_4/CO (ADDFX4)
                                                          0.10       8.37 r
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_2_5/CO (ADDFX4)
                                                          0.11       8.48 r
  cpu/pro/alu/div_35/U35/Y (NAND2BX8)                     0.03       8.51 f
  cpu/pro/alu/div_35/U22/Y (INVX8)                        0.14       8.65 r
  cpu/pro/alu/div_35/U7/Y (MXI2X6)                        0.09       8.74 r
  cpu/pro/alu/div_35/U66/Y (INVX2)                        0.07       8.81 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX4)
                                                          0.11       8.92 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_1_2/CO (ADDFX4)
                                                          0.10       9.03 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4)
                                                          0.08       9.10 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_1_4/CO (ADDFX1)
                                                          0.14       9.24 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_1_5/CO (ADDFX1)
                                                          0.16       9.40 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_1_6/CO (ADDFX4)
                                                          0.12       9.53 f
  cpu/pro/alu/div_35/U12/Y (NAND2BX2)                     0.10       9.63 r
  cpu/pro/alu/div_35/U23/Y (INVX8)                        0.11       9.73 f
  cpu/pro/alu/div_35/U33/Y (MX2X6)                        0.09       9.82 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_0_1/CO (ADDFX1)
                                                          0.16       9.99 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_0_2/CO (ADDFX4)
                                                          0.12      10.11 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX4)
                                                          0.08      10.19 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_0_4/CO (ADDFX1)
                                                          0.14      10.33 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_0_5/CO (ADDFX1)
                                                          0.16      10.49 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_0_6/CO (ADDFX1)
                                                          0.17      10.66 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX4)
                                                          0.09      10.75 f
  cpu/pro/alu/div_35/quotient[0] (ALU_DW_div_uns_6)       0.00      10.75 f
  cpu/pro/alu/U37/Y (AOI221X4)                            0.12      10.86 r
  cpu/pro/alu/U12/Y (AND3X2)                              0.10      10.96 r
  cpu/pro/alu/U36/Y (OAI222X4)                            0.06      11.02 f
  cpu/pro/alu/ans[0] (ALU)                                0.00      11.02 f
  cpu/pro/U13/Y (AO22X4)                                  0.08      11.10 f
  cpu/pro/ans[0] (Process)                                0.00      11.10 f
  cpu/U45/Y (BUFX14)                                      0.06      11.16 f
  cpu/U148/Y (XNOR2X4)                                    0.06      11.22 f
  cpu/U218/Y (XOR2X8)                                     0.06      11.28 f
  cpu/U217/Y (XOR2X8)                                     0.06      11.33 f
  cpu/U51/Y (OAI222X4)                                    0.11      11.45 r
  cpu/psw_reg[0]/D (DFFRQX2)                              0.00      11.45 r
  data arrival time                                                 11.45

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -0.50      11.50
  cpu/psw_reg[0]/CK (DFFRQX2)                             0.00      11.50 r
  library setup time                                     -0.05      11.45
  data required time                                                11.45
  --------------------------------------------------------------------------
  data required time                                                11.45
  data arrival time                                                -11.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: Uart_ins/UartFiFo_ins/r_pt_reg[3]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: Uart_ins/UartFiFo_ins/fifo_ram_ins/r_data_out_reg[1]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mcu                tsmc090_wl30          fast

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Uart_ins/UartFiFo_ins/r_pt_reg[3]/CK (EDFFX2)           0.00       0.00 r
  Uart_ins/UartFiFo_ins/r_pt_reg[3]/QN (EDFFX2)           0.18       0.18 f
  Uart_ins/UartFiFo_ins/U16/Y (INVX4)                     0.22       0.40 r
  Uart_ins/UartFiFo_ins/fifo_ram_ins/r_addr[3] (fifo_ram_DATA_WIDTH8_RAM_DEPTH16_ADDR_WIDTH4)
                                                          0.00       0.40 r
  Uart_ins/UartFiFo_ins/fifo_ram_ins/U113/Y (INVX2)       0.12       0.53 f
  Uart_ins/UartFiFo_ins/fifo_ram_ins/U81/Y (NOR2X2)       0.28       0.81 r
  Uart_ins/UartFiFo_ins/fifo_ram_ins/U102/Y (BUFX2)       0.19       1.00 r
  Uart_ins/UartFiFo_ins/fifo_ram_ins/U87/Y (BUFX5)        0.21       1.21 r
  Uart_ins/UartFiFo_ins/fifo_ram_ins/U197/Y (AOI22X2)     0.09       1.30 f
  Uart_ins/UartFiFo_ins/fifo_ram_ins/U195/Y (AOI21X1)     0.20       1.50 r
  Uart_ins/UartFiFo_ins/fifo_ram_ins/U66/Y (OR4X2)        0.11       1.60 r
  Uart_ins/UartFiFo_ins/fifo_ram_ins/U65/Y (NOR2BX1)      0.18       1.78 r
  Uart_ins/UartFiFo_ins/fifo_ram_ins/r_data_out_reg[1]/D (EDFFX2)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock tx_clk (rise edge)                               40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  Uart_ins/UartFiFo_ins/fifo_ram_ins/r_data_out_reg[1]/CK (EDFFX2)
                                                          0.00      40.00 r
  library setup time                                     -0.04      39.96
  data required time                                                39.96
  --------------------------------------------------------------------------
  data required time                                                39.96
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                       38.17


  Startpoint: Uart_ins/UartFiFo_ins/r_pt_reg[3]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: Uart_ins/UartFiFo_ins/fifo_ram_ins/r_data_out_reg[0]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mcu                tsmc090_wl30          fast

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Uart_ins/UartFiFo_ins/r_pt_reg[3]/CK (EDFFX2)           0.00       0.00 r
  Uart_ins/UartFiFo_ins/r_pt_reg[3]/QN (EDFFX2)           0.18       0.18 f
  Uart_ins/UartFiFo_ins/U16/Y (INVX4)                     0.22       0.40 r
  Uart_ins/UartFiFo_ins/fifo_ram_ins/r_addr[3] (fifo_ram_DATA_WIDTH8_RAM_DEPTH16_ADDR_WIDTH4)
                                                          0.00       0.40 r
  Uart_ins/UartFiFo_ins/fifo_ram_ins/U113/Y (INVX2)       0.12       0.53 f
  Uart_ins/UartFiFo_ins/fifo_ram_ins/U81/Y (NOR2X2)       0.28       0.81 r
  Uart_ins/UartFiFo_ins/fifo_ram_ins/U102/Y (BUFX2)       0.19       1.00 r
  Uart_ins/UartFiFo_ins/fifo_ram_ins/U87/Y (BUFX5)        0.21       1.21 r
  Uart_ins/UartFiFo_ins/fifo_ram_ins/U194/Y (AOI22X2)     0.09       1.30 f
  Uart_ins/UartFiFo_ins/fifo_ram_ins/U192/Y (AOI21X1)     0.20       1.50 r
  Uart_ins/UartFiFo_ins/fifo_ram_ins/U64/Y (OR4X2)        0.11       1.60 r
  Uart_ins/UartFiFo_ins/fifo_ram_ins/U63/Y (NOR2BX1)      0.18       1.78 r
  Uart_ins/UartFiFo_ins/fifo_ram_ins/r_data_out_reg[0]/D (EDFFX2)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock tx_clk (rise edge)                               40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  Uart_ins/UartFiFo_ins/fifo_ram_ins/r_data_out_reg[0]/CK (EDFFX2)
                                                          0.00      40.00 r
  library setup time                                     -0.04      39.96
  data required time                                                39.96
  --------------------------------------------------------------------------
  data required time                                                39.96
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                       38.17


  Startpoint: rst_n_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Uart_ins/UartIf_ins/tx_bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mcu                tsmc090_wl30          fast

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 630.00     630.00
  clock network delay (ideal)                             2.00     632.00
  rst_n_reg/CK (EDFFX2)                                   0.00     632.00 r
  rst_n_reg/Q (EDFFX2)                                    0.26     632.26 r
  U1206/Y (BUFX5)                                         0.21     632.47 r
  Uart_ins/rst_n (Uart_FIFO_DEPTH16_FIFO_WIDTH8_ADDR_WIDTH4)
                                                          0.00     632.47 r
  Uart_ins/U2/Y (INVX2)                                   0.17     632.63 f
  Uart_ins/U3/Y (INVX2)                                   0.12     632.75 r
  Uart_ins/UartIf_ins/rst_n (UartIf)                      0.00     632.75 r
  Uart_ins/UartIf_ins/U40/Y (INVX2)                       0.13     632.88 f
  Uart_ins/UartIf_ins/U37/Y (BUFX2)                       0.18     633.06 f
  Uart_ins/UartIf_ins/U16/Y (NOR2X4)                      0.18     633.24 r
  Uart_ins/UartIf_ins/U56/Y (OAI21X4)                     0.08     633.32 f
  Uart_ins/UartIf_ins/U42/Y (INVX4)                       0.16     633.48 r
  Uart_ins/UartIf_ins/U69/Y (NAND2X2)                     0.14     633.62 f
  Uart_ins/UartIf_ins/U68/Y (OAI2BB1X1)                   0.14     633.76 r
  Uart_ins/UartIf_ins/U67/Y (OAI2BB2X2)                   0.09     633.86 r
  Uart_ins/UartIf_ins/tx_bit_cnt_reg[2]/D (DFFQX2)        0.00     633.86 r
  data arrival time                                                633.86

  clock uart_clk (rise edge)                            640.00     640.00
  clock network delay (ideal)                             0.00     640.00
  Uart_ins/UartIf_ins/tx_bit_cnt_reg[2]/CK (DFFQX2)       0.00     640.00 r
  library setup time                                     -0.02     639.98
  data required time                                               639.98
  --------------------------------------------------------------------------
  data required time                                               639.98
  data arrival time                                               -633.86
  --------------------------------------------------------------------------
  slack (MET)                                                        6.13


  Startpoint: rst_n_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Uart_ins/UartIf_ins/tx_bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mcu                tsmc090_wl30          fast

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 630.00     630.00
  clock network delay (ideal)                             2.00     632.00
  rst_n_reg/CK (EDFFX2)                                   0.00     632.00 r
  rst_n_reg/Q (EDFFX2)                                    0.19     632.19 f
  U1206/Y (BUFX5)                                         0.16     632.35 f
  Uart_ins/rst_n (Uart_FIFO_DEPTH16_FIFO_WIDTH8_ADDR_WIDTH4)
                                                          0.00     632.35 f
  Uart_ins/U2/Y (INVX2)                                   0.23     632.58 r
  Uart_ins/U3/Y (INVX2)                                   0.07     632.65 f
  Uart_ins/UartIf_ins/rst_n (UartIf)                      0.00     632.65 f
  Uart_ins/UartIf_ins/U40/Y (INVX2)                       0.21     632.87 r
  Uart_ins/UartIf_ins/U37/Y (BUFX2)                       0.21     633.08 r
  Uart_ins/UartIf_ins/U16/Y (NOR2X4)                      0.06     633.15 f
  Uart_ins/UartIf_ins/U56/Y (OAI21X4)                     0.10     633.25 r
  Uart_ins/UartIf_ins/U42/Y (INVX4)                       0.11     633.36 f
  Uart_ins/UartIf_ins/U69/Y (NAND2X2)                     0.16     633.53 r
  Uart_ins/UartIf_ins/U68/Y (OAI2BB1X1)                   0.14     633.66 f
  Uart_ins/UartIf_ins/U67/Y (OAI2BB2X2)                   0.11     633.78 f
  Uart_ins/UartIf_ins/tx_bit_cnt_reg[2]/D (DFFQX2)        0.00     633.78 f
  data arrival time                                                633.78

  clock uart_clk (rise edge)                            640.00     640.00
  clock network delay (ideal)                             0.00     640.00
  Uart_ins/UartIf_ins/tx_bit_cnt_reg[2]/CK (DFFQX2)       0.00     640.00 r
  library setup time                                     -0.05     639.95
  data required time                                               639.95
  --------------------------------------------------------------------------
  data required time                                               639.95
  data arrival time                                               -633.78
  --------------------------------------------------------------------------
  slack (MET)                                                        6.17


1
