// Seed: 165406435
module module_0;
  logic id_0;
  reg   id_1;
  type_6(
      id_0, 1 - 1
  );
  reg id_2;
  always @(id_1) begin
    id_1 <= id_2;
  end
  genvar id_3;
endmodule
