#create_clock -period 10.000 [get_ports pcie_ref_clock_clk_p]
#set_property PACKAGE_PIN AU10 [get_ports pcie_ref_clock_clk_p]
create_clock -period 5.000 [get_ports diff_clock_rtl_clk_p]
set_property PACKAGE_PIN H19 [get_ports diff_clock_rtl_clk_p]
#set_property PACKAGE_PIN A5 [get_ports reset]
#set_property PACKAGE_PIN A6 [get_ports pcie_perstn]
set_property IOSTANDARD DIFF_SSTL18_I [get_ports diff_clock_rtl_clk_p]
set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_nets uut_static_bd_wrapper/design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0]

######PCIE
create_clock -period 10.000 [get_ports diff_clock_rtl_0_clk_p]
set_property PACKAGE_PIN AB7 [get_ports diff_clock_rtl_0_clk_n]
set_property PACKAGE_PIN AB8 [get_ports diff_clock_rtl_0_clk_p]
set_property PACKAGE_PIN AV35 [get_ports reset_rtl_0]
set_property IOSTANDARD LVCMOS18 [get_ports reset_rtl_0]
set_property PACKAGE_PIN AG2 [get_ports pcie_7x_mgt_rtl_txp[4]]
set_property PACKAGE_PIN AD4 [get_ports pcie_7x_mgt_rtl_rxp[4]]
set_property PACKAGE_PIN AG1 [get_ports pcie_7x_mgt_rtl_txn[4]]
set_property PACKAGE_PIN AD3 [get_ports pcie_7x_mgt_rtl_rxn[4]]
set_property PACKAGE_PIN AH4 [get_ports pcie_7x_mgt_rtl_txp[5]]
set_property PACKAGE_PIN AE6 [get_ports pcie_7x_mgt_rtl_rxp[5]]
set_property PACKAGE_PIN AH3 [get_ports pcie_7x_mgt_rtl_txn[5]]
set_property PACKAGE_PIN AE5 [get_ports pcie_7x_mgt_rtl_rxn[5]]
set_property PACKAGE_PIN AJ2 [get_ports pcie_7x_mgt_rtl_txp[6]]
set_property PACKAGE_PIN AF4 [get_ports pcie_7x_mgt_rtl_rxp[6]]
set_property PACKAGE_PIN AJ1 [get_ports pcie_7x_mgt_rtl_txn[6]]
set_property PACKAGE_PIN AF3 [get_ports pcie_7x_mgt_rtl_rxn[6]]
set_property PACKAGE_PIN AK4 [get_ports pcie_7x_mgt_rtl_txp[7]]
set_property PACKAGE_PIN AG6 [get_ports pcie_7x_mgt_rtl_rxp[7]]
set_property PACKAGE_PIN AK3 [get_ports pcie_7x_mgt_rtl_txn[7]]
set_property PACKAGE_PIN AG5 [get_ports pcie_7x_mgt_rtl_rxn[7]]
set_property PACKAGE_PIN W2 [get_ports pcie_7x_mgt_rtl_txp[0]]
set_property PACKAGE_PIN Y4 [get_ports pcie_7x_mgt_rtl_rxp[0]]
set_property PACKAGE_PIN W1 [get_ports pcie_7x_mgt_rtl_txn[0]]
set_property PACKAGE_PIN Y3 [get_ports pcie_7x_mgt_rtl_rxn[0]]
set_property PACKAGE_PIN AA2 [get_ports pcie_7x_mgt_rtl_txp[1]]
set_property PACKAGE_PIN AA6 [get_ports pcie_7x_mgt_rtl_rxp[1]]
set_property PACKAGE_PIN AA1 [get_ports pcie_7x_mgt_rtl_txn[1]]
set_property PACKAGE_PIN AA5 [get_ports pcie_7x_mgt_rtl_rxn[1]]
set_property PACKAGE_PIN AC2 [get_ports pcie_7x_mgt_rtl_txp[2]]
set_property PACKAGE_PIN AB4 [get_ports pcie_7x_mgt_rtl_rxp[2]]
set_property PACKAGE_PIN AC1 [get_ports pcie_7x_mgt_rtl_txn[2]]
set_property PACKAGE_PIN AB3 [get_ports pcie_7x_mgt_rtl_rxn[2]]
set_property PACKAGE_PIN AE2 [get_ports pcie_7x_mgt_rtl_txp[3]]
set_property PACKAGE_PIN AC6 [get_ports pcie_7x_mgt_rtl_rxp[3]]
set_property PACKAGE_PIN AE1 [get_ports pcie_7x_mgt_rtl_txn[3]]
set_property PACKAGE_PIN AC5 [get_ports pcie_7x_mgt_rtl_rxn[3]]
