{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 16 10:53:46 2021 " "Info: Processing started: Thu Dec 16 10:53:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off game -c game " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off game -c game" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game.v(31) " "Warning (10268): Verilog HDL information at game.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game.v(41) " "Warning (10268): Verilog HDL information at game.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Mode mode game.v(20) " "Info (10281): Verilog HDL Declaration information at game.v(20): object \"Mode\" differs only in case from object \"mode\" in the same scope" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file game.v" { { "Info" "ISGN_ENTITY_NAME" "1 musicGameWithoutMusic " "Info: Found entity 1: musicGameWithoutMusic" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "musicGameWithoutMusic " "Info: Elaborating entity \"musicGameWithoutMusic\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 game.v(32) " "Warning (10230): Verilog HDL assignment warning at game.v(32): truncated value with size 32 to match size of target (26)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(144) " "Warning (10230): Verilog HDL assignment warning at game.v(144): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(151) " "Warning (10230): Verilog HDL assignment warning at game.v(151): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(166) " "Warning (10230): Verilog HDL assignment warning at game.v(166): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(173) " "Warning (10230): Verilog HDL assignment warning at game.v(173): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(188) " "Warning (10230): Verilog HDL assignment warning at game.v(188): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(195) " "Warning (10230): Verilog HDL assignment warning at game.v(195): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(210) " "Warning (10230): Verilog HDL assignment warning at game.v(210): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(217) " "Warning (10230): Verilog HDL assignment warning at game.v(217): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(232) " "Warning (10230): Verilog HDL assignment warning at game.v(232): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(239) " "Warning (10230): Verilog HDL assignment warning at game.v(239): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(254) " "Warning (10230): Verilog HDL assignment warning at game.v(254): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(261) " "Warning (10230): Verilog HDL assignment warning at game.v(261): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(280) " "Warning (10230): Verilog HDL assignment warning at game.v(280): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(287) " "Warning (10230): Verilog HDL assignment warning at game.v(287): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(302) " "Warning (10230): Verilog HDL assignment warning at game.v(302): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(309) " "Warning (10230): Verilog HDL assignment warning at game.v(309): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(324) " "Warning (10230): Verilog HDL assignment warning at game.v(324): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(331) " "Warning (10230): Verilog HDL assignment warning at game.v(331): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(346) " "Warning (10230): Verilog HDL assignment warning at game.v(346): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(353) " "Warning (10230): Verilog HDL assignment warning at game.v(353): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(368) " "Warning (10230): Verilog HDL assignment warning at game.v(368): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(375) " "Warning (10230): Verilog HDL assignment warning at game.v(375): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(412) " "Warning (10230): Verilog HDL assignment warning at game.v(412): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(419) " "Warning (10230): Verilog HDL assignment warning at game.v(419): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(434) " "Warning (10230): Verilog HDL assignment warning at game.v(434): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(441) " "Warning (10230): Verilog HDL assignment warning at game.v(441): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(456) " "Warning (10230): Verilog HDL assignment warning at game.v(456): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(463) " "Warning (10230): Verilog HDL assignment warning at game.v(463): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(478) " "Warning (10230): Verilog HDL assignment warning at game.v(478): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(485) " "Warning (10230): Verilog HDL assignment warning at game.v(485): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(500) " "Warning (10230): Verilog HDL assignment warning at game.v(500): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(507) " "Warning (10230): Verilog HDL assignment warning at game.v(507): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(522) " "Warning (10230): Verilog HDL assignment warning at game.v(522): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(529) " "Warning (10230): Verilog HDL assignment warning at game.v(529): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(548) " "Warning (10230): Verilog HDL assignment warning at game.v(548): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(555) " "Warning (10230): Verilog HDL assignment warning at game.v(555): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(570) " "Warning (10230): Verilog HDL assignment warning at game.v(570): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(577) " "Warning (10230): Verilog HDL assignment warning at game.v(577): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(592) " "Warning (10230): Verilog HDL assignment warning at game.v(592): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(599) " "Warning (10230): Verilog HDL assignment warning at game.v(599): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(614) " "Warning (10230): Verilog HDL assignment warning at game.v(614): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(621) " "Warning (10230): Verilog HDL assignment warning at game.v(621): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(636) " "Warning (10230): Verilog HDL assignment warning at game.v(636): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(643) " "Warning (10230): Verilog HDL assignment warning at game.v(643): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(680) " "Warning (10230): Verilog HDL assignment warning at game.v(680): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(687) " "Warning (10230): Verilog HDL assignment warning at game.v(687): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(702) " "Warning (10230): Verilog HDL assignment warning at game.v(702): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(709) " "Warning (10230): Verilog HDL assignment warning at game.v(709): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(724) " "Warning (10230): Verilog HDL assignment warning at game.v(724): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(731) " "Warning (10230): Verilog HDL assignment warning at game.v(731): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(750) " "Warning (10230): Verilog HDL assignment warning at game.v(750): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(757) " "Warning (10230): Verilog HDL assignment warning at game.v(757): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(772) " "Warning (10230): Verilog HDL assignment warning at game.v(772): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(779) " "Warning (10230): Verilog HDL assignment warning at game.v(779): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(794) " "Warning (10230): Verilog HDL assignment warning at game.v(794): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(801) " "Warning (10230): Verilog HDL assignment warning at game.v(801): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(816) " "Warning (10230): Verilog HDL assignment warning at game.v(816): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(823) " "Warning (10230): Verilog HDL assignment warning at game.v(823): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(838) " "Warning (10230): Verilog HDL assignment warning at game.v(838): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(845) " "Warning (10230): Verilog HDL assignment warning at game.v(845): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(882) " "Warning (10230): Verilog HDL assignment warning at game.v(882): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(889) " "Warning (10230): Verilog HDL assignment warning at game.v(889): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(904) " "Warning (10230): Verilog HDL assignment warning at game.v(904): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(911) " "Warning (10230): Verilog HDL assignment warning at game.v(911): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(926) " "Warning (10230): Verilog HDL assignment warning at game.v(926): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(933) " "Warning (10230): Verilog HDL assignment warning at game.v(933): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(948) " "Warning (10230): Verilog HDL assignment warning at game.v(948): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(955) " "Warning (10230): Verilog HDL assignment warning at game.v(955): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(970) " "Warning (10230): Verilog HDL assignment warning at game.v(970): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(977) " "Warning (10230): Verilog HDL assignment warning at game.v(977): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(996) " "Warning (10230): Verilog HDL assignment warning at game.v(996): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1003) " "Warning (10230): Verilog HDL assignment warning at game.v(1003): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1018) " "Warning (10230): Verilog HDL assignment warning at game.v(1018): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1025) " "Warning (10230): Verilog HDL assignment warning at game.v(1025): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1040) " "Warning (10230): Verilog HDL assignment warning at game.v(1040): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1047) " "Warning (10230): Verilog HDL assignment warning at game.v(1047): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1062) " "Warning (10230): Verilog HDL assignment warning at game.v(1062): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1069) " "Warning (10230): Verilog HDL assignment warning at game.v(1069): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1084) " "Warning (10230): Verilog HDL assignment warning at game.v(1084): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1091) " "Warning (10230): Verilog HDL assignment warning at game.v(1091): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1091 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1128) " "Warning (10230): Verilog HDL assignment warning at game.v(1128): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1135) " "Warning (10230): Verilog HDL assignment warning at game.v(1135): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1150) " "Warning (10230): Verilog HDL assignment warning at game.v(1150): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1157) " "Warning (10230): Verilog HDL assignment warning at game.v(1157): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1172) " "Warning (10230): Verilog HDL assignment warning at game.v(1172): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1179) " "Warning (10230): Verilog HDL assignment warning at game.v(1179): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1194) " "Warning (10230): Verilog HDL assignment warning at game.v(1194): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1201) " "Warning (10230): Verilog HDL assignment warning at game.v(1201): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1216) " "Warning (10230): Verilog HDL assignment warning at game.v(1216): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1223) " "Warning (10230): Verilog HDL assignment warning at game.v(1223): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1242) " "Warning (10230): Verilog HDL assignment warning at game.v(1242): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1249) " "Warning (10230): Verilog HDL assignment warning at game.v(1249): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1264) " "Warning (10230): Verilog HDL assignment warning at game.v(1264): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1271) " "Warning (10230): Verilog HDL assignment warning at game.v(1271): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1286) " "Warning (10230): Verilog HDL assignment warning at game.v(1286): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1293) " "Warning (10230): Verilog HDL assignment warning at game.v(1293): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1308) " "Warning (10230): Verilog HDL assignment warning at game.v(1308): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1315) " "Warning (10230): Verilog HDL assignment warning at game.v(1315): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1330) " "Warning (10230): Verilog HDL assignment warning at game.v(1330): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(1337) " "Warning (10230): Verilog HDL assignment warning at game.v(1337): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 7 " "Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mode~570 " "Info: Register \"mode~570\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mode~571 " "Info: Register \"mode~571\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mode~572 " "Info: Register \"mode~572\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mode~573 " "Info: Register \"mode~573\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Mode~322 " "Info: Register \"Mode~322\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Mode~323 " "Info: Register \"Mode~323\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Mode~324 " "Info: Register \"Mode~324\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "525 " "Info: Implemented 525 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "509 " "Info: Implemented 509 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/shapaOuO/homework4_game/game.map.smsg " "Info: Generated suppressed messages file D:/shapaOuO/homework4_game/game.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 16 10:53:50 2021 " "Info: Processing ended: Thu Dec 16 10:53:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 16 10:53:51 2021 " "Info: Processing started: Thu Dec 16 10:53:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off game -c game " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off game -c game" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "game EPM570T144C5 " "Info: Selected device EPM570T144C5 for design \"game\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144C5 " "Info: Device EPM1270T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 3 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk1 Global clock " "Info: Automatically promoted some destinations of signal \"clk1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk1 " "Info: Destination \"clk1\" may be non-global or may not use global clock" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 8 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 8 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "reset Global clock in PIN 89 " "Info: Automatically promoted signal \"reset\" to use Global clock in PIN 89" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 3 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "17.490 ns register register " "Info: Estimated most critical path is register to register delay of 17.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Mode.000 1 REG LAB_X9_Y5 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X9_Y5; Fanout = 33; REG Node = 'Mode.000'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mode.000 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.200 ns) 1.858 ns score\[1\]~5808 2 COMB LAB_X8_Y5 1 " "Info: 2: + IC(1.658 ns) + CELL(0.200 ns) = 1.858 ns; Loc. = LAB_X8_Y5; Fanout = 1; COMB Node = 'score\[1\]~5808'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { Mode.000 score[1]~5808 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.914 ns) 4.100 ns score\[1\]~5809 3 COMB LAB_X6_Y5 1 " "Info: 3: + IC(1.328 ns) + CELL(0.914 ns) = 4.100 ns; Loc. = LAB_X6_Y5; Fanout = 1; COMB Node = 'score\[1\]~5809'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.242 ns" { score[1]~5808 score[1]~5809 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 5.283 ns score\[1\]~5810 4 COMB LAB_X6_Y5 1 " "Info: 4: + IC(0.443 ns) + CELL(0.740 ns) = 5.283 ns; Loc. = LAB_X6_Y5; Fanout = 1; COMB Node = 'score\[1\]~5810'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { score[1]~5809 score[1]~5810 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.511 ns) 6.466 ns score\[1\]~5811 5 COMB LAB_X6_Y5 4 " "Info: 5: + IC(0.672 ns) + CELL(0.511 ns) = 6.466 ns; Loc. = LAB_X6_Y5; Fanout = 4; COMB Node = 'score\[1\]~5811'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { score[1]~5810 score[1]~5811 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.511 ns) 8.048 ns score\[1\]~5834 6 COMB LAB_X7_Y5 1 " "Info: 6: + IC(1.071 ns) + CELL(0.511 ns) = 8.048 ns; Loc. = LAB_X7_Y5; Fanout = 1; COMB Node = 'score\[1\]~5834'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { score[1]~5811 score[1]~5834 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 9.231 ns score\[1\]~5835 7 COMB LAB_X7_Y5 1 " "Info: 7: + IC(0.983 ns) + CELL(0.200 ns) = 9.231 ns; Loc. = LAB_X7_Y5; Fanout = 1; COMB Node = 'score\[1\]~5835'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { score[1]~5834 score[1]~5835 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.086 ns) + CELL(0.200 ns) 11.517 ns score\[1\]~5836 8 COMB LAB_X6_Y6 4 " "Info: 8: + IC(2.086 ns) + CELL(0.200 ns) = 11.517 ns; Loc. = LAB_X6_Y6; Fanout = 4; COMB Node = 'score\[1\]~5836'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { score[1]~5835 score[1]~5836 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 12.700 ns score\[1\]~5839 9 COMB LAB_X6_Y6 1 " "Info: 9: + IC(0.269 ns) + CELL(0.914 ns) = 12.700 ns; Loc. = LAB_X6_Y6; Fanout = 1; COMB Node = 'score\[1\]~5839'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { score[1]~5836 score[1]~5839 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.511 ns) 14.282 ns score\[1\]~5840 10 COMB LAB_X5_Y6 1 " "Info: 10: + IC(1.071 ns) + CELL(0.511 ns) = 14.282 ns; Loc. = LAB_X5_Y6; Fanout = 1; COMB Node = 'score\[1\]~5840'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { score[1]~5839 score[1]~5840 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 15.465 ns score\[1\]~5843 11 COMB LAB_X5_Y6 8 " "Info: 11: + IC(0.269 ns) + CELL(0.914 ns) = 15.465 ns; Loc. = LAB_X5_Y6; Fanout = 8; COMB Node = 'score\[1\]~5843'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { score[1]~5840 score[1]~5843 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(1.243 ns) 17.490 ns score\[0\] 12 REG LAB_X5_Y6 5 " "Info: 12: + IC(0.782 ns) + CELL(1.243 ns) = 17.490 ns; Loc. = LAB_X5_Y6; Fanout = 5; REG Node = 'score\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.025 ns" { score[1]~5843 score[0] } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.858 ns ( 39.21 % ) " "Info: Total cell delay = 6.858 ns ( 39.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.632 ns ( 60.79 % ) " "Info: Total interconnect delay = 10.632 ns ( 60.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.490 ns" { Mode.000 score[1]~5808 score[1]~5809 score[1]~5810 score[1]~5811 score[1]~5834 score[1]~5835 score[1]~5836 score[1]~5839 score[1]~5840 score[1]~5843 score[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "35 " "Info: Average interconnect usage is 35% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 35% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "281 " "Info: Peak virtual memory: 281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 16 10:53:53 2021 " "Info: Processing ended: Thu Dec 16 10:53:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 16 10:53:54 2021 " "Info: Processing started: Thu Dec 16 10:53:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off game -c game " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off game -c game" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 16 10:53:54 2021 " "Info: Processing ended: Thu Dec 16 10:53:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 16 10:53:55 2021 " "Info: Processing started: Thu Dec 16 10:53:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off game -c game " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off game -c game" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk1 " "Info: Detected ripple clock \"clk1\" as buffer" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Mode.010 register score\[0\] 54.03 MHz 18.507 ns Internal " "Info: Clock \"clk\" has Internal fmax of 54.03 MHz between source register \"Mode.010\" and destination register \"score\[0\]\" (period= 18.507 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.798 ns + Longest register register " "Info: + Longest register to register delay is 17.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Mode.010 1 REG LC_X8_Y5_N0 58 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y5_N0; Fanout = 58; REG Node = 'Mode.010'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mode.010 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.127 ns) + CELL(0.914 ns) 3.041 ns score\[1\]~5808 2 COMB LC_X8_Y5_N4 1 " "Info: 2: + IC(2.127 ns) + CELL(0.914 ns) = 3.041 ns; Loc. = LC_X8_Y5_N4; Fanout = 1; COMB Node = 'score\[1\]~5808'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.041 ns" { Mode.010 score[1]~5808 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.977 ns) + CELL(0.511 ns) 5.529 ns score\[1\]~5809 3 COMB LC_X6_Y5_N3 1 " "Info: 3: + IC(1.977 ns) + CELL(0.511 ns) = 5.529 ns; Loc. = LC_X6_Y5_N3; Fanout = 1; COMB Node = 'score\[1\]~5809'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { score[1]~5808 score[1]~5809 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.034 ns score\[1\]~5810 4 COMB LC_X6_Y5_N4 1 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 6.034 ns; Loc. = LC_X6_Y5_N4; Fanout = 1; COMB Node = 'score\[1\]~5810'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { score[1]~5809 score[1]~5810 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.511 ns) 7.324 ns score\[1\]~5811 5 COMB LC_X6_Y5_N5 4 " "Info: 5: + IC(0.779 ns) + CELL(0.511 ns) = 7.324 ns; Loc. = LC_X6_Y5_N5; Fanout = 4; COMB Node = 'score\[1\]~5811'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { score[1]~5810 score[1]~5811 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.511 ns) 8.612 ns score\[1\]~5812 6 COMB LC_X6_Y5_N8 2 " "Info: 6: + IC(0.777 ns) + CELL(0.511 ns) = 8.612 ns; Loc. = LC_X6_Y5_N8; Fanout = 2; COMB Node = 'score\[1\]~5812'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { score[1]~5811 score[1]~5812 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.200 ns) 9.531 ns score\[1\]~5815 7 COMB LC_X6_Y5_N7 1 " "Info: 7: + IC(0.719 ns) + CELL(0.200 ns) = 9.531 ns; Loc. = LC_X6_Y5_N7; Fanout = 1; COMB Node = 'score\[1\]~5815'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { score[1]~5812 score[1]~5815 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.831 ns) + CELL(0.914 ns) 12.276 ns score\[1\]~5836 8 COMB LC_X6_Y6_N3 4 " "Info: 8: + IC(1.831 ns) + CELL(0.914 ns) = 12.276 ns; Loc. = LC_X6_Y6_N3; Fanout = 4; COMB Node = 'score\[1\]~5836'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { score[1]~5815 score[1]~5836 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.200 ns) 13.248 ns score\[1\]~5837 9 COMB LC_X6_Y6_N6 1 " "Info: 9: + IC(0.772 ns) + CELL(0.200 ns) = 13.248 ns; Loc. = LC_X6_Y6_N6; Fanout = 1; COMB Node = 'score\[1\]~5837'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { score[1]~5836 score[1]~5837 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.511 ns) 14.958 ns score\[1\]~5840 10 COMB LC_X5_Y6_N9 1 " "Info: 10: + IC(1.199 ns) + CELL(0.511 ns) = 14.958 ns; Loc. = LC_X5_Y6_N9; Fanout = 1; COMB Node = 'score\[1\]~5840'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { score[1]~5837 score[1]~5840 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.200 ns) 15.886 ns score\[1\]~5843 11 COMB LC_X5_Y6_N8 8 " "Info: 11: + IC(0.728 ns) + CELL(0.200 ns) = 15.886 ns; Loc. = LC_X5_Y6_N8; Fanout = 8; COMB Node = 'score\[1\]~5843'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { score[1]~5840 score[1]~5843 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(1.243 ns) 17.798 ns score\[0\] 12 REG LC_X5_Y6_N0 5 " "Info: 12: + IC(0.669 ns) + CELL(1.243 ns) = 17.798 ns; Loc. = LC_X5_Y6_N0; Fanout = 5; REG Node = 'score\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { score[1]~5843 score[0] } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.915 ns ( 33.23 % ) " "Info: Total cell delay = 5.915 ns ( 33.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.883 ns ( 66.77 % ) " "Info: Total interconnect delay = 11.883 ns ( 66.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.798 ns" { Mode.010 score[1]~5808 score[1]~5809 score[1]~5810 score[1]~5811 score[1]~5812 score[1]~5815 score[1]~5836 score[1]~5837 score[1]~5840 score[1]~5843 score[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.798 ns" { Mode.010 {} score[1]~5808 {} score[1]~5809 {} score[1]~5810 {} score[1]~5811 {} score[1]~5812 {} score[1]~5815 {} score[1]~5836 {} score[1]~5837 {} score[1]~5840 {} score[1]~5843 {} score[0] {} } { 0.000ns 2.127ns 1.977ns 0.305ns 0.779ns 0.777ns 0.719ns 1.831ns 0.772ns 1.199ns 0.728ns 0.669ns } { 0.000ns 0.914ns 0.511ns 0.200ns 0.511ns 0.511ns 0.200ns 0.914ns 0.200ns 0.511ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.842 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X10_Y3_N9 55 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N9; Fanout = 55; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(0.918 ns) 7.842 ns score\[0\] 3 REG LC_X5_Y6_N0 5 " "Info: 3: + IC(2.867 ns) + CELL(0.918 ns) = 7.842 ns; Loc. = LC_X5_Y6_N0; Fanout = 5; REG Node = 'score\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.785 ns" { clk1 score[0] } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.04 % ) " "Info: Total cell delay = 3.375 ns ( 43.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.467 ns ( 56.96 % ) " "Info: Total interconnect delay = 4.467 ns ( 56.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { clk clk1 score[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { clk {} clk~combout {} clk1 {} score[0] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.842 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X10_Y3_N9 55 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N9; Fanout = 55; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(0.918 ns) 7.842 ns Mode.010 3 REG LC_X8_Y5_N0 58 " "Info: 3: + IC(2.867 ns) + CELL(0.918 ns) = 7.842 ns; Loc. = LC_X8_Y5_N0; Fanout = 58; REG Node = 'Mode.010'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.785 ns" { clk1 Mode.010 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.04 % ) " "Info: Total cell delay = 3.375 ns ( 43.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.467 ns ( 56.96 % ) " "Info: Total interconnect delay = 4.467 ns ( 56.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { clk clk1 Mode.010 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { clk {} clk~combout {} clk1 {} Mode.010 {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { clk clk1 score[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { clk {} clk~combout {} clk1 {} score[0] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { clk clk1 Mode.010 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { clk {} clk~combout {} clk1 {} Mode.010 {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.798 ns" { Mode.010 score[1]~5808 score[1]~5809 score[1]~5810 score[1]~5811 score[1]~5812 score[1]~5815 score[1]~5836 score[1]~5837 score[1]~5840 score[1]~5843 score[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.798 ns" { Mode.010 {} score[1]~5808 {} score[1]~5809 {} score[1]~5810 {} score[1]~5811 {} score[1]~5812 {} score[1]~5815 {} score[1]~5836 {} score[1]~5837 {} score[1]~5840 {} score[1]~5843 {} score[0] {} } { 0.000ns 2.127ns 1.977ns 0.305ns 0.779ns 0.777ns 0.719ns 1.831ns 0.772ns 1.199ns 0.728ns 0.669ns } { 0.000ns 0.914ns 0.511ns 0.200ns 0.511ns 0.511ns 0.200ns 0.914ns 0.200ns 0.511ns 0.200ns 1.243ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { clk clk1 score[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { clk {} clk~combout {} clk1 {} score[0] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { clk clk1 Mode.010 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { clk {} clk~combout {} clk1 {} Mode.010 {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "score\[0\] left clk 9.311 ns register " "Info: tsu for register \"score\[0\]\" (data pin = \"left\", clock pin = \"clk\") is 9.311 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.820 ns + Longest pin register " "Info: + Longest pin to register delay is 16.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns left 1 PIN PIN_61 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 8; PIN Node = 'left'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { left } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.827 ns) + CELL(0.914 ns) 4.873 ns score\[1\]~5802 2 COMB LC_X6_Y5_N1 1 " "Info: 2: + IC(2.827 ns) + CELL(0.914 ns) = 4.873 ns; Loc. = LC_X6_Y5_N1; Fanout = 1; COMB Node = 'score\[1\]~5802'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.741 ns" { left score[1]~5802 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.740 ns) 6.346 ns score\[1\]~5811 3 COMB LC_X6_Y5_N5 4 " "Info: 3: + IC(0.733 ns) + CELL(0.740 ns) = 6.346 ns; Loc. = LC_X6_Y5_N5; Fanout = 4; COMB Node = 'score\[1\]~5811'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { score[1]~5802 score[1]~5811 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.511 ns) 7.634 ns score\[1\]~5812 4 COMB LC_X6_Y5_N8 2 " "Info: 4: + IC(0.777 ns) + CELL(0.511 ns) = 7.634 ns; Loc. = LC_X6_Y5_N8; Fanout = 2; COMB Node = 'score\[1\]~5812'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { score[1]~5811 score[1]~5812 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.200 ns) 8.553 ns score\[1\]~5815 5 COMB LC_X6_Y5_N7 1 " "Info: 5: + IC(0.719 ns) + CELL(0.200 ns) = 8.553 ns; Loc. = LC_X6_Y5_N7; Fanout = 1; COMB Node = 'score\[1\]~5815'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { score[1]~5812 score[1]~5815 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.831 ns) + CELL(0.914 ns) 11.298 ns score\[1\]~5836 6 COMB LC_X6_Y6_N3 4 " "Info: 6: + IC(1.831 ns) + CELL(0.914 ns) = 11.298 ns; Loc. = LC_X6_Y6_N3; Fanout = 4; COMB Node = 'score\[1\]~5836'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { score[1]~5815 score[1]~5836 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.200 ns) 12.270 ns score\[1\]~5837 7 COMB LC_X6_Y6_N6 1 " "Info: 7: + IC(0.772 ns) + CELL(0.200 ns) = 12.270 ns; Loc. = LC_X6_Y6_N6; Fanout = 1; COMB Node = 'score\[1\]~5837'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { score[1]~5836 score[1]~5837 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.511 ns) 13.980 ns score\[1\]~5840 8 COMB LC_X5_Y6_N9 1 " "Info: 8: + IC(1.199 ns) + CELL(0.511 ns) = 13.980 ns; Loc. = LC_X5_Y6_N9; Fanout = 1; COMB Node = 'score\[1\]~5840'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { score[1]~5837 score[1]~5840 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.200 ns) 14.908 ns score\[1\]~5843 9 COMB LC_X5_Y6_N8 8 " "Info: 9: + IC(0.728 ns) + CELL(0.200 ns) = 14.908 ns; Loc. = LC_X5_Y6_N8; Fanout = 8; COMB Node = 'score\[1\]~5843'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { score[1]~5840 score[1]~5843 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(1.243 ns) 16.820 ns score\[0\] 10 REG LC_X5_Y6_N0 5 " "Info: 10: + IC(0.669 ns) + CELL(1.243 ns) = 16.820 ns; Loc. = LC_X5_Y6_N0; Fanout = 5; REG Node = 'score\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { score[1]~5843 score[0] } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.565 ns ( 39.03 % ) " "Info: Total cell delay = 6.565 ns ( 39.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.255 ns ( 60.97 % ) " "Info: Total interconnect delay = 10.255 ns ( 60.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.820 ns" { left score[1]~5802 score[1]~5811 score[1]~5812 score[1]~5815 score[1]~5836 score[1]~5837 score[1]~5840 score[1]~5843 score[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.820 ns" { left {} left~combout {} score[1]~5802 {} score[1]~5811 {} score[1]~5812 {} score[1]~5815 {} score[1]~5836 {} score[1]~5837 {} score[1]~5840 {} score[1]~5843 {} score[0] {} } { 0.000ns 0.000ns 2.827ns 0.733ns 0.777ns 0.719ns 1.831ns 0.772ns 1.199ns 0.728ns 0.669ns } { 0.000ns 1.132ns 0.914ns 0.740ns 0.511ns 0.200ns 0.914ns 0.200ns 0.511ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.842 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X10_Y3_N9 55 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N9; Fanout = 55; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(0.918 ns) 7.842 ns score\[0\] 3 REG LC_X5_Y6_N0 5 " "Info: 3: + IC(2.867 ns) + CELL(0.918 ns) = 7.842 ns; Loc. = LC_X5_Y6_N0; Fanout = 5; REG Node = 'score\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.785 ns" { clk1 score[0] } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.04 % ) " "Info: Total cell delay = 3.375 ns ( 43.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.467 ns ( 56.96 % ) " "Info: Total interconnect delay = 4.467 ns ( 56.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { clk clk1 score[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { clk {} clk~combout {} clk1 {} score[0] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.820 ns" { left score[1]~5802 score[1]~5811 score[1]~5812 score[1]~5815 score[1]~5836 score[1]~5837 score[1]~5840 score[1]~5843 score[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.820 ns" { left {} left~combout {} score[1]~5802 {} score[1]~5811 {} score[1]~5812 {} score[1]~5815 {} score[1]~5836 {} score[1]~5837 {} score[1]~5840 {} score[1]~5843 {} score[0] {} } { 0.000ns 0.000ns 2.827ns 0.733ns 0.777ns 0.719ns 1.831ns 0.772ns 1.199ns 0.728ns 0.669ns } { 0.000ns 1.132ns 0.914ns 0.740ns 0.511ns 0.200ns 0.914ns 0.200ns 0.511ns 0.200ns 1.243ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { clk clk1 score[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { clk {} clk~combout {} clk1 {} score[0] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk segout\[7\] q\[2\]\[7\] 17.202 ns register " "Info: tco from clock \"clk\" to destination pin \"segout\[7\]\" through register \"q\[2\]\[7\]\" is 17.202 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.842 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X10_Y3_N9 55 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N9; Fanout = 55; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(0.918 ns) 7.842 ns q\[2\]\[7\] 3 REG LC_X5_Y7_N0 1 " "Info: 3: + IC(2.867 ns) + CELL(0.918 ns) = 7.842 ns; Loc. = LC_X5_Y7_N0; Fanout = 1; REG Node = 'q\[2\]\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.785 ns" { clk1 q[2][7] } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.04 % ) " "Info: Total cell delay = 3.375 ns ( 43.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.467 ns ( 56.96 % ) " "Info: Total interconnect delay = 4.467 ns ( 56.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { clk clk1 q[2][7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { clk {} clk~combout {} clk1 {} q[2][7] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.984 ns + Longest register pin " "Info: + Longest register to pin delay is 8.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\[2\]\[7\] 1 REG LC_X5_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y7_N0; Fanout = 1; REG Node = 'q\[2\]\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[2][7] } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.511 ns) 1.488 ns Mux7~82 2 COMB LC_X5_Y7_N7 3 " "Info: 2: + IC(0.977 ns) + CELL(0.511 ns) = 1.488 ns; Loc. = LC_X5_Y7_N7; Fanout = 3; COMB Node = 'Mux7~82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { q[2][7] Mux7~82 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1393 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.200 ns) 2.915 ns Mux0~20 3 COMB LC_X4_Y7_N0 1 " "Info: 3: + IC(1.227 ns) + CELL(0.200 ns) = 2.915 ns; Loc. = LC_X4_Y7_N0; Fanout = 1; COMB Node = 'Mux0~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { Mux7~82 Mux0~20 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1393 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.511 ns) 4.208 ns Mux0~21 4 COMB LC_X4_Y7_N8 1 " "Info: 4: + IC(0.782 ns) + CELL(0.511 ns) = 4.208 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; COMB Node = 'Mux0~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { Mux0~20 Mux0~21 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1393 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.454 ns) + CELL(2.322 ns) 8.984 ns segout\[7\] 5 PIN PIN_11 0 " "Info: 5: + IC(2.454 ns) + CELL(2.322 ns) = 8.984 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'segout\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.776 ns" { Mux0~21 segout[7] } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.544 ns ( 39.45 % ) " "Info: Total cell delay = 3.544 ns ( 39.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.440 ns ( 60.55 % ) " "Info: Total interconnect delay = 5.440 ns ( 60.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.984 ns" { q[2][7] Mux7~82 Mux0~20 Mux0~21 segout[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.984 ns" { q[2][7] {} Mux7~82 {} Mux0~20 {} Mux0~21 {} segout[7] {} } { 0.000ns 0.977ns 1.227ns 0.782ns 2.454ns } { 0.000ns 0.511ns 0.200ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { clk clk1 q[2][7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { clk {} clk~combout {} clk1 {} q[2][7] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.984 ns" { q[2][7] Mux7~82 Mux0~20 Mux0~21 segout[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.984 ns" { q[2][7] {} Mux7~82 {} Mux0~20 {} Mux0~21 {} segout[7] {} } { 0.000ns 0.977ns 1.227ns 0.782ns 2.454ns } { 0.000ns 0.511ns 0.200ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "score\[7\] center clk -0.610 ns register " "Info: th for register \"score\[7\]\" (data pin = \"center\", clock pin = \"clk\") is -0.610 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.842 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X10_Y3_N9 55 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N9; Fanout = 55; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(0.918 ns) 7.842 ns score\[7\] 3 REG LC_X5_Y6_N7 3 " "Info: 3: + IC(2.867 ns) + CELL(0.918 ns) = 7.842 ns; Loc. = LC_X5_Y6_N7; Fanout = 3; REG Node = 'score\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.785 ns" { clk1 score[7] } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.04 % ) " "Info: Total cell delay = 3.375 ns ( 43.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.467 ns ( 56.96 % ) " "Info: Total interconnect delay = 4.467 ns ( 56.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { clk clk1 score[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { clk {} clk~combout {} clk1 {} score[7] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.673 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns center 1 PIN PIN_60 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_60; Fanout = 6; PIN Node = 'center'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { center } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.250 ns) + CELL(0.740 ns) 4.122 ns Add1~5742 2 COMB LC_X8_Y6_N6 1 " "Info: 2: + IC(2.250 ns) + CELL(0.740 ns) = 4.122 ns; Loc. = LC_X8_Y6_N6; Fanout = 1; COMB Node = 'Add1~5742'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.990 ns" { center Add1~5742 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 254 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 4.627 ns Add1~5743 3 COMB LC_X8_Y6_N7 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 4.627 ns; Loc. = LC_X8_Y6_N7; Fanout = 1; COMB Node = 'Add1~5743'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Add1~5742 Add1~5743 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 254 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 5.132 ns Add1~5748 4 COMB LC_X8_Y6_N8 1 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 5.132 ns; Loc. = LC_X8_Y6_N8; Fanout = 1; COMB Node = 'Add1~5748'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Add1~5743 Add1~5748 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 254 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.200 ns) 6.083 ns Add1~5758 5 COMB LC_X8_Y6_N2 18 " "Info: 5: + IC(0.751 ns) + CELL(0.200 ns) = 6.083 ns; Loc. = LC_X8_Y6_N2; Fanout = 18; COMB Node = 'Add1~5758'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { Add1~5748 Add1~5758 } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 254 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.999 ns) + CELL(0.591 ns) 8.673 ns score\[7\] 6 REG LC_X5_Y6_N7 3 " "Info: 6: + IC(1.999 ns) + CELL(0.591 ns) = 8.673 ns; Loc. = LC_X5_Y6_N7; Fanout = 3; REG Node = 'score\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.590 ns" { Add1~5758 score[7] } "NODE_NAME" } } { "game.v" "" { Text "D:/shapaOuO/homework4_game/game.v" 1383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.063 ns ( 35.32 % ) " "Info: Total cell delay = 3.063 ns ( 35.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.610 ns ( 64.68 % ) " "Info: Total interconnect delay = 5.610 ns ( 64.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.673 ns" { center Add1~5742 Add1~5743 Add1~5748 Add1~5758 score[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.673 ns" { center {} center~combout {} Add1~5742 {} Add1~5743 {} Add1~5748 {} Add1~5758 {} score[7] {} } { 0.000ns 0.000ns 2.250ns 0.305ns 0.305ns 0.751ns 1.999ns } { 0.000ns 1.132ns 0.740ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { clk clk1 score[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { clk {} clk~combout {} clk1 {} score[7] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.673 ns" { center Add1~5742 Add1~5743 Add1~5748 Add1~5758 score[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.673 ns" { center {} center~combout {} Add1~5742 {} Add1~5743 {} Add1~5748 {} Add1~5758 {} score[7] {} } { 0.000ns 0.000ns 2.250ns 0.305ns 0.305ns 0.751ns 1.999ns } { 0.000ns 1.132ns 0.740ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 16 10:53:55 2021 " "Info: Processing ended: Thu Dec 16 10:53:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 104 s " "Info: Quartus II Full Compilation was successful. 0 errors, 104 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
