Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/letrend/workspace/roboy3/src/roboy_plexus/roboy_de10_nano_soc/soc_system.qsys --synthesis=VERILOG --output-directory=/home/letrend/workspace/roboy3/src/roboy_plexus/roboy_de10_nano_soc/soc_system/synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading roboy_de10_nano_soc/soc_system.qsys
Progress: Reading input file
Progress: Adding BallJoint_0 [BallJoint 1.0]
Progress: Parameterizing module BallJoint_0
Progress: Adding FanControl_0 [FanControl 1.0]
Progress: Parameterizing module FanControl_0
Progress: Adding LED [altera_avalon_pio 18.1]
Progress: Parameterizing module LED
Progress: Adding SWITCHES [altera_avalon_pio 18.1]
Progress: Parameterizing module SWITCHES
Progress: Adding auxilliary [subsystemA 1.0]
Progress: Parameterizing module auxilliary
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding iCEbusControl_0 [iCEbusControl 1.0]
Progress: Parameterizing module iCEbusControl_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
