// Seed: 1622447013
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input wand id_2,
    output wand id_3,
    output supply1 id_4,
    output tri1 id_5,
    output supply1 id_6,
    input tri id_7,
    output wor id_8,
    input supply0 id_9,
    input wire id_10,
    output supply0 id_11,
    input wor id_12,
    input supply1 id_13,
    input supply0 id_14,
    input supply1 id_15,
    input uwire sample,
    input tri1 id_17,
    input tri id_18,
    input uwire id_19,
    input wor id_20,
    output wire module_0,
    output wand id_22,
    output wand id_23,
    input tri0 id_24,
    input tri0 id_25
);
  logic id_27;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    input wire id_2,
    output tri1 id_3,
    output wand id_4,
    output wire id_5,
    input uwire id_6
);
  wire id_8;
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_6,
      id_1,
      id_3,
      id_4,
      id_5,
      id_6,
      id_3,
      id_0,
      id_0,
      id_5,
      id_6,
      id_6,
      id_2,
      id_2,
      id_0,
      id_2,
      id_6,
      id_6,
      id_0,
      id_3,
      id_1,
      id_4,
      id_0,
      id_2
  );
  assign modCall_1.id_14 = 0;
  wire id_9;
endmodule
