--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 12.629 ns
From           : GPIO[18]
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]
From Clock     : --
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 21.927 ns
From           : Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17
To             : DEBUG_LED3
From Clock     : IFCLK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 9.072 ns
From           : CLK_12MHZ
To             : CLK_MCLK
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 7.842 ns
From           : DOUT
To             : q[0]
From Clock     : --
To Clock       : IFCLK
Failed Paths   : 0

Type           : Clock Setup: 'IFCLK'
Slack          : -1.963 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 43.87 MHz ( period = 22.796 ns )
From           : loop_counter[6]
To             : register[12]
From Clock     : IFCLK
To Clock       : IFCLK
Failed Paths   : 66

Type           : Clock Setup: 'SPI_SCK'
Slack          : 12.289 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 117.04 MHz ( period = 8.544 ns )
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]
From Clock     : SPI_SCK
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Clock Setup: 'FX2_CLK'
Slack          : 16.802 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 248.08 MHz ( period = 4.031 ns )
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1
To             : gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]
From Clock     : FX2_CLK
To Clock       : FX2_CLK
Failed Paths   : 0

Type           : Clock Setup: 'PCLK_12MHZ'
Slack          : 30.475 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : 52.49 MHz ( period = 19.050 ns )
From           : Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19
To             : SPI:Alex_SPI_Tx|SPI_data
From Clock     : PCLK_12MHZ
To Clock       : PCLK_12MHZ
Failed Paths   : 0

Type           : Clock Setup: 'CLK_12MHZ'
Slack          : 31.205 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : 52.71 MHz ( period = 18.970 ns )
From           : Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19
To             : SPI:Alex_SPI_Tx|SPI_data
From Clock     : CLK_12MHZ
To Clock       : CLK_12MHZ
Failed Paths   : 0

Type           : Clock Hold: 'IFCLK'
Slack          : -3.628 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1
To             : Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0
From Clock     : IFCLK
To Clock       : IFCLK
Failed Paths   : 17

Type           : Clock Hold: 'PCLK_12MHZ'
Slack          : -1.838 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1
To             : Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0
From Clock     : PCLK_12MHZ
To Clock       : PCLK_12MHZ
Failed Paths   : 16

Type           : Clock Hold: 'CLK_12MHZ'
Slack          : -1.798 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : N/A
From           : Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1
To             : Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0
From Clock     : CLK_12MHZ
To Clock       : CLK_12MHZ
Failed Paths   : 16

Type           : Clock Hold: 'SPI_SCK'
Slack          : 0.499 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd
From Clock     : SPI_SCK
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Clock Hold: 'FX2_CLK'
Slack          : 1.209 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2
From Clock     : FX2_CLK
To Clock       : FX2_CLK
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 115

--------------------------------------------------------------------------------------

