{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649589461124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649589461124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 14:17:40 2022 " "Processing started: Sun Apr 10 14:17:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649589461124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649589461124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Question5 -c Question5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Question5 -c Question5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649589461124 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1649589461585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter8-RTL " "Found design unit 1: Counter8-RTL" {  } { { "Counter8.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question5/Counter8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649589462181 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter8 " "Found entity 1: Counter8" {  } { { "Counter8.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question5/Counter8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649589462181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649589462181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "question5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file question5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Question5 " "Found entity 1: Question5" {  } { { "Question5.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question5/Question5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649589462183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649589462183 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Question5 " "Elaborating entity \"Question5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1649589462229 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/v4ngbz/documents/quartus/libraries/corelibrary/seg7_lut.v 1 1 " "Using design file /users/v4ngbz/documents/quartus/libraries/corelibrary/seg7_lut.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "seg7_lut.v" "" { Text "c:/users/v4ngbz/documents/quartus/libraries/corelibrary/seg7_lut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649589462245 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1649589462245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:inst1 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:inst1\"" {  } { { "Question5.bdf" "inst1" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question5/Question5.bdf" { { 256 632 792 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649589462248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter8 Counter8:inst " "Elaborating entity \"Counter8\" for hierarchy \"Counter8:inst\"" {  } { { "Question5.bdf" "inst" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question5/Question5.bdf" { { 192 392 544 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649589462250 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter8:inst\|REG\[4\] Counter8:inst\|REG\[4\]~_emulated Counter8:inst\|REG\[4\]~1 " "Register \"Counter8:inst\|REG\[4\]\" is converted into an equivalent circuit using register \"Counter8:inst\|REG\[4\]~_emulated\" and latch \"Counter8:inst\|REG\[4\]~1\"" {  } { { "Counter8.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question5/Counter8.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1649589462668 "|Question5|Counter8:inst|REG[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter8:inst\|REG\[5\] Counter8:inst\|REG\[5\]~_emulated Counter8:inst\|REG\[4\]~1 " "Register \"Counter8:inst\|REG\[5\]\" is converted into an equivalent circuit using register \"Counter8:inst\|REG\[5\]~_emulated\" and latch \"Counter8:inst\|REG\[4\]~1\"" {  } { { "Counter8.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question5/Counter8.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1649589462668 "|Question5|Counter8:inst|REG[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter8:inst\|REG\[6\] Counter8:inst\|REG\[6\]~_emulated Counter8:inst\|REG\[4\]~1 " "Register \"Counter8:inst\|REG\[6\]\" is converted into an equivalent circuit using register \"Counter8:inst\|REG\[6\]~_emulated\" and latch \"Counter8:inst\|REG\[4\]~1\"" {  } { { "Counter8.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question5/Counter8.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1649589462668 "|Question5|Counter8:inst|REG[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter8:inst\|REG\[7\] Counter8:inst\|REG\[7\]~_emulated Counter8:inst\|REG\[4\]~1 " "Register \"Counter8:inst\|REG\[7\]\" is converted into an equivalent circuit using register \"Counter8:inst\|REG\[7\]~_emulated\" and latch \"Counter8:inst\|REG\[4\]~1\"" {  } { { "Counter8.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question5/Counter8.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1649589462668 "|Question5|Counter8:inst|REG[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter8:inst\|REG\[3\] Counter8:inst\|REG\[3\]~_emulated Counter8:inst\|REG\[4\]~1 " "Register \"Counter8:inst\|REG\[3\]\" is converted into an equivalent circuit using register \"Counter8:inst\|REG\[3\]~_emulated\" and latch \"Counter8:inst\|REG\[4\]~1\"" {  } { { "Counter8.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question5/Counter8.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1649589462668 "|Question5|Counter8:inst|REG[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter8:inst\|REG\[2\] Counter8:inst\|REG\[2\]~_emulated Counter8:inst\|REG\[4\]~1 " "Register \"Counter8:inst\|REG\[2\]\" is converted into an equivalent circuit using register \"Counter8:inst\|REG\[2\]~_emulated\" and latch \"Counter8:inst\|REG\[4\]~1\"" {  } { { "Counter8.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question5/Counter8.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1649589462668 "|Question5|Counter8:inst|REG[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter8:inst\|REG\[1\] Counter8:inst\|REG\[1\]~_emulated Counter8:inst\|REG\[4\]~1 " "Register \"Counter8:inst\|REG\[1\]\" is converted into an equivalent circuit using register \"Counter8:inst\|REG\[1\]~_emulated\" and latch \"Counter8:inst\|REG\[4\]~1\"" {  } { { "Counter8.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question5/Counter8.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1649589462668 "|Question5|Counter8:inst|REG[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter8:inst\|REG\[0\] Counter8:inst\|REG\[0\]~_emulated Counter8:inst\|REG\[4\]~1 " "Register \"Counter8:inst\|REG\[0\]\" is converted into an equivalent circuit using register \"Counter8:inst\|REG\[0\]~_emulated\" and latch \"Counter8:inst\|REG\[4\]~1\"" {  } { { "Counter8.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question5/Counter8.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1649589462668 "|Question5|Counter8:inst|REG[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1649589462668 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1649589462877 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649589462877 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1649589462918 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1649589462918 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1649589462918 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1649589462918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649589462944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 14:17:42 2022 " "Processing ended: Sun Apr 10 14:17:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649589462944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649589462944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649589462944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649589462944 ""}
