
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.50+56 (git sha1 9106d6b3b, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `substructor_formal'. Setting top module to substructor_formal.

2.1. Analyzing design hierarchy..
Top module:  \substructor_formal
Used module:     \substructor

2.2. Analyzing design hierarchy..
Top module:  \substructor_formal
Used module:     \substructor
Removed 0 unused modules.
Module substructor_formal directly or indirectly contains formal properties -> setting "keep" attribute.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== substructor_formal ===

   Number of wires:                  6
   Number of wire bits:            258
   Number of public wires:           3
   Number of public wire bits:     192
   Number of ports:                  3
   Number of port bits:            192
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $assert                         1
     $cover                          1
     $eq                             2
     $sub                            1
     substructor                     1

=== substructor ===

   Number of wires:                  5
   Number of wire bits:            320
   Number of public wires:           3
   Number of public wire bits:     192
   Number of ports:                  3
   Number of port bits:            192
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $add                            2
     $not                            1

=== design hierarchy ===

   substructor_formal                1
     substructor                     1

   Number of wires:                 11
   Number of wire bits:            578
   Number of public wires:           6
   Number of public wire bits:     384
   Number of ports:                  6
   Number of port bits:            384
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                            2
     $assert                         1
     $cover                          1
     $eq                             2
     $not                            1
     $sub                            1

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module substructor.
Creating SMT-LIBv2 representation of module substructor_formal.

End of script. Logfile hash: 0f8dadbce4, CPU: user 0.00s system 0.01s, MEM: 16.38 MB peak
Yosys 0.50+56 (git sha1 9106d6b3b, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 67% 2x write_smt2 (0 sec), 14% 2x read_rtlil (0 sec), ...
