#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x62a2b48a78b0 .scope module, "Branch_Prediction" "Branch_Prediction" 2 4;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "PC_IF";
    .port_info 3 /OUTPUT 1 "Predict_Taken";
    .port_info 4 /INPUT 32 "PC_MEM";
    .port_info 5 /INPUT 1 "is_Branch_MEM";
    .port_info 6 /INPUT 1 "Actual_Taken";
o0x767ecb09b018 .functor BUFZ 1, C4<z>; HiZ drive
v0x62a2b487ead0_0 .net "Actual_Taken", 0 0, o0x767ecb09b018;  0 drivers
o0x767ecb09b048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x62a2b487eb70_0 .net "PC_IF", 31 0, o0x767ecb09b048;  0 drivers
o0x767ecb09b078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x62a2b4891810_0 .net "PC_MEM", 31 0, o0x767ecb09b078;  0 drivers
v0x62a2b4891910_0 .net "Predict_Taken", 0 0, L_0x62a2b48d7960;  1 drivers
v0x62a2b489f770_0 .net *"_ivl_2", 1 0, L_0x62a2b48d77d0;  1 drivers
v0x62a2b489f870_0 .net *"_ivl_4", 7 0, L_0x62a2b48d7870;  1 drivers
L_0x767ecacce018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62a2b477a400_0 .net *"_ivl_7", 1 0, L_0x767ecacce018;  1 drivers
v0x62a2b48bc040 .array "bht", 63 0, 1 0;
o0x767ecb09b168 .functor BUFZ 1, C4<z>; HiZ drive
v0x62a2b48bc100_0 .net "clk", 0 0, o0x767ecb09b168;  0 drivers
v0x62a2b48bc1c0_0 .var/i "i", 31 0;
o0x767ecb09b1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x62a2b48bc2a0_0 .net "is_Branch_MEM", 0 0, o0x767ecb09b1c8;  0 drivers
v0x62a2b48bc360_0 .net "read_index", 5 0, L_0x62a2b48d7730;  1 drivers
o0x767ecb09b228 .functor BUFZ 1, C4<z>; HiZ drive
v0x62a2b48bc440_0 .net "rst_n", 0 0, o0x767ecb09b228;  0 drivers
v0x62a2b48bc500_0 .net "write_index", 5 0, L_0x62a2b48d7a50;  1 drivers
E_0x62a2b479c5d0/0 .event negedge, v0x62a2b48bc440_0;
E_0x62a2b479c5d0/1 .event posedge, v0x62a2b48bc100_0;
E_0x62a2b479c5d0 .event/or E_0x62a2b479c5d0/0, E_0x62a2b479c5d0/1;
L_0x62a2b48d7730 .part o0x767ecb09b048, 2, 6;
L_0x62a2b48d77d0 .array/port v0x62a2b48bc040, L_0x62a2b48d7870;
L_0x62a2b48d7870 .concat [ 6 2 0 0], L_0x62a2b48d7730, L_0x767ecacce018;
L_0x62a2b48d7960 .part L_0x62a2b48d77d0, 1, 1;
L_0x62a2b48d7a50 .part o0x767ecb09b078, 2, 6;
S_0x62a2b488be90 .scope module, "Shift_Left_2" "Shift_Left_2" 3 5;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "inp";
    .port_info 1 /OUTPUT 32 "out";
v0x62a2b48bc6c0_0 .net *"_ivl_2", 29 0, L_0x62a2b48d7af0;  1 drivers
L_0x767ecacce060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62a2b48bc7c0_0 .net *"_ivl_4", 1 0, L_0x767ecacce060;  1 drivers
o0x767ecb09b438 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x62a2b48bc8a0_0 .net "inp", 31 0, o0x767ecb09b438;  0 drivers
v0x62a2b48bc960_0 .net "out", 31 0, L_0x62a2b48d7b90;  1 drivers
L_0x62a2b48d7af0 .part o0x767ecb09b438, 0, 30;
L_0x62a2b48d7b90 .concat [ 2 30 0 0], L_0x767ecacce060, L_0x62a2b48d7af0;
S_0x62a2b488dd90 .scope module, "Testbench" "Testbench" 4 3;
 .timescale -9 -9;
v0x62a2b48d6800_0 .var "add_R", 4 0;
v0x62a2b48d68e0_0 .net "addr_M", 31 0, L_0x62a2b48ec480;  1 drivers
v0x62a2b48d6980_0 .var "clk", 0 0;
v0x62a2b48d6a20_0 .var/i "cycle_count", 31 0;
v0x62a2b48d6ac0_0 .net "data_M", 31 0, L_0x62a2b48ec600;  1 drivers
v0x62a2b48d6bd0_0 .net "data_R", 31 0, L_0x62a2b48ec3c0;  1 drivers
v0x62a2b48d6c70_0 .var/i "errors", 31 0;
v0x62a2b48d6d30 .array "expected_regs", 31 0, 31 0;
v0x62a2b48d6df0_0 .var/i "i", 31 0;
v0x62a2b48d6ed0_0 .var/i "log_file", 31 0;
v0x62a2b48d6fb0_0 .var "rst_n", 0 0;
E_0x62a2b480a640 .event negedge, v0x62a2b48bf860_0;
S_0x62a2b488e930 .scope module, "uut" "Top" 4 30, 5 4 0, S_0x62a2b488dd90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "add_R";
    .port_info 3 /OUTPUT 32 "addr_M";
    .port_info 4 /OUTPUT 32 "data_M";
    .port_info 5 /OUTPUT 32 "data_R";
L_0x62a2b47dccf0 .functor XOR 1, L_0x62a2b48eb5b0, v0x62a2b48c30d0_0, C4<0>, C4<0>;
L_0x62a2b48ec3c0 .functor BUFZ 32, v0x62a2b48cc810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x62a2b48ec480 .functor BUFZ 32, v0x62a2b48c3d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x62a2b48ec600 .functor BUFZ 32, v0x62a2b48c35a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x62a2b48d1750_0 .net "ALUOp", 3 0, v0x62a2b48c0480_0;  1 drivers
v0x62a2b48d1880_0 .net "ALUOp_ID_EX", 3 0, L_0x62a2b48e9ef0;  1 drivers
v0x62a2b48d1990_0 .net "ALUSrc", 0 0, v0x62a2b48c0580_0;  1 drivers
v0x62a2b48d1a80_0 .net "ALUSrc_ID_EX", 0 0, v0x62a2b48c6ca0_0;  1 drivers
v0x62a2b48d1b20_0 .net "ALU_Operation", 3 0, v0x62a2b48bd5c0_0;  1 drivers
v0x62a2b48d1c60_0 .net "BTB_Predict_Taken", 0 0, v0x62a2b48beba0_0;  1 drivers
v0x62a2b48d1d00_0 .net "BTB_Predicted_Target", 31 0, v0x62a2b48becb0_0;  1 drivers
v0x62a2b48d1df0_0 .net "Correct_Address", 31 0, L_0x62a2b48d7d60;  1 drivers
v0x62a2b48d1eb0_0 .net "Extend_sel", 0 0, v0x62a2b48c0640_0;  1 drivers
v0x62a2b48d1f50_0 .net "F1", 1 0, v0x62a2b48c4d40_0;  1 drivers
v0x62a2b48d2040_0 .net "F2", 1 0, v0x62a2b48c4e40_0;  1 drivers
v0x62a2b48d2150_0 .net "Imediate_IF_ID", 15 0, v0x62a2b48c9f80_0;  1 drivers
v0x62a2b48d2260_0 .net "Instruction", 31 0, v0x62a2b48c9d10_0;  1 drivers
v0x62a2b48d2370_0 .net "Jump", 0 0, v0x62a2b48c06e0_0;  1 drivers
v0x62a2b48d2410_0 .net "LU_hazard", 0 0, L_0x62a2b48ec300;  1 drivers
v0x62a2b48d24b0_0 .net "Mem_Read", 0 0, v0x62a2b48c07a0_0;  1 drivers
v0x62a2b48d25a0_0 .net "Mem_Read_EX_MEM", 0 0, v0x62a2b48c2060_0;  1 drivers
v0x62a2b48d27a0_0 .net "Mem_Read_ID_EX", 0 0, v0x62a2b48c6ef0_0;  1 drivers
v0x62a2b48d2840_0 .net "Mem_Write", 0 0, v0x62a2b48c08b0_0;  1 drivers
v0x62a2b48d2930_0 .net "Mem_Write_EX_MEM", 0 0, L_0x62a2b48eac80;  1 drivers
v0x62a2b48d2a20_0 .net "Mem_Write_ID_EX", 0 0, L_0x62a2b48ea1d0;  1 drivers
v0x62a2b48d2b10_0 .net "Mem_to_Reg", 0 0, v0x62a2b48c0970_0;  1 drivers
v0x62a2b48d2c00_0 .net "Mem_to_Reg_EX_MEM", 0 0, L_0x62a2b48eadf0;  1 drivers
v0x62a2b48d2cf0_0 .net "Mem_to_Reg_ID_EX", 0 0, L_0x62a2b48ea320;  1 drivers
v0x62a2b48d2de0_0 .net "Mem_to_Reg_MEM_WB", 0 0, v0x62a2b48cc400_0;  1 drivers
v0x62a2b48d2ed0_0 .net "Miss_Prediction", 0 0, L_0x62a2b47dccf0;  1 drivers
v0x62a2b48d2f70_0 .net "Opcode_IF_ID", 5 0, v0x62a2b48ca330_0;  1 drivers
v0x62a2b48d3030_0 .net "PC_4_EX_MEM", 31 0, v0x62a2b48c2760_0;  1 drivers
v0x62a2b48d30f0_0 .net "PC_Branch", 31 0, L_0x62a2b48ea960;  1 drivers
v0x62a2b48d31e0_0 .net "PC_Branch_EX_MEM", 31 0, v0x62a2b48c29d0_0;  1 drivers
v0x62a2b48d32f0_0 .net "PC_ID_EX", 31 0, v0x62a2b48c7510_0;  1 drivers
v0x62a2b48d33b0_0 .net "PcSrc", 0 0, v0x62a2b48c0b10_0;  1 drivers
v0x62a2b48d34a0_0 .net "PcSrc_EX_MEM", 0 0, v0x62a2b48c2e00_0;  1 drivers
v0x62a2b48d3750_0 .net "PcSrc_ID_EX", 0 0, L_0x62a2b48ea240;  1 drivers
v0x62a2b48d3840_0 .net "Pc_4", 31 0, L_0x62a2b48e7eb0;  1 drivers
v0x62a2b48d3900_0 .net "Pc_4_IF_ID", 31 0, v0x62a2b48ca420_0;  1 drivers
v0x62a2b48d3a10_0 .net "Pc_out", 31 0, v0x62a2b48cd690_0;  1 drivers
v0x62a2b48d3b60_0 .net "Pcsrc", 0 0, L_0x62a2b48eb5b0;  1 drivers
v0x62a2b48d3c00_0 .net "Predict_Taken_EX_MEM", 0 0, v0x62a2b48c30d0_0;  1 drivers
v0x62a2b48d3ca0_0 .net "Predict_Taken_ID_EX", 0 0, L_0x62a2b48ea610;  1 drivers
v0x62a2b48d3d40_0 .net "Predict_Taken_IF_ID", 0 0, v0x62a2b48ca760_0;  1 drivers
v0x62a2b48d3e30_0 .net "Read_Data", 31 0, L_0x62a2b48eb950;  1 drivers
v0x62a2b48d3f20_0 .net "Read_Data_MEM_WB", 31 0, v0x62a2b48cc570_0;  1 drivers
v0x62a2b48d4030_0 .net "RegDst", 0 0, v0x62a2b48c0bd0_0;  1 drivers
v0x62a2b48d4120_0 .net "RegDst_ID_EX", 0 0, v0x62a2b48c7d00_0;  1 drivers
v0x62a2b48d41c0_0 .net "Reg_Write", 0 0, v0x62a2b48c0c90_0;  1 drivers
v0x62a2b48d42b0_0 .net "Reg_Write_EX_MEM", 0 0, L_0x62a2b48eae60;  1 drivers
v0x62a2b48d4350_0 .net "Reg_Write_ID_EX", 0 0, L_0x62a2b48ea390;  1 drivers
v0x62a2b48d4440_0 .net "Reg_Write_MEM_WB", 0 0, v0x62a2b48cc770_0;  1 drivers
v0x62a2b48d44e0_0 .net "Result_MEM_WB", 31 0, v0x62a2b48cc810_0;  1 drivers
v0x62a2b48d45d0_0 .net "Write_Data", 31 0, L_0x62a2b48ebab0;  1 drivers
v0x62a2b48d4720_0 .net "Write_Data_EX_MEM", 31 0, v0x62a2b48c35a0_0;  1 drivers
L_0x767ecacce0f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x62a2b48d47e0_0 .net/2u *"_ivl_4", 31 0, L_0x767ecacce0f0;  1 drivers
v0x62a2b48d48c0_0 .net "add_R", 4 0, v0x62a2b48d6800_0;  1 drivers
v0x62a2b48d49a0_0 .net "addr_M", 31 0, L_0x62a2b48ec480;  alias, 1 drivers
v0x62a2b48d4a80_0 .net "clk", 0 0, v0x62a2b48d6980_0;  1 drivers
v0x62a2b48d4b20_0 .net "data_M", 31 0, L_0x62a2b48ec600;  alias, 1 drivers
v0x62a2b48d4c00_0 .net "data_R", 31 0, L_0x62a2b48ec3c0;  alias, 1 drivers
v0x62a2b48d4ce0_0 .net "funct_ID_EX", 5 0, L_0x62a2b48e9cf0;  1 drivers
v0x62a2b48d4df0_0 .net "funct_IF_ID", 5 0, v0x62a2b48cb130_0;  1 drivers
v0x62a2b48d4f00_0 .net "jal", 0 0, L_0x62a2b48e8ac0;  1 drivers
v0x62a2b48d4ff0_0 .net "jr", 0 0, L_0x62a2b48b19f0;  1 drivers
v0x62a2b48d50e0_0 .net "oprd1", 31 0, v0x62a2b48d07c0_0;  1 drivers
v0x62a2b48d51f0_0 .net "oprd2", 31 0, L_0x62a2b48eaaa0;  1 drivers
v0x62a2b48d52b0_0 .net "out_mux_f2", 31 0, v0x62a2b48d0f40_0;  1 drivers
v0x62a2b48d53a0_0 .net "rd_EX_MEM", 4 0, L_0x62a2b48eb240;  1 drivers
v0x62a2b48d5460_0 .net "rd_ID_EX", 4 0, v0x62a2b48c86e0_0;  1 drivers
v0x62a2b48d5520_0 .net "rd_ID_EX_mux", 4 0, L_0x62a2b48eab90;  1 drivers
v0x62a2b48d55c0_0 .net "rd_IF_ID", 4 0, v0x62a2b48cb380_0;  1 drivers
v0x62a2b48d56b0_0 .net "rd_MEM_WB", 4 0, v0x62a2b48ccac0_0;  1 drivers
v0x62a2b48d5770_0 .net "read_data1", 31 0, L_0x62a2b48e8f40;  1 drivers
v0x62a2b48d5880_0 .net "read_data1_ID_EX", 31 0, L_0x62a2b48e9dd0;  1 drivers
v0x62a2b48d5990_0 .net "read_data2", 31 0, L_0x62a2b48e9340;  1 drivers
v0x62a2b48d5aa0_0 .net "read_data2_ID_EX", 31 0, L_0x62a2b48e9e80;  1 drivers
v0x62a2b48d5bb0_0 .net "result", 31 0, v0x62a2b48be090_0;  1 drivers
v0x62a2b48d5cc0_0 .net "result_EX_MEM", 31 0, v0x62a2b48c3d40_0;  1 drivers
v0x62a2b48d5d80_0 .net "rs1_ID_EX", 4 0, L_0x62a2b48e9ba0;  1 drivers
v0x62a2b48d5e90_0 .net "rs1_IF_ID", 4 0, v0x62a2b48cb470_0;  1 drivers
v0x62a2b48d5fe0_0 .net "rs2_ID_EX", 4 0, v0x62a2b48c9150_0;  1 drivers
v0x62a2b48d60a0_0 .net "rs2_IF_ID", 4 0, v0x62a2b48cb510_0;  1 drivers
v0x62a2b48d61f0_0 .net "rst_n", 0 0, v0x62a2b48d6fb0_0;  1 drivers
v0x62a2b48d6290_0 .net "target", 25 0, L_0x62a2b48e8c30;  1 drivers
v0x62a2b48d6350_0 .net "word", 31 0, L_0x62a2b48e9a60;  1 drivers
v0x62a2b48d6410_0 .net "word_ID_EX", 31 0, v0x62a2b48c94a0_0;  1 drivers
v0x62a2b48d6520_0 .net "zero", 0 0, v0x62a2b48be170_0;  1 drivers
v0x62a2b48d6610_0 .net "zero_EX_MEM", 0 0, v0x62a2b48c4040_0;  1 drivers
L_0x62a2b48d7d60 .functor MUXZ 32, v0x62a2b48c2760_0, v0x62a2b48c29d0_0, L_0x62a2b48eb5b0, C4<>;
L_0x62a2b48e82b0 .arith/sub 32, v0x62a2b48c2760_0, L_0x767ecacce0f0;
L_0x62a2b48eaaa0 .functor MUXZ 32, v0x62a2b48d0f40_0, v0x62a2b48c94a0_0, v0x62a2b48c6ca0_0, C4<>;
L_0x62a2b48eab90 .functor MUXZ 5, v0x62a2b48c9150_0, v0x62a2b48c86e0_0, v0x62a2b48c7d00_0, C4<>;
S_0x62a2b488ed10 .scope module, "ALU_Branch_uut" "ALU_Branch" 5 175, 6 4 0, S_0x62a2b488e930;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "PC_ID_EX";
    .port_info 1 /INPUT 32 "Immediate";
    .port_info 2 /OUTPUT 32 "PC_Branch";
v0x62a2b48bcc10_0 .net "Immediate", 31 0, v0x62a2b48c94a0_0;  alias, 1 drivers
v0x62a2b48bcd10_0 .net "PC_Branch", 31 0, L_0x62a2b48ea960;  alias, 1 drivers
v0x62a2b48bcdf0_0 .net "PC_ID_EX", 31 0, v0x62a2b48c7510_0;  alias, 1 drivers
v0x62a2b48bceb0_0 .net *"_ivl_0", 31 0, L_0x62a2b48ea7b0;  1 drivers
v0x62a2b48bcf90_0 .net *"_ivl_2", 29 0, L_0x62a2b48ea680;  1 drivers
L_0x767ecacce378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62a2b48bd0c0_0 .net *"_ivl_4", 1 0, L_0x767ecacce378;  1 drivers
v0x62a2b48bd1a0_0 .net *"_ivl_6", 31 0, L_0x62a2b48ea850;  1 drivers
L_0x767ecacce3c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x62a2b48bd280_0 .net/2u *"_ivl_8", 31 0, L_0x767ecacce3c0;  1 drivers
L_0x62a2b48ea680 .part v0x62a2b48c94a0_0, 0, 30;
L_0x62a2b48ea7b0 .concat [ 2 30 0 0], L_0x767ecacce378, L_0x62a2b48ea680;
L_0x62a2b48ea850 .arith/sum 32, v0x62a2b48c7510_0, L_0x62a2b48ea7b0;
L_0x62a2b48ea960 .arith/sub 32, L_0x62a2b48ea850, L_0x767ecacce3c0;
S_0x62a2b488b6d0 .scope module, "ALU_Control_uut" "ALU_Control" 5 172, 7 4 0, S_0x62a2b488e930;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "ALUOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "ALU_Operation";
v0x62a2b48bd4c0_0 .net "ALUOp", 3 0, L_0x62a2b48e9ef0;  alias, 1 drivers
v0x62a2b48bd5c0_0 .var "ALU_Operation", 3 0;
v0x62a2b48bd6a0_0 .net "funct", 5 0, L_0x62a2b48e9cf0;  alias, 1 drivers
E_0x62a2b48b15e0 .event anyedge, v0x62a2b48bd4c0_0, v0x62a2b48bd6a0_0;
S_0x62a2b488bab0 .scope module, "ALU_pc_uut" "ALU_Pc" 5 101, 8 4 0, S_0x62a2b488e930;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Pc_out";
    .port_info 1 /OUTPUT 32 "Pc_4";
v0x62a2b48bd870_0 .net "Pc_4", 31 0, L_0x62a2b48e7eb0;  alias, 1 drivers
v0x62a2b48bd950_0 .net "Pc_out", 31 0, v0x62a2b48cd690_0;  alias, 1 drivers
L_0x767ecacce0a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x62a2b48bda30_0 .net/2u *"_ivl_0", 31 0, L_0x767ecacce0a8;  1 drivers
L_0x62a2b48e7eb0 .arith/sum 32, v0x62a2b48cd690_0, L_0x767ecacce0a8;
S_0x62a2b48bdb50 .scope module, "ALU_uut" "ALU" 5 173, 9 4 0, S_0x62a2b488e930;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "oprd1";
    .port_info 1 /INPUT 32 "oprd2";
    .port_info 2 /INPUT 4 "ALU_Operation";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x62a2b48bddd0_0 .net "ALU_Operation", 3 0, v0x62a2b48bd5c0_0;  alias, 1 drivers
v0x62a2b48bdee0_0 .net "oprd1", 31 0, v0x62a2b48d07c0_0;  alias, 1 drivers
v0x62a2b48bdfa0_0 .net "oprd2", 31 0, L_0x62a2b48eaaa0;  alias, 1 drivers
v0x62a2b48be090_0 .var "result", 31 0;
v0x62a2b48be170_0 .var "zero", 0 0;
E_0x62a2b48bdd60 .event anyedge, v0x62a2b48bd5c0_0, v0x62a2b48bdee0_0, v0x62a2b48bdfa0_0, v0x62a2b48be090_0;
S_0x62a2b48be320 .scope module, "BTB_uut" "Branch_Target_Buffer" 5 103, 10 4 0, S_0x62a2b488e930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "PC_IF";
    .port_info 3 /OUTPUT 32 "Predicted_Target";
    .port_info 4 /OUTPUT 1 "Predict_Taken";
    .port_info 5 /INPUT 32 "PC_Update";
    .port_info 6 /INPUT 32 "Actual_Target";
    .port_info 7 /INPUT 1 "Actual_Taken";
    .port_info 8 /INPUT 1 "is_Branch";
v0x62a2b48be880_0 .net "Actual_Taken", 0 0, L_0x62a2b48eb5b0;  alias, 1 drivers
v0x62a2b48be960_0 .net "Actual_Target", 31 0, v0x62a2b48c29d0_0;  alias, 1 drivers
v0x62a2b48bea40_0 .net "PC_IF", 31 0, v0x62a2b48cd690_0;  alias, 1 drivers
v0x62a2b48beae0_0 .net "PC_Update", 31 0, L_0x62a2b48e82b0;  1 drivers
v0x62a2b48beba0_0 .var "Predict_Taken", 0 0;
v0x62a2b48becb0_0 .var "Predicted_Target", 31 0;
v0x62a2b48bed90 .array "btb_entry", 63 0, 57 0;
v0x62a2b48bf860_0 .net "clk", 0 0, v0x62a2b48d6980_0;  alias, 1 drivers
v0x62a2b48bf920_0 .var "current_state", 1 0;
v0x62a2b48bfa90_0 .var/i "i", 31 0;
v0x62a2b48bfb70_0 .net "is_Branch", 0 0, v0x62a2b48c2e00_0;  alias, 1 drivers
v0x62a2b48bfc30_0 .var "next_state", 1 0;
v0x62a2b48bfd10_0 .net "read_index", 5 0, L_0x62a2b48e7fe0;  1 drivers
v0x62a2b48bfdf0_0 .net "read_tag", 23 0, L_0x62a2b48e8080;  1 drivers
v0x62a2b48bfed0_0 .net "rst_n", 0 0, v0x62a2b48d6fb0_0;  alias, 1 drivers
v0x62a2b48bff90_0 .net "write_index", 5 0, L_0x62a2b48e8120;  1 drivers
v0x62a2b48c0070_0 .net "write_tag", 23 0, L_0x62a2b48e81c0;  1 drivers
E_0x62a2b48be5a0/0 .event negedge, v0x62a2b48bfed0_0;
E_0x62a2b48be5a0/1 .event posedge, v0x62a2b48bf860_0;
E_0x62a2b48be5a0 .event/or E_0x62a2b48be5a0/0, E_0x62a2b48be5a0/1;
v0x62a2b48bed90_0 .array/port v0x62a2b48bed90, 0;
v0x62a2b48bed90_1 .array/port v0x62a2b48bed90, 1;
v0x62a2b48bed90_2 .array/port v0x62a2b48bed90, 2;
E_0x62a2b48be620/0 .event anyedge, v0x62a2b48bfd10_0, v0x62a2b48bed90_0, v0x62a2b48bed90_1, v0x62a2b48bed90_2;
v0x62a2b48bed90_3 .array/port v0x62a2b48bed90, 3;
v0x62a2b48bed90_4 .array/port v0x62a2b48bed90, 4;
v0x62a2b48bed90_5 .array/port v0x62a2b48bed90, 5;
v0x62a2b48bed90_6 .array/port v0x62a2b48bed90, 6;
E_0x62a2b48be620/1 .event anyedge, v0x62a2b48bed90_3, v0x62a2b48bed90_4, v0x62a2b48bed90_5, v0x62a2b48bed90_6;
v0x62a2b48bed90_7 .array/port v0x62a2b48bed90, 7;
v0x62a2b48bed90_8 .array/port v0x62a2b48bed90, 8;
v0x62a2b48bed90_9 .array/port v0x62a2b48bed90, 9;
v0x62a2b48bed90_10 .array/port v0x62a2b48bed90, 10;
E_0x62a2b48be620/2 .event anyedge, v0x62a2b48bed90_7, v0x62a2b48bed90_8, v0x62a2b48bed90_9, v0x62a2b48bed90_10;
v0x62a2b48bed90_11 .array/port v0x62a2b48bed90, 11;
v0x62a2b48bed90_12 .array/port v0x62a2b48bed90, 12;
v0x62a2b48bed90_13 .array/port v0x62a2b48bed90, 13;
v0x62a2b48bed90_14 .array/port v0x62a2b48bed90, 14;
E_0x62a2b48be620/3 .event anyedge, v0x62a2b48bed90_11, v0x62a2b48bed90_12, v0x62a2b48bed90_13, v0x62a2b48bed90_14;
v0x62a2b48bed90_15 .array/port v0x62a2b48bed90, 15;
v0x62a2b48bed90_16 .array/port v0x62a2b48bed90, 16;
v0x62a2b48bed90_17 .array/port v0x62a2b48bed90, 17;
v0x62a2b48bed90_18 .array/port v0x62a2b48bed90, 18;
E_0x62a2b48be620/4 .event anyedge, v0x62a2b48bed90_15, v0x62a2b48bed90_16, v0x62a2b48bed90_17, v0x62a2b48bed90_18;
v0x62a2b48bed90_19 .array/port v0x62a2b48bed90, 19;
v0x62a2b48bed90_20 .array/port v0x62a2b48bed90, 20;
v0x62a2b48bed90_21 .array/port v0x62a2b48bed90, 21;
v0x62a2b48bed90_22 .array/port v0x62a2b48bed90, 22;
E_0x62a2b48be620/5 .event anyedge, v0x62a2b48bed90_19, v0x62a2b48bed90_20, v0x62a2b48bed90_21, v0x62a2b48bed90_22;
v0x62a2b48bed90_23 .array/port v0x62a2b48bed90, 23;
v0x62a2b48bed90_24 .array/port v0x62a2b48bed90, 24;
v0x62a2b48bed90_25 .array/port v0x62a2b48bed90, 25;
v0x62a2b48bed90_26 .array/port v0x62a2b48bed90, 26;
E_0x62a2b48be620/6 .event anyedge, v0x62a2b48bed90_23, v0x62a2b48bed90_24, v0x62a2b48bed90_25, v0x62a2b48bed90_26;
v0x62a2b48bed90_27 .array/port v0x62a2b48bed90, 27;
v0x62a2b48bed90_28 .array/port v0x62a2b48bed90, 28;
v0x62a2b48bed90_29 .array/port v0x62a2b48bed90, 29;
v0x62a2b48bed90_30 .array/port v0x62a2b48bed90, 30;
E_0x62a2b48be620/7 .event anyedge, v0x62a2b48bed90_27, v0x62a2b48bed90_28, v0x62a2b48bed90_29, v0x62a2b48bed90_30;
v0x62a2b48bed90_31 .array/port v0x62a2b48bed90, 31;
v0x62a2b48bed90_32 .array/port v0x62a2b48bed90, 32;
v0x62a2b48bed90_33 .array/port v0x62a2b48bed90, 33;
v0x62a2b48bed90_34 .array/port v0x62a2b48bed90, 34;
E_0x62a2b48be620/8 .event anyedge, v0x62a2b48bed90_31, v0x62a2b48bed90_32, v0x62a2b48bed90_33, v0x62a2b48bed90_34;
v0x62a2b48bed90_35 .array/port v0x62a2b48bed90, 35;
v0x62a2b48bed90_36 .array/port v0x62a2b48bed90, 36;
v0x62a2b48bed90_37 .array/port v0x62a2b48bed90, 37;
v0x62a2b48bed90_38 .array/port v0x62a2b48bed90, 38;
E_0x62a2b48be620/9 .event anyedge, v0x62a2b48bed90_35, v0x62a2b48bed90_36, v0x62a2b48bed90_37, v0x62a2b48bed90_38;
v0x62a2b48bed90_39 .array/port v0x62a2b48bed90, 39;
v0x62a2b48bed90_40 .array/port v0x62a2b48bed90, 40;
v0x62a2b48bed90_41 .array/port v0x62a2b48bed90, 41;
v0x62a2b48bed90_42 .array/port v0x62a2b48bed90, 42;
E_0x62a2b48be620/10 .event anyedge, v0x62a2b48bed90_39, v0x62a2b48bed90_40, v0x62a2b48bed90_41, v0x62a2b48bed90_42;
v0x62a2b48bed90_43 .array/port v0x62a2b48bed90, 43;
v0x62a2b48bed90_44 .array/port v0x62a2b48bed90, 44;
v0x62a2b48bed90_45 .array/port v0x62a2b48bed90, 45;
v0x62a2b48bed90_46 .array/port v0x62a2b48bed90, 46;
E_0x62a2b48be620/11 .event anyedge, v0x62a2b48bed90_43, v0x62a2b48bed90_44, v0x62a2b48bed90_45, v0x62a2b48bed90_46;
v0x62a2b48bed90_47 .array/port v0x62a2b48bed90, 47;
v0x62a2b48bed90_48 .array/port v0x62a2b48bed90, 48;
v0x62a2b48bed90_49 .array/port v0x62a2b48bed90, 49;
v0x62a2b48bed90_50 .array/port v0x62a2b48bed90, 50;
E_0x62a2b48be620/12 .event anyedge, v0x62a2b48bed90_47, v0x62a2b48bed90_48, v0x62a2b48bed90_49, v0x62a2b48bed90_50;
v0x62a2b48bed90_51 .array/port v0x62a2b48bed90, 51;
v0x62a2b48bed90_52 .array/port v0x62a2b48bed90, 52;
v0x62a2b48bed90_53 .array/port v0x62a2b48bed90, 53;
v0x62a2b48bed90_54 .array/port v0x62a2b48bed90, 54;
E_0x62a2b48be620/13 .event anyedge, v0x62a2b48bed90_51, v0x62a2b48bed90_52, v0x62a2b48bed90_53, v0x62a2b48bed90_54;
v0x62a2b48bed90_55 .array/port v0x62a2b48bed90, 55;
v0x62a2b48bed90_56 .array/port v0x62a2b48bed90, 56;
v0x62a2b48bed90_57 .array/port v0x62a2b48bed90, 57;
v0x62a2b48bed90_58 .array/port v0x62a2b48bed90, 58;
E_0x62a2b48be620/14 .event anyedge, v0x62a2b48bed90_55, v0x62a2b48bed90_56, v0x62a2b48bed90_57, v0x62a2b48bed90_58;
v0x62a2b48bed90_59 .array/port v0x62a2b48bed90, 59;
v0x62a2b48bed90_60 .array/port v0x62a2b48bed90, 60;
v0x62a2b48bed90_61 .array/port v0x62a2b48bed90, 61;
v0x62a2b48bed90_62 .array/port v0x62a2b48bed90, 62;
E_0x62a2b48be620/15 .event anyedge, v0x62a2b48bed90_59, v0x62a2b48bed90_60, v0x62a2b48bed90_61, v0x62a2b48bed90_62;
v0x62a2b48bed90_63 .array/port v0x62a2b48bed90, 63;
E_0x62a2b48be620/16 .event anyedge, v0x62a2b48bed90_63, v0x62a2b48bfdf0_0;
E_0x62a2b48be620 .event/or E_0x62a2b48be620/0, E_0x62a2b48be620/1, E_0x62a2b48be620/2, E_0x62a2b48be620/3, E_0x62a2b48be620/4, E_0x62a2b48be620/5, E_0x62a2b48be620/6, E_0x62a2b48be620/7, E_0x62a2b48be620/8, E_0x62a2b48be620/9, E_0x62a2b48be620/10, E_0x62a2b48be620/11, E_0x62a2b48be620/12, E_0x62a2b48be620/13, E_0x62a2b48be620/14, E_0x62a2b48be620/15, E_0x62a2b48be620/16;
L_0x62a2b48e7fe0 .part v0x62a2b48cd690_0, 2, 6;
L_0x62a2b48e8080 .part v0x62a2b48cd690_0, 8, 24;
L_0x62a2b48e8120 .part L_0x62a2b48e82b0, 2, 6;
L_0x62a2b48e81c0 .part L_0x62a2b48e82b0, 8, 24;
S_0x62a2b48c0270 .scope module, "Control_unit_uut" "Control_unit" 5 144, 11 6 0, S_0x62a2b488e930;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "Opcode_IF_ID";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "Reg_Write";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "PcSrc";
    .port_info 5 /OUTPUT 1 "Mem_Write";
    .port_info 6 /OUTPUT 1 "Mem_to_Reg";
    .port_info 7 /OUTPUT 1 "Mem_Read";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 1 "Extend_sel";
    .port_info 10 /OUTPUT 4 "ALUOp";
v0x62a2b48c0480_0 .var "ALUOp", 3 0;
v0x62a2b48c0580_0 .var "ALUSrc", 0 0;
v0x62a2b48c0640_0 .var "Extend_sel", 0 0;
v0x62a2b48c06e0_0 .var "Jump", 0 0;
v0x62a2b48c07a0_0 .var "Mem_Read", 0 0;
v0x62a2b48c08b0_0 .var "Mem_Write", 0 0;
v0x62a2b48c0970_0 .var "Mem_to_Reg", 0 0;
v0x62a2b48c0a30_0 .net "Opcode_IF_ID", 5 0, v0x62a2b48ca330_0;  alias, 1 drivers
v0x62a2b48c0b10_0 .var "PcSrc", 0 0;
v0x62a2b48c0bd0_0 .var "RegDst", 0 0;
v0x62a2b48c0c90_0 .var "Reg_Write", 0 0;
E_0x62a2b48c0400 .event anyedge, v0x62a2b48c0a30_0;
S_0x62a2b48c0eb0 .scope module, "Data_mem_uut" "Data_mem" 5 209, 12 4 0, S_0x62a2b488e930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "result_EX_MEM";
    .port_info 2 /INPUT 32 "Write_Data_EX_MEM";
    .port_info 3 /INPUT 1 "Mem_Write_EX_MEM";
    .port_info 4 /INPUT 1 "Mem_Read_EX_MEM";
    .port_info 5 /OUTPUT 32 "Read_Data";
v0x62a2b48c11a0_0 .net "Mem_Read_EX_MEM", 0 0, v0x62a2b48c2060_0;  alias, 1 drivers
v0x62a2b48c1280_0 .net "Mem_Write_EX_MEM", 0 0, L_0x62a2b48eac80;  alias, 1 drivers
v0x62a2b48c1340_0 .net "Read_Data", 31 0, L_0x62a2b48eb950;  alias, 1 drivers
v0x62a2b48c1400_0 .net "Write_Data_EX_MEM", 31 0, v0x62a2b48c35a0_0;  alias, 1 drivers
v0x62a2b48c14e0_0 .net *"_ivl_0", 31 0, L_0x62a2b48eb6b0;  1 drivers
v0x62a2b48c1610_0 .net *"_ivl_2", 31 0, L_0x62a2b48eb8b0;  1 drivers
v0x62a2b48c16f0_0 .net *"_ivl_4", 29 0, L_0x62a2b48eb7b0;  1 drivers
L_0x767ecacce408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62a2b48c17d0_0 .net *"_ivl_6", 1 0, L_0x767ecacce408;  1 drivers
L_0x767ecacce450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62a2b48c18b0_0 .net/2u *"_ivl_8", 31 0, L_0x767ecacce450;  1 drivers
v0x62a2b48c1a20_0 .net "clk", 0 0, v0x62a2b48d6980_0;  alias, 1 drivers
v0x62a2b48c1ac0 .array "mem", 1023 0, 31 0;
v0x62a2b48c1b60_0 .net "result_EX_MEM", 31 0, v0x62a2b48c3d40_0;  alias, 1 drivers
E_0x62a2b48c1120 .event posedge, v0x62a2b48bf860_0;
L_0x62a2b48eb6b0 .array/port v0x62a2b48c1ac0, L_0x62a2b48eb8b0;
L_0x62a2b48eb7b0 .part v0x62a2b48c3d40_0, 2, 30;
L_0x62a2b48eb8b0 .concat [ 30 2 0 0], L_0x62a2b48eb7b0, L_0x767ecacce408;
L_0x62a2b48eb950 .functor MUXZ 32, L_0x767ecacce450, L_0x62a2b48eb6b0, v0x62a2b48c2060_0, C4<>;
S_0x62a2b48c1d40 .scope module, "EX_MEM_uut" "EX_MEM" 5 187, 13 4 0, S_0x62a2b488e930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Mem_Read_ID_EX";
    .port_info 1 /INPUT 1 "Mem_Write_ID_EX";
    .port_info 2 /INPUT 1 "PcSrc_ID_EX";
    .port_info 3 /INPUT 1 "Pcsrc";
    .port_info 4 /INPUT 1 "Mem_to_Reg_ID_EX";
    .port_info 5 /INPUT 1 "Reg_Write_ID_EX";
    .port_info 6 /INPUT 32 "PC_Branch";
    .port_info 7 /INPUT 1 "zero";
    .port_info 8 /INPUT 32 "result";
    .port_info 9 /INPUT 32 "Write_Data";
    .port_info 10 /INPUT 5 "rd_ID_EX_mux";
    .port_info 11 /INPUT 32 "PC_ID_EX";
    .port_info 12 /INPUT 1 "Predict_Taken_ID_EX";
    .port_info 13 /INPUT 1 "clk";
    .port_info 14 /INPUT 1 "rst_n";
    .port_info 15 /OUTPUT 1 "Mem_Read_EX_MEM";
    .port_info 16 /OUTPUT 1 "Mem_Write_EX_MEM";
    .port_info 17 /OUTPUT 1 "PcSrc_EX_MEM";
    .port_info 18 /OUTPUT 1 "Mem_to_Reg_EX_MEM";
    .port_info 19 /OUTPUT 1 "Reg_Write_EX_MEM";
    .port_info 20 /OUTPUT 32 "PC_Branch_EX_MEM";
    .port_info 21 /OUTPUT 1 "zero_EX_MEM";
    .port_info 22 /OUTPUT 32 "result_EX_MEM";
    .port_info 23 /OUTPUT 32 "Write_Data_EX_MEM";
    .port_info 24 /OUTPUT 5 "rd_EX_MEM";
    .port_info 25 /OUTPUT 32 "PC_4_EX_MEM";
    .port_info 26 /OUTPUT 1 "Predict_Taken_EX_MEM";
L_0x62a2b48eac80 .functor BUFZ 1, v0x62a2b48c22f0_0, C4<0>, C4<0>, C4<0>;
L_0x62a2b48eadf0 .functor BUFZ 1, v0x62a2b48c2530_0, C4<0>, C4<0>, C4<0>;
L_0x62a2b48eae60 .functor BUFZ 1, v0x62a2b48c3310_0, C4<0>, C4<0>, C4<0>;
L_0x62a2b48eb240 .functor BUFZ 5, v0x62a2b48c38c0_0, C4<00000>, C4<00000>, C4<00000>;
v0x62a2b48c1ed0_0 .net "Mem_Read_EX_MEM", 0 0, v0x62a2b48c2060_0;  alias, 1 drivers
v0x62a2b48c1fc0_0 .net "Mem_Read_ID_EX", 0 0, v0x62a2b48c6ef0_0;  alias, 1 drivers
v0x62a2b48c2060_0 .var "Mem_Read_r", 0 0;
v0x62a2b48c2130_0 .net "Mem_Write_EX_MEM", 0 0, L_0x62a2b48eac80;  alias, 1 drivers
v0x62a2b48c2200_0 .net "Mem_Write_ID_EX", 0 0, L_0x62a2b48ea1d0;  alias, 1 drivers
v0x62a2b48c22f0_0 .var "Mem_Write_r", 0 0;
v0x62a2b48c23b0_0 .net "Mem_to_Reg_EX_MEM", 0 0, L_0x62a2b48eadf0;  alias, 1 drivers
v0x62a2b48c2470_0 .net "Mem_to_Reg_ID_EX", 0 0, L_0x62a2b48ea320;  alias, 1 drivers
v0x62a2b48c2530_0 .var "Mem_to_Reg_r", 0 0;
v0x62a2b48c2680_0 .net "PC_4_EX_MEM", 31 0, v0x62a2b48c2760_0;  alias, 1 drivers
v0x62a2b48c2760_0 .var "PC_4_r", 31 0;
v0x62a2b48c2840_0 .net "PC_Branch", 31 0, L_0x62a2b48ea960;  alias, 1 drivers
v0x62a2b48c2900_0 .net "PC_Branch_EX_MEM", 31 0, v0x62a2b48c29d0_0;  alias, 1 drivers
v0x62a2b48c29d0_0 .var "PC_Branch_r", 31 0;
v0x62a2b48c2a90_0 .net "PC_ID_EX", 31 0, v0x62a2b48c7510_0;  alias, 1 drivers
v0x62a2b48c2b80_0 .net "PcSrc_EX_MEM", 0 0, v0x62a2b48c2e00_0;  alias, 1 drivers
v0x62a2b48c2c50_0 .net "PcSrc_ID_EX", 0 0, L_0x62a2b48ea240;  alias, 1 drivers
v0x62a2b48c2e00_0 .var "PcSrc_r", 0 0;
v0x62a2b48c2ea0_0 .net "Pcsrc", 0 0, L_0x62a2b48eb5b0;  alias, 1 drivers
v0x62a2b48c2f70_0 .net "Predict_Taken_EX_MEM", 0 0, v0x62a2b48c30d0_0;  alias, 1 drivers
v0x62a2b48c3010_0 .net "Predict_Taken_ID_EX", 0 0, L_0x62a2b48ea610;  alias, 1 drivers
v0x62a2b48c30d0_0 .var "Predict_Taken_r", 0 0;
v0x62a2b48c3190_0 .net "Reg_Write_EX_MEM", 0 0, L_0x62a2b48eae60;  alias, 1 drivers
v0x62a2b48c3250_0 .net "Reg_Write_ID_EX", 0 0, L_0x62a2b48ea390;  alias, 1 drivers
v0x62a2b48c3310_0 .var "Reg_Write_r", 0 0;
v0x62a2b48c33d0_0 .net "Write_Data", 31 0, v0x62a2b48d0f40_0;  alias, 1 drivers
v0x62a2b48c34b0_0 .net "Write_Data_EX_MEM", 31 0, v0x62a2b48c35a0_0;  alias, 1 drivers
v0x62a2b48c35a0_0 .var "Write_Data_r", 31 0;
v0x62a2b48c3660_0 .net "clk", 0 0, v0x62a2b48d6980_0;  alias, 1 drivers
v0x62a2b48c3700_0 .net "rd_EX_MEM", 4 0, L_0x62a2b48eb240;  alias, 1 drivers
v0x62a2b48c37e0_0 .net "rd_ID_EX_mux", 4 0, L_0x62a2b48eab90;  alias, 1 drivers
v0x62a2b48c38c0_0 .var "rd_ID_EX_r", 4 0;
v0x62a2b48c39a0_0 .net "result", 31 0, v0x62a2b48be090_0;  alias, 1 drivers
v0x62a2b48c3c70_0 .net "result_EX_MEM", 31 0, v0x62a2b48c3d40_0;  alias, 1 drivers
v0x62a2b48c3d40_0 .var "result_r", 31 0;
v0x62a2b48c3e00_0 .net "rst_n", 0 0, v0x62a2b48d6fb0_0;  alias, 1 drivers
v0x62a2b48c3ed0_0 .net "zero", 0 0, v0x62a2b48be170_0;  alias, 1 drivers
v0x62a2b48c3fa0_0 .net "zero_EX_MEM", 0 0, v0x62a2b48c4040_0;  alias, 1 drivers
v0x62a2b48c4040_0 .var "zero_r", 0 0;
S_0x62a2b48c4520 .scope module, "Enable_Branch_uut" "Enable_Branch" 5 208, 14 4 0, S_0x62a2b488e930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "zero_EX_MEM";
    .port_info 1 /INPUT 1 "PcSrc_EX_MEM";
    .port_info 2 /OUTPUT 1 "Pcsrc";
L_0x62a2b48eb5b0 .functor AND 1, v0x62a2b48c4040_0, v0x62a2b48c2e00_0, C4<1>, C4<1>;
v0x62a2b48c4720_0 .net "PcSrc_EX_MEM", 0 0, v0x62a2b48c2e00_0;  alias, 1 drivers
v0x62a2b48c4830_0 .net "Pcsrc", 0 0, L_0x62a2b48eb5b0;  alias, 1 drivers
v0x62a2b48c4940_0 .net "zero_EX_MEM", 0 0, v0x62a2b48c4040_0;  alias, 1 drivers
S_0x62a2b48c4a00 .scope module, "Forwarding_unit_uut" "Forwarding_unit" 5 171, 15 4 0, S_0x62a2b488e930;
 .timescale -9 -9;
    .port_info 0 /INPUT 5 "rs1_ID_EX";
    .port_info 1 /INPUT 5 "rs2_ID_EX";
    .port_info 2 /INPUT 5 "rd_EX_MEM";
    .port_info 3 /INPUT 5 "rd_MEM_WB";
    .port_info 4 /INPUT 1 "Reg_Write_MEM_WB";
    .port_info 5 /INPUT 1 "Reg_Write_EX_MEM";
    .port_info 6 /OUTPUT 2 "F1";
    .port_info 7 /OUTPUT 2 "F2";
v0x62a2b48c4d40_0 .var "F1", 1 0;
v0x62a2b48c4e40_0 .var "F2", 1 0;
v0x62a2b48c4f20_0 .net "Reg_Write_EX_MEM", 0 0, L_0x62a2b48eae60;  alias, 1 drivers
v0x62a2b48c5020_0 .net "Reg_Write_MEM_WB", 0 0, v0x62a2b48cc770_0;  alias, 1 drivers
v0x62a2b48c50c0_0 .net "rd_EX_MEM", 4 0, L_0x62a2b48eb240;  alias, 1 drivers
v0x62a2b48c51b0_0 .net "rd_MEM_WB", 4 0, v0x62a2b48ccac0_0;  alias, 1 drivers
v0x62a2b48c5270_0 .net "rs1_ID_EX", 4 0, L_0x62a2b48e9ba0;  alias, 1 drivers
v0x62a2b48c5350_0 .net "rs2_ID_EX", 4 0, v0x62a2b48c9150_0;  alias, 1 drivers
E_0x62a2b48c1040/0 .event anyedge, v0x62a2b48c3190_0, v0x62a2b48c3700_0, v0x62a2b48c5270_0, v0x62a2b48c5020_0;
E_0x62a2b48c1040/1 .event anyedge, v0x62a2b48c51b0_0, v0x62a2b48c5350_0;
E_0x62a2b48c1040 .event/or E_0x62a2b48c1040/0, E_0x62a2b48c1040/1;
S_0x62a2b48c5580 .scope module, "Hazard_detect_uut" "Hazard_detect" 5 226, 16 4 0, S_0x62a2b488e930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Mem_Read_ID_EX";
    .port_info 1 /INPUT 5 "rs2_ID_EX";
    .port_info 2 /INPUT 5 "rs1_IF_ID";
    .port_info 3 /INPUT 5 "rs2_IF_ID";
    .port_info 4 /OUTPUT 1 "LU_hazard";
L_0x62a2b48ebda0 .functor OR 1, L_0x62a2b48ebb50, L_0x62a2b48ebbf0, C4<0>, C4<0>;
L_0x62a2b48ebe10 .functor AND 1, v0x62a2b48c6ef0_0, L_0x62a2b48ebda0, C4<1>, C4<1>;
L_0x62a2b48ec300 .functor AND 1, L_0x62a2b48ebe10, L_0x62a2b48ec190, C4<1>, C4<1>;
v0x62a2b48c5740_0 .net "LU_hazard", 0 0, L_0x62a2b48ec300;  alias, 1 drivers
v0x62a2b48c5820_0 .net "Mem_Read_ID_EX", 0 0, v0x62a2b48c6ef0_0;  alias, 1 drivers
v0x62a2b48c5910_0 .net *"_ivl_0", 0 0, L_0x62a2b48ebb50;  1 drivers
L_0x767ecacce498 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62a2b48c59e0_0 .net *"_ivl_11", 26 0, L_0x767ecacce498;  1 drivers
L_0x767ecacce4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62a2b48c5a80_0 .net/2u *"_ivl_12", 31 0, L_0x767ecacce4e0;  1 drivers
v0x62a2b48c5bb0_0 .net *"_ivl_14", 0 0, L_0x62a2b48ec190;  1 drivers
v0x62a2b48c5c70_0 .net *"_ivl_2", 0 0, L_0x62a2b48ebbf0;  1 drivers
v0x62a2b48c5d30_0 .net *"_ivl_5", 0 0, L_0x62a2b48ebda0;  1 drivers
v0x62a2b48c5df0_0 .net *"_ivl_7", 0 0, L_0x62a2b48ebe10;  1 drivers
v0x62a2b48c5f40_0 .net *"_ivl_8", 31 0, L_0x62a2b48ebe80;  1 drivers
v0x62a2b48c6020_0 .net "rs1_IF_ID", 4 0, v0x62a2b48cb470_0;  alias, 1 drivers
v0x62a2b48c6100_0 .net "rs2_ID_EX", 4 0, v0x62a2b48c9150_0;  alias, 1 drivers
v0x62a2b48c61c0_0 .net "rs2_IF_ID", 4 0, v0x62a2b48cb510_0;  alias, 1 drivers
L_0x62a2b48ebb50 .cmp/eq 5, v0x62a2b48c9150_0, v0x62a2b48cb470_0;
L_0x62a2b48ebbf0 .cmp/eq 5, v0x62a2b48c9150_0, v0x62a2b48cb510_0;
L_0x62a2b48ebe80 .concat [ 5 27 0 0], v0x62a2b48c9150_0, L_0x767ecacce498;
L_0x62a2b48ec190 .cmp/ne 32, L_0x62a2b48ebe80, L_0x767ecacce4e0;
S_0x62a2b48c6350 .scope module, "ID_EX_uut" "ID_EX" 5 148, 17 4 0, S_0x62a2b488e930;
 .timescale -9 -9;
    .port_info 0 /INPUT 5 "rs1_IF_ID";
    .port_info 1 /INPUT 5 "rs2_IF_ID";
    .port_info 2 /INPUT 5 "rd_IF_ID";
    .port_info 3 /INPUT 6 "funct_IF_ID";
    .port_info 4 /INPUT 32 "word";
    .port_info 5 /INPUT 32 "read_data1";
    .port_info 6 /INPUT 32 "read_data2";
    .port_info 7 /INPUT 32 "Pc_4_IF_ID";
    .port_info 8 /INPUT 4 "ALUOp";
    .port_info 9 /INPUT 1 "ALUSrc";
    .port_info 10 /INPUT 1 "Mem_Read";
    .port_info 11 /INPUT 1 "Mem_Write";
    .port_info 12 /INPUT 1 "PcSrc";
    .port_info 13 /INPUT 1 "Mem_to_Reg";
    .port_info 14 /INPUT 1 "Reg_Write";
    .port_info 15 /INPUT 1 "RegDst";
    .port_info 16 /INPUT 1 "Pcsrc";
    .port_info 17 /INPUT 1 "clk";
    .port_info 18 /INPUT 1 "rst_n";
    .port_info 19 /INPUT 1 "Predict_Taken_IF_ID";
    .port_info 20 /OUTPUT 5 "rs1_ID_EX";
    .port_info 21 /OUTPUT 5 "rs2_ID_EX";
    .port_info 22 /OUTPUT 5 "rd_ID_EX";
    .port_info 23 /OUTPUT 6 "funct_ID_EX";
    .port_info 24 /OUTPUT 32 "word_ID_EX";
    .port_info 25 /OUTPUT 32 "read_data1_ID_EX";
    .port_info 26 /OUTPUT 32 "read_data2_ID_EX";
    .port_info 27 /OUTPUT 32 "PC_ID_EX";
    .port_info 28 /OUTPUT 4 "ALUOp_ID_EX";
    .port_info 29 /OUTPUT 1 "ALUSrc_ID_EX";
    .port_info 30 /OUTPUT 1 "Mem_Read_ID_EX";
    .port_info 31 /OUTPUT 1 "Mem_Write_ID_EX";
    .port_info 32 /OUTPUT 1 "PcSrc_ID_EX";
    .port_info 33 /OUTPUT 1 "Mem_to_Reg_ID_EX";
    .port_info 34 /OUTPUT 1 "Reg_Write_ID_EX";
    .port_info 35 /OUTPUT 1 "RegDst_ID_EX";
    .port_info 36 /OUTPUT 1 "Predict_Taken_ID_EX";
L_0x62a2b48e9ba0 .functor BUFZ 5, v0x62a2b48c8ec0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x62a2b48e9cf0 .functor BUFZ 6, v0x62a2b48c8440_0, C4<000000>, C4<000000>, C4<000000>;
L_0x62a2b48e9dd0 .functor BUFZ 32, v0x62a2b48c8980_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x62a2b48e9e80 .functor BUFZ 32, v0x62a2b48c8c20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x62a2b48e9ef0 .functor BUFZ 4, v0x62a2b48c6a10_0, C4<0000>, C4<0000>, C4<0000>;
L_0x62a2b48ea1d0 .functor BUFZ 1, v0x62a2b48c7190_0, C4<0>, C4<0>, C4<0>;
L_0x62a2b48ea240 .functor BUFZ 1, v0x62a2b48c7740_0, C4<0>, C4<0>, C4<0>;
L_0x62a2b48ea320 .functor BUFZ 1, v0x62a2b48c73d0_0, C4<0>, C4<0>, C4<0>;
L_0x62a2b48ea390 .functor BUFZ 1, v0x62a2b48c7f60_0, C4<0>, C4<0>, C4<0>;
L_0x62a2b48ea610 .functor BUFZ 1, v0x62a2b48c7ad0_0, C4<0>, C4<0>, C4<0>;
v0x62a2b48c6860_0 .net "ALUOp", 3 0, v0x62a2b48c0480_0;  alias, 1 drivers
v0x62a2b48c6940_0 .net "ALUOp_ID_EX", 3 0, L_0x62a2b48e9ef0;  alias, 1 drivers
v0x62a2b48c6a10_0 .var "ALUOp_r", 3 0;
v0x62a2b48c6ae0_0 .net "ALUSrc", 0 0, v0x62a2b48c0580_0;  alias, 1 drivers
v0x62a2b48c6bb0_0 .net "ALUSrc_ID_EX", 0 0, v0x62a2b48c6ca0_0;  alias, 1 drivers
v0x62a2b48c6ca0_0 .var "ALUSrc_r", 0 0;
v0x62a2b48c6d60_0 .net "Mem_Read", 0 0, v0x62a2b48c07a0_0;  alias, 1 drivers
v0x62a2b48c6e00_0 .net "Mem_Read_ID_EX", 0 0, v0x62a2b48c6ef0_0;  alias, 1 drivers
v0x62a2b48c6ef0_0 .var "Mem_Read_r", 0 0;
v0x62a2b48c7020_0 .net "Mem_Write", 0 0, v0x62a2b48c08b0_0;  alias, 1 drivers
v0x62a2b48c70c0_0 .net "Mem_Write_ID_EX", 0 0, L_0x62a2b48ea1d0;  alias, 1 drivers
v0x62a2b48c7190_0 .var "Mem_Write_r", 0 0;
v0x62a2b48c7230_0 .net "Mem_to_Reg", 0 0, v0x62a2b48c0970_0;  alias, 1 drivers
v0x62a2b48c7300_0 .net "Mem_to_Reg_ID_EX", 0 0, L_0x62a2b48ea320;  alias, 1 drivers
v0x62a2b48c73d0_0 .var "Mem_to_Reg_r", 0 0;
v0x62a2b48c7470_0 .net "PC_ID_EX", 31 0, v0x62a2b48c7510_0;  alias, 1 drivers
v0x62a2b48c7510_0 .var "PC_r", 31 0;
v0x62a2b48c75d0_0 .net "PcSrc", 0 0, v0x62a2b48c0b10_0;  alias, 1 drivers
v0x62a2b48c7670_0 .net "PcSrc_ID_EX", 0 0, L_0x62a2b48ea240;  alias, 1 drivers
v0x62a2b48c7740_0 .var "PcSrc_r", 0 0;
v0x62a2b48c77e0_0 .net "Pc_4_IF_ID", 31 0, v0x62a2b48ca420_0;  alias, 1 drivers
v0x62a2b48c78a0_0 .net "Pcsrc", 0 0, L_0x62a2b47dccf0;  alias, 1 drivers
v0x62a2b48c7960_0 .net "Predict_Taken_ID_EX", 0 0, L_0x62a2b48ea610;  alias, 1 drivers
v0x62a2b48c7a30_0 .net "Predict_Taken_IF_ID", 0 0, v0x62a2b48ca760_0;  alias, 1 drivers
v0x62a2b48c7ad0_0 .var "Predict_Taken_r", 0 0;
v0x62a2b48c7b90_0 .net "RegDst", 0 0, v0x62a2b48c0bd0_0;  alias, 1 drivers
v0x62a2b48c7c60_0 .net "RegDst_ID_EX", 0 0, v0x62a2b48c7d00_0;  alias, 1 drivers
v0x62a2b48c7d00_0 .var "RegDst_r", 0 0;
v0x62a2b48c7dc0_0 .net "Reg_Write", 0 0, v0x62a2b48c0c90_0;  alias, 1 drivers
v0x62a2b48c7e90_0 .net "Reg_Write_ID_EX", 0 0, L_0x62a2b48ea390;  alias, 1 drivers
v0x62a2b48c7f60_0 .var "Reg_Write_r", 0 0;
v0x62a2b48c8000_0 .net "clk", 0 0, v0x62a2b48d6980_0;  alias, 1 drivers
v0x62a2b48c80a0_0 .net "funct_ID_EX", 5 0, L_0x62a2b48e9cf0;  alias, 1 drivers
v0x62a2b48c8380_0 .net "funct_IF_ID", 5 0, v0x62a2b48cb130_0;  alias, 1 drivers
v0x62a2b48c8440_0 .var "funct_r", 5 0;
v0x62a2b48c8520_0 .net "rd_ID_EX", 4 0, v0x62a2b48c86e0_0;  alias, 1 drivers
v0x62a2b48c8600_0 .net "rd_IF_ID", 4 0, v0x62a2b48cb380_0;  alias, 1 drivers
v0x62a2b48c86e0_0 .var "rd_r", 4 0;
v0x62a2b48c87c0_0 .net "read_data1", 31 0, L_0x62a2b48e8f40;  alias, 1 drivers
v0x62a2b48c88a0_0 .net "read_data1_ID_EX", 31 0, L_0x62a2b48e9dd0;  alias, 1 drivers
v0x62a2b48c8980_0 .var "read_data1_r", 31 0;
v0x62a2b48c8a60_0 .net "read_data2", 31 0, L_0x62a2b48e9340;  alias, 1 drivers
v0x62a2b48c8b40_0 .net "read_data2_ID_EX", 31 0, L_0x62a2b48e9e80;  alias, 1 drivers
v0x62a2b48c8c20_0 .var "read_data2_r", 31 0;
v0x62a2b48c8d00_0 .net "rs1_ID_EX", 4 0, L_0x62a2b48e9ba0;  alias, 1 drivers
v0x62a2b48c8df0_0 .net "rs1_IF_ID", 4 0, v0x62a2b48cb470_0;  alias, 1 drivers
v0x62a2b48c8ec0_0 .var "rs1_r", 4 0;
v0x62a2b48c8f80_0 .net "rs2_ID_EX", 4 0, v0x62a2b48c9150_0;  alias, 1 drivers
v0x62a2b48c9090_0 .net "rs2_IF_ID", 4 0, v0x62a2b48cb510_0;  alias, 1 drivers
v0x62a2b48c9150_0 .var "rs2_r", 4 0;
v0x62a2b48c9210_0 .net "rst_n", 0 0, v0x62a2b48d6fb0_0;  alias, 1 drivers
v0x62a2b48c9300_0 .net "word", 31 0, L_0x62a2b48e9a60;  alias, 1 drivers
v0x62a2b48c93e0_0 .net "word_ID_EX", 31 0, v0x62a2b48c94a0_0;  alias, 1 drivers
v0x62a2b48c94a0_0 .var "word_r", 31 0;
S_0x62a2b48c9b30 .scope module, "IF_ID_uut" "IF_ID" 5 124, 18 4 0, S_0x62a2b488e930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "LU_hazard";
    .port_info 3 /INPUT 1 "Pcsrc";
    .port_info 4 /INPUT 32 "Pc_out";
    .port_info 5 /INPUT 32 "Instruction";
    .port_info 6 /INPUT 1 "Jump";
    .port_info 7 /INPUT 1 "Predict_Taken_IF";
    .port_info 8 /OUTPUT 1 "jr";
    .port_info 9 /OUTPUT 1 "jal";
    .port_info 10 /OUTPUT 26 "target";
    .port_info 11 /OUTPUT 6 "Opcode_IF_ID";
    .port_info 12 /OUTPUT 16 "Imediate_IF_ID";
    .port_info 13 /OUTPUT 32 "Pc_4_IF_ID";
    .port_info 14 /OUTPUT 5 "rs1_IF_ID";
    .port_info 15 /OUTPUT 5 "rs2_IF_ID";
    .port_info 16 /OUTPUT 5 "rd_IF_ID";
    .port_info 17 /OUTPUT 6 "funct_IF_ID";
    .port_info 18 /OUTPUT 1 "Predict_Taken_IF_ID";
L_0x62a2b47d6700 .functor AND 1, L_0x62a2b48e83f0, L_0x62a2b48e84e0, C4<1>, C4<1>;
L_0x62a2b48b19f0 .functor AND 1, L_0x62a2b47d6700, L_0x62a2b48e8850, C4<1>, C4<1>;
v0x62a2b48c9f80_0 .var "Imediate_IF_ID", 15 0;
v0x62a2b48ca080_0 .net "Instruction", 31 0, v0x62a2b48c9d10_0;  alias, 1 drivers
v0x62a2b48ca160_0 .net "Jump", 0 0, v0x62a2b48c06e0_0;  alias, 1 drivers
v0x62a2b48ca260_0 .net "LU_hazard", 0 0, L_0x62a2b48ec300;  alias, 1 drivers
v0x62a2b48ca330_0 .var "Opcode_IF_ID", 5 0;
v0x62a2b48ca420_0 .var "Pc_4_IF_ID", 31 0;
v0x62a2b48ca4f0_0 .net "Pc_out", 31 0, L_0x62a2b48e7eb0;  alias, 1 drivers
v0x62a2b48ca5c0_0 .net "Pcsrc", 0 0, L_0x62a2b47dccf0;  alias, 1 drivers
v0x62a2b48ca690_0 .net "Predict_Taken_IF", 0 0, v0x62a2b48beba0_0;  alias, 1 drivers
v0x62a2b48ca760_0 .var "Predict_Taken_IF_ID", 0 0;
L_0x767ecacce138 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x62a2b48ca830_0 .net/2u *"_ivl_0", 5 0, L_0x767ecacce138;  1 drivers
v0x62a2b48ca8d0_0 .net *"_ivl_11", 5 0, L_0x62a2b48e8670;  1 drivers
v0x62a2b48ca970_0 .net *"_ivl_12", 31 0, L_0x62a2b48e8710;  1 drivers
L_0x767ecacce1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62a2b48caa10_0 .net *"_ivl_15", 25 0, L_0x767ecacce1c8;  1 drivers
L_0x767ecacce210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62a2b48caaf0_0 .net/2u *"_ivl_16", 31 0, L_0x767ecacce210;  1 drivers
v0x62a2b48cabd0_0 .net *"_ivl_18", 0 0, L_0x62a2b48e8850;  1 drivers
v0x62a2b48cac90_0 .net *"_ivl_2", 0 0, L_0x62a2b48e83f0;  1 drivers
L_0x767ecacce258 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x62a2b48cad50_0 .net/2u *"_ivl_22", 5 0, L_0x767ecacce258;  1 drivers
L_0x767ecacce180 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x62a2b48cae30_0 .net/2u *"_ivl_4", 5 0, L_0x767ecacce180;  1 drivers
v0x62a2b48caf10_0 .net *"_ivl_6", 0 0, L_0x62a2b48e84e0;  1 drivers
v0x62a2b48cafd0_0 .net *"_ivl_9", 0 0, L_0x62a2b47d6700;  1 drivers
v0x62a2b48cb090_0 .net "clk", 0 0, v0x62a2b48d6980_0;  alias, 1 drivers
v0x62a2b48cb130_0 .var "funct_IF_ID", 5 0;
v0x62a2b48cb220_0 .net "jal", 0 0, L_0x62a2b48e8ac0;  alias, 1 drivers
v0x62a2b48cb2c0_0 .net "jr", 0 0, L_0x62a2b48b19f0;  alias, 1 drivers
v0x62a2b48cb380_0 .var "rd_IF_ID", 4 0;
v0x62a2b48cb470_0 .var "rs1_IF_ID", 4 0;
v0x62a2b48cb510_0 .var "rs2_IF_ID", 4 0;
v0x62a2b48cb5d0_0 .net "rst_n", 0 0, v0x62a2b48d6fb0_0;  alias, 1 drivers
v0x62a2b48cb670_0 .net "target", 25 0, L_0x62a2b48e8c30;  alias, 1 drivers
L_0x62a2b48e83f0 .cmp/eq 6, v0x62a2b48ca330_0, L_0x767ecacce138;
L_0x62a2b48e84e0 .cmp/eq 6, v0x62a2b48cb130_0, L_0x767ecacce180;
L_0x62a2b48e8670 .part v0x62a2b48c9d10_0, 6, 6;
L_0x62a2b48e8710 .concat [ 6 26 0 0], L_0x62a2b48e8670, L_0x767ecacce1c8;
L_0x62a2b48e8850 .cmp/eq 32, L_0x62a2b48e8710, L_0x767ecacce210;
L_0x62a2b48e8ac0 .cmp/eq 6, v0x62a2b48ca330_0, L_0x767ecacce258;
L_0x62a2b48e8c30 .concat [ 16 5 5 0], v0x62a2b48c9f80_0, v0x62a2b48cb510_0, v0x62a2b48cb470_0;
S_0x62a2b48cba50 .scope module, "Instruction_mem_uut" "Instruction_mem" 5 116, 19 4 0, S_0x62a2b488e930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "Pcsrc";
    .port_info 3 /INPUT 32 "Pc_out";
    .port_info 4 /OUTPUT 32 "Instruction";
v0x62a2b48c9d10_0 .var "Instruction", 31 0;
v0x62a2b48cbc70_0 .net "Pc_out", 31 0, v0x62a2b48cd690_0;  alias, 1 drivers
v0x62a2b48cbd60_0 .net "Pcsrc", 0 0, L_0x62a2b47dccf0;  alias, 1 drivers
v0x62a2b48cbe50_0 .net "clk", 0 0, v0x62a2b48d6980_0;  alias, 1 drivers
v0x62a2b48cbef0 .array "mem", 1023 0, 31 0;
v0x62a2b48cbfe0_0 .net "rst_n", 0 0, v0x62a2b48d6fb0_0;  alias, 1 drivers
S_0x62a2b48cc1b0 .scope module, "MEM_WB_uut" "MEM_WB" 5 213, 20 4 0, S_0x62a2b488e930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "Reg_Write_EX_MEM";
    .port_info 3 /INPUT 32 "result_EX_MEM";
    .port_info 4 /INPUT 1 "Mem_to_Reg_EX_MEM";
    .port_info 5 /INPUT 32 "Read_Data";
    .port_info 6 /INPUT 5 "rd_EX_MEM";
    .port_info 7 /OUTPUT 5 "rd_MEM_WB";
    .port_info 8 /OUTPUT 1 "Reg_Write_MEM_WB";
    .port_info 9 /OUTPUT 1 "Mem_to_Reg_MEM_WB";
    .port_info 10 /OUTPUT 32 "Read_Data_MEM_WB";
    .port_info 11 /OUTPUT 32 "Result_MEM_WB";
v0x62a2b48cc340_0 .net "Mem_to_Reg_EX_MEM", 0 0, L_0x62a2b48eadf0;  alias, 1 drivers
v0x62a2b48cc400_0 .var "Mem_to_Reg_MEM_WB", 0 0;
v0x62a2b48cc4a0_0 .net "Read_Data", 31 0, L_0x62a2b48eb950;  alias, 1 drivers
v0x62a2b48cc570_0 .var "Read_Data_MEM_WB", 31 0;
v0x62a2b48cc630_0 .net "Reg_Write_EX_MEM", 0 0, L_0x62a2b48eae60;  alias, 1 drivers
v0x62a2b48cc770_0 .var "Reg_Write_MEM_WB", 0 0;
v0x62a2b48cc810_0 .var "Result_MEM_WB", 31 0;
v0x62a2b48cc8d0_0 .net "clk", 0 0, v0x62a2b48d6980_0;  alias, 1 drivers
v0x62a2b48cc970_0 .net "rd_EX_MEM", 4 0, L_0x62a2b48eb240;  alias, 1 drivers
v0x62a2b48ccac0_0 .var "rd_MEM_WB", 4 0;
v0x62a2b48ccb80_0 .net "result_EX_MEM", 31 0, v0x62a2b48c3d40_0;  alias, 1 drivers
v0x62a2b48ccc70_0 .net "rst_n", 0 0, v0x62a2b48d6fb0_0;  alias, 1 drivers
S_0x62a2b48cce90 .scope module, "PC_uut" "PC" 5 85, 21 4 0, S_0x62a2b488e930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "LU_hazard";
    .port_info 3 /INPUT 1 "jr";
    .port_info 4 /INPUT 1 "jal";
    .port_info 5 /INPUT 1 "Jump";
    .port_info 6 /INPUT 1 "Miss_Prediction";
    .port_info 7 /INPUT 32 "Correct_Address";
    .port_info 8 /INPUT 1 "Predict_Taken";
    .port_info 9 /INPUT 32 "Predicted_Target";
    .port_info 10 /INPUT 26 "target";
    .port_info 11 /INPUT 32 "Pc_4";
    .port_info 12 /OUTPUT 32 "Pc_out";
v0x62a2b48cd1b0_0 .net "Correct_Address", 31 0, L_0x62a2b48d7d60;  alias, 1 drivers
v0x62a2b48cd2b0_0 .net "Jump", 0 0, v0x62a2b48c06e0_0;  alias, 1 drivers
v0x62a2b48cd3c0_0 .net "LU_hazard", 0 0, L_0x62a2b48ec300;  alias, 1 drivers
v0x62a2b48cd4b0_0 .net "Miss_Prediction", 0 0, L_0x62a2b47dccf0;  alias, 1 drivers
v0x62a2b48cd550_0 .net "Pc_4", 31 0, L_0x62a2b48e7eb0;  alias, 1 drivers
v0x62a2b48cd690_0 .var "Pc_out", 31 0;
v0x62a2b48cd730_0 .net "Predict_Taken", 0 0, v0x62a2b48beba0_0;  alias, 1 drivers
v0x62a2b48cd820_0 .net "Predicted_Target", 31 0, v0x62a2b48becb0_0;  alias, 1 drivers
v0x62a2b48cd8e0_0 .net "clk", 0 0, v0x62a2b48d6980_0;  alias, 1 drivers
v0x62a2b48cda10_0 .net "jal", 0 0, L_0x62a2b48e8ac0;  alias, 1 drivers
v0x62a2b48cdab0_0 .net "jr", 0 0, L_0x62a2b48b19f0;  alias, 1 drivers
v0x62a2b48cdb50_0 .var "r_a", 31 0;
v0x62a2b48cdbf0_0 .net "rst_n", 0 0, v0x62a2b48d6fb0_0;  alias, 1 drivers
v0x62a2b48cdc90_0 .net "target", 25 0, L_0x62a2b48e8c30;  alias, 1 drivers
S_0x62a2b48cdeb0 .scope module, "Reg_file_uut" "Reg_file" 5 143, 22 4 0, S_0x62a2b488e930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Reg_Write_MEM_WB";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 5 "rs1_IF_ID";
    .port_info 4 /INPUT 5 "rs2_IF_ID";
    .port_info 5 /INPUT 5 "rd_MEM_WB";
    .port_info 6 /INPUT 32 "Write_Data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
v0x62a2b48ce780_0 .net "Reg_Write_MEM_WB", 0 0, v0x62a2b48cc770_0;  alias, 1 drivers
v0x62a2b48ce890_0 .net "Write_Data", 31 0, L_0x62a2b48ebab0;  alias, 1 drivers
v0x62a2b48ce970_0 .net *"_ivl_0", 0 0, L_0x62a2b48e8cd0;  1 drivers
v0x62a2b48cea10_0 .net *"_ivl_10", 0 0, L_0x62a2b48e9080;  1 drivers
v0x62a2b48cead0_0 .net *"_ivl_12", 31 0, L_0x62a2b48e9120;  1 drivers
v0x62a2b48cec00_0 .net *"_ivl_14", 6 0, L_0x62a2b48e9200;  1 drivers
L_0x767ecacce2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62a2b48cece0_0 .net *"_ivl_17", 1 0, L_0x767ecacce2e8;  1 drivers
v0x62a2b48cedc0_0 .net *"_ivl_2", 31 0, L_0x62a2b48e8e00;  1 drivers
v0x62a2b48ceea0_0 .net *"_ivl_4", 6 0, L_0x62a2b48e8ea0;  1 drivers
L_0x767ecacce2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62a2b48cef80_0 .net *"_ivl_7", 1 0, L_0x767ecacce2a0;  1 drivers
v0x62a2b48cf060_0 .net "clk", 0 0, v0x62a2b48d6980_0;  alias, 1 drivers
v0x62a2b48cf210 .array "mem", 31 0, 31 0;
v0x62a2b48cf2d0_0 .net "rd_MEM_WB", 4 0, v0x62a2b48ccac0_0;  alias, 1 drivers
v0x62a2b48cf390_0 .net "read_data1", 31 0, L_0x62a2b48e8f40;  alias, 1 drivers
v0x62a2b48cf450_0 .net "read_data2", 31 0, L_0x62a2b48e9340;  alias, 1 drivers
v0x62a2b48cf4f0_0 .net "rs1_IF_ID", 4 0, v0x62a2b48cb470_0;  alias, 1 drivers
v0x62a2b48cf590_0 .net "rs2_IF_ID", 4 0, v0x62a2b48cb510_0;  alias, 1 drivers
v0x62a2b48cf760_0 .net "rst_n", 0 0, v0x62a2b48d6fb0_0;  alias, 1 drivers
L_0x62a2b48e8cd0 .cmp/eq 5, v0x62a2b48cb470_0, v0x62a2b48ccac0_0;
L_0x62a2b48e8e00 .array/port v0x62a2b48cf210, L_0x62a2b48e8ea0;
L_0x62a2b48e8ea0 .concat [ 5 2 0 0], v0x62a2b48cb470_0, L_0x767ecacce2a0;
L_0x62a2b48e8f40 .functor MUXZ 32, L_0x62a2b48e8e00, L_0x62a2b48ebab0, L_0x62a2b48e8cd0, C4<>;
L_0x62a2b48e9080 .cmp/eq 5, v0x62a2b48cb510_0, v0x62a2b48ccac0_0;
L_0x62a2b48e9120 .array/port v0x62a2b48cf210, L_0x62a2b48e9200;
L_0x62a2b48e9200 .concat [ 5 2 0 0], v0x62a2b48cb510_0, L_0x767ecacce2e8;
L_0x62a2b48e9340 .functor MUXZ 32, L_0x62a2b48e9120, L_0x62a2b48ebab0, L_0x62a2b48e9080, C4<>;
S_0x62a2b48ce1a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 22 19, 22 19 0, S_0x62a2b48cdeb0;
 .timescale -9 -9;
v0x62a2b48ce3a0_0 .var/i "i", 31 0;
S_0x62a2b48ce4a0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 22 32, 22 32 0, S_0x62a2b48cdeb0;
 .timescale -9 -9;
v0x62a2b48ce6a0_0 .var/i "i", 31 0;
S_0x62a2b48cf970 .scope module, "Sign_extend_uut" "Sign_extend" 5 145, 23 4 0, S_0x62a2b488e930;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "Imediate_IF_ID";
    .port_info 1 /INPUT 1 "Extend_sel";
    .port_info 2 /OUTPUT 32 "word";
v0x62a2b48cfb70_0 .net "Extend_sel", 0 0, v0x62a2b48c0640_0;  alias, 1 drivers
v0x62a2b48cfc30_0 .net "Imediate_IF_ID", 15 0, v0x62a2b48c9f80_0;  alias, 1 drivers
v0x62a2b48cfcd0_0 .net *"_ivl_1", 0 0, L_0x62a2b48e94d0;  1 drivers
v0x62a2b48cfda0_0 .net *"_ivl_2", 15 0, L_0x62a2b48e9600;  1 drivers
v0x62a2b48cfe80_0 .net *"_ivl_4", 31 0, L_0x62a2b48e98d0;  1 drivers
L_0x767ecacce330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62a2b48cffb0_0 .net/2u *"_ivl_6", 15 0, L_0x767ecacce330;  1 drivers
v0x62a2b48d0090_0 .net *"_ivl_8", 31 0, L_0x62a2b48e9970;  1 drivers
v0x62a2b48d0170_0 .net "word", 31 0, L_0x62a2b48e9a60;  alias, 1 drivers
L_0x62a2b48e94d0 .part v0x62a2b48c9f80_0, 15, 1;
LS_0x62a2b48e9600_0_0 .concat [ 1 1 1 1], L_0x62a2b48e94d0, L_0x62a2b48e94d0, L_0x62a2b48e94d0, L_0x62a2b48e94d0;
LS_0x62a2b48e9600_0_4 .concat [ 1 1 1 1], L_0x62a2b48e94d0, L_0x62a2b48e94d0, L_0x62a2b48e94d0, L_0x62a2b48e94d0;
LS_0x62a2b48e9600_0_8 .concat [ 1 1 1 1], L_0x62a2b48e94d0, L_0x62a2b48e94d0, L_0x62a2b48e94d0, L_0x62a2b48e94d0;
LS_0x62a2b48e9600_0_12 .concat [ 1 1 1 1], L_0x62a2b48e94d0, L_0x62a2b48e94d0, L_0x62a2b48e94d0, L_0x62a2b48e94d0;
L_0x62a2b48e9600 .concat [ 4 4 4 4], LS_0x62a2b48e9600_0_0, LS_0x62a2b48e9600_0_4, LS_0x62a2b48e9600_0_8, LS_0x62a2b48e9600_0_12;
L_0x62a2b48e98d0 .concat [ 16 16 0 0], v0x62a2b48c9f80_0, L_0x62a2b48e9600;
L_0x62a2b48e9970 .concat [ 16 16 0 0], v0x62a2b48c9f80_0, L_0x767ecacce330;
L_0x62a2b48e9a60 .functor MUXZ 32, L_0x62a2b48e9970, L_0x62a2b48e98d0, v0x62a2b48c0640_0, C4<>;
S_0x62a2b48d0290 .scope module, "mux_3x1_32bit_A_uut" "mux_3x1_32bit" 5 181, 24 4 0, S_0x62a2b488e930;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 32 "data0";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "data_out";
v0x62a2b48d0510_0 .net "data0", 31 0, L_0x62a2b48e9dd0;  alias, 1 drivers
v0x62a2b48d0620_0 .net "data1", 31 0, L_0x62a2b48ebab0;  alias, 1 drivers
v0x62a2b48d06f0_0 .net "data2", 31 0, v0x62a2b48c3d40_0;  alias, 1 drivers
v0x62a2b48d07c0_0 .var "data_out", 31 0;
v0x62a2b48d0890_0 .net "sel", 1 0, v0x62a2b48c4d40_0;  alias, 1 drivers
E_0x62a2b48d04a0 .event anyedge, v0x62a2b48c4d40_0, v0x62a2b48c88a0_0, v0x62a2b48ce890_0, v0x62a2b48c1b60_0;
S_0x62a2b48d0a30 .scope module, "mux_3x1_32bit_B_uut" "mux_3x1_32bit" 5 182, 24 4 0, S_0x62a2b488e930;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 32 "data0";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "data_out";
v0x62a2b48d0ca0_0 .net "data0", 31 0, L_0x62a2b48e9e80;  alias, 1 drivers
v0x62a2b48d0db0_0 .net "data1", 31 0, L_0x62a2b48ebab0;  alias, 1 drivers
v0x62a2b48d0ea0_0 .net "data2", 31 0, v0x62a2b48c3d40_0;  alias, 1 drivers
v0x62a2b48d0f40_0 .var "data_out", 31 0;
v0x62a2b48d1030_0 .net "sel", 1 0, v0x62a2b48c4e40_0;  alias, 1 drivers
E_0x62a2b48d0c10 .event anyedge, v0x62a2b48c4e40_0, v0x62a2b48c8b40_0, v0x62a2b48ce890_0, v0x62a2b48c1b60_0;
S_0x62a2b48d1180 .scope module, "mux_WB_uut" "mux_WB" 5 225, 25 4 0, S_0x62a2b488e930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Mem_to_Reg_MEM_WB";
    .port_info 1 /INPUT 32 "Read_Data_MEM_WB";
    .port_info 2 /INPUT 32 "Result_MEM_WB";
    .port_info 3 /OUTPUT 32 "Write_Data";
v0x62a2b48d1360_0 .net "Mem_to_Reg_MEM_WB", 0 0, v0x62a2b48cc400_0;  alias, 1 drivers
v0x62a2b48d1450_0 .net "Read_Data_MEM_WB", 31 0, v0x62a2b48cc570_0;  alias, 1 drivers
v0x62a2b48d1520_0 .net "Result_MEM_WB", 31 0, v0x62a2b48cc810_0;  alias, 1 drivers
v0x62a2b48d1620_0 .net "Write_Data", 31 0, L_0x62a2b48ebab0;  alias, 1 drivers
L_0x62a2b48ebab0 .functor MUXZ 32, v0x62a2b48cc810_0, v0x62a2b48cc570_0, v0x62a2b48cc400_0, C4<>;
S_0x62a2b488e170 .scope module, "adder_32bit" "adder_32bit" 26 3;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
o0x767ecb0a06e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x62a2b48d7050_0 .net "a", 31 0, o0x767ecb0a06e8;  0 drivers
o0x767ecb0a0718 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x62a2b48d7150_0 .net "b", 31 0, o0x767ecb0a0718;  0 drivers
v0x62a2b48d7230_0 .net "sum", 31 0, L_0x62a2b48ec6f0;  1 drivers
L_0x62a2b48ec6f0 .arith/sum 32, o0x767ecb0a06e8, o0x767ecb0a0718;
S_0x62a2b488e550 .scope module, "mux_2x1_32bit" "mux_2x1_32bit" 27 4;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "data0";
    .port_info 1 /INPUT 32 "data1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "data_out";
o0x767ecb0a0808 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x62a2b48d7370_0 .net "data0", 31 0, o0x767ecb0a0808;  0 drivers
o0x767ecb0a0838 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x62a2b48d7450_0 .net "data1", 31 0, o0x767ecb0a0838;  0 drivers
v0x62a2b48d7530_0 .net "data_out", 31 0, L_0x62a2b48ec800;  1 drivers
o0x767ecb0a0898 .functor BUFZ 1, C4<z>; HiZ drive
v0x62a2b48d75f0_0 .net "sel", 0 0, o0x767ecb0a0898;  0 drivers
L_0x62a2b48ec800 .functor MUXZ 32, o0x767ecb0a0808, o0x767ecb0a0838, o0x767ecb0a0898, C4<>;
    .scope S_0x62a2b48a78b0;
T_0 ;
    %wait E_0x62a2b479c5d0;
    %load/vec4 v0x62a2b48bc440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62a2b48bc1c0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x62a2b48bc1c0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x62a2b48bc1c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62a2b48bc040, 0, 4;
    %load/vec4 v0x62a2b48bc1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62a2b48bc1c0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x62a2b48bc2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x62a2b48bc500_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x62a2b48bc040, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v0x62a2b487ead0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x62a2b48bc500_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62a2b48bc040, 0, 4;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x62a2b48bc500_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62a2b48bc040, 0, 4;
T_0.12 ;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v0x62a2b487ead0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x62a2b48bc500_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62a2b48bc040, 0, 4;
    %jmp T_0.14;
T_0.13 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x62a2b48bc500_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62a2b48bc040, 0, 4;
T_0.14 ;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v0x62a2b487ead0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x62a2b48bc500_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62a2b48bc040, 0, 4;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x62a2b48bc500_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62a2b48bc040, 0, 4;
T_0.16 ;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v0x62a2b487ead0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.17, 8;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x62a2b48bc500_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62a2b48bc040, 0, 4;
    %jmp T_0.18;
T_0.17 ;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x62a2b48bc500_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62a2b48bc040, 0, 4;
T_0.18 ;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x62a2b48cce90;
T_1 ;
    %wait E_0x62a2b48be5a0;
    %load/vec4 v0x62a2b48cdbf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62a2b48cd690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62a2b48cdb50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x62a2b48cd3c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x62a2b48cd4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x62a2b48cd1b0_0;
    %assign/vec4 v0x62a2b48cd690_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x62a2b48cd2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x62a2b48cd550_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x62a2b48cdc90_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x62a2b48cd690_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x62a2b48cdab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x62a2b48cdb50_0;
    %assign/vec4 v0x62a2b48cd690_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x62a2b48cd730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x62a2b48cd820_0;
    %assign/vec4 v0x62a2b48cd690_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x62a2b48cd550_0;
    %assign/vec4 v0x62a2b48cd690_0, 0;
T_1.11 ;
T_1.9 ;
T_1.7 ;
T_1.5 ;
    %load/vec4 v0x62a2b48cda10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v0x62a2b48cd550_0;
    %assign/vec4 v0x62a2b48cdb50_0, 0;
T_1.12 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x62a2b48be320;
T_2 ;
    %wait E_0x62a2b48be620;
    %load/vec4 v0x62a2b48bfd10_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x62a2b48bed90, 4;
    %parti/s 1, 57, 7;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.3, 10;
    %load/vec4 v0x62a2b48bfd10_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x62a2b48bed90, 4;
    %parti/s 24, 33, 7;
    %load/vec4 v0x62a2b48bfdf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x62a2b48bfd10_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x62a2b48bed90, 4;
    %parti/s 1, 2, 3;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62a2b48beba0_0, 0, 1;
    %load/vec4 v0x62a2b48bfd10_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x62a2b48bed90, 4;
    %parti/s 30, 3, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x62a2b48becb0_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48beba0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62a2b48becb0_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x62a2b48be320;
T_3 ;
    %wait E_0x62a2b48be5a0;
    %load/vec4 v0x62a2b48bfed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62a2b48bfa90_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x62a2b48bfa90_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 58;
    %ix/getv/s 3, v0x62a2b48bfa90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62a2b48bed90, 0, 4;
    %load/vec4 v0x62a2b48bfa90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62a2b48bfa90_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x62a2b48bfb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x62a2b48bff90_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x62a2b48bed90, 4;
    %parti/s 2, 1, 2;
    %store/vec4 v0x62a2b48bf920_0, 0, 2;
    %load/vec4 v0x62a2b48bff90_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x62a2b48bed90, 4;
    %parti/s 1, 57, 7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.8, 9;
    %load/vec4 v0x62a2b48bff90_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x62a2b48bed90, 4;
    %parti/s 24, 33, 7;
    %load/vec4 v0x62a2b48c0070_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x62a2b48be880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %load/vec4 v0x62a2b48bf920_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_3.11, 4;
    %load/vec4 v0x62a2b48bf920_0;
    %addi 1, 0, 2;
    %store/vec4 v0x62a2b48bfc30_0, 0, 2;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x62a2b48bfc30_0, 0, 2;
T_3.12 ;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0x62a2b48bf920_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_3.13, 4;
    %load/vec4 v0x62a2b48bf920_0;
    %subi 1, 0, 2;
    %store/vec4 v0x62a2b48bfc30_0, 0, 2;
    %jmp T_3.14;
T_3.13 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62a2b48bfc30_0, 0, 2;
T_3.14 ;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x62a2b48c0070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x62a2b48be960_0;
    %parti/s 30, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x62a2b48bfc30_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x62a2b48bff90_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62a2b48bed90, 0, 4;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x62a2b48be880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x62a2b48c0070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x62a2b48be960_0;
    %parti/s 30, 2, 3;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 2, 0, 2;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x62a2b48bff90_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62a2b48bed90, 0, 4;
T_3.15 ;
T_3.7 ;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x62a2b48cba50;
T_4 ;
    %vpi_call 19 12 "$readmemh", "program.hex", v0x62a2b48cbef0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x62a2b48cba50;
T_5 ;
    %wait E_0x62a2b48be5a0;
    %load/vec4 v0x62a2b48cbfe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_5.2, 8;
    %load/vec4 v0x62a2b48cbd60_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.2;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62a2b48c9d10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x62a2b48cbc70_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x62a2b48cbef0, 4;
    %assign/vec4 v0x62a2b48c9d10_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x62a2b48c9b30;
T_6 ;
    %wait E_0x62a2b48be5a0;
    %load/vec4 v0x62a2b48cb5d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_6.3, 8;
    %load/vec4 v0x62a2b48ca5c0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.3;
    %jmp/1 T_6.2, 8;
    %load/vec4 v0x62a2b48ca160_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.2;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x62a2b48ca330_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x62a2b48cb470_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x62a2b48cb510_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x62a2b48cb380_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x62a2b48c9f80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62a2b48ca420_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x62a2b48cb130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62a2b48ca760_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x62a2b48ca260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x62a2b48ca080_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v0x62a2b48ca330_0, 0;
    %load/vec4 v0x62a2b48ca080_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x62a2b48cb470_0, 0;
    %load/vec4 v0x62a2b48ca080_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x62a2b48cb510_0, 0;
    %load/vec4 v0x62a2b48ca080_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0x62a2b48cb380_0, 0;
    %load/vec4 v0x62a2b48ca080_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x62a2b48c9f80_0, 0;
    %load/vec4 v0x62a2b48ca4f0_0;
    %assign/vec4 v0x62a2b48ca420_0, 0;
    %load/vec4 v0x62a2b48ca080_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x62a2b48cb130_0, 0;
    %load/vec4 v0x62a2b48ca690_0;
    %assign/vec4 v0x62a2b48ca760_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x62a2b48cdeb0;
T_7 ;
    %wait E_0x62a2b48be5a0;
    %load/vec4 v0x62a2b48cf760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_1, S_0x62a2b48ce1a0;
    %jmp t_0;
    .scope S_0x62a2b48ce1a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62a2b48ce3a0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x62a2b48ce3a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x62a2b48ce3a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62a2b48cf210, 0, 4;
    %load/vec4 v0x62a2b48ce3a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62a2b48ce3a0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_0x62a2b48cdeb0;
t_0 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x62a2b48ce780_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x62a2b48cf2d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x62a2b48ce890_0;
    %load/vec4 v0x62a2b48cf2d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62a2b48cf210, 0, 4;
T_7.4 ;
T_7.1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62a2b48cf210, 0, 4;
    %jmp T_7;
    .thread T_7;
    .scope S_0x62a2b48cdeb0;
T_8 ;
T_8.0 ;
    %wait E_0x62a2b48c1120;
    %vpi_call 22 31 "$writememh", "reg_mem.hex", v0x62a2b48cf210 {0 0 0};
    %fork t_3, S_0x62a2b48ce4a0;
    %jmp t_2;
    .scope S_0x62a2b48ce4a0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62a2b48ce6a0_0, 0, 32;
T_8.1 ;
    %load/vec4 v0x62a2b48ce6a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.2, 5;
    %vpi_call 22 33 "$display", "Register %d =  %d", v0x62a2b48ce6a0_0, &A<v0x62a2b48cf210, v0x62a2b48ce6a0_0 > {0 0 0};
    %load/vec4 v0x62a2b48ce6a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62a2b48ce6a0_0, 0, 32;
    %jmp T_8.1;
T_8.2 ;
    %end;
    .scope S_0x62a2b48cdeb0;
t_2 %join;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x62a2b48c0270;
T_9 ;
    %wait E_0x62a2b48c0400;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48c0bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48c0c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48c0580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48c0b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48c08b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48c0970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48c07a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48c06e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62a2b48c0480_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62a2b48c0640_0, 0, 1;
    %load/vec4 v0x62a2b48c0a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48c0bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48c0c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48c0580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48c0b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48c08b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48c0970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48c07a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48c06e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62a2b48c0480_0, 0, 4;
    %jmp T_9.12;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62a2b48c0bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62a2b48c0c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48c0580_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x62a2b48c0480_0, 0, 4;
    %jmp T_9.12;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48c0bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62a2b48c0580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62a2b48c0970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62a2b48c0c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62a2b48c07a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62a2b48c0480_0, 0, 4;
    %jmp T_9.12;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62a2b48c0580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62a2b48c08b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62a2b48c0480_0, 0, 4;
    %jmp T_9.12;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62a2b48c0b10_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x62a2b48c0480_0, 0, 4;
    %jmp T_9.12;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62a2b48c06e0_0, 0, 1;
    %jmp T_9.12;
T_9.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48c0bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62a2b48c0c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62a2b48c0580_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62a2b48c0480_0, 0, 4;
    %jmp T_9.12;
T_9.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48c0bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62a2b48c0c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62a2b48c0580_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x62a2b48c0480_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48c0640_0, 0, 1;
    %jmp T_9.12;
T_9.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48c0bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62a2b48c0c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62a2b48c0580_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x62a2b48c0480_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48c0640_0, 0, 1;
    %jmp T_9.12;
T_9.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48c0bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62a2b48c0c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62a2b48c0580_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x62a2b48c0480_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48c0640_0, 0, 1;
    %jmp T_9.12;
T_9.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48c0bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62a2b48c0c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62a2b48c0580_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x62a2b48c0480_0, 0, 4;
    %jmp T_9.12;
T_9.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48c0bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62a2b48c0c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62a2b48c0580_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x62a2b48c0480_0, 0, 4;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x62a2b48c6350;
T_10 ;
    %wait E_0x62a2b48be5a0;
    %load/vec4 v0x62a2b48c9210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_10.2, 8;
    %load/vec4 v0x62a2b48c78a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.2;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x62a2b48c8ec0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x62a2b48c9150_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x62a2b48c86e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x62a2b48c8440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62a2b48c94a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62a2b48c8980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62a2b48c8c20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62a2b48c7510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x62a2b48c6a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62a2b48c6ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62a2b48c6ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62a2b48c7190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62a2b48c7740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62a2b48c73d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62a2b48c7f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62a2b48c7d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62a2b48c7ad0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x62a2b48c8df0_0;
    %assign/vec4 v0x62a2b48c8ec0_0, 0;
    %load/vec4 v0x62a2b48c9090_0;
    %assign/vec4 v0x62a2b48c9150_0, 0;
    %load/vec4 v0x62a2b48c8600_0;
    %assign/vec4 v0x62a2b48c86e0_0, 0;
    %load/vec4 v0x62a2b48c8380_0;
    %assign/vec4 v0x62a2b48c8440_0, 0;
    %load/vec4 v0x62a2b48c9300_0;
    %assign/vec4 v0x62a2b48c94a0_0, 0;
    %load/vec4 v0x62a2b48c87c0_0;
    %assign/vec4 v0x62a2b48c8980_0, 0;
    %load/vec4 v0x62a2b48c8a60_0;
    %assign/vec4 v0x62a2b48c8c20_0, 0;
    %load/vec4 v0x62a2b48c77e0_0;
    %assign/vec4 v0x62a2b48c7510_0, 0;
    %load/vec4 v0x62a2b48c6860_0;
    %assign/vec4 v0x62a2b48c6a10_0, 0;
    %load/vec4 v0x62a2b48c6ae0_0;
    %assign/vec4 v0x62a2b48c6ca0_0, 0;
    %load/vec4 v0x62a2b48c6d60_0;
    %assign/vec4 v0x62a2b48c6ef0_0, 0;
    %load/vec4 v0x62a2b48c7020_0;
    %assign/vec4 v0x62a2b48c7190_0, 0;
    %load/vec4 v0x62a2b48c75d0_0;
    %assign/vec4 v0x62a2b48c7740_0, 0;
    %load/vec4 v0x62a2b48c7230_0;
    %assign/vec4 v0x62a2b48c73d0_0, 0;
    %load/vec4 v0x62a2b48c7dc0_0;
    %assign/vec4 v0x62a2b48c7f60_0, 0;
    %load/vec4 v0x62a2b48c7b90_0;
    %assign/vec4 v0x62a2b48c7d00_0, 0;
    %load/vec4 v0x62a2b48c7a30_0;
    %assign/vec4 v0x62a2b48c7ad0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x62a2b48c4a00;
T_11 ;
    %wait E_0x62a2b48c1040;
    %load/vec4 v0x62a2b48c4f20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.3, 10;
    %load/vec4 v0x62a2b48c50c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0x62a2b48c50c0_0;
    %load/vec4 v0x62a2b48c5270_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x62a2b48c4d40_0, 0, 2;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x62a2b48c5020_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.7, 10;
    %load/vec4 v0x62a2b48c51b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.6, 9;
    %load/vec4 v0x62a2b48c51b0_0;
    %load/vec4 v0x62a2b48c5270_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x62a2b48c4d40_0, 0, 2;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62a2b48c4d40_0, 0, 2;
T_11.5 ;
T_11.1 ;
    %load/vec4 v0x62a2b48c4f20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.11, 10;
    %load/vec4 v0x62a2b48c50c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.10, 9;
    %load/vec4 v0x62a2b48c50c0_0;
    %load/vec4 v0x62a2b48c5350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x62a2b48c4e40_0, 0, 2;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x62a2b48c5020_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.15, 10;
    %load/vec4 v0x62a2b48c51b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.14, 9;
    %load/vec4 v0x62a2b48c51b0_0;
    %load/vec4 v0x62a2b48c5350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x62a2b48c4e40_0, 0, 2;
    %jmp T_11.13;
T_11.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62a2b48c4e40_0, 0, 2;
T_11.13 ;
T_11.9 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x62a2b488b6d0;
T_12 ;
    %wait E_0x62a2b48b15e0;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x62a2b48bd5c0_0, 0, 4;
    %load/vec4 v0x62a2b48bd4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x62a2b48bd5c0_0, 0, 4;
    %jmp T_12.7;
T_12.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x62a2b48bd5c0_0, 0, 4;
    %jmp T_12.7;
T_12.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x62a2b48bd5c0_0, 0, 4;
    %jmp T_12.7;
T_12.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62a2b48bd5c0_0, 0, 4;
    %jmp T_12.7;
T_12.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x62a2b48bd5c0_0, 0, 4;
    %jmp T_12.7;
T_12.4 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x62a2b48bd5c0_0, 0, 4;
    %jmp T_12.7;
T_12.5 ;
    %load/vec4 v0x62a2b48bd6a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x62a2b48bd5c0_0, 0, 4;
    %jmp T_12.15;
T_12.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x62a2b48bd5c0_0, 0, 4;
    %jmp T_12.15;
T_12.9 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x62a2b48bd5c0_0, 0, 4;
    %jmp T_12.15;
T_12.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62a2b48bd5c0_0, 0, 4;
    %jmp T_12.15;
T_12.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x62a2b48bd5c0_0, 0, 4;
    %jmp T_12.15;
T_12.12 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x62a2b48bd5c0_0, 0, 4;
    %jmp T_12.15;
T_12.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x62a2b48bd5c0_0, 0, 4;
    %jmp T_12.15;
T_12.15 ;
    %pop/vec4 1;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x62a2b48bdb50;
T_13 ;
    %wait E_0x62a2b48bdd60;
    %load/vec4 v0x62a2b48bddd0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62a2b48be090_0, 0, 32;
    %jmp T_13.8;
T_13.0 ;
    %load/vec4 v0x62a2b48bdee0_0;
    %load/vec4 v0x62a2b48bdfa0_0;
    %add;
    %store/vec4 v0x62a2b48be090_0, 0, 32;
    %jmp T_13.8;
T_13.1 ;
    %load/vec4 v0x62a2b48bdee0_0;
    %load/vec4 v0x62a2b48bdfa0_0;
    %sub;
    %store/vec4 v0x62a2b48be090_0, 0, 32;
    %jmp T_13.8;
T_13.2 ;
    %load/vec4 v0x62a2b48bdee0_0;
    %load/vec4 v0x62a2b48bdfa0_0;
    %and;
    %store/vec4 v0x62a2b48be090_0, 0, 32;
    %jmp T_13.8;
T_13.3 ;
    %load/vec4 v0x62a2b48bdee0_0;
    %load/vec4 v0x62a2b48bdfa0_0;
    %or;
    %store/vec4 v0x62a2b48be090_0, 0, 32;
    %jmp T_13.8;
T_13.4 ;
    %load/vec4 v0x62a2b48bdee0_0;
    %load/vec4 v0x62a2b48bdfa0_0;
    %or;
    %inv;
    %store/vec4 v0x62a2b48be090_0, 0, 32;
    %jmp T_13.8;
T_13.5 ;
    %load/vec4 v0x62a2b48bdee0_0;
    %load/vec4 v0x62a2b48bdfa0_0;
    %xor;
    %store/vec4 v0x62a2b48be090_0, 0, 32;
    %jmp T_13.8;
T_13.6 ;
    %load/vec4 v0x62a2b48bdee0_0;
    %load/vec4 v0x62a2b48bdfa0_0;
    %cmp/s;
    %jmp/0xz  T_13.9, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x62a2b48be090_0, 0, 32;
    %jmp T_13.10;
T_13.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62a2b48be090_0, 0, 32;
T_13.10 ;
    %jmp T_13.8;
T_13.8 ;
    %pop/vec4 1;
    %load/vec4 v0x62a2b48be090_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x62a2b48be170_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x62a2b48d0290;
T_14 ;
    %wait E_0x62a2b48d04a0;
    %load/vec4 v0x62a2b48d0890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62a2b48d07c0_0, 0, 32;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x62a2b48d0510_0;
    %store/vec4 v0x62a2b48d07c0_0, 0, 32;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x62a2b48d0620_0;
    %store/vec4 v0x62a2b48d07c0_0, 0, 32;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x62a2b48d06f0_0;
    %store/vec4 v0x62a2b48d07c0_0, 0, 32;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x62a2b48d0a30;
T_15 ;
    %wait E_0x62a2b48d0c10;
    %load/vec4 v0x62a2b48d1030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62a2b48d0f40_0, 0, 32;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v0x62a2b48d0ca0_0;
    %store/vec4 v0x62a2b48d0f40_0, 0, 32;
    %jmp T_15.4;
T_15.1 ;
    %load/vec4 v0x62a2b48d0db0_0;
    %store/vec4 v0x62a2b48d0f40_0, 0, 32;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v0x62a2b48d0ea0_0;
    %store/vec4 v0x62a2b48d0f40_0, 0, 32;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x62a2b48c1d40;
T_16 ;
    %wait E_0x62a2b48be5a0;
    %load/vec4 v0x62a2b48c3e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_16.2, 8;
    %load/vec4 v0x62a2b48c2ea0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_16.2;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62a2b48c2060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62a2b48c22f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62a2b48c2e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62a2b48c2530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62a2b48c3310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62a2b48c29d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62a2b48c4040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62a2b48c3d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62a2b48c35a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x62a2b48c38c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62a2b48c2760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62a2b48c30d0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x62a2b48c1fc0_0;
    %assign/vec4 v0x62a2b48c2060_0, 0;
    %load/vec4 v0x62a2b48c2200_0;
    %assign/vec4 v0x62a2b48c22f0_0, 0;
    %load/vec4 v0x62a2b48c2c50_0;
    %assign/vec4 v0x62a2b48c2e00_0, 0;
    %load/vec4 v0x62a2b48c2470_0;
    %assign/vec4 v0x62a2b48c2530_0, 0;
    %load/vec4 v0x62a2b48c3250_0;
    %assign/vec4 v0x62a2b48c3310_0, 0;
    %load/vec4 v0x62a2b48c2840_0;
    %assign/vec4 v0x62a2b48c29d0_0, 0;
    %load/vec4 v0x62a2b48c3ed0_0;
    %assign/vec4 v0x62a2b48c4040_0, 0;
    %load/vec4 v0x62a2b48c39a0_0;
    %assign/vec4 v0x62a2b48c3d40_0, 0;
    %load/vec4 v0x62a2b48c33d0_0;
    %assign/vec4 v0x62a2b48c35a0_0, 0;
    %load/vec4 v0x62a2b48c37e0_0;
    %assign/vec4 v0x62a2b48c38c0_0, 0;
    %load/vec4 v0x62a2b48c2a90_0;
    %assign/vec4 v0x62a2b48c2760_0, 0;
    %load/vec4 v0x62a2b48c3010_0;
    %assign/vec4 v0x62a2b48c30d0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x62a2b48c0eb0;
T_17 ;
    %vpi_call 12 15 "$readmemh", "data.hex", v0x62a2b48c1ac0 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x62a2b48c0eb0;
T_18 ;
    %wait E_0x62a2b48c1120;
    %load/vec4 v0x62a2b48c1280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x62a2b48c1400_0;
    %load/vec4 v0x62a2b48c1b60_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62a2b48c1ac0, 0, 4;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x62a2b48cc1b0;
T_19 ;
    %wait E_0x62a2b48be5a0;
    %load/vec4 v0x62a2b48ccc70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x62a2b48ccac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62a2b48cc570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62a2b48cc770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62a2b48cc400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62a2b48cc810_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x62a2b48cc970_0;
    %assign/vec4 v0x62a2b48ccac0_0, 0;
    %load/vec4 v0x62a2b48cc4a0_0;
    %assign/vec4 v0x62a2b48cc570_0, 0;
    %load/vec4 v0x62a2b48cc630_0;
    %assign/vec4 v0x62a2b48cc770_0, 0;
    %load/vec4 v0x62a2b48cc340_0;
    %assign/vec4 v0x62a2b48cc400_0, 0;
    %load/vec4 v0x62a2b48ccb80_0;
    %assign/vec4 v0x62a2b48cc810_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x62a2b488dd90;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48d6980_0, 0, 1;
T_20.0 ;
    %delay 5, 0;
    %load/vec4 v0x62a2b48d6980_0;
    %inv;
    %store/vec4 v0x62a2b48d6980_0, 0, 1;
    %jmp T_20.0;
    %end;
    .thread T_20;
    .scope S_0x62a2b488dd90;
T_21 ;
    %vpi_call 4 51 "$dumpfile", "test_top.vcd" {0 0 0};
    %vpi_call 4 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x62a2b488dd90 {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x62a2b488dd90;
T_22 ;
    %vpi_func 4 60 "$fopen" 32, "simulation_log.txt", "w" {0 0 0};
    %store/vec4 v0x62a2b48d6ed0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62a2b48d6a20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62a2b48d6c70_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x62a2b48d6800_0, 0, 5;
    %vpi_call 4 66 "$display", "\000" {0 0 0};
    %vpi_call 4 67 "$display", "=============================================================" {0 0 0};
    %vpi_call 4 68 "$display", "       MIPS PIPELINE - GOLDEN MODEL VERIFICATION             " {0 0 0};
    %vpi_call 4 69 "$display", "=============================================================" {0 0 0};
    %vpi_call 4 73 "$readmemh", "expected_regs.txt", v0x62a2b48d6d30 {0 0 0};
    %vpi_call 4 77 "$display", "[INFO] System Reset..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a2b48d6fb0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62a2b48d6fb0_0, 0, 1;
    %vpi_call 4 81 "$display", "[INFO] Simulation Started." {0 0 0};
    %delay 9000, 0;
    %vpi_call 4 88 "$display", "\000" {0 0 0};
    %vpi_call 4 89 "$display", "=============================================================" {0 0 0};
    %vpi_call 4 90 "$display", "                FINAL RESULT VERIFICATION                    " {0 0 0};
    %vpi_call 4 91 "$display", "=============================================================" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62a2b48d6df0_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x62a2b48d6df0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.1, 5;
    %ix/getv/s 4, v0x62a2b48d6df0_0;
    %load/vec4a v0x62a2b48cf210, 4;
    %ix/getv/s 4, v0x62a2b48d6df0_0;
    %load/vec4a v0x62a2b48d6d30, 4;
    %cmp/ne;
    %jmp/0xz  T_22.2, 6;
    %vpi_call 4 97 "$display", "[ERROR] Register $%0d Mismatch!", v0x62a2b48d6df0_0 {0 0 0};
    %vpi_call 4 98 "$display", "        Expected: %d", &A<v0x62a2b48d6d30, v0x62a2b48d6df0_0 > {0 0 0};
    %vpi_call 4 99 "$display", "        Actual  : %d", &A<v0x62a2b48cf210, v0x62a2b48d6df0_0 > {0 0 0};
    %load/vec4 v0x62a2b48d6c70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62a2b48d6c70_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x62a2b48d6df0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62a2b48d6df0_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %load/vec4 v0x62a2b48d6c70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.4, 4;
    %vpi_call 4 107 "$display", "\000" {0 0 0};
    %vpi_call 4 108 "$display", "    ********************************************" {0 0 0};
    %vpi_call 4 109 "$display", "    * [PASS] ALL REGISTERS MATCH GOLDEN MODEL *" {0 0 0};
    %vpi_call 4 110 "$display", "    ********************************************" {0 0 0};
    %vpi_call 4 111 "$display", "\000" {0 0 0};
    %jmp T_22.5;
T_22.4 ;
    %vpi_call 4 113 "$display", "\000" {0 0 0};
    %vpi_call 4 114 "$display", "    xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" {0 0 0};
    %vpi_call 4 115 "$display", "    x  [FAIL] FOUND %0d ERROR(S)               x", v0x62a2b48d6c70_0 {0 0 0};
    %vpi_call 4 116 "$display", "    xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" {0 0 0};
    %vpi_call 4 117 "$display", "\000" {0 0 0};
T_22.5 ;
    %vpi_call 4 121 "$fclose", v0x62a2b48d6ed0_0 {0 0 0};
    %vpi_call 4 122 "$finish" {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x62a2b488dd90;
T_23 ;
    %wait E_0x62a2b480a640;
    %load/vec4 v0x62a2b48d6fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x62a2b48d6a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62a2b48d6a20_0, 0, 32;
    %vpi_call 4 134 "$fdisplay", v0x62a2b48d6ed0_0, "Cycle %0d: PC=%h | Inst=%h | PC_Branch=%h | Taken=%b", v0x62a2b48d6a20_0, v0x62a2b48cd690_0, v0x62a2b48d2260_0, v0x62a2b48d30f0_0, v0x62a2b48d3b60_0 {0 0 0};
T_23.0 ;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 28;
    "N/A";
    "<interactive>";
    "../rtl/Branch_Prediction.v";
    "../rtl/Shift_Left_2.v";
    "../tb/test_top.v";
    "../rtl/Top.v";
    "../rtl/ALU_Branch.v";
    "../rtl/ALU_Control.v";
    "../rtl/ALU_Pc.v";
    "../rtl/ALU.v";
    "../rtl/Branch_Target_Buffer.v";
    "../rtl/Control_unit.v";
    "../rtl/Data_mem.v";
    "../rtl/EX_MEM.v";
    "../rtl/Enable_Branch.v";
    "../rtl/Forwarding_unit.v";
    "../rtl/Hazard_detect.v";
    "../rtl/ID_EX.v";
    "../rtl/IF_ID.v";
    "../rtl/Instruction_mem.v";
    "../rtl/MEM_WB.v";
    "../rtl/PC.v";
    "../rtl/Reg_file.v";
    "../rtl/Sign_extend.v";
    "../rtl/mux_3x1_32bit.v";
    "../rtl/mux_WB.v";
    "../rtl/adder_32bit.v";
    "../rtl/mux_2x1_32bit.v";
