<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
             Lattice Mapping Report File for Design Module 'game'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO3LF -p LCMXO3LF-6900C -t CABGA256 -s 5 -oc
     Commercial finalproject_impl1.ngd -o finalproject_impl1_map.ncd -pr
     finalproject_impl1.prf -mp finalproject_impl1.mrp -lpf C:/lscc/diamond/3.10
     _x64/bin/nt64/finalproject/impl1/finalproject_impl1_synplify.lpf -lpf
     C:/lscc/diamond/3.10_x64/bin/nt64/finalproject/finalproject.lpf -c 0 -gui
     -msgset C:/lscc/diamond/3.10_x64/bin/nt64/finalproject/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO3LF-6900CCABGA256
Target Performance:   5
Mapper:  xo3c00f,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  05/21/18  18:50:27


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:     27 out of  7485 (0%)
      PFU registers:           27 out of  6864 (0%)
      PIO registers:            0 out of   621 (0%)
   Number of SLICEs:        18 out of  3432 (1%)
      SLICEs as Logic/ROM:     18 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         15 out of  3432 (0%)
   Number of LUT4s:         35 out of  6864 (1%)
      Number used as logic LUTs:          5
      Number used as distributed RAM:     0
      Number used as ripple logic:       30
      Number used as shift registers:     0
   Number of PIO sites used: 41 + 4(JTAG) out of 207 (22%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net clk_c: 15 loads, 15 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  0

   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net ball_x_c[1]: 3 loads
     Net ball_y_c[1]: 3 loads
     Net game/ball/dy[1]: 3 loads
     Net ball_y_c[2]: 2 loads
     Net ball_y_c[3]: 2 loads
     Net ball_y_c[4]: 2 loads
     Net ball_y_c[5]: 2 loads
     Net ball_y_c[6]: 2 loads
     Net game/ball/dy[9]: 2 loads
     Net VCC: 2 loads




   Number of warnings:  3
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

WARNING - map: IO buffer missing for top level port p1_move_left...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port p1_move_right...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port start...logic will be
     discarded.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| ball_x[0]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p1_paddle_y[9]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p1_paddle_y[8]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p1_paddle_y[7]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p1_paddle_y[6]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p1_paddle_y[5]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p1_paddle_y[4]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p1_paddle_y[3]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

| p1_paddle_y[2]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p1_paddle_y[1]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p1_paddle_y[0]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p1_paddle_x[9]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p1_paddle_x[8]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p1_paddle_x[7]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p1_paddle_x[6]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p1_paddle_x[5]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p1_paddle_x[4]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p1_paddle_x[3]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p1_paddle_x[2]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p1_paddle_x[1]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p1_paddle_x[0]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ball_y[9]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ball_y[8]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ball_y[7]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ball_y[6]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ball_y[5]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ball_y[4]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ball_y[3]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ball_y[2]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ball_y[1]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ball_y[0]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ball_x[9]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ball_x[8]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ball_x[7]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ball_x[6]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ball_x[5]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

| ball_x[4]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ball_x[3]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ball_x[2]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ball_x[1]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block GSR_INST undriven or does not drive anything - clipped.
Block game/GND undriven or does not drive anything - clipped.
Block game/VCC undriven or does not drive anything - clipped.
Block game/ball/VCC undriven or does not drive anything - clipped.
Signal game/ball/GND undriven or does not drive anything - clipped.
Signal game/ball/un4_x_1_cry_7_0_COUT undriven or does not drive anything -
     clipped.
Signal game/ball/un4_y_cry_1_0_S1 undriven or does not drive anything - clipped.
     
Signal game/ball/un4_y_cry_1_0_S0 undriven or does not drive anything - clipped.
     
Signal game/ball/N_2 undriven or does not drive anything - clipped.
Signal game/ball/un4_y_cry_8_0_COUT undriven or does not drive anything -
     clipped.
Signal game/ball/un5_dy_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal game/ball/N_4 undriven or does not drive anything - clipped.
Signal game/ball/un5_dy_cry_7_0_COUT undriven or does not drive anything -
     clipped.
Signal game/ball/un4_x_1_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal game/ball/un4_x_1_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal game/ball/N_1 undriven or does not drive anything - clipped.
Block game/ball/GND was optimized away.



<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>


     



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 2 secs  
   Peak Memory Usage: 35 MB
        








Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
