{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573670804813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus II 64-Bit " "Running Quartus II 64-Bit Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573670804813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 19:46:44 2019 " "Processing started: Wed Nov 13 19:46:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573670804813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573670804813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32i -c RV32i --analyze_file=X:/RV32i-Verilog/src/top.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32i -c RV32i --analyze_file=X:/RV32i-Verilog/src/top.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573670804813 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1573670805330 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mem_prog.v(35) " "Verilog HDL information at mem_prog.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "/rv32i-verilog/src/mem/mem_prog.v" "" { Text "/rv32i-verilog/src/mem/mem_prog.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1573670805569 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "REG_DATA_WIDTH /rv32i-verilog/src/defines.vh 7 defines.vh(3) " "Verilog HDL macro warning at defines.vh(3): overriding existing definition for macro \"REG_DATA_WIDTH\", which was defined in \"/rv32i-verilog/src/defines.vh\", line 7" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573670805909 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "REG_ADDR_WIDTH /rv32i-verilog/src/defines.vh 8 defines.vh(4) " "Verilog HDL macro warning at defines.vh(4): overriding existing definition for macro \"REG_ADDR_WIDTH\", which was defined in \"/rv32i-verilog/src/defines.vh\", line 8" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 4 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573670805909 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "REG_DEPTH /rv32i-verilog/src/defines.vh 9 defines.vh(5) " "Verilog HDL macro warning at defines.vh(5): overriding existing definition for macro \"REG_DEPTH\", which was defined in \"/rv32i-verilog/src/defines.vh\", line 9" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573670805909 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MEM_DATA_WIDTH /rv32i-verilog/src/defines.vh 12 defines.vh(8) " "Verilog HDL macro warning at defines.vh(8): overriding existing definition for macro \"MEM_DATA_WIDTH\", which was defined in \"/rv32i-verilog/src/defines.vh\", line 12" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 8 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573670805909 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MEM_ADDR_WIDTH /rv32i-verilog/src/defines.vh 13 defines.vh(9) " "Verilog HDL macro warning at defines.vh(9): overriding existing definition for macro \"MEM_ADDR_WIDTH\", which was defined in \"/rv32i-verilog/src/defines.vh\", line 13" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 9 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573670805909 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MEM_DEPTH /rv32i-verilog/src/defines.vh 14 defines.vh(10) " "Verilog HDL macro warning at defines.vh(10): overriding existing definition for macro \"MEM_DEPTH\", which was defined in \"/rv32i-verilog/src/defines.vh\", line 14" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 10 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573670805909 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(10) " "Verilog HDL syntax error at core_execution_unit_lis.v(10) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573670806022 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(11) " "Verilog HDL syntax error at core_execution_unit_lis.v(11) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573670806022 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(12) " "Verilog HDL syntax error at core_execution_unit_lis.v(12) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573670806022 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(13) " "Verilog HDL syntax error at core_execution_unit_lis.v(13) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573670806022 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(14) " "Verilog HDL syntax error at core_execution_unit_lis.v(14) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573670806022 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(15) " "Verilog HDL syntax error at core_execution_unit_lis.v(15) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573670806022 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(18) " "Verilog HDL syntax error at core_execution_unit_lis.v(18) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573670806022 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(22) " "Verilog HDL syntax error at core_execution_unit_lis.v(22) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573670806060 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(27) " "Verilog HDL syntax error at core_execution_unit_lis.v(27) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573670806060 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(28) " "Verilog HDL syntax error at core_execution_unit_lis.v(28) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573670806060 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(30) " "Verilog HDL syntax error at core_execution_unit_lis.v(30) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 30 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573670806060 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(31) " "Verilog HDL syntax error at core_execution_unit_lis.v(31) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573670806060 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(32) " "Verilog HDL syntax error at core_execution_unit_lis.v(32) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 32 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573670806060 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(33) " "Verilog HDL syntax error at core_execution_unit_lis.v(33) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 33 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573670806060 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lis core_execution_unit_lis.v(8) " "Ignored design unit \"lis\" at core_execution_unit_lis.v(8) due to previous errors" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 8 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1573670806161 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_br.v(19) " "Verilog HDL syntax error at core_execution_unit_br.v(19) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_br.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573670806161 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_br.v(20) " "Verilog HDL syntax error at core_execution_unit_br.v(20) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_br.v" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573670806161 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_br.v(21) " "Verilog HDL syntax error at core_execution_unit_br.v(21) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_br.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573670806161 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_br.v(22) " "Verilog HDL syntax error at core_execution_unit_br.v(22) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_br.v" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573670806161 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 19 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analyze Current File was unsuccessful. 19 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573670806324 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 13 19:46:46 2019 " "Processing ended: Wed Nov 13 19:46:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573670806324 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573670806324 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573670806324 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573670806324 ""}
