From dbc43725965c3964d9d1139619a2073bbdebe6f7 Mon Sep 17 00:00:00 2001
From: Paola Martiner Giore <paola.martiner@roj.com>
Date: Wed, 15 Feb 2023 12:15:01 +0100
Subject: [PATCH] dts smarc som


diff --git a/arch/arm/boot/dts/imx6dl-smarc.dtsi b/arch/arm/boot/dts/imx6dl-smarc.dtsi
new file mode 100644
index 000000000..f1fd136e2
--- /dev/null
+++ b/arch/arm/boot/dts/imx6dl-smarc.dtsi
@@ -0,0 +1,42 @@
+/*
+ * Copyright (C) 2013 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include "imx6dl.dtsi"
+#include "imx6qdl-smarc.dtsi"
+
+/ {
+};
+
+&iomuxc {
+	ipu1 {
+		pinctrl_ipu1_3: ipu1grp-3 {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_DA5__IPU1_CSI1_DATA04   		 0x10
+				MX6QDL_PAD_EIM_DA4__IPU1_CSI1_DATA05   		 0x10
+				MX6QDL_PAD_EIM_DA3__IPU1_CSI1_DATA06   		 0x10
+				MX6QDL_PAD_EIM_DA2__IPU1_CSI1_DATA07   		 0x10
+				MX6QDL_PAD_EIM_DA1__IPU1_CSI1_DATA08   		 0x10
+				MX6QDL_PAD_EIM_DA0__IPU1_CSI1_DATA09   		 0x10
+				MX6QDL_PAD_EIM_EB1__IPU1_CSI1_DATA10   		 0x10
+				MX6QDL_PAD_EIM_EB0__IPU1_CSI1_DATA11   		 0x10
+				MX6QDL_PAD_EIM_A17__IPU1_CSI1_DATA12   		 0x10
+				MX6QDL_PAD_EIM_A18__IPU1_CSI1_DATA13   		 0x10
+				MX6QDL_PAD_EIM_A19__IPU1_CSI1_DATA14   		 0x10
+				MX6QDL_PAD_EIM_A20__IPU1_CSI1_DATA15   		 0x10
+				MX6QDL_PAD_EIM_A21__IPU1_CSI1_DATA16   		 0x10
+				MX6QDL_PAD_EIM_A22__IPU1_CSI1_DATA17   		 0x10
+				MX6QDL_PAD_EIM_A23__IPU1_CSI1_DATA18   		 0x10
+				MX6QDL_PAD_EIM_A24__IPU1_CSI1_DATA19   		 0x10
+				MX6QDL_PAD_EIM_DA10__IPU1_CSI1_DATA_EN 		 0x10
+				MX6QDL_PAD_EIM_D17__IPU1_CSI1_PIXCLK   		 0x10
+				MX6QDL_PAD_EIM_DA11__IPU1_CSI1_HSYNC   		 0x10
+				MX6QDL_PAD_EIM_DA12__IPU1_CSI1_VSYNC   		 0x10
+			>;
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/imx6q-smarc.dtsi b/arch/arm/boot/dts/imx6q-smarc.dtsi
new file mode 100644
index 000000000..d246ff9d7
--- /dev/null
+++ b/arch/arm/boot/dts/imx6q-smarc.dtsi
@@ -0,0 +1,56 @@
+/*
+ * Copyright 2012-2015 Freescale Semiconductor, Inc.
+ * Copyright 2011 Linaro Ltd.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+#include "imx6q.dtsi"
+#include "imx6qdl-smarc.dtsi"
+
+/ {
+};
+
+&mxcfb3 {
+	status = "okay";
+};
+&mxcfb4 {
+	status = "okay";
+};
+&sata {
+	status = "okay";
+};
+
+&iomuxc {
+	ipu2 {
+		pinctrl_ipu2_1: ipu2grp-1 {
+						fsl,pins = <
+							MX6QDL_PAD_EIM_DA5__IPU2_CSI1_DATA04   		 0x10
+							MX6QDL_PAD_EIM_DA4__IPU2_CSI1_DATA05   		 0x10
+							MX6QDL_PAD_EIM_DA3__IPU2_CSI1_DATA06   		 0x10
+							MX6QDL_PAD_EIM_DA2__IPU2_CSI1_DATA07   		 0x10
+							MX6QDL_PAD_EIM_DA1__IPU2_CSI1_DATA08   		 0x10
+							MX6QDL_PAD_EIM_DA0__IPU2_CSI1_DATA09   		 0x10
+							MX6QDL_PAD_EIM_EB1__IPU2_CSI1_DATA10   		 0x10
+							MX6QDL_PAD_EIM_EB0__IPU2_CSI1_DATA11   		 0x10
+							MX6QDL_PAD_EIM_A17__IPU2_CSI1_DATA12   		 0x10
+							MX6QDL_PAD_EIM_A18__IPU2_CSI1_DATA13   		 0x10
+							MX6QDL_PAD_EIM_A19__IPU2_CSI1_DATA14   		 0x10
+							MX6QDL_PAD_EIM_A20__IPU2_CSI1_DATA15   		 0x10
+							MX6QDL_PAD_EIM_A21__IPU2_CSI1_DATA16   		 0x10
+							MX6QDL_PAD_EIM_A22__IPU2_CSI1_DATA17   		 0x10
+							MX6QDL_PAD_EIM_A23__IPU2_CSI1_DATA18   		 0x10
+							MX6QDL_PAD_EIM_A24__IPU2_CSI1_DATA19   		 0x10
+							MX6QDL_PAD_EIM_DA10__IPU2_CSI1_DATA_EN 		 0x10
+							MX6QDL_PAD_EIM_D17__IPU2_CSI1_PIXCLK   		 0x10
+							MX6QDL_PAD_EIM_DA11__IPU2_CSI1_HSYNC   		 0x10
+							MX6QDL_PAD_EIM_DA12__IPU2_CSI1_VSYNC   		 0x10
+						>;
+						};
+	};
+};
diff --git a/arch/arm/boot/dts/imx6qdl-smarc.dtsi b/arch/arm/boot/dts/imx6qdl-smarc.dtsi
new file mode 100644
index 000000000..7e37f6f3a
--- /dev/null
+++ b/arch/arm/boot/dts/imx6qdl-smarc.dtsi
@@ -0,0 +1,986 @@
+/*
+ * Copyright 2012-2015 Freescale Semiconductor, Inc.
+ * Copyright 2011 Linaro Ltd.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/input/input.h>
+
+/ {
+	aliases {
+		mxcfb0 = &mxcfb1;
+		mxcfb1 = &mxcfb2;
+		mxcfb2 = &mxcfb3;
+		mxcfb3 = &mxcfb4;
+	};
+
+	memory:	memory {
+		reg = <0x10000000 0x40000000>;
+	};
+
+	clocks {
+		codec_osc: anaclk2 {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+			clock-frequency = <24576000>;
+		};
+	};
+
+	regulators: regulators {
+		compatible = "simple-bus";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		reg_1p8v: 1p8v {
+			compatible = "regulator-fixed";
+			regulator-name = "1P8V";
+			regulator-min-microvolt = <1800000>;
+			regulator-max-microvolt = <1800000>;
+			regulator-always-on;
+		};
+
+		reg_3p3v: 3p3v {
+			compatible = "regulator-fixed";
+			regulator-name = "3P3V";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			regulator-always-on;
+		};
+
+		reg_usb_otg_vbus: usb_otg_vbus {
+			compatible = "regulator-fixed";
+			regulator-name = "usb_otg_vbus";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			gpio = <&gpio1 28 GPIO_ACTIVE_HIGH>;
+			enable-active-high;
+		};
+
+		reg_sd1_vmmc: sd1_vmmc {
+			compatible = "regulator-fixed";
+			regulator-name = "P3V3_SDIO_SWITCHED";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			gpio = <&gpio2 2 GPIO_ACTIVE_LOW>;
+			enable-active-high;
+		};
+	};
+
+	sound-hdmi {
+		compatible = "fsl,imx6q-audio-hdmi",
+			     "fsl,imx-audio-hdmi";
+		model = "imx-audio-hdmi";
+		hdmi-controller = <&hdmi_audio>;
+	};
+
+	sound-spdif {
+		compatible = "fsl,imx-audio-spdif",
+			   "fsl,imx-sabreauto-spdif";
+		model = "imx-spdif";
+		spdif-controller = <&spdif>;
+		spdif-in;
+	};
+
+	mxcfb1: fb@0 {
+		compatible = "fsl,mxc_sdc_fb";
+		disp_dev = "hdmi";
+		interface_pix_fmt = "RGB24";
+		default_bpp = <24>;
+		int_clk = <0>;
+		late_init = <0>;
+		status = "okay";
+	};
+
+	mxcfb2: fb@1 {
+		compatible = "fsl,mxc_sdc_fb";
+		disp_dev = "ldb";
+		interface_pix_fmt = "RGB24";
+		mode_str ="LDB-XGA";
+		default_bpp = <24>;
+		int_clk = <0>;
+		late_init = <0>;
+		status = "okay";
+	};
+
+	mxcfb3: fb@2 {
+		compatible = "fsl,mxc_sdc_fb";
+		disp_dev = "lcd";
+		interface_pix_fmt = "RGB565";
+		mode_str ="CLAA-WVGA";
+		default_bpp = <16>;
+		int_clk = <0>;
+		late_init = <0>;
+		status = "disabled";
+	};
+
+	mxcfb4: fb@3 {
+		compatible = "fsl,mxc_sdc_fb";
+		disp_dev = "ldb";
+		interface_pix_fmt = "RGB666";
+		default_bpp = <16>;
+		int_clk = <0>;
+		late_init = <0>;
+		status = "disabled";
+	};
+
+	v4l20: v4l2_cap_0 {
+		compatible = "fsl,imx6q-v4l2-capture";
+		ipu_id = <0>;
+		csi_id = <0>;
+		mclk_source = <0>;
+		status = "okay";
+	};
+
+	v4l21: v4l2_cap_1 {
+		compatible = "fsl,imx6q-v4l2-capture";
+		ipu_id = <0>;
+		csi_id = <1>;
+		mclk_source = <0>;
+		status = "okay";
+	};
+
+	v4l2_out {
+		compatible = "fsl,mxc_v4l2_output";
+		status = "okay";
+	};
+
+	lcd: lcd@0 {
+		compatible = "fsl,lcd";
+		ipu_id = <0>;
+		disp_id = <0>;
+		default_ifmt = "RGB565";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_ipu1_1>;
+		status = "okay";
+	};
+
+	i2c@0 {
+		compatible = "i2c-gpio";
+		gpios = <&gpio7  13  0 /* sda */
+				 &gpio7 12 0 /* scl */
+				>;
+		i2c-gpio,sda-open-drain;
+		i2c-gpio,scl-open-drain;
+		i2c-gpio,delay-us = <5>;        /* ~100 kHz */
+		i2c-gpio,timeout-ms = <100>;
+		#address-cells = <1>;
+		#size-cells  = <0>;
+	};
+
+	pu_dummy: pudummy_reg {
+		compatible = "fsl,imx6-dummy-pureg"; /* only used in ldo-bypass */
+	};
+
+};
+
+&audmux {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_audmux_2 &pinctrl_audmux_4>;
+	status = "okay";
+};
+
+/*&cpu0 {
+       arm-supply = <&sw3_reg>;
+       soc-supply = <&sw1_reg>;
+       pu-supply = <&pu_dummy>; /* use pu_dummy if VDDSOC share with VDDPU */
+//};*/
+
+/*&reg_arm {
+       vin-supply = <&sw3_reg>;
+};
+
+&reg_pu {
+       vin-supply = <&sw1_reg>;
+};
+
+&reg_soc {
+       vin-supply = <&sw1_reg>;
+};*/
+
+&ecspi2 {
+	fsl,spi-num-chipselects = <2>;
+	cs-gpios = <&gpio2 26 0 &gpio2 27 0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi2_1 &pinctrl_ecspi2_cs_1>;
+};
+
+&ecspi4 {
+	fsl,spi-num-chipselects = <2>;
+	cs-gpios = <&gpio3 29 0 &gpio5 2 0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi4_1 &pinctrl_ecspi4_cs_1>;
+};
+
+&esai {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_esai_1>;
+	status = "okay";
+};
+
+&fec {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet_1>;
+	phy-mode = "rgmii";
+	status = "okay";
+};
+
+&gpc {
+	/*fsl,cpu_pupscr_sw2iso = <0xf>;
+	fsl,cpu_pupscr_sw = <0xf>;
+	fsl,cpu_pdnscr_iso2sw = <0x1>;
+	fsl,cpu_pdnscr_iso = <0x1>;*/
+	fsl,ldo-bypass = <0>;
+};
+
+&can1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_can1_1>;
+	status = "okay"; /* pin conflict with fec */
+};
+
+&can2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_can2_1>;
+	status = "okay";
+};
+
+&hdmi_audio {
+	status = "okay";
+};
+
+&hdmi_cec {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hdmi_cec_1>;
+	status = "okay";
+};
+
+&hdmi_core {
+	ipu_id = <0>;
+	disp_id = <1>;
+	status = "okay";
+};
+
+&hdmi_video {
+	fsl,phy_reg_vlev = <0x0294>;
+	fsl,phy_reg_cksymtx = <0x800d>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hdmi_hdcp_1>;
+	fsl,hdcp;
+	status = "okay";
+};
+
+&i2c1 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c1_1>;
+	status = "okay";
+};
+
+&i2c2 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c2_1>;
+	status = "okay";
+};
+
+&i2c3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c3_1>;
+	status = "okay";
+
+	eeprom@50 {
+		compatible = "st,24c64";
+		reg = <0x50>;
+		pagesize = <32>;
+	};
+
+	pcf8563: rtc@51 {
+		compatible = "nxp,pcf8563";
+		reg = <0x51>;
+	};
+
+	ltc3676: pmic@3c {
+		compatible = "lltc,ltc3676";
+		reg = <0x3c>;
+
+		regulators {
+			sw1_reg: sw1 {
+				regulator-min-microvolt = <779625>;
+				regulator-max-microvolt = <1512000>;
+				lltc,fb-voltage-divider = <178000 200000>;
+				regulator-ramp-delay = <7000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			sw2_reg: sw2 {
+				regulator-min-microvolt = <1031250>;
+				regulator-max-microvolt = <2000000>;
+				lltc,fb-voltage-divider = <270000 180000>;
+				regulator-ramp-delay = <7000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			sw3_reg: sw3 {
+				regulator-min-microvolt = <779625>;
+				regulator-max-microvolt = <1512000>;
+				lltc,fb-voltage-divider = <178000 200000>;
+				regulator-ramp-delay = <7000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			sw4_reg: sw4 {
+				regulator-min-microvolt = <855937>;
+				regulator-max-microvolt = <1660000>;
+				lltc,fb-voltage-divider = <215000 200000>;
+				regulator-ramp-delay = <7000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo1_reg: ldo1 {
+				regulator-min-microvolt = <1200000>;
+				regulator-max-microvolt = <1210000>;
+				lltc,fb-voltage-divider = <133000 200000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo2_reg: ldo2 {
+				regulator-min-microvolt = <2972500>;
+				regulator-max-microvolt = <2972500>;
+				lltc,fb-voltage-divider = <620000 200000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo3_reg: ldo3 {
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <1800000>;
+				lltc,fb-voltage-divider = <0 0>;
+				regulator-boot-on;
+			};
+
+			ldo4_reg: ldo4 {
+				regulator-min-microvolt = <1207125>;
+				regulator-max-microvolt = <1207125>;
+				lltc,fb-voltage-divider = <133000 200000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+		};
+	};
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog>;
+
+	hog {
+		pinctrl_hog: hoggrp {
+			fsl,pins = <
+				MX6QDL_PAD_GPIO_0__GPIO1_IO00        0x80000000
+				MX6QDL_PAD_GPIO_2__GPIO1_IO02        0x80000000
+				MX6QDL_PAD_GPIO_6__GPIO1_IO06        0x80000000
+				MX6QDL_PAD_GPIO_17__GPIO7_IO12       0x80000000
+				MX6QDL_PAD_GPIO_18__GPIO7_IO13       0x80000000
+				MX6QDL_PAD_NANDF_D0__GPIO2_IO00      0x80000000
+				MX6QDL_PAD_NANDF_D1__GPIO2_IO01      0x80000000
+				MX6QDL_PAD_NANDF_D2__GPIO2_IO02      0x80000000
+				MX6QDL_PAD_NANDF_D3__GPIO2_IO03      0x80000000
+				MX6QDL_PAD_NANDF_D4__GPIO2_IO04      0x80000000
+				MX6QDL_PAD_NANDF_D5__GPIO2_IO05      0x80000000
+				MX6QDL_PAD_NANDF_D6__GPIO2_IO06      0x80000000
+				MX6QDL_PAD_NANDF_D7__GPIO2_IO07      0x80000000
+				MX6QDL_PAD_EIM_A16__GPIO2_IO22       0x80000000
+				MX6QDL_PAD_EIM_DA6__GPIO3_IO06       0x80000000
+				MX6QDL_PAD_EIM_DA7__GPIO3_IO07       0x80000000
+				MX6QDL_PAD_EIM_DA8__GPIO3_IO08       0x80000000
+				MX6QDL_PAD_EIM_DA9__GPIO3_IO09       0x80000000
+				MX6QDL_PAD_EIM_DA13__GPIO3_IO13      0x80000000
+				MX6QDL_PAD_EIM_DA14__GPIO3_IO14      0x80000000
+				MX6QDL_PAD_EIM_DA15__GPIO3_IO15      0x80000000
+				MX6QDL_PAD_EIM_D18__GPIO3_IO18       0x80000000
+				MX6QDL_PAD_EIM_D30__GPIO3_IO30       0x80000000
+				MX6QDL_PAD_EIM_D31__GPIO3_IO31       0x80000000
+				MX6QDL_PAD_GPIO_19__GPIO4_IO05       0x80000000
+				MX6QDL_PAD_KEY_COL1__GPIO4_IO08      0x80000000
+				MX6QDL_PAD_KEY_ROW1__GPIO4_IO09      0x80000000
+				MX6QDL_PAD_KEY_COL2__GPIO4_IO10      0x80000000
+				MX6QDL_PAD_EIM_WAIT__GPIO5_IO00      0x80000000
+				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20  0x80000000
+				MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21    0x80000000
+				MX6QDL_PAD_NANDF_CLE__GPIO6_IO07     0x80000000
+				MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09    0x80000000
+				MX6QDL_PAD_NANDF_RB0__GPIO6_IO10     0x80000000
+				MX6QDL_PAD_NANDF_CS0__GPIO6_IO11     0x80000000
+				MX6QDL_PAD_NANDF_CS1__GPIO6_IO14     0x80000000
+				MX6QDL_PAD_NANDF_CS2__GPIO6_IO15     0x80000000
+				MX6QDL_PAD_NANDF_CS3__GPIO6_IO16     0x80000000
+				MX6QDL_PAD_EIM_BCLK__GPIO6_IO31      0x80000000
+				MX6QDL_PAD_SD3_RST__GPIO7_IO08       0x80000000
+				MX6QDL_PAD_GPIO_3__CCM_CLKO2		 0x130b0
+			>;
+		};
+	};
+
+	/*SPI0*/
+	ecspi4 {
+		pinctrl_ecspi4_cs_1: ecspi4_cs_grp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_D29__ECSPI4_SS0 0x100b1
+				MX6QDL_PAD_EIM_A25__ECSPI4_SS1 0x100b1
+			>;
+		};
+
+		pinctrl_ecspi4_1: ecspi4grp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_D22__ECSPI4_MISO 0x100b1
+				MX6QDL_PAD_EIM_D28__ECSPI4_MOSI 0x100b1
+				MX6QDL_PAD_EIM_D21__ECSPI4_SCLK 0x100b1
+			>;
+		};
+	};
+
+	/*SPI1*/
+	ecspi2 {
+		pinctrl_ecspi2_cs_1: ecspi2_cs_grp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_RW__ECSPI2_SS0 0x100b1
+				MX6QDL_PAD_EIM_LBA__ECSPI2_SS1 0x100b1
+			>;
+		};
+
+		pinctrl_ecspi2_1: ecspi2grp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_OE__ECSPI2_MISO 0x100b1
+				MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI 0x100b1
+				MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK 0x100b1
+			>;
+		};
+	};
+
+	audmux {
+		/* I2S0 */
+		pinctrl_audmux_2: audmux-2 {
+			fsl,pins = <
+				MX6QDL_PAD_CSI0_DAT7__AUD3_RXD  0x130b0
+				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC  0x130b0
+				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD  0x110b0
+				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS 0x130b0
+			>;
+		};
+		/* I2S1 */
+		pinctrl_audmux_4: audmux-4 {
+			fsl,pins = <
+				MX6QDL_PAD_SD2_DAT2__AUD4_TXD  0x130b0
+				MX6QDL_PAD_SD2_DAT3__AUD4_TXC  0x130b0
+				MX6QDL_PAD_SD2_DAT1__AUD4_TXFS 0x130b0
+				MX6QDL_PAD_SD2_DAT0__AUD4_RXD  0x130b0
+			>;
+		};
+		pinctrl_audmux_4_2: audmux-4-2 {
+			fsl,pins = <
+				MX6QDL_PAD_SD2_DAT2__AUD4_TXD  0x130b0
+				MX6QDL_PAD_SD2_CMD__AUD4_RXC   0x130b0
+				MX6QDL_PAD_SD2_CLK__AUD4_RXFS  0x130b0
+				MX6QDL_PAD_SD2_DAT0__AUD4_RXD  0x130b0
+			>;
+		};
+	};
+
+	enet {
+		pinctrl_enet_1: enetgrp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_ENET_MDIO__ENET_MDIO       0x1b0b0
+				MX6QDL_PAD_ENET_MDC__ENET_MDC         0x1b0b0
+				MX6QDL_PAD_RGMII_TXC__RGMII_TXC       0x1b0b0
+				MX6QDL_PAD_RGMII_TD0__RGMII_TD0       0x1b0b0
+				MX6QDL_PAD_RGMII_TD1__RGMII_TD1       0x1b0b0
+				MX6QDL_PAD_RGMII_TD2__RGMII_TD2       0x1b0b0
+				MX6QDL_PAD_RGMII_TD3__RGMII_TD3       0x1b0b0
+				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
+				MX6QDL_PAD_RGMII_RXC__RGMII_RXC       0x1b0b0
+				MX6QDL_PAD_RGMII_RD0__RGMII_RD0       0x1b0b0
+				MX6QDL_PAD_RGMII_RD1__RGMII_RD1       0x1b0b0
+				MX6QDL_PAD_RGMII_RD2__RGMII_RD2       0x1b0b0
+				MX6QDL_PAD_RGMII_RD3__RGMII_RD3       0x1b0b0
+				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
+				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  0x4001b0a8
+			>;
+		};
+	};
+
+	esai {
+		pinctrl_esai_1: esaigrp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_ENET_RXD1__ESAI_TX_FS     0x1b030
+				MX6QDL_PAD_ENET_TX_EN__ESAI_TX3_RX2  0x1b030
+				MX6QDL_PAD_ENET_CRS_DV__ESAI_TX_CLK  0x1b030
+				MX6QDL_PAD_ENET_TXD0__ESAI_TX4_RX1   0x1b030
+			>;
+		};
+	};
+
+	can1 {
+		pinctrl_can1_1: can1grp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_GPIO_8__FLEXCAN1_RX 0x80000000
+				MX6QDL_PAD_GPIO_7__FLEXCAN1_TX 0x80000000
+			>;
+		};
+	};
+
+	can2 {
+		pinctrl_can2_1: can2grp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX 0x80000000
+				MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX 0x80000000
+			>;
+		};
+	};
+
+	hdmi_hdcp {
+		pinctrl_hdmi_hdcp_1: hdmihdcpgrp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_KEY_COL3__HDMI_TX_DDC_SCL 0x4001b8b1
+				MX6QDL_PAD_EIM_D16__HDMI_TX_DDC_SDA  0x4001b8b1
+			>;
+		};
+	};
+
+	hdmi_cec {
+		pinctrl_hdmi_cec_1: hdmicecgrp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE 0x1f8b0
+			>;
+		};
+	};
+
+	i2c1 {
+		pinctrl_i2c1_1: i2c1grp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 0x4001b8b1
+				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 0x4001b8b1
+			>;
+		};
+	};
+
+	i2c2 {
+		pinctrl_i2c2_1: i2c2grp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_EB2__I2C2_SCL 0x4001b8b1
+				MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
+			>;
+		};
+		pinctrl_i2c2_2: i2c2grp-2 {
+			fsl,pins = <
+				MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
+				MX6QDL_PAD_EIM_D16__I2C2_SDA 0x4001b8b1
+			>;
+		};
+	};
+
+	i2c3 {
+		pinctrl_i2c3_1: i2c3grp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_GPIO_5__I2C3_SCL  0x4001b8b1
+				MX6QDL_PAD_GPIO_16__I2C3_SDA 0x4001b8b1
+			>;
+		};
+	};
+
+	ipu1 {
+		pinctrl_ipu1_1: ipu1grp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
+				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x10
+				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x10
+				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x10
+				MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04        0x80000000
+				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
+				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
+				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
+				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
+				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
+				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
+				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
+				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
+				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
+				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x10
+				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
+				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
+				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
+				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
+				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
+				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
+				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
+				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x10
+				MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x10
+				MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x10
+				MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x10
+				MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x10
+				MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x10
+				MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x10
+			>;
+		};
+
+		pinctrl_ipu1_2: ipu1grp-2 { /* parallel camera */
+			fsl,pins = <
+				MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12    0x80000000
+				MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13    0x80000000
+				MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14    0x80000000
+				MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15    0x80000000
+				MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16    0x80000000
+				MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17    0x80000000
+				MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18    0x80000000
+				MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19    0x80000000
+				MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK   0x80000000
+			>;
+		};
+	};
+
+	spdif {
+		pinctrl_spdif_1: spdifgrp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_ENET_RX_ER__SPDIF_IN 0x1b0b0
+				MX6QDL_PAD_ENET_RXD0__SPDIF_OUT 0x1b0b0
+			>;
+		};
+	};
+
+	uart1 {
+		pinctrl_uart1_1: uart1grp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA 0x1b0b1
+				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA 0x1b0b1
+				MX6QDL_PAD_EIM_D20__UART1_RTS_B 0x1b0b1
+				MX6QDL_PAD_EIM_D19__UART1_CTS_B 0x1b0b1
+			>;
+		};
+	};
+
+	uart2 {
+		pinctrl_uart2_1: uart2grp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_D26__UART2_TX_DATA 0x1b0b1
+				MX6QDL_PAD_EIM_D27__UART2_RX_DATA 0x1b0b1
+			>;
+		};
+	};
+
+	uart3 {
+		pinctrl_uart3_1: uart3grp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_D25__UART3_RX_DATA 0x1b0b1
+				MX6QDL_PAD_EIM_D24__UART3_TX_DATA 0x1b0b1
+				MX6QDL_PAD_EIM_D23__UART3_CTS_B   0x1b0b1
+				MX6QDL_PAD_EIM_EB3__UART3_RTS_B   0x1b0b1
+			>;
+		};
+	};
+
+	uart4 {
+		pinctrl_uart4_1: uart4grp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_KEY_COL0__UART4_TX_DATA 0x1b0b1
+				MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA 0x1b0b1
+			>;
+		};
+	};
+
+	usbotg {
+		pinctrl_usbotg_1: usbotggrp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_GPIO_1__USB_OTG_ID 0x17059
+			>;
+		};
+	};
+
+	usdhc1 {
+		pinctrl_usdhc1_1: usdhc1grp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_SD1_CMD__SD1_CMD    0x17071
+				MX6QDL_PAD_SD1_CLK__SD1_CLK    0x10071
+				MX6QDL_PAD_SD1_DAT0__SD1_DATA0 0x17071
+				MX6QDL_PAD_SD1_DAT1__SD1_DATA1 0x17071
+				MX6QDL_PAD_SD1_DAT2__SD1_DATA2 0x17071
+				MX6QDL_PAD_SD1_DAT3__SD1_DATA3 0x17071
+			>;
+		};
+	};
+
+	usdhc3 {
+		pinctrl_usdhc3_1: usdhc3grp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_SD3_CMD__SD3_CMD    0x17059
+				MX6QDL_PAD_SD3_CLK__SD3_CLK    0x10059
+				MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
+				MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
+				MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
+				MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
+				MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x17059
+				MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x17059
+				MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x17059
+				MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x17059
+			>;
+		};
+
+		pinctrl_usdhc3_1_100mhz: usdhc3grp-1-100mhz { /* 100Mhz */
+			fsl,pins = <
+				MX6QDL_PAD_SD3_CMD__SD3_CMD 0x170B9
+				MX6QDL_PAD_SD3_CLK__SD3_CLK 0x100B9
+				MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x170B9
+				MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x170B9
+				MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x170B9
+				MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170B9
+				MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x170B9
+				MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x170B9
+				MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x170B9
+				MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x170B9
+			>;
+		};
+
+		pinctrl_usdhc3_1_200mhz: usdhc3grp-1-200mhz { /* 200Mhz */
+			fsl,pins = <
+				MX6QDL_PAD_SD3_CMD__SD3_CMD 0x170F9
+				MX6QDL_PAD_SD3_CLK__SD3_CLK 0x100F9
+				MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x170F9
+				MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x170F9
+				MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x170F9
+				MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170F9
+				MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x170F9
+				MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x170F9
+				MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x170F9
+				MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x170F9
+			>;
+		};
+	};
+
+	usdhc4 {
+		pinctrl_usdhc4_1: usdhc4grp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_SD4_CMD__SD4_CMD     0x17071
+				MX6QDL_PAD_SD4_CLK__SD4_CLK     0x17071
+				MX6QDL_PAD_SD4_DAT0__SD4_DATA0  0x17071
+				MX6QDL_PAD_SD4_DAT1__SD4_DATA1  0x17071
+				MX6QDL_PAD_SD4_DAT2__SD4_DATA2  0x17071
+				MX6QDL_PAD_SD4_DAT3__SD4_DATA3  0x17071
+				MX6QDL_PAD_SD4_DAT4__SD4_DATA4  0x17071
+				MX6QDL_PAD_SD4_DAT5__SD4_DATA5  0x17071
+				MX6QDL_PAD_SD4_DAT6__SD4_DATA6  0x17071
+				MX6QDL_PAD_SD4_DAT7__SD4_DATA7  0x17071
+				MX6QDL_PAD_NANDF_ALE__SD4_RESET 0x17059
+			>;
+		};
+
+		pinctrl_usdhc4_1_100mhz: usdhc4grp-1-100mhz {
+			fsl,pins = <
+				MX6QDL_PAD_SD4_CMD__SD4_CMD     0x170B9
+                MX6QDL_PAD_SD4_CLK__SD4_CLK     0x100B9
+				MX6QDL_PAD_SD4_DAT0__SD4_DATA0  0x170B9
+				MX6QDL_PAD_SD4_DAT1__SD4_DATA1  0x170B9
+				MX6QDL_PAD_SD4_DAT2__SD4_DATA2  0x170B9
+				MX6QDL_PAD_SD4_DAT3__SD4_DATA3  0x170B9
+				MX6QDL_PAD_SD4_DAT4__SD4_DATA4  0x170B9
+				MX6QDL_PAD_SD4_DAT5__SD4_DATA5  0x170B9
+				MX6QDL_PAD_SD4_DAT6__SD4_DATA6  0x170B9
+				MX6QDL_PAD_SD4_DAT7__SD4_DATA7  0x170B9
+				MX6QDL_PAD_NANDF_ALE__SD4_RESET 0x170B9
+			>;
+		};
+
+		pinctrl_usdhc4_1_200mhz: usdhc4grp-1-200mhz {
+			fsl,pins = <
+				MX6QDL_PAD_SD4_CMD__SD4_CMD     0x170F9
+				MX6QDL_PAD_SD4_CLK__SD4_CLK     0x100F9
+				MX6QDL_PAD_SD4_DAT0__SD4_DATA0  0x170F9
+				MX6QDL_PAD_SD4_DAT1__SD4_DATA1  0x170F9
+				MX6QDL_PAD_SD4_DAT2__SD4_DATA2  0x170F9
+				MX6QDL_PAD_SD4_DAT3__SD4_DATA3  0x170F9
+				MX6QDL_PAD_SD4_DAT4__SD4_DATA4  0x170F9
+				MX6QDL_PAD_SD4_DAT5__SD4_DATA5  0x170F9
+				MX6QDL_PAD_SD4_DAT6__SD4_DATA6  0x170F9
+				MX6QDL_PAD_SD4_DAT7__SD4_DATA7  0x170F9
+				MX6QDL_PAD_NANDF_ALE__SD4_RESET 0x170F9
+			>;
+		};
+	};
+
+	wdog {
+		pinctrl_wdog: wdoggrp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_GPIO_9__WDOG1_B	0x1b0b1
+			>;
+		};
+	};
+};
+
+&ldb {
+	status = "okay";
+
+	lvds-channel@0 {
+		fsl,data-mapping = "spwg";
+		fsl,data-width = <24>;
+		crtc = "ipu1-di0";
+		primary;
+		status = "okay";
+
+		display-timings {
+			native-mode = <&timing0>;
+			timing0: hsd100pxn1 {
+				clock-frequency = <40000000>;
+				hactive = <800>;
+				vactive = <600>;
+				hback-porch = <127>;
+				hfront-porch = <128>;
+				vback-porch = <13>;
+				vfront-porch = <14>;
+				hsync-len = <1>;
+				vsync-len = <1>;
+				hsync-active = <0>;
+				vsync-active = <0>;
+			};
+		};
+	};
+
+	lvds-channel@1 {
+		fsl,data-mapping = "spwg";
+		fsl,data-width = <18>;
+		crtc = "ipu1-di1";
+		status = "disabled";
+
+		display-timings {
+			native-mode = <&timing1>;
+			timing1: hsd100pxn1 {
+				clock-frequency = <65000000>;
+				hactive = <1024>;
+				vactive = <768>;
+				hback-porch = <220>;
+				hfront-porch = <40>;
+				vback-porch = <21>;
+				vfront-porch = <7>;
+				hsync-len = <60>;
+				vsync-len = <10>;
+			};
+		};
+	};
+};
+
+&mipi_csi {
+	status = "okay";
+	ipu_id = <0>;
+	csi_id = <1>;
+	v_channel = <0>;
+	lanes = <2>;
+};
+
+&pcie {
+	reset-gpio = <&gpio1 6 0>;
+	wake-up-gpio = <&gpio2 5 0>;
+	status = "okay";
+};
+
+&spdif {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_spdif_1>;
+	status = "okay";
+};
+
+&ssi1 {
+        fsl,mode = "i2s-slave";
+        status = "okay";
+};
+
+&ssi2 {
+	fsl,mode = "i2s-master";
+	status = "okay";
+};
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1_1>;
+	fsl,uart-has-rtscts;
+	status = "okay";
+};
+
+&uart2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart2_1>;
+	status = "okay";
+};
+
+&uart3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart3_1>;
+	fsl,uart-has-rtscts;
+	status = "okay";
+};
+
+&uart4 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart4_1>;
+	status = "okay";
+};
+
+&usbh1 {
+	status = "okay";
+};
+
+&usbotg {
+	vbus-supply = <&reg_usb_otg_vbus>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usbotg_1>;
+	imx6-usb-charger-detection;
+	status = "okay";
+};
+
+&usdhc1 {
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_usdhc1_1>;
+		cd-gpios = <&gpio2 1 GPIO_ACTIVE_LOW>;
+		wp-gpios = <&gpio2 0 GPIO_ACTIVE_HIGH>;
+		no-1-8-v;
+		keep-power-in-suspend;
+		enable-sdio-wakeup;
+		status = "okay";
+};
+
+&usdhc3 {
+		pinctrl-names = "default", "state_100mhz", "state_200mhz";
+		pinctrl-0 = <&pinctrl_usdhc3_1>;
+		pinctrl-1 = <&pinctrl_usdhc3_1_100mhz>;
+		pinctrl-2 = <&pinctrl_usdhc3_1_200mhz>;
+		non-removable;
+		bus-width = <8>;
+		no-1-8-v;
+		keep-power-in-suspend;
+		enable-sdio-wakeup;
+		status = "okay";
+};
+
+&usdhc4 {
+		pinctrl-names = "default", "state_100mhz", "state_200mhz";
+		pinctrl-0 = <&pinctrl_usdhc4_1>;
+		pinctrl-1 = <&pinctrl_usdhc4_1_100mhz>;
+		pinctrl-2 = <&pinctrl_usdhc4_1_200mhz>;
+		bus-width = <4>;
+		no-1-8-v;
+		non-removable;
+		keep-power-in-suspend;
+		enable-sdio-wakeup;
+		status = "okay";
+};
+
+&vpu {
+	status = "okay";
+};
-- 
2.34.1

