{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 11:46:31 2019 " "Info: Processing started: Fri May 17 11:46:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET control.v(3) " "Info (10281): Verilog HDL Declaration information at control.v(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "overFlow OVERFLOW control.v(6) " "Info (10281): Verilog HDL Declaration information at control.v(6): object \"overFlow\" differs only in case from object \"OVERFLOW\" in the same scope" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "divZero DIVZERO control.v(7) " "Info (10281): Verilog HDL Declaration information at control.v(7): object \"divZero\" differs only in case from object \"DIVZERO\" in the same scope" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "cpu.v(345) " "Warning (10275): Verilog HDL Module Instantiation warning at cpu.v(345): ignored dangling comma in List of Port Connections" {  } { { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 345 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mult MULT cpu.v(83) " "Info (10281): Verilog HDL Declaration information at cpu.v(83): object \"mult\" differs only in case from object \"MULT\" in the same scope" {  } { { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "div DIV cpu.v(84) " "Info (10281): Verilog HDL Declaration information at cpu.v(84): object \"div\" differs only in case from object \"DIV\" in the same scope" {  } { { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 84 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Info: Found entity 1: div" {  } { { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dlr.v" { { "Info" "ISGN_ENTITY_NAME" "1 dlr " "Info: Found entity 1: dlr" {  } { { "dlr.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/dlr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsr " "Info: Found entity 1: dsr" {  } { { "dsr.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/dsr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Info: Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/mult.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_4x1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux1_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_4x1 " "Info: Found entity 1: mux1_4x1" {  } { { "mux1_4x1.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/mux1_4x1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_2x1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux32_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_2x1 " "Info: Found entity 1: mux32_2x1" {  } { { "mux32_2x1.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/mux32_2x1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_4x1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux32_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_4x1 " "Info: Found entity 1: mux32_4x1" {  } { { "mux32_4x1.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/mux32_4x1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_8x1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux32_8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_8x1 " "Info: Found entity 1: mux32_8x1" {  } { { "mux32_8x1.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/mux32_8x1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5_2x1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux5_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5_2x1 " "Info: Found entity 1: mux5_2x1" {  } { { "mux5_2x1.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/mux5_2x1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5_4x1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux5_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5_4x1 " "Info: Found entity 1: mux5_4x1" {  } { { "mux5_4x1.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/mux5_4x1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft16_16_32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft16_16_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftleft16_16_32 " "Info: Found entity 1: shiftleft16_16_32" {  } { { "shiftleft16_16_32.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/shiftleft16_16_32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2_26_28.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2_26_28.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftleft2_26_28 " "Info: Found entity 1: shiftleft2_26_28" {  } { { "shiftleft2_26_28.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/shiftleft2_26_28.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2_32_32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2_32_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftleft2_32_32 " "Info: Found entity 1: shiftleft2_32_32" {  } { { "shiftleft2_32_32.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/shiftleft2_32_32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend16_32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend16_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 signextend16_32 " "Info: Found entity 1: signextend16_32" {  } { { "signextend16_32.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/signextend16_32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend1_32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend1_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 signextend1_32 " "Info: Found entity 1: signextend1_32" {  } { { "signextend1_32.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/signextend1_32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsignextend26_32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file unsignextend26_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsignextend26_32 " "Info: Found entity 1: unsignextend26_32" {  } { { "unsignextend26_32.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/unsignextend26_32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Info: Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctrl " "Info: Elaborating entity \"control\" for hierarchy \"control:ctrl\"" {  } { { "cpu.v" "ctrl" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(307) " "Warning (10270): Verilog HDL Case Statement warning at control.v(307): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 307 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(538) " "Warning (10270): Verilog HDL Case Statement warning at control.v(538): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 538 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(690) " "Warning (10270): Verilog HDL Case Statement warning at control.v(690): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 690 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(1476) " "Warning (10270): Verilog HDL Case Statement warning at control.v(1476): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 1476 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(2080) " "Warning (10270): Verilog HDL Case Statement warning at control.v(2080): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 2080 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextState control.v(121) " "Warning (10240): Verilog HDL Always Construct warning at control.v(121): inferring latch(es) for variable \"nextState\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.EXP_WAIT_2 control.v(121) " "Info (10041): Inferred latch for \"nextState.EXP_WAIT_2\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.LS_WAIT_2 control.v(121) " "Info (10041): Inferred latch for \"nextState.LS_WAIT_2\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.INCDEC_WAIT_2 control.v(121) " "Info (10041): Inferred latch for \"nextState.INCDEC_WAIT_2\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.WAIT_2 control.v(121) " "Info (10041): Inferred latch for \"nextState.WAIT_2\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.EXP_WRITE control.v(121) " "Info (10041): Inferred latch for \"nextState.EXP_WRITE\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.EXP_WAIT control.v(121) " "Info (10041): Inferred latch for \"nextState.EXP_WAIT\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.NOPCODE control.v(121) " "Info (10041): Inferred latch for \"nextState.NOPCODE\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.OVERFLOW control.v(121) " "Info (10041): Inferred latch for \"nextState.OVERFLOW\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.LW_END control.v(121) " "Info (10041): Inferred latch for \"nextState.LW_END\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.LH_END control.v(121) " "Info (10041): Inferred latch for \"nextState.LH_END\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.LB_END control.v(121) " "Info (10041): Inferred latch for \"nextState.LB_END\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.SW_END control.v(121) " "Info (10041): Inferred latch for \"nextState.SW_END\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.SH_END control.v(121) " "Info (10041): Inferred latch for \"nextState.SH_END\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.SB_END control.v(121) " "Info (10041): Inferred latch for \"nextState.SB_END\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.LS_WAIT control.v(121) " "Info (10041): Inferred latch for \"nextState.LS_WAIT\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.LS_START control.v(121) " "Info (10041): Inferred latch for \"nextState.LS_START\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.LS_CALC control.v(121) " "Info (10041): Inferred latch for \"nextState.LS_CALC\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.SLTI control.v(121) " "Info (10041): Inferred latch for \"nextState.SLTI\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.LUI control.v(121) " "Info (10041): Inferred latch for \"nextState.LUI\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.BGT control.v(121) " "Info (10041): Inferred latch for \"nextState.BGT\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.BLE control.v(121) " "Info (10041): Inferred latch for \"nextState.BLE\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.BNE control.v(121) " "Info (10041): Inferred latch for \"nextState.BNE\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.BEQ control.v(121) " "Info (10041): Inferred latch for \"nextState.BEQ\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.REG_WRITE control.v(121) " "Info (10041): Inferred latch for \"nextState.REG_WRITE\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.ADDI control.v(121) " "Info (10041): Inferred latch for \"nextState.ADDI\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.ADDIU control.v(121) " "Info (10041): Inferred latch for \"nextState.ADDIU\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.INCDEC_ST control.v(121) " "Info (10041): Inferred latch for \"nextState.INCDEC_ST\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.INC_OP control.v(121) " "Info (10041): Inferred latch for \"nextState.INC_OP\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.DEC_OP control.v(121) " "Info (10041): Inferred latch for \"nextState.DEC_OP\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.INCDEC_WAIT control.v(121) " "Info (10041): Inferred latch for \"nextState.INCDEC_WAIT\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.INCDEC control.v(121) " "Info (10041): Inferred latch for \"nextState.INCDEC\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.J control.v(121) " "Info (10041): Inferred latch for \"nextState.J\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.RETURN_ADDRESS control.v(121) " "Info (10041): Inferred latch for \"nextState.RETURN_ADDRESS\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.JAL control.v(121) " "Info (10041): Inferred latch for \"nextState.JAL\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.DIV_RESULT control.v(121) " "Info (10041): Inferred latch for \"nextState.DIV_RESULT\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.DIV_CALC control.v(121) " "Info (10041): Inferred latch for \"nextState.DIV_CALC\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.DIV_LOAD control.v(121) " "Info (10041): Inferred latch for \"nextState.DIV_LOAD\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.MULT_RESULT control.v(121) " "Info (10041): Inferred latch for \"nextState.MULT_RESULT\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.MULT_CALC control.v(121) " "Info (10041): Inferred latch for \"nextState.MULT_CALC\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.MULT_LOAD control.v(121) " "Info (10041): Inferred latch for \"nextState.MULT_LOAD\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.BREAK control.v(121) " "Info (10041): Inferred latch for \"nextState.BREAK\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.RTE control.v(121) " "Info (10041): Inferred latch for \"nextState.RTE\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.JR control.v(121) " "Info (10041): Inferred latch for \"nextState.JR\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.SLT control.v(121) " "Info (10041): Inferred latch for \"nextState.SLT\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.MFLO control.v(121) " "Info (10041): Inferred latch for \"nextState.MFLO\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.MFHI control.v(121) " "Info (10041): Inferred latch for \"nextState.MFHI\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.WRITERD_SHIFT control.v(121) " "Info (10041): Inferred latch for \"nextState.WRITERD_SHIFT\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.SRAV control.v(121) " "Info (10041): Inferred latch for \"nextState.SRAV\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.SLLV control.v(121) " "Info (10041): Inferred latch for \"nextState.SLLV\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.SHIFT_REG control.v(121) " "Info (10041): Inferred latch for \"nextState.SHIFT_REG\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.SRL control.v(121) " "Info (10041): Inferred latch for \"nextState.SRL\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.SRA control.v(121) " "Info (10041): Inferred latch for \"nextState.SRA\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.SLL control.v(121) " "Info (10041): Inferred latch for \"nextState.SLL\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.SHIFT_SHAMT control.v(121) " "Info (10041): Inferred latch for \"nextState.SHIFT_SHAMT\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.WRITERD_ARIT control.v(121) " "Info (10041): Inferred latch for \"nextState.WRITERD_ARIT\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.SUB control.v(121) " "Info (10041): Inferred latch for \"nextState.SUB\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.AND control.v(121) " "Info (10041): Inferred latch for \"nextState.AND\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.ADD control.v(121) " "Info (10041): Inferred latch for \"nextState.ADD\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.DECODE control.v(121) " "Info (10041): Inferred latch for \"nextState.DECODE\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.WAIT control.v(121) " "Info (10041): Inferred latch for \"nextState.WAIT\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.FETCH control.v(121) " "Info (10041): Inferred latch for \"nextState.FETCH\" at control.v(121)" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend16_32 signextend16_32:extend16_32 " "Info: Elaborating entity \"signextend16_32\" for hierarchy \"signextend16_32:extend16_32\"" {  } { { "cpu.v" "extend16_32" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 157 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleft2_32_32 shiftleft2_32_32:shift_extend32_32 " "Info: Elaborating entity \"shiftleft2_32_32\" for hierarchy \"shiftleft2_32_32:shift_extend32_32\"" {  } { { "cpu.v" "shift_extend32_32" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleft2_26_28 shiftleft2_26_28:shift_extend26_28 " "Info: Elaborating entity \"shiftleft2_26_28\" for hierarchy \"shiftleft2_26_28:shift_extend26_28\"" {  } { { "cpu.v" "shift_extend26_28" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 159 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleft16_16_32 shiftleft16_16_32:shift_extend16_32 " "Info: Elaborating entity \"shiftleft16_16_32\" for hierarchy \"shiftleft16_16_32:shift_extend16_32\"" {  } { { "cpu.v" "shift_extend16_32" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 160 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend1_32 signextend1_32:extend1_32 " "Info: Elaborating entity \"signextend1_32\" for hierarchy \"signextend1_32:extend1_32\"" {  } { { "cpu.v" "extend1_32" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 161 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsignextend26_32 unsignextend26_32:extend26_32 " "Info: Elaborating entity \"unsignextend26_32\" for hierarchy \"unsignextend26_32:extend26_32\"" {  } { { "cpu.v" "extend26_32" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 162 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:pc " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:pc\"" {  } { { "cpu.v" "pc" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 166 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:ir " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:ir\"" {  } { { "cpu.v" "ir" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 175 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_8x1 mux32_8x1:mux_iord " "Info: Elaborating entity \"mux32_8x1\" for hierarchy \"mux32_8x1:mux_iord\"" {  } { { "cpu.v" "mux_iord" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 190 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5_4x1 mux5_4x1:mux_regdest " "Info: Elaborating entity \"mux5_4x1\" for hierarchy \"mux5_4x1:mux_regdest\"" {  } { { "cpu.v" "mux_regdest" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 198 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_4x1 mux32_4x1:mux_alusrca " "Info: Elaborating entity \"mux32_4x1\" for hierarchy \"mux32_4x1:mux_alusrca\"" {  } { { "cpu.v" "mux_alusrca" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5_2x1 mux5_2x1:mux_shamtcontrol " "Info: Elaborating entity \"mux5_2x1\" for hierarchy \"mux5_2x1:mux_shamtcontrol\"" {  } { { "cpu.v" "mux_shamtcontrol" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 248 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_2x1 mux32_2x1:mux_shiftval " "Info: Elaborating entity \"mux32_2x1\" for hierarchy \"mux32_2x1:mux_shiftval\"" {  } { { "cpu.v" "mux_shiftval" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 254 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1_4x1 mux1_4x1:mux_alulogic " "Info: Elaborating entity \"mux1_4x1\" for hierarchy \"mux1_4x1:mux_alulogic\"" {  } { { "cpu.v" "mux_alulogic" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 280 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:bancoreg " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:bancoreg\"" {  } { { "cpu.v" "bancoreg" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 294 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDesloc RegDesloc:shift_reg " "Info: Elaborating entity \"RegDesloc\" for hierarchy \"RegDesloc:shift_reg\"" {  } { { "cpu.v" "shift_reg" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 305 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RegDesloc.vhd(1072) " "Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(1072): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/RegDesloc.vhd" 1072 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:alu " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:alu\"" {  } { { "cpu.v" "alu" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 318 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:MULT " "Info: Elaborating entity \"mult\" for hierarchy \"mult:MULT\"" {  } { { "cpu.v" "MULT" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 331 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mult.v(31) " "Info (10264): Verilog HDL Case Statement information at mult.v(31): all case item expressions in this case statement are onehot" {  } { { "mult.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/mult.v" 31 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:DIV " "Info: Elaborating entity \"div\" for hierarchy \"div:DIV\"" {  } { { "cpu.v" "DIV" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 345 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "remainder div.v(17) " "Warning (10036): Verilog HDL or VHDL warning at div.v(17): object \"remainder\" assigned a value but never read" {  } { { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:memory " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:memory\"" {  } { { "cpu.v" "memory" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 355 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:memory\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:memory\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:memory\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:memory\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:memory\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:memory\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Memoria.vhd" 144 0 0 } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 352 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram Memoria:memory\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:memory\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:memory\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:memory\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dlr dlr:DLR " "Info: Elaborating entity \"dlr\" for hierarchy \"dlr:DLR\"" {  } { { "cpu.v" "DLR" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 361 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsr dsr:DSR " "Info: Elaborating entity \"dsr\" for hierarchy \"dsr:DSR\"" {  } { { "cpu.v" "DSR" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 368 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.SB_END_1848 " "Warning: Latch control:ctrl\|nextState.SB_END_1848 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.LS_WAIT_2 " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.LS_WAIT_2" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.SH_END_1828 " "Warning: Latch control:ctrl\|nextState.SH_END_1828 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.LS_WAIT_2 " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.LS_WAIT_2" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.SW_END_1808 " "Warning: Latch control:ctrl\|nextState.SW_END_1808 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.LS_WAIT_2 " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.LS_WAIT_2" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.LB_END_1788 " "Warning: Latch control:ctrl\|nextState.LB_END_1788 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.LS_WAIT_2 " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.LS_WAIT_2" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.LH_END_1768 " "Warning: Latch control:ctrl\|nextState.LH_END_1768 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.LS_WAIT_2 " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.LS_WAIT_2" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.LW_END_1748 " "Warning: Latch control:ctrl\|nextState.LW_END_1748 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.LS_WAIT_2 " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.LS_WAIT_2" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.NOPCODE_1710 " "Warning: Latch control:ctrl\|nextState.NOPCODE_1710 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.DECODE " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.DECODE" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.INCDEC_2156 " "Warning: Latch control:ctrl\|nextState.INCDEC_2156 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:ir\|Instr31_26\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:ir\|Instr31_26\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.INCDEC_ST_2082 " "Warning: Latch control:ctrl\|nextState.INCDEC_ST_2082 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.DECODE " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.DECODE" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.JR_2382 " "Warning: Latch control:ctrl\|nextState.JR_2382 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.DECODE " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.DECODE" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.BEQ_2010 " "Warning: Latch control:ctrl\|nextState.BEQ_2010 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.DECODE " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.DECODE" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.BNE_1992 " "Warning: Latch control:ctrl\|nextState.BNE_1992 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.DECODE " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.DECODE" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.BLE_1974 " "Warning: Latch control:ctrl\|nextState.BLE_1974 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.DECODE " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.DECODE" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.BGT_1956 " "Warning: Latch control:ctrl\|nextState.BGT_1956 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.DECODE " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.DECODE" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.RTE_2362 " "Warning: Latch control:ctrl\|nextState.RTE_2362 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.DECODE " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.DECODE" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.JAL_2210 " "Warning: Latch control:ctrl\|nextState.JAL_2210 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.DECODE " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.DECODE" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.J_2174 " "Warning: Latch control:ctrl\|nextState.J_2174 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.DECODE " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.DECODE" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.AND_2656 " "Warning: Latch control:ctrl\|nextState.AND_2656 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.DECODE " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.DECODE" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.SUB_2636 " "Warning: Latch control:ctrl\|nextState.SUB_2636 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.DECODE " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.DECODE" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.SLT_2402 " "Warning: Latch control:ctrl\|nextState.SLT_2402 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.DECODE " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.DECODE" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.BREAK_2342 " "Warning: Latch control:ctrl\|nextState.BREAK_2342 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.DECODE " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.DECODE" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.DEC_OP_2120 " "Warning: Latch control:ctrl\|nextState.DEC_OP_2120 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.INCDEC_WAIT_2 " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.INCDEC_WAIT_2" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.SLTI_1920 " "Warning: Latch control:ctrl\|nextState.SLTI_1920 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.DECODE " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.DECODE" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.INC_OP_2101 " "Warning: Latch control:ctrl\|nextState.INC_OP_2101 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.INCDEC_WAIT_2 " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.INCDEC_WAIT_2" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.ADDIU_2064 " "Warning: Latch control:ctrl\|nextState.ADDIU_2064 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.DECODE " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.DECODE" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.ADDI_2046 " "Warning: Latch control:ctrl\|nextState.ADDI_2046 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.DECODE " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.DECODE" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.LS_CALC_1902 " "Warning: Latch control:ctrl\|nextState.LS_CALC_1902 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.DECODE " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.DECODE" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.ADD_2676 " "Warning: Latch control:ctrl\|nextState.ADD_2676 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.DECODE " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.DECODE" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.SHIFT_REG_2518 " "Warning: Latch control:ctrl\|nextState.SHIFT_REG_2518 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:ir\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:ir\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.SHIFT_SHAMT_2598 " "Warning: Latch control:ctrl\|nextState.SHIFT_SHAMT_2598 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.DECODE " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.DECODE" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.MFHI_2442 " "Warning: Latch control:ctrl\|nextState.MFHI_2442 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.DECODE " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.DECODE" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.MFLO_2422 " "Warning: Latch control:ctrl\|nextState.MFLO_2422 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.DECODE " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.DECODE" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.LUI_1938 " "Warning: Latch control:ctrl\|nextState.LUI_1938 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.DECODE " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.DECODE" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.SLLV_2498 " "Warning: Latch control:ctrl\|nextState.SLLV_2498 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.SHIFT_REG " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.SHIFT_REG" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.SRAV_2479 " "Warning: Latch control:ctrl\|nextState.SRAV_2479 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.SHIFT_REG " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.SHIFT_REG" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.SRL_2538 " "Warning: Latch control:ctrl\|nextState.SRL_2538 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.SHIFT_SHAMT " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.SHIFT_SHAMT" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.SLL_2578 " "Warning: Latch control:ctrl\|nextState.SLL_2578 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.SHIFT_SHAMT " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.SHIFT_SHAMT" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.SRA_2558 " "Warning: Latch control:ctrl\|nextState.SRA_2558 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.SHIFT_SHAMT " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.SHIFT_SHAMT" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.DIV_LOAD_2266 " "Warning: Latch control:ctrl\|nextState.DIV_LOAD_2266 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.DECODE " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.DECODE" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.MULT_LOAD_2322 " "Warning: Latch control:ctrl\|nextState.MULT_LOAD_2322 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.DECODE " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.DECODE" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 7 " "Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state.DIVZERO " "Info: Register \"control:ctrl\|state.DIVZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state~4 " "Info: Register \"control:ctrl\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state~5 " "Info: Register \"control:ctrl\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state~6 " "Info: Register \"control:ctrl\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state~7 " "Info: Register \"control:ctrl\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state~8 " "Info: Register \"control:ctrl\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state~9 " "Info: Register \"control:ctrl\|state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.map.smsg " "Info: Generated suppressed messages file C:/Users/vdj/Desktop/adasdsa/quartus/cpu.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4407 " "Info: Implemented 4407 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "240 " "Info: Implemented 240 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4133 " "Info: Implemented 4133 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Info: Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 11:47:07 2019 " "Info: Processing ended: Fri May 17 11:47:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Info: Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Info: Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
