<!DOCTYPE html>
<html lang="en">
<head>
        <title>j-marjanovic.io</title>
        <meta charset="utf-8" />
	<meta name="viewport" content="width=device-width, initial-scale=1.0" />
        <link rel="shortcut icon" href="./theme/images/favicon.ico"/>
        <link rel="stylesheet" href="./theme/css/main.css" type="text/css" />
        <link href="www.j-marjanovic.io/feeds/all.atom.xml" type="application/atom+xml" rel="alternate" title="j-marjanovic.io Atom Feed" />
</head>

<body id="index" class="home">

	
  <!-- <header id="banner" class="body"> -->
  <!--               <h1><a href="./"><img src="http://www.launchyard.com/images/logo.png" /></a></h1> -->
  <!--       </header> --> 

  <div class="LaunchyardDetail" style="align:right;">
    <!-- <p> -->
    <!-- <img src="./theme/images/blue-pin.png" width="100" height="100" alt="Graph icon"> -->
    <!-- </p> -->
    <p><a id="sitesubtitle" href="./">j-marjanovic.io</a></p>

	<br>
    <p style="float: right; margin-right: 50px;"><a id="aboutlink" href="./pages/about.html">About</a></p>

    <br>
	<p style="float: right; margin-right: 50px;"><img src="./theme/images/icons/rss.png"> <a id="aboutlink" href="./feeds/jan-marjanovic.atom.xml">Atom feed</a></p>
    <br>

  </div>

        
        

    
            <aside id="featured">
                <div class="body">
                    <article>
                        <h1 class="entry-title"><a href="./notes-on-a-primer-on-memory-consistency-and-cache-coherence.html">Notes on "A Primer on Memory Consistency and Cache Coherence"</a></h1>
<div class="post-info">
	<ul>
        <li class="vcard author">
                 by&nbsp;<a class="url fn" href="./author/jan-marjanovic.html">Jan Marjanovic</a>
        </li>
        <li class="published" title="2021-12-23T16:00:00+01:00">
          on&nbsp;Thu 23 December 2021
        </li>

	</ul>
<p>Category: <a href="./tag/books.html">Books</a>, </p>
</div><!-- /.post-info --><p><a href="https://www.morganclaypool.com/doi/abs/10.2200/S00962ED2V01Y201910CAC049">A Primer on Memory Consistency and Cache Coherence, Second Edition</a></p>
<p>Authors:</p>
<ul>
<li>Vijay Nagarajan, University of Edinburgh</li>
<li>Daniel J. Sorin, Duke University</li>
<li>Mark D. Hill, University of Wisconsin, Madison</li>
<li>David A. Wood, University of Wisconsin, Madison</li>
</ul>
<blockquote>
<p>"This primer is intended for readers who have encountered memory consistency
and cache coherence informally …</p></blockquote>
                    </article>
                </div>
            </aside><!-- /#featured -->
            
        
        

    
            <aside id="featured">
                <div class="body">
                    <article>
                        <h1 class="entry-title"><a href="./stratix-v-accelerator-card-from-ebay-part-8.html">Stratix V accelerator card from eBay, part 8</a></h1>
<div class="post-info">
	<ul>
        <li class="vcard author">
                 by&nbsp;<a class="url fn" href="./author/jan-marjanovic.html">Jan Marjanovic</a>
        </li>
        <li class="published" title="2021-10-31T11:00:00+01:00">
          on&nbsp;Sun 31 October 2021
        </li>

	</ul>

</div><!-- /.post-info --><p>My <a href="stratix-v-accelerator-card-from-ebay-part-7.html">last blog</a> post on this
topic explored the PCI Express connections on this board. I have determined that
the board contains a custom FPGA with two Hard IPs for PCIe, where the
commercially-available part only contains one. At the end of the post I explored
different options on how …</p>
                    </article>
                </div>
            </aside><!-- /#featured -->
            
        
        

    
            <aside id="featured">
                <div class="body">
                    <article>
                        <h1 class="entry-title"><a href="./notes-from-xilinxr-adapt-2021.html">Notes from Xilinx® Adapt 2021</a></h1>
<div class="post-info">
	<ul>
        <li class="vcard author">
                 by&nbsp;<a class="url fn" href="./author/jan-marjanovic.html">Jan Marjanovic</a>
        </li>
        <li class="published" title="2021-09-07T21:00:00+02:00">
          on&nbsp;Tue 07 September 2021
        </li>

	</ul>

</div><!-- /.post-info --><p><a href="https://xilinx.cventevents.com/event/f7c4412f-572a-4b8b-b8d0-6b92aae2cf0d">Xilinx Adapt 2021</a></p>
<h1>Day 1 (2021-09-07)</h1>
<h2>Adaptive Computing: Innovation Accelerated [Ivo Bolsens (Xilinx)]</h2>
<ul>
<li>the hardware is adapted, rather the other way around</li>
<li>DSA</li>
<li>growing gap between the moore's law and AI requirements</li>
<li>requirements: 6G (100 Gbps, 0.1 ms latency)</li>
<li><em>Xilinx wants to be a platform company</em></li>
<li>Vivado/FPGA -&gt; Vitis …</li></ul>
                    </article>
                </div>
            </aside><!-- /#featured -->
            
        
        

    
            <aside id="featured">
                <div class="body">
                    <article>
                        <h1 class="entry-title"><a href="./usb-to-uart-cable-from-an-old-isdn-modem.html">USB-to-UART cable from an old ISDN modem</a></h1>
<div class="post-info">
	<ul>
        <li class="vcard author">
                 by&nbsp;<a class="url fn" href="./author/jan-marjanovic.html">Jan Marjanovic</a>
        </li>
        <li class="published" title="2021-07-31T09:00:00+02:00">
          on&nbsp;Sat 31 July 2021
        </li>

	</ul>

</div><!-- /.post-info --><p>A short intermezzo from all FPGA-related stuff, this time we deal with an
8051-based USB device. This blog post describes how I converted an ISDN modem
(with a USB connection) to a USB-to-UART cable.</p>
<p>During my vacation at my parents' house, I wanted to access the UART on the
Ultra96 …</p>
                    </article>
                </div>
            </aside><!-- /#featured -->
            
        
        

    
            <aside id="featured">
                <div class="body">
                    <article>
                        <h1 class="entry-title"><a href="./notes-from-chisel-community-conference-china-2021.html">Notes from Chisel Community Conference China 2021</a></h1>
<div class="post-info">
	<ul>
        <li class="vcard author">
                 by&nbsp;<a class="url fn" href="./author/jan-marjanovic.html">Jan Marjanovic</a>
        </li>
        <li class="published" title="2021-06-26T04:00:00+02:00">
          on&nbsp;Sat 26 June 2021
        </li>

	</ul>
<p>Category: <a href="./tag/fpga.html">FPGA</a>, <a href="./tag/scala.html">Scala</a>, <a href="./tag/chisel.html">Chisel</a>, </p>
</div><!-- /.post-info --><p>Here are my notes from the Chisel Community Conference China 2021. The
conference took place on June 26th 2021, and was organized as a hybrid
conference, open to both on-site and remote participants (over Zoom). The
organizers have promised that the recorded talks will be made available online
in the …</p>
                    </article>
                </div>
            </aside><!-- /#featured -->
            
        
        

    
            <aside id="featured">
                <div class="body">
                    <article>
                        <h1 class="entry-title"><a href="./performance-counters-in-cache-coherent-interconnect-in-zynq-mpsoc.html">Performance counters in Cache Coherent Interconnect in Zynq MPSoC</a></h1>
<div class="post-info">
	<ul>
        <li class="vcard author">
                 by&nbsp;<a class="url fn" href="./author/jan-marjanovic.html">Jan Marjanovic</a>
        </li>
        <li class="published" title="2021-06-12T20:00:00+02:00">
          on&nbsp;Sat 12 June 2021
        </li>

	</ul>

</div><!-- /.post-info --><p>In this blog post I describe my tinkering with the interconnect architecture of
the Xilinx Zynq MPSoC. I specifically focus on the Performance Monitoring Unit
(PMU) integrated into the Cache Coherence Interconnect (CCI).</p>
<p>I believe that most of the readers of my blog are already familiar with Xilinx
Zynq® UltraScale …</p>
                    </article>
                </div>
            </aside><!-- /#featured -->
            
        
        

    
            <aside id="featured">
                <div class="body">
                    <article>
                        <h1 class="entry-title"><a href="./stratix-v-accelerator-card-from-ebay-part-7.html">Stratix V accelerator card from eBay, part 7</a></h1>
<div class="post-info">
	<ul>
        <li class="vcard author">
                 by&nbsp;<a class="url fn" href="./author/jan-marjanovic.html">Jan Marjanovic</a>
        </li>
        <li class="published" title="2021-05-15T13:30:00+02:00">
          on&nbsp;Sat 15 May 2021
        </li>

	</ul>

</div><!-- /.post-info --><p>The reverse engineering of the FPGA accelerator card from eBay is progressing
well and documenting the DDR3 interface was a huge step forward. However, there
is still one important part of the board which is not fully uncovered, the PCI
Express® interface.</p>
<h1>Hardware</h1>
<h2>Pikes Peak</h2>
<p>Pikes Peak is a Stratix …</p>
                    </article>
                </div>
            </aside><!-- /#featured -->
            
        
        

    
            <aside id="featured">
                <div class="body">
                    <article>
                        <h1 class="entry-title"><a href="./stratix-v-accelerator-card-from-ebay-part-6.html">Stratix V accelerator card from eBay, part 6</a></h1>
<div class="post-info">
	<ul>
        <li class="vcard author">
                 by&nbsp;<a class="url fn" href="./author/jan-marjanovic.html">Jan Marjanovic</a>
        </li>
        <li class="published" title="2021-02-28T13:00:00+01:00">
          on&nbsp;Sun 28 February 2021
        </li>

	</ul>

</div><!-- /.post-info --><p>In my <a href="./stratix-v-accelerator-card-from-ebay-part-5.html">last blog post</a> I
have presented a method to extract the DDR3 pinout from the bitstream, obtained
from the on-board Flash. In this post I will use the information obtained from
the bitstream to instantiate a DDR3 memory controller and measure its
performance.</p>
<h1>DDR3 SDRAM Controller with UniPHY …</h1>
                    </article>
                </div>
            </aside><!-- /#featured -->
            
        
        

    
            <aside id="featured">
                <div class="body">
                    <article>
                        <h1 class="entry-title"><a href="./stratix-v-accelerator-card-from-ebay-part-5.html">Stratix V accelerator card from eBay, part 5</a></h1>
<div class="post-info">
	<ul>
        <li class="vcard author">
                 by&nbsp;<a class="url fn" href="./author/jan-marjanovic.html">Jan Marjanovic</a>
        </li>
        <li class="published" title="2021-01-10T10:00:00+01:00">
          on&nbsp;Sun 10 January 2021
        </li>

	</ul>

</div><!-- /.post-info --><p>The last piece of the puzzle on the Stratix V board is the DDR3 memory pinout. Once this is
figured out, I can finally start using the board for my developments. It is obvious that this is not
the most simple way to get a cheap FPGA development board, but …</p>
                    </article>
                </div>
            </aside><!-- /#featured -->
            
        
        

    
            <aside id="featured">
                <div class="body">
                    <article>
                        <h1 class="entry-title"><a href="./stratix-v-accelerator-card-from-ebay-part-4.html">Stratix V accelerator card from eBay, part 4</a></h1>
<div class="post-info">
	<ul>
        <li class="vcard author">
                 by&nbsp;<a class="url fn" href="./author/jan-marjanovic.html">Jan Marjanovic</a>
        </li>
        <li class="published" title="2020-10-11T16:00:00+02:00">
          on&nbsp;Sun 11 October 2020
        </li>

	</ul>

</div><!-- /.post-info --><p>In the part 4 of the Odyssey with the Startix V board from the eBay, I explore
the QSFP+ port and establish a 40 Gigabit Ethernet connection to a computer
with an Intel X710 40GbE network adapter.</p>
<h1>HW overview</h1>
<p>Since this board was designed to run in a datacenter, the …</p>
                    </article>
 
<div class="paginator">
    <div class="navButton">Page 1 / 4</div>
        <div class="navButton"><a href="./index2.html" >Next</a></div>
</div>
                </div>
            </aside><!-- /#featured -->
            
        
        <section id="extras" >
        
        </section><!-- /#extras -->
	
        <footer id="contentinfo" >
                <address id="about" class="vcard ">
                Proudly powered by <a href="https://getpelican.com/" target="_blank">Pelican</a>, which takes
                great advantage of <a href="https://python.org" target="_blank">Python</a>.
		
                </address><!-- /#about -->
		

                
        </footer><!-- /#contentinfo -->

<script data-goatcounter="https://j-marjanovic.goatcounter.com/count"
        async src="//gc.zgo.at/count.js"></script></body>
</html>