{"Source Block": ["oh/elink/dv/elink_e16_model.v@3995:4006@HdlStmAssign", "   //# * the size is actually FAD-1:0 but since FAD=3 causes syntax\n   //#   error for (FAD-3){1'b0} expression, we use a biger range\n   //#   FAD:0 and (FAD-2){1'b0}\n   //assign rd_addr_traninfo0_next_tlc[FAD-1:0] = rd_addr_traninfo0_tlc[FAD-1:0] + \n   //                                             {{(FAD-3){1'b0}},3'b111};\n   assign rd_addr_traninfo0_next_tlc[FAD:0] = rd_addr_traninfo0_tlc[FAD:0] + \n                                                {{(FAD-2){1'b0}},3'b111};\n\n   always @(posedge txo_lclk or posedge reset)\n     if(reset)\n       rd_addr_traninfo0_tlc[FAD-1:0] <= {(FAD){1'b0}};\n     else if(check_next_dstaddr_tlc)\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[4000, "   assign rd_addr_traninfo0_next_tlc[FAD:0] = rd_addr_traninfo0_tlc[FAD:0] + \n"], [4001, "                                                {{(FAD-2){1'b0}},3'b111};\n"]], "Add": [[4001, "   e16_synchronizer #(.DW(1)) synchronizer(.out\t(txo_wait_tlc),\n"], [4001, "\t\t\t               .in\t(txo_wait),\n"], [4001, "\t\t\t\t       .clk\t(txo_lclk),\n"], [4001, "\t\t\t\t       .reset\t(reset));\n"]]}}