strict digraph "" {
	node [label="\N"];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8cc1399190>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f8cc1399550>",
		fillcolor=turquoise,
		label="17:BL
ram[0] = data[0];
ram[1] = data[1];
ram[2] = data[2];
ram[3] = data[3];
ram[4] = data[4];
ram[5] = data[5];
ram[6] = data[\
6];
ram[7] = data[7];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8cc1399590>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8cc13997d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8cc13193d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8cc1399990>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8cc1399bd0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8cc1399e10>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8cc13a8090>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8cc13a82d0>]",
		style=filled,
		typ=Block];
	"16:IF" -> "17:BL"	[cond="['addr']",
		label="(addr == 0)",
		lineno=16];
	"28:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f8cc13992d0>",
		fillcolor=turquoise,
		label="28:BL
ram[addr] = data;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8cc1399310>]",
		style=filled,
		typ=Block];
	"16:IF" -> "28:BL"	[cond="['addr']",
		label="!((addr == 0))",
		lineno=16];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f8cc13a85d0>",
		fillcolor=turquoise,
		label="15:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:BL" -> "16:IF"	[cond="[]",
		lineno=None];
	"Leaf_12:AL"	[def_var="['ram']",
		label="Leaf_12:AL"];
	"17:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f8cc13a8610>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8cc13a8650>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"14:IF" -> "15:BL"	[cond="['we']",
		label=we,
		lineno=14];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f8cc13a8710>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['we', 'data', 'addr']"];
	"12:AL" -> "13:BL"	[cond="[]",
		lineno=None];
	"28:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
}
