{
  "design": {
    "design_info": {
      "boundary_crc": "0x572CF3EBD72460C5",
      "device": "xc7a100tftg256-2",
      "gen_directory": "../../../../DSP-TDC Setup.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "Master": {
        "axi_bram_ctrl_0": "",
        "axi_bram_ctrl_0_bram": ""
      },
      "TDC_Calib": {
        "TDC": {
          "Ch1": {
            "AXI4Stream_CoarseExt_0": "",
            "AXI4Stream_IperDecod_0": "",
            "AXI4Stream_MagicCali_0": "",
            "AXI4Stream_OverflowC_0": "",
            "AXI4Stream_Synchroni_0": "",
            "BeltBus_NodeInserter_0": "",
            "TDCChannelSlice_1": "",
            "xlconstant_2": "",
            "InputLogic_1": "",
            "AXI4Stream_DSP_TDC_0": ""
          },
          "Ch2": {
            "AXI4Stream_CoarseExt_0": "",
            "AXI4Stream_IperDecod_0": "",
            "AXI4Stream_MagicCali_0": "",
            "AXI4Stream_OverflowC_0": "",
            "AXI4Stream_Synchroni_0": "",
            "BeltBus_NodeInserter_0": "",
            "TDCChannelSlice_2": "",
            "xlconstant_2": "",
            "InputLogic_2": "",
            "AXI4Stream_DSP_TDC_0": ""
          },
          "Sync": {
            "AXI4Stream_CoarseExt_0": "",
            "AXI4Stream_IperDecod_0": "",
            "AXI4Stream_MagicCali_0": "",
            "AXI4Stream_OverflowC_0": "",
            "AXI4Stream_PeriodMet_0": "",
            "AXI4Stream_Synchroni_0": "",
            "BeltBus_NodeInserter_0": "",
            "TDCChannelSlice_0": "",
            "axis_broadcaster_0": "",
            "util_vector_logic_0": "",
            "xlconstant_2": "",
            "InputLogic_0": "",
            "AXI4Stream_DSP_TDC_0": ""
          },
          "CoarseTreeDistributor_0": "",
          "StartStopGenerator_0": "",
          "util_vector_logic_0": "",
          "util_vector_logic_1": "",
          "xlconcat_0": "",
          "xlconstant_0": "",
          "xlslice_0": "",
          "xlslice_1": "",
          "xlslice_2": "",
          "xlslice_3": "",
          "xlslice_4": "",
          "xlslice_5": ""
        },
        "AXI4Stream_MuxDebugg_0": "",
        "AXI4_TDC_Wrapper_1": "",
        "util_ds_buf_3": "",
        "util_ds_buf_4": ""
      },
      "BeltBus_TDCCounter_0": "",
      "BeltBus_TDCHistogrammer_0": "",
      "BeltBus_TDCHistogrammer_1": "",
      "BeltBus_TTM_0": "",
      "MME_0": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {},
        "s01_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {
          "auto_pc": ""
        },
        "m02_couplers": {
          "auto_pc": ""
        },
        "m03_couplers": {
          "auto_pc": ""
        },
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {
          "auto_pc": ""
        },
        "m08_couplers": {}
      },
      "axis_broadcaster_0": "",
      "axis_broadcaster_1": "",
      "axis_interconnect_0": {
        "xbar": "",
        "s_arb_req_suppress_concat": "",
        "s00_couplers": {},
        "s01_couplers": {},
        "s02_couplers": {},
        "s03_couplers": {},
        "m00_couplers": {
          "auto_ss_slidr": ""
        }
      },
      "xadc_wiz_0": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "AXI4Stream_FT245Sync_0": "",
      "clk_wiz_0": "",
      "clk_wiz_1": "",
      "dlconstant_gpio_0": "",
      "dlconstant_gpio_1": "",
      "dlconstant_gpio_2": "",
      "dlconstant_gpio_3": "",
      "proc_sys_reset_0": "",
      "IIC": {
        "AXI4_AXIToIIC_0": "",
        "axi_iic_0": ""
      }
    },
    "interface_ports": {
      "DAC_RESETN": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "FRONT_GREEN_POWER_LED": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "FT245": {
        "mode": "Slave",
        "vlnv": "DigiLAB:if:ft245_rtl:1.2"
      },
      "FT_245_EN_BUS": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "USB_UART_BUS_EN": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "ch1_diff": {
        "mode": "Slave",
        "vlnv": "DigiLAB:if:diff_ch_tdc_rtl:1.1"
      },
      "ch2_diff": {
        "mode": "Slave",
        "vlnv": "DigiLAB:if:diff_ch_tdc_rtl:1.1"
      },
      "sync_diff": {
        "mode": "Slave",
        "vlnv": "DigiLAB:if:diff_ch_tdc_rtl:1.1"
      },
      "sys_diff_clock": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "tdc_diff_clock": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "416666666"
          }
        }
      },
      "I2C_BUS": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      }
    },
    "ports": {
      "ftdi_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_ftdi_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "60000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      }
    },
    "components": {
      "Master": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_bram_ctrl_0": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "design_1_axi_bram_ctrl_0_0",
            "xci_path": "ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.xci",
            "inst_hier_path": "Master/axi_bram_ctrl_0",
            "parameters": {
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            }
          },
          "axi_bram_ctrl_0_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_1_axi_bram_ctrl_0_bram_0",
            "xci_path": "ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0.xci",
            "inst_hier_path": "Master/axi_bram_ctrl_0_bram",
            "parameters": {
              "Coe_File": {
                "value": "../../../../../../../../../master_v70.coe"
              },
              "Load_Init_File": {
                "value": "true"
              },
              "Memory_Type": {
                "value": "Single_Port_ROM"
              },
              "Port_A_Write_Rate": {
                "value": "0"
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_bram_ctrl_0/S_AXI"
            ]
          },
          "axi_bram_ctrl_0_BRAM_PORTA": {
            "interface_ports": [
              "axi_bram_ctrl_0/BRAM_PORTA",
              "axi_bram_ctrl_0_bram/BRAM_PORTA"
            ]
          }
        },
        "nets": {
          "clk_wiz_0_clk_out1": {
            "ports": [
              "s_axi_aclk",
              "axi_bram_ctrl_0/s_axi_aclk"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_bram_ctrl_0/s_axi_aresetn"
            ]
          }
        }
      },
      "TDC_Calib": {
        "interface_ports": {
          "M00_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXIS_Autopush": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_BB": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "ch1_diff": {
            "mode": "Slave",
            "vlnv": "DigiLAB:if:diff_ch_tdc_rtl:1.1"
          },
          "ch2_diff": {
            "mode": "Slave",
            "vlnv": "DigiLAB:if:diff_ch_tdc_rtl:1.1"
          },
          "sync_diff": {
            "mode": "Slave",
            "vlnv": "DigiLAB:if:diff_ch_tdc_rtl:1.1"
          },
          "tdc_diff_clock": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          }
        },
        "ports": {
          "Res": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "clk_BB": {
            "type": "clk",
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "reset_0": {
            "type": "rst",
            "direction": "I"
          },
          "resetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "TDC": {
            "interface_ports": {
              "M00_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M00_BB": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M01_AXIS_DebugCT": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M01_AXIS_DebugCT1": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M01_AXIS_DebugCT2": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "ch1_diff": {
                "mode": "Slave",
                "vlnv": "DigiLAB:if:diff_ch_tdc_rtl:1.1"
              },
              "ch2_diff": {
                "mode": "Slave",
                "vlnv": "DigiLAB:if:diff_ch_tdc_rtl:1.1"
              },
              "sync_diff": {
                "mode": "Slave",
                "vlnv": "DigiLAB:if:diff_ch_tdc_rtl:1.1"
              }
            },
            "ports": {
              "Din": {
                "direction": "I",
                "left": "59",
                "right": "0"
              },
              "Din_1": {
                "direction": "I",
                "left": "221",
                "right": "0"
              },
              "Res": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "clk_BB": {
                "type": "clk",
                "direction": "I"
              },
              "clk_TDC": {
                "type": "clk",
                "direction": "I"
              },
              "dout": {
                "direction": "O",
                "left": "194",
                "right": "0"
              },
              "reset_0": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "Ch1": {
                "interface_ports": {
                  "M00_BB": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "M01_AXIS_DebugCT": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S00_BB": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "ch1_diff": {
                    "mode": "Slave",
                    "vlnv": "DigiLAB:if:diff_ch_tdc_rtl:1.1"
                  }
                },
                "ports": {
                  "CalibEventIn": {
                    "type": "data",
                    "direction": "I"
                  },
                  "Calibrated": {
                    "type": "data",
                    "direction": "O"
                  },
                  "CoarseCounter_CTD": {
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "clk_BB": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "clk_TDC": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "read_reg": {
                    "type": "data",
                    "direction": "O",
                    "left": "64",
                    "right": "0"
                  },
                  "reset_TDC": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "write_debug_reg_0": {
                    "type": "data",
                    "direction": "I",
                    "left": "73",
                    "right": "0"
                  },
                  "write_reg": {
                    "type": "data",
                    "direction": "I",
                    "left": "19",
                    "right": "0"
                  }
                },
                "components": {
                  "AXI4Stream_CoarseExt_0": {
                    "vlnv": "DigiLAB:ip:AXI4Stream_CoarseExtensionCore:3.6",
                    "xci_name": "design_1_AXI4Stream_CoarseExt_0_0",
                    "xci_path": "ip/design_1_AXI4Stream_CoarseExt_0_0/design_1_AXI4Stream_CoarseExt_0_0.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0",
                    "parameters": {
                      "BIT_COARSE": {
                        "value": "4"
                      },
                      "BIT_FID": {
                        "value": "2"
                      },
                      "BIT_SUB_INT": {
                        "value": "9"
                      },
                      "BIT_UNCALIBRATED": {
                        "value": "9"
                      },
                      "CEC_VS_CTD_COUNTER": {
                        "value": "CTD"
                      }
                    }
                  },
                  "AXI4Stream_IperDecod_0": {
                    "vlnv": "DigiLAB:ip:AXI4Stream_IperDecoder:1.3",
                    "xci_name": "design_1_AXI4Stream_IperDecod_0_0",
                    "xci_path": "ip/design_1_AXI4Stream_IperDecod_0_0/design_1_AXI4Stream_IperDecod_0_0.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Ch1/AXI4Stream_IperDecod_0",
                    "parameters": {
                      "BIT_PIPE_COARSE": {
                        "value": "1"
                      },
                      "BIT_TDL": {
                        "value": "480"
                      },
                      "DEBUG_MODE": {
                        "value": "true"
                      },
                      "NUMBER_OF_TDL": {
                        "value": "2"
                      },
                      "TYPE_EDGE_0": {
                        "value": "UP"
                      },
                      "TYPE_EDGE_1": {
                        "value": "UP"
                      }
                    }
                  },
                  "AXI4Stream_MagicCali_0": {
                    "vlnv": "DigiLAB:ip:AXI4Stream_MagicCalibrator:2.5",
                    "xci_name": "design_1_AXI4Stream_MagicCali_0_0",
                    "xci_path": "ip/design_1_AXI4Stream_MagicCali_0_0/design_1_AXI4Stream_MagicCali_0_0.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Ch1/AXI4Stream_MagicCali_0",
                    "parameters": {
                      "BIT_COARSE": {
                        "value": "4"
                      },
                      "BIT_FID": {
                        "value": "2"
                      },
                      "BIT_UNCALIBRATED": {
                        "value": "9"
                      },
                      "DEBUG_MODE_CT": {
                        "value": "true"
                      }
                    }
                  },
                  "AXI4Stream_OverflowC_0": {
                    "vlnv": "DigiLAB:ip:AXI4Stream_OverflowCounter:2.1",
                    "xci_name": "design_1_AXI4Stream_OverflowC_0_0",
                    "xci_path": "ip/design_1_AXI4Stream_OverflowC_0_0/design_1_AXI4Stream_OverflowC_0_0.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Ch1/AXI4Stream_OverflowC_0"
                  },
                  "AXI4Stream_Synchroni_0": {
                    "vlnv": "DigiLAB:ip:AXI4Stream_Synchronizer:2.3",
                    "xci_name": "design_1_AXI4Stream_Synchroni_0_0",
                    "xci_path": "ip/design_1_AXI4Stream_Synchroni_0_0/design_1_AXI4Stream_Synchroni_0_0.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0",
                    "parameters": {
                      "DATA_WIDTH": {
                        "value": "32"
                      },
                      "MODE_SEL": {
                        "value": "FIFO"
                      }
                    }
                  },
                  "BeltBus_NodeInserter_0": {
                    "vlnv": "DigiLAB:ip:BeltBus_NodeInserter:2.4",
                    "xci_name": "design_1_BeltBus_NodeInserter_0_0",
                    "xci_path": "ip/design_1_BeltBus_NodeInserter_0_0/design_1_BeltBus_NodeInserter_0_0.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Ch1/BeltBus_NodeInserter_0",
                    "parameters": {
                      "BIT_COARSE": {
                        "value": "8"
                      },
                      "BIT_FID": {
                        "value": "2"
                      },
                      "NUM_CH": {
                        "value": "1"
                      },
                      "NUM_NODE": {
                        "value": "1"
                      },
                      "PASS_THROUGH": {
                        "value": "Both"
                      }
                    }
                  },
                  "TDCChannelSlice_1": {
                    "vlnv": "DigiLAB:ip:TDCChannelSlice:2.2",
                    "xci_name": "design_1_TDCChannelSlice_1_0",
                    "xci_path": "ip/design_1_TDCChannelSlice_1_0/design_1_TDCChannelSlice_1_0.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Ch1/TDCChannelSlice_1",
                    "parameters": {
                      "BIT_DIVIDER": {
                        "value": "4"
                      },
                      "TDC_ENABLE_DEBUG_PORTS": {
                        "value": "true"
                      }
                    }
                  },
                  "xlconstant_2": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "xci_name": "design_1_xlconstant_2_0",
                    "xci_path": "ip/design_1_xlconstant_2_0/design_1_xlconstant_2_0.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Ch1/xlconstant_2",
                    "parameters": {
                      "CONST_VAL": {
                        "value": "0"
                      }
                    }
                  },
                  "InputLogic_1": {
                    "vlnv": "DigiLAB:ip:InputLogic:4.0",
                    "xci_name": "design_1_InputLogic_1_0",
                    "xci_path": "ip/design_1_InputLogic_1_0/design_1_InputLogic_1_0.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Ch1/InputLogic_1",
                    "parameters": {
                      "BIT_DIVIDER": {
                        "value": "4"
                      },
                      "BIT_STRETCH_LENGTH": {
                        "value": "3"
                      },
                      "CALIB_EVENT": {
                        "value": "EXTERNAL"
                      },
                      "DIVIDER_INIT": {
                        "value": "0"
                      },
                      "EDGE_TRIGGER_INIT": {
                        "value": "RISE"
                      },
                      "INPUT_DIFF_CH_TDC_BOARD_INTERFACE": {
                        "value": "ch1_diff"
                      },
                      "INVERT_BUFFER_POLARITY": {
                        "value": "true"
                      },
                      "STRETCH_LENGTH_INIT": {
                        "value": "6"
                      },
                      "TUNING_MODE": {
                        "value": "true"
                      }
                    }
                  },
                  "AXI4Stream_DSP_TDC_0": {
                    "vlnv": "DigiLAB:ip:AXI4Stream_DSP_TDC:1.0",
                    "xci_name": "design_1_AXI4Stream_DSP_TDC_0_0",
                    "xci_path": "ip/design_1_AXI4Stream_DSP_TDC_0_0/design_1_AXI4Stream_DSP_TDC_0_0.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0",
                    "parameters": {
                      "BIT_SMP_PRE_TDL": {
                        "value": "48"
                      },
                      "BIT_SMP_TDL": {
                        "value": "480"
                      },
                      "DEBUG_MODE": {
                        "value": "true"
                      },
                      "MAX_VALID_TAP_POS": {
                        "value": "479"
                      },
                      "MIN_VALID_TAP_POS": {
                        "value": "-48"
                      },
                      "NUMBER_OF_TDL": {
                        "value": "2"
                      },
                      "NUM_TAP_PRE_TDL": {
                        "value": "48"
                      },
                      "NUM_TAP_TDL": {
                        "value": "480"
                      },
                      "STEP_VALID_TAP_POS": {
                        "value": "16"
                      },
                      "VALID_POSITION_TAP_INIT": {
                        "value": "0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "S00_BB_1": {
                    "interface_ports": [
                      "S00_BB",
                      "BeltBus_NodeInserter_0/S00_BB"
                    ]
                  },
                  "AXI4Stream_DSP_TDC_0_m00_axis_undeco": {
                    "interface_ports": [
                      "AXI4Stream_DSP_TDC_0/m00_axis_undeco",
                      "AXI4Stream_IperDecod_0/S00_AXIS_UnDeco"
                    ]
                  },
                  "BeltBus_NodeInserter_0_M00_BB": {
                    "interface_ports": [
                      "M00_BB",
                      "BeltBus_NodeInserter_0/M00_BB"
                    ]
                  },
                  "AXI4Stream_MagicCali_0_M00_AXIS_TimeStamp": {
                    "interface_ports": [
                      "AXI4Stream_MagicCali_0/M00_AXIS_TimeStamp",
                      "AXI4Stream_OverflowC_0/s00_axis_timestamp"
                    ]
                  },
                  "AXI4Stream_MagicCali_0_M01_AXIS_DebugCT": {
                    "interface_ports": [
                      "M01_AXIS_DebugCT",
                      "AXI4Stream_MagicCali_0/M01_AXIS_DebugCT"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "ch1_diff",
                      "InputLogic_1/AsyncEventIn_Diff"
                    ]
                  },
                  "AXI4Stream_CoarseExt_0_M00_AXIS_UnCalib": {
                    "interface_ports": [
                      "AXI4Stream_CoarseExt_0/M00_AXIS_UnCalib",
                      "AXI4Stream_MagicCali_0/S00_AXIS_Uncalib"
                    ]
                  },
                  "BeltBus_NodeInserter_0_M00_AXIS": {
                    "interface_ports": [
                      "BeltBus_NodeInserter_0/M00_AXIS",
                      "TDCChannelSlice_1/S00_AXIS_Period"
                    ]
                  },
                  "AXI4Stream_Synchroni_0_M00_AXIS": {
                    "interface_ports": [
                      "AXI4Stream_Synchroni_0/M00_AXIS",
                      "BeltBus_NodeInserter_0/S00_AXIS"
                    ]
                  },
                  "AXI4Stream_IperDecod_0_M00_AXIS_SubInt": {
                    "interface_ports": [
                      "AXI4Stream_CoarseExt_0/S00_AXIS_SubInt",
                      "AXI4Stream_IperDecod_0/M00_AXIS_SubInt"
                    ]
                  },
                  "AXI4Stream_OverflowC_0_m00_axis_beltbus": {
                    "interface_ports": [
                      "AXI4Stream_OverflowC_0/m00_axis_beltbus",
                      "AXI4Stream_Synchroni_0/S00_AXIS"
                    ]
                  }
                },
                "nets": {
                  "BeltBus_TDL_Channel_TDC_1_Calibrated": {
                    "ports": [
                      "AXI4Stream_MagicCali_0/Calibrated",
                      "Calibrated",
                      "AXI4Stream_OverflowC_0/IsCalibrated",
                      "TDCChannelSlice_1/Calibrated",
                      "InputLogic_1/IsCalibrate"
                    ]
                  },
                  "CoarseCounter_CTD_1": {
                    "ports": [
                      "CoarseCounter_CTD",
                      "AXI4Stream_CoarseExt_0/CoarseCounter_CTD"
                    ]
                  },
                  "InputLogic_1_AsyncEventOut": {
                    "ports": [
                      "InputLogic_1/AsyncEventOut",
                      "AXI4Stream_DSP_TDC_0/AsyncInput"
                    ]
                  },
                  "StartStopGenerator_0_StopOut": {
                    "ports": [
                      "CalibEventIn",
                      "InputLogic_1/CalibEventIn"
                    ]
                  },
                  "TDCChannelSlice_1_Divider": {
                    "ports": [
                      "TDCChannelSlice_1/Divider",
                      "InputLogic_1/Divider"
                    ]
                  },
                  "TDCChannelSlice_1_EdgeTrigger": {
                    "ports": [
                      "TDCChannelSlice_1/EdgeTrigger",
                      "InputLogic_1/EdgeTrigger"
                    ]
                  },
                  "TDCChannelSlice_1_ForceCalibrate": {
                    "ports": [
                      "TDCChannelSlice_1/ForceCalibrate",
                      "InputLogic_1/ForceCalibrate"
                    ]
                  },
                  "TDCChannelSlice_1_Gate": {
                    "ports": [
                      "TDCChannelSlice_1/Gate",
                      "InputLogic_1/Gate"
                    ]
                  },
                  "TDCChannelSlice_1_Restart_Calibration": {
                    "ports": [
                      "TDCChannelSlice_1/Restart_Calibration",
                      "AXI4Stream_MagicCali_0/Restart_Calibration"
                    ]
                  },
                  "TDCChannelSlice_1_Stop_Calibration": {
                    "ports": [
                      "TDCChannelSlice_1/Stop_Calibration",
                      "AXI4Stream_MagicCali_0/Stop_Calibration"
                    ]
                  },
                  "TDCChannelSlice_1_StretchLength": {
                    "ports": [
                      "TDCChannelSlice_1/StretchLength",
                      "InputLogic_1/StretchLength"
                    ]
                  },
                  "TDCChannelSlice_1_ValidPositionTap": {
                    "ports": [
                      "TDCChannelSlice_1/ValidPositionTap",
                      "AXI4Stream_DSP_TDC_0/ValidPositionTap"
                    ]
                  },
                  "TDCChannelSlice_1_bitTrn_Cal_dout": {
                    "ports": [
                      "TDCChannelSlice_1/bitTrn_Cal_dout",
                      "AXI4Stream_MagicCali_0/bitTrn_Cal_dout"
                    ]
                  },
                  "TDCChannelSlice_1_bitTrn_ReqSample": {
                    "ports": [
                      "TDCChannelSlice_1/bitTrn_ReqSample",
                      "AXI4Stream_MagicCali_0/bitTrn_ReqSample"
                    ]
                  },
                  "TDCChannelSlice_1_bitTrn_Uncal_addr": {
                    "ports": [
                      "TDCChannelSlice_1/bitTrn_Uncal_addr",
                      "AXI4Stream_MagicCali_0/bitTrn_Uncal_addr"
                    ]
                  },
                  "TDCChannelSlice_1_read_reg": {
                    "ports": [
                      "TDCChannelSlice_1/read_reg",
                      "read_reg"
                    ]
                  },
                  "TDCChannelSlice_1_subInterpolationMatrix": {
                    "ports": [
                      "TDCChannelSlice_1/subInterpolationMatrix",
                      "AXI4Stream_IperDecod_0/subInterpolationMatrix"
                    ]
                  },
                  "clk_BB_1": {
                    "ports": [
                      "clk_BB",
                      "AXI4Stream_CoarseExt_0/clk_SYS",
                      "AXI4Stream_MagicCali_0/clk",
                      "AXI4Stream_OverflowC_0/clk",
                      "AXI4Stream_Synchroni_0/s00_axis_aclk",
                      "AXI4Stream_Synchroni_0/m00_axis_aclk",
                      "BeltBus_NodeInserter_0/clk",
                      "TDCChannelSlice_1/clk_SYS",
                      "TDCChannelSlice_1/clk_BB",
                      "TDCChannelSlice_1/aclk"
                    ]
                  },
                  "clk_TDC_1": {
                    "ports": [
                      "clk_TDC",
                      "AXI4Stream_CoarseExt_0/clk_TDC",
                      "AXI4Stream_IperDecod_0/clk",
                      "TDCChannelSlice_1/clk_TDC",
                      "InputLogic_1/clk",
                      "AXI4Stream_DSP_TDC_0/clk"
                    ]
                  },
                  "reset_TDC_1": {
                    "ports": [
                      "reset_TDC",
                      "AXI4Stream_CoarseExt_0/reset_SYS",
                      "AXI4Stream_CoarseExt_0/reset_TDC",
                      "AXI4Stream_IperDecod_0/reset",
                      "AXI4Stream_MagicCali_0/reset",
                      "AXI4Stream_OverflowC_0/reset",
                      "BeltBus_NodeInserter_0/reset",
                      "InputLogic_1/reset",
                      "AXI4Stream_DSP_TDC_0/reset"
                    ]
                  },
                  "write_debug_reg_0_1": {
                    "ports": [
                      "write_debug_reg_0",
                      "TDCChannelSlice_1/write_debug_reg"
                    ]
                  },
                  "xlconstant_2_dout": {
                    "ports": [
                      "xlconstant_2/dout",
                      "TDCChannelSlice_1/s00_axis_period_tvalid"
                    ]
                  },
                  "InputLogic_1_PolarityOut": {
                    "ports": [
                      "InputLogic_1/PolarityOut",
                      "AXI4Stream_DSP_TDC_0/PolarityIn"
                    ]
                  },
                  "write_reg_1": {
                    "ports": [
                      "write_reg",
                      "TDCChannelSlice_1/write_reg"
                    ]
                  },
                  "TDCChannelSlice_1_ValidNumberOfTdl": {
                    "ports": [
                      "TDCChannelSlice_1/ValidNumberOfTdl",
                      "AXI4Stream_DSP_TDC_0/ValidNumberOfTdl"
                    ]
                  }
                }
              },
              "Ch2": {
                "interface_ports": {
                  "M00_BB": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "M01_AXIS_DebugCT": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S00_BB": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "ch2_diff": {
                    "mode": "Slave",
                    "vlnv": "DigiLAB:if:diff_ch_tdc_rtl:1.1"
                  }
                },
                "ports": {
                  "CalibEventIn": {
                    "type": "data",
                    "direction": "I"
                  },
                  "Calibrated": {
                    "type": "data",
                    "direction": "O"
                  },
                  "CoarseCounter_CTD": {
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "clk_BB": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "clk_TDC": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "read_reg": {
                    "type": "data",
                    "direction": "O",
                    "left": "64",
                    "right": "0"
                  },
                  "reset_TDC": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "write_debug_reg_0": {
                    "type": "data",
                    "direction": "I",
                    "left": "73",
                    "right": "0"
                  },
                  "write_reg": {
                    "type": "data",
                    "direction": "I",
                    "left": "19",
                    "right": "0"
                  }
                },
                "components": {
                  "AXI4Stream_CoarseExt_0": {
                    "vlnv": "DigiLAB:ip:AXI4Stream_CoarseExtensionCore:3.6",
                    "xci_name": "design_1_AXI4Stream_CoarseExt_0_1",
                    "xci_path": "ip/design_1_AXI4Stream_CoarseExt_0_1/design_1_AXI4Stream_CoarseExt_0_1.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0",
                    "parameters": {
                      "BIT_COARSE": {
                        "value": "4"
                      },
                      "BIT_FID": {
                        "value": "2"
                      },
                      "BIT_SUB_INT": {
                        "value": "9"
                      },
                      "BIT_UNCALIBRATED": {
                        "value": "9"
                      },
                      "CEC_VS_CTD_COUNTER": {
                        "value": "CTD"
                      }
                    }
                  },
                  "AXI4Stream_IperDecod_0": {
                    "vlnv": "DigiLAB:ip:AXI4Stream_IperDecoder:1.3",
                    "xci_name": "design_1_AXI4Stream_IperDecod_0_1",
                    "xci_path": "ip/design_1_AXI4Stream_IperDecod_0_1/design_1_AXI4Stream_IperDecod_0_1.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Ch2/AXI4Stream_IperDecod_0",
                    "parameters": {
                      "BIT_PIPE_COARSE": {
                        "value": "1"
                      },
                      "BIT_TDL": {
                        "value": "480"
                      },
                      "DEBUG_MODE": {
                        "value": "true"
                      },
                      "NUMBER_OF_TDL": {
                        "value": "2"
                      },
                      "TYPE_EDGE_0": {
                        "value": "UP"
                      },
                      "TYPE_EDGE_1": {
                        "value": "UP"
                      }
                    }
                  },
                  "AXI4Stream_MagicCali_0": {
                    "vlnv": "DigiLAB:ip:AXI4Stream_MagicCalibrator:2.5",
                    "xci_name": "design_1_AXI4Stream_MagicCali_0_1",
                    "xci_path": "ip/design_1_AXI4Stream_MagicCali_0_1/design_1_AXI4Stream_MagicCali_0_1.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0",
                    "parameters": {
                      "BIT_COARSE": {
                        "value": "4"
                      },
                      "BIT_FID": {
                        "value": "2"
                      },
                      "BIT_UNCALIBRATED": {
                        "value": "9"
                      },
                      "DEBUG_MODE_CT": {
                        "value": "true"
                      }
                    }
                  },
                  "AXI4Stream_OverflowC_0": {
                    "vlnv": "DigiLAB:ip:AXI4Stream_OverflowCounter:2.1",
                    "xci_name": "design_1_AXI4Stream_OverflowC_0_1",
                    "xci_path": "ip/design_1_AXI4Stream_OverflowC_0_1/design_1_AXI4Stream_OverflowC_0_1.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0"
                  },
                  "AXI4Stream_Synchroni_0": {
                    "vlnv": "DigiLAB:ip:AXI4Stream_Synchronizer:2.3",
                    "xci_name": "design_1_AXI4Stream_Synchroni_0_1",
                    "xci_path": "ip/design_1_AXI4Stream_Synchroni_0_1/design_1_AXI4Stream_Synchroni_0_1.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Ch2/AXI4Stream_Synchroni_0",
                    "parameters": {
                      "DATA_WIDTH": {
                        "value": "32"
                      },
                      "MODE_SEL": {
                        "value": "FIFO"
                      }
                    }
                  },
                  "BeltBus_NodeInserter_0": {
                    "vlnv": "DigiLAB:ip:BeltBus_NodeInserter:2.4",
                    "xci_name": "design_1_BeltBus_NodeInserter_0_1",
                    "xci_path": "ip/design_1_BeltBus_NodeInserter_0_1/design_1_BeltBus_NodeInserter_0_1.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0",
                    "parameters": {
                      "BIT_COARSE": {
                        "value": "8"
                      },
                      "BIT_FID": {
                        "value": "2"
                      },
                      "NUM_CH": {
                        "value": "2"
                      },
                      "NUM_NODE": {
                        "value": "2"
                      },
                      "PASS_THROUGH": {
                        "value": "Both"
                      }
                    }
                  },
                  "TDCChannelSlice_2": {
                    "vlnv": "DigiLAB:ip:TDCChannelSlice:2.2",
                    "xci_name": "design_1_TDCChannelSlice_2_0",
                    "xci_path": "ip/design_1_TDCChannelSlice_2_0/design_1_TDCChannelSlice_2_0.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Ch2/TDCChannelSlice_2",
                    "parameters": {
                      "BIT_DIVIDER": {
                        "value": "4"
                      },
                      "TDC_ENABLE_DEBUG_PORTS": {
                        "value": "true"
                      }
                    }
                  },
                  "xlconstant_2": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "xci_name": "design_1_xlconstant_2_1",
                    "xci_path": "ip/design_1_xlconstant_2_1/design_1_xlconstant_2_1.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Ch2/xlconstant_2",
                    "parameters": {
                      "CONST_VAL": {
                        "value": "0"
                      }
                    }
                  },
                  "InputLogic_2": {
                    "vlnv": "DigiLAB:ip:InputLogic:4.0",
                    "xci_name": "design_1_InputLogic_2_0",
                    "xci_path": "ip/design_1_InputLogic_2_0/design_1_InputLogic_2_0.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Ch2/InputLogic_2",
                    "parameters": {
                      "BIT_DIVIDER": {
                        "value": "4"
                      },
                      "BIT_STRETCH_LENGTH": {
                        "value": "3"
                      },
                      "CALIB_EVENT": {
                        "value": "EXTERNAL"
                      },
                      "DIVIDER_INIT": {
                        "value": "0"
                      },
                      "EDGE_TRIGGER_INIT": {
                        "value": "RISE"
                      },
                      "INPUT_DIFF_CH_TDC_BOARD_INTERFACE": {
                        "value": "ch2_diff"
                      },
                      "INVERT_BUFFER_POLARITY": {
                        "value": "true"
                      },
                      "STRETCH_LENGTH_INIT": {
                        "value": "6"
                      },
                      "TUNING_MODE": {
                        "value": "true"
                      }
                    }
                  },
                  "AXI4Stream_DSP_TDC_0": {
                    "vlnv": "DigiLAB:ip:AXI4Stream_DSP_TDC:1.0",
                    "xci_name": "design_1_AXI4Stream_DSP_TDC_0_1",
                    "xci_path": "ip/design_1_AXI4Stream_DSP_TDC_0_1/design_1_AXI4Stream_DSP_TDC_0_1.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0",
                    "parameters": {
                      "BIT_SMP_PRE_TDL": {
                        "value": "48"
                      },
                      "BIT_SMP_TDL": {
                        "value": "480"
                      },
                      "DEBUG_MODE": {
                        "value": "true"
                      },
                      "MAX_VALID_TAP_POS": {
                        "value": "479"
                      },
                      "MIN_VALID_TAP_POS": {
                        "value": "-48"
                      },
                      "NUMBER_OF_TDL": {
                        "value": "2"
                      },
                      "NUM_TAP_PRE_TDL": {
                        "value": "48"
                      },
                      "NUM_TAP_TDL": {
                        "value": "480"
                      },
                      "STEP_VALID_TAP_POS": {
                        "value": "16"
                      },
                      "VALID_POSITION_TAP_INIT": {
                        "value": "0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "AXI4Stream_MagicCali_0_M00_AXIS_TimeStamp": {
                    "interface_ports": [
                      "AXI4Stream_MagicCali_0/M00_AXIS_TimeStamp",
                      "AXI4Stream_OverflowC_0/s00_axis_timestamp"
                    ]
                  },
                  "AXI4Stream_Synchroni_0_M00_AXIS": {
                    "interface_ports": [
                      "AXI4Stream_Synchroni_0/M00_AXIS",
                      "BeltBus_NodeInserter_0/S00_AXIS"
                    ]
                  },
                  "AXI4Stream_OverflowC_0_m00_axis_beltbus": {
                    "interface_ports": [
                      "AXI4Stream_OverflowC_0/m00_axis_beltbus",
                      "AXI4Stream_Synchroni_0/S00_AXIS"
                    ]
                  },
                  "AXI4Stream_IperDecod_0_M00_AXIS_SubInt": {
                    "interface_ports": [
                      "AXI4Stream_CoarseExt_0/S00_AXIS_SubInt",
                      "AXI4Stream_IperDecod_0/M00_AXIS_SubInt"
                    ]
                  },
                  "BeltBus_NodeInserter_0_M00_BB": {
                    "interface_ports": [
                      "M00_BB",
                      "BeltBus_NodeInserter_0/M00_BB"
                    ]
                  },
                  "S00_BB_1": {
                    "interface_ports": [
                      "S00_BB",
                      "BeltBus_NodeInserter_0/S00_BB"
                    ]
                  },
                  "AXI4Stream_DSP_TDC_0_m00_axis_undeco": {
                    "interface_ports": [
                      "AXI4Stream_DSP_TDC_0/m00_axis_undeco",
                      "AXI4Stream_IperDecod_0/S00_AXIS_UnDeco"
                    ]
                  },
                  "AXI4Stream_CoarseExt_0_M00_AXIS_UnCalib": {
                    "interface_ports": [
                      "AXI4Stream_CoarseExt_0/M00_AXIS_UnCalib",
                      "AXI4Stream_MagicCali_0/S00_AXIS_Uncalib"
                    ]
                  },
                  "BeltBus_NodeInserter_0_M00_AXIS": {
                    "interface_ports": [
                      "BeltBus_NodeInserter_0/M00_AXIS",
                      "TDCChannelSlice_2/S00_AXIS_Period"
                    ]
                  },
                  "AXI4Stream_MagicCali_0_M01_AXIS_DebugCT": {
                    "interface_ports": [
                      "M01_AXIS_DebugCT",
                      "AXI4Stream_MagicCali_0/M01_AXIS_DebugCT"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "ch2_diff",
                      "InputLogic_2/AsyncEventIn_Diff"
                    ]
                  }
                },
                "nets": {
                  "BeltBus_TDL_Channel_TDC_2_Calibrated": {
                    "ports": [
                      "AXI4Stream_MagicCali_0/Calibrated",
                      "Calibrated",
                      "AXI4Stream_OverflowC_0/IsCalibrated",
                      "TDCChannelSlice_2/Calibrated",
                      "InputLogic_2/IsCalibrate"
                    ]
                  },
                  "CoarseCounter_CTD_1": {
                    "ports": [
                      "CoarseCounter_CTD",
                      "AXI4Stream_CoarseExt_0/CoarseCounter_CTD"
                    ]
                  },
                  "InputLogic_2_AsyncEventOut": {
                    "ports": [
                      "InputLogic_2/AsyncEventOut",
                      "AXI4Stream_DSP_TDC_0/AsyncInput"
                    ]
                  },
                  "StartStopGenerator_0_StopOut": {
                    "ports": [
                      "CalibEventIn",
                      "InputLogic_2/CalibEventIn"
                    ]
                  },
                  "TDCChannelSlice_2_Divider": {
                    "ports": [
                      "TDCChannelSlice_2/Divider",
                      "InputLogic_2/Divider"
                    ]
                  },
                  "TDCChannelSlice_2_EdgeTrigger": {
                    "ports": [
                      "TDCChannelSlice_2/EdgeTrigger",
                      "InputLogic_2/EdgeTrigger"
                    ]
                  },
                  "TDCChannelSlice_2_ForceCalibrate": {
                    "ports": [
                      "TDCChannelSlice_2/ForceCalibrate",
                      "InputLogic_2/ForceCalibrate"
                    ]
                  },
                  "TDCChannelSlice_2_Gate": {
                    "ports": [
                      "TDCChannelSlice_2/Gate",
                      "InputLogic_2/Gate"
                    ]
                  },
                  "TDCChannelSlice_2_Restart_Calibration": {
                    "ports": [
                      "TDCChannelSlice_2/Restart_Calibration",
                      "AXI4Stream_MagicCali_0/Restart_Calibration"
                    ]
                  },
                  "TDCChannelSlice_2_Stop_Calibration": {
                    "ports": [
                      "TDCChannelSlice_2/Stop_Calibration",
                      "AXI4Stream_MagicCali_0/Stop_Calibration"
                    ]
                  },
                  "TDCChannelSlice_2_StretchLength": {
                    "ports": [
                      "TDCChannelSlice_2/StretchLength",
                      "InputLogic_2/StretchLength"
                    ]
                  },
                  "TDCChannelSlice_2_ValidPositionTap": {
                    "ports": [
                      "TDCChannelSlice_2/ValidPositionTap",
                      "AXI4Stream_DSP_TDC_0/ValidPositionTap"
                    ]
                  },
                  "TDCChannelSlice_2_bitTrn_Cal_dout": {
                    "ports": [
                      "TDCChannelSlice_2/bitTrn_Cal_dout",
                      "AXI4Stream_MagicCali_0/bitTrn_Cal_dout"
                    ]
                  },
                  "TDCChannelSlice_2_bitTrn_ReqSample": {
                    "ports": [
                      "TDCChannelSlice_2/bitTrn_ReqSample",
                      "AXI4Stream_MagicCali_0/bitTrn_ReqSample"
                    ]
                  },
                  "TDCChannelSlice_2_bitTrn_Uncal_addr": {
                    "ports": [
                      "TDCChannelSlice_2/bitTrn_Uncal_addr",
                      "AXI4Stream_MagicCali_0/bitTrn_Uncal_addr"
                    ]
                  },
                  "TDCChannelSlice_2_read_reg": {
                    "ports": [
                      "TDCChannelSlice_2/read_reg",
                      "read_reg"
                    ]
                  },
                  "TDCChannelSlice_2_subInterpolationMatrix": {
                    "ports": [
                      "TDCChannelSlice_2/subInterpolationMatrix",
                      "AXI4Stream_IperDecod_0/subInterpolationMatrix"
                    ]
                  },
                  "clk_BB_1": {
                    "ports": [
                      "clk_BB",
                      "AXI4Stream_CoarseExt_0/clk_SYS",
                      "AXI4Stream_MagicCali_0/clk",
                      "AXI4Stream_OverflowC_0/clk",
                      "AXI4Stream_Synchroni_0/s00_axis_aclk",
                      "AXI4Stream_Synchroni_0/m00_axis_aclk",
                      "BeltBus_NodeInserter_0/clk",
                      "TDCChannelSlice_2/clk_SYS",
                      "TDCChannelSlice_2/clk_BB",
                      "TDCChannelSlice_2/aclk"
                    ]
                  },
                  "clk_TDC_1": {
                    "ports": [
                      "clk_TDC",
                      "AXI4Stream_CoarseExt_0/clk_TDC",
                      "AXI4Stream_IperDecod_0/clk",
                      "TDCChannelSlice_2/clk_TDC",
                      "InputLogic_2/clk",
                      "AXI4Stream_DSP_TDC_0/clk"
                    ]
                  },
                  "reset_TDC_1": {
                    "ports": [
                      "reset_TDC",
                      "AXI4Stream_CoarseExt_0/reset_SYS",
                      "AXI4Stream_CoarseExt_0/reset_TDC",
                      "AXI4Stream_IperDecod_0/reset",
                      "AXI4Stream_MagicCali_0/reset",
                      "AXI4Stream_OverflowC_0/reset",
                      "BeltBus_NodeInserter_0/reset",
                      "InputLogic_2/reset",
                      "AXI4Stream_DSP_TDC_0/reset"
                    ]
                  },
                  "write_debug_reg_0_1": {
                    "ports": [
                      "write_debug_reg_0",
                      "TDCChannelSlice_2/write_debug_reg"
                    ]
                  },
                  "xlconstant_2_dout": {
                    "ports": [
                      "xlconstant_2/dout",
                      "TDCChannelSlice_2/s00_axis_period_tvalid"
                    ]
                  },
                  "InputLogic_2_PolarityOut": {
                    "ports": [
                      "InputLogic_2/PolarityOut",
                      "AXI4Stream_DSP_TDC_0/PolarityIn"
                    ]
                  },
                  "write_reg_1": {
                    "ports": [
                      "write_reg",
                      "TDCChannelSlice_2/write_reg"
                    ]
                  },
                  "TDCChannelSlice_2_ValidNumberOfTdl": {
                    "ports": [
                      "TDCChannelSlice_2/ValidNumberOfTdl",
                      "AXI4Stream_DSP_TDC_0/ValidNumberOfTdl"
                    ]
                  }
                }
              },
              "Sync": {
                "interface_ports": {
                  "M00_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "M00_BB": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "M01_AXIS_DebugCT": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "sync_diff": {
                    "mode": "Slave",
                    "vlnv": "DigiLAB:if:diff_ch_tdc_rtl:1.1"
                  }
                },
                "ports": {
                  "CalibEventIn": {
                    "type": "data",
                    "direction": "I"
                  },
                  "Calibrated": {
                    "type": "data",
                    "direction": "O"
                  },
                  "CoarseCounter_CTD": {
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "clk_BB": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "clk_TDC": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "read_reg": {
                    "type": "data",
                    "direction": "O",
                    "left": "64",
                    "right": "0"
                  },
                  "reset_0": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "reset_TDC": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "write_debug_reg_0": {
                    "type": "data",
                    "direction": "I",
                    "left": "73",
                    "right": "0"
                  },
                  "write_reg": {
                    "type": "data",
                    "direction": "I",
                    "left": "19",
                    "right": "0"
                  }
                },
                "components": {
                  "AXI4Stream_CoarseExt_0": {
                    "vlnv": "DigiLAB:ip:AXI4Stream_CoarseExtensionCore:3.6",
                    "xci_name": "design_1_AXI4Stream_CoarseExt_0_2",
                    "xci_path": "ip/design_1_AXI4Stream_CoarseExt_0_2/design_1_AXI4Stream_CoarseExt_0_2.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0",
                    "parameters": {
                      "BIT_COARSE": {
                        "value": "4"
                      },
                      "BIT_FID": {
                        "value": "2"
                      },
                      "BIT_SUB_INT": {
                        "value": "9"
                      },
                      "BIT_UNCALIBRATED": {
                        "value": "9"
                      },
                      "CEC_VS_CTD_COUNTER": {
                        "value": "CTD"
                      }
                    }
                  },
                  "AXI4Stream_IperDecod_0": {
                    "vlnv": "DigiLAB:ip:AXI4Stream_IperDecoder:1.3",
                    "xci_name": "design_1_AXI4Stream_IperDecod_0_2",
                    "xci_path": "ip/design_1_AXI4Stream_IperDecod_0_2/design_1_AXI4Stream_IperDecod_0_2.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Sync/AXI4Stream_IperDecod_0",
                    "parameters": {
                      "BIT_PIPE_COARSE": {
                        "value": "1"
                      },
                      "BIT_TDL": {
                        "value": "480"
                      },
                      "DEBUG_MODE": {
                        "value": "true"
                      },
                      "NUMBER_OF_TDL": {
                        "value": "2"
                      },
                      "TYPE_EDGE_0": {
                        "value": "UP"
                      },
                      "TYPE_EDGE_1": {
                        "value": "UP"
                      }
                    }
                  },
                  "AXI4Stream_MagicCali_0": {
                    "vlnv": "DigiLAB:ip:AXI4Stream_MagicCalibrator:2.5",
                    "xci_name": "design_1_AXI4Stream_MagicCali_0_2",
                    "xci_path": "ip/design_1_AXI4Stream_MagicCali_0_2/design_1_AXI4Stream_MagicCali_0_2.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Sync/AXI4Stream_MagicCali_0",
                    "parameters": {
                      "BIT_COARSE": {
                        "value": "4"
                      },
                      "BIT_FID": {
                        "value": "2"
                      },
                      "BIT_RESOLUTION": {
                        "value": "16"
                      },
                      "BIT_UNCALIBRATED": {
                        "value": "9"
                      },
                      "DEBUG_MODE_CT": {
                        "value": "true"
                      }
                    }
                  },
                  "AXI4Stream_OverflowC_0": {
                    "vlnv": "DigiLAB:ip:AXI4Stream_OverflowCounter:2.1",
                    "xci_name": "design_1_AXI4Stream_OverflowC_0_2",
                    "xci_path": "ip/design_1_AXI4Stream_OverflowC_0_2/design_1_AXI4Stream_OverflowC_0_2.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Sync/AXI4Stream_OverflowC_0"
                  },
                  "AXI4Stream_PeriodMet_0": {
                    "vlnv": "DigiLAB:ip:BeltBus_PeriodMeter:3.2",
                    "xci_name": "design_1_AXI4Stream_PeriodMet_0_0",
                    "xci_path": "ip/design_1_AXI4Stream_PeriodMet_0_0/design_1_AXI4Stream_PeriodMet_0_0.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0",
                    "parameters": {
                      "BIT_COARSE": {
                        "value": "8"
                      },
                      "BIT_FID": {
                        "value": "2"
                      },
                      "BIT_OVERFLOW": {
                        "value": "16"
                      }
                    }
                  },
                  "AXI4Stream_Synchroni_0": {
                    "vlnv": "DigiLAB:ip:AXI4Stream_Synchronizer:2.3",
                    "xci_name": "design_1_AXI4Stream_Synchroni_0_2",
                    "xci_path": "ip/design_1_AXI4Stream_Synchroni_0_2/design_1_AXI4Stream_Synchroni_0_2.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Sync/AXI4Stream_Synchroni_0",
                    "parameters": {
                      "DATA_WIDTH": {
                        "value": "32"
                      },
                      "MODE_SEL": {
                        "value": "FIFO"
                      }
                    }
                  },
                  "BeltBus_NodeInserter_0": {
                    "vlnv": "DigiLAB:ip:BeltBus_NodeInserter:2.4",
                    "xci_name": "design_1_BeltBus_NodeInserter_0_2",
                    "xci_path": "ip/design_1_BeltBus_NodeInserter_0_2/design_1_BeltBus_NodeInserter_0_2.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Sync/BeltBus_NodeInserter_0",
                    "parameters": {
                      "BIT_COARSE": {
                        "value": "8"
                      },
                      "BIT_FID": {
                        "value": "2"
                      },
                      "PASS_THROUGH": {
                        "value": "Both"
                      }
                    }
                  },
                  "TDCChannelSlice_0": {
                    "vlnv": "DigiLAB:ip:TDCChannelSlice:2.2",
                    "xci_name": "design_1_TDCChannelSlice_0_0",
                    "xci_path": "ip/design_1_TDCChannelSlice_0_0/design_1_TDCChannelSlice_0_0.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Sync/TDCChannelSlice_0",
                    "parameters": {
                      "BIT_DIVIDER": {
                        "value": "4"
                      },
                      "BIT_OVERFLOW": {
                        "value": "16"
                      },
                      "TDC_ENABLE_DEBUG_PORTS": {
                        "value": "true"
                      }
                    }
                  },
                  "axis_broadcaster_0": {
                    "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
                    "xci_name": "design_1_axis_broadcaster_0_0",
                    "xci_path": "ip/design_1_axis_broadcaster_0_0/design_1_axis_broadcaster_0_0.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Sync/axis_broadcaster_0",
                    "parameters": {
                      "HAS_TREADY": {
                        "value": "0"
                      },
                      "M00_TDATA_REMAP": {
                        "value": "tdata[39:0]"
                      },
                      "M01_TDATA_REMAP": {
                        "value": "tdata[39:0]"
                      },
                      "M_TDATA_NUM_BYTES": {
                        "value": "5"
                      },
                      "S_TDATA_NUM_BYTES": {
                        "value": "5"
                      }
                    }
                  },
                  "util_vector_logic_0": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_0_0",
                    "xci_path": "ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Sync/util_vector_logic_0",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "not"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "xlconstant_2": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "xci_name": "design_1_xlconstant_2_2",
                    "xci_path": "ip/design_1_xlconstant_2_2/design_1_xlconstant_2_2.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Sync/xlconstant_2",
                    "parameters": {
                      "CONST_VAL": {
                        "value": "0"
                      }
                    }
                  },
                  "InputLogic_0": {
                    "vlnv": "DigiLAB:ip:InputLogic:4.0",
                    "xci_name": "design_1_InputLogic_0_0",
                    "xci_path": "ip/design_1_InputLogic_0_0/design_1_InputLogic_0_0.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Sync/InputLogic_0",
                    "parameters": {
                      "BIT_DIVIDER": {
                        "value": "4"
                      },
                      "BIT_STRETCH_LENGTH": {
                        "value": "3"
                      },
                      "CALIB_EVENT": {
                        "value": "EXTERNAL"
                      },
                      "DIVIDER_INIT": {
                        "value": "15"
                      },
                      "INPUT_DIFF_CH_TDC_BOARD_INTERFACE": {
                        "value": "sync_diff"
                      },
                      "STRETCH_LENGTH_INIT": {
                        "value": "6"
                      },
                      "TUNING_MODE": {
                        "value": "true"
                      }
                    }
                  },
                  "AXI4Stream_DSP_TDC_0": {
                    "vlnv": "DigiLAB:ip:AXI4Stream_DSP_TDC:1.0",
                    "xci_name": "design_1_AXI4Stream_DSP_TDC_0_2",
                    "xci_path": "ip/design_1_AXI4Stream_DSP_TDC_0_2/design_1_AXI4Stream_DSP_TDC_0_2.xci",
                    "inst_hier_path": "TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0",
                    "parameters": {
                      "BIT_SMP_PRE_TDL": {
                        "value": "48"
                      },
                      "BIT_SMP_TDL": {
                        "value": "480"
                      },
                      "DEBUG_MODE": {
                        "value": "true"
                      },
                      "MAX_VALID_TAP_POS": {
                        "value": "479"
                      },
                      "MIN_VALID_TAP_POS": {
                        "value": "-48"
                      },
                      "NUMBER_OF_TDL": {
                        "value": "2"
                      },
                      "NUM_TAP_PRE_TDL": {
                        "value": "48"
                      },
                      "NUM_TAP_TDL": {
                        "value": "480"
                      },
                      "STEP_VALID_TAP_POS": {
                        "value": "16"
                      },
                      "VALID_POSITION_TAP_INIT": {
                        "value": "0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "axis_broadcaster_0_M01_AXIS": {
                    "interface_ports": [
                      "TDCChannelSlice_0/S00_AXIS_Period",
                      "axis_broadcaster_0/M01_AXIS"
                    ]
                  },
                  "AXI4Stream_CoarseExt_0_M00_AXIS_UnCalib": {
                    "interface_ports": [
                      "AXI4Stream_CoarseExt_0/M00_AXIS_UnCalib",
                      "AXI4Stream_MagicCali_0/S00_AXIS_Uncalib"
                    ]
                  },
                  "axis_broadcaster_0_M00_AXIS": {
                    "interface_ports": [
                      "M00_AXIS",
                      "axis_broadcaster_0/M00_AXIS"
                    ]
                  },
                  "AXI4Stream_Synchroni_0_M00_AXIS": {
                    "interface_ports": [
                      "AXI4Stream_Synchroni_0/M00_AXIS",
                      "BeltBus_NodeInserter_0/S00_AXIS"
                    ]
                  },
                  "AXI4Stream_MagicCali_0_M01_AXIS_DebugCT": {
                    "interface_ports": [
                      "M01_AXIS_DebugCT",
                      "AXI4Stream_MagicCali_0/M01_AXIS_DebugCT"
                    ]
                  },
                  "AXI4Stream_IperDecod_0_M00_AXIS_SubInt": {
                    "interface_ports": [
                      "AXI4Stream_CoarseExt_0/S00_AXIS_SubInt",
                      "AXI4Stream_IperDecod_0/M00_AXIS_SubInt"
                    ]
                  },
                  "BeltBus_NodeInserter_0_M00_BB": {
                    "interface_ports": [
                      "M00_BB",
                      "BeltBus_NodeInserter_0/M00_BB"
                    ]
                  },
                  "AXI4Stream_MagicCali_0_M00_AXIS_TimeStamp": {
                    "interface_ports": [
                      "AXI4Stream_MagicCali_0/M00_AXIS_TimeStamp",
                      "AXI4Stream_OverflowC_0/s00_axis_timestamp"
                    ]
                  },
                  "AXI4Stream_DSP_TDC_0_m00_axis_undeco": {
                    "interface_ports": [
                      "AXI4Stream_DSP_TDC_0/m00_axis_undeco",
                      "AXI4Stream_IperDecod_0/S00_AXIS_UnDeco"
                    ]
                  },
                  "AXI4Stream_PeriodMet_0_M00_AXIS": {
                    "interface_ports": [
                      "AXI4Stream_PeriodMet_0/M00_AXIS",
                      "axis_broadcaster_0/S_AXIS"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "sync_diff",
                      "InputLogic_0/AsyncEventIn_Diff"
                    ]
                  },
                  "BeltBus_NodeInserter_0_M00_AXIS": {
                    "interface_ports": [
                      "AXI4Stream_PeriodMet_0/S00_BB",
                      "BeltBus_NodeInserter_0/M00_AXIS"
                    ]
                  },
                  "AXI4Stream_OverflowC_0_m00_axis_beltbus": {
                    "interface_ports": [
                      "AXI4Stream_OverflowC_0/m00_axis_beltbus",
                      "AXI4Stream_Synchroni_0/S00_AXIS"
                    ]
                  }
                },
                "nets": {
                  "BeltBus_TDL_Channel_TDC_0_Calibrated": {
                    "ports": [
                      "AXI4Stream_MagicCali_0/Calibrated",
                      "Calibrated",
                      "AXI4Stream_OverflowC_0/IsCalibrated",
                      "TDCChannelSlice_0/Calibrated",
                      "InputLogic_0/IsCalibrate"
                    ]
                  },
                  "CoarseCounter_CTD_1": {
                    "ports": [
                      "CoarseCounter_CTD",
                      "AXI4Stream_CoarseExt_0/CoarseCounter_CTD"
                    ]
                  },
                  "InputLogic_0_AsyncEventOut": {
                    "ports": [
                      "InputLogic_0/AsyncEventOut",
                      "AXI4Stream_DSP_TDC_0/AsyncInput"
                    ]
                  },
                  "StartStopGenerator_0_StartOut": {
                    "ports": [
                      "CalibEventIn",
                      "InputLogic_0/CalibEventIn"
                    ]
                  },
                  "TDCChannelSlice_0_Divider": {
                    "ports": [
                      "TDCChannelSlice_0/Divider",
                      "InputLogic_0/Divider"
                    ]
                  },
                  "TDCChannelSlice_0_EdgeTrigger": {
                    "ports": [
                      "TDCChannelSlice_0/EdgeTrigger",
                      "InputLogic_0/EdgeTrigger"
                    ]
                  },
                  "TDCChannelSlice_0_ForceCalibrate": {
                    "ports": [
                      "TDCChannelSlice_0/ForceCalibrate",
                      "InputLogic_0/ForceCalibrate"
                    ]
                  },
                  "TDCChannelSlice_0_Gate": {
                    "ports": [
                      "TDCChannelSlice_0/Gate",
                      "InputLogic_0/Gate"
                    ]
                  },
                  "TDCChannelSlice_0_Restart_Calibration": {
                    "ports": [
                      "TDCChannelSlice_0/Restart_Calibration",
                      "AXI4Stream_MagicCali_0/Restart_Calibration"
                    ]
                  },
                  "TDCChannelSlice_0_Stop_Calibration": {
                    "ports": [
                      "TDCChannelSlice_0/Stop_Calibration",
                      "AXI4Stream_MagicCali_0/Stop_Calibration"
                    ]
                  },
                  "TDCChannelSlice_0_StretchLength": {
                    "ports": [
                      "TDCChannelSlice_0/StretchLength",
                      "InputLogic_0/StretchLength"
                    ]
                  },
                  "TDCChannelSlice_0_ValidPositionTap": {
                    "ports": [
                      "TDCChannelSlice_0/ValidPositionTap",
                      "AXI4Stream_DSP_TDC_0/ValidPositionTap"
                    ]
                  },
                  "TDCChannelSlice_0_bitTrn_Cal_dout": {
                    "ports": [
                      "TDCChannelSlice_0/bitTrn_Cal_dout",
                      "AXI4Stream_MagicCali_0/bitTrn_Cal_dout"
                    ]
                  },
                  "TDCChannelSlice_0_bitTrn_ReqSample": {
                    "ports": [
                      "TDCChannelSlice_0/bitTrn_ReqSample",
                      "AXI4Stream_MagicCali_0/bitTrn_ReqSample"
                    ]
                  },
                  "TDCChannelSlice_0_bitTrn_Uncal_addr": {
                    "ports": [
                      "TDCChannelSlice_0/bitTrn_Uncal_addr",
                      "AXI4Stream_MagicCali_0/bitTrn_Uncal_addr"
                    ]
                  },
                  "TDCChannelSlice_0_read_reg": {
                    "ports": [
                      "TDCChannelSlice_0/read_reg",
                      "read_reg"
                    ]
                  },
                  "TDCChannelSlice_0_subInterpolationMatrix": {
                    "ports": [
                      "TDCChannelSlice_0/subInterpolationMatrix",
                      "AXI4Stream_IperDecod_0/subInterpolationMatrix"
                    ]
                  },
                  "clk_BB_1": {
                    "ports": [
                      "clk_BB",
                      "AXI4Stream_CoarseExt_0/clk_SYS",
                      "AXI4Stream_MagicCali_0/clk",
                      "AXI4Stream_OverflowC_0/clk",
                      "AXI4Stream_PeriodMet_0/clk",
                      "AXI4Stream_Synchroni_0/s00_axis_aclk",
                      "AXI4Stream_Synchroni_0/m00_axis_aclk",
                      "BeltBus_NodeInserter_0/clk",
                      "TDCChannelSlice_0/clk_SYS",
                      "TDCChannelSlice_0/clk_BB",
                      "TDCChannelSlice_0/aclk",
                      "axis_broadcaster_0/aclk"
                    ]
                  },
                  "clk_TDC_1": {
                    "ports": [
                      "clk_TDC",
                      "AXI4Stream_CoarseExt_0/clk_TDC",
                      "AXI4Stream_IperDecod_0/clk",
                      "TDCChannelSlice_0/clk_TDC",
                      "InputLogic_0/clk",
                      "AXI4Stream_DSP_TDC_0/clk"
                    ]
                  },
                  "reset_0_1": {
                    "ports": [
                      "reset_0",
                      "axis_broadcaster_0/aresetn",
                      "util_vector_logic_0/Op1"
                    ]
                  },
                  "reset_TDC_1": {
                    "ports": [
                      "reset_TDC",
                      "AXI4Stream_CoarseExt_0/reset_SYS",
                      "AXI4Stream_CoarseExt_0/reset_TDC",
                      "AXI4Stream_IperDecod_0/reset",
                      "AXI4Stream_MagicCali_0/reset",
                      "AXI4Stream_OverflowC_0/reset",
                      "BeltBus_NodeInserter_0/reset",
                      "InputLogic_0/reset",
                      "AXI4Stream_DSP_TDC_0/reset"
                    ]
                  },
                  "util_vector_logic_0_Res": {
                    "ports": [
                      "util_vector_logic_0/Res",
                      "AXI4Stream_PeriodMet_0/reset"
                    ]
                  },
                  "write_debug_reg_0_1": {
                    "ports": [
                      "write_debug_reg_0",
                      "TDCChannelSlice_0/write_debug_reg"
                    ]
                  },
                  "xlconstant_2_dout": {
                    "ports": [
                      "xlconstant_2/dout",
                      "BeltBus_NodeInserter_0/s00_bb_tvalid"
                    ]
                  },
                  "InputLogic_0_PolarityOut": {
                    "ports": [
                      "InputLogic_0/PolarityOut",
                      "AXI4Stream_DSP_TDC_0/PolarityIn"
                    ]
                  },
                  "write_reg_1": {
                    "ports": [
                      "write_reg",
                      "TDCChannelSlice_0/write_reg"
                    ]
                  },
                  "TDCChannelSlice_0_ValidNumberOfTdl": {
                    "ports": [
                      "TDCChannelSlice_0/ValidNumberOfTdl",
                      "AXI4Stream_DSP_TDC_0/ValidNumberOfTdl"
                    ]
                  }
                }
              },
              "CoarseTreeDistributor_0": {
                "vlnv": "DigiLAB:ip:CoarseTreeDistributor:1.2",
                "xci_name": "design_1_CoarseTreeDistributor_0_0",
                "xci_path": "ip/design_1_CoarseTreeDistributor_0_0/design_1_CoarseTreeDistributor_0_0.xci",
                "inst_hier_path": "TDC_Calib/TDC/CoarseTreeDistributor_0",
                "parameters": {
                  "BIT_COARSE": {
                    "value": "4"
                  },
                  "NUMBER_OF_OUTPUT": {
                    "value": "3"
                  }
                }
              },
              "StartStopGenerator_0": {
                "vlnv": "DigiLAB:ip:StartStopGenerator:2.1",
                "xci_name": "design_1_StartStopGenerator_0_0",
                "xci_path": "ip/design_1_StartStopGenerator_0_0/design_1_StartStopGenerator_0_0.xci",
                "inst_hier_path": "TDC_Calib/TDC/StartStopGenerator_0",
                "parameters": {
                  "CLK_SELECT": {
                    "value": "RING OSCILLATOR"
                  },
                  "HALF_DIVIDER": {
                    "value": "10"
                  },
                  "TUNING_MODE": {
                    "value": "false"
                  }
                }
              },
              "util_vector_logic_0": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "design_1_util_vector_logic_0_1",
                "xci_path": "ip/design_1_util_vector_logic_0_1/design_1_util_vector_logic_0_1.xci",
                "inst_hier_path": "TDC_Calib/TDC/util_vector_logic_0",
                "parameters": {
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "util_vector_logic_1": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "design_1_util_vector_logic_1_0",
                "xci_path": "ip/design_1_util_vector_logic_1_0/design_1_util_vector_logic_1_0.xci",
                "inst_hier_path": "TDC_Calib/TDC/util_vector_logic_1",
                "parameters": {
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_0_0",
                "xci_path": "ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci",
                "inst_hier_path": "TDC_Calib/TDC/xlconcat_0",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "65"
                  },
                  "IN1_WIDTH": {
                    "value": "65"
                  },
                  "IN2_WIDTH": {
                    "value": "65"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  },
                  "dout_width": {
                    "value": "195"
                  }
                }
              },
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_xlconstant_0_0",
                "xci_path": "ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci",
                "inst_hier_path": "TDC_Calib/TDC/xlconstant_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  }
                }
              },
              "xlslice_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_0_0",
                "xci_path": "ip/design_1_xlslice_0_0/design_1_xlslice_0_0.xci",
                "inst_hier_path": "TDC_Calib/TDC/xlslice_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "19"
                  },
                  "DIN_WIDTH": {
                    "value": "60"
                  },
                  "DOUT_WIDTH": {
                    "value": "20"
                  }
                }
              },
              "xlslice_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_1_0",
                "xci_path": "ip/design_1_xlslice_1_0/design_1_xlslice_1_0.xci",
                "inst_hier_path": "TDC_Calib/TDC/xlslice_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "39"
                  },
                  "DIN_TO": {
                    "value": "20"
                  },
                  "DIN_WIDTH": {
                    "value": "60"
                  },
                  "DOUT_WIDTH": {
                    "value": "20"
                  }
                }
              },
              "xlslice_2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_2_0",
                "xci_path": "ip/design_1_xlslice_2_0/design_1_xlslice_2_0.xci",
                "inst_hier_path": "TDC_Calib/TDC/xlslice_2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "59"
                  },
                  "DIN_TO": {
                    "value": "40"
                  },
                  "DIN_WIDTH": {
                    "value": "60"
                  },
                  "DOUT_WIDTH": {
                    "value": "20"
                  }
                }
              },
              "xlslice_3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_3_0",
                "xci_path": "ip/design_1_xlslice_3_0/design_1_xlslice_3_0.xci",
                "inst_hier_path": "TDC_Calib/TDC/xlslice_3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "73"
                  },
                  "DIN_WIDTH": {
                    "value": "222"
                  },
                  "DOUT_WIDTH": {
                    "value": "74"
                  }
                }
              },
              "xlslice_4": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_4_0",
                "xci_path": "ip/design_1_xlslice_4_0/design_1_xlslice_4_0.xci",
                "inst_hier_path": "TDC_Calib/TDC/xlslice_4",
                "parameters": {
                  "DIN_FROM": {
                    "value": "147"
                  },
                  "DIN_TO": {
                    "value": "74"
                  },
                  "DIN_WIDTH": {
                    "value": "222"
                  },
                  "DOUT_WIDTH": {
                    "value": "74"
                  }
                }
              },
              "xlslice_5": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_5_0",
                "xci_path": "ip/design_1_xlslice_5_0/design_1_xlslice_5_0.xci",
                "inst_hier_path": "TDC_Calib/TDC/xlslice_5",
                "parameters": {
                  "DIN_FROM": {
                    "value": "221"
                  },
                  "DIN_TO": {
                    "value": "148"
                  },
                  "DIN_WIDTH": {
                    "value": "222"
                  },
                  "DOUT_WIDTH": {
                    "value": "74"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "sync_diff",
                  "Sync/sync_diff"
                ]
              },
              "BeltBus_TDL_Channel_1_M00_BB": {
                "interface_ports": [
                  "Ch1/M00_BB",
                  "Ch2/S00_BB"
                ]
              },
              "BeltBus_TDL_Channel_2_M00_BB": {
                "interface_ports": [
                  "M00_BB",
                  "Ch2/M00_BB"
                ]
              },
              "BeltBus_TDL_Channel_2_M01_AXIS_DebugCT": {
                "interface_ports": [
                  "M01_AXIS_DebugCT1",
                  "Ch2/M01_AXIS_DebugCT"
                ]
              },
              "BeltBus_TDL_Channel_0_M00_BB": {
                "interface_ports": [
                  "Ch1/S00_BB",
                  "Sync/M00_BB"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "M00_AXIS",
                  "Sync/M00_AXIS"
                ]
              },
              "BeltBus_TDL_Channel_0_M01_AXIS_DebugCT": {
                "interface_ports": [
                  "M01_AXIS_DebugCT2",
                  "Sync/M01_AXIS_DebugCT"
                ]
              },
              "BeltBus_TDL_Channel_1_M01_AXIS_DebugCT": {
                "interface_ports": [
                  "M01_AXIS_DebugCT",
                  "Ch1/M01_AXIS_DebugCT"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "ch2_diff",
                  "Ch2/ch2_diff"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "ch1_diff",
                  "Ch1/ch1_diff"
                ]
              }
            },
            "nets": {
              "BeltBus_TDL_Channel_TDC_0_Calibrated": {
                "ports": [
                  "Sync/Calibrated",
                  "util_vector_logic_1/Op1"
                ]
              },
              "BeltBus_TDL_Channel_TDC_1_Calibrated": {
                "ports": [
                  "Ch1/Calibrated",
                  "util_vector_logic_1/Op2"
                ]
              },
              "BeltBus_TDL_Channel_TDC_2_Calibrated": {
                "ports": [
                  "Ch2/Calibrated",
                  "util_vector_logic_0/Op2"
                ]
              },
              "CoarseTreeDistributor_0_CoarseCounter_CTD_0": {
                "ports": [
                  "CoarseTreeDistributor_0/CoarseCounter_CTD_0",
                  "Sync/CoarseCounter_CTD"
                ]
              },
              "CoarseTreeDistributor_0_CoarseCounter_CTD_1": {
                "ports": [
                  "CoarseTreeDistributor_0/CoarseCounter_CTD_1",
                  "Ch1/CoarseCounter_CTD"
                ]
              },
              "CoarseTreeDistributor_0_CoarseCounter_CTD_2": {
                "ports": [
                  "CoarseTreeDistributor_0/CoarseCounter_CTD_2",
                  "Ch2/CoarseCounter_CTD"
                ]
              },
              "Din_1_1": {
                "ports": [
                  "Din_1",
                  "xlslice_3/Din",
                  "xlslice_4/Din",
                  "xlslice_5/Din"
                ]
              },
              "Net": {
                "ports": [
                  "Din",
                  "xlslice_0/Din",
                  "xlslice_1/Din",
                  "xlslice_2/Din"
                ]
              },
              "StartStopGenerator_0_StartOut": {
                "ports": [
                  "StartStopGenerator_0/StartOut",
                  "Sync/CalibEventIn"
                ]
              },
              "StartStopGenerator_0_StopOut": {
                "ports": [
                  "StartStopGenerator_0/StopOut",
                  "Ch1/CalibEventIn",
                  "Ch2/CalibEventIn"
                ]
              },
              "Sync_read_reg1": {
                "ports": [
                  "Sync/read_reg",
                  "xlconcat_0/In0"
                ]
              },
              "TDCChannelSlice_1_read_reg": {
                "ports": [
                  "Ch1/read_reg",
                  "xlconcat_0/In1"
                ]
              },
              "TDCChannelSlice_2_read_reg": {
                "ports": [
                  "Ch2/read_reg",
                  "xlconcat_0/In2"
                ]
              },
              "clk_BB_1": {
                "ports": [
                  "clk_BB",
                  "Ch1/clk_BB",
                  "Ch2/clk_BB",
                  "Sync/clk_BB"
                ]
              },
              "clk_TDC_1": {
                "ports": [
                  "clk_TDC",
                  "Ch1/clk_TDC",
                  "Ch2/clk_TDC",
                  "Sync/clk_TDC",
                  "CoarseTreeDistributor_0/clk"
                ]
              },
              "reset_0_1": {
                "ports": [
                  "reset_0",
                  "Sync/reset_0"
                ]
              },
              "reset_TDC_1": {
                "ports": [
                  "xlconstant_0/dout",
                  "Ch1/reset_TDC",
                  "Ch2/reset_TDC",
                  "Sync/reset_TDC",
                  "CoarseTreeDistributor_0/reset",
                  "StartStopGenerator_0/reset"
                ]
              },
              "util_vector_logic_0_Res": {
                "ports": [
                  "util_vector_logic_0/Res",
                  "Res"
                ]
              },
              "util_vector_logic_1_Res": {
                "ports": [
                  "util_vector_logic_1/Res",
                  "util_vector_logic_0/Op1"
                ]
              },
              "xlconcat_0_dout": {
                "ports": [
                  "xlconcat_0/dout",
                  "dout"
                ]
              },
              "xlslice_3_Dout": {
                "ports": [
                  "xlslice_3/Dout",
                  "Sync/write_debug_reg_0"
                ]
              },
              "xlslice_4_Dout": {
                "ports": [
                  "xlslice_4/Dout",
                  "Ch1/write_debug_reg_0"
                ]
              },
              "xlslice_5_Dout": {
                "ports": [
                  "xlslice_5/Dout",
                  "Ch2/write_debug_reg_0"
                ]
              },
              "xlslice_0_Dout": {
                "ports": [
                  "xlslice_0/Dout",
                  "Sync/write_reg"
                ]
              },
              "xlslice_1_Dout": {
                "ports": [
                  "xlslice_1/Dout",
                  "Ch1/write_reg"
                ]
              },
              "xlslice_2_Dout": {
                "ports": [
                  "xlslice_2/Dout",
                  "Ch2/write_reg"
                ]
              }
            }
          },
          "AXI4Stream_MuxDebugg_0": {
            "vlnv": "DigiLAB:ip:AXI4Stream_MuxDebugger:1.1",
            "xci_name": "design_1_AXI4Stream_MuxDebugg_0_0",
            "xci_path": "ip/design_1_AXI4Stream_MuxDebugg_0_0/design_1_AXI4Stream_MuxDebugg_0_0.xci",
            "inst_hier_path": "TDC_Calib/AXI4Stream_MuxDebugg_0",
            "parameters": {
              "DEBUG_MODE_CC": {
                "value": "false"
              },
              "NUM_CHANNEL": {
                "value": "3"
              }
            }
          },
          "AXI4_TDC_Wrapper_1": {
            "vlnv": "DigiLAB:ip:AXI4_TDC_Wrapper:5.1",
            "xci_name": "design_1_AXI4_TDC_Wrapper_0_2",
            "xci_path": "ip/design_1_AXI4_TDC_Wrapper_0_2/design_1_AXI4_TDC_Wrapper_0_2.xci",
            "inst_hier_path": "TDC_Calib/AXI4_TDC_Wrapper_1",
            "parameters": {
              "BIT_CALIBRATION": {
                "value": "24"
              },
              "BIT_RESOLUTION": {
                "value": "9"
              },
              "BIT_UNCALIBRATED": {
                "value": "9"
              },
              "C_S00_AXI_ADDR_ABS": {
                "value": "0x44A40000"
              },
              "DEBUG_MODE_CC": {
                "value": "false"
              },
              "TDC_ENABLE_DEBUG_PORTS": {
                "value": "true"
              }
            }
          },
          "util_ds_buf_3": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
            "xci_name": "design_1_util_ds_buf_3_0",
            "xci_path": "ip/design_1_util_ds_buf_3_0/design_1_util_ds_buf_3_0.xci",
            "inst_hier_path": "TDC_Calib/util_ds_buf_3",
            "parameters": {
              "DIFF_CLK_IN_BOARD_INTERFACE": {
                "value": "tdc_diff_clock"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "util_ds_buf_4": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
            "xci_name": "design_1_util_ds_buf_4_0",
            "xci_path": "ip/design_1_util_ds_buf_4_0/design_1_util_ds_buf_4_0.xci",
            "inst_hier_path": "TDC_Calib/util_ds_buf_4",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "BUFG"
              }
            }
          }
        },
        "interface_nets": {
          "TDC_M01_AXIS_DebugCT": {
            "interface_ports": [
              "AXI4Stream_MuxDebugg_0/S01_AXIS_DebugCT",
              "TDC/M01_AXIS_DebugCT"
            ]
          },
          "AXI4_TDC_Wrapper_1_M00_AXIS_Autopush": {
            "interface_ports": [
              "M00_AXIS_Autopush",
              "AXI4_TDC_Wrapper_1/M00_AXIS_Autopush"
            ]
          },
          "sync_diff_1": {
            "interface_ports": [
              "sync_diff",
              "TDC/sync_diff"
            ]
          },
          "tdc_diff_clock_1": {
            "interface_ports": [
              "tdc_diff_clock",
              "util_ds_buf_3/CLK_IN_D"
            ]
          },
          "ch1_diff_1": {
            "interface_ports": [
              "ch1_diff",
              "TDC/ch1_diff"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "M00_AXIS",
              "TDC/M00_AXIS"
            ]
          },
          "ch2_diff_1": {
            "interface_ports": [
              "ch2_diff",
              "TDC/ch2_diff"
            ]
          },
          "TDC_M00_BB": {
            "interface_ports": [
              "M00_BB",
              "TDC/M00_BB"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "AXI4_TDC_Wrapper_1/S00_AXI"
            ]
          },
          "TDC_M01_AXIS_DebugCT2": {
            "interface_ports": [
              "AXI4Stream_MuxDebugg_0/S00_AXIS_DebugCT",
              "TDC/M01_AXIS_DebugCT2"
            ]
          },
          "TDC_M01_AXIS_DebugCT1": {
            "interface_ports": [
              "AXI4Stream_MuxDebugg_0/S02_AXIS_DebugCT",
              "TDC/M01_AXIS_DebugCT1"
            ]
          },
          "AXI4Stream_MuxDebugg_0_M00_AXIS_CT": {
            "interface_ports": [
              "AXI4_TDC_Wrapper_1/S00_AXIS_DebugCT",
              "AXI4Stream_MuxDebugg_0/M00_AXIS_CT"
            ]
          }
        },
        "nets": {
          "Net": {
            "ports": [
              "reset",
              "AXI4Stream_MuxDebugg_0/reset",
              "AXI4_TDC_Wrapper_1/reset"
            ]
          },
          "TDC_Res": {
            "ports": [
              "TDC/Res",
              "Res"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_BB",
              "TDC/clk_BB",
              "AXI4Stream_MuxDebugg_0/clk",
              "AXI4_TDC_Wrapper_1/clk",
              "AXI4_TDC_Wrapper_1/aclk"
            ]
          },
          "reset_0_1": {
            "ports": [
              "reset_0",
              "TDC/reset_0"
            ]
          },
          "util_ds_buf_3_IBUF_OUT": {
            "ports": [
              "util_ds_buf_3/IBUF_OUT",
              "util_ds_buf_4/BUFG_I"
            ]
          },
          "util_ds_buf_4_BUFG_O": {
            "ports": [
              "util_ds_buf_4/BUFG_O",
              "TDC/clk_TDC"
            ]
          },
          "AXI4_TDC_Wrapper_1_TDC_DEBUG_PROP_WPORT": {
            "ports": [
              "AXI4_TDC_Wrapper_1/TDC_DEBUG_PROP_WPORT",
              "TDC/Din_1"
            ]
          },
          "AXI4_TDC_Wrapper_1_TDC_PROP_WPORT": {
            "ports": [
              "AXI4_TDC_Wrapper_1/TDC_PROP_WPORT",
              "TDC/Din"
            ]
          },
          "AXI4_TDC_Wrapper_1_MUX_sel": {
            "ports": [
              "AXI4_TDC_Wrapper_1/MUX_sel",
              "AXI4Stream_MuxDebugg_0/sel"
            ]
          },
          "TDC_dout": {
            "ports": [
              "TDC/dout",
              "AXI4_TDC_Wrapper_1/TDC_PROP_RPORT"
            ]
          },
          "resetn_1": {
            "ports": [
              "resetn",
              "AXI4_TDC_Wrapper_1/aresetn"
            ]
          }
        }
      },
      "BeltBus_TDCCounter_0": {
        "vlnv": "DigiLAB:ip:BeltBus_TDCCounter:3.0",
        "xci_name": "design_1_BeltBus_TDCCounter_0_0",
        "xci_path": "ip/design_1_BeltBus_TDCCounter_0_0/design_1_BeltBus_TDCCounter_0_0.xci",
        "inst_hier_path": "BeltBus_TDCCounter_0",
        "parameters": {
          "BIT_FID": {
            "value": "2"
          },
          "NUM_CH": {
            "value": "3"
          }
        }
      },
      "BeltBus_TDCHistogrammer_0": {
        "vlnv": "DigiLAB:ip:BeltBus_TDCHistogrammer:5.1",
        "xci_name": "design_1_BeltBus_TDCHistogrammer_0_0",
        "xci_path": "ip/design_1_BeltBus_TDCHistogrammer_0_0/design_1_BeltBus_TDCHistogrammer_0_0.xci",
        "inst_hier_path": "BeltBus_TDCHistogrammer_0",
        "parameters": {
          "BIN_ADDR_WIDTH": {
            "value": "13"
          },
          "BIN_DATA_WIDTH": {
            "value": "27"
          },
          "BIT_FID": {
            "value": "2"
          },
          "BIT_OVERFLOW": {
            "value": "16"
          },
          "NUM_CH": {
            "value": "3"
          }
        }
      },
      "BeltBus_TDCHistogrammer_1": {
        "vlnv": "DigiLAB:ip:BeltBus_TDCHistogrammer:5.1",
        "xci_name": "design_1_BeltBus_TDCHistogrammer_1_0",
        "xci_path": "ip/design_1_BeltBus_TDCHistogrammer_1_0/design_1_BeltBus_TDCHistogrammer_1_0.xci",
        "inst_hier_path": "BeltBus_TDCHistogrammer_1",
        "parameters": {
          "BIN_ADDR_WIDTH": {
            "value": "13"
          },
          "BIN_DATA_WIDTH": {
            "value": "27"
          },
          "BIT_FID": {
            "value": "2"
          },
          "BIT_OVERFLOW": {
            "value": "16"
          },
          "NUM_CH": {
            "value": "3"
          }
        }
      },
      "BeltBus_TTM_0": {
        "vlnv": "DigiLAB:ip:BeltBus_TTM:2.2",
        "xci_name": "design_1_BeltBus_TTM_0_0",
        "xci_path": "ip/design_1_BeltBus_TTM_0_0/design_1_BeltBus_TTM_0_0.xci",
        "inst_hier_path": "BeltBus_TTM_0",
        "parameters": {
          "BIT_FID": {
            "value": "2"
          },
          "CUSTOM_TRESHOLD": {
            "value": "false"
          },
          "INS_TIMEOUT_CYCLES": {
            "value": "100000000"
          },
          "TAIL_FIFO_DEPTH": {
            "value": "16384"
          },
          "TLAST_GEN_TIMEOUT_CYCLES": {
            "value": "30"
          }
        }
      },
      "MME_0": {
        "vlnv": "DigiLAB:hier:MME:2.2",
        "xci_name": "design_1_MME_0_1",
        "xci_path": "ip/design_1_MME_0_1/design_1_MME_0_1.xci",
        "inst_hier_path": "MME_0",
        "parameters": {
          "MAX_PACKET_LENGTH_PACKETIZER": {
            "value": "131072"
          },
          "PTE_AUXILIARY_PORTS": {
            "value": "true"
          }
        },
        "interface_ports": {
          "S_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS_AUX": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXIS_AUX": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXI_MM2S": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "M_AXI_MM2S",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x7FFFFFFF",
              "width": "31"
            },
            "parameters": {
              "ADDR_WIDTH": {
                "value": "31"
              },
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              }
            }
          },
          "M_AXI_S2MM": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "M_AXI_S2MM",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x7FFFFFFF",
              "width": "31"
            },
            "parameters": {
              "ADDR_WIDTH": {
                "value": "31"
              },
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              }
            }
          },
          "PTE_OUTPUT": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "PTE_INPUT": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI_MM2S": {
              "range": "2G",
              "width": "31"
            },
            "M_AXI_S2MM": {
              "range": "2G",
              "width": "31"
            }
          }
        },
        "interface_ports": {
          "M_AXI_MM2S": {
            "mode": "Master",
            "address_space_ref": "M_AXI_MM2S",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x7FFFFFFF",
              "width": "31"
            }
          },
          "M_AXI_S2MM": {
            "mode": "Master",
            "address_space_ref": "M_AXI_S2MM",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x7FFFFFFF",
              "width": "31"
            }
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/design_1_axi_interconnect_0_0/design_1_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "design_1_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "9"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_4",
            "xci_path": "ip/design_1_xbar_4/design_1_xbar_4.xci",
            "inst_hier_path": "axi_interconnect_0/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "9"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI"
                ]
              },
              "S01_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_0",
                "xci_path": "ip/design_1_auto_pc_0/design_1_auto_pc_0.xci",
                "inst_hier_path": "axi_interconnect_0/m01_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_1",
                "xci_path": "ip/design_1_auto_pc_1/design_1_auto_pc_1.xci",
                "inst_hier_path": "axi_interconnect_0/m02_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_2",
                "xci_path": "ip/design_1_auto_pc_2/design_1_auto_pc_2.xci",
                "inst_hier_path": "axi_interconnect_0/m03_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m03_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_3",
                "xci_path": "ip/design_1_auto_pc_3/design_1_auto_pc_3.xci",
                "inst_hier_path": "axi_interconnect_0/m07_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m07_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "m08_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m07_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "axi_interconnect_0_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axis_broadcaster_0": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "xci_name": "design_1_axis_broadcaster_0_1",
        "xci_path": "ip/design_1_axis_broadcaster_0_1/design_1_axis_broadcaster_0_1.xci",
        "inst_hier_path": "axis_broadcaster_0",
        "parameters": {
          "HAS_TREADY": {
            "value": "0"
          },
          "M00_TDATA_REMAP": {
            "value": "tdata[31:0]"
          },
          "M01_TDATA_REMAP": {
            "value": "tdata[31:0]"
          },
          "M02_TDATA_REMAP": {
            "value": "tdata[31:0]"
          },
          "M03_TDATA_REMAP": {
            "value": "tdata[31:0]"
          },
          "M04_TDATA_REMAP": {
            "value": "tdata[31:0]"
          },
          "M_TDATA_NUM_BYTES": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "5"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "4"
          }
        }
      },
      "axis_broadcaster_1": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "xci_name": "design_1_axis_broadcaster_1_0",
        "xci_path": "ip/design_1_axis_broadcaster_1_0/design_1_axis_broadcaster_1_0.xci",
        "inst_hier_path": "axis_broadcaster_1",
        "parameters": {
          "HAS_TREADY": {
            "value": "0"
          },
          "M00_TDATA_REMAP": {
            "value": "tdata[39:0]"
          },
          "M01_TDATA_REMAP": {
            "value": "tdata[39:0]"
          },
          "M02_TDATA_REMAP": {
            "value": "tdata[31:0]"
          },
          "M03_TDATA_REMAP": {
            "value": "tdata[31:0]"
          },
          "M_TDATA_NUM_BYTES": {
            "value": "5"
          },
          "NUM_MI": {
            "value": "2"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "5"
          }
        }
      },
      "axis_interconnect_0": {
        "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
        "xci_path": "ip/design_1_axis_interconnect_0_0/design_1_axis_interconnect_0_0.xci",
        "inst_hier_path": "axis_interconnect_0",
        "xci_name": "design_1_axis_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S01_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S02_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S03_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_AXIS_ARESETN"
              }
            }
          },
          "S00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_AXIS_ARESETN"
              }
            }
          },
          "S01_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_AXIS_ARESETN"
              }
            }
          },
          "S02_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S03_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S03_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S03_AXIS_ARESETN"
              }
            }
          },
          "S03_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_AXIS_ARESETN"
              }
            }
          },
          "M00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ARB_REQ_SUPPRESS": {
            "type": "data",
            "direction": "I"
          },
          "S01_ARB_REQ_SUPPRESS": {
            "type": "data",
            "direction": "I"
          },
          "S02_ARB_REQ_SUPPRESS": {
            "type": "data",
            "direction": "I"
          },
          "S03_ARB_REQ_SUPPRESS": {
            "type": "data",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axis_switch:1.1",
            "xci_name": "design_1_xbar_5",
            "xci_path": "ip/design_1_xbar_5/design_1_xbar_5.xci",
            "inst_hier_path": "axis_interconnect_0/xbar",
            "parameters": {
              "ARB_ALGORITHM": {
                "value": "0"
              },
              "ARB_ON_MAX_XFERS": {
                "value": "1"
              },
              "M00_AXIS_BASETDEST": {
                "value": "0x00000000"
              },
              "M00_AXIS_HIGHTDEST": {
                "value": "0x00000000"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "4"
              },
              "ROUTING_MODE": {
                "value": "0"
              }
            }
          },
          "s_arb_req_suppress_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_s_arb_req_suppress_concat_0",
            "xci_path": "ip/design_1_s_arb_req_suppress_concat_0/design_1_s_arb_req_suppress_concat_0.xci",
            "inst_hier_path": "axis_interconnect_0/s_arb_req_suppress_concat",
            "parameters": {
              "IN0_WIDTH": {
                "value": "1"
              },
              "IN1_WIDTH": {
                "value": "1"
              },
              "IN2_WIDTH": {
                "value": "1"
              },
              "IN3_WIDTH": {
                "value": "1"
              },
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXIS",
                  "M_AXIS"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_couplers": {
                "interface_ports": [
                  "S_AXIS",
                  "M_AXIS"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s02_couplers_to_s02_couplers": {
                "interface_ports": [
                  "S_AXIS",
                  "M_AXIS"
                ]
              }
            }
          },
          "s03_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s03_couplers_to_s03_couplers": {
                "interface_ports": [
                  "S_AXIS",
                  "M_AXIS"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ss_slidr": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "design_1_auto_ss_slidr_0",
                "xci_path": "ip/design_1_auto_ss_slidr_0/design_1_auto_ss_slidr_0.xci",
                "inst_hier_path": "axis_interconnect_0/m00_couplers/auto_ss_slidr",
                "parameters": {
                  "M_TDEST_WIDTH": {
                    "value": "8"
                  },
                  "S_TDEST_WIDTH": {
                    "value": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_auto_ss_slidr": {
                "interface_ports": [
                  "S_AXIS",
                  "auto_ss_slidr/S_AXIS"
                ]
              },
              "auto_ss_slidr_to_m00_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "auto_ss_slidr/M_AXIS"
                ]
              }
            },
            "nets": {
              "S_AXIS_ACLK_1": {
                "ports": [
                  "S_AXIS_ACLK",
                  "auto_ss_slidr/aclk"
                ]
              },
              "S_AXIS_ARESETN_1": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "auto_ss_slidr/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axis_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXIS",
              "s00_couplers/S_AXIS"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXIS",
              "xbar/S00_AXIS"
            ]
          },
          "axis_interconnect_0_to_s01_couplers": {
            "interface_ports": [
              "S01_AXIS",
              "s01_couplers/S_AXIS"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXIS",
              "xbar/S01_AXIS"
            ]
          },
          "axis_interconnect_0_to_s02_couplers": {
            "interface_ports": [
              "S02_AXIS",
              "s02_couplers/S_AXIS"
            ]
          },
          "s03_couplers_to_xbar": {
            "interface_ports": [
              "s03_couplers/M_AXIS",
              "xbar/S03_AXIS"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXIS",
              "xbar/S02_AXIS"
            ]
          },
          "axis_interconnect_0_to_s03_couplers": {
            "interface_ports": [
              "S03_AXIS",
              "s03_couplers/S_AXIS"
            ]
          },
          "m00_couplers_to_axis_interconnect_0": {
            "interface_ports": [
              "M00_AXIS",
              "m00_couplers/M_AXIS"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXIS",
              "m00_couplers/S_AXIS"
            ]
          }
        },
        "nets": {
          "axis_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_AXIS_ACLK",
              "s01_couplers/M_AXIS_ACLK",
              "s02_couplers/M_AXIS_ACLK",
              "s03_couplers/M_AXIS_ACLK",
              "m00_couplers/S_AXIS_ACLK"
            ]
          },
          "axis_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_AXIS_ARESETN",
              "s01_couplers/M_AXIS_ARESETN",
              "s02_couplers/M_AXIS_ARESETN",
              "s03_couplers/M_AXIS_ARESETN",
              "m00_couplers/S_AXIS_ARESETN"
            ]
          },
          "s_arb_req_suppress_concat_dout": {
            "ports": [
              "s_arb_req_suppress_concat/dout",
              "xbar/s_req_suppress"
            ]
          },
          "s00_arb_req_suppress_to_s_arb_req_suppress_concat": {
            "ports": [
              "S00_ARB_REQ_SUPPRESS",
              "s_arb_req_suppress_concat/In0"
            ]
          },
          "s01_arb_req_suppress_to_s_arb_req_suppress_concat": {
            "ports": [
              "S01_ARB_REQ_SUPPRESS",
              "s_arb_req_suppress_concat/In1"
            ]
          },
          "s02_arb_req_suppress_to_s_arb_req_suppress_concat": {
            "ports": [
              "S02_ARB_REQ_SUPPRESS",
              "s_arb_req_suppress_concat/In2"
            ]
          },
          "s03_arb_req_suppress_to_s_arb_req_suppress_concat": {
            "ports": [
              "S03_ARB_REQ_SUPPRESS",
              "s_arb_req_suppress_concat/In3"
            ]
          },
          "S00_AXIS_ACLK_1": {
            "ports": [
              "S00_AXIS_ACLK",
              "s00_couplers/S_AXIS_ACLK"
            ]
          },
          "S00_AXIS_ARESETN_1": {
            "ports": [
              "S00_AXIS_ARESETN",
              "s00_couplers/S_AXIS_ARESETN"
            ]
          },
          "S01_AXIS_ACLK_1": {
            "ports": [
              "S01_AXIS_ACLK",
              "s01_couplers/S_AXIS_ACLK"
            ]
          },
          "S01_AXIS_ARESETN_1": {
            "ports": [
              "S01_AXIS_ARESETN",
              "s01_couplers/S_AXIS_ARESETN"
            ]
          },
          "S02_AXIS_ACLK_1": {
            "ports": [
              "S02_AXIS_ACLK",
              "s02_couplers/S_AXIS_ACLK"
            ]
          },
          "S02_AXIS_ARESETN_1": {
            "ports": [
              "S02_AXIS_ARESETN",
              "s02_couplers/S_AXIS_ARESETN"
            ]
          },
          "S03_AXIS_ACLK_1": {
            "ports": [
              "S03_AXIS_ACLK",
              "s03_couplers/S_AXIS_ACLK"
            ]
          },
          "S03_AXIS_ARESETN_1": {
            "ports": [
              "S03_AXIS_ARESETN",
              "s03_couplers/S_AXIS_ARESETN"
            ]
          },
          "M00_AXIS_ACLK_1": {
            "ports": [
              "M00_AXIS_ACLK",
              "m00_couplers/M_AXIS_ACLK"
            ]
          },
          "M00_AXIS_ARESETN_1": {
            "ports": [
              "M00_AXIS_ARESETN",
              "m00_couplers/M_AXIS_ARESETN"
            ]
          }
        }
      },
      "xadc_wiz_0": {
        "vlnv": "xilinx.com:ip:xadc_wiz:3.3",
        "xci_name": "design_1_xadc_wiz_0_0",
        "xci_path": "ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xci",
        "inst_hier_path": "xadc_wiz_0",
        "parameters": {
          "ACQUISITION_TIME": {
            "value": "4"
          },
          "ADC_CONVERSION_RATE": {
            "value": "39"
          },
          "CHANNEL_AVERAGING": {
            "value": "256"
          },
          "CHANNEL_ENABLE_TEMPERATURE": {
            "value": "true"
          },
          "CHANNEL_ENABLE_VP_VN": {
            "value": "false"
          },
          "DCLK_FREQUENCY": {
            "value": "8"
          },
          "ENABLE_RESET": {
            "value": "false"
          },
          "EXTERNAL_MUX_CHANNEL": {
            "value": "VP_VN"
          },
          "INTERFACE_SELECTION": {
            "value": "Enable_AXI"
          },
          "OT_ALARM": {
            "value": "false"
          },
          "SEQUENCER_MODE": {
            "value": "Continuous"
          },
          "SINGLE_CHANNEL_ACQUISITION_TIME": {
            "value": "false"
          },
          "SINGLE_CHANNEL_ENABLE_CALIBRATION": {
            "value": "true"
          },
          "SINGLE_CHANNEL_SELECTION": {
            "value": "VP_VN"
          },
          "USER_TEMP_ALARM": {
            "value": "false"
          },
          "VCCAUX_ALARM": {
            "value": "false"
          },
          "VCCINT_ALARM": {
            "value": "false"
          },
          "XADC_STARUP_SELECTION": {
            "value": "channel_sequencer"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_1",
        "xci_path": "ip/design_1_xlconstant_0_1/design_1_xlconstant_0_1.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_1_0",
        "xci_path": "ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          }
        }
      },
      "AXI4Stream_FT245Sync_0": {
        "vlnv": "DigiLAB:ip:AXI4Stream_FT245Sync:1.4",
        "xci_name": "design_1_AXI4Stream_FT245Sync_0_0",
        "xci_path": "ip/design_1_AXI4Stream_FT245Sync_0_0/design_1_AXI4Stream_FT245Sync_0_0.xci",
        "inst_hier_path": "AXI4Stream_FT245Sync_0",
        "parameters": {
          "FT245_BOARD_INTERFACE": {
            "value": "FT245"
          },
          "RX_BUFFER_DEPTH": {
            "value": "512"
          },
          "TX_BUFFER_DEPTH": {
            "value": "512"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "130.958"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_JITTER": {
            "value": "131.841"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "114.212"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_diff_clock"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_1_0",
        "xci_path": "ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xci",
        "inst_hier_path": "clk_wiz_1",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "166.66"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT1_JITTER": {
            "value": "165.633"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "117.553"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "60.000"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "60.000"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "60.000"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "60.000"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT5_REQUESTED_OUT_FREQ": {
            "value": "60.000"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT6_REQUESTED_OUT_FREQ": {
            "value": "60.000"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT7_REQUESTED_OUT_FREQ": {
            "value": "60.000"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "ftdi_clock"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "16.625"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "16.667"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "16.625"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_FREQ_SYNTH": {
            "value": "false"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          },
          "USE_SAFE_CLOCK_STARTUP": {
            "value": "true"
          }
        }
      },
      "dlconstant_gpio_0": {
        "vlnv": "DigiLAB:ip:dlconstant_gpio:1.1",
        "xci_name": "design_1_dlconstant_gpio_0_0",
        "xci_path": "ip/design_1_dlconstant_gpio_0_0/design_1_dlconstant_gpio_0_0.xci",
        "inst_hier_path": "dlconstant_gpio_0",
        "parameters": {
          "CONSTANT_BOARD_INTERFACE": {
            "value": "USB_UART_BUS_EN"
          }
        }
      },
      "dlconstant_gpio_1": {
        "vlnv": "DigiLAB:ip:dlconstant_gpio:1.1",
        "xci_name": "design_1_dlconstant_gpio_1_0",
        "xci_path": "ip/design_1_dlconstant_gpio_1_0/design_1_dlconstant_gpio_1_0.xci",
        "inst_hier_path": "dlconstant_gpio_1",
        "parameters": {
          "CONSTANT_BOARD_INTERFACE": {
            "value": "FRONT_GREEN_POWER_LED"
          }
        }
      },
      "dlconstant_gpio_2": {
        "vlnv": "DigiLAB:ip:dlconstant_gpio:1.1",
        "xci_name": "design_1_dlconstant_gpio_2_0",
        "xci_path": "ip/design_1_dlconstant_gpio_2_0/design_1_dlconstant_gpio_2_0.xci",
        "inst_hier_path": "dlconstant_gpio_2",
        "parameters": {
          "CONSTANT_BOARD_INTERFACE": {
            "value": "FT_245_EN_BUS"
          }
        }
      },
      "dlconstant_gpio_3": {
        "vlnv": "DigiLAB:ip:dlconstant_gpio:1.1",
        "xci_name": "design_1_dlconstant_gpio_3_0",
        "xci_path": "ip/design_1_dlconstant_gpio_3_0/design_1_dlconstant_gpio_3_0.xci",
        "inst_hier_path": "dlconstant_gpio_3",
        "parameters": {
          "CONSTANT_BOARD_INTERFACE": {
            "value": "DAC_RESETN"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_0",
        "xci_path": "ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "IIC": {
        "interface_ports": {
          "I2C_BUS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "AXI4_AXIToIIC_0": {
            "vlnv": "DigiLAB:ip:AXI4_AXIToIIC:2.0",
            "xci_name": "design_1_AXI4_AXIToIIC_0_0",
            "xci_path": "ip/design_1_AXI4_AXIToIIC_0_0/design_1_AXI4_AXIToIIC_0_0.xci",
            "inst_hier_path": "IIC/AXI4_AXIToIIC_0",
            "addressing": {
              "address_spaces": {
                "M00_AXI": {
                  "range": "4G",
                  "width": "32"
                }
              }
            },
            "interface_ports": {
              "M00_AXI": {
                "mode": "Master",
                "address_space_ref": "M00_AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            }
          },
          "axi_iic_0": {
            "vlnv": "xilinx.com:ip:axi_iic:2.0",
            "xci_name": "design_1_axi_iic_0_0",
            "xci_path": "ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0.xci",
            "inst_hier_path": "IIC/axi_iic_0",
            "parameters": {
              "IIC_BOARD_INTERFACE": {
                "value": "I2C_BUS"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "I2C_BUS",
              "axi_iic_0/IIC"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S00_AXI",
              "AXI4_AXIToIIC_0/S00_AXI"
            ]
          },
          "AXI4_AXIToIIC_0_M00_AXI": {
            "interface_ports": [
              "AXI4_AXIToIIC_0/M00_AXI",
              "axi_iic_0/S_AXI"
            ]
          }
        },
        "nets": {
          "Net1": {
            "ports": [
              "s00_axi_aresetn",
              "AXI4_AXIToIIC_0/s00_axi_aresetn",
              "axi_iic_0/s_axi_aresetn"
            ]
          },
          "s00_axi_aclk_1": {
            "ports": [
              "s00_axi_aclk",
              "AXI4_AXIToIIC_0/s00_axi_aclk",
              "axi_iic_0/s_axi_aclk"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "axi_interconnect_0_M05_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M05_AXI",
          "IIC/S00_AXI"
        ]
      },
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "BeltBus_TDCHistogrammer_1/S00_AXI",
          "axi_interconnect_0/M03_AXI"
        ]
      },
      "sys_diff_clock_1": {
        "interface_ports": [
          "sys_diff_clock",
          "clk_wiz_0/CLK_IN1_D"
        ]
      },
      "BeltBus_TDCCounter_0_M00_AXIS_Push": {
        "interface_ports": [
          "BeltBus_TDCCounter_0/M00_AXIS_Push",
          "axis_interconnect_0/S00_AXIS"
        ]
      },
      "MME_0_M_AXI_S2MM": {
        "interface_ports": [
          "MME_0/M_AXI_S2MM",
          "axi_interconnect_0/S01_AXI"
        ]
      },
      "axis_broadcaster_0_M00_AXIS": {
        "interface_ports": [
          "BeltBus_TDCCounter_0/S00_BB",
          "axis_broadcaster_0/M00_AXIS"
        ]
      },
      "axi_interconnect_0_M07_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M07_AXI",
          "xadc_wiz_0/s_axi_lite"
        ]
      },
      "TDC_Calib_M00_AXIS": {
        "interface_ports": [
          "TDC_Calib/M00_AXIS",
          "axis_broadcaster_1/S_AXIS"
        ]
      },
      "dlconstant_gpio_1_constant_out": {
        "interface_ports": [
          "FRONT_GREEN_POWER_LED",
          "dlconstant_gpio_1/constant_out"
        ]
      },
      "axis_broadcaster_0_M02_AXIS": {
        "interface_ports": [
          "BeltBus_TDCHistogrammer_1/S00_BELT",
          "axis_broadcaster_0/M02_AXIS"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "BeltBus_TDCHistogrammer_0/S00_AXI",
          "axi_interconnect_0/M02_AXI"
        ]
      },
      "ch2_diff_1": {
        "interface_ports": [
          "ch2_diff",
          "TDC_Calib/ch2_diff"
        ]
      },
      "S01_AXIS_1": {
        "interface_ports": [
          "BeltBus_TDCHistogrammer_0/M00_AXIS",
          "axis_interconnect_0/S01_AXIS"
        ]
      },
      "BeltBus_TTM_0_M00_AXIS": {
        "interface_ports": [
          "BeltBus_TTM_0/M00_AXIS",
          "MME_0/PTE_INPUT"
        ]
      },
      "MME_0_M_AXIS": {
        "interface_ports": [
          "MME_0/M_AXIS",
          "AXI4Stream_FT245Sync_0/s00_axis_TX"
        ]
      },
      "axis_broadcaster_1_M01_AXIS": {
        "interface_ports": [
          "BeltBus_TDCHistogrammer_1/SYNC",
          "axis_broadcaster_1/M01_AXIS"
        ]
      },
      "MME_0_M_AXI_MM2S": {
        "interface_ports": [
          "MME_0/M_AXI_MM2S",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "BeltBus_TDCCounter_0/S00_AXI",
          "axi_interconnect_0/M01_AXI"
        ]
      },
      "IIC_I2C_BUS": {
        "interface_ports": [
          "I2C_BUS",
          "IIC/I2C_BUS"
        ]
      },
      "axi_interconnect_0_M04_AXI": {
        "interface_ports": [
          "TDC_Calib/S00_AXI",
          "axi_interconnect_0/M04_AXI"
        ]
      },
      "dlconstant_gpio_3_constant_out": {
        "interface_ports": [
          "DAC_RESETN",
          "dlconstant_gpio_3/constant_out"
        ]
      },
      "axis_broadcaster_1_M00_AXIS": {
        "interface_ports": [
          "BeltBus_TDCHistogrammer_0/SYNC",
          "axis_broadcaster_1/M00_AXIS"
        ]
      },
      "BeltBus_TDCHistogrammer_1_M00_AXIS": {
        "interface_ports": [
          "BeltBus_TDCHistogrammer_1/M00_AXIS",
          "axis_interconnect_0/S02_AXIS"
        ]
      },
      "dlconstant_gpio_2_constant_out": {
        "interface_ports": [
          "FT_245_EN_BUS",
          "dlconstant_gpio_2/constant_out"
        ]
      },
      "sync_diff_1": {
        "interface_ports": [
          "sync_diff",
          "TDC_Calib/sync_diff"
        ]
      },
      "dlconstant_gpio_0_constant_out": {
        "interface_ports": [
          "USB_UART_BUS_EN",
          "dlconstant_gpio_0/constant_out"
        ]
      },
      "axis_broadcaster_0_M04_AXIS": {
        "interface_ports": [
          "BeltBus_TTM_0/S00_BB",
          "axis_broadcaster_0/M04_AXIS"
        ]
      },
      "AXI4Stream_FT245Sync_0_m00_axis_RX": {
        "interface_ports": [
          "AXI4Stream_FT245Sync_0/m00_axis_RX",
          "MME_0/S_AXIS"
        ]
      },
      "TDC_M00_BB": {
        "interface_ports": [
          "TDC_Calib/M00_BB",
          "axis_broadcaster_0/S_AXIS"
        ]
      },
      "axis_broadcaster_0_M01_AXIS": {
        "interface_ports": [
          "BeltBus_TDCHistogrammer_0/S00_BELT",
          "axis_broadcaster_0/M01_AXIS"
        ]
      },
      "S_AXI_1": {
        "interface_ports": [
          "Master/S_AXI",
          "axi_interconnect_0/M00_AXI"
        ]
      },
      "axis_interconnect_0_M00_AXIS": {
        "interface_ports": [
          "axis_interconnect_0/M00_AXIS",
          "MME_0/S_AXIS_AUX"
        ]
      },
      "axi_interconnect_0_M08_AXI": {
        "interface_ports": [
          "BeltBus_TTM_0/S00_AXI",
          "axi_interconnect_0/M08_AXI"
        ]
      },
      "FT245_1": {
        "interface_ports": [
          "FT245",
          "AXI4Stream_FT245Sync_0/FT245"
        ]
      },
      "ch1_diff_1": {
        "interface_ports": [
          "ch1_diff",
          "TDC_Calib/ch1_diff"
        ]
      },
      "S03_AXIS_1": {
        "interface_ports": [
          "TDC_Calib/M00_AXIS_Autopush",
          "axis_interconnect_0/S03_AXIS"
        ]
      },
      "tdc_diff_clock_1": {
        "interface_ports": [
          "tdc_diff_clock",
          "TDC_Calib/tdc_diff_clock"
        ]
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "Master/s_axi_aclk",
          "TDC_Calib/clk_BB",
          "BeltBus_TDCCounter_0/s00_bb_aclk",
          "BeltBus_TDCCounter_0/s00_axi_aclk",
          "BeltBus_TDCHistogrammer_0/s00_axi_aclk",
          "BeltBus_TDCHistogrammer_0/m00_axis_aclk",
          "BeltBus_TDCHistogrammer_0/s00_belt_aclk",
          "BeltBus_TDCHistogrammer_1/s00_axi_aclk",
          "BeltBus_TDCHistogrammer_1/m00_axis_aclk",
          "BeltBus_TDCHistogrammer_1/s00_belt_aclk",
          "BeltBus_TTM_0/s00_bb_clk",
          "BeltBus_TTM_0/s00_axi_clk",
          "MME_0/clk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/S01_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/M02_ACLK",
          "axi_interconnect_0/M03_ACLK",
          "axi_interconnect_0/M04_ACLK",
          "axi_interconnect_0/M05_ACLK",
          "axi_interconnect_0/M06_ACLK",
          "axi_interconnect_0/M07_ACLK",
          "axi_interconnect_0/M08_ACLK",
          "axis_broadcaster_0/aclk",
          "axis_broadcaster_1/aclk",
          "axis_interconnect_0/ACLK",
          "axis_interconnect_0/S00_AXIS_ACLK",
          "axis_interconnect_0/S01_AXIS_ACLK",
          "axis_interconnect_0/S02_AXIS_ACLK",
          "axis_interconnect_0/S03_AXIS_ACLK",
          "axis_interconnect_0/M00_AXIS_ACLK",
          "xadc_wiz_0/s_axi_aclk",
          "AXI4Stream_FT245Sync_0/s00_axis_TX_clk",
          "AXI4Stream_FT245Sync_0/m00_axis_RX_clk",
          "proc_sys_reset_0/slowest_sync_clk",
          "IIC/s00_axi_aclk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_0/dcm_locked"
        ]
      },
      "clk_wiz_1_ft_clk": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "AXI4Stream_FT245Sync_0/clk_FT245"
        ]
      },
      "proc_sys_reset_0_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_0/interconnect_aresetn",
          "MME_0/interconnect_aresetn",
          "axi_interconnect_0/ARESETN",
          "axis_interconnect_0/ARESETN"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "Master/s_axi_aresetn",
          "TDC_Calib/reset_0",
          "TDC_Calib/resetn",
          "BeltBus_TDCCounter_0/s00_bb_aresetn",
          "BeltBus_TDCCounter_0/s00_axi_aresetn",
          "BeltBus_TDCHistogrammer_0/s00_axi_aresetn",
          "BeltBus_TDCHistogrammer_0/m00_axis_aresetn",
          "BeltBus_TDCHistogrammer_0/s00_belt_aresetn",
          "BeltBus_TDCHistogrammer_1/s00_axi_aresetn",
          "BeltBus_TDCHistogrammer_1/m00_axis_aresetn",
          "BeltBus_TDCHistogrammer_1/s00_belt_aresetn",
          "BeltBus_TTM_0/s00_bb_aresetn",
          "BeltBus_TTM_0/s00_axi_aresetn",
          "MME_0/peripherals_aresetn",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/S01_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/M02_ARESETN",
          "axi_interconnect_0/M03_ARESETN",
          "axi_interconnect_0/M04_ARESETN",
          "axi_interconnect_0/M05_ARESETN",
          "axi_interconnect_0/M06_ARESETN",
          "axi_interconnect_0/M07_ARESETN",
          "axi_interconnect_0/M08_ARESETN",
          "axis_broadcaster_0/aresetn",
          "axis_broadcaster_1/aresetn",
          "axis_interconnect_0/S00_AXIS_ARESETN",
          "axis_interconnect_0/S01_AXIS_ARESETN",
          "axis_interconnect_0/S02_AXIS_ARESETN",
          "axis_interconnect_0/S03_AXIS_ARESETN",
          "axis_interconnect_0/M00_AXIS_ARESETN",
          "xadc_wiz_0/s_axi_aresetn",
          "AXI4Stream_FT245Sync_0/s00_axis_TX_resetn",
          "IIC/s00_axi_aresetn"
        ]
      },
      "proc_sys_reset_0_peripheral_reset": {
        "ports": [
          "proc_sys_reset_0/peripheral_reset",
          "TDC_Calib/reset"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "AXI4Stream_FT245Sync_0/areset"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "ftdi_clock_1": {
        "ports": [
          "ftdi_clock",
          "clk_wiz_1/clk_in1"
        ]
      }
    },
    "addressing": {
      "/MME_0": {
        "address_spaces": {
          "M_AXI_MM2S": {
            "segments": {
              "SEG_AXI4_AXIToIIC_0_reg0": {
                "address_block": "/IIC/AXI4_AXIToIIC_0/S00_AXI/reg0",
                "offset": "0x00200000",
                "range": "2M"
              },
              "SEG_AXI4_TDC_Wrapper_1_reg0": {
                "address_block": "/TDC_Calib/AXI4_TDC_Wrapper_1/S00_AXI/reg0",
                "offset": "0x44A40000",
                "range": "64K"
              },
              "SEG_BeltBus_TDCCounter_0_MAIN": {
                "address_block": "/BeltBus_TDCCounter_0/S00_AXI/MAIN",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_BeltBus_TDCHistogrammer_0_reg0": {
                "address_block": "/BeltBus_TDCHistogrammer_0/S00_AXI/reg0",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_BeltBus_TDCHistogrammer_1_reg0": {
                "address_block": "/BeltBus_TDCHistogrammer_1/S00_AXI/reg0",
                "offset": "0x44A20000",
                "range": "64K"
              },
              "SEG_BeltBus_TTM_0_reg0": {
                "address_block": "/BeltBus_TTM_0/S00_AXI/reg0",
                "offset": "0x44A60000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/Master/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00000000",
                "range": "4K"
              },
              "SEG_xadc_wiz_0_Reg": {
                "address_block": "/xadc_wiz_0/s_axi_lite/Reg",
                "offset": "0x44A50000",
                "range": "64K"
              }
            }
          },
          "M_AXI_S2MM": {
            "segments": {
              "SEG_AXI4_AXIToIIC_0_reg0": {
                "address_block": "/IIC/AXI4_AXIToIIC_0/S00_AXI/reg0",
                "offset": "0x00200000",
                "range": "2M"
              },
              "SEG_AXI4_TDC_Wrapper_1_reg0": {
                "address_block": "/TDC_Calib/AXI4_TDC_Wrapper_1/S00_AXI/reg0",
                "offset": "0x44A40000",
                "range": "64K"
              },
              "SEG_BeltBus_TDCCounter_0_MAIN": {
                "address_block": "/BeltBus_TDCCounter_0/S00_AXI/MAIN",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_BeltBus_TDCHistogrammer_0_reg0": {
                "address_block": "/BeltBus_TDCHistogrammer_0/S00_AXI/reg0",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_BeltBus_TDCHistogrammer_1_reg0": {
                "address_block": "/BeltBus_TDCHistogrammer_1/S00_AXI/reg0",
                "offset": "0x44A20000",
                "range": "64K"
              },
              "SEG_BeltBus_TTM_0_reg0": {
                "address_block": "/BeltBus_TTM_0/S00_AXI/reg0",
                "offset": "0x44A60000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/Master/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00000000",
                "range": "4K"
              },
              "SEG_xadc_wiz_0_Reg": {
                "address_block": "/xadc_wiz_0/s_axi_lite/Reg",
                "offset": "0x44A50000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/IIC/AXI4_AXIToIIC_0": {
        "address_spaces": {
          "M00_AXI": {
            "segments": {
              "SEG_axi_iic_0_Reg": {
                "address_block": "/IIC/axi_iic_0/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}