<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Chapters\15_AC_Timing_Characteristics\Topics?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Chapters/15_AC_Timing_Characteristics/Topics/?><?path2project ..\..\..\?><?path2project-uri ../../../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="REFCLK_0gqvgczlw" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="topic:1;2:110">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="title:1;3:10">Reference Clocks</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="body:1;5:9">
    <fig id="REFCLK_AC_Timing_1gqvgczlw" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="fig:1;6:42">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="title:2;7:14">REFCLK AC Timing (Input)</title>

      <image href="../Graphics/AC_Timing__refclk.svg" placement="break" width="360px" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="image:1;9:88"/>
    </fig>

    <table audience="DIGIG5_NOKIA" id="REFCLK_AC_Timing_Parameters_2gqvgczlw" class="- topic/table " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="table:1;12:79">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="title:3;13:14">REFCLK and PCIE_REFCLK AC Timing
      Parameters (Input)</title>

      <tgroup cols="6" class="- topic/tgroup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="tgroup:1;16:24">
        <colspec colname="col1" colwidth="1in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="colspec:1;17:47"/>

        <colspec colname="col2" colwidth="2.5in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="colspec:2;19:49"/>

        <colspec colname="col3" colwidth=".5in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="colspec:3;21:48"/>

        <colspec colname="col4" colwidth=".5in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="colspec:4;23:49"/>

        <colspec colname="col5" colwidth=".5in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="colspec:5;25:48"/>

        <colspec colname="col6" colwidth=".5in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="colspec:6;27:48"/>

        <thead class="- topic/thead " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="thead:1;29:16">
          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="row:1;30:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:1;31:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:1;31:23">Symbol</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:2;33:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:2;33:23">Description</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:3;35:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:3;35:23">Min</p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:4;37:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:4;37:23">Typ</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:5;39:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:5;39:23">Max</p></entry>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:6;41:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:6;41:23">Units</p></entry>
          </row>
        </thead>

        <tbody class="- topic/tbody " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="tbody:1;45:16">
          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="row:2;46:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:7;47:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:7;47:23">F<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="sub:1;47:29">REFCLK</sub> </p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:8;49:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:8;49:23">REFCLK
            Frequency (differential input)</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:9;52:21"/>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:10;54:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:9;54:23">155.52 or
            125</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:11;57:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:10;57:23">MHz</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="row:3;60:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:12;61:20">F<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="sub:2;61:26">PCIE_REFCLK</sub></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:13;63:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:11;63:23">PCIE_REFCLK
            Frequency (differential input)</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:14;66:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:12;66:24"/></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:15;68:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:13;68:23">100</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:16;70:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:14;70:24"/></entry>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:17;72:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:15;72:23">MHz</p></entry>
          </row>
        </tbody>
      </tgroup>
    </table>

    <table audience="DIGIG5_CIENA DIGIG5_ROW META-600G MSCCInternal" id="REFCLK_AC_Timing_Parameters_row_2gqvgczlw" class="- topic/table " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="table:2;78:117">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="title:4;79:14">REFCLK and PCIE_REFCLK AC Timing
      Parameters (Input)</title>

      <tgroup cols="6" class="- topic/tgroup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="tgroup:2;82:24">
        <colspec colname="col1" colwidth="1in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="colspec:7;83:47"/>

        <colspec colname="col2" colwidth="2.5in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="colspec:8;85:49"/>

        <colspec colname="col3" colwidth=".5in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="colspec:9;87:48"/>

        <colspec colname="col4" colwidth=".5in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="colspec:10;89:49"/>

        <colspec colname="col5" colwidth=".5in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="colspec:11;91:48"/>

        <colspec colname="col6" colwidth=".5in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="colspec:12;93:48"/>

        <thead class="- topic/thead " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="thead:2;95:16">
          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="row:4;96:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:18;97:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:16;97:23">Symbol</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:19;99:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:17;99:23">Description</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:20;101:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:18;101:23">Min</p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:21;103:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:19;103:23">Typ</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:22;105:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:20;105:23">Max</p></entry>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:23;107:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:21;107:23">Units</p></entry>
          </row>
        </thead>

        <tbody class="- topic/tbody " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="tbody:2;111:16">
          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="row:5;112:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:24;113:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:22;113:23">F<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="sub:3;113:29">REFCLK</sub> </p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:25;115:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:23;115:23">REFCLK
            Frequency (differential input)</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:26;118:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:24;118:24"/></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:27;120:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:25;120:23">125</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:28;122:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:26;122:24"/></entry>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:29;124:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:27;124:23">MHz</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="row:6;127:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:30;128:20">F<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="sub:4;128:26">PCIE_REFCLK</sub></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:31;130:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:28;130:23">PCIE_REFCLK
            Frequency (differential input)</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:32;133:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:29;133:24"/></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:33;135:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:30;135:23">100</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:34;137:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:31;137:24"/></entry>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:35;139:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:32;139:23">MHz</p></entry>
          </row>
        </tbody>
      </tgroup>
    </table>

    <note class="- topic/note " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="note:1;145:11"><ol class="- topic/ol " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="ol:1;145:15">
        <li id="d1e94" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="li:1;146:24"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:33;146:27">REFCLK Duty
        cycle: Min 45%, Max 55%; Offset: <ph otherprops="symbolfont" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="ph:1;147:70">±</ph>20 ppm</p></li>

        <li id="d1e103" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="li:2;149:25"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:34;149:28">PCIE_REFCLK
        Duty cycle: Min 40%, Max 60%; Offset: <ph otherprops="symbolfont" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="ph:2;150:75">±</ph>100 ppm</p></li>
      </ol></note>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:35;153:9"/>

    <table id="REFCLK_and_PCIE_REFCLK_AC_Parameters_Inp_8ig00px26" class="- topic/table " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="table:3;155:68">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="title:5;156:14">REFCLK and PCIE_REFCLK AC Parameters
      (Input)</title>

      <tgroup cols="6" class="- topic/tgroup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="tgroup:3;159:24">
        <colspec colname="col1" colwidth="1in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="colspec:13;160:47"/>

        <colspec colname="col2" colwidth="2.5in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="colspec:14;162:49"/>

        <colspec colname="col3" colwidth=".5in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="colspec:15;164:48"/>

        <colspec colname="col4" colwidth=".5in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="colspec:16;166:49"/>

        <colspec colname="col5" colwidth=".5in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="colspec:17;168:48"/>

        <colspec colname="col6" colwidth=".5in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="colspec:18;170:48"/>

        <thead class="- topic/thead " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="thead:3;172:16">
          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="row:7;173:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:36;174:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:36;174:23">Symbol</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:37;176:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:37;176:23">Description</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:38;178:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:38;178:23">Min</p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:39;180:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:39;180:23">Typ</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:40;182:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:40;182:23">Max</p></entry>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:41;184:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:41;184:23">Units</p></entry>
          </row>
        </thead>

        <tbody class="- topic/tbody " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="tbody:3;188:16">
          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="row:8;189:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:42;190:20">Vid</entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:43;192:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:42;192:23">Input
            peak-to-peak Differential Voltage</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:44;195:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:43;195:23">200</p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:45;197:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:44;197:23">-</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:46;199:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:45;199:23">2000</p></entry>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="entry:47;201:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:46;201:23">mVppd</p></entry>
          </row>
        </tbody>
      </tgroup>
    </table>

    <note class="- topic/note " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="note:2;207:11"><ol class="- topic/ol " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="ol:2;207:15">
        <li id="d1e284" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="li:3;208:25"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:47;208:28">REFCLK and
        PCIE_REFCLK inputs require AC coupling with external capacitors<ph class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="ph:3;209:76"> as
        per the Hardware Design Guide</ph><xref href="../../02_References/a_02_references.xml#a_02_references/PMC_ref_hwdg_pm6010" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="xref:1;210:133" type="li"><?ditaot gentext?>2</xref>.
        DC input range is not specified since these inputs are AC coupled.
        These inputs are internally biased and do not require external
        biasing.</p></li>

        <li id="d1e294" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="li:4;215:25"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:48;215:28">REFCLK input
        has nominal 100 Ohm internal termination and biasing is
        provided.</p></li>

        <li id="d1e297" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="li:5;219:25"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:49;219:28">PCIE_REFCLK
        input requires external 100 Ohm differential termination.</p></li>

        <li id="d1e303" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="li:6;222:25"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:50;222:28">Although the
        device may function with levels lower than indicated, the jitter
        performance is not guaranteed.</p></li>
      </ol></note>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:51;227:9"/>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="p:52;229:8">Refer to the<xref href="../../02_References/a_02_references.xml#a_02_references/Int_ref_40nm_SERDES_RAPTR" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\REFCLK_0gqvgczlw.xml" xtrc="xref:2;229:115" type="li"><?ditaot usertext?>
    16nm RAPTR SERDES Specification</xref> for all jitter requirements.</p>
  </body>
</topic>