{:input (genetic.crossover/dumb-crossover 809872213 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))) (genetic.representation/genetic-representation "examples/57913.FED53366.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_8 , wire1_14, wire2_7, \\wire22_:missing_28 , wire23_7, wire24_34);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_8 ;\n  wire \\wire0_:missing_8 ;\n  wire wire15;\n  wire wire16;\n  wire wire17;\n  input wire1_14;\n  wire wire1_14;\n  wire wire20;\n  wire wire21;\n  input \\wire22_:missing_28 ;\n  wire \\wire22_:missing_28 ;\n  output wire23_7;\n  wire wire23_7;\n  output wire24_34;\n  wire wire24_34;\n  wire \\wire25_33_37_:missing ;\n  wire wire26_7;\n  wire wire29_11;\n  wire wire29_15;\n  wire \\wire29_17_:missing_20 ;\n  wire wire29_19;\n  wire \\wire29_30_:missing_32 ;\n  wire wire29_31;\n  wire wire29_32;\n  wire wire29_35;\n  wire wire29_9;\n  wire \\wire29_:missing_28 ;\n  wire \\wire29_:missing_36 ;\n  wire \\wire29_:missing_8 ;\n  output wire2_7;\n  wire wire2_7;\n  wire wire33;\n  wire wire36;\n  wire wire38_39;\n  wire \\wire3_16_:missing ;\n  wire wire4_7;\n  wire wire4_9;\n  wire wire6_18;\n  wire wire6_7;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_11 ;\n  wire \\wire:missing_12_13 ;\n  wire \\wire:missing_12_14 ;\n  wire \\wire:missing_19 ;\n  wire \\wire:missing_28 ;\n  wire \\wire:missing_30 ;\n  wire \\wire:missing_31 ;\n  wire \\wire:missing_31_22 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_7 ;\n  wire \\wire:missing_7_39 ;\n  wire \\wire:missing_edge ;\n  assign wire4_9 = 2'h1 >> wire4_7;\n  assign \\wire:missing_edge  = 2'h1 >> wire26_7;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_28  = 4'h8 >> { \\wire29_:missing_28 , \\wire22_:missing_28  };\n  assign \\wire29_17_:missing_20  = 4'h6 >> { \\wire:missing_edge , \\wire29_30_:missing_32  };\n  assign \\wire:missing_30  = 4'h8 >> { \\wire:missing_edge , \\wire29_30_:missing_32  };\n  assign \\wire:missing_31  = 4'h8 >> { \\wire:missing_31_22 , wire29_31 };\n  assign wire6_18 = 2'h1 >> wire6_7;\n  assign \\wire:missing_7  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire0_:missing_8 , \\wire29_:missing_8  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire4_9, wire29_9 };\n  assign \\wire:missing_10  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_11  = 4'h6 >> { wire29_11, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_12_14 , \\wire:missing_12_13  };\n  assign \\wire3_16_:missing  = 1'h0;\n  assign \\wire25_33_37_:missing  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire38_39 = \\wire:missing_7_39 ;\n  assign \\wire:missing_edge  = wire38_39;\n  assign \\wire:missing_edge  = \\wire25_33_37_:missing ;\n  assign wire36 = \\wire29_:missing_36 ;\n  assign \\wire:missing_35  = wire29_35;\n  assign wire24_34 = \\wire:missing_edge ;\n  assign wire33 = \\wire25_33_37_:missing ;\n  assign \\wire29_30_:missing_32  = wire29_32;\n  assign wire21 = \\wire:missing_edge ;\n  assign wire20 = \\wire29_17_:missing_20 ;\n  assign \\wire:missing_19  = wire29_19;\n  assign \\wire:missing_edge  = wire6_18;\n  assign wire17 = \\wire29_17_:missing_20 ;\n  assign wire16 = \\wire3_16_:missing ;\n  assign wire15 = wire29_15;\n  assign \\wire:missing_12_14  = wire1_14;\n  assign \\wire:missing_12_13  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/40080B57.v:3.1-92.10\" *)\nmodule postsynth(\\wire0_:missing_8 , wire1_14, wire2_7, \\wire22_:missing_28 , wire23_7, wire24_34);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/40080B57.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/40080B57.v:5.9-5.26\" *)\n  input \\wire0_:missing_8 ;\n  wire \\wire0_:missing_8 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/40080B57.v:8.8-8.14\" *)\n  wire wire16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/40080B57.v:10.9-10.17\" *)\n  input wire1_14;\n  wire wire1_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/40080B57.v:13.8-13.14\" *)\n  wire wire21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/40080B57.v:14.9-14.28\" *)\n  input \\wire22_:missing_28 ;\n  wire \\wire22_:missing_28 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/40080B57.v:16.10-16.18\" *)\n  output wire23_7;\n  wire wire23_7;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/40080B57.v:18.10-18.19\" *)\n  output wire24_34;\n  wire wire24_34;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/40080B57.v:20.8-20.30\" *)\n  wire \\wire25_33_37_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/40080B57.v:34.10-34.17\" *)\n  output wire2_7;\n  wire wire2_7;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/40080B57.v:36.8-36.14\" *)\n  wire wire33;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/40080B57.v:38.8-38.17\" *)\n  wire wire38_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/40080B57.v:39.8-39.26\" *)\n  wire \\wire3_16_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/40080B57.v:42.8-42.16\" *)\n  wire wire6_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/40080B57.v:44.8-44.24\" *)\n  wire \\wire:missing_10 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/40080B57.v:46.8-46.27\" *)\n  wire \\wire:missing_12_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/40080B57.v:47.8-47.27\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_12_14 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/40080B57.v:54.8-54.23\" *)\n  wire \\wire:missing_7 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/40080B57.v:55.8-55.26\" *)\n  wire \\wire:missing_7_39 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/40080B57.v:56.8-56.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire16 = 1'h0;\n  assign wire21 = 1'h1;\n  assign wire23_7 = 1'hx;\n  assign wire24_34 = 1'h1;\n  assign \\wire25_33_37_:missing  = 1'h1;\n  assign wire2_7 = 1'hx;\n  assign wire33 = 1'h1;\n  assign wire38_39 = 1'h1;\n  assign \\wire3_16_:missing  = 1'h0;\n  assign wire6_18 = 1'h1;\n  assign \\wire:missing_10  = 1'h1;\n  assign \\wire:missing_12_13  = 1'h1;\n  assign \\wire:missing_12_14  = wire1_14;\n  assign \\wire:missing_7  = 1'h0;\n  assign \\wire:missing_7_39  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  1:44:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo/src/top.v'.\nSBY  1:44:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] Copy '/tmp/fuzzmount2DDF5D8C/40080B57.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo/src/40080B57.v'.\nSBY  1:44:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] Copy '/tmp/fuzzmount2DDF5D8C/40080B57.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo/src/40080B57.post.v'.\nSBY  1:44:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] engine_0: abc pdr\nSBY  1:44:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:44:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/40080B57.v:67$33_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/40080B57.v:67$33.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  1:44:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/40080B57.v:68$34_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/40080B57.v:68$34.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  1:44:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/40080B57.v:65$31_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/40080B57.v:65$31.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  1:44:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/40080B57.v:71$37_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/40080B57.v:71$37.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  1:44:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/40080B57.v:58$24_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/40080B57.v:58$24.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  1:44:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] base: Warning: Wire presynth.\\wire2_7 is used but has no driver.\nSBY  1:44:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] base: Warning: Wire presynth.\\wire23_7 is used but has no driver.\nSBY  1:44:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] base: finished (returncode=0)\nSBY  1:44:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:44:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] aig: Warning: Wire presynth.\\wire2_7 is used but has no driver.\nSBY  1:44:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] aig: Warning: Wire presynth.\\wire23_7 is used but has no driver.\nSBY  1:44:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] aig: finished (returncode=0)\nSBY  1:44:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:44:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:44:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] engine_0: Warning: The network has no constraints.\nSBY  1:44:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.02 sec\nSBY  1:44:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] engine_0: finished (returncode=0)\nSBY  1:44:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] engine_0: Status returned by engine: FAIL\nSBY  1:44:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:08 (8)\nSBY  1:44:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:44:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:44:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo'.\nSBY  1:44:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1e_2ghmo] DONE (FAIL, rc=2)\n", :err ""}}}