/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [26:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [32:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(celloutsig_0_0z | _00_);
  assign celloutsig_1_2z = ~celloutsig_1_0z[2];
  reg [26:0] _04_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _04_ <= 27'h0000000;
    else _04_ <= { in_data[91:70], celloutsig_0_2z, celloutsig_0_2z[1], celloutsig_0_1z };
  assign { _01_[26:4], _00_, _01_[2:0] } = _04_;
  assign celloutsig_1_1z = in_data[134:129] & in_data[167:162];
  assign celloutsig_1_12z = celloutsig_1_7z[7:5] > celloutsig_1_1z[3:1];
  assign celloutsig_0_13z = { _01_[23:18], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_2z[1], celloutsig_0_7z } || { in_data[83:79], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_1_18z = { celloutsig_1_9z[5:1], celloutsig_1_12z } < { celloutsig_1_6z[5:1], celloutsig_1_2z };
  assign celloutsig_1_10z = celloutsig_1_9z[4:2] < in_data[131:129];
  assign celloutsig_0_14z = { celloutsig_0_8z[0], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z[1], celloutsig_0_0z, celloutsig_0_2z[1], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z[1], celloutsig_0_13z, celloutsig_0_2z[1], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_9z } * { in_data[80:54], celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_1_7z = { celloutsig_1_6z[2], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z } * in_data[107:96];
  assign celloutsig_0_6z = in_data[90] ? in_data[32:28] : { in_data[85:82], celloutsig_0_2z[1] };
  assign celloutsig_0_15z = { celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_9z } !== _01_[14:10];
  assign celloutsig_0_11z = { celloutsig_0_7z[1], celloutsig_0_0z, celloutsig_0_2z[1] } | { in_data[42:41], celloutsig_0_5z };
  assign celloutsig_0_12z = celloutsig_0_8z[3] & celloutsig_0_7z[3];
  assign celloutsig_0_10z = ^ { _01_[17:4], _00_, _01_[2:0], celloutsig_0_5z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } >> in_data[93:91];
  assign celloutsig_1_6z = in_data[110:102] <<< { in_data[115:110], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_8z = { celloutsig_0_6z[2:0], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z } >>> { celloutsig_0_7z[3:1], celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[123:120] >>> in_data[106:103];
  assign celloutsig_1_9z = { celloutsig_1_0z[3:1], celloutsig_1_2z, celloutsig_1_0z } >>> in_data[169:162];
  assign celloutsig_1_19z = celloutsig_1_6z[7:0] ^ { in_data[132:126], celloutsig_1_10z };
  assign celloutsig_0_7z = celloutsig_0_6z[3:0] ^ _01_[26:23];
  assign celloutsig_0_0z = ~((in_data[56] & in_data[27]) | in_data[11]);
  assign celloutsig_1_4z = ~((celloutsig_1_1z[0] & celloutsig_1_1z[1]) | celloutsig_1_2z);
  assign celloutsig_0_9z = ~((celloutsig_0_0z & celloutsig_0_6z[3]) | (_01_[15] & celloutsig_0_7z[0]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[80]) | (celloutsig_0_0z & in_data[40]));
  assign _01_[3] = _00_;
  assign { out_data[128], out_data[103:96], out_data[63:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z[32:1], celloutsig_0_15z };
endmodule
