{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542327588975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542327589004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 15 18:19:48 2018 " "Processing started: Thu Nov 15 18:19:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542327589004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542327589004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Audio_Demo -c Audio_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Audio_Demo -c Audio_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542327589004 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542327594705 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542327594705 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//SRVC/Homes\$/zengrui5/Desktop/ECE241/Audio_Demo/avconf/I2C_Controller.v " "Can't analyze file -- file //SRVC/Homes\$/zengrui5/Desktop/ECE241/Audio_Demo/avconf/I2C_Controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1542327622535 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//SRVC/Homes\$/zengrui5/Desktop/ECE241/Audio_Demo/avconf/avconf.v " "Can't analyze file -- file //SRVC/Homes\$/zengrui5/Desktop/ECE241/Audio_Demo/avconf/avconf.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1542327622538 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//SRVC/Homes\$/zengrui5/Desktop/ECE241/Audio_Demo/Audio_Controller/Audio_Controller.v " "Can't analyze file -- file //SRVC/Homes\$/zengrui5/Desktop/ECE241/Audio_Demo/Audio_Controller/Audio_Controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1542327622542 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//SRVC/Homes\$/zengrui5/Desktop/ECE241/Audio_Demo/Audio_Controller/Audio_Clock.v " "Can't analyze file -- file //SRVC/Homes\$/zengrui5/Desktop/ECE241/Audio_Demo/Audio_Controller/Audio_Clock.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1542327622545 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//SRVC/Homes\$/zengrui5/Desktop/ECE241/Audio_Demo/Audio_Controller/Altera_UP_SYNC_FIFO.v " "Can't analyze file -- file //SRVC/Homes\$/zengrui5/Desktop/ECE241/Audio_Demo/Audio_Controller/Altera_UP_SYNC_FIFO.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1542327622548 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//SRVC/Homes\$/zengrui5/Desktop/ECE241/Audio_Demo/Audio_Controller/Altera_UP_Clock_Edge.v " "Can't analyze file -- file //SRVC/Homes\$/zengrui5/Desktop/ECE241/Audio_Demo/Audio_Controller/Altera_UP_Clock_Edge.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1542327622551 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//SRVC/Homes\$/zengrui5/Desktop/ECE241/Audio_Demo/Audio_Controller/Altera_UP_Audio_Out_Serializer.v " "Can't analyze file -- file //SRVC/Homes\$/zengrui5/Desktop/ECE241/Audio_Demo/Audio_Controller/Altera_UP_Audio_Out_Serializer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1542327622555 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//SRVC/Homes\$/zengrui5/Desktop/ECE241/Audio_Demo/Audio_Controller/Altera_UP_Audio_In_Deserializer.v " "Can't analyze file -- file //SRVC/Homes\$/zengrui5/Desktop/ECE241/Audio_Demo/Audio_Controller/Altera_UP_Audio_In_Deserializer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1542327622556 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//SRVC/Homes\$/zengrui5/Desktop/ECE241/Audio_Demo/Audio_Controller/Altera_UP_Audio_Bit_Counter.v " "Can't analyze file -- file //SRVC/Homes\$/zengrui5/Desktop/ECE241/Audio_Demo/Audio_Controller/Altera_UP_Audio_Bit_Counter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1542327622559 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//SRVC/Homes\$/zengrui5/Desktop/ECE241/Audio_Demo/Audio_Demo.v " "Can't analyze file -- file //SRVC/Homes\$/zengrui5/Desktop/ECE241/Audio_Demo/Audio_Demo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1542327622564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "19 audio_demo.v(156) " "Verilog HDL Expression warning at audio_demo.v(156): truncated literal to match 19 bits" {  } { { "audio_demo.v" "" { Text "C:/Users/think/Documents/GitHub/241finalProject/Audio_Demo/audio_demo.v" 156 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1542327622855 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "19 audio_demo.v(163) " "Verilog HDL Expression warning at audio_demo.v(163): truncated literal to match 19 bits" {  } { { "audio_demo.v" "" { Text "C:/Users/think/Documents/GitHub/241finalProject/Audio_Demo/audio_demo.v" 163 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1542327622863 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "19 audio_demo.v(170) " "Verilog HDL Expression warning at audio_demo.v(170): truncated literal to match 19 bits" {  } { { "audio_demo.v" "" { Text "C:/Users/think/Documents/GitHub/241finalProject/Audio_Demo/audio_demo.v" 170 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1542327622863 ""}
{ "Warning" "WSGN_SEARCH_FILE" "audio_demo.v 1 1 " "Using design file audio_demo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Demo " "Found entity 1: Audio_Demo" {  } { { "audio_demo.v" "" { Text "C:/Users/think/Documents/GitHub/241finalProject/Audio_Demo/audio_demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542327622886 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542327622886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Audio_Demo " "Elaborating entity \"Audio_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542327622908 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "audio_demo.v(82) " "Verilog HDL Case Statement warning at audio_demo.v(82): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_demo.v" "" { Text "C:/Users/think/Documents/GitHub/241finalProject/Audio_Demo/audio_demo.v" 82 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1542327622914 "|Audio_Demo"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "audio_demo.v(82) " "Verilog HDL Case Statement information at audio_demo.v(82): all case item expressions in this case statement are onehot" {  } { { "audio_demo.v" "" { Text "C:/Users/think/Documents/GitHub/241finalProject/Audio_Demo/audio_demo.v" 82 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1542327622914 "|Audio_Demo"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "audio_demo.v(155) " "Verilog HDL Case Statement information at audio_demo.v(155): all case item expressions in this case statement are onehot" {  } { { "audio_demo.v" "" { Text "C:/Users/think/Documents/GitHub/241finalProject/Audio_Demo/audio_demo.v" 155 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1542327622918 "|Audio_Demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 audio_demo.v(206) " "Verilog HDL assignment warning at audio_demo.v(206): truncated value with size 32 to match size of target (19)" {  } { { "audio_demo.v" "" { Text "C:/Users/think/Documents/GitHub/241finalProject/Audio_Demo/audio_demo.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542327622921 "|Audio_Demo"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Audio_Controller Audio_Controller " "Node instance \"Audio_Controller\" instantiates undefined entity \"Audio_Controller\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "audio_demo.v" "Audio_Controller" { Text "C:/Users/think/Documents/GitHub/241finalProject/Audio_Demo/audio_demo.v" 257 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1542327623191 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "avc avconf " "Node instance \"avc\" instantiates undefined entity \"avconf\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "audio_demo.v" "avc" { Text "C:/Users/think/Documents/GitHub/241finalProject/Audio_Demo/audio_demo.v" 264 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1542327623192 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542327626764 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 15 18:20:26 2018 " "Processing ended: Thu Nov 15 18:20:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542327626764 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542327626764 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542327626764 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542327626764 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542327627731 ""}
