	component system is
		port (
			clk_clk                     : in  std_logic                     := 'X';             -- clk
			hex_0_conduit_end_hex       : out std_logic_vector(6 downto 0);                     -- hex
			reset_reset_n               : in  std_logic                     := 'X';             -- reset_n
			switch_0_conduit_end_export : in  std_logic_vector(31 downto 0) := (others => 'X')  -- export
		);
	end component system;

