Classic Timing Analyzer report for PQP
Sat May 18 10:02:21 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------+---------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                    ; To                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------+---------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 22.376 ns                        ; MuxALUSrcB:MuxALUSrcB|out[0]            ; MuxIordOut[28]                                    ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 31.59 MHz ( period = 31.652 ns ) ; MuxALUSrcA:MuxALUSrcA|out[0]            ; Registrador:PC|Saida[8]                           ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ControlUnit:ControlUnit|state.StoreData ; ControlUnit:ControlUnit|nextstate.StoreData2_3922 ; clock      ; clock    ; 830          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                         ;                                                   ;            ;          ; 830          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------+---------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S30F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 31.59 MHz ( period = 31.652 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[8]               ; clock      ; clock    ; None                        ; None                      ; 9.631 ns                ;
; N/A                                     ; 31.71 MHz ( period = 31.540 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[12]              ; clock      ; clock    ; None                        ; None                      ; 9.588 ns                ;
; N/A                                     ; 31.74 MHz ( period = 31.506 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[6]               ; clock      ; clock    ; None                        ; None                      ; 9.568 ns                ;
; N/A                                     ; 31.75 MHz ( period = 31.492 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[1]               ; clock      ; clock    ; None                        ; None                      ; 9.571 ns                ;
; N/A                                     ; 31.88 MHz ( period = 31.364 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[3]               ; clock      ; clock    ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 31.96 MHz ( period = 31.286 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[7]               ; clock      ; clock    ; None                        ; None                      ; 9.449 ns                ;
; N/A                                     ; 31.96 MHz ( period = 31.286 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[9]               ; clock      ; clock    ; None                        ; None                      ; 9.449 ns                ;
; N/A                                     ; 31.98 MHz ( period = 31.268 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[29]              ; clock      ; clock    ; None                        ; None                      ; 9.439 ns                ;
; N/A                                     ; 32.02 MHz ( period = 31.232 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[24]              ; clock      ; clock    ; None                        ; None                      ; 9.453 ns                ;
; N/A                                     ; 32.02 MHz ( period = 31.232 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[25]              ; clock      ; clock    ; None                        ; None                      ; 9.453 ns                ;
; N/A                                     ; 32.02 MHz ( period = 31.232 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[21]              ; clock      ; clock    ; None                        ; None                      ; 9.428 ns                ;
; N/A                                     ; 32.03 MHz ( period = 31.216 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[30]              ; clock      ; clock    ; None                        ; None                      ; 9.420 ns                ;
; N/A                                     ; 32.04 MHz ( period = 31.210 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[16]              ; clock      ; clock    ; None                        ; None                      ; 9.439 ns                ;
; N/A                                     ; 32.05 MHz ( period = 31.200 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[31]              ; clock      ; clock    ; None                        ; None                      ; 9.412 ns                ;
; N/A                                     ; 32.06 MHz ( period = 31.192 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[4]               ; clock      ; clock    ; None                        ; None                      ; 9.434 ns                ;
; N/A                                     ; 32.06 MHz ( period = 31.192 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[5]               ; clock      ; clock    ; None                        ; None                      ; 9.434 ns                ;
; N/A                                     ; 32.06 MHz ( period = 31.188 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[27]              ; clock      ; clock    ; None                        ; None                      ; 9.428 ns                ;
; N/A                                     ; 32.07 MHz ( period = 31.184 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[20]              ; clock      ; clock    ; None                        ; None                      ; 9.424 ns                ;
; N/A                                     ; 32.08 MHz ( period = 31.170 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[28]              ; clock      ; clock    ; None                        ; None                      ; 9.403 ns                ;
; N/A                                     ; 32.08 MHz ( period = 31.168 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[26]              ; clock      ; clock    ; None                        ; None                      ; 9.402 ns                ;
; N/A                                     ; 32.10 MHz ( period = 31.148 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[23]              ; clock      ; clock    ; None                        ; None                      ; 9.402 ns                ;
; N/A                                     ; 32.10 MHz ( period = 31.148 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[14]              ; clock      ; clock    ; None                        ; None                      ; 9.392 ns                ;
; N/A                                     ; 32.11 MHz ( period = 31.146 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[18]              ; clock      ; clock    ; None                        ; None                      ; 9.402 ns                ;
; N/A                                     ; 32.11 MHz ( period = 31.146 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[19]              ; clock      ; clock    ; None                        ; None                      ; 9.402 ns                ;
; N/A                                     ; 32.11 MHz ( period = 31.144 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[0]               ; clock      ; clock    ; None                        ; None                      ; 9.383 ns                ;
; N/A                                     ; 32.12 MHz ( period = 31.134 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[2]               ; clock      ; clock    ; None                        ; None                      ; 9.370 ns                ;
; N/A                                     ; 32.15 MHz ( period = 31.108 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[17]              ; clock      ; clock    ; None                        ; None                      ; 9.374 ns                ;
; N/A                                     ; 32.16 MHz ( period = 31.096 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[11]              ; clock      ; clock    ; None                        ; None                      ; 9.369 ns                ;
; N/A                                     ; 32.31 MHz ( period = 30.946 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[8]               ; clock      ; clock    ; None                        ; None                      ; 9.444 ns                ;
; N/A                                     ; 32.43 MHz ( period = 30.834 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[12]              ; clock      ; clock    ; None                        ; None                      ; 9.401 ns                ;
; N/A                                     ; 32.47 MHz ( period = 30.800 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[6]               ; clock      ; clock    ; None                        ; None                      ; 9.381 ns                ;
; N/A                                     ; 32.48 MHz ( period = 30.786 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[1]               ; clock      ; clock    ; None                        ; None                      ; 9.384 ns                ;
; N/A                                     ; 32.62 MHz ( period = 30.658 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[3]               ; clock      ; clock    ; None                        ; None                      ; 9.313 ns                ;
; N/A                                     ; 32.63 MHz ( period = 30.648 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[10]              ; clock      ; clock    ; None                        ; None                      ; 9.148 ns                ;
; N/A                                     ; 32.66 MHz ( period = 30.614 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[22]              ; clock      ; clock    ; None                        ; None                      ; 9.131 ns                ;
; N/A                                     ; 32.70 MHz ( period = 30.580 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[7]               ; clock      ; clock    ; None                        ; None                      ; 9.262 ns                ;
; N/A                                     ; 32.70 MHz ( period = 30.580 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[9]               ; clock      ; clock    ; None                        ; None                      ; 9.262 ns                ;
; N/A                                     ; 32.72 MHz ( period = 30.562 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[29]              ; clock      ; clock    ; None                        ; None                      ; 9.252 ns                ;
; N/A                                     ; 32.76 MHz ( period = 30.528 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[8]               ; clock      ; clock    ; None                        ; None                      ; 9.240 ns                ;
; N/A                                     ; 32.76 MHz ( period = 30.526 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[24]              ; clock      ; clock    ; None                        ; None                      ; 9.266 ns                ;
; N/A                                     ; 32.76 MHz ( period = 30.526 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[25]              ; clock      ; clock    ; None                        ; None                      ; 9.266 ns                ;
; N/A                                     ; 32.76 MHz ( period = 30.526 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[21]              ; clock      ; clock    ; None                        ; None                      ; 9.241 ns                ;
; N/A                                     ; 32.78 MHz ( period = 30.510 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[30]              ; clock      ; clock    ; None                        ; None                      ; 9.233 ns                ;
; N/A                                     ; 32.78 MHz ( period = 30.504 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[16]              ; clock      ; clock    ; None                        ; None                      ; 9.252 ns                ;
; N/A                                     ; 32.79 MHz ( period = 30.494 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[31]              ; clock      ; clock    ; None                        ; None                      ; 9.225 ns                ;
; N/A                                     ; 32.80 MHz ( period = 30.486 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[4]               ; clock      ; clock    ; None                        ; None                      ; 9.247 ns                ;
; N/A                                     ; 32.80 MHz ( period = 30.486 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[5]               ; clock      ; clock    ; None                        ; None                      ; 9.247 ns                ;
; N/A                                     ; 32.81 MHz ( period = 30.482 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[27]              ; clock      ; clock    ; None                        ; None                      ; 9.241 ns                ;
; N/A                                     ; 32.81 MHz ( period = 30.478 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[20]              ; clock      ; clock    ; None                        ; None                      ; 9.237 ns                ;
; N/A                                     ; 32.83 MHz ( period = 30.464 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[28]              ; clock      ; clock    ; None                        ; None                      ; 9.216 ns                ;
; N/A                                     ; 32.83 MHz ( period = 30.462 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[26]              ; clock      ; clock    ; None                        ; None                      ; 9.215 ns                ;
; N/A                                     ; 32.85 MHz ( period = 30.442 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[23]              ; clock      ; clock    ; None                        ; None                      ; 9.215 ns                ;
; N/A                                     ; 32.85 MHz ( period = 30.442 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[14]              ; clock      ; clock    ; None                        ; None                      ; 9.205 ns                ;
; N/A                                     ; 32.85 MHz ( period = 30.440 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[18]              ; clock      ; clock    ; None                        ; None                      ; 9.215 ns                ;
; N/A                                     ; 32.85 MHz ( period = 30.440 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[19]              ; clock      ; clock    ; None                        ; None                      ; 9.215 ns                ;
; N/A                                     ; 32.85 MHz ( period = 30.438 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[0]               ; clock      ; clock    ; None                        ; None                      ; 9.196 ns                ;
; N/A                                     ; 32.86 MHz ( period = 30.428 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[2]               ; clock      ; clock    ; None                        ; None                      ; 9.183 ns                ;
; N/A                                     ; 32.88 MHz ( period = 30.416 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[12]              ; clock      ; clock    ; None                        ; None                      ; 9.197 ns                ;
; N/A                                     ; 32.89 MHz ( period = 30.402 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[17]              ; clock      ; clock    ; None                        ; None                      ; 9.187 ns                ;
; N/A                                     ; 32.91 MHz ( period = 30.390 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[11]              ; clock      ; clock    ; None                        ; None                      ; 9.182 ns                ;
; N/A                                     ; 32.91 MHz ( period = 30.382 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[6]               ; clock      ; clock    ; None                        ; None                      ; 9.177 ns                ;
; N/A                                     ; 32.92 MHz ( period = 30.380 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[15]              ; clock      ; clock    ; None                        ; None                      ; 9.014 ns                ;
; N/A                                     ; 32.92 MHz ( period = 30.380 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[13]              ; clock      ; clock    ; None                        ; None                      ; 9.014 ns                ;
; N/A                                     ; 32.93 MHz ( period = 30.368 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[1]               ; clock      ; clock    ; None                        ; None                      ; 9.180 ns                ;
; N/A                                     ; 33.07 MHz ( period = 30.240 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[3]               ; clock      ; clock    ; None                        ; None                      ; 9.109 ns                ;
; N/A                                     ; 33.15 MHz ( period = 30.162 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[7]               ; clock      ; clock    ; None                        ; None                      ; 9.058 ns                ;
; N/A                                     ; 33.15 MHz ( period = 30.162 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[9]               ; clock      ; clock    ; None                        ; None                      ; 9.058 ns                ;
; N/A                                     ; 33.17 MHz ( period = 30.144 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[29]              ; clock      ; clock    ; None                        ; None                      ; 9.048 ns                ;
; N/A                                     ; 33.21 MHz ( period = 30.108 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[24]              ; clock      ; clock    ; None                        ; None                      ; 9.062 ns                ;
; N/A                                     ; 33.21 MHz ( period = 30.108 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[25]              ; clock      ; clock    ; None                        ; None                      ; 9.062 ns                ;
; N/A                                     ; 33.21 MHz ( period = 30.108 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[21]              ; clock      ; clock    ; None                        ; None                      ; 9.037 ns                ;
; N/A                                     ; 33.23 MHz ( period = 30.092 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[30]              ; clock      ; clock    ; None                        ; None                      ; 9.029 ns                ;
; N/A                                     ; 33.24 MHz ( period = 30.086 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[16]              ; clock      ; clock    ; None                        ; None                      ; 9.048 ns                ;
; N/A                                     ; 33.25 MHz ( period = 30.076 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[31]              ; clock      ; clock    ; None                        ; None                      ; 9.021 ns                ;
; N/A                                     ; 33.26 MHz ( period = 30.068 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[4]               ; clock      ; clock    ; None                        ; None                      ; 9.043 ns                ;
; N/A                                     ; 33.26 MHz ( period = 30.068 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[5]               ; clock      ; clock    ; None                        ; None                      ; 9.043 ns                ;
; N/A                                     ; 33.26 MHz ( period = 30.064 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[27]              ; clock      ; clock    ; None                        ; None                      ; 9.037 ns                ;
; N/A                                     ; 33.27 MHz ( period = 30.060 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[20]              ; clock      ; clock    ; None                        ; None                      ; 9.033 ns                ;
; N/A                                     ; 33.28 MHz ( period = 30.046 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[28]              ; clock      ; clock    ; None                        ; None                      ; 9.012 ns                ;
; N/A                                     ; 33.28 MHz ( period = 30.044 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[26]              ; clock      ; clock    ; None                        ; None                      ; 9.011 ns                ;
; N/A                                     ; 33.31 MHz ( period = 30.024 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[23]              ; clock      ; clock    ; None                        ; None                      ; 9.011 ns                ;
; N/A                                     ; 33.31 MHz ( period = 30.024 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[14]              ; clock      ; clock    ; None                        ; None                      ; 9.001 ns                ;
; N/A                                     ; 33.31 MHz ( period = 30.022 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[18]              ; clock      ; clock    ; None                        ; None                      ; 9.011 ns                ;
; N/A                                     ; 33.31 MHz ( period = 30.022 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[19]              ; clock      ; clock    ; None                        ; None                      ; 9.011 ns                ;
; N/A                                     ; 33.31 MHz ( period = 30.020 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[0]               ; clock      ; clock    ; None                        ; None                      ; 8.992 ns                ;
; N/A                                     ; 33.32 MHz ( period = 30.010 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[2]               ; clock      ; clock    ; None                        ; None                      ; 8.979 ns                ;
; N/A                                     ; 33.35 MHz ( period = 29.984 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[17]              ; clock      ; clock    ; None                        ; None                      ; 8.983 ns                ;
; N/A                                     ; 33.36 MHz ( period = 29.972 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[11]              ; clock      ; clock    ; None                        ; None                      ; 8.978 ns                ;
; N/A                                     ; 33.40 MHz ( period = 29.942 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[10]              ; clock      ; clock    ; None                        ; None                      ; 8.961 ns                ;
; N/A                                     ; 33.44 MHz ( period = 29.908 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[22]              ; clock      ; clock    ; None                        ; None                      ; 8.944 ns                ;
; N/A                                     ; 33.45 MHz ( period = 29.894 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[8]               ; clock      ; clock    ; None                        ; None                      ; 9.938 ns                ;
; N/A                                     ; 33.55 MHz ( period = 29.806 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[8]               ; clock      ; clock    ; None                        ; None                      ; 9.892 ns                ;
; N/A                                     ; 33.57 MHz ( period = 29.790 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Banco_reg:BancoRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 8.706 ns                ;
; N/A                                     ; 33.58 MHz ( period = 29.782 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[12]              ; clock      ; clock    ; None                        ; None                      ; 9.895 ns                ;
; N/A                                     ; 33.62 MHz ( period = 29.748 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[6]               ; clock      ; clock    ; None                        ; None                      ; 9.875 ns                ;
; N/A                                     ; 33.63 MHz ( period = 29.734 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[1]               ; clock      ; clock    ; None                        ; None                      ; 9.878 ns                ;
; N/A                                     ; 33.68 MHz ( period = 29.694 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[12]              ; clock      ; clock    ; None                        ; None                      ; 9.849 ns                ;
; N/A                                     ; 33.70 MHz ( period = 29.674 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[15]              ; clock      ; clock    ; None                        ; None                      ; 8.827 ns                ;
; N/A                                     ; 33.70 MHz ( period = 29.674 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[13]              ; clock      ; clock    ; None                        ; None                      ; 8.827 ns                ;
; N/A                                     ; 33.72 MHz ( period = 29.660 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[6]               ; clock      ; clock    ; None                        ; None                      ; 9.829 ns                ;
; N/A                                     ; 33.73 MHz ( period = 29.646 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[1]               ; clock      ; clock    ; None                        ; None                      ; 9.832 ns                ;
; N/A                                     ; 33.78 MHz ( period = 29.606 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[3]               ; clock      ; clock    ; None                        ; None                      ; 9.807 ns                ;
; N/A                                     ; 33.87 MHz ( period = 29.528 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[7]               ; clock      ; clock    ; None                        ; None                      ; 9.756 ns                ;
; N/A                                     ; 33.87 MHz ( period = 29.528 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[9]               ; clock      ; clock    ; None                        ; None                      ; 9.756 ns                ;
; N/A                                     ; 33.87 MHz ( period = 29.524 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[10]              ; clock      ; clock    ; None                        ; None                      ; 8.757 ns                ;
; N/A                                     ; 33.88 MHz ( period = 29.518 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[3]               ; clock      ; clock    ; None                        ; None                      ; 9.761 ns                ;
; N/A                                     ; 33.89 MHz ( period = 29.510 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[29]              ; clock      ; clock    ; None                        ; None                      ; 9.746 ns                ;
; N/A                                     ; 33.90 MHz ( period = 29.502 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[8]               ; clock      ; clock    ; None                        ; None                      ; 9.740 ns                ;
; N/A                                     ; 33.91 MHz ( period = 29.490 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[22]              ; clock      ; clock    ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 33.91 MHz ( period = 29.488 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Banco_reg:BancoRegistradores|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 8.559 ns                ;
; N/A                                     ; 33.91 MHz ( period = 29.486 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Banco_reg:BancoRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 8.558 ns                ;
; N/A                                     ; 33.91 MHz ( period = 29.486 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Banco_reg:BancoRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 8.558 ns                ;
; N/A                                     ; 33.93 MHz ( period = 29.474 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[24]              ; clock      ; clock    ; None                        ; None                      ; 9.760 ns                ;
; N/A                                     ; 33.93 MHz ( period = 29.474 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[25]              ; clock      ; clock    ; None                        ; None                      ; 9.760 ns                ;
; N/A                                     ; 33.93 MHz ( period = 29.474 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[21]              ; clock      ; clock    ; None                        ; None                      ; 9.735 ns                ;
; N/A                                     ; 33.95 MHz ( period = 29.458 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[30]              ; clock      ; clock    ; None                        ; None                      ; 9.727 ns                ;
; N/A                                     ; 33.95 MHz ( period = 29.452 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[16]              ; clock      ; clock    ; None                        ; None                      ; 9.746 ns                ;
; N/A                                     ; 33.96 MHz ( period = 29.450 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Banco_reg:BancoRegistradores|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 8.537 ns                ;
; N/A                                     ; 33.96 MHz ( period = 29.448 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Banco_reg:BancoRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 8.536 ns                ;
; N/A                                     ; 33.97 MHz ( period = 29.442 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[31]              ; clock      ; clock    ; None                        ; None                      ; 9.719 ns                ;
; N/A                                     ; 33.97 MHz ( period = 29.440 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[7]               ; clock      ; clock    ; None                        ; None                      ; 9.710 ns                ;
; N/A                                     ; 33.97 MHz ( period = 29.440 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[9]               ; clock      ; clock    ; None                        ; None                      ; 9.710 ns                ;
; N/A                                     ; 33.97 MHz ( period = 29.434 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[4]               ; clock      ; clock    ; None                        ; None                      ; 9.741 ns                ;
; N/A                                     ; 33.97 MHz ( period = 29.434 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[5]               ; clock      ; clock    ; None                        ; None                      ; 9.741 ns                ;
; N/A                                     ; 33.98 MHz ( period = 29.430 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[27]              ; clock      ; clock    ; None                        ; None                      ; 9.735 ns                ;
; N/A                                     ; 33.98 MHz ( period = 29.426 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[20]              ; clock      ; clock    ; None                        ; None                      ; 9.731 ns                ;
; N/A                                     ; 33.99 MHz ( period = 29.422 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[29]              ; clock      ; clock    ; None                        ; None                      ; 9.700 ns                ;
; N/A                                     ; 34.00 MHz ( period = 29.412 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[28]              ; clock      ; clock    ; None                        ; None                      ; 9.710 ns                ;
; N/A                                     ; 34.00 MHz ( period = 29.410 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[26]              ; clock      ; clock    ; None                        ; None                      ; 9.709 ns                ;
; N/A                                     ; 34.02 MHz ( period = 29.394 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Banco_reg:BancoRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 34.03 MHz ( period = 29.390 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[23]              ; clock      ; clock    ; None                        ; None                      ; 9.709 ns                ;
; N/A                                     ; 34.03 MHz ( period = 29.390 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[14]              ; clock      ; clock    ; None                        ; None                      ; 9.699 ns                ;
; N/A                                     ; 34.03 MHz ( period = 29.390 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[12]              ; clock      ; clock    ; None                        ; None                      ; 9.697 ns                ;
; N/A                                     ; 34.03 MHz ( period = 29.388 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[18]              ; clock      ; clock    ; None                        ; None                      ; 9.709 ns                ;
; N/A                                     ; 34.03 MHz ( period = 29.388 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[19]              ; clock      ; clock    ; None                        ; None                      ; 9.709 ns                ;
; N/A                                     ; 34.03 MHz ( period = 29.386 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[0]               ; clock      ; clock    ; None                        ; None                      ; 9.690 ns                ;
; N/A                                     ; 34.03 MHz ( period = 29.386 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[24]              ; clock      ; clock    ; None                        ; None                      ; 9.714 ns                ;
; N/A                                     ; 34.03 MHz ( period = 29.386 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[25]              ; clock      ; clock    ; None                        ; None                      ; 9.714 ns                ;
; N/A                                     ; 34.03 MHz ( period = 29.386 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[21]              ; clock      ; clock    ; None                        ; None                      ; 9.689 ns                ;
; N/A                                     ; 34.04 MHz ( period = 29.380 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Banco_reg:BancoRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 8.505 ns                ;
; N/A                                     ; 34.04 MHz ( period = 29.378 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[8]               ; clock      ; clock    ; None                        ; None                      ; 8.661 ns                ;
; N/A                                     ; 34.04 MHz ( period = 29.376 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[2]               ; clock      ; clock    ; None                        ; None                      ; 9.677 ns                ;
; N/A                                     ; 34.05 MHz ( period = 29.370 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[30]              ; clock      ; clock    ; None                        ; None                      ; 9.681 ns                ;
; N/A                                     ; 34.06 MHz ( period = 29.364 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[16]              ; clock      ; clock    ; None                        ; None                      ; 9.700 ns                ;
; N/A                                     ; 34.06 MHz ( period = 29.358 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Banco_reg:BancoRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 8.494 ns                ;
; N/A                                     ; 34.06 MHz ( period = 29.356 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[6]               ; clock      ; clock    ; None                        ; None                      ; 9.677 ns                ;
; N/A                                     ; 34.07 MHz ( period = 29.354 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[31]              ; clock      ; clock    ; None                        ; None                      ; 9.673 ns                ;
; N/A                                     ; 34.07 MHz ( period = 29.350 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[17]              ; clock      ; clock    ; None                        ; None                      ; 9.681 ns                ;
; N/A                                     ; 34.08 MHz ( period = 29.346 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[4]               ; clock      ; clock    ; None                        ; None                      ; 9.695 ns                ;
; N/A                                     ; 34.08 MHz ( period = 29.346 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[5]               ; clock      ; clock    ; None                        ; None                      ; 9.695 ns                ;
; N/A                                     ; 34.08 MHz ( period = 29.342 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[1]               ; clock      ; clock    ; None                        ; None                      ; 9.680 ns                ;
; N/A                                     ; 34.08 MHz ( period = 29.342 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[27]              ; clock      ; clock    ; None                        ; None                      ; 9.689 ns                ;
; N/A                                     ; 34.09 MHz ( period = 29.338 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[20]              ; clock      ; clock    ; None                        ; None                      ; 9.685 ns                ;
; N/A                                     ; 34.09 MHz ( period = 29.338 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[11]              ; clock      ; clock    ; None                        ; None                      ; 9.676 ns                ;
; N/A                                     ; 34.09 MHz ( period = 29.336 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Banco_reg:BancoRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 8.483 ns                ;
; N/A                                     ; 34.10 MHz ( period = 29.324 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[28]              ; clock      ; clock    ; None                        ; None                      ; 9.664 ns                ;
; N/A                                     ; 34.10 MHz ( period = 29.322 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[26]              ; clock      ; clock    ; None                        ; None                      ; 9.663 ns                ;
; N/A                                     ; 34.13 MHz ( period = 29.302 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[23]              ; clock      ; clock    ; None                        ; None                      ; 9.663 ns                ;
; N/A                                     ; 34.13 MHz ( period = 29.302 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[14]              ; clock      ; clock    ; None                        ; None                      ; 9.653 ns                ;
; N/A                                     ; 34.13 MHz ( period = 29.300 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[18]              ; clock      ; clock    ; None                        ; None                      ; 9.663 ns                ;
; N/A                                     ; 34.13 MHz ( period = 29.300 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[19]              ; clock      ; clock    ; None                        ; None                      ; 9.663 ns                ;
; N/A                                     ; 34.13 MHz ( period = 29.298 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[0]               ; clock      ; clock    ; None                        ; None                      ; 9.644 ns                ;
; N/A                                     ; 34.14 MHz ( period = 29.288 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[2]               ; clock      ; clock    ; None                        ; None                      ; 9.631 ns                ;
; N/A                                     ; 34.17 MHz ( period = 29.268 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Banco_reg:BancoRegistradores|Reg18[0] ; clock      ; clock    ; None                        ; None                      ; 8.446 ns                ;
; N/A                                     ; 34.17 MHz ( period = 29.266 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Banco_reg:BancoRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 8.445 ns                ;
; N/A                                     ; 34.17 MHz ( period = 29.266 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[12]              ; clock      ; clock    ; None                        ; None                      ; 8.618 ns                ;
; N/A                                     ; 34.17 MHz ( period = 29.262 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[17]              ; clock      ; clock    ; None                        ; None                      ; 9.635 ns                ;
; N/A                                     ; 34.18 MHz ( period = 29.256 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[15]              ; clock      ; clock    ; None                        ; None                      ; 8.623 ns                ;
; N/A                                     ; 34.18 MHz ( period = 29.256 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[13]              ; clock      ; clock    ; None                        ; None                      ; 8.623 ns                ;
; N/A                                     ; 34.18 MHz ( period = 29.254 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[8]               ; clock      ; clock    ; None                        ; None                      ; 8.601 ns                ;
; N/A                                     ; 34.19 MHz ( period = 29.250 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[11]              ; clock      ; clock    ; None                        ; None                      ; 9.630 ns                ;
; N/A                                     ; 34.19 MHz ( period = 29.248 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Banco_reg:BancoRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 8.436 ns                ;
; N/A                                     ; 34.21 MHz ( period = 29.232 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[6]               ; clock      ; clock    ; None                        ; None                      ; 8.598 ns                ;
; N/A                                     ; 34.22 MHz ( period = 29.220 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Banco_reg:BancoRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 8.421 ns                ;
; N/A                                     ; 34.23 MHz ( period = 29.218 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[1]               ; clock      ; clock    ; None                        ; None                      ; 8.601 ns                ;
; N/A                                     ; 34.23 MHz ( period = 29.218 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Banco_reg:BancoRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 8.420 ns                ;
; N/A                                     ; 34.23 MHz ( period = 29.214 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[3]               ; clock      ; clock    ; None                        ; None                      ; 9.609 ns                ;
; N/A                                     ; 34.27 MHz ( period = 29.180 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[7]     ; Registrador:PC|Saida[8]               ; clock      ; clock    ; None                        ; None                      ; 8.561 ns                ;
; N/A                                     ; 34.28 MHz ( period = 29.172 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Banco_reg:BancoRegistradores|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 8.390 ns                ;
; N/A                                     ; 34.29 MHz ( period = 29.162 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Banco_reg:BancoRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 8.385 ns                ;
; N/A                                     ; 34.30 MHz ( period = 29.156 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Banco_reg:BancoRegistradores|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 8.382 ns                ;
; N/A                                     ; 34.31 MHz ( period = 29.142 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[12]              ; clock      ; clock    ; None                        ; None                      ; 8.558 ns                ;
; N/A                                     ; 34.32 MHz ( period = 29.136 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[7]               ; clock      ; clock    ; None                        ; None                      ; 9.558 ns                ;
; N/A                                     ; 34.32 MHz ( period = 29.136 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[9]               ; clock      ; clock    ; None                        ; None                      ; 9.558 ns                ;
; N/A                                     ; 34.34 MHz ( period = 29.118 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[29]              ; clock      ; clock    ; None                        ; None                      ; 9.548 ns                ;
; N/A                                     ; 34.35 MHz ( period = 29.108 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[6]               ; clock      ; clock    ; None                        ; None                      ; 8.538 ns                ;
; N/A                                     ; 34.37 MHz ( period = 29.094 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[1]               ; clock      ; clock    ; None                        ; None                      ; 8.541 ns                ;
; N/A                                     ; 34.38 MHz ( period = 29.090 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[3]               ; clock      ; clock    ; None                        ; None                      ; 8.530 ns                ;
; N/A                                     ; 34.38 MHz ( period = 29.084 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Banco_reg:BancoRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 8.519 ns                ;
; N/A                                     ; 34.39 MHz ( period = 29.082 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[24]              ; clock      ; clock    ; None                        ; None                      ; 9.562 ns                ;
; N/A                                     ; 34.39 MHz ( period = 29.082 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[25]              ; clock      ; clock    ; None                        ; None                      ; 9.562 ns                ;
; N/A                                     ; 34.39 MHz ( period = 29.082 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[21]              ; clock      ; clock    ; None                        ; None                      ; 9.537 ns                ;
; N/A                                     ; 34.40 MHz ( period = 29.068 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[7]     ; Registrador:PC|Saida[12]              ; clock      ; clock    ; None                        ; None                      ; 8.518 ns                ;
; N/A                                     ; 34.40 MHz ( period = 29.066 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[30]              ; clock      ; clock    ; None                        ; None                      ; 9.529 ns                ;
; N/A                                     ; 34.41 MHz ( period = 29.060 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[16]              ; clock      ; clock    ; None                        ; None                      ; 9.548 ns                ;
; N/A                                     ; 34.42 MHz ( period = 29.050 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[31]              ; clock      ; clock    ; None                        ; None                      ; 9.521 ns                ;
; N/A                                     ; 34.43 MHz ( period = 29.042 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[4]               ; clock      ; clock    ; None                        ; None                      ; 9.543 ns                ;
; N/A                                     ; 34.43 MHz ( period = 29.042 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[5]               ; clock      ; clock    ; None                        ; None                      ; 9.543 ns                ;
; N/A                                     ; 34.44 MHz ( period = 29.038 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[27]              ; clock      ; clock    ; None                        ; None                      ; 9.537 ns                ;
; N/A                                     ; 34.44 MHz ( period = 29.034 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[7]     ; Registrador:PC|Saida[6]               ; clock      ; clock    ; None                        ; None                      ; 8.498 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                               ;
+------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreData             ; ControlUnit:ControlUnit|nextstate.StoreData2_3922   ; clock      ; clock    ; None                       ; None                       ; 0.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlOp                 ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_5147  ; clock      ; clock    ; None                       ; None                       ; 0.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jal                   ; ControlUnit:ControlUnit|nextstate.WriteJal_4320     ; clock      ; clock    ; None                       ; None                       ; 0.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraOp                 ; ControlUnit:ControlUnit|nextstate.SraWriteReg_5463  ; clock      ; clock    ; None                       ; None                       ; 0.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvOp                ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_5582 ; clock      ; clock    ; None                       ; None                       ; 0.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[11]         ; MuxALUSrcB:MuxALUSrcB|out[13]                       ; clock      ; clock    ; None                       ; None                       ; 0.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Store                 ; ControlUnit:ControlUnit|nextstate.StoreGet_4123     ; clock      ; clock    ; None                       ; None                       ; 0.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.WriteInPC_5824    ; clock      ; clock    ; None                       ; None                       ; 0.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[19]                             ; MuxALUSrcB:MuxALUSrcB|out[19]                       ; clock      ; clock    ; None                       ; None                       ; 0.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.IncOp                 ; ControlUnit:ControlUnit|nextstate.IncWrite_3688     ; clock      ; clock    ; None                       ; None                       ; 0.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Inc                   ; ControlUnit:ControlUnit|nextstate.IncWait_3805      ; clock      ; clock    ; None                       ; None                       ; 0.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[25]                    ; MuxALUSrcB:MuxALUSrcB|out[25]                       ; clock      ; clock    ; None                       ; None                       ; 0.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; MuxALUSrcB:MuxALUSrcB|out[30]                       ; clock      ; clock    ; None                       ; None                       ; 0.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; MuxALUSrcB:MuxALUSrcB|out[24]                       ; clock      ; clock    ; None                       ; None                       ; 0.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravOp                ; ControlUnit:ControlUnit|nextstate.SravWriteReg_5266 ; clock      ; clock    ; None                       ; None                       ; 0.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; MuxALUSrcB:MuxALUSrcB|out[28]                       ; clock      ; clock    ; None                       ; None                       ; 0.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sll                   ; ControlUnit:ControlUnit|nextstate.SllOp_5385        ; clock      ; clock    ; None                       ; None                       ; 0.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllOp                 ; ControlUnit:ControlUnit|nextstate.SllWriteReg_5662  ; clock      ; clock    ; None                       ; None                       ; 0.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; MuxALUSrcB:MuxALUSrcB|out[31]                       ; clock      ; clock    ; None                       ; None                       ; 0.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.IncGetData            ; ControlUnit:ControlUnit|nextstate.IncOp_3727        ; clock      ; clock    ; None                       ; None                       ; 0.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.IncWait               ; ControlUnit:ControlUnit|nextstate.IncGetData_3766   ; clock      ; clock    ; None                       ; None                       ; 0.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui                   ; ControlUnit:ControlUnit|nextstate.Lui2_4437         ; clock      ; clock    ; None                       ; None                       ; 0.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[29]                    ; MuxALUSrcB:MuxALUSrcB|out[29]                       ; clock      ; clock    ; None                       ; None                       ; 0.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bgt                   ; ControlUnit:ControlUnit|nextstate.BgtCompare_4794   ; clock      ; clock    ; None                       ; None                       ; 0.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet2                 ; ControlUnit:ControlUnit|nextstate.LGet3_4242        ; clock      ; clock    ; None                       ; None                       ; 0.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[21]                             ; MuxALUSrcB:MuxALUSrcB|out[21]                       ; clock      ; clock    ; None                       ; None                       ; 0.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[24]                    ; MuxALUSrcB:MuxALUSrcB|out[24]                       ; clock      ; clock    ; None                       ; None                       ; 0.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[19]                    ; MuxALUSrcB:MuxALUSrcB|out[19]                       ; clock      ; clock    ; None                       ; None                       ; 1.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srl                   ; ControlUnit:ControlUnit|nextstate.SrlOp_5186        ; clock      ; clock    ; None                       ; None                       ; 0.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[30]                    ; MuxALUSrcB:MuxALUSrcB|out[30]                       ; clock      ; clock    ; None                       ; None                       ; 0.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]                             ; MuxALUSrcB:MuxALUSrcB|out[25]                       ; clock      ; clock    ; None                       ; None                       ; 0.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[17]                    ; MuxALUSrcB:MuxALUSrcB|out[17]                       ; clock      ; clock    ; None                       ; None                       ; 0.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srav                  ; ControlUnit:ControlUnit|nextstate.SravOp_5305       ; clock      ; clock    ; None                       ; None                       ; 0.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Ble                   ; ControlUnit:ControlUnit|nextstate.BleCompare_4716   ; clock      ; clock    ; None                       ; None                       ; 0.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[26]                    ; MuxALUSrcB:MuxALUSrcB|out[26]                       ; clock      ; clock    ; None                       ; None                       ; 1.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[28]                    ; MuxALUSrcB:MuxALUSrcB|out[28]                       ; clock      ; clock    ; None                       ; None                       ; 1.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                             ; MuxALUSrcB:MuxALUSrcB|out[26]                       ; clock      ; clock    ; None                       ; None                       ; 1.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[16]                             ; MuxALUSrcB:MuxALUSrcB|out[16]                       ; clock      ; clock    ; None                       ; None                       ; 1.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet                  ; ControlUnit:ControlUnit|nextstate.LGet2_4281        ; clock      ; clock    ; None                       ; None                       ; 0.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[31]                    ; MuxALUSrcB:MuxALUSrcB|out[31]                       ; clock      ; clock    ; None                       ; None                       ; 1.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[21]                    ; MuxALUSrcB:MuxALUSrcB|out[21]                       ; clock      ; clock    ; None                       ; None                       ; 1.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.WaitMemRead_6261  ; clock      ; clock    ; None                       ; None                       ; 1.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[15]                    ; MuxALUSrcB:MuxALUSrcB|out[15]                       ; clock      ; clock    ; None                       ; None                       ; 1.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[7]          ; MuxALUSrcB:MuxALUSrcB|out[9]                        ; clock      ; clock    ; None                       ; None                       ; 1.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait                  ; ControlUnit:ControlUnit|nextstate.Start_6300        ; clock      ; clock    ; None                       ; None                       ; 1.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; MuxALUSrcB:MuxALUSrcB|out[29]                       ; clock      ; clock    ; None                       ; None                       ; 1.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_6142   ; clock      ; clock    ; None                       ; None                       ; 1.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[18]                    ; MuxALUSrcB:MuxALUSrcB|out[18]                       ; clock      ; clock    ; None                       ; None                       ; 1.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[9]          ; MuxALUSrcB:MuxALUSrcB|out[9]                        ; clock      ; clock    ; None                       ; None                       ; 1.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[10]         ; MuxALUSrcB:MuxALUSrcB|out[12]                       ; clock      ; clock    ; None                       ; None                       ; 1.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[17]                             ; MuxALUSrcB:MuxALUSrcB|out[17]                       ; clock      ; clock    ; None                       ; None                       ; 1.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[14]                    ; MuxALUSrcB:MuxALUSrcB|out[14]                       ; clock      ; clock    ; None                       ; None                       ; 1.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset                 ; ControlUnit:ControlUnit|nextstate.Start_6300        ; clock      ; clock    ; None                       ; None                       ; 1.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[14]         ; MuxALUSrcB:MuxALUSrcB|out[16]                       ; clock      ; clock    ; None                       ; None                       ; 1.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[16]                    ; MuxALUSrcB:MuxALUSrcB|out[16]                       ; clock      ; clock    ; None                       ; None                       ; 1.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Beq                   ; ControlUnit:ControlUnit|nextstate.BeqCompare_4950   ; clock      ; clock    ; None                       ; None                       ; 1.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[6]                     ; MuxALUSrcB:MuxALUSrcB|out[6]                        ; clock      ; clock    ; None                       ; None                       ; 1.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[5]                     ; MuxALUSrcB:MuxALUSrcB|out[5]                        ; clock      ; clock    ; None                       ; None                       ; 1.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[8]          ; MuxALUSrcB:MuxALUSrcB|out[8]                        ; clock      ; clock    ; None                       ; None                       ; 1.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[12]                    ; MuxALUSrcB:MuxALUSrcB|out[12]                       ; clock      ; clock    ; None                       ; None                       ; 1.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sra                   ; ControlUnit:ControlUnit|nextstate.SraOp_5502        ; clock      ; clock    ; None                       ; None                       ; 1.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[9]                     ; MuxALUSrcB:MuxALUSrcB|out[9]                        ; clock      ; clock    ; None                       ; None                       ; 1.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteJal              ; ControlUnit:ControlUnit|nextstate.Jump_4398         ; clock      ; clock    ; None                       ; None                       ; 1.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; MuxALUSrcB:MuxALUSrcB|out[27]                       ; clock      ; clock    ; None                       ; None                       ; 1.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[10]                            ; MuxALUSrcA:MuxALUSrcA|out[10]                       ; clock      ; clock    ; None                       ; None                       ; 0.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; MuxALUSrcA:MuxALUSrcA|out[31]                       ; clock      ; clock    ; None                       ; None                       ; 0.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.OverflowExc_5067  ; clock      ; clock    ; None                       ; None                       ; 1.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[19]                    ; MuxALUSrcA:MuxALUSrcA|out[19]                       ; clock      ; clock    ; None                       ; None                       ; 0.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; MuxALUSrcA:MuxALUSrcA|out[28]                       ; clock      ; clock    ; None                       ; None                       ; 0.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; Multi:Multi|out                                     ; ControlUnit:ControlUnit|nextstate.Mult2_3567        ; clock      ; clock    ; None                       ; None                       ; 1.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Mult                  ; ControlUnit:ControlUnit|nextstate.Mult2_3567        ; clock      ; clock    ; None                       ; None                       ; 1.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bne                   ; ControlUnit:ControlUnit|nextstate.BneCompare_4872   ; clock      ; clock    ; None                       ; None                       ; 1.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[22]                             ; MuxALUSrcB:MuxALUSrcB|out[22]                       ; clock      ; clock    ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[13]         ; MuxALUSrcB:MuxALUSrcB|out[13]                       ; clock      ; clock    ; None                       ; None                       ; 1.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[22]                            ; MuxALUSrcA:MuxALUSrcA|out[22]                       ; clock      ; clock    ; None                       ; None                       ; 0.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[14]                            ; MuxALUSrcA:MuxALUSrcA|out[14]                       ; clock      ; clock    ; None                       ; None                       ; 0.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[16]                            ; MuxALUSrcA:MuxALUSrcA|out[16]                       ; clock      ; clock    ; None                       ; None                       ; 0.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; MuxALUSrcA:MuxALUSrcA|out[24]                       ; clock      ; clock    ; None                       ; None                       ; 0.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[8]                     ; MuxALUSrcB:MuxALUSrcB|out[8]                        ; clock      ; clock    ; None                       ; None                       ; 1.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[12]                            ; MuxALUSrcA:MuxALUSrcA|out[12]                       ; clock      ; clock    ; None                       ; None                       ; 0.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[8]          ; MuxALUSrcB:MuxALUSrcB|out[10]                       ; clock      ; clock    ; None                       ; None                       ; 1.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Mult2                 ; ControlUnit:ControlUnit|nextstate.Mult2_3567        ; clock      ; clock    ; None                       ; None                       ; 1.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreGet              ; ControlUnit:ControlUnit|nextstate.StoreData_4084    ; clock      ; clock    ; None                       ; None                       ; 1.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[6]          ; MuxALUSrcB:MuxALUSrcB|out[6]                        ; clock      ; clock    ; None                       ; None                       ; 1.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[20]                    ; MuxALUSrcB:MuxALUSrcB|out[20]                       ; clock      ; clock    ; None                       ; None                       ; 1.789 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_6142   ; clock      ; clock    ; None                       ; None                       ; 1.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[12]         ; MuxALUSrcB:MuxALUSrcB|out[14]                       ; clock      ; clock    ; None                       ; None                       ; 1.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[23]                    ; MuxALUSrcB:MuxALUSrcB|out[23]                       ; clock      ; clock    ; None                       ; None                       ; 1.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[15]                    ; MuxALUSrcA:MuxALUSrcA|out[15]                       ; clock      ; clock    ; None                       ; None                       ; 1.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[21]                             ; MuxALUSrcA:MuxALUSrcA|out[21]                       ; clock      ; clock    ; None                       ; None                       ; 1.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[11]                    ; MuxALUSrcA:MuxALUSrcA|out[11]                       ; clock      ; clock    ; None                       ; None                       ; 1.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[29]                             ; MuxALUSrcA:MuxALUSrcA|out[29]                       ; clock      ; clock    ; None                       ; None                       ; 1.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[1]                              ; MuxALUSrcB:MuxALUSrcB|out[1]                        ; clock      ; clock    ; None                       ; None                       ; 1.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lw                    ; ControlUnit:ControlUnit|nextstate.LGet_4638         ; clock      ; clock    ; None                       ; None                       ; 1.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[20]                             ; MuxALUSrcB:MuxALUSrcB|out[20]                       ; clock      ; clock    ; None                       ; None                       ; 1.893 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; MuxALUSrcA:MuxALUSrcA|out[27]                       ; clock      ; clock    ; None                       ; None                       ; 1.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[15]         ; MuxALUSrcB:MuxALUSrcB|out[15]                       ; clock      ; clock    ; None                       ; None                       ; 1.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[22]                    ; MuxALUSrcB:MuxALUSrcB|out[22]                       ; clock      ; clock    ; None                       ; None                       ; 1.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[10]         ; MuxALUSrcB:MuxALUSrcB|out[10]                       ; clock      ; clock    ; None                       ; None                       ; 1.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[21]                            ; MuxALUSrcA:MuxALUSrcA|out[21]                       ; clock      ; clock    ; None                       ; None                       ; 1.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; MuxALUSrcA:MuxALUSrcA|out[31]                       ; clock      ; clock    ; None                       ; None                       ; 1.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[6]          ; MuxALUSrcB:MuxALUSrcB|out[8]                        ; clock      ; clock    ; None                       ; None                       ; 1.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[23]                            ; MuxALUSrcA:MuxALUSrcA|out[23]                       ; clock      ; clock    ; None                       ; None                       ; 1.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[5]                              ; MuxALUSrcB:MuxALUSrcB|out[5]                        ; clock      ; clock    ; None                       ; None                       ; 1.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[11]         ; MuxALUSrcB:MuxALUSrcB|out[11]                       ; clock      ; clock    ; None                       ; None                       ; 1.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[30]                             ; MuxALUSrcA:MuxALUSrcA|out[30]                       ; clock      ; clock    ; None                       ; None                       ; 1.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[8]                             ; MuxALUSrcA:MuxALUSrcA|out[8]                        ; clock      ; clock    ; None                       ; None                       ; 1.141 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[5]                     ; LoadBox:LoadBox|out[5]                              ; clock      ; clock    ; None                       ; None                       ; 0.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_6142   ; clock      ; clock    ; None                       ; None                       ; 1.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]                             ; MuxALUSrcB:MuxALUSrcB|out[23]                       ; clock      ; clock    ; None                       ; None                       ; 1.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2          ; ControlUnit:ControlUnit|nextstate.Decode_6222       ; clock      ; clock    ; None                       ; None                       ; 1.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Slt_5108          ; clock      ; clock    ; None                       ; None                       ; 0.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[11]                            ; MuxALUSrcA:MuxALUSrcA|out[11]                       ; clock      ; clock    ; None                       ; None                       ; 1.176 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[20]                            ; MuxALUSrcA:MuxALUSrcA|out[20]                       ; clock      ; clock    ; None                       ; None                       ; 1.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[13]                            ; MuxALUSrcA:MuxALUSrcA|out[13]                       ; clock      ; clock    ; None                       ; None                       ; 1.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[12]                    ; MuxALUSrcA:MuxALUSrcA|out[12]                       ; clock      ; clock    ; None                       ; None                       ; 1.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead           ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_5986 ; clock      ; clock    ; None                       ; None                       ; 1.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; MuxALUSrcA:MuxALUSrcA|out[29]                       ; clock      ; clock    ; None                       ; None                       ; 1.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; MuxALUSrcA:MuxALUSrcA|out[30]                       ; clock      ; clock    ; None                       ; None                       ; 1.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; Multi:Multi|out                                     ; ControlUnit:ControlUnit|nextstate.Mult3_3528        ; clock      ; clock    ; None                       ; None                       ; 1.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[19]                    ; LoadBox:LoadBox|out[19]                             ; clock      ; clock    ; None                       ; None                       ; 0.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[11]                             ; MuxALUSrcA:MuxALUSrcA|out[11]                       ; clock      ; clock    ; None                       ; None                       ; 1.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[18]                             ; MuxALUSrcB:MuxALUSrcB|out[18]                       ; clock      ; clock    ; None                       ; None                       ; 2.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[13]         ; MuxALUSrcB:MuxALUSrcB|out[15]                       ; clock      ; clock    ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[14]                    ; MuxALUSrcA:MuxALUSrcA|out[14]                       ; clock      ; clock    ; None                       ; None                       ; 1.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[24]                    ; MuxALUSrcA:MuxALUSrcA|out[24]                       ; clock      ; clock    ; None                       ; None                       ; 1.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[29]                    ; LoadBox:LoadBox|out[29]                             ; clock      ; clock    ; None                       ; None                       ; 0.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sllv                  ; ControlUnit:ControlUnit|nextstate.SllvOp_5424       ; clock      ; clock    ; None                       ; None                       ; 1.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[7]                     ; MuxALUSrcB:MuxALUSrcB|out[7]                        ; clock      ; clock    ; None                       ; None                       ; 2.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[15]                    ; LoadBox:LoadBox|out[15]                             ; clock      ; clock    ; None                       ; None                       ; 0.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Jump_4398         ; clock      ; clock    ; None                       ; None                       ; 2.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Beq_4989          ; clock      ; clock    ; None                       ; None                       ; 1.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[31]                    ; MuxALUSrcA:MuxALUSrcA|out[31]                       ; clock      ; clock    ; None                       ; None                       ; 1.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[9]          ; MuxALUSrcB:MuxALUSrcB|out[11]                       ; clock      ; clock    ; None                       ; None                       ; 2.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[17]                             ; MuxALUSrcA:MuxALUSrcA|out[17]                       ; clock      ; clock    ; None                       ; None                       ; 1.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[13]                    ; MuxALUSrcA:MuxALUSrcA|out[13]                       ; clock      ; clock    ; None                       ; None                       ; 1.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[13]                             ; MuxALUSrcB:MuxALUSrcB|out[13]                       ; clock      ; clock    ; None                       ; None                       ; 2.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[13]                             ; MuxALUSrcA:MuxALUSrcA|out[13]                       ; clock      ; clock    ; None                       ; None                       ; 1.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[28]                    ; MuxALUSrcA:MuxALUSrcA|out[28]                       ; clock      ; clock    ; None                       ; None                       ; 1.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Slt_5108          ; clock      ; clock    ; None                       ; None                       ; 1.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[10]                    ; MuxALUSrcB:MuxALUSrcB|out[10]                       ; clock      ; clock    ; None                       ; None                       ; 2.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[4]                     ; LoadBox:LoadBox|out[4]                              ; clock      ; clock    ; None                       ; None                       ; 1.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[11]                    ; LoadBox:LoadBox|out[11]                             ; clock      ; clock    ; None                       ; None                       ; 1.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[13]                    ; MuxALUSrcB:MuxALUSrcB|out[13]                       ; clock      ; clock    ; None                       ; None                       ; 2.207 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[10]                             ; MuxALUSrcA:MuxALUSrcA|out[10]                       ; clock      ; clock    ; None                       ; None                       ; 1.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.StoreSave_4045    ; clock      ; clock    ; None                       ; None                       ; 2.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[11]                    ; MuxALUSrcB:MuxALUSrcB|out[11]                       ; clock      ; clock    ; None                       ; None                       ; 2.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[26]                    ; MuxALUSrcA:MuxALUSrcA|out[26]                       ; clock      ; clock    ; None                       ; None                       ; 1.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[15]                             ; MuxALUSrcB:MuxALUSrcB|out[15]                       ; clock      ; clock    ; None                       ; None                       ; 2.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[7]          ; MuxALUSrcB:MuxALUSrcB|out[7]                        ; clock      ; clock    ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Store_4162        ; clock      ; clock    ; None                       ; None                       ; 1.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; MuxALUSrcA:MuxALUSrcA|out[26]                       ; clock      ; clock    ; None                       ; None                       ; 1.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[31]                    ; LoadBox:LoadBox|out[31]                             ; clock      ; clock    ; None                       ; None                       ; 1.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[15]                            ; MuxALUSrcA:MuxALUSrcA|out[15]                       ; clock      ; clock    ; None                       ; None                       ; 1.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]                              ; MuxALUSrcA:MuxALUSrcA|out[7]                        ; clock      ; clock    ; None                       ; None                       ; 1.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Bne_4911          ; clock      ; clock    ; None                       ; None                       ; 1.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[15]                             ; MuxALUSrcA:MuxALUSrcA|out[15]                       ; clock      ; clock    ; None                       ; None                       ; 1.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[15]         ; MuxALUSrcB:MuxALUSrcB|out[17]                       ; clock      ; clock    ; None                       ; None                       ; 2.274 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.StoreSave_4045    ; clock      ; clock    ; None                       ; None                       ; 2.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Jump_4398         ; clock      ; clock    ; None                       ; None                       ; 2.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; MuxALUSrcB:MuxALUSrcB|out[5]                        ; clock      ; clock    ; None                       ; None                       ; 2.152 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[30]                    ; MuxALUSrcA:MuxALUSrcA|out[30]                       ; clock      ; clock    ; None                       ; None                       ; 1.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[14]         ; MuxALUSrcB:MuxALUSrcB|out[14]                       ; clock      ; clock    ; None                       ; None                       ; 2.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[2]                     ; LoadBox:LoadBox|out[2]                              ; clock      ; clock    ; None                       ; None                       ; 1.111 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Jr_5744           ; clock      ; clock    ; None                       ; None                       ; 1.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreData2            ; ControlUnit:ControlUnit|nextstate.StoreSave_4045    ; clock      ; clock    ; None                       ; None                       ; 2.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[6]                     ; LoadBox:LoadBox|out[6]                              ; clock      ; clock    ; None                       ; None                       ; 1.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.StoreSave_4045    ; clock      ; clock    ; None                       ; None                       ; 2.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[2]                              ; MuxALUSrcB:MuxALUSrcB|out[2]                        ; clock      ; clock    ; None                       ; None                       ; 2.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreData2            ; ControlUnit:ControlUnit|nextstate.StoreSaveh_3963   ; clock      ; clock    ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[16]                    ; MuxALUSrcA:MuxALUSrcA|out[16]                       ; clock      ; clock    ; None                       ; None                       ; 1.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.StoreSave_4045    ; clock      ; clock    ; None                       ; None                       ; 2.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Slt_5108          ; clock      ; clock    ; None                       ; None                       ; 1.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[17]                            ; MuxALUSrcA:MuxALUSrcA|out[17]                       ; clock      ; clock    ; None                       ; None                       ; 1.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[6]                             ; MuxALUSrcA:MuxALUSrcA|out[6]                        ; clock      ; clock    ; None                       ; None                       ; 1.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[21]                    ; LoadBox:LoadBox|out[21]                             ; clock      ; clock    ; None                       ; None                       ; 1.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Mult2                 ; ControlUnit:ControlUnit|nextstate.Mult3_3528        ; clock      ; clock    ; None                       ; None                       ; 2.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Bne_4911          ; clock      ; clock    ; None                       ; None                       ; 1.460 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[12]         ; MuxALUSrcB:MuxALUSrcB|out[12]                       ; clock      ; clock    ; None                       ; None                       ; 2.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Mult_4203         ; clock      ; clock    ; None                       ; None                       ; 1.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Add_6183          ; clock      ; clock    ; None                       ; None                       ; 1.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[23]                    ; MuxALUSrcA:MuxALUSrcA|out[23]                       ; clock      ; clock    ; None                       ; None                       ; 1.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Beq_4989          ; clock      ; clock    ; None                       ; None                       ; 1.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreData2            ; ControlUnit:ControlUnit|nextstate.StoreSaveb_4004   ; clock      ; clock    ; None                       ; None                       ; 2.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_3963   ; clock      ; clock    ; None                       ; None                       ; 2.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Mfhi_3649         ; clock      ; clock    ; None                       ; None                       ; 1.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Inc_3844          ; clock      ; clock    ; None                       ; None                       ; 1.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[9]                              ; MuxALUSrcB:MuxALUSrcB|out[9]                        ; clock      ; clock    ; None                       ; None                       ; 2.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[25]                            ; MuxALUSrcA:MuxALUSrcA|out[25]                       ; clock      ; clock    ; None                       ; None                       ; 1.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Srl_5227          ; clock      ; clock    ; None                       ; None                       ; 1.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_4004   ; clock      ; clock    ; None                       ; None                       ; 2.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Jump_4398         ; clock      ; clock    ; None                       ; None                       ; 2.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[2]                     ; MuxALUSrcB:MuxALUSrcB|out[2]                        ; clock      ; clock    ; None                       ; None                       ; 2.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[3]                              ; MuxALUSrcA:MuxALUSrcA|out[3]                        ; clock      ; clock    ; None                       ; None                       ; 1.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[7]                             ; MuxALUSrcA:MuxALUSrcA|out[7]                        ; clock      ; clock    ; None                       ; None                       ; 1.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]                              ; MuxALUSrcA:MuxALUSrcA|out[9]                        ; clock      ; clock    ; None                       ; None                       ; 1.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_3963   ; clock      ; clock    ; None                       ; None                       ; 2.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[5]                             ; MuxALUSrcA:MuxALUSrcA|out[5]                        ; clock      ; clock    ; None                       ; None                       ; 1.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Srl_5227          ; clock      ; clock    ; None                       ; None                       ; 1.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[24]                             ; MuxALUSrcA:MuxALUSrcA|out[24]                       ; clock      ; clock    ; None                       ; None                       ; 1.728 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                                     ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+----------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To             ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+----------------+------------+
; N/A                                     ; None                                                ; 22.376 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 22.116 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 22.060 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 22.059 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 21.960 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 21.926 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 21.827 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 21.799 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 21.756 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 21.743 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 21.738 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 21.700 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 21.644 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 21.609 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 21.592 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 21.531 ns  ; MuxALUSrcB:MuxALUSrcB|out[9]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 21.510 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 21.510 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 21.496 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 21.472 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 21.440 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 21.433 ns  ; MuxALUSrcB:MuxALUSrcB|out[12]    ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 21.421 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 21.411 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 21.400 ns  ; MuxALUSrcB:MuxALUSrcB|out[8]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 21.375 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 21.322 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 21.311 ns  ; MuxALUSrcB:MuxALUSrcB|out[10]    ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 21.306 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 21.275 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 21.239 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 21.231 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 21.225 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 21.214 ns  ; MuxALUSrcB:MuxALUSrcB|out[9]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 21.207 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 21.176 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 21.156 ns  ; MuxALUSrcB:MuxALUSrcB|out[11]    ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 21.155 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 21.118 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 21.116 ns  ; MuxALUSrcB:MuxALUSrcB|out[12]    ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 21.115 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 21.115 ns  ; MuxALUSrcB:MuxALUSrcB|out[9]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 21.083 ns  ; MuxALUSrcB:MuxALUSrcB|out[8]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 21.082 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 21.059 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 21.056 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 21.030 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 21.017 ns  ; MuxALUSrcB:MuxALUSrcB|out[12]    ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.994 ns  ; MuxALUSrcB:MuxALUSrcB|out[10]    ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 20.984 ns  ; MuxALUSrcB:MuxALUSrcB|out[8]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.972 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 20.971 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 20.925 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.922 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 20.915 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 20.911 ns  ; MuxALUSrcB:MuxALUSrcB|out[9]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 20.908 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 20.895 ns  ; MuxALUSrcB:MuxALUSrcB|out[10]    ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.852 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 20.841 ns  ; MuxALUSrcB:MuxALUSrcB|out[13]    ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 20.839 ns  ; MuxALUSrcB:MuxALUSrcB|out[11]    ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 20.826 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.823 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.822 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.813 ns  ; MuxALUSrcB:MuxALUSrcB|out[12]    ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 20.809 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.781 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 20.780 ns  ; MuxALUSrcB:MuxALUSrcB|out[8]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 20.766 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.740 ns  ; MuxALUSrcB:MuxALUSrcB|out[11]    ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.737 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.713 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 20.713 ns  ; ControlUnit:ControlUnit|ALUOp[0] ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 20.691 ns  ; MuxALUSrcB:MuxALUSrcB|out[10]    ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 20.690 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 20.682 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 20.681 ns  ; MuxALUSrcB:MuxALUSrcB|out[14]    ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 20.674 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 20.669 ns  ; ControlUnit:ControlUnit|ALUOp[1] ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 20.632 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.619 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 20.614 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.605 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 20.593 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 20.591 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.562 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[18] ; clock      ;
; N/A                                     ; None                                                ; 20.541 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 20.536 ns  ; MuxALUSrcB:MuxALUSrcB|out[11]    ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 20.533 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.530 ns  ; MuxALUSrcB:MuxALUSrcB|out[9]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.524 ns  ; MuxALUSrcB:MuxALUSrcB|out[13]    ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 20.518 ns  ; MuxALUSrcB:MuxALUSrcB|out[15]    ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 20.517 ns  ; ControlUnit:ControlUnit|ALUOp[2] ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 20.471 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.455 ns  ; MuxALUSrcA:MuxALUSrcA|out[4]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 20.447 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 20.444 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.432 ns  ; MuxALUSrcB:MuxALUSrcB|out[12]    ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.430 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 20.425 ns  ; MuxALUSrcB:MuxALUSrcB|out[13]    ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.414 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 20.410 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 20.399 ns  ; MuxALUSrcB:MuxALUSrcB|out[8]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.396 ns  ; ControlUnit:ControlUnit|ALUOp[0] ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 20.393 ns  ; MuxALUSrcA:MuxALUSrcA|out[3]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 20.386 ns  ; MuxALUSrcB:MuxALUSrcB|out[9]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 20.374 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 20.364 ns  ; MuxALUSrcB:MuxALUSrcB|out[14]    ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 20.358 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 20.356 ns  ; MuxALUSrcA:MuxALUSrcA|out[7]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 20.352 ns  ; ControlUnit:ControlUnit|ALUOp[1] ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 20.327 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 20.310 ns  ; MuxALUSrcB:MuxALUSrcB|out[10]    ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.302 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[18] ; clock      ;
; N/A                                     ; None                                                ; 20.298 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.297 ns  ; ControlUnit:ControlUnit|ALUOp[0] ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.288 ns  ; MuxALUSrcB:MuxALUSrcB|out[12]    ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 20.281 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 20.265 ns  ; MuxALUSrcB:MuxALUSrcB|out[14]    ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.264 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[25] ; clock      ;
; N/A                                     ; None                                                ; 20.255 ns  ; MuxALUSrcB:MuxALUSrcB|out[8]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 20.253 ns  ; ControlUnit:ControlUnit|ALUOp[1] ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.246 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[18] ; clock      ;
; N/A                                     ; None                                                ; 20.240 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 20.238 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.237 ns  ; MuxALUSrcB:MuxALUSrcB|out[9]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.225 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 20.224 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.224 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 20.221 ns  ; MuxALUSrcB:MuxALUSrcB|out[13]    ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 20.201 ns  ; MuxALUSrcB:MuxALUSrcB|out[15]    ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 20.200 ns  ; ControlUnit:ControlUnit|ALUOp[2] ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 20.178 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.166 ns  ; MuxALUSrcB:MuxALUSrcB|out[10]    ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 20.155 ns  ; MuxALUSrcB:MuxALUSrcB|out[11]    ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.141 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 20.139 ns  ; MuxALUSrcB:MuxALUSrcB|out[12]    ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.138 ns  ; MuxALUSrcA:MuxALUSrcA|out[4]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 20.125 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 20.112 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[18] ; clock      ;
; N/A                                     ; None                                                ; 20.106 ns  ; MuxALUSrcB:MuxALUSrcB|out[8]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.103 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[22] ; clock      ;
; N/A                                     ; None                                                ; 20.102 ns  ; MuxALUSrcB:MuxALUSrcB|out[15]    ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.101 ns  ; ControlUnit:ControlUnit|ALUOp[2] ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.094 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 20.093 ns  ; ControlUnit:ControlUnit|ALUOp[0] ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 20.091 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 20.086 ns  ; MuxALUSrcA:MuxALUSrcA|out[9]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 20.080 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 20.076 ns  ; MuxALUSrcA:MuxALUSrcA|out[3]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 20.061 ns  ; MuxALUSrcB:MuxALUSrcB|out[14]    ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 20.052 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 20.049 ns  ; ControlUnit:ControlUnit|ALUOp[1] ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 20.039 ns  ; MuxALUSrcA:MuxALUSrcA|out[7]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 20.039 ns  ; MuxALUSrcA:MuxALUSrcA|out[4]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.036 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 20.029 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.017 ns  ; MuxALUSrcB:MuxALUSrcB|out[10]    ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.013 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[18] ; clock      ;
; N/A                                     ; None                                                ; 20.011 ns  ; MuxALUSrcB:MuxALUSrcB|out[11]    ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 20.004 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[25] ; clock      ;
; N/A                                     ; None                                                ; 19.992 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.977 ns  ; MuxALUSrcA:MuxALUSrcA|out[3]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.948 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[25] ; clock      ;
; N/A                                     ; None                                                ; 19.945 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.940 ns  ; MuxALUSrcA:MuxALUSrcA|out[7]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.937 ns  ; MuxALUSrcA:MuxALUSrcA|out[8]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 19.931 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.924 ns  ; MuxALUSrcA:MuxALUSrcA|out[5]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 19.924 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[18] ; clock      ;
; N/A                                     ; None                                                ; 19.909 ns  ; MuxALUSrcA:MuxALUSrcA|out[11]    ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 19.906 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 19.903 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.898 ns  ; MuxALUSrcB:MuxALUSrcB|out[15]    ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 19.897 ns  ; ControlUnit:ControlUnit|ALUOp[2] ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 19.890 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 19.885 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 19.862 ns  ; MuxALUSrcB:MuxALUSrcB|out[11]    ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.845 ns  ; MuxALUSrcB:MuxALUSrcB|out[9]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 19.843 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[22] ; clock      ;
; N/A                                     ; None                                                ; 19.840 ns  ; MuxALUSrcB:MuxALUSrcB|out[13]    ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 19.835 ns  ; MuxALUSrcA:MuxALUSrcA|out[4]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 19.829 ns  ; MuxALUSrcB:MuxALUSrcB|out[9]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 19.814 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[25] ; clock      ;
; N/A                                     ; None                                                ; 19.803 ns  ; MuxALUSrcB:MuxALUSrcB|out[17]    ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 19.787 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[22] ; clock      ;
; N/A                                     ; None                                                ; 19.786 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 19.778 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[18] ; clock      ;
; N/A                                     ; None                                                ; 19.773 ns  ; MuxALUSrcA:MuxALUSrcA|out[3]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 19.770 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 19.769 ns  ; MuxALUSrcA:MuxALUSrcA|out[9]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 19.757 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.747 ns  ; MuxALUSrcB:MuxALUSrcB|out[12]    ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 19.736 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.736 ns  ; MuxALUSrcA:MuxALUSrcA|out[7]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 19.731 ns  ; MuxALUSrcB:MuxALUSrcB|out[12]    ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 19.727 ns  ; MuxALUSrcA:MuxALUSrcA|out[15]    ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 19.717 ns  ; MuxALUSrcB:MuxALUSrcB|out[9]     ; MuxIordOut[18] ; clock      ;
; N/A                                     ; None                                                ; 19.715 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[25] ; clock      ;
; N/A                                     ; None                                                ; 19.714 ns  ; MuxALUSrcB:MuxALUSrcB|out[8]     ; MuxIordOut[23] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;                ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+----------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Sat May 18 10:02:20 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|MuxWriteMemControl" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreSave_4045" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreSaveb_4004" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreSaveh_3963" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.IncWrite_3688" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.OverflowExc_5067" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUOp[0]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUOp[2]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUOp[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreGet_4123" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet_4638" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Inc_3844" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.IncWait_3805" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[1]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[1]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[2]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[2]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[3]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[3]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[4]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[4]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[5]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[6]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[6]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.IncOp_3727" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sra_5543" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srl_5227" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sll_5703" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_5824" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_6142" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_6025" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_6103" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jal_4359" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_6183" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[30]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[31]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BleCompare_4716" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BgtCompare_4794" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BeqCompare_4950" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jr_5744" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BneCompare_4872" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jump_4398" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_5785" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_5986" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[5]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[7]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[7]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreData2_3922" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Store_4162" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srav_5346" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravWriteReg_5266" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravOp_5305" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvOp_5424" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUSrcA[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUSrcA[2]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUSrcA[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUSrcB[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUSrcB[2]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUSrcB[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addiu_5028" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui_4476" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lw_4677" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_6064" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_5865" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_5947" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_5906" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[31]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[30]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[28]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[29]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.IncGetData_3766" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_6222" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Slt_5108" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Slti_3883" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvWriteReg_5582" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sllv_5623" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_6300" is a latch
    Warning: Node "ControlUnit:ControlUnit|MemDataReg" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Ble_4755" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bne_4911" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Beq_4989" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bgt_4833" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[29]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[27]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[26]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[24]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_6261" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreData_4084" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet3_4242" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[26]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[27]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[25]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[22]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[23]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[24]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteJal_4320" is a latch
    Warning: Node "LoadBox:LoadBox|out[1]" is a latch
    Warning: Node "LoadBox:LoadBox|out[2]" is a latch
    Warning: Node "LoadBox:LoadBox|out[3]" is a latch
    Warning: Node "LoadBox:LoadBox|out[4]" is a latch
    Warning: Node "LoadBox:LoadBox|out[5]" is a latch
    Warning: Node "LoadBox:LoadBox|out[6]" is a latch
    Warning: Node "LoadBox:LoadBox|out[7]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[16]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[16]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[18]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[18]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[20]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[20]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[22]" is a latch
    Warning: Node "LoadBox:LoadBox|out[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui2_4437" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Mflo_3608" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllWriteReg_5662" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Mfhi_3649" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Mult3_3528" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[23]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[21]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet2_4281" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[15]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[14]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[17]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[17]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[19]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[19]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[21]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSave_4599" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveb_4517" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveh_4558" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlWriteReg_5147" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraWriteReg_5463" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[14]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[15]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[12]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[13]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllOp_5385" is a latch
    Warning: Node "ControlUnit:ControlUnit|IsControl[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|IsControl[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[13]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[12]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[10]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[11]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlOp_5186" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraOp_5502" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Mult2_3567" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[8]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[10]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[9]" is a latch
    Warning: Node "LoadBox:LoadBox|out[30]" is a latch
    Warning: Node "LoadBox:LoadBox|out[31]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[8]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[9]" is a latch
    Warning: Node "LoadBox:LoadBox|out[16]" is a latch
    Warning: Node "LoadBox:LoadBox|out[17]" is a latch
    Warning: Node "LoadBox:LoadBox|out[18]" is a latch
    Warning: Node "LoadBox:LoadBox|out[19]" is a latch
    Warning: Node "LoadBox:LoadBox|out[20]" is a latch
    Warning: Node "LoadBox:LoadBox|out[21]" is a latch
    Warning: Node "LoadBox:LoadBox|out[22]" is a latch
    Warning: Node "LoadBox:LoadBox|out[23]" is a latch
    Warning: Node "ControlUnit:ControlUnit|MultControl" is a latch
    Warning: Node "LoadBox:LoadBox|out[28]" is a latch
    Warning: Node "LoadBox:LoadBox|out[29]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Mult_4203" is a latch
    Warning: Node "LoadBox:LoadBox|out[27]" is a latch
    Warning: Node "LoadBox:LoadBox|out[26]" is a latch
    Warning: Node "LoadBox:LoadBox|out[24]" is a latch
    Warning: Node "LoadBox:LoadBox|out[25]" is a latch
    Warning: Node "LoadBox:LoadBox|out[15]" is a latch
    Warning: Node "LoadBox:LoadBox|out[14]" is a latch
    Warning: Node "LoadBox:LoadBox|out[12]" is a latch
    Warning: Node "LoadBox:LoadBox|out[13]" is a latch
    Warning: Node "LoadBox:LoadBox|out[8]" is a latch
    Warning: Node "LoadBox:LoadBox|out[9]" is a latch
    Warning: Node "LoadBox:LoadBox|out[10]" is a latch
    Warning: Node "LoadBox:LoadBox|out[11]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 73 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "ControlUnit:ControlUnit|IsControl[0]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|IsControl[1]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|ALUSrcB[0]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|ALUSrcB[2]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|ALUSrcB[1]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|ALUSrcA[1]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|ALUSrcA[2]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|ALUSrcA[0]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr29~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr1~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr52" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector17~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector17~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector17~2" as buffer
    Info: Detected gated clock "LoadBox:LoadBox|Mux24~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr46" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WriteJal" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector50~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr7~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr10~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.LGet3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr8~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|always1~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~5" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~4" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector50~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.StoreData" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector50~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Equal17~0" as buffer
    Info: Detected gated clock "MuxALUSrcB:MuxALUSrcB|Mux32~0" as buffer
    Info: Detected gated clock "MuxALUSrcA:MuxALUSrcA|Mux32~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector154~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.BeqCompare~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.BeqCompare~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector137~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector57~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector50~3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector57~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector17~3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector57~1" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Store" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector137~1" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.StoreData2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~2" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Jump" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Jal" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Wait" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WriteInRegAddi" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WriteInReg" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WriteInPC" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.IncOp" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.StoreGet" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr54" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.OverflowExc" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.StoreSaveh" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.StoreSaveb" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.StoreSave" as buffer
Info: Clock "clock" has Internal fmax of 31.59 MHz between source register "MuxALUSrcA:MuxALUSrcA|out[0]" and destination register "Registrador:PC|Saida[8]" (period= 31.652 ns)
    Info: + Longest register to register delay is 9.631 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X34_Y22_N2; Fanout = 6; REG Node = 'MuxALUSrcA:MuxALUSrcA|out[0]'
        Info: 2: + IC(0.411 ns) + CELL(0.053 ns) = 0.464 ns; Loc. = LCCOMB_X34_Y22_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[0]~1'
        Info: 3: + IC(0.369 ns) + CELL(0.228 ns) = 1.061 ns; Loc. = LCCOMB_X35_Y22_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[2]~5'
        Info: 4: + IC(0.347 ns) + CELL(0.228 ns) = 1.636 ns; Loc. = LCCOMB_X35_Y22_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~8'
        Info: 5: + IC(0.253 ns) + CELL(0.228 ns) = 2.117 ns; Loc. = LCCOMB_X35_Y22_N26; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[5]~10'
        Info: 6: + IC(0.210 ns) + CELL(0.053 ns) = 2.380 ns; Loc. = LCCOMB_X35_Y22_N14; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[7]~11'
        Info: 7: + IC(0.217 ns) + CELL(0.053 ns) = 2.650 ns; Loc. = LCCOMB_X35_Y22_N16; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[9]~12'
        Info: 8: + IC(0.225 ns) + CELL(0.053 ns) = 2.928 ns; Loc. = LCCOMB_X35_Y22_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[11]~13'
        Info: 9: + IC(0.211 ns) + CELL(0.053 ns) = 3.192 ns; Loc. = LCCOMB_X35_Y22_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[13]~14'
        Info: 10: + IC(0.224 ns) + CELL(0.053 ns) = 3.469 ns; Loc. = LCCOMB_X35_Y22_N30; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[15]~15'
        Info: 11: + IC(1.010 ns) + CELL(0.053 ns) = 4.532 ns; Loc. = LCCOMB_X29_Y20_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[17]~16'
        Info: 12: + IC(0.210 ns) + CELL(0.053 ns) = 4.795 ns; Loc. = LCCOMB_X29_Y20_N4; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[19]~17'
        Info: 13: + IC(0.218 ns) + CELL(0.053 ns) = 5.066 ns; Loc. = LCCOMB_X29_Y20_N10; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[21]~18'
        Info: 14: + IC(0.209 ns) + CELL(0.053 ns) = 5.328 ns; Loc. = LCCOMB_X29_Y20_N30; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[23]~19'
        Info: 15: + IC(0.644 ns) + CELL(0.366 ns) = 6.338 ns; Loc. = LCCOMB_X29_Y21_N22; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~8'
        Info: 16: + IC(0.201 ns) + CELL(0.225 ns) = 6.764 ns; Loc. = LCCOMB_X29_Y21_N24; Fanout = 2; COMB Node = 'Ula32:ULA|Igual~9'
        Info: 17: + IC(0.591 ns) + CELL(0.053 ns) = 7.408 ns; Loc. = LCCOMB_X28_Y20_N4; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|Selector88~1'
        Info: 18: + IC(0.573 ns) + CELL(0.053 ns) = 8.034 ns; Loc. = LCCOMB_X29_Y22_N6; Fanout = 18; COMB Node = 'ControlUnit:ControlUnit|Selector88~2DUPLICATE'
        Info: 19: + IC(0.851 ns) + CELL(0.746 ns) = 9.631 ns; Loc. = LCFF_X34_Y23_N29; Fanout = 3; REG Node = 'Registrador:PC|Saida[8]'
        Info: Total cell delay = 2.657 ns ( 27.59 % )
        Info: Total interconnect delay = 6.974 ns ( 72.41 % )
    Info: - Smallest clock skew is -6.105 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.611 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 31; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1463; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.806 ns) + CELL(0.618 ns) = 2.611 ns; Loc. = LCFF_X34_Y23_N29; Fanout = 3; REG Node = 'Registrador:PC|Saida[8]'
            Info: Total cell delay = 1.462 ns ( 55.99 % )
            Info: Total interconnect delay = 1.149 ns ( 44.01 % )
        Info: - Longest clock path from clock "clock" to source register is 8.716 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 31; CLK Node = 'clock'
            Info: 2: + IC(1.249 ns) + CELL(0.712 ns) = 2.805 ns; Loc. = LCFF_X6_Y13_N5; Fanout = 19; REG Node = 'Instr_Reg:InstructionRegister|Instr31_26[4]'
            Info: 3: + IC(0.322 ns) + CELL(0.346 ns) = 3.473 ns; Loc. = LCCOMB_X6_Y13_N20; Fanout = 8; COMB Node = 'ControlUnit:ControlUnit|Equal17~0'
            Info: 4: + IC(1.001 ns) + CELL(0.053 ns) = 4.527 ns; Loc. = LCCOMB_X13_Y16_N14; Fanout = 5; COMB Node = 'ControlUnit:ControlUnit|Selector154~0'
            Info: 5: + IC(0.228 ns) + CELL(0.053 ns) = 4.808 ns; Loc. = LCCOMB_X13_Y16_N10; Fanout = 4; REG Node = 'ControlUnit:ControlUnit|ALUSrcA[0]'
            Info: 6: + IC(0.261 ns) + CELL(0.228 ns) = 5.297 ns; Loc. = LCCOMB_X13_Y16_N26; Fanout = 1; COMB Node = 'MuxALUSrcA:MuxALUSrcA|Mux32~0'
            Info: 7: + IC(2.130 ns) + CELL(0.000 ns) = 7.427 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl'
            Info: 8: + IC(1.061 ns) + CELL(0.228 ns) = 8.716 ns; Loc. = LCCOMB_X34_Y22_N2; Fanout = 6; REG Node = 'MuxALUSrcA:MuxALUSrcA|out[0]'
            Info: Total cell delay = 2.464 ns ( 28.27 % )
            Info: Total interconnect delay = 6.252 ns ( 71.73 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ControlUnit:ControlUnit|state.StoreData" and destination pin or register "ControlUnit:ControlUnit|nextstate.StoreData2_3922" for clock "clock" (Hold time is 5.972 ns)
    Info: + Largest clock skew is 6.606 ns
        Info: + Longest clock path from clock "clock" to destination register is 9.367 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 31; CLK Node = 'clock'
            Info: 2: + IC(1.249 ns) + CELL(0.712 ns) = 2.805 ns; Loc. = LCFF_X6_Y13_N9; Fanout = 23; REG Node = 'Instr_Reg:InstructionRegister|Instr31_26[2]'
            Info: 3: + IC(0.583 ns) + CELL(0.378 ns) = 3.766 ns; Loc. = LCCOMB_X5_Y13_N0; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|nextstate.BeqCompare~1'
            Info: 4: + IC(2.154 ns) + CELL(0.228 ns) = 6.148 ns; Loc. = LCCOMB_X5_Y13_N20; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector137~1'
            Info: 5: + IC(1.898 ns) + CELL(0.000 ns) = 8.046 ns; Loc. = CLKCTRL_G0; Fanout = 38; COMB Node = 'ControlUnit:ControlUnit|Selector137~1clkctrl'
            Info: 6: + IC(1.093 ns) + CELL(0.228 ns) = 9.367 ns; Loc. = LCCOMB_X6_Y16_N26; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.StoreData2_3922'
            Info: Total cell delay = 2.390 ns ( 25.52 % )
            Info: Total interconnect delay = 6.977 ns ( 74.48 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.761 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 31; CLK Node = 'clock'
            Info: 2: + IC(1.299 ns) + CELL(0.618 ns) = 2.761 ns; Loc. = LCFF_X6_Y16_N31; Fanout = 3; REG Node = 'ControlUnit:ControlUnit|state.StoreData'
            Info: Total cell delay = 1.462 ns ( 52.95 % )
            Info: Total interconnect delay = 1.299 ns ( 47.05 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.540 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y16_N31; Fanout = 3; REG Node = 'ControlUnit:ControlUnit|state.StoreData'
        Info: 2: + IC(0.315 ns) + CELL(0.225 ns) = 0.540 ns; Loc. = LCCOMB_X6_Y16_N26; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.StoreData2_3922'
        Info: Total cell delay = 0.225 ns ( 41.67 % )
        Info: Total interconnect delay = 0.315 ns ( 58.33 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "MuxIordOut[28]" through register "MuxALUSrcB:MuxALUSrcB|out[0]" is 22.376 ns
    Info: + Longest clock path from clock "clock" to source register is 9.304 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 31; CLK Node = 'clock'
        Info: 2: + IC(1.249 ns) + CELL(0.712 ns) = 2.805 ns; Loc. = LCFF_X6_Y13_N5; Fanout = 19; REG Node = 'Instr_Reg:InstructionRegister|Instr31_26[4]'
        Info: 3: + IC(0.322 ns) + CELL(0.346 ns) = 3.473 ns; Loc. = LCCOMB_X6_Y13_N20; Fanout = 8; COMB Node = 'ControlUnit:ControlUnit|Equal17~0'
        Info: 4: + IC(1.001 ns) + CELL(0.053 ns) = 4.527 ns; Loc. = LCCOMB_X13_Y16_N14; Fanout = 5; COMB Node = 'ControlUnit:ControlUnit|Selector154~0'
        Info: 5: + IC(0.232 ns) + CELL(0.053 ns) = 4.812 ns; Loc. = LCCOMB_X13_Y16_N20; Fanout = 21; REG Node = 'ControlUnit:ControlUnit|ALUSrcB[1]'
        Info: 6: + IC(1.244 ns) + CELL(0.228 ns) = 6.284 ns; Loc. = LCCOMB_X26_Y20_N22; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
        Info: 7: + IC(1.943 ns) + CELL(0.000 ns) = 8.227 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
        Info: 8: + IC(1.024 ns) + CELL(0.053 ns) = 9.304 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 5; REG Node = 'MuxALUSrcB:MuxALUSrcB|out[0]'
        Info: Total cell delay = 2.289 ns ( 24.60 % )
        Info: Total interconnect delay = 7.015 ns ( 75.40 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 13.072 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 5; REG Node = 'MuxALUSrcB:MuxALUSrcB|out[0]'
        Info: 2: + IC(0.432 ns) + CELL(0.228 ns) = 0.660 ns; Loc. = LCCOMB_X34_Y22_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[0]~1'
        Info: 3: + IC(0.369 ns) + CELL(0.228 ns) = 1.257 ns; Loc. = LCCOMB_X35_Y22_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[2]~5'
        Info: 4: + IC(0.347 ns) + CELL(0.228 ns) = 1.832 ns; Loc. = LCCOMB_X35_Y22_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~8'
        Info: 5: + IC(0.253 ns) + CELL(0.228 ns) = 2.313 ns; Loc. = LCCOMB_X35_Y22_N26; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[5]~10'
        Info: 6: + IC(0.210 ns) + CELL(0.053 ns) = 2.576 ns; Loc. = LCCOMB_X35_Y22_N14; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[7]~11'
        Info: 7: + IC(0.217 ns) + CELL(0.053 ns) = 2.846 ns; Loc. = LCCOMB_X35_Y22_N16; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[9]~12'
        Info: 8: + IC(0.225 ns) + CELL(0.053 ns) = 3.124 ns; Loc. = LCCOMB_X35_Y22_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[11]~13'
        Info: 9: + IC(0.211 ns) + CELL(0.053 ns) = 3.388 ns; Loc. = LCCOMB_X35_Y22_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[13]~14'
        Info: 10: + IC(0.224 ns) + CELL(0.053 ns) = 3.665 ns; Loc. = LCCOMB_X35_Y22_N30; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[15]~15'
        Info: 11: + IC(1.010 ns) + CELL(0.053 ns) = 4.728 ns; Loc. = LCCOMB_X29_Y20_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[17]~16'
        Info: 12: + IC(0.210 ns) + CELL(0.053 ns) = 4.991 ns; Loc. = LCCOMB_X29_Y20_N4; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[19]~17'
        Info: 13: + IC(0.218 ns) + CELL(0.053 ns) = 5.262 ns; Loc. = LCCOMB_X29_Y20_N10; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[21]~18'
        Info: 14: + IC(0.209 ns) + CELL(0.053 ns) = 5.524 ns; Loc. = LCCOMB_X29_Y20_N30; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[23]~19'
        Info: 15: + IC(0.225 ns) + CELL(0.053 ns) = 5.802 ns; Loc. = LCCOMB_X29_Y20_N16; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[25]~20'
        Info: 16: + IC(0.220 ns) + CELL(0.053 ns) = 6.075 ns; Loc. = LCCOMB_X29_Y20_N24; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[27]~21'
        Info: 17: + IC(0.818 ns) + CELL(0.154 ns) = 7.047 ns; Loc. = LCCOMB_X28_Y19_N2; Fanout = 1; COMB Node = 'Ula32:ULA|Mux3~0DUPLICATE'
        Info: 18: + IC(0.630 ns) + CELL(0.053 ns) = 7.730 ns; Loc. = LCCOMB_X28_Y23_N14; Fanout = 2; COMB Node = 'MuxPCSource:MuxPCSource|Mux28~2'
        Info: 19: + IC(0.546 ns) + CELL(0.053 ns) = 8.329 ns; Loc. = LCCOMB_X29_Y23_N26; Fanout = 1; COMB Node = 'MuxIord:MuxIord|Mux28~1'
        Info: 20: + IC(2.771 ns) + CELL(1.972 ns) = 13.072 ns; Loc. = PIN_AE10; Fanout = 0; PIN Node = 'MuxIordOut[28]'
        Info: Total cell delay = 3.727 ns ( 28.51 % )
        Info: Total interconnect delay = 9.345 ns ( 71.49 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 185 warnings
    Info: Peak virtual memory: 4413 megabytes
    Info: Processing ended: Sat May 18 10:02:22 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


