{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1408978838087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1408978838087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 25 17:00:37 2014 " "Processing started: Mon Aug 25 17:00:37 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1408978838087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1408978838087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IF -c IF " "Command: quartus_map --read_settings_files=on --write_settings_files=off IF -c IF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1408978838088 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1408978838575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_complete.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_complete.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_complete-if_complete_behave " "Found design unit 1: if_complete-if_complete_behave" {  } { { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978839103 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_complete " "Found entity 1: if_complete" {  } { { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978839103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408978839103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/cache/cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/cache/cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache-cache_behave " "Found design unit 1: cache-cache_behave" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978839106 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978839106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408978839106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/cache/gmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/cache/gmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gmemory-gmemory_behave " "Found design unit 1: gmemory-gmemory_behave" {  } { { "../../Cache/gmemory.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/gmemory.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978839108 ""} { "Info" "ISGN_ENTITY_NAME" "1 gmemory " "Found entity 1: gmemory" {  } { { "../../Cache/gmemory.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/gmemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978839108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408978839108 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "if_complete " "Elaborating entity \"if_complete\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1408978839194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:instr_cache " "Elaborating entity \"cache\" for hierarchy \"cache:instr_cache\"" {  } { { "if_complete.vhd" "instr_cache" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978839199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gmemory cache:instr_cache\|gmemory:data " "Elaborating entity \"gmemory\" for hierarchy \"cache:instr_cache\|gmemory:data\"" {  } { { "../../Cache/cache.vhd" "data" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978839206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cache:instr_cache\|gmemory:data\|altsyncram:mem_reg\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"cache:instr_cache\|gmemory:data\|altsyncram:mem_reg\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978839254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cache:instr_cache\|gmemory:data\|altsyncram:mem_reg\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"cache:instr_cache\|gmemory:data\|altsyncram:mem_reg\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978839256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cache:instr_cache\|gmemory:data\|altsyncram:mem_reg\[0\]\[31\]__1 " "Instantiated megafunction \"cache:instr_cache\|gmemory:data\|altsyncram:mem_reg\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978839256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978839256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978839256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978839256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978839256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978839256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978839256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978839256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978839256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978839256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978839256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978839256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978839256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978839256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978839256 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1408978839256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8og1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8og1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8og1 " "Found entity 1: altsyncram_8og1" {  } { { "db/altsyncram_8og1.tdf" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/db/altsyncram_8og1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978839366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408978839366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8og1 cache:instr_cache\|gmemory:data\|altsyncram:mem_reg\[0\]\[31\]__1\|altsyncram_8og1:auto_generated " "Elaborating entity \"altsyncram_8og1\" for hierarchy \"cache:instr_cache\|gmemory:data\|altsyncram:mem_reg\[0\]\[31\]__1\|altsyncram_8og1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978839367 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cache:instr_cache\|tag " "RAM logic \"cache:instr_cache\|tag\" is uninferred due to asynchronous read logic" {  } { { "../../Cache/cache.vhd" "tag" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1408978839743 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1408978839743 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[0\]~synth " "Node \"cache:instr_cache\|mem_data\[0\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[1\]~synth " "Node \"cache:instr_cache\|mem_data\[1\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[2\]~synth " "Node \"cache:instr_cache\|mem_data\[2\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[3\]~synth " "Node \"cache:instr_cache\|mem_data\[3\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[4\]~synth " "Node \"cache:instr_cache\|mem_data\[4\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[5\]~synth " "Node \"cache:instr_cache\|mem_data\[5\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[6\]~synth " "Node \"cache:instr_cache\|mem_data\[6\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[7\]~synth " "Node \"cache:instr_cache\|mem_data\[7\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[8\]~synth " "Node \"cache:instr_cache\|mem_data\[8\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[9\]~synth " "Node \"cache:instr_cache\|mem_data\[9\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[10\]~synth " "Node \"cache:instr_cache\|mem_data\[10\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[11\]~synth " "Node \"cache:instr_cache\|mem_data\[11\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[12\]~synth " "Node \"cache:instr_cache\|mem_data\[12\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[13\]~synth " "Node \"cache:instr_cache\|mem_data\[13\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[14\]~synth " "Node \"cache:instr_cache\|mem_data\[14\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[15\]~synth " "Node \"cache:instr_cache\|mem_data\[15\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[16\]~synth " "Node \"cache:instr_cache\|mem_data\[16\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[17\]~synth " "Node \"cache:instr_cache\|mem_data\[17\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[18\]~synth " "Node \"cache:instr_cache\|mem_data\[18\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[19\]~synth " "Node \"cache:instr_cache\|mem_data\[19\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[20\]~synth " "Node \"cache:instr_cache\|mem_data\[20\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[21\]~synth " "Node \"cache:instr_cache\|mem_data\[21\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[22\]~synth " "Node \"cache:instr_cache\|mem_data\[22\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[23\]~synth " "Node \"cache:instr_cache\|mem_data\[23\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[24\]~synth " "Node \"cache:instr_cache\|mem_data\[24\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[25\]~synth " "Node \"cache:instr_cache\|mem_data\[25\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[26\]~synth " "Node \"cache:instr_cache\|mem_data\[26\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[27\]~synth " "Node \"cache:instr_cache\|mem_data\[27\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[28\]~synth " "Node \"cache:instr_cache\|mem_data\[28\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[29\]~synth " "Node \"cache:instr_cache\|mem_data\[29\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[30\]~synth " "Node \"cache:instr_cache\|mem_data\[30\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cache:instr_cache\|mem_data\[31\]~synth " "Node \"cache:instr_cache\|mem_data\[31\]~synth\"" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978840749 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Quartus II" 0 -1 1408978840749 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1408978841103 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1408978841381 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978841381 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1356 " "Implemented 1356 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "71 " "Implemented 71 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1408978841520 ""} { "Info" "ICUT_CUT_TM_OPINS" "99 " "Implemented 99 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1408978841520 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1408978841520 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1122 " "Implemented 1122 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1408978841520 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1408978841520 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1408978841520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "506 " "Peak virtual memory: 506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1408978841546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 25 17:00:41 2014 " "Processing ended: Mon Aug 25 17:00:41 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1408978841546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1408978841546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1408978841546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1408978841546 ""}
