# AHB Bridge Design

Designing of an brdige (AHB-Lite to AHB interface) to replace a Leon3 processor with an ARM Cortex-M0 processor on a provided AMBA-based System-on-Chip architecture. 

**Simulation:** Code related to the functionality of the design 

**Implementation:** Timing simulation file from Xilinx ISE

### AHB Bridge Architecture

![image](https://github.com/norman-cheen/AHB-Bridge-Design-for-Embedded-Real-Time-Systems/blob/ebfb3644c1b9e19d349cac9e9c0c54e1be7ab447/Diagrams/Block%20Diagram.png)

### Mealy State Machine

![image](https://github.com/norman-cheen/AHB-Bridge-Design-for-Embedded-Real-Time-Systems/blob/ebfb3644c1b9e19d349cac9e9c0c54e1be7ab447/Diagrams/State%20Diagram.png)
