Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr  9 09:27:47 2025
| Host         : LAPTOP-6R0BMEKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
SYNTH-10   Warning   Wide multiplier                3           
TIMING-18  Warning   Missing input or output delay  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     83.230        0.000                      0                 1570        0.035        0.000                      0                 1570       54.305        0.000                       0                   581  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              83.230        0.000                      0                 1566        0.035        0.000                      0                 1566       54.305        0.000                       0                   581  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  104.599        0.000                      0                    4        0.846        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       83.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.230ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[5]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.616ns  (logic 9.281ns (33.608%)  route 18.335ns (66.392%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=2 LUT2=3 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 116.033 - 111.111 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.636     5.220    sm/clk_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.419     5.639 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=180, routed)         3.123     8.762    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.325     9.087 r  sm/temp_out0_i_151/O
                         net (fo=5, routed)           2.223    11.310    sm/temp_out0_i_151_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.326    11.636 f  sm/temp_out0_i_113/O
                         net (fo=9, routed)           1.282    12.918    sm/M_sm_bsel[3]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.124    13.042 f  sm/temp_out0_i_103/O
                         net (fo=10, routed)          1.408    14.450    sm/D_states_q_reg[7]_2
    SLICE_X53Y30         LUT5 (Prop_lut5_I4_O)        0.150    14.600 r  sm/temp_out0_i_94/O
                         net (fo=88, routed)          1.798    16.397    sm/D_states_q_reg[7]_3
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.326    16.723 r  sm/temp_out0_i_22/O
                         net (fo=9, routed)           1.373    18.096    alum/M_alum_b[10]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    21.947 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.949    alum/temp_out0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    23.467 r  alum/temp_out0__1/P[2]
                         net (fo=2, routed)           1.169    24.636    alum/temp_out0__1_n_103
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124    24.760 r  alum/D_registers_q[7][19]_i_10/O
                         net (fo=1, routed)           0.000    24.760    alum/D_registers_q[7][19]_i_10_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.136 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.136    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.253 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.253    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.576 f  alum/D_registers_q_reg[7][27]_i_4/O[1]
                         net (fo=2, routed)           0.752    26.328    sm/D_registers_q_reg[7][27][1]
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.306    26.634 f  sm/D_states_q[7]_i_84/O
                         net (fo=1, routed)           0.639    27.273    sm/D_states_q[7]_i_84_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I0_O)        0.124    27.397 f  sm/D_states_q[7]_i_68/O
                         net (fo=1, routed)           0.407    27.804    sm/D_states_q[7]_i_68_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I0_O)        0.124    27.928 f  sm/D_states_q[7]_i_45/O
                         net (fo=1, routed)           0.638    28.567    sm/D_states_q[7]_i_45_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124    28.691 f  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           0.943    29.633    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.757 f  sm/D_states_q[7]_i_11/O
                         net (fo=1, routed)           0.811    30.568    sm/D_states_q[7]_i_11_n_0
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.152    30.720 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.596    31.316    sm/D_states_q[7]_i_3_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I0_O)        0.348    31.664 r  sm/D_states_q[7]_i_1/O
                         net (fo=26, routed)          1.172    32.836    sm/D_states_q[7]_i_1_n_0
    SLICE_X62Y40         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.517   116.033    sm/clk_IBUF_BUFG
    SLICE_X62Y40         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
                         clock pessimism              0.273   116.306    
                         clock uncertainty           -0.035   116.271    
    SLICE_X62Y40         FDSE (Setup_fdse_C_CE)      -0.205   116.066    sm/D_states_q_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                        116.066    
                         arrival time                         -32.836    
  -------------------------------------------------------------------
                         slack                                 83.230    

Slack (MET) :             83.335ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.431ns  (logic 9.281ns (33.834%)  route 18.150ns (66.166%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=2 LUT2=3 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 115.967 - 111.111 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.636     5.220    sm/clk_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.419     5.639 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=180, routed)         3.123     8.762    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.325     9.087 r  sm/temp_out0_i_151/O
                         net (fo=5, routed)           2.223    11.310    sm/temp_out0_i_151_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.326    11.636 f  sm/temp_out0_i_113/O
                         net (fo=9, routed)           1.282    12.918    sm/M_sm_bsel[3]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.124    13.042 f  sm/temp_out0_i_103/O
                         net (fo=10, routed)          1.408    14.450    sm/D_states_q_reg[7]_2
    SLICE_X53Y30         LUT5 (Prop_lut5_I4_O)        0.150    14.600 r  sm/temp_out0_i_94/O
                         net (fo=88, routed)          1.798    16.397    sm/D_states_q_reg[7]_3
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.326    16.723 r  sm/temp_out0_i_22/O
                         net (fo=9, routed)           1.373    18.096    alum/M_alum_b[10]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    21.947 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.949    alum/temp_out0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    23.467 r  alum/temp_out0__1/P[2]
                         net (fo=2, routed)           1.169    24.636    alum/temp_out0__1_n_103
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124    24.760 r  alum/D_registers_q[7][19]_i_10/O
                         net (fo=1, routed)           0.000    24.760    alum/D_registers_q[7][19]_i_10_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.136 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.136    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.253 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.253    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.576 f  alum/D_registers_q_reg[7][27]_i_4/O[1]
                         net (fo=2, routed)           0.752    26.328    sm/D_registers_q_reg[7][27][1]
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.306    26.634 f  sm/D_states_q[7]_i_84/O
                         net (fo=1, routed)           0.639    27.273    sm/D_states_q[7]_i_84_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I0_O)        0.124    27.397 f  sm/D_states_q[7]_i_68/O
                         net (fo=1, routed)           0.407    27.804    sm/D_states_q[7]_i_68_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I0_O)        0.124    27.928 f  sm/D_states_q[7]_i_45/O
                         net (fo=1, routed)           0.638    28.567    sm/D_states_q[7]_i_45_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124    28.691 f  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           0.943    29.633    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.757 f  sm/D_states_q[7]_i_11/O
                         net (fo=1, routed)           0.811    30.568    sm/D_states_q[7]_i_11_n_0
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.152    30.720 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.596    31.316    sm/D_states_q[7]_i_3_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I0_O)        0.348    31.664 r  sm/D_states_q[7]_i_1/O
                         net (fo=26, routed)          0.988    32.651    sm/D_states_q[7]_i_1_n_0
    SLICE_X57Y40         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.451   115.967    sm/clk_IBUF_BUFG
    SLICE_X57Y40         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.259   116.226    
                         clock uncertainty           -0.035   116.191    
    SLICE_X57Y40         FDRE (Setup_fdre_C_CE)      -0.205   115.986    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        115.986    
                         arrival time                         -32.651    
  -------------------------------------------------------------------
                         slack                                 83.335    

Slack (MET) :             83.419ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.426ns  (logic 9.281ns (33.840%)  route 18.145ns (66.160%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=2 LUT2=3 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 116.033 - 111.111 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.636     5.220    sm/clk_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.419     5.639 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=180, routed)         3.123     8.762    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.325     9.087 r  sm/temp_out0_i_151/O
                         net (fo=5, routed)           2.223    11.310    sm/temp_out0_i_151_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.326    11.636 f  sm/temp_out0_i_113/O
                         net (fo=9, routed)           1.282    12.918    sm/M_sm_bsel[3]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.124    13.042 f  sm/temp_out0_i_103/O
                         net (fo=10, routed)          1.408    14.450    sm/D_states_q_reg[7]_2
    SLICE_X53Y30         LUT5 (Prop_lut5_I4_O)        0.150    14.600 r  sm/temp_out0_i_94/O
                         net (fo=88, routed)          1.798    16.397    sm/D_states_q_reg[7]_3
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.326    16.723 r  sm/temp_out0_i_22/O
                         net (fo=9, routed)           1.373    18.096    alum/M_alum_b[10]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    21.947 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.949    alum/temp_out0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    23.467 r  alum/temp_out0__1/P[2]
                         net (fo=2, routed)           1.169    24.636    alum/temp_out0__1_n_103
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124    24.760 r  alum/D_registers_q[7][19]_i_10/O
                         net (fo=1, routed)           0.000    24.760    alum/D_registers_q[7][19]_i_10_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.136 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.136    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.253 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.253    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.576 f  alum/D_registers_q_reg[7][27]_i_4/O[1]
                         net (fo=2, routed)           0.752    26.328    sm/D_registers_q_reg[7][27][1]
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.306    26.634 f  sm/D_states_q[7]_i_84/O
                         net (fo=1, routed)           0.639    27.273    sm/D_states_q[7]_i_84_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I0_O)        0.124    27.397 f  sm/D_states_q[7]_i_68/O
                         net (fo=1, routed)           0.407    27.804    sm/D_states_q[7]_i_68_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I0_O)        0.124    27.928 f  sm/D_states_q[7]_i_45/O
                         net (fo=1, routed)           0.638    28.567    sm/D_states_q[7]_i_45_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124    28.691 f  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           0.943    29.633    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.757 f  sm/D_states_q[7]_i_11/O
                         net (fo=1, routed)           0.811    30.568    sm/D_states_q[7]_i_11_n_0
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.152    30.720 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.596    31.316    sm/D_states_q[7]_i_3_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I0_O)        0.348    31.664 r  sm/D_states_q[7]_i_1/O
                         net (fo=26, routed)          0.983    32.647    sm/D_states_q[7]_i_1_n_0
    SLICE_X63Y40         FDRE                                         r  sm/D_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.517   116.033    sm/clk_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.273   116.306    
                         clock uncertainty           -0.035   116.271    
    SLICE_X63Y40         FDRE (Setup_fdre_C_CE)      -0.205   116.066    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.066    
                         arrival time                         -32.647    
  -------------------------------------------------------------------
                         slack                                 83.419    

Slack (MET) :             83.419ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.426ns  (logic 9.281ns (33.840%)  route 18.145ns (66.160%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=2 LUT2=3 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 116.033 - 111.111 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.636     5.220    sm/clk_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.419     5.639 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=180, routed)         3.123     8.762    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.325     9.087 r  sm/temp_out0_i_151/O
                         net (fo=5, routed)           2.223    11.310    sm/temp_out0_i_151_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.326    11.636 f  sm/temp_out0_i_113/O
                         net (fo=9, routed)           1.282    12.918    sm/M_sm_bsel[3]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.124    13.042 f  sm/temp_out0_i_103/O
                         net (fo=10, routed)          1.408    14.450    sm/D_states_q_reg[7]_2
    SLICE_X53Y30         LUT5 (Prop_lut5_I4_O)        0.150    14.600 r  sm/temp_out0_i_94/O
                         net (fo=88, routed)          1.798    16.397    sm/D_states_q_reg[7]_3
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.326    16.723 r  sm/temp_out0_i_22/O
                         net (fo=9, routed)           1.373    18.096    alum/M_alum_b[10]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    21.947 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.949    alum/temp_out0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    23.467 r  alum/temp_out0__1/P[2]
                         net (fo=2, routed)           1.169    24.636    alum/temp_out0__1_n_103
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124    24.760 r  alum/D_registers_q[7][19]_i_10/O
                         net (fo=1, routed)           0.000    24.760    alum/D_registers_q[7][19]_i_10_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.136 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.136    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.253 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.253    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.576 f  alum/D_registers_q_reg[7][27]_i_4/O[1]
                         net (fo=2, routed)           0.752    26.328    sm/D_registers_q_reg[7][27][1]
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.306    26.634 f  sm/D_states_q[7]_i_84/O
                         net (fo=1, routed)           0.639    27.273    sm/D_states_q[7]_i_84_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I0_O)        0.124    27.397 f  sm/D_states_q[7]_i_68/O
                         net (fo=1, routed)           0.407    27.804    sm/D_states_q[7]_i_68_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I0_O)        0.124    27.928 f  sm/D_states_q[7]_i_45/O
                         net (fo=1, routed)           0.638    28.567    sm/D_states_q[7]_i_45_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124    28.691 f  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           0.943    29.633    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.757 f  sm/D_states_q[7]_i_11/O
                         net (fo=1, routed)           0.811    30.568    sm/D_states_q[7]_i_11_n_0
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.152    30.720 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.596    31.316    sm/D_states_q[7]_i_3_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I0_O)        0.348    31.664 r  sm/D_states_q[7]_i_1/O
                         net (fo=26, routed)          0.983    32.647    sm/D_states_q[7]_i_1_n_0
    SLICE_X63Y40         FDRE                                         r  sm/D_states_q_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.517   116.033    sm/clk_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.273   116.306    
                         clock uncertainty           -0.035   116.271    
    SLICE_X63Y40         FDRE (Setup_fdre_C_CE)      -0.205   116.066    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        116.066    
                         arrival time                         -32.647    
  -------------------------------------------------------------------
                         slack                                 83.419    

Slack (MET) :             83.419ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.426ns  (logic 9.281ns (33.840%)  route 18.145ns (66.160%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=2 LUT2=3 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 116.033 - 111.111 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.636     5.220    sm/clk_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.419     5.639 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=180, routed)         3.123     8.762    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.325     9.087 r  sm/temp_out0_i_151/O
                         net (fo=5, routed)           2.223    11.310    sm/temp_out0_i_151_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.326    11.636 f  sm/temp_out0_i_113/O
                         net (fo=9, routed)           1.282    12.918    sm/M_sm_bsel[3]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.124    13.042 f  sm/temp_out0_i_103/O
                         net (fo=10, routed)          1.408    14.450    sm/D_states_q_reg[7]_2
    SLICE_X53Y30         LUT5 (Prop_lut5_I4_O)        0.150    14.600 r  sm/temp_out0_i_94/O
                         net (fo=88, routed)          1.798    16.397    sm/D_states_q_reg[7]_3
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.326    16.723 r  sm/temp_out0_i_22/O
                         net (fo=9, routed)           1.373    18.096    alum/M_alum_b[10]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    21.947 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.949    alum/temp_out0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    23.467 r  alum/temp_out0__1/P[2]
                         net (fo=2, routed)           1.169    24.636    alum/temp_out0__1_n_103
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124    24.760 r  alum/D_registers_q[7][19]_i_10/O
                         net (fo=1, routed)           0.000    24.760    alum/D_registers_q[7][19]_i_10_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.136 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.136    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.253 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.253    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.576 f  alum/D_registers_q_reg[7][27]_i_4/O[1]
                         net (fo=2, routed)           0.752    26.328    sm/D_registers_q_reg[7][27][1]
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.306    26.634 f  sm/D_states_q[7]_i_84/O
                         net (fo=1, routed)           0.639    27.273    sm/D_states_q[7]_i_84_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I0_O)        0.124    27.397 f  sm/D_states_q[7]_i_68/O
                         net (fo=1, routed)           0.407    27.804    sm/D_states_q[7]_i_68_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I0_O)        0.124    27.928 f  sm/D_states_q[7]_i_45/O
                         net (fo=1, routed)           0.638    28.567    sm/D_states_q[7]_i_45_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124    28.691 f  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           0.943    29.633    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.757 f  sm/D_states_q[7]_i_11/O
                         net (fo=1, routed)           0.811    30.568    sm/D_states_q[7]_i_11_n_0
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.152    30.720 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.596    31.316    sm/D_states_q[7]_i_3_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I0_O)        0.348    31.664 r  sm/D_states_q[7]_i_1/O
                         net (fo=26, routed)          0.983    32.647    sm/D_states_q[7]_i_1_n_0
    SLICE_X63Y40         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.517   116.033    sm/clk_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.273   116.306    
                         clock uncertainty           -0.035   116.271    
    SLICE_X63Y40         FDRE (Setup_fdre_C_CE)      -0.205   116.066    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        116.066    
                         arrival time                         -32.647    
  -------------------------------------------------------------------
                         slack                                 83.419    

Slack (MET) :             83.419ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.426ns  (logic 9.281ns (33.840%)  route 18.145ns (66.160%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=2 LUT2=3 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 116.033 - 111.111 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.636     5.220    sm/clk_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.419     5.639 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=180, routed)         3.123     8.762    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.325     9.087 r  sm/temp_out0_i_151/O
                         net (fo=5, routed)           2.223    11.310    sm/temp_out0_i_151_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.326    11.636 f  sm/temp_out0_i_113/O
                         net (fo=9, routed)           1.282    12.918    sm/M_sm_bsel[3]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.124    13.042 f  sm/temp_out0_i_103/O
                         net (fo=10, routed)          1.408    14.450    sm/D_states_q_reg[7]_2
    SLICE_X53Y30         LUT5 (Prop_lut5_I4_O)        0.150    14.600 r  sm/temp_out0_i_94/O
                         net (fo=88, routed)          1.798    16.397    sm/D_states_q_reg[7]_3
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.326    16.723 r  sm/temp_out0_i_22/O
                         net (fo=9, routed)           1.373    18.096    alum/M_alum_b[10]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    21.947 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.949    alum/temp_out0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    23.467 r  alum/temp_out0__1/P[2]
                         net (fo=2, routed)           1.169    24.636    alum/temp_out0__1_n_103
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124    24.760 r  alum/D_registers_q[7][19]_i_10/O
                         net (fo=1, routed)           0.000    24.760    alum/D_registers_q[7][19]_i_10_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.136 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.136    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.253 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.253    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.576 f  alum/D_registers_q_reg[7][27]_i_4/O[1]
                         net (fo=2, routed)           0.752    26.328    sm/D_registers_q_reg[7][27][1]
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.306    26.634 f  sm/D_states_q[7]_i_84/O
                         net (fo=1, routed)           0.639    27.273    sm/D_states_q[7]_i_84_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I0_O)        0.124    27.397 f  sm/D_states_q[7]_i_68/O
                         net (fo=1, routed)           0.407    27.804    sm/D_states_q[7]_i_68_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I0_O)        0.124    27.928 f  sm/D_states_q[7]_i_45/O
                         net (fo=1, routed)           0.638    28.567    sm/D_states_q[7]_i_45_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124    28.691 f  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           0.943    29.633    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.757 f  sm/D_states_q[7]_i_11/O
                         net (fo=1, routed)           0.811    30.568    sm/D_states_q[7]_i_11_n_0
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.152    30.720 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.596    31.316    sm/D_states_q[7]_i_3_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I0_O)        0.348    31.664 r  sm/D_states_q[7]_i_1/O
                         net (fo=26, routed)          0.983    32.647    sm/D_states_q[7]_i_1_n_0
    SLICE_X63Y40         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.517   116.033    sm/clk_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
                         clock pessimism              0.273   116.306    
                         clock uncertainty           -0.035   116.271    
    SLICE_X63Y40         FDRE (Setup_fdre_C_CE)      -0.205   116.066    sm/D_states_q_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                        116.066    
                         arrival time                         -32.647    
  -------------------------------------------------------------------
                         slack                                 83.419    

Slack (MET) :             83.443ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.403ns  (logic 9.124ns (33.296%)  route 18.279ns (66.704%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 116.033 - 111.111 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.636     5.220    sm/clk_IBUF_BUFG
    SLICE_X62Y40         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDSE (Prop_fdse_C_Q)         0.456     5.676 r  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=100, routed)         3.508     9.185    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X57Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.309 r  sm/D_states_q[7]_i_6/O
                         net (fo=6, routed)           0.980    10.289    sm/D_states_q[7]_i_6_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.413 f  sm/temp_out0_i_157/O
                         net (fo=4, routed)           1.025    11.438    sm/M_sm_ra1[0]
    SLICE_X55Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.562 r  sm/temp_out0_i_132/O
                         net (fo=64, routed)          2.055    13.617    L_reg/temp_out0__0
    SLICE_X42Y33         LUT4 (Prop_lut4_I1_O)        0.152    13.769 r  L_reg/temp_out0__0_i_85/O
                         net (fo=1, routed)           1.259    15.027    L_reg/temp_out0__0_i_85_n_0
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.348    15.375 r  L_reg/temp_out0__0_i_17/O
                         net (fo=21, routed)          2.528    17.903    alum/M_alum_a[0]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    21.939 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.941    alum/temp_out0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    23.459 r  alum/temp_out0__1/P[2]
                         net (fo=2, routed)           1.169    24.628    alum/temp_out0__1_n_103
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124    24.752 r  alum/D_registers_q[7][19]_i_10/O
                         net (fo=1, routed)           0.000    24.752    alum/D_registers_q[7][19]_i_10_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.128 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.128    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.245 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.245    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.568 f  alum/D_registers_q_reg[7][27]_i_4/O[1]
                         net (fo=2, routed)           0.752    26.320    sm/D_registers_q_reg[7][27][1]
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.306    26.626 f  sm/D_states_q[7]_i_84/O
                         net (fo=1, routed)           0.639    27.265    sm/D_states_q[7]_i_84_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I0_O)        0.124    27.389 f  sm/D_states_q[7]_i_68/O
                         net (fo=1, routed)           0.407    27.796    sm/D_states_q[7]_i_68_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I0_O)        0.124    27.920 f  sm/D_states_q[7]_i_45/O
                         net (fo=1, routed)           0.638    28.558    sm/D_states_q[7]_i_45_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124    28.682 f  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           0.943    29.625    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.749 f  sm/D_states_q[7]_i_11/O
                         net (fo=1, routed)           0.811    30.560    sm/D_states_q[7]_i_11_n_0
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.152    30.712 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.596    31.308    sm/D_states_q[7]_i_3_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I0_O)        0.348    31.656 r  sm/D_states_q[7]_i_1/O
                         net (fo=26, routed)          0.967    32.623    sm/D_states_q[7]_i_1_n_0
    SLICE_X63Y39         FDRE                                         r  sm/D_states_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.517   116.033    sm/clk_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.273   116.306    
                         clock uncertainty           -0.035   116.271    
    SLICE_X63Y39         FDRE (Setup_fdre_C_CE)      -0.205   116.066    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.066    
                         arrival time                         -32.623    
  -------------------------------------------------------------------
                         slack                                 83.443    

Slack (MET) :             83.443ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.403ns  (logic 9.124ns (33.296%)  route 18.279ns (66.704%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 116.033 - 111.111 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.636     5.220    sm/clk_IBUF_BUFG
    SLICE_X62Y40         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDSE (Prop_fdse_C_Q)         0.456     5.676 r  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=100, routed)         3.508     9.185    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X57Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.309 r  sm/D_states_q[7]_i_6/O
                         net (fo=6, routed)           0.980    10.289    sm/D_states_q[7]_i_6_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.413 f  sm/temp_out0_i_157/O
                         net (fo=4, routed)           1.025    11.438    sm/M_sm_ra1[0]
    SLICE_X55Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.562 r  sm/temp_out0_i_132/O
                         net (fo=64, routed)          2.055    13.617    L_reg/temp_out0__0
    SLICE_X42Y33         LUT4 (Prop_lut4_I1_O)        0.152    13.769 r  L_reg/temp_out0__0_i_85/O
                         net (fo=1, routed)           1.259    15.027    L_reg/temp_out0__0_i_85_n_0
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.348    15.375 r  L_reg/temp_out0__0_i_17/O
                         net (fo=21, routed)          2.528    17.903    alum/M_alum_a[0]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    21.939 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.941    alum/temp_out0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    23.459 r  alum/temp_out0__1/P[2]
                         net (fo=2, routed)           1.169    24.628    alum/temp_out0__1_n_103
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124    24.752 r  alum/D_registers_q[7][19]_i_10/O
                         net (fo=1, routed)           0.000    24.752    alum/D_registers_q[7][19]_i_10_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.128 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.128    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.245 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.245    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.568 f  alum/D_registers_q_reg[7][27]_i_4/O[1]
                         net (fo=2, routed)           0.752    26.320    sm/D_registers_q_reg[7][27][1]
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.306    26.626 f  sm/D_states_q[7]_i_84/O
                         net (fo=1, routed)           0.639    27.265    sm/D_states_q[7]_i_84_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I0_O)        0.124    27.389 f  sm/D_states_q[7]_i_68/O
                         net (fo=1, routed)           0.407    27.796    sm/D_states_q[7]_i_68_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I0_O)        0.124    27.920 f  sm/D_states_q[7]_i_45/O
                         net (fo=1, routed)           0.638    28.558    sm/D_states_q[7]_i_45_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124    28.682 f  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           0.943    29.625    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.749 f  sm/D_states_q[7]_i_11/O
                         net (fo=1, routed)           0.811    30.560    sm/D_states_q[7]_i_11_n_0
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.152    30.712 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.596    31.308    sm/D_states_q[7]_i_3_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I0_O)        0.348    31.656 r  sm/D_states_q[7]_i_1/O
                         net (fo=26, routed)          0.967    32.623    sm/D_states_q[7]_i_1_n_0
    SLICE_X63Y39         FDRE                                         r  sm/D_states_q_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.517   116.033    sm/clk_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.273   116.306    
                         clock uncertainty           -0.035   116.271    
    SLICE_X63Y39         FDRE (Setup_fdre_C_CE)      -0.205   116.066    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.066    
                         arrival time                         -32.623    
  -------------------------------------------------------------------
                         slack                                 83.443    

Slack (MET) :             83.443ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.403ns  (logic 9.124ns (33.296%)  route 18.279ns (66.704%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 116.033 - 111.111 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.636     5.220    sm/clk_IBUF_BUFG
    SLICE_X62Y40         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDSE (Prop_fdse_C_Q)         0.456     5.676 r  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=100, routed)         3.508     9.185    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X57Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.309 r  sm/D_states_q[7]_i_6/O
                         net (fo=6, routed)           0.980    10.289    sm/D_states_q[7]_i_6_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.413 f  sm/temp_out0_i_157/O
                         net (fo=4, routed)           1.025    11.438    sm/M_sm_ra1[0]
    SLICE_X55Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.562 r  sm/temp_out0_i_132/O
                         net (fo=64, routed)          2.055    13.617    L_reg/temp_out0__0
    SLICE_X42Y33         LUT4 (Prop_lut4_I1_O)        0.152    13.769 r  L_reg/temp_out0__0_i_85/O
                         net (fo=1, routed)           1.259    15.027    L_reg/temp_out0__0_i_85_n_0
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.348    15.375 r  L_reg/temp_out0__0_i_17/O
                         net (fo=21, routed)          2.528    17.903    alum/M_alum_a[0]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    21.939 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.941    alum/temp_out0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    23.459 r  alum/temp_out0__1/P[2]
                         net (fo=2, routed)           1.169    24.628    alum/temp_out0__1_n_103
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124    24.752 r  alum/D_registers_q[7][19]_i_10/O
                         net (fo=1, routed)           0.000    24.752    alum/D_registers_q[7][19]_i_10_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.128 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.128    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.245 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.245    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.568 f  alum/D_registers_q_reg[7][27]_i_4/O[1]
                         net (fo=2, routed)           0.752    26.320    sm/D_registers_q_reg[7][27][1]
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.306    26.626 f  sm/D_states_q[7]_i_84/O
                         net (fo=1, routed)           0.639    27.265    sm/D_states_q[7]_i_84_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I0_O)        0.124    27.389 f  sm/D_states_q[7]_i_68/O
                         net (fo=1, routed)           0.407    27.796    sm/D_states_q[7]_i_68_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I0_O)        0.124    27.920 f  sm/D_states_q[7]_i_45/O
                         net (fo=1, routed)           0.638    28.558    sm/D_states_q[7]_i_45_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124    28.682 f  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           0.943    29.625    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.749 f  sm/D_states_q[7]_i_11/O
                         net (fo=1, routed)           0.811    30.560    sm/D_states_q[7]_i_11_n_0
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.152    30.712 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.596    31.308    sm/D_states_q[7]_i_3_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I0_O)        0.348    31.656 r  sm/D_states_q[7]_i_1/O
                         net (fo=26, routed)          0.967    32.623    sm/D_states_q[7]_i_1_n_0
    SLICE_X63Y39         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.517   116.033    sm/clk_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.273   116.306    
                         clock uncertainty           -0.035   116.271    
    SLICE_X63Y39         FDRE (Setup_fdre_C_CE)      -0.205   116.066    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.066    
                         arrival time                         -32.623    
  -------------------------------------------------------------------
                         slack                                 83.443    

Slack (MET) :             83.443ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.403ns  (logic 9.124ns (33.296%)  route 18.279ns (66.704%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 116.033 - 111.111 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.636     5.220    sm/clk_IBUF_BUFG
    SLICE_X62Y40         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDSE (Prop_fdse_C_Q)         0.456     5.676 r  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=100, routed)         3.508     9.185    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X57Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.309 r  sm/D_states_q[7]_i_6/O
                         net (fo=6, routed)           0.980    10.289    sm/D_states_q[7]_i_6_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.413 f  sm/temp_out0_i_157/O
                         net (fo=4, routed)           1.025    11.438    sm/M_sm_ra1[0]
    SLICE_X55Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.562 r  sm/temp_out0_i_132/O
                         net (fo=64, routed)          2.055    13.617    L_reg/temp_out0__0
    SLICE_X42Y33         LUT4 (Prop_lut4_I1_O)        0.152    13.769 r  L_reg/temp_out0__0_i_85/O
                         net (fo=1, routed)           1.259    15.027    L_reg/temp_out0__0_i_85_n_0
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.348    15.375 r  L_reg/temp_out0__0_i_17/O
                         net (fo=21, routed)          2.528    17.903    alum/M_alum_a[0]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    21.939 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.941    alum/temp_out0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    23.459 r  alum/temp_out0__1/P[2]
                         net (fo=2, routed)           1.169    24.628    alum/temp_out0__1_n_103
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124    24.752 r  alum/D_registers_q[7][19]_i_10/O
                         net (fo=1, routed)           0.000    24.752    alum/D_registers_q[7][19]_i_10_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.128 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.128    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.245 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.245    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.568 f  alum/D_registers_q_reg[7][27]_i_4/O[1]
                         net (fo=2, routed)           0.752    26.320    sm/D_registers_q_reg[7][27][1]
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.306    26.626 f  sm/D_states_q[7]_i_84/O
                         net (fo=1, routed)           0.639    27.265    sm/D_states_q[7]_i_84_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I0_O)        0.124    27.389 f  sm/D_states_q[7]_i_68/O
                         net (fo=1, routed)           0.407    27.796    sm/D_states_q[7]_i_68_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I0_O)        0.124    27.920 f  sm/D_states_q[7]_i_45/O
                         net (fo=1, routed)           0.638    28.558    sm/D_states_q[7]_i_45_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124    28.682 f  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           0.943    29.625    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.749 f  sm/D_states_q[7]_i_11/O
                         net (fo=1, routed)           0.811    30.560    sm/D_states_q[7]_i_11_n_0
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.152    30.712 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.596    31.308    sm/D_states_q[7]_i_3_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I0_O)        0.348    31.656 r  sm/D_states_q[7]_i_1/O
                         net (fo=26, routed)          0.967    32.623    sm/D_states_q[7]_i_1_n_0
    SLICE_X63Y39         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.517   116.033    sm/clk_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.273   116.306    
                         clock uncertainty           -0.035   116.271    
    SLICE_X63Y39         FDRE (Setup_fdre_C_CE)      -0.205   116.066    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        116.066    
                         arrival time                         -32.623    
  -------------------------------------------------------------------
                         slack                                 83.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.594     1.538    sr2/clk_IBUF_BUFG
    SLICE_X61Y44         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.896    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y44         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.864     2.054    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y44         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.551    
    SLICE_X60Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.861    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.594     1.538    sr2/clk_IBUF_BUFG
    SLICE_X61Y44         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.896    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y44         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.864     2.054    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y44         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.551    
    SLICE_X60Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.861    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.594     1.538    sr2/clk_IBUF_BUFG
    SLICE_X61Y44         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.896    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y44         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.864     2.054    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y44         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.551    
    SLICE_X60Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.861    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.594     1.538    sr2/clk_IBUF_BUFG
    SLICE_X61Y44         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.896    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y44         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.864     2.054    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y44         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.551    
    SLICE_X60Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.861    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.594     1.538    sr2/clk_IBUF_BUFG
    SLICE_X61Y44         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.889    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y44         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.864     2.054    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y44         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.551    
    SLICE_X60Y44         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.806    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.594     1.538    sr2/clk_IBUF_BUFG
    SLICE_X61Y44         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.889    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y44         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.864     2.054    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y44         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.551    
    SLICE_X60Y44         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.806    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.594     1.538    sr2/clk_IBUF_BUFG
    SLICE_X61Y44         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.889    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y44         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.864     2.054    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y44         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.551    
    SLICE_X60Y44         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.806    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.594     1.538    sr2/clk_IBUF_BUFG
    SLICE_X61Y44         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.889    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y44         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.864     2.054    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y44         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.551    
    SLICE_X60Y44         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.806    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.679%)  route 0.278ns (66.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.594     1.538    sr1/clk_IBUF_BUFG
    SLICE_X61Y45         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.278     1.956    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y43         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.864     2.054    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y43         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.554    
    SLICE_X60Y43         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.864    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.679%)  route 0.278ns (66.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.594     1.538    sr1/clk_IBUF_BUFG
    SLICE_X61Y45         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.278     1.956    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y43         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.864     2.054    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y43         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.554    
    SLICE_X60Y43         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.864    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y10   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y11   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y37   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X41Y36   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X42Y33   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X41Y36   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y37   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y34   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y32   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y43   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y43   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y43   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y43   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y43   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y43   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y43   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y43   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y44   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y44   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y43   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y43   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y43   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y43   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y43   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y43   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y43   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y43   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y44   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y44   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      104.599ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.846ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             104.599ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 0.704ns (11.578%)  route 5.377ns (88.422%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 116.034 - 111.111 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.635     5.219    sm/clk_IBUF_BUFG
    SLICE_X61Y40         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDSE (Prop_fdse_C_Q)         0.456     5.675 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=100, routed)         3.236     8.911    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X62Y27         LUT2 (Prop_lut2_I0_O)        0.124     9.035 f  sm/D_debug_dff_q[0]_i_6/O
                         net (fo=8, routed)           1.476    10.511    sm/D_debug_dff_q[0]_i_6_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I3_O)        0.124    10.635 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.665    11.300    fifo_reset_cond/AS[0]
    SLICE_X65Y41         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.518   116.034    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X65Y41         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.293    
                         clock uncertainty           -0.035   116.258    
    SLICE_X65Y41         FDPE (Recov_fdpe_C_PRE)     -0.359   115.899    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.899    
                         arrival time                         -11.300    
  -------------------------------------------------------------------
                         slack                                104.599    

Slack (MET) :             104.599ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 0.704ns (11.578%)  route 5.377ns (88.422%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 116.034 - 111.111 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.635     5.219    sm/clk_IBUF_BUFG
    SLICE_X61Y40         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDSE (Prop_fdse_C_Q)         0.456     5.675 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=100, routed)         3.236     8.911    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X62Y27         LUT2 (Prop_lut2_I0_O)        0.124     9.035 f  sm/D_debug_dff_q[0]_i_6/O
                         net (fo=8, routed)           1.476    10.511    sm/D_debug_dff_q[0]_i_6_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I3_O)        0.124    10.635 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.665    11.300    fifo_reset_cond/AS[0]
    SLICE_X65Y41         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.518   116.034    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X65Y41         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.293    
                         clock uncertainty           -0.035   116.258    
    SLICE_X65Y41         FDPE (Recov_fdpe_C_PRE)     -0.359   115.899    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.899    
                         arrival time                         -11.300    
  -------------------------------------------------------------------
                         slack                                104.599    

Slack (MET) :             104.599ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 0.704ns (11.578%)  route 5.377ns (88.422%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 116.034 - 111.111 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.635     5.219    sm/clk_IBUF_BUFG
    SLICE_X61Y40         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDSE (Prop_fdse_C_Q)         0.456     5.675 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=100, routed)         3.236     8.911    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X62Y27         LUT2 (Prop_lut2_I0_O)        0.124     9.035 f  sm/D_debug_dff_q[0]_i_6/O
                         net (fo=8, routed)           1.476    10.511    sm/D_debug_dff_q[0]_i_6_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I3_O)        0.124    10.635 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.665    11.300    fifo_reset_cond/AS[0]
    SLICE_X65Y41         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.518   116.034    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X65Y41         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.293    
                         clock uncertainty           -0.035   116.258    
    SLICE_X65Y41         FDPE (Recov_fdpe_C_PRE)     -0.359   115.899    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.899    
                         arrival time                         -11.300    
  -------------------------------------------------------------------
                         slack                                104.599    

Slack (MET) :             104.599ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 0.704ns (11.578%)  route 5.377ns (88.422%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 116.034 - 111.111 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.635     5.219    sm/clk_IBUF_BUFG
    SLICE_X61Y40         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDSE (Prop_fdse_C_Q)         0.456     5.675 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=100, routed)         3.236     8.911    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X62Y27         LUT2 (Prop_lut2_I0_O)        0.124     9.035 f  sm/D_debug_dff_q[0]_i_6/O
                         net (fo=8, routed)           1.476    10.511    sm/D_debug_dff_q[0]_i_6_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I3_O)        0.124    10.635 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.665    11.300    fifo_reset_cond/AS[0]
    SLICE_X65Y41         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.518   116.034    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X65Y41         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.293    
                         clock uncertainty           -0.035   116.258    
    SLICE_X65Y41         FDPE (Recov_fdpe_C_PRE)     -0.359   115.899    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.899    
                         arrival time                         -11.300    
  -------------------------------------------------------------------
                         slack                                104.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.581%)  route 0.603ns (76.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.593     1.537    sm/clk_IBUF_BUFG
    SLICE_X59Y41         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=98, routed)          0.273     1.951    sm/D_states_q_reg[3]_rep_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.996 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.330     2.325    fifo_reset_cond/AS[0]
    SLICE_X65Y41         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.865     2.055    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X65Y41         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.575    
    SLICE_X65Y41         FDPE (Remov_fdpe_C_PRE)     -0.095     1.480    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.581%)  route 0.603ns (76.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.593     1.537    sm/clk_IBUF_BUFG
    SLICE_X59Y41         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=98, routed)          0.273     1.951    sm/D_states_q_reg[3]_rep_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.996 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.330     2.325    fifo_reset_cond/AS[0]
    SLICE_X65Y41         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.865     2.055    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X65Y41         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.575    
    SLICE_X65Y41         FDPE (Remov_fdpe_C_PRE)     -0.095     1.480    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.581%)  route 0.603ns (76.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.593     1.537    sm/clk_IBUF_BUFG
    SLICE_X59Y41         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=98, routed)          0.273     1.951    sm/D_states_q_reg[3]_rep_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.996 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.330     2.325    fifo_reset_cond/AS[0]
    SLICE_X65Y41         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.865     2.055    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X65Y41         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.575    
    SLICE_X65Y41         FDPE (Remov_fdpe_C_PRE)     -0.095     1.480    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.581%)  route 0.603ns (76.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.593     1.537    sm/clk_IBUF_BUFG
    SLICE_X59Y41         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=98, routed)          0.273     1.951    sm/D_states_q_reg[3]_rep_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.996 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.330     2.325    fifo_reset_cond/AS[0]
    SLICE_X65Y41         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.865     2.055    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X65Y41         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.575    
    SLICE_X65Y41         FDPE (Remov_fdpe_C_PRE)     -0.095     1.480    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.846    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.153ns  (logic 11.231ns (30.230%)  route 25.921ns (69.770%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.455     7.053    L_reg/M_sm_timer[9]
    SLICE_X46Y40         LUT5 (Prop_lut5_I1_O)        0.146     7.199 r  L_reg/L_46f84f0c_remainder0_carry_i_26__1/O
                         net (fo=3, routed)           0.825     8.024    L_reg/L_46f84f0c_remainder0_carry_i_26__1_n_0
    SLICE_X46Y41         LUT6 (Prop_lut6_I1_O)        0.328     8.352 r  L_reg/L_46f84f0c_remainder0_carry__1_i_6__1/O
                         net (fo=6, routed)           1.254     9.606    L_reg/L_46f84f0c_remainder0_carry__1_i_6__1_n_0
    SLICE_X44Y42         LUT3 (Prop_lut3_I0_O)        0.152     9.758 f  L_reg/L_46f84f0c_remainder0_carry_i_18__1/O
                         net (fo=1, routed)           0.436    10.194    L_reg/L_46f84f0c_remainder0_carry_i_18__1_n_0
    SLICE_X44Y42         LUT5 (Prop_lut5_I0_O)        0.326    10.520 f  L_reg/L_46f84f0c_remainder0_carry_i_10__1/O
                         net (fo=4, routed)           0.686    11.206    L_reg/L_46f84f0c_remainder0_carry_i_10__1_n_0
    SLICE_X44Y42         LUT4 (Prop_lut4_I0_O)        0.124    11.330 f  L_reg/L_46f84f0c_remainder0_carry__0_i_9__1/O
                         net (fo=4, routed)           0.991    12.321    L_reg/L_46f84f0c_remainder0_carry__0_i_9__1_n_0
    SLICE_X45Y38         LUT2 (Prop_lut2_I1_O)        0.150    12.471 r  L_reg/L_46f84f0c_remainder0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.857    13.328    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X45Y43         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    14.086 f  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.089    15.174    L_reg/L_46f84f0c_remainder0_3[10]
    SLICE_X45Y44         LUT5 (Prop_lut5_I1_O)        0.302    15.476 f  L_reg/i__carry_i_23__3/O
                         net (fo=8, routed)           0.937    16.413    L_reg/i__carry_i_23__3_n_0
    SLICE_X43Y43         LUT4 (Prop_lut4_I0_O)        0.150    16.563 r  L_reg/i__carry_i_28__3/O
                         net (fo=3, routed)           0.992    17.555    L_reg/i__carry_i_28__3_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.326    17.881 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.816    18.697    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X44Y45         LUT3 (Prop_lut3_I2_O)        0.152    18.849 f  L_reg/timerseg_OBUF[0]_inst_i_7/O
                         net (fo=4, routed)           0.713    19.562    L_reg/timerseg_OBUF[0]_inst_i_7_n_0
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.360    19.922 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           1.060    20.981    L_reg/i__carry_i_12__4_n_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.352    21.333 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.538    21.872    timerseg_driver/decimal_renderer/i__carry_i_14__3[0]
    SLICE_X45Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    22.581 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.581    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.695 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.695    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.029 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.039    24.067    L_reg/L_46f84f0c_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X49Y47         LUT5 (Prop_lut5_I0_O)        0.303    24.370 r  L_reg/i__carry_i_23__2/O
                         net (fo=12, routed)          1.163    25.533    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_3
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124    25.657 r  timerseg_driver/decimal_renderer/i__carry__0_i_11__3/O
                         net (fo=3, routed)           1.115    26.772    L_reg/i__carry_i_17__3_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.124    26.896 f  L_reg/i__carry_i_25__2/O
                         net (fo=3, routed)           1.057    27.953    L_reg/i__carry_i_25__2_n_0
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124    28.077 r  L_reg/i__carry_i_11__3/O
                         net (fo=1, routed)           0.808    28.885    L_reg/i__carry_i_11__3_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    29.009 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.333    29.342    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X48Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.727 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.727    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.841 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.841    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.063 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.923    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X49Y47         LUT6 (Prop_lut6_I1_O)        0.299    31.222 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.412    31.634    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I0_O)        0.124    31.758 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.972    32.730    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124    32.854 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.591    33.445    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_4
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.124    33.569 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.790    34.359    L_reg/timerseg_OBUF[1]_inst_i_1_2
    SLICE_X52Y46         LUT6 (Prop_lut6_I2_O)        0.124    34.483 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.970    35.453    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I4_O)        0.124    35.577 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.165    38.742    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    42.295 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.295    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.005ns  (logic 11.229ns (30.344%)  route 25.776ns (69.656%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.455     7.053    L_reg/M_sm_timer[9]
    SLICE_X46Y40         LUT5 (Prop_lut5_I1_O)        0.146     7.199 r  L_reg/L_46f84f0c_remainder0_carry_i_26__1/O
                         net (fo=3, routed)           0.825     8.024    L_reg/L_46f84f0c_remainder0_carry_i_26__1_n_0
    SLICE_X46Y41         LUT6 (Prop_lut6_I1_O)        0.328     8.352 r  L_reg/L_46f84f0c_remainder0_carry__1_i_6__1/O
                         net (fo=6, routed)           1.254     9.606    L_reg/L_46f84f0c_remainder0_carry__1_i_6__1_n_0
    SLICE_X44Y42         LUT3 (Prop_lut3_I0_O)        0.152     9.758 f  L_reg/L_46f84f0c_remainder0_carry_i_18__1/O
                         net (fo=1, routed)           0.436    10.194    L_reg/L_46f84f0c_remainder0_carry_i_18__1_n_0
    SLICE_X44Y42         LUT5 (Prop_lut5_I0_O)        0.326    10.520 f  L_reg/L_46f84f0c_remainder0_carry_i_10__1/O
                         net (fo=4, routed)           0.686    11.206    L_reg/L_46f84f0c_remainder0_carry_i_10__1_n_0
    SLICE_X44Y42         LUT4 (Prop_lut4_I0_O)        0.124    11.330 f  L_reg/L_46f84f0c_remainder0_carry__0_i_9__1/O
                         net (fo=4, routed)           0.991    12.321    L_reg/L_46f84f0c_remainder0_carry__0_i_9__1_n_0
    SLICE_X45Y38         LUT2 (Prop_lut2_I1_O)        0.150    12.471 r  L_reg/L_46f84f0c_remainder0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.857    13.328    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X45Y43         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    14.086 f  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.089    15.174    L_reg/L_46f84f0c_remainder0_3[10]
    SLICE_X45Y44         LUT5 (Prop_lut5_I1_O)        0.302    15.476 f  L_reg/i__carry_i_23__3/O
                         net (fo=8, routed)           0.937    16.413    L_reg/i__carry_i_23__3_n_0
    SLICE_X43Y43         LUT4 (Prop_lut4_I0_O)        0.150    16.563 r  L_reg/i__carry_i_28__3/O
                         net (fo=3, routed)           0.992    17.555    L_reg/i__carry_i_28__3_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.326    17.881 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.816    18.697    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X44Y45         LUT3 (Prop_lut3_I2_O)        0.152    18.849 f  L_reg/timerseg_OBUF[0]_inst_i_7/O
                         net (fo=4, routed)           0.713    19.562    L_reg/timerseg_OBUF[0]_inst_i_7_n_0
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.360    19.922 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           1.060    20.981    L_reg/i__carry_i_12__4_n_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.352    21.333 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.538    21.872    timerseg_driver/decimal_renderer/i__carry_i_14__3[0]
    SLICE_X45Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    22.581 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.581    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.695 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.695    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.029 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.039    24.067    L_reg/L_46f84f0c_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X49Y47         LUT5 (Prop_lut5_I0_O)        0.303    24.370 r  L_reg/i__carry_i_23__2/O
                         net (fo=12, routed)          1.163    25.533    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_3
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124    25.657 r  timerseg_driver/decimal_renderer/i__carry__0_i_11__3/O
                         net (fo=3, routed)           1.115    26.772    L_reg/i__carry_i_17__3_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.124    26.896 f  L_reg/i__carry_i_25__2/O
                         net (fo=3, routed)           1.057    27.953    L_reg/i__carry_i_25__2_n_0
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124    28.077 r  L_reg/i__carry_i_11__3/O
                         net (fo=1, routed)           0.808    28.885    L_reg/i__carry_i_11__3_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    29.009 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.333    29.342    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X48Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.727 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.727    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.841 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.841    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.063 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.923    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X49Y47         LUT6 (Prop_lut6_I1_O)        0.299    31.222 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.412    31.634    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I0_O)        0.124    31.758 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.972    32.730    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124    32.854 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.591    33.445    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_4
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.124    33.569 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.790    34.359    L_reg/timerseg_OBUF[1]_inst_i_1_2
    SLICE_X52Y46         LUT6 (Prop_lut6_I2_O)        0.124    34.483 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.418    35.900    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I2_O)        0.124    36.024 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.572    38.596    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    42.147 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    42.147    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.864ns  (logic 11.237ns (30.481%)  route 25.628ns (69.519%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.455     7.053    L_reg/M_sm_timer[9]
    SLICE_X46Y40         LUT5 (Prop_lut5_I1_O)        0.146     7.199 r  L_reg/L_46f84f0c_remainder0_carry_i_26__1/O
                         net (fo=3, routed)           0.825     8.024    L_reg/L_46f84f0c_remainder0_carry_i_26__1_n_0
    SLICE_X46Y41         LUT6 (Prop_lut6_I1_O)        0.328     8.352 r  L_reg/L_46f84f0c_remainder0_carry__1_i_6__1/O
                         net (fo=6, routed)           1.254     9.606    L_reg/L_46f84f0c_remainder0_carry__1_i_6__1_n_0
    SLICE_X44Y42         LUT3 (Prop_lut3_I0_O)        0.152     9.758 f  L_reg/L_46f84f0c_remainder0_carry_i_18__1/O
                         net (fo=1, routed)           0.436    10.194    L_reg/L_46f84f0c_remainder0_carry_i_18__1_n_0
    SLICE_X44Y42         LUT5 (Prop_lut5_I0_O)        0.326    10.520 f  L_reg/L_46f84f0c_remainder0_carry_i_10__1/O
                         net (fo=4, routed)           0.686    11.206    L_reg/L_46f84f0c_remainder0_carry_i_10__1_n_0
    SLICE_X44Y42         LUT4 (Prop_lut4_I0_O)        0.124    11.330 f  L_reg/L_46f84f0c_remainder0_carry__0_i_9__1/O
                         net (fo=4, routed)           0.991    12.321    L_reg/L_46f84f0c_remainder0_carry__0_i_9__1_n_0
    SLICE_X45Y38         LUT2 (Prop_lut2_I1_O)        0.150    12.471 r  L_reg/L_46f84f0c_remainder0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.857    13.328    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X45Y43         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    14.086 f  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.089    15.174    L_reg/L_46f84f0c_remainder0_3[10]
    SLICE_X45Y44         LUT5 (Prop_lut5_I1_O)        0.302    15.476 f  L_reg/i__carry_i_23__3/O
                         net (fo=8, routed)           0.937    16.413    L_reg/i__carry_i_23__3_n_0
    SLICE_X43Y43         LUT4 (Prop_lut4_I0_O)        0.150    16.563 r  L_reg/i__carry_i_28__3/O
                         net (fo=3, routed)           0.992    17.555    L_reg/i__carry_i_28__3_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.326    17.881 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.816    18.697    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X44Y45         LUT3 (Prop_lut3_I2_O)        0.152    18.849 f  L_reg/timerseg_OBUF[0]_inst_i_7/O
                         net (fo=4, routed)           0.713    19.562    L_reg/timerseg_OBUF[0]_inst_i_7_n_0
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.360    19.922 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           1.060    20.981    L_reg/i__carry_i_12__4_n_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.352    21.333 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.538    21.872    timerseg_driver/decimal_renderer/i__carry_i_14__3[0]
    SLICE_X45Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    22.581 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.581    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.695 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.695    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.029 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.039    24.067    L_reg/L_46f84f0c_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X49Y47         LUT5 (Prop_lut5_I0_O)        0.303    24.370 r  L_reg/i__carry_i_23__2/O
                         net (fo=12, routed)          1.163    25.533    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_3
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124    25.657 r  timerseg_driver/decimal_renderer/i__carry__0_i_11__3/O
                         net (fo=3, routed)           1.115    26.772    L_reg/i__carry_i_17__3_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.124    26.896 f  L_reg/i__carry_i_25__2/O
                         net (fo=3, routed)           1.057    27.953    L_reg/i__carry_i_25__2_n_0
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124    28.077 r  L_reg/i__carry_i_11__3/O
                         net (fo=1, routed)           0.808    28.885    L_reg/i__carry_i_11__3_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    29.009 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.333    29.342    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X48Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.727 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.727    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.841 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.841    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.063 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.923    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X49Y47         LUT6 (Prop_lut6_I1_O)        0.299    31.222 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.412    31.634    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I0_O)        0.124    31.758 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.972    32.730    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124    32.854 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.591    33.445    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_4
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.124    33.569 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.790    34.359    L_reg/timerseg_OBUF[1]_inst_i_1_2
    SLICE_X52Y46         LUT6 (Prop_lut6_I2_O)        0.124    34.483 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.928    35.410    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I3_O)        0.124    35.534 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.914    38.448    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.559    42.007 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.007    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.804ns  (logic 11.222ns (30.492%)  route 25.582ns (69.508%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.455     7.053    L_reg/M_sm_timer[9]
    SLICE_X46Y40         LUT5 (Prop_lut5_I1_O)        0.146     7.199 r  L_reg/L_46f84f0c_remainder0_carry_i_26__1/O
                         net (fo=3, routed)           0.825     8.024    L_reg/L_46f84f0c_remainder0_carry_i_26__1_n_0
    SLICE_X46Y41         LUT6 (Prop_lut6_I1_O)        0.328     8.352 r  L_reg/L_46f84f0c_remainder0_carry__1_i_6__1/O
                         net (fo=6, routed)           1.254     9.606    L_reg/L_46f84f0c_remainder0_carry__1_i_6__1_n_0
    SLICE_X44Y42         LUT3 (Prop_lut3_I0_O)        0.152     9.758 f  L_reg/L_46f84f0c_remainder0_carry_i_18__1/O
                         net (fo=1, routed)           0.436    10.194    L_reg/L_46f84f0c_remainder0_carry_i_18__1_n_0
    SLICE_X44Y42         LUT5 (Prop_lut5_I0_O)        0.326    10.520 f  L_reg/L_46f84f0c_remainder0_carry_i_10__1/O
                         net (fo=4, routed)           0.686    11.206    L_reg/L_46f84f0c_remainder0_carry_i_10__1_n_0
    SLICE_X44Y42         LUT4 (Prop_lut4_I0_O)        0.124    11.330 f  L_reg/L_46f84f0c_remainder0_carry__0_i_9__1/O
                         net (fo=4, routed)           0.991    12.321    L_reg/L_46f84f0c_remainder0_carry__0_i_9__1_n_0
    SLICE_X45Y38         LUT2 (Prop_lut2_I1_O)        0.150    12.471 r  L_reg/L_46f84f0c_remainder0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.857    13.328    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X45Y43         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    14.086 f  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.089    15.174    L_reg/L_46f84f0c_remainder0_3[10]
    SLICE_X45Y44         LUT5 (Prop_lut5_I1_O)        0.302    15.476 f  L_reg/i__carry_i_23__3/O
                         net (fo=8, routed)           0.937    16.413    L_reg/i__carry_i_23__3_n_0
    SLICE_X43Y43         LUT4 (Prop_lut4_I0_O)        0.150    16.563 r  L_reg/i__carry_i_28__3/O
                         net (fo=3, routed)           0.992    17.555    L_reg/i__carry_i_28__3_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.326    17.881 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.816    18.697    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X44Y45         LUT3 (Prop_lut3_I2_O)        0.152    18.849 f  L_reg/timerseg_OBUF[0]_inst_i_7/O
                         net (fo=4, routed)           0.713    19.562    L_reg/timerseg_OBUF[0]_inst_i_7_n_0
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.360    19.922 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           1.060    20.981    L_reg/i__carry_i_12__4_n_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.352    21.333 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.538    21.872    timerseg_driver/decimal_renderer/i__carry_i_14__3[0]
    SLICE_X45Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    22.581 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.581    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.695 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.695    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.029 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.039    24.067    L_reg/L_46f84f0c_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X49Y47         LUT5 (Prop_lut5_I0_O)        0.303    24.370 r  L_reg/i__carry_i_23__2/O
                         net (fo=12, routed)          1.163    25.533    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_3
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124    25.657 r  timerseg_driver/decimal_renderer/i__carry__0_i_11__3/O
                         net (fo=3, routed)           1.115    26.772    L_reg/i__carry_i_17__3_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.124    26.896 f  L_reg/i__carry_i_25__2/O
                         net (fo=3, routed)           1.057    27.953    L_reg/i__carry_i_25__2_n_0
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124    28.077 r  L_reg/i__carry_i_11__3/O
                         net (fo=1, routed)           0.808    28.885    L_reg/i__carry_i_11__3_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    29.009 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.333    29.342    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X48Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.727 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.727    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.841 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.841    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.063 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.923    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X49Y47         LUT6 (Prop_lut6_I1_O)        0.299    31.222 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.412    31.634    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I0_O)        0.124    31.758 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.972    32.730    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124    32.854 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.591    33.445    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_4
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.124    33.569 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.790    34.359    L_reg/timerseg_OBUF[1]_inst_i_1_2
    SLICE_X52Y46         LUT6 (Prop_lut6_I2_O)        0.124    34.483 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.206    35.688    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I3_O)        0.124    35.812 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.590    38.402    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.946 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.946    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.797ns  (logic 11.233ns (30.528%)  route 25.563ns (69.472%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.455     7.053    L_reg/M_sm_timer[9]
    SLICE_X46Y40         LUT5 (Prop_lut5_I1_O)        0.146     7.199 r  L_reg/L_46f84f0c_remainder0_carry_i_26__1/O
                         net (fo=3, routed)           0.825     8.024    L_reg/L_46f84f0c_remainder0_carry_i_26__1_n_0
    SLICE_X46Y41         LUT6 (Prop_lut6_I1_O)        0.328     8.352 r  L_reg/L_46f84f0c_remainder0_carry__1_i_6__1/O
                         net (fo=6, routed)           1.254     9.606    L_reg/L_46f84f0c_remainder0_carry__1_i_6__1_n_0
    SLICE_X44Y42         LUT3 (Prop_lut3_I0_O)        0.152     9.758 f  L_reg/L_46f84f0c_remainder0_carry_i_18__1/O
                         net (fo=1, routed)           0.436    10.194    L_reg/L_46f84f0c_remainder0_carry_i_18__1_n_0
    SLICE_X44Y42         LUT5 (Prop_lut5_I0_O)        0.326    10.520 f  L_reg/L_46f84f0c_remainder0_carry_i_10__1/O
                         net (fo=4, routed)           0.686    11.206    L_reg/L_46f84f0c_remainder0_carry_i_10__1_n_0
    SLICE_X44Y42         LUT4 (Prop_lut4_I0_O)        0.124    11.330 f  L_reg/L_46f84f0c_remainder0_carry__0_i_9__1/O
                         net (fo=4, routed)           0.991    12.321    L_reg/L_46f84f0c_remainder0_carry__0_i_9__1_n_0
    SLICE_X45Y38         LUT2 (Prop_lut2_I1_O)        0.150    12.471 r  L_reg/L_46f84f0c_remainder0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.857    13.328    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X45Y43         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    14.086 f  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.089    15.174    L_reg/L_46f84f0c_remainder0_3[10]
    SLICE_X45Y44         LUT5 (Prop_lut5_I1_O)        0.302    15.476 f  L_reg/i__carry_i_23__3/O
                         net (fo=8, routed)           0.937    16.413    L_reg/i__carry_i_23__3_n_0
    SLICE_X43Y43         LUT4 (Prop_lut4_I0_O)        0.150    16.563 r  L_reg/i__carry_i_28__3/O
                         net (fo=3, routed)           0.992    17.555    L_reg/i__carry_i_28__3_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.326    17.881 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.816    18.697    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X44Y45         LUT3 (Prop_lut3_I2_O)        0.152    18.849 f  L_reg/timerseg_OBUF[0]_inst_i_7/O
                         net (fo=4, routed)           0.713    19.562    L_reg/timerseg_OBUF[0]_inst_i_7_n_0
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.360    19.922 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           1.060    20.981    L_reg/i__carry_i_12__4_n_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.352    21.333 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.538    21.872    timerseg_driver/decimal_renderer/i__carry_i_14__3[0]
    SLICE_X45Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    22.581 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.581    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.695 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.695    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.029 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.039    24.067    L_reg/L_46f84f0c_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X49Y47         LUT5 (Prop_lut5_I0_O)        0.303    24.370 r  L_reg/i__carry_i_23__2/O
                         net (fo=12, routed)          1.163    25.533    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_3
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124    25.657 r  timerseg_driver/decimal_renderer/i__carry__0_i_11__3/O
                         net (fo=3, routed)           1.115    26.772    L_reg/i__carry_i_17__3_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.124    26.896 f  L_reg/i__carry_i_25__2/O
                         net (fo=3, routed)           1.057    27.953    L_reg/i__carry_i_25__2_n_0
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124    28.077 r  L_reg/i__carry_i_11__3/O
                         net (fo=1, routed)           0.808    28.885    L_reg/i__carry_i_11__3_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    29.009 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.333    29.342    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X48Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.727 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.727    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.841 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.841    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.063 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.923    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X49Y47         LUT6 (Prop_lut6_I1_O)        0.299    31.222 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.412    31.634    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I0_O)        0.124    31.758 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.972    32.730    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124    32.854 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.591    33.445    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_4
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.124    33.569 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.790    34.359    L_reg/timerseg_OBUF[1]_inst_i_1_2
    SLICE_X52Y46         LUT6 (Prop_lut6_I2_O)        0.124    34.483 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.852    35.334    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I3_O)        0.124    35.458 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.925    38.384    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.939 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.939    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.749ns  (logic 11.497ns (31.286%)  route 25.251ns (68.714%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=3 LUT4=1 LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X46Y35         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.478     5.624 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          1.766     7.391    L_reg/M_sm_pac[6]
    SLICE_X41Y33         LUT2 (Prop_lut2_I0_O)        0.329     7.720 r  L_reg/L_46f84f0c_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.654     8.374    L_reg/L_46f84f0c_remainder0_carry_i_19_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.332     8.706 r  L_reg/L_46f84f0c_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.665     9.371    L_reg/L_46f84f0c_remainder0_carry_i_27_n_0
    SLICE_X41Y32         LUT5 (Prop_lut5_I0_O)        0.152     9.523 r  L_reg/L_46f84f0c_remainder0_carry_i_15/O
                         net (fo=8, routed)           0.872    10.395    L_reg/L_46f84f0c_remainder0_carry_i_15_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.326    10.721 f  L_reg/L_46f84f0c_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.149    10.870    L_reg/L_46f84f0c_remainder0_carry_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.994 r  L_reg/L_46f84f0c_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.714    11.708    L_reg/L_46f84f0c_remainder0_carry_i_8_n_0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.118    11.826 r  L_reg/L_46f84f0c_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.697    12.523    aseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X40Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.110 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.110    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_carry_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.224 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.224    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_carry__0_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.463 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.880    14.343    L_reg/L_46f84f0c_remainder0[10]
    SLICE_X38Y31         LUT5 (Prop_lut5_I1_O)        0.302    14.645 r  L_reg/i__carry_i_23__0/O
                         net (fo=9, routed)           1.138    15.783    L_reg/i__carry_i_23__0_n_0
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.907 f  L_reg/i__carry_i_28__0/O
                         net (fo=3, routed)           0.688    16.595    L_reg/i__carry_i_28__0_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    16.719 f  L_reg/i__carry_i_18__0/O
                         net (fo=6, routed)           1.225    17.944    L_reg/i__carry_i_18__0_n_0
    SLICE_X38Y29         LUT3 (Prop_lut3_I1_O)        0.124    18.068 f  L_reg/aseg_OBUF[0]_inst_i_7/O
                         net (fo=4, routed)           0.834    18.903    L_reg/aseg_OBUF[0]_inst_i_7_n_0
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.152    19.055 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.093    20.148    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y32         LUT2 (Prop_lut2_I1_O)        0.348    20.496 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.690    21.185    aseg_driver/decimal_renderer/i__carry_i_14[0]
    SLICE_X37Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    21.896 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.896    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.010 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.010    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.249 f  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.975    23.224    L_reg/L_46f84f0c_remainder0_inferred__1/i__carry__2[2]
    SLICE_X37Y27         LUT5 (Prop_lut5_I2_O)        0.302    23.526 f  L_reg/i__carry_i_23/O
                         net (fo=12, routed)          1.160    24.686    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X36Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.810 f  L_reg/i__carry_i_26/O
                         net (fo=6, routed)           1.014    25.824    L_reg/i__carry_i_26_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124    25.948 f  L_reg/i__carry_i_13__0/O
                         net (fo=4, routed)           1.164    27.112    L_reg/i__carry_i_13__0_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I4_O)        0.124    27.236 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=10, routed)          1.059    28.295    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X38Y24         LUT5 (Prop_lut5_I1_O)        0.124    28.419 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.419    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[1]
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.952 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    28.961    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.078 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.078    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.393 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    30.252    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.307    30.559 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.773    31.331    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38_n_0
    SLICE_X39Y25         LUT5 (Prop_lut5_I0_O)        0.124    31.455 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.417    31.873    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I0_O)        0.124    31.997 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.880    32.877    aseg_driver/ctr/aseg_OBUF[10]_inst_i_4
    SLICE_X40Y26         LUT3 (Prop_lut3_I2_O)        0.150    33.027 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.816    33.843    L_reg/aseg_OBUF[1]_inst_i_1_2
    SLICE_X40Y25         LUT6 (Prop_lut6_I2_O)        0.332    34.175 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.135    35.310    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124    35.434 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.924    38.359    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.536    41.895 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.895    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.709ns  (logic 11.227ns (30.583%)  route 25.482ns (69.417%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.455     7.053    L_reg/M_sm_timer[9]
    SLICE_X46Y40         LUT5 (Prop_lut5_I1_O)        0.146     7.199 r  L_reg/L_46f84f0c_remainder0_carry_i_26__1/O
                         net (fo=3, routed)           0.825     8.024    L_reg/L_46f84f0c_remainder0_carry_i_26__1_n_0
    SLICE_X46Y41         LUT6 (Prop_lut6_I1_O)        0.328     8.352 r  L_reg/L_46f84f0c_remainder0_carry__1_i_6__1/O
                         net (fo=6, routed)           1.254     9.606    L_reg/L_46f84f0c_remainder0_carry__1_i_6__1_n_0
    SLICE_X44Y42         LUT3 (Prop_lut3_I0_O)        0.152     9.758 f  L_reg/L_46f84f0c_remainder0_carry_i_18__1/O
                         net (fo=1, routed)           0.436    10.194    L_reg/L_46f84f0c_remainder0_carry_i_18__1_n_0
    SLICE_X44Y42         LUT5 (Prop_lut5_I0_O)        0.326    10.520 f  L_reg/L_46f84f0c_remainder0_carry_i_10__1/O
                         net (fo=4, routed)           0.686    11.206    L_reg/L_46f84f0c_remainder0_carry_i_10__1_n_0
    SLICE_X44Y42         LUT4 (Prop_lut4_I0_O)        0.124    11.330 f  L_reg/L_46f84f0c_remainder0_carry__0_i_9__1/O
                         net (fo=4, routed)           0.991    12.321    L_reg/L_46f84f0c_remainder0_carry__0_i_9__1_n_0
    SLICE_X45Y38         LUT2 (Prop_lut2_I1_O)        0.150    12.471 r  L_reg/L_46f84f0c_remainder0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.857    13.328    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X45Y43         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    14.086 f  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.089    15.174    L_reg/L_46f84f0c_remainder0_3[10]
    SLICE_X45Y44         LUT5 (Prop_lut5_I1_O)        0.302    15.476 f  L_reg/i__carry_i_23__3/O
                         net (fo=8, routed)           0.937    16.413    L_reg/i__carry_i_23__3_n_0
    SLICE_X43Y43         LUT4 (Prop_lut4_I0_O)        0.150    16.563 r  L_reg/i__carry_i_28__3/O
                         net (fo=3, routed)           0.992    17.555    L_reg/i__carry_i_28__3_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.326    17.881 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.816    18.697    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X44Y45         LUT3 (Prop_lut3_I2_O)        0.152    18.849 f  L_reg/timerseg_OBUF[0]_inst_i_7/O
                         net (fo=4, routed)           0.713    19.562    L_reg/timerseg_OBUF[0]_inst_i_7_n_0
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.360    19.922 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           1.060    20.981    L_reg/i__carry_i_12__4_n_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.352    21.333 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.538    21.872    timerseg_driver/decimal_renderer/i__carry_i_14__3[0]
    SLICE_X45Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    22.581 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.581    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.695 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.695    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.029 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.039    24.067    L_reg/L_46f84f0c_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X49Y47         LUT5 (Prop_lut5_I0_O)        0.303    24.370 r  L_reg/i__carry_i_23__2/O
                         net (fo=12, routed)          1.163    25.533    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_3
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124    25.657 r  timerseg_driver/decimal_renderer/i__carry__0_i_11__3/O
                         net (fo=3, routed)           1.115    26.772    L_reg/i__carry_i_17__3_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.124    26.896 f  L_reg/i__carry_i_25__2/O
                         net (fo=3, routed)           1.057    27.953    L_reg/i__carry_i_25__2_n_0
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.124    28.077 r  L_reg/i__carry_i_11__3/O
                         net (fo=1, routed)           0.808    28.885    L_reg/i__carry_i_11__3_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    29.009 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.333    29.342    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X48Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.727 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.727    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.841 r  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.841    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.063 f  timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.923    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X49Y47         LUT6 (Prop_lut6_I1_O)        0.299    31.222 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.412    31.634    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I0_O)        0.124    31.758 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.972    32.730    timerseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124    32.854 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.591    33.445    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_4
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.124    33.569 f  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.790    34.359    L_reg/timerseg_OBUF[1]_inst_i_1_2
    SLICE_X52Y46         LUT6 (Prop_lut6_I2_O)        0.124    34.483 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.918    35.400    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    35.524 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.778    38.303    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.549    41.852 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.852    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.433ns  (logic 11.499ns (31.564%)  route 24.933ns (68.436%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=3 LUT4=1 LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X46Y35         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.478     5.624 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          1.766     7.391    L_reg/M_sm_pac[6]
    SLICE_X41Y33         LUT2 (Prop_lut2_I0_O)        0.329     7.720 r  L_reg/L_46f84f0c_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.654     8.374    L_reg/L_46f84f0c_remainder0_carry_i_19_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.332     8.706 r  L_reg/L_46f84f0c_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.665     9.371    L_reg/L_46f84f0c_remainder0_carry_i_27_n_0
    SLICE_X41Y32         LUT5 (Prop_lut5_I0_O)        0.152     9.523 r  L_reg/L_46f84f0c_remainder0_carry_i_15/O
                         net (fo=8, routed)           0.872    10.395    L_reg/L_46f84f0c_remainder0_carry_i_15_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.326    10.721 f  L_reg/L_46f84f0c_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.149    10.870    L_reg/L_46f84f0c_remainder0_carry_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.994 r  L_reg/L_46f84f0c_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.714    11.708    L_reg/L_46f84f0c_remainder0_carry_i_8_n_0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.118    11.826 r  L_reg/L_46f84f0c_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.697    12.523    aseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X40Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.110 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.110    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_carry_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.224 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.224    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_carry__0_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.463 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.880    14.343    L_reg/L_46f84f0c_remainder0[10]
    SLICE_X38Y31         LUT5 (Prop_lut5_I1_O)        0.302    14.645 r  L_reg/i__carry_i_23__0/O
                         net (fo=9, routed)           1.138    15.783    L_reg/i__carry_i_23__0_n_0
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.907 f  L_reg/i__carry_i_28__0/O
                         net (fo=3, routed)           0.688    16.595    L_reg/i__carry_i_28__0_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    16.719 f  L_reg/i__carry_i_18__0/O
                         net (fo=6, routed)           1.225    17.944    L_reg/i__carry_i_18__0_n_0
    SLICE_X38Y29         LUT3 (Prop_lut3_I1_O)        0.124    18.068 f  L_reg/aseg_OBUF[0]_inst_i_7/O
                         net (fo=4, routed)           0.834    18.903    L_reg/aseg_OBUF[0]_inst_i_7_n_0
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.152    19.055 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.093    20.148    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y32         LUT2 (Prop_lut2_I1_O)        0.348    20.496 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.690    21.185    aseg_driver/decimal_renderer/i__carry_i_14[0]
    SLICE_X37Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    21.896 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.896    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.010 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.010    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.249 f  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.975    23.224    L_reg/L_46f84f0c_remainder0_inferred__1/i__carry__2[2]
    SLICE_X37Y27         LUT5 (Prop_lut5_I2_O)        0.302    23.526 f  L_reg/i__carry_i_23/O
                         net (fo=12, routed)          1.160    24.686    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X36Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.810 f  L_reg/i__carry_i_26/O
                         net (fo=6, routed)           1.014    25.824    L_reg/i__carry_i_26_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124    25.948 f  L_reg/i__carry_i_13__0/O
                         net (fo=4, routed)           1.164    27.112    L_reg/i__carry_i_13__0_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I4_O)        0.124    27.236 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=10, routed)          1.059    28.295    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X38Y24         LUT5 (Prop_lut5_I1_O)        0.124    28.419 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.419    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[1]
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.952 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    28.961    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.078 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.078    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.393 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    30.252    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.307    30.559 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.773    31.331    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38_n_0
    SLICE_X39Y25         LUT5 (Prop_lut5_I0_O)        0.124    31.455 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.417    31.873    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I0_O)        0.124    31.997 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.880    32.877    aseg_driver/ctr/aseg_OBUF[10]_inst_i_4
    SLICE_X40Y26         LUT3 (Prop_lut3_I2_O)        0.150    33.027 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.816    33.843    L_reg/aseg_OBUF[1]_inst_i_1_2
    SLICE_X40Y25         LUT6 (Prop_lut6_I2_O)        0.332    34.175 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.896    35.072    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I3_O)        0.124    35.196 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.845    38.041    aseg_OBUF[6]
    M2                   OBUF (Prop_obuf_I_O)         3.538    41.579 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.579    aseg[6]
    M2                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.390ns  (logic 11.484ns (31.558%)  route 24.906ns (68.442%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=3 LUT4=1 LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X46Y35         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.478     5.624 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          1.766     7.391    L_reg/M_sm_pac[6]
    SLICE_X41Y33         LUT2 (Prop_lut2_I0_O)        0.329     7.720 r  L_reg/L_46f84f0c_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.654     8.374    L_reg/L_46f84f0c_remainder0_carry_i_19_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.332     8.706 r  L_reg/L_46f84f0c_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.665     9.371    L_reg/L_46f84f0c_remainder0_carry_i_27_n_0
    SLICE_X41Y32         LUT5 (Prop_lut5_I0_O)        0.152     9.523 r  L_reg/L_46f84f0c_remainder0_carry_i_15/O
                         net (fo=8, routed)           0.872    10.395    L_reg/L_46f84f0c_remainder0_carry_i_15_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.326    10.721 f  L_reg/L_46f84f0c_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.149    10.870    L_reg/L_46f84f0c_remainder0_carry_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.994 r  L_reg/L_46f84f0c_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.714    11.708    L_reg/L_46f84f0c_remainder0_carry_i_8_n_0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.118    11.826 r  L_reg/L_46f84f0c_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.697    12.523    aseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X40Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.110 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.110    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_carry_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.224 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.224    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_carry__0_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.463 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.880    14.343    L_reg/L_46f84f0c_remainder0[10]
    SLICE_X38Y31         LUT5 (Prop_lut5_I1_O)        0.302    14.645 r  L_reg/i__carry_i_23__0/O
                         net (fo=9, routed)           1.138    15.783    L_reg/i__carry_i_23__0_n_0
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.907 f  L_reg/i__carry_i_28__0/O
                         net (fo=3, routed)           0.688    16.595    L_reg/i__carry_i_28__0_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    16.719 f  L_reg/i__carry_i_18__0/O
                         net (fo=6, routed)           1.225    17.944    L_reg/i__carry_i_18__0_n_0
    SLICE_X38Y29         LUT3 (Prop_lut3_I1_O)        0.124    18.068 f  L_reg/aseg_OBUF[0]_inst_i_7/O
                         net (fo=4, routed)           0.834    18.903    L_reg/aseg_OBUF[0]_inst_i_7_n_0
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.152    19.055 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.093    20.148    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y32         LUT2 (Prop_lut2_I1_O)        0.348    20.496 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.690    21.185    aseg_driver/decimal_renderer/i__carry_i_14[0]
    SLICE_X37Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    21.896 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.896    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.010 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.010    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.249 f  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.975    23.224    L_reg/L_46f84f0c_remainder0_inferred__1/i__carry__2[2]
    SLICE_X37Y27         LUT5 (Prop_lut5_I2_O)        0.302    23.526 f  L_reg/i__carry_i_23/O
                         net (fo=12, routed)          1.160    24.686    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X36Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.810 f  L_reg/i__carry_i_26/O
                         net (fo=6, routed)           1.014    25.824    L_reg/i__carry_i_26_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124    25.948 f  L_reg/i__carry_i_13__0/O
                         net (fo=4, routed)           1.164    27.112    L_reg/i__carry_i_13__0_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I4_O)        0.124    27.236 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=10, routed)          1.059    28.295    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X38Y24         LUT5 (Prop_lut5_I1_O)        0.124    28.419 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.419    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[1]
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.952 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    28.961    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.078 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.078    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.393 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    30.252    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.307    30.559 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.773    31.331    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38_n_0
    SLICE_X39Y25         LUT5 (Prop_lut5_I0_O)        0.124    31.455 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.417    31.873    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I0_O)        0.124    31.997 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.880    32.877    aseg_driver/ctr/aseg_OBUF[10]_inst_i_4
    SLICE_X40Y26         LUT3 (Prop_lut3_I2_O)        0.150    33.027 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.816    33.843    L_reg/aseg_OBUF[1]_inst_i_1_2
    SLICE_X40Y25         LUT6 (Prop_lut6_I2_O)        0.332    34.175 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.900    35.075    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I3_O)        0.124    35.199 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.814    38.014    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    41.537 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.537    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.331ns  (logic 11.534ns (31.747%)  route 24.797ns (68.253%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=3 LUT4=1 LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X46Y35         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.478     5.624 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          1.766     7.391    L_reg/M_sm_pac[6]
    SLICE_X41Y33         LUT2 (Prop_lut2_I0_O)        0.329     7.720 r  L_reg/L_46f84f0c_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.654     8.374    L_reg/L_46f84f0c_remainder0_carry_i_19_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.332     8.706 r  L_reg/L_46f84f0c_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.665     9.371    L_reg/L_46f84f0c_remainder0_carry_i_27_n_0
    SLICE_X41Y32         LUT5 (Prop_lut5_I0_O)        0.152     9.523 r  L_reg/L_46f84f0c_remainder0_carry_i_15/O
                         net (fo=8, routed)           0.872    10.395    L_reg/L_46f84f0c_remainder0_carry_i_15_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.326    10.721 f  L_reg/L_46f84f0c_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.149    10.870    L_reg/L_46f84f0c_remainder0_carry_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.994 r  L_reg/L_46f84f0c_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.714    11.708    L_reg/L_46f84f0c_remainder0_carry_i_8_n_0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.118    11.826 r  L_reg/L_46f84f0c_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.697    12.523    aseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X40Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.110 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.110    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_carry_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.224 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.224    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_carry__0_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.463 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.880    14.343    L_reg/L_46f84f0c_remainder0[10]
    SLICE_X38Y31         LUT5 (Prop_lut5_I1_O)        0.302    14.645 r  L_reg/i__carry_i_23__0/O
                         net (fo=9, routed)           1.138    15.783    L_reg/i__carry_i_23__0_n_0
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.907 f  L_reg/i__carry_i_28__0/O
                         net (fo=3, routed)           0.688    16.595    L_reg/i__carry_i_28__0_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    16.719 f  L_reg/i__carry_i_18__0/O
                         net (fo=6, routed)           1.225    17.944    L_reg/i__carry_i_18__0_n_0
    SLICE_X38Y29         LUT3 (Prop_lut3_I1_O)        0.124    18.068 f  L_reg/aseg_OBUF[0]_inst_i_7/O
                         net (fo=4, routed)           0.834    18.903    L_reg/aseg_OBUF[0]_inst_i_7_n_0
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.152    19.055 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.093    20.148    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y32         LUT2 (Prop_lut2_I1_O)        0.348    20.496 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.690    21.185    aseg_driver/decimal_renderer/i__carry_i_14[0]
    SLICE_X37Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    21.896 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.896    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.010 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.010    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.249 f  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.975    23.224    L_reg/L_46f84f0c_remainder0_inferred__1/i__carry__2[2]
    SLICE_X37Y27         LUT5 (Prop_lut5_I2_O)        0.302    23.526 f  L_reg/i__carry_i_23/O
                         net (fo=12, routed)          1.160    24.686    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X36Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.810 f  L_reg/i__carry_i_26/O
                         net (fo=6, routed)           1.014    25.824    L_reg/i__carry_i_26_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124    25.948 f  L_reg/i__carry_i_13__0/O
                         net (fo=4, routed)           1.164    27.112    L_reg/i__carry_i_13__0_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I4_O)        0.124    27.236 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=10, routed)          1.059    28.295    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X38Y24         LUT5 (Prop_lut5_I1_O)        0.124    28.419 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.419    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[1]
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.952 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    28.961    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.078 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.078    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.393 r  aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    30.252    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.307    30.559 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.773    31.331    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38_n_0
    SLICE_X39Y25         LUT5 (Prop_lut5_I0_O)        0.124    31.455 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.417    31.873    aseg_driver/decimal_renderer/L_46f84f0c_remainder0_inferred__1/i__carry__0_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I0_O)        0.124    31.997 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.880    32.877    aseg_driver/ctr/aseg_OBUF[10]_inst_i_4
    SLICE_X40Y26         LUT3 (Prop_lut3_I2_O)        0.150    33.027 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.816    33.843    L_reg/aseg_OBUF[1]_inst_i_1_2
    SLICE_X40Y25         LUT6 (Prop_lut6_I2_O)        0.332    34.175 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.586    34.761    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I4_O)        0.124    34.885 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.020    37.905    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.478 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.478    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.901ns  (logic 1.416ns (74.495%)  route 0.485ns (25.505%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.594     1.538    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X62Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cond_butt_next_play/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.065     1.744    cond_butt_next_play/D_ctr_q_reg[2]
    SLICE_X63Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.789 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.420     2.209    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.438 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.438    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_403901285[0].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.435ns (74.657%)  route 0.487ns (25.343%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.590     1.534    forLoop_idx_0_403901285[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  forLoop_idx_0_403901285[0].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  forLoop_idx_0_403901285[0].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.063     1.761    forLoop_idx_0_403901285[0].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X65Y62         LUT6 (Prop_lut6_I4_O)        0.045     1.806 r  forLoop_idx_0_403901285[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=16, routed)          0.424     2.230    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.455 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.455    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_351429798[1].cond_butt_sel_desel/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.946ns  (logic 1.415ns (72.726%)  route 0.531ns (27.274%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.593     1.537    forLoop_idx_0_351429798[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  forLoop_idx_0_351429798[1].cond_butt_sel_desel/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_351429798[1].cond_butt_sel_desel/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.113     1.791    forLoop_idx_0_351429798[1].cond_butt_sel_desel/D_ctr_q_reg[3]
    SLICE_X64Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.836 r  forLoop_idx_0_351429798[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=13, routed)          0.418     2.254    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.483 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.483    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_403901285[2].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.431ns (72.911%)  route 0.532ns (27.089%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.593     1.537    forLoop_idx_0_403901285[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  forLoop_idx_0_403901285[2].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  forLoop_idx_0_403901285[2].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.093     1.794    forLoop_idx_0_403901285[2].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X65Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.839 r  forLoop_idx_0_403901285[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=15, routed)          0.439     2.278    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.500 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.500    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_351429798[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.421ns (72.081%)  route 0.550ns (27.919%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.592     1.536    forLoop_idx_0_351429798[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X59Y53         FDRE                                         r  forLoop_idx_0_351429798[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_351429798[0].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.108     1.785    forLoop_idx_0_351429798[0].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X58Y53         LUT6 (Prop_lut6_I2_O)        0.045     1.830 r  forLoop_idx_0_351429798[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=24, routed)          0.442     2.272    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.507 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.507    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_403901285[1].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.413ns (71.215%)  route 0.571ns (28.785%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.592     1.536    forLoop_idx_0_403901285[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  forLoop_idx_0_403901285[1].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_403901285[1].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.066     1.743    forLoop_idx_0_403901285[1].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.045     1.788 r  forLoop_idx_0_403901285[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=12, routed)          0.505     2.293    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.519 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.519    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_403901285[3].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 1.409ns (70.160%)  route 0.599ns (29.840%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.592     1.536    forLoop_idx_0_403901285[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_403901285[3].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_403901285[3].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.150     1.827    forLoop_idx_0_403901285[3].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X59Y57         LUT6 (Prop_lut6_I4_O)        0.045     1.872 r  forLoop_idx_0_403901285[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           0.449     2.321    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.544 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.544    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.396ns (68.503%)  route 0.642ns (31.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.590     1.534    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y33         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDPE (Prop_fdpe_C_Q)         0.164     1.698 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.642     2.340    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.572 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.572    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.350ns (57.523%)  route 0.997ns (42.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.553     1.497    display/clk_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.997     2.634    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.843 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.843    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.458ns (60.424%)  route 0.955ns (39.576%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.562     1.506    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.154     1.801    bseg_driver/ctr/S[0]
    SLICE_X41Y41         LUT2 (Prop_lut2_I0_O)        0.048     1.849 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.801     2.649    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.269     3.918 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.918    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_403901285[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.073ns  (logic 1.502ns (29.610%)  route 3.571ns (70.390%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.571     5.073    forLoop_idx_0_403901285[0].cond_butt_dirs/sync/D[0]
    SLICE_X60Y60         FDRE                                         r  forLoop_idx_0_403901285[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.506     4.910    forLoop_idx_0_403901285[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  forLoop_idx_0_403901285[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_403901285[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.850ns  (logic 1.500ns (30.925%)  route 3.350ns (69.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.350     4.850    forLoop_idx_0_403901285[1].cond_butt_dirs/sync/D[0]
    SLICE_X59Y58         FDRE                                         r  forLoop_idx_0_403901285[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.507     4.911    forLoop_idx_0_403901285[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  forLoop_idx_0_403901285[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_403901285[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.649ns  (logic 1.490ns (32.042%)  route 3.159ns (67.958%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.159     4.649    forLoop_idx_0_403901285[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y53         FDRE                                         r  forLoop_idx_0_403901285[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.508     4.912    forLoop_idx_0_403901285[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y53         FDRE                                         r  forLoop_idx_0_403901285[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 1.496ns (32.337%)  route 3.129ns (67.663%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.129     4.625    reset_cond/AS[0]
    SLICE_X65Y33         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.512     4.917    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y33         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 1.496ns (32.337%)  route 3.129ns (67.663%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.129     4.625    reset_cond/AS[0]
    SLICE_X64Y33         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.512     4.917    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y33         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 1.496ns (32.337%)  route 3.129ns (67.663%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.129     4.625    reset_cond/AS[0]
    SLICE_X64Y33         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.512     4.917    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y33         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 1.496ns (32.337%)  route 3.129ns (67.663%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.129     4.625    reset_cond/AS[0]
    SLICE_X64Y33         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.512     4.917    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y33         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 1.496ns (32.337%)  route 3.129ns (67.663%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.129     4.625    reset_cond/AS[0]
    SLICE_X64Y33         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.512     4.917    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y33         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_403901285[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.566ns  (logic 1.488ns (32.577%)  route 3.079ns (67.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.079     4.566    forLoop_idx_0_403901285[3].cond_butt_dirs/sync/D[0]
    SLICE_X56Y56         FDRE                                         r  forLoop_idx_0_403901285[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.443     4.847    forLoop_idx_0_403901285[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y56         FDRE                                         r  forLoop_idx_0_403901285[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.431ns  (logic 1.493ns (43.528%)  route 1.937ns (56.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.937     3.431    cond_butt_next_play/sync/D[0]
    SLICE_X65Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.507     4.911    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_351429798[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.236ns (33.930%)  route 0.459ns (66.070%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.459     0.695    forLoop_idx_0_351429798[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_351429798[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.862     2.052    forLoop_idx_0_351429798[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_351429798[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_351429798[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.230ns (31.743%)  route 0.494ns (68.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.494     0.724    forLoop_idx_0_351429798[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_351429798[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.862     2.052    forLoop_idx_0_351429798[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_351429798[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.261ns (24.388%)  route 0.809ns (75.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.809     1.071    cond_butt_next_play/sync/D[0]
    SLICE_X65Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.862     2.052    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.563ns  (logic 0.263ns (16.835%)  route 1.300ns (83.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.300     1.563    reset_cond/AS[0]
    SLICE_X65Y33         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y33         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.563ns  (logic 0.263ns (16.835%)  route 1.300ns (83.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.300     1.563    reset_cond/AS[0]
    SLICE_X64Y33         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y33         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.563ns  (logic 0.263ns (16.835%)  route 1.300ns (83.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.300     1.563    reset_cond/AS[0]
    SLICE_X64Y33         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y33         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.563ns  (logic 0.263ns (16.835%)  route 1.300ns (83.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.300     1.563    reset_cond/AS[0]
    SLICE_X64Y33         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y33         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.563ns  (logic 0.263ns (16.835%)  route 1.300ns (83.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.300     1.563    reset_cond/AS[0]
    SLICE_X64Y33         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y33         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_403901285[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.688ns  (logic 0.255ns (15.124%)  route 1.433ns (84.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.433     1.688    forLoop_idx_0_403901285[3].cond_butt_dirs/sync/D[0]
    SLICE_X56Y56         FDRE                                         r  forLoop_idx_0_403901285[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.834     2.024    forLoop_idx_0_403901285[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y56         FDRE                                         r  forLoop_idx_0_403901285[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_403901285[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.759ns  (logic 0.257ns (14.636%)  route 1.501ns (85.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.501     1.759    forLoop_idx_0_403901285[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y53         FDRE                                         r  forLoop_idx_0_403901285[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.861     2.051    forLoop_idx_0_403901285[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y53         FDRE                                         r  forLoop_idx_0_403901285[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





