Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Mar 20 01:21:25 2023
| Host         : DESKTOP-PTGB0JD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cnn_block_control_sets_placed.rpt
| Design       : cnn_block
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            6 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |              47 |           12 |
| Yes          | No                    | Yes                    |             185 |           51 |
| Yes          | Yes                   | No                     |             240 |           83 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+---------------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal           |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------+---------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                    | global_rst_IBUF           |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG |                                    |                           |                6 |              7 |         1.17 |
|  clk_IBUF_BUFG | conv/valid_ip                      | conv/SR[0]                |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG | pool/log/load_sr                   | pool/log/global_rst_reg_1 |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG | pool/log/load_sr                   |                           |                4 |             30 |         7.50 |
|  clk_IBUF_BUFG | pool/log/count[31]_i_1_n_0         | global_rst_IBUF           |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | pool/log/nbgh_row_count[0]_i_1_n_0 | global_rst_IBUF           |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | pool/log/row_count                 | conv/global_rst_reg       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | conv/count20                       | conv/count2[31]_i_1_n_0   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | conv/en2_reg_inv_n_0               | conv/count3[31]_i_1_n_0   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | conv/valid_ip                      | global_rst_IBUF           |               12 |             33 |         2.75 |
|  clk_IBUF_BUFG | ce_IBUF                            |                           |                8 |             64 |         8.00 |
|  clk_IBUF_BUFG | ce_IBUF                            | global_rst_IBUF           |               53 |            199 |         3.75 |
+----------------+------------------------------------+---------------------------+------------------+----------------+--------------+


