
l0_adc_dma.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000026d4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08002794  08002794  00012794  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080027b0  080027b0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080027b0  080027b0  000127b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080027b8  080027b8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080027b8  080027b8  000127b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080027bc  080027bc  000127bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080027c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c4  2000000c  080027cc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000d0  080027cc  000200d0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005c0d  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000013eb  00000000  00000000  00025c41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000558  00000000  00000000  00027030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000004b0  00000000  00000000  00027588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012456  00000000  00000000  00027a38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007b4b  00000000  00000000  00039e8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00070c95  00000000  00000000  000419d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000b266e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000011ec  00000000  00000000  000b26c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800277c 	.word	0x0800277c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	0800277c 	.word	0x0800277c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	1c08      	adds	r0, r1, #0
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f82e 	bl	80002b0 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	0415      	lsls	r5, r2, #16
 8000264:	0c2d      	lsrs	r5, r5, #16
 8000266:	000f      	movs	r7, r1
 8000268:	0001      	movs	r1, r0
 800026a:	002e      	movs	r6, r5
 800026c:	46c6      	mov	lr, r8
 800026e:	4684      	mov	ip, r0
 8000270:	0400      	lsls	r0, r0, #16
 8000272:	0c14      	lsrs	r4, r2, #16
 8000274:	0c00      	lsrs	r0, r0, #16
 8000276:	0c09      	lsrs	r1, r1, #16
 8000278:	4346      	muls	r6, r0
 800027a:	434d      	muls	r5, r1
 800027c:	4360      	muls	r0, r4
 800027e:	4361      	muls	r1, r4
 8000280:	1940      	adds	r0, r0, r5
 8000282:	0c34      	lsrs	r4, r6, #16
 8000284:	1824      	adds	r4, r4, r0
 8000286:	b500      	push	{lr}
 8000288:	42a5      	cmp	r5, r4
 800028a:	d903      	bls.n	8000294 <__aeabi_lmul+0x34>
 800028c:	2080      	movs	r0, #128	; 0x80
 800028e:	0240      	lsls	r0, r0, #9
 8000290:	4680      	mov	r8, r0
 8000292:	4441      	add	r1, r8
 8000294:	0c25      	lsrs	r5, r4, #16
 8000296:	186d      	adds	r5, r5, r1
 8000298:	4661      	mov	r1, ip
 800029a:	4359      	muls	r1, r3
 800029c:	437a      	muls	r2, r7
 800029e:	0430      	lsls	r0, r6, #16
 80002a0:	1949      	adds	r1, r1, r5
 80002a2:	0424      	lsls	r4, r4, #16
 80002a4:	0c00      	lsrs	r0, r0, #16
 80002a6:	1820      	adds	r0, r4, r0
 80002a8:	1889      	adds	r1, r1, r2
 80002aa:	bc80      	pop	{r7}
 80002ac:	46b8      	mov	r8, r7
 80002ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002b0 <__udivmoddi4>:
 80002b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002b2:	4657      	mov	r7, sl
 80002b4:	464e      	mov	r6, r9
 80002b6:	4645      	mov	r5, r8
 80002b8:	46de      	mov	lr, fp
 80002ba:	b5e0      	push	{r5, r6, r7, lr}
 80002bc:	0004      	movs	r4, r0
 80002be:	000d      	movs	r5, r1
 80002c0:	4692      	mov	sl, r2
 80002c2:	4699      	mov	r9, r3
 80002c4:	b083      	sub	sp, #12
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d830      	bhi.n	800032c <__udivmoddi4+0x7c>
 80002ca:	d02d      	beq.n	8000328 <__udivmoddi4+0x78>
 80002cc:	4649      	mov	r1, r9
 80002ce:	4650      	mov	r0, sl
 80002d0:	f000 f8ba 	bl	8000448 <__clzdi2>
 80002d4:	0029      	movs	r1, r5
 80002d6:	0006      	movs	r6, r0
 80002d8:	0020      	movs	r0, r4
 80002da:	f000 f8b5 	bl	8000448 <__clzdi2>
 80002de:	1a33      	subs	r3, r6, r0
 80002e0:	4698      	mov	r8, r3
 80002e2:	3b20      	subs	r3, #32
 80002e4:	469b      	mov	fp, r3
 80002e6:	d433      	bmi.n	8000350 <__udivmoddi4+0xa0>
 80002e8:	465a      	mov	r2, fp
 80002ea:	4653      	mov	r3, sl
 80002ec:	4093      	lsls	r3, r2
 80002ee:	4642      	mov	r2, r8
 80002f0:	001f      	movs	r7, r3
 80002f2:	4653      	mov	r3, sl
 80002f4:	4093      	lsls	r3, r2
 80002f6:	001e      	movs	r6, r3
 80002f8:	42af      	cmp	r7, r5
 80002fa:	d83a      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80002fc:	42af      	cmp	r7, r5
 80002fe:	d100      	bne.n	8000302 <__udivmoddi4+0x52>
 8000300:	e078      	b.n	80003f4 <__udivmoddi4+0x144>
 8000302:	465b      	mov	r3, fp
 8000304:	1ba4      	subs	r4, r4, r6
 8000306:	41bd      	sbcs	r5, r7
 8000308:	2b00      	cmp	r3, #0
 800030a:	da00      	bge.n	800030e <__udivmoddi4+0x5e>
 800030c:	e075      	b.n	80003fa <__udivmoddi4+0x14a>
 800030e:	2200      	movs	r2, #0
 8000310:	2300      	movs	r3, #0
 8000312:	9200      	str	r2, [sp, #0]
 8000314:	9301      	str	r3, [sp, #4]
 8000316:	2301      	movs	r3, #1
 8000318:	465a      	mov	r2, fp
 800031a:	4093      	lsls	r3, r2
 800031c:	9301      	str	r3, [sp, #4]
 800031e:	2301      	movs	r3, #1
 8000320:	4642      	mov	r2, r8
 8000322:	4093      	lsls	r3, r2
 8000324:	9300      	str	r3, [sp, #0]
 8000326:	e028      	b.n	800037a <__udivmoddi4+0xca>
 8000328:	4282      	cmp	r2, r0
 800032a:	d9cf      	bls.n	80002cc <__udivmoddi4+0x1c>
 800032c:	2200      	movs	r2, #0
 800032e:	2300      	movs	r3, #0
 8000330:	9200      	str	r2, [sp, #0]
 8000332:	9301      	str	r3, [sp, #4]
 8000334:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <__udivmoddi4+0x8e>
 800033a:	601c      	str	r4, [r3, #0]
 800033c:	605d      	str	r5, [r3, #4]
 800033e:	9800      	ldr	r0, [sp, #0]
 8000340:	9901      	ldr	r1, [sp, #4]
 8000342:	b003      	add	sp, #12
 8000344:	bcf0      	pop	{r4, r5, r6, r7}
 8000346:	46bb      	mov	fp, r7
 8000348:	46b2      	mov	sl, r6
 800034a:	46a9      	mov	r9, r5
 800034c:	46a0      	mov	r8, r4
 800034e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000350:	4642      	mov	r2, r8
 8000352:	2320      	movs	r3, #32
 8000354:	1a9b      	subs	r3, r3, r2
 8000356:	4652      	mov	r2, sl
 8000358:	40da      	lsrs	r2, r3
 800035a:	4641      	mov	r1, r8
 800035c:	0013      	movs	r3, r2
 800035e:	464a      	mov	r2, r9
 8000360:	408a      	lsls	r2, r1
 8000362:	0017      	movs	r7, r2
 8000364:	4642      	mov	r2, r8
 8000366:	431f      	orrs	r7, r3
 8000368:	4653      	mov	r3, sl
 800036a:	4093      	lsls	r3, r2
 800036c:	001e      	movs	r6, r3
 800036e:	42af      	cmp	r7, r5
 8000370:	d9c4      	bls.n	80002fc <__udivmoddi4+0x4c>
 8000372:	2200      	movs	r2, #0
 8000374:	2300      	movs	r3, #0
 8000376:	9200      	str	r2, [sp, #0]
 8000378:	9301      	str	r3, [sp, #4]
 800037a:	4643      	mov	r3, r8
 800037c:	2b00      	cmp	r3, #0
 800037e:	d0d9      	beq.n	8000334 <__udivmoddi4+0x84>
 8000380:	07fb      	lsls	r3, r7, #31
 8000382:	0872      	lsrs	r2, r6, #1
 8000384:	431a      	orrs	r2, r3
 8000386:	4646      	mov	r6, r8
 8000388:	087b      	lsrs	r3, r7, #1
 800038a:	e00e      	b.n	80003aa <__udivmoddi4+0xfa>
 800038c:	42ab      	cmp	r3, r5
 800038e:	d101      	bne.n	8000394 <__udivmoddi4+0xe4>
 8000390:	42a2      	cmp	r2, r4
 8000392:	d80c      	bhi.n	80003ae <__udivmoddi4+0xfe>
 8000394:	1aa4      	subs	r4, r4, r2
 8000396:	419d      	sbcs	r5, r3
 8000398:	2001      	movs	r0, #1
 800039a:	1924      	adds	r4, r4, r4
 800039c:	416d      	adcs	r5, r5
 800039e:	2100      	movs	r1, #0
 80003a0:	3e01      	subs	r6, #1
 80003a2:	1824      	adds	r4, r4, r0
 80003a4:	414d      	adcs	r5, r1
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d006      	beq.n	80003b8 <__udivmoddi4+0x108>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	d9ee      	bls.n	800038c <__udivmoddi4+0xdc>
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1924      	adds	r4, r4, r4
 80003b2:	416d      	adcs	r5, r5
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d1f8      	bne.n	80003aa <__udivmoddi4+0xfa>
 80003b8:	9800      	ldr	r0, [sp, #0]
 80003ba:	9901      	ldr	r1, [sp, #4]
 80003bc:	465b      	mov	r3, fp
 80003be:	1900      	adds	r0, r0, r4
 80003c0:	4169      	adcs	r1, r5
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	db24      	blt.n	8000410 <__udivmoddi4+0x160>
 80003c6:	002b      	movs	r3, r5
 80003c8:	465a      	mov	r2, fp
 80003ca:	4644      	mov	r4, r8
 80003cc:	40d3      	lsrs	r3, r2
 80003ce:	002a      	movs	r2, r5
 80003d0:	40e2      	lsrs	r2, r4
 80003d2:	001c      	movs	r4, r3
 80003d4:	465b      	mov	r3, fp
 80003d6:	0015      	movs	r5, r2
 80003d8:	2b00      	cmp	r3, #0
 80003da:	db2a      	blt.n	8000432 <__udivmoddi4+0x182>
 80003dc:	0026      	movs	r6, r4
 80003de:	409e      	lsls	r6, r3
 80003e0:	0033      	movs	r3, r6
 80003e2:	0026      	movs	r6, r4
 80003e4:	4647      	mov	r7, r8
 80003e6:	40be      	lsls	r6, r7
 80003e8:	0032      	movs	r2, r6
 80003ea:	1a80      	subs	r0, r0, r2
 80003ec:	4199      	sbcs	r1, r3
 80003ee:	9000      	str	r0, [sp, #0]
 80003f0:	9101      	str	r1, [sp, #4]
 80003f2:	e79f      	b.n	8000334 <__udivmoddi4+0x84>
 80003f4:	42a3      	cmp	r3, r4
 80003f6:	d8bc      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80003f8:	e783      	b.n	8000302 <__udivmoddi4+0x52>
 80003fa:	4642      	mov	r2, r8
 80003fc:	2320      	movs	r3, #32
 80003fe:	2100      	movs	r1, #0
 8000400:	1a9b      	subs	r3, r3, r2
 8000402:	2200      	movs	r2, #0
 8000404:	9100      	str	r1, [sp, #0]
 8000406:	9201      	str	r2, [sp, #4]
 8000408:	2201      	movs	r2, #1
 800040a:	40da      	lsrs	r2, r3
 800040c:	9201      	str	r2, [sp, #4]
 800040e:	e786      	b.n	800031e <__udivmoddi4+0x6e>
 8000410:	4642      	mov	r2, r8
 8000412:	2320      	movs	r3, #32
 8000414:	1a9b      	subs	r3, r3, r2
 8000416:	002a      	movs	r2, r5
 8000418:	4646      	mov	r6, r8
 800041a:	409a      	lsls	r2, r3
 800041c:	0023      	movs	r3, r4
 800041e:	40f3      	lsrs	r3, r6
 8000420:	4644      	mov	r4, r8
 8000422:	4313      	orrs	r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	40e2      	lsrs	r2, r4
 8000428:	001c      	movs	r4, r3
 800042a:	465b      	mov	r3, fp
 800042c:	0015      	movs	r5, r2
 800042e:	2b00      	cmp	r3, #0
 8000430:	dad4      	bge.n	80003dc <__udivmoddi4+0x12c>
 8000432:	4642      	mov	r2, r8
 8000434:	002f      	movs	r7, r5
 8000436:	2320      	movs	r3, #32
 8000438:	0026      	movs	r6, r4
 800043a:	4097      	lsls	r7, r2
 800043c:	1a9b      	subs	r3, r3, r2
 800043e:	40de      	lsrs	r6, r3
 8000440:	003b      	movs	r3, r7
 8000442:	4333      	orrs	r3, r6
 8000444:	e7cd      	b.n	80003e2 <__udivmoddi4+0x132>
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__clzdi2>:
 8000448:	b510      	push	{r4, lr}
 800044a:	2900      	cmp	r1, #0
 800044c:	d103      	bne.n	8000456 <__clzdi2+0xe>
 800044e:	f000 f807 	bl	8000460 <__clzsi2>
 8000452:	3020      	adds	r0, #32
 8000454:	e002      	b.n	800045c <__clzdi2+0x14>
 8000456:	1c08      	adds	r0, r1, #0
 8000458:	f000 f802 	bl	8000460 <__clzsi2>
 800045c:	bd10      	pop	{r4, pc}
 800045e:	46c0      	nop			; (mov r8, r8)

08000460 <__clzsi2>:
 8000460:	211c      	movs	r1, #28
 8000462:	2301      	movs	r3, #1
 8000464:	041b      	lsls	r3, r3, #16
 8000466:	4298      	cmp	r0, r3
 8000468:	d301      	bcc.n	800046e <__clzsi2+0xe>
 800046a:	0c00      	lsrs	r0, r0, #16
 800046c:	3910      	subs	r1, #16
 800046e:	0a1b      	lsrs	r3, r3, #8
 8000470:	4298      	cmp	r0, r3
 8000472:	d301      	bcc.n	8000478 <__clzsi2+0x18>
 8000474:	0a00      	lsrs	r0, r0, #8
 8000476:	3908      	subs	r1, #8
 8000478:	091b      	lsrs	r3, r3, #4
 800047a:	4298      	cmp	r0, r3
 800047c:	d301      	bcc.n	8000482 <__clzsi2+0x22>
 800047e:	0900      	lsrs	r0, r0, #4
 8000480:	3904      	subs	r1, #4
 8000482:	a202      	add	r2, pc, #8	; (adr r2, 800048c <__clzsi2+0x2c>)
 8000484:	5c10      	ldrb	r0, [r2, r0]
 8000486:	1840      	adds	r0, r0, r1
 8000488:	4770      	bx	lr
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	02020304 	.word	0x02020304
 8000490:	01010101 	.word	0x01010101
	...

0800049c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800049c:	b580      	push	{r7, lr}
 800049e:	b082      	sub	sp, #8
 80004a0:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80004a2:	f000 fa37 	bl	8000914 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80004a6:	f000 f833 	bl	8000510 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80004aa:	f000 f90f 	bl	80006cc <MX_GPIO_Init>
	MX_DMA_Init();
 80004ae:	f000 f8ef 	bl	8000690 <MX_DMA_Init>
	MX_ADC_Init();
 80004b2:	f000 f889 	bl	80005c8 <MX_ADC_Init>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		HAL_ADC_Start(&hadc);
 80004b6:	4b15      	ldr	r3, [pc, #84]	; (800050c <main+0x70>)
 80004b8:	0018      	movs	r0, r3
 80004ba:	f000 fc33 	bl	8000d24 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc, 5);
 80004be:	4b13      	ldr	r3, [pc, #76]	; (800050c <main+0x70>)
 80004c0:	2105      	movs	r1, #5
 80004c2:	0018      	movs	r0, r3
 80004c4:	f000 fcc2 	bl	8000e4c <HAL_ADC_PollForConversion>
		adcValue = HAL_ADC_GetValue(&hadc);
 80004c8:	4b10      	ldr	r3, [pc, #64]	; (800050c <main+0x70>)
 80004ca:	0018      	movs	r0, r3
 80004cc:	f000 fd54 	bl	8000f78 <HAL_ADC_GetValue>
 80004d0:	0003      	movs	r3, r0
 80004d2:	607b      	str	r3, [r7, #4]
		if (adcValue > 512) {
 80004d4:	687a      	ldr	r2, [r7, #4]
 80004d6:	2380      	movs	r3, #128	; 0x80
 80004d8:	009b      	lsls	r3, r3, #2
 80004da:	429a      	cmp	r2, r3
 80004dc:	d907      	bls.n	80004ee <main+0x52>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 80004de:	23a0      	movs	r3, #160	; 0xa0
 80004e0:	05db      	lsls	r3, r3, #23
 80004e2:	2201      	movs	r2, #1
 80004e4:	2108      	movs	r1, #8
 80004e6:	0018      	movs	r0, r3
 80004e8:	f001 fb4c 	bl	8001b84 <HAL_GPIO_WritePin>
 80004ec:	e006      	b.n	80004fc <main+0x60>
		} else {
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80004ee:	23a0      	movs	r3, #160	; 0xa0
 80004f0:	05db      	lsls	r3, r3, #23
 80004f2:	2200      	movs	r2, #0
 80004f4:	2108      	movs	r1, #8
 80004f6:	0018      	movs	r0, r3
 80004f8:	f001 fb44 	bl	8001b84 <HAL_GPIO_WritePin>
		}
		HAL_ADC_Stop(&hadc);
 80004fc:	4b03      	ldr	r3, [pc, #12]	; (800050c <main+0x70>)
 80004fe:	0018      	movs	r0, r3
 8000500:	f000 fc64 	bl	8000dcc <HAL_ADC_Stop>
		HAL_Delay(100);
 8000504:	2064      	movs	r0, #100	; 0x64
 8000506:	f000 fa75 	bl	80009f4 <HAL_Delay>
		HAL_ADC_Start(&hadc);
 800050a:	e7d4      	b.n	80004b6 <main+0x1a>
 800050c:	20000070 	.word	0x20000070

08000510 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000510:	b590      	push	{r4, r7, lr}
 8000512:	b095      	sub	sp, #84	; 0x54
 8000514:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000516:	2418      	movs	r4, #24
 8000518:	193b      	adds	r3, r7, r4
 800051a:	0018      	movs	r0, r3
 800051c:	2338      	movs	r3, #56	; 0x38
 800051e:	001a      	movs	r2, r3
 8000520:	2100      	movs	r1, #0
 8000522:	f002 f923 	bl	800276c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000526:	1d3b      	adds	r3, r7, #4
 8000528:	0018      	movs	r0, r3
 800052a:	2314      	movs	r3, #20
 800052c:	001a      	movs	r2, r3
 800052e:	2100      	movs	r1, #0
 8000530:	f002 f91c 	bl	800276c <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000534:	4b22      	ldr	r3, [pc, #136]	; (80005c0 <SystemClock_Config+0xb0>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	4a22      	ldr	r2, [pc, #136]	; (80005c4 <SystemClock_Config+0xb4>)
 800053a:	401a      	ands	r2, r3
 800053c:	4b20      	ldr	r3, [pc, #128]	; (80005c0 <SystemClock_Config+0xb0>)
 800053e:	2180      	movs	r1, #128	; 0x80
 8000540:	0109      	lsls	r1, r1, #4
 8000542:	430a      	orrs	r2, r1
 8000544:	601a      	str	r2, [r3, #0]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000546:	0021      	movs	r1, r4
 8000548:	187b      	adds	r3, r7, r1
 800054a:	2202      	movs	r2, #2
 800054c:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800054e:	187b      	adds	r3, r7, r1
 8000550:	2201      	movs	r2, #1
 8000552:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000554:	187b      	adds	r3, r7, r1
 8000556:	2210      	movs	r2, #16
 8000558:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800055a:	187b      	adds	r3, r7, r1
 800055c:	2202      	movs	r2, #2
 800055e:	629a      	str	r2, [r3, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000560:	187b      	adds	r3, r7, r1
 8000562:	2200      	movs	r2, #0
 8000564:	62da      	str	r2, [r3, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8000566:	187b      	adds	r3, r7, r1
 8000568:	2280      	movs	r2, #128	; 0x80
 800056a:	02d2      	lsls	r2, r2, #11
 800056c:	631a      	str	r2, [r3, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 800056e:	187b      	adds	r3, r7, r1
 8000570:	2280      	movs	r2, #128	; 0x80
 8000572:	03d2      	lsls	r2, r2, #15
 8000574:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000576:	187b      	adds	r3, r7, r1
 8000578:	0018      	movs	r0, r3
 800057a:	f001 fb21 	bl	8001bc0 <HAL_RCC_OscConfig>
 800057e:	1e03      	subs	r3, r0, #0
 8000580:	d001      	beq.n	8000586 <SystemClock_Config+0x76>
		Error_Handler();
 8000582:	f000 f8d9 	bl	8000738 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000586:	1d3b      	adds	r3, r7, #4
 8000588:	220f      	movs	r2, #15
 800058a:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800058c:	1d3b      	adds	r3, r7, #4
 800058e:	2203      	movs	r2, #3
 8000590:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000592:	1d3b      	adds	r3, r7, #4
 8000594:	2200      	movs	r2, #0
 8000596:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000598:	1d3b      	adds	r3, r7, #4
 800059a:	2200      	movs	r2, #0
 800059c:	60da      	str	r2, [r3, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800059e:	1d3b      	adds	r3, r7, #4
 80005a0:	2200      	movs	r2, #0
 80005a2:	611a      	str	r2, [r3, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 80005a4:	1d3b      	adds	r3, r7, #4
 80005a6:	2101      	movs	r1, #1
 80005a8:	0018      	movs	r0, r3
 80005aa:	f001 fecd 	bl	8002348 <HAL_RCC_ClockConfig>
 80005ae:	1e03      	subs	r3, r0, #0
 80005b0:	d001      	beq.n	80005b6 <SystemClock_Config+0xa6>
		Error_Handler();
 80005b2:	f000 f8c1 	bl	8000738 <Error_Handler>
	}
}
 80005b6:	46c0      	nop			; (mov r8, r8)
 80005b8:	46bd      	mov	sp, r7
 80005ba:	b015      	add	sp, #84	; 0x54
 80005bc:	bd90      	pop	{r4, r7, pc}
 80005be:	46c0      	nop			; (mov r8, r8)
 80005c0:	40007000 	.word	0x40007000
 80005c4:	ffffe7ff 	.word	0xffffe7ff

080005c8 <MX_ADC_Init>:
/**
 * @brief ADC Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC_Init(void) {
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b082      	sub	sp, #8
 80005cc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC_Init 0 */

	/* USER CODE END ADC_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 80005ce:	003b      	movs	r3, r7
 80005d0:	0018      	movs	r0, r3
 80005d2:	2308      	movs	r3, #8
 80005d4:	001a      	movs	r2, r3
 80005d6:	2100      	movs	r1, #0
 80005d8:	f002 f8c8 	bl	800276c <memset>
	/* USER CODE BEGIN ADC_Init 1 */

	/* USER CODE END ADC_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc.Instance = ADC1;
 80005dc:	4b2a      	ldr	r3, [pc, #168]	; (8000688 <MX_ADC_Init+0xc0>)
 80005de:	4a2b      	ldr	r2, [pc, #172]	; (800068c <MX_ADC_Init+0xc4>)
 80005e0:	601a      	str	r2, [r3, #0]
	hadc.Init.OversamplingMode = DISABLE;
 80005e2:	4b29      	ldr	r3, [pc, #164]	; (8000688 <MX_ADC_Init+0xc0>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	63da      	str	r2, [r3, #60]	; 0x3c
	hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80005e8:	4b27      	ldr	r3, [pc, #156]	; (8000688 <MX_ADC_Init+0xc0>)
 80005ea:	2280      	movs	r2, #128	; 0x80
 80005ec:	05d2      	lsls	r2, r2, #23
 80005ee:	605a      	str	r2, [r3, #4]
	hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80005f0:	4b25      	ldr	r3, [pc, #148]	; (8000688 <MX_ADC_Init+0xc0>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	609a      	str	r2, [r3, #8]
	hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80005f6:	4b24      	ldr	r3, [pc, #144]	; (8000688 <MX_ADC_Init+0xc0>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	639a      	str	r2, [r3, #56]	; 0x38
	hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80005fc:	4b22      	ldr	r3, [pc, #136]	; (8000688 <MX_ADC_Init+0xc0>)
 80005fe:	2201      	movs	r2, #1
 8000600:	611a      	str	r2, [r3, #16]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000602:	4b21      	ldr	r3, [pc, #132]	; (8000688 <MX_ADC_Init+0xc0>)
 8000604:	2200      	movs	r2, #0
 8000606:	60da      	str	r2, [r3, #12]
	hadc.Init.ContinuousConvMode = DISABLE;
 8000608:	4b1f      	ldr	r3, [pc, #124]	; (8000688 <MX_ADC_Init+0xc0>)
 800060a:	2220      	movs	r2, #32
 800060c:	2100      	movs	r1, #0
 800060e:	5499      	strb	r1, [r3, r2]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 8000610:	4b1d      	ldr	r3, [pc, #116]	; (8000688 <MX_ADC_Init+0xc0>)
 8000612:	2221      	movs	r2, #33	; 0x21
 8000614:	2100      	movs	r1, #0
 8000616:	5499      	strb	r1, [r3, r2]
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000618:	4b1b      	ldr	r3, [pc, #108]	; (8000688 <MX_ADC_Init+0xc0>)
 800061a:	2200      	movs	r2, #0
 800061c:	629a      	str	r2, [r3, #40]	; 0x28
	hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800061e:	4b1a      	ldr	r3, [pc, #104]	; (8000688 <MX_ADC_Init+0xc0>)
 8000620:	22c2      	movs	r2, #194	; 0xc2
 8000622:	32ff      	adds	r2, #255	; 0xff
 8000624:	625a      	str	r2, [r3, #36]	; 0x24
	hadc.Init.DMAContinuousRequests = DISABLE;
 8000626:	4b18      	ldr	r3, [pc, #96]	; (8000688 <MX_ADC_Init+0xc0>)
 8000628:	222c      	movs	r2, #44	; 0x2c
 800062a:	2100      	movs	r1, #0
 800062c:	5499      	strb	r1, [r3, r2]
	hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800062e:	4b16      	ldr	r3, [pc, #88]	; (8000688 <MX_ADC_Init+0xc0>)
 8000630:	2204      	movs	r2, #4
 8000632:	615a      	str	r2, [r3, #20]
	hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000634:	4b14      	ldr	r3, [pc, #80]	; (8000688 <MX_ADC_Init+0xc0>)
 8000636:	2200      	movs	r2, #0
 8000638:	631a      	str	r2, [r3, #48]	; 0x30
	hadc.Init.LowPowerAutoWait = DISABLE;
 800063a:	4b13      	ldr	r3, [pc, #76]	; (8000688 <MX_ADC_Init+0xc0>)
 800063c:	2200      	movs	r2, #0
 800063e:	619a      	str	r2, [r3, #24]
	hadc.Init.LowPowerFrequencyMode = DISABLE;
 8000640:	4b11      	ldr	r3, [pc, #68]	; (8000688 <MX_ADC_Init+0xc0>)
 8000642:	2200      	movs	r2, #0
 8000644:	635a      	str	r2, [r3, #52]	; 0x34
	hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000646:	4b10      	ldr	r3, [pc, #64]	; (8000688 <MX_ADC_Init+0xc0>)
 8000648:	2200      	movs	r2, #0
 800064a:	61da      	str	r2, [r3, #28]
	if (HAL_ADC_Init(&hadc) != HAL_OK) {
 800064c:	4b0e      	ldr	r3, [pc, #56]	; (8000688 <MX_ADC_Init+0xc0>)
 800064e:	0018      	movs	r0, r3
 8000650:	f000 f9f4 	bl	8000a3c <HAL_ADC_Init>
 8000654:	1e03      	subs	r3, r0, #0
 8000656:	d001      	beq.n	800065c <MX_ADC_Init+0x94>
		Error_Handler();
 8000658:	f000 f86e 	bl	8000738 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel to be converted.
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 800065c:	003b      	movs	r3, r7
 800065e:	2201      	movs	r2, #1
 8000660:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000662:	003b      	movs	r3, r7
 8000664:	2280      	movs	r2, #128	; 0x80
 8000666:	0152      	lsls	r2, r2, #5
 8000668:	605a      	str	r2, [r3, #4]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 800066a:	003a      	movs	r2, r7
 800066c:	4b06      	ldr	r3, [pc, #24]	; (8000688 <MX_ADC_Init+0xc0>)
 800066e:	0011      	movs	r1, r2
 8000670:	0018      	movs	r0, r3
 8000672:	f000 fd61 	bl	8001138 <HAL_ADC_ConfigChannel>
 8000676:	1e03      	subs	r3, r0, #0
 8000678:	d001      	beq.n	800067e <MX_ADC_Init+0xb6>
		Error_Handler();
 800067a:	f000 f85d 	bl	8000738 <Error_Handler>
	}
	/* USER CODE BEGIN ADC_Init 2 */

	/* USER CODE END ADC_Init 2 */

}
 800067e:	46c0      	nop			; (mov r8, r8)
 8000680:	46bd      	mov	sp, r7
 8000682:	b002      	add	sp, #8
 8000684:	bd80      	pop	{r7, pc}
 8000686:	46c0      	nop			; (mov r8, r8)
 8000688:	20000070 	.word	0x20000070
 800068c:	40012400 	.word	0x40012400

08000690 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8000696:	4b0c      	ldr	r3, [pc, #48]	; (80006c8 <MX_DMA_Init+0x38>)
 8000698:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800069a:	4b0b      	ldr	r3, [pc, #44]	; (80006c8 <MX_DMA_Init+0x38>)
 800069c:	2101      	movs	r1, #1
 800069e:	430a      	orrs	r2, r1
 80006a0:	631a      	str	r2, [r3, #48]	; 0x30
 80006a2:	4b09      	ldr	r3, [pc, #36]	; (80006c8 <MX_DMA_Init+0x38>)
 80006a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a6:	2201      	movs	r2, #1
 80006a8:	4013      	ands	r3, r2
 80006aa:	607b      	str	r3, [r7, #4]
 80006ac:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80006ae:	2200      	movs	r2, #0
 80006b0:	2100      	movs	r1, #0
 80006b2:	2009      	movs	r0, #9
 80006b4:	f000 ff98 	bl	80015e8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80006b8:	2009      	movs	r0, #9
 80006ba:	f000 ffaa 	bl	8001612 <HAL_NVIC_EnableIRQ>

}
 80006be:	46c0      	nop			; (mov r8, r8)
 80006c0:	46bd      	mov	sp, r7
 80006c2:	b002      	add	sp, #8
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	46c0      	nop			; (mov r8, r8)
 80006c8:	40021000 	.word	0x40021000

080006cc <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b086      	sub	sp, #24
 80006d0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80006d2:	1d3b      	adds	r3, r7, #4
 80006d4:	0018      	movs	r0, r3
 80006d6:	2314      	movs	r3, #20
 80006d8:	001a      	movs	r2, r3
 80006da:	2100      	movs	r1, #0
 80006dc:	f002 f846 	bl	800276c <memset>

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80006e0:	4b14      	ldr	r3, [pc, #80]	; (8000734 <MX_GPIO_Init+0x68>)
 80006e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006e4:	4b13      	ldr	r3, [pc, #76]	; (8000734 <MX_GPIO_Init+0x68>)
 80006e6:	2101      	movs	r1, #1
 80006e8:	430a      	orrs	r2, r1
 80006ea:	62da      	str	r2, [r3, #44]	; 0x2c
 80006ec:	4b11      	ldr	r3, [pc, #68]	; (8000734 <MX_GPIO_Init+0x68>)
 80006ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006f0:	2201      	movs	r2, #1
 80006f2:	4013      	ands	r3, r2
 80006f4:	603b      	str	r3, [r7, #0]
 80006f6:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80006f8:	23a0      	movs	r3, #160	; 0xa0
 80006fa:	05db      	lsls	r3, r3, #23
 80006fc:	2200      	movs	r2, #0
 80006fe:	2108      	movs	r1, #8
 8000700:	0018      	movs	r0, r3
 8000702:	f001 fa3f 	bl	8001b84 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : LED1_Pin */
	GPIO_InitStruct.Pin = LED1_Pin;
 8000706:	1d3b      	adds	r3, r7, #4
 8000708:	2208      	movs	r2, #8
 800070a:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800070c:	1d3b      	adds	r3, r7, #4
 800070e:	2201      	movs	r2, #1
 8000710:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000712:	1d3b      	adds	r3, r7, #4
 8000714:	2200      	movs	r2, #0
 8000716:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000718:	1d3b      	adds	r3, r7, #4
 800071a:	2200      	movs	r2, #0
 800071c:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 800071e:	1d3a      	adds	r2, r7, #4
 8000720:	23a0      	movs	r3, #160	; 0xa0
 8000722:	05db      	lsls	r3, r3, #23
 8000724:	0011      	movs	r1, r2
 8000726:	0018      	movs	r0, r3
 8000728:	f001 f8b6 	bl	8001898 <HAL_GPIO_Init>

}
 800072c:	46c0      	nop			; (mov r8, r8)
 800072e:	46bd      	mov	sp, r7
 8000730:	b006      	add	sp, #24
 8000732:	bd80      	pop	{r7, pc}
 8000734:	40021000 	.word	0x40021000

08000738 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800073c:	b672      	cpsid	i
}
 800073e:	46c0      	nop			; (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000740:	e7fe      	b.n	8000740 <Error_Handler+0x8>
	...

08000744 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000748:	4b07      	ldr	r3, [pc, #28]	; (8000768 <HAL_MspInit+0x24>)
 800074a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800074c:	4b06      	ldr	r3, [pc, #24]	; (8000768 <HAL_MspInit+0x24>)
 800074e:	2101      	movs	r1, #1
 8000750:	430a      	orrs	r2, r1
 8000752:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000754:	4b04      	ldr	r3, [pc, #16]	; (8000768 <HAL_MspInit+0x24>)
 8000756:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000758:	4b03      	ldr	r3, [pc, #12]	; (8000768 <HAL_MspInit+0x24>)
 800075a:	2180      	movs	r1, #128	; 0x80
 800075c:	0549      	lsls	r1, r1, #21
 800075e:	430a      	orrs	r2, r1
 8000760:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000762:	46c0      	nop			; (mov r8, r8)
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}
 8000768:	40021000 	.word	0x40021000

0800076c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800076c:	b590      	push	{r4, r7, lr}
 800076e:	b089      	sub	sp, #36	; 0x24
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000774:	240c      	movs	r4, #12
 8000776:	193b      	adds	r3, r7, r4
 8000778:	0018      	movs	r0, r3
 800077a:	2314      	movs	r3, #20
 800077c:	001a      	movs	r2, r3
 800077e:	2100      	movs	r1, #0
 8000780:	f001 fff4 	bl	800276c <memset>
  if(hadc->Instance==ADC1)
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	4a2e      	ldr	r2, [pc, #184]	; (8000844 <HAL_ADC_MspInit+0xd8>)
 800078a:	4293      	cmp	r3, r2
 800078c:	d155      	bne.n	800083a <HAL_ADC_MspInit+0xce>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800078e:	4b2e      	ldr	r3, [pc, #184]	; (8000848 <HAL_ADC_MspInit+0xdc>)
 8000790:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000792:	4b2d      	ldr	r3, [pc, #180]	; (8000848 <HAL_ADC_MspInit+0xdc>)
 8000794:	2180      	movs	r1, #128	; 0x80
 8000796:	0089      	lsls	r1, r1, #2
 8000798:	430a      	orrs	r2, r1
 800079a:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800079c:	4b2a      	ldr	r3, [pc, #168]	; (8000848 <HAL_ADC_MspInit+0xdc>)
 800079e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007a0:	4b29      	ldr	r3, [pc, #164]	; (8000848 <HAL_ADC_MspInit+0xdc>)
 80007a2:	2101      	movs	r1, #1
 80007a4:	430a      	orrs	r2, r1
 80007a6:	62da      	str	r2, [r3, #44]	; 0x2c
 80007a8:	4b27      	ldr	r3, [pc, #156]	; (8000848 <HAL_ADC_MspInit+0xdc>)
 80007aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007ac:	2201      	movs	r2, #1
 80007ae:	4013      	ands	r3, r2
 80007b0:	60bb      	str	r3, [r7, #8]
 80007b2:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = LEVEL_Pin;
 80007b4:	193b      	adds	r3, r7, r4
 80007b6:	2201      	movs	r2, #1
 80007b8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007ba:	193b      	adds	r3, r7, r4
 80007bc:	2203      	movs	r2, #3
 80007be:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c0:	193b      	adds	r3, r7, r4
 80007c2:	2200      	movs	r2, #0
 80007c4:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(LEVEL_GPIO_Port, &GPIO_InitStruct);
 80007c6:	193a      	adds	r2, r7, r4
 80007c8:	23a0      	movs	r3, #160	; 0xa0
 80007ca:	05db      	lsls	r3, r3, #23
 80007cc:	0011      	movs	r1, r2
 80007ce:	0018      	movs	r0, r3
 80007d0:	f001 f862 	bl	8001898 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 80007d4:	4b1d      	ldr	r3, [pc, #116]	; (800084c <HAL_ADC_MspInit+0xe0>)
 80007d6:	4a1e      	ldr	r2, [pc, #120]	; (8000850 <HAL_ADC_MspInit+0xe4>)
 80007d8:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Request = DMA_REQUEST_0;
 80007da:	4b1c      	ldr	r3, [pc, #112]	; (800084c <HAL_ADC_MspInit+0xe0>)
 80007dc:	2200      	movs	r2, #0
 80007de:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80007e0:	4b1a      	ldr	r3, [pc, #104]	; (800084c <HAL_ADC_MspInit+0xe0>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 80007e6:	4b19      	ldr	r3, [pc, #100]	; (800084c <HAL_ADC_MspInit+0xe0>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80007ec:	4b17      	ldr	r3, [pc, #92]	; (800084c <HAL_ADC_MspInit+0xe0>)
 80007ee:	2280      	movs	r2, #128	; 0x80
 80007f0:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80007f2:	4b16      	ldr	r3, [pc, #88]	; (800084c <HAL_ADC_MspInit+0xe0>)
 80007f4:	2280      	movs	r2, #128	; 0x80
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80007fa:	4b14      	ldr	r3, [pc, #80]	; (800084c <HAL_ADC_MspInit+0xe0>)
 80007fc:	2280      	movs	r2, #128	; 0x80
 80007fe:	00d2      	lsls	r2, r2, #3
 8000800:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8000802:	4b12      	ldr	r3, [pc, #72]	; (800084c <HAL_ADC_MspInit+0xe0>)
 8000804:	2220      	movs	r2, #32
 8000806:	61da      	str	r2, [r3, #28]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8000808:	4b10      	ldr	r3, [pc, #64]	; (800084c <HAL_ADC_MspInit+0xe0>)
 800080a:	2200      	movs	r2, #0
 800080c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 800080e:	4b0f      	ldr	r3, [pc, #60]	; (800084c <HAL_ADC_MspInit+0xe0>)
 8000810:	0018      	movs	r0, r3
 8000812:	f000 ff1b 	bl	800164c <HAL_DMA_Init>
 8000816:	1e03      	subs	r3, r0, #0
 8000818:	d001      	beq.n	800081e <HAL_ADC_MspInit+0xb2>
    {
      Error_Handler();
 800081a:	f7ff ff8d 	bl	8000738 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	4a0a      	ldr	r2, [pc, #40]	; (800084c <HAL_ADC_MspInit+0xe0>)
 8000822:	64da      	str	r2, [r3, #76]	; 0x4c
 8000824:	4b09      	ldr	r3, [pc, #36]	; (800084c <HAL_ADC_MspInit+0xe0>)
 8000826:	687a      	ldr	r2, [r7, #4]
 8000828:	629a      	str	r2, [r3, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 800082a:	2200      	movs	r2, #0
 800082c:	2100      	movs	r1, #0
 800082e:	200c      	movs	r0, #12
 8000830:	f000 feda 	bl	80015e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_COMP_IRQn);
 8000834:	200c      	movs	r0, #12
 8000836:	f000 feec 	bl	8001612 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800083a:	46c0      	nop			; (mov r8, r8)
 800083c:	46bd      	mov	sp, r7
 800083e:	b009      	add	sp, #36	; 0x24
 8000840:	bd90      	pop	{r4, r7, pc}
 8000842:	46c0      	nop			; (mov r8, r8)
 8000844:	40012400 	.word	0x40012400
 8000848:	40021000 	.word	0x40021000
 800084c:	20000028 	.word	0x20000028
 8000850:	40020008 	.word	0x40020008

08000854 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000858:	e7fe      	b.n	8000858 <NMI_Handler+0x4>

0800085a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800085a:	b580      	push	{r7, lr}
 800085c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800085e:	e7fe      	b.n	800085e <HardFault_Handler+0x4>

08000860 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000864:	46c0      	nop			; (mov r8, r8)
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}

0800086a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800086a:	b580      	push	{r7, lr}
 800086c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800086e:	46c0      	nop			; (mov r8, r8)
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}

08000874 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000878:	f000 f8a0 	bl	80009bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800087c:	46c0      	nop			; (mov r8, r8)
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
	...

08000884 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8000888:	4b03      	ldr	r3, [pc, #12]	; (8000898 <DMA1_Channel1_IRQHandler+0x14>)
 800088a:	0018      	movs	r0, r3
 800088c:	f000 ff56 	bl	800173c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000890:	46c0      	nop			; (mov r8, r8)
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	46c0      	nop			; (mov r8, r8)
 8000898:	20000028 	.word	0x20000028

0800089c <ADC1_COMP_IRQHandler>:

/**
  * @brief This function handles ADC, COMP1 and COMP2 interrupts (COMP interrupts through EXTI lines 21 and 22).
  */
void ADC1_COMP_IRQHandler(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_COMP_IRQn 0 */

  /* USER CODE END ADC1_COMP_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 80008a0:	4b03      	ldr	r3, [pc, #12]	; (80008b0 <ADC1_COMP_IRQHandler+0x14>)
 80008a2:	0018      	movs	r0, r3
 80008a4:	f000 fb74 	bl	8000f90 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_COMP_IRQn 1 */

  /* USER CODE END ADC1_COMP_IRQn 1 */
}
 80008a8:	46c0      	nop			; (mov r8, r8)
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	46c0      	nop			; (mov r8, r8)
 80008b0:	20000070 	.word	0x20000070

080008b4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008b8:	46c0      	nop			; (mov r8, r8)
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
	...

080008c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80008c0:	480d      	ldr	r0, [pc, #52]	; (80008f8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80008c2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008c4:	480d      	ldr	r0, [pc, #52]	; (80008fc <LoopForever+0x6>)
  ldr r1, =_edata
 80008c6:	490e      	ldr	r1, [pc, #56]	; (8000900 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008c8:	4a0e      	ldr	r2, [pc, #56]	; (8000904 <LoopForever+0xe>)
  movs r3, #0
 80008ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008cc:	e002      	b.n	80008d4 <LoopCopyDataInit>

080008ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008d2:	3304      	adds	r3, #4

080008d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008d8:	d3f9      	bcc.n	80008ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008da:	4a0b      	ldr	r2, [pc, #44]	; (8000908 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008dc:	4c0b      	ldr	r4, [pc, #44]	; (800090c <LoopForever+0x16>)
  movs r3, #0
 80008de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008e0:	e001      	b.n	80008e6 <LoopFillZerobss>

080008e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008e4:	3204      	adds	r2, #4

080008e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008e8:	d3fb      	bcc.n	80008e2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80008ea:	f7ff ffe3 	bl	80008b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80008ee:	f001 ff19 	bl	8002724 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80008f2:	f7ff fdd3 	bl	800049c <main>

080008f6 <LoopForever>:

LoopForever:
    b LoopForever
 80008f6:	e7fe      	b.n	80008f6 <LoopForever>
   ldr   r0, =_estack
 80008f8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80008fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000900:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000904:	080027c0 	.word	0x080027c0
  ldr r2, =_sbss
 8000908:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800090c:	200000d0 	.word	0x200000d0

08000910 <DMA1_Channel2_3_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000910:	e7fe      	b.n	8000910 <DMA1_Channel2_3_IRQHandler>
	...

08000914 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b082      	sub	sp, #8
 8000918:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800091a:	1dfb      	adds	r3, r7, #7
 800091c:	2200      	movs	r2, #0
 800091e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000920:	4b0b      	ldr	r3, [pc, #44]	; (8000950 <HAL_Init+0x3c>)
 8000922:	681a      	ldr	r2, [r3, #0]
 8000924:	4b0a      	ldr	r3, [pc, #40]	; (8000950 <HAL_Init+0x3c>)
 8000926:	2140      	movs	r1, #64	; 0x40
 8000928:	430a      	orrs	r2, r1
 800092a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800092c:	2000      	movs	r0, #0
 800092e:	f000 f811 	bl	8000954 <HAL_InitTick>
 8000932:	1e03      	subs	r3, r0, #0
 8000934:	d003      	beq.n	800093e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000936:	1dfb      	adds	r3, r7, #7
 8000938:	2201      	movs	r2, #1
 800093a:	701a      	strb	r2, [r3, #0]
 800093c:	e001      	b.n	8000942 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800093e:	f7ff ff01 	bl	8000744 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000942:	1dfb      	adds	r3, r7, #7
 8000944:	781b      	ldrb	r3, [r3, #0]
}
 8000946:	0018      	movs	r0, r3
 8000948:	46bd      	mov	sp, r7
 800094a:	b002      	add	sp, #8
 800094c:	bd80      	pop	{r7, pc}
 800094e:	46c0      	nop			; (mov r8, r8)
 8000950:	40022000 	.word	0x40022000

08000954 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000954:	b590      	push	{r4, r7, lr}
 8000956:	b083      	sub	sp, #12
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800095c:	4b14      	ldr	r3, [pc, #80]	; (80009b0 <HAL_InitTick+0x5c>)
 800095e:	681c      	ldr	r4, [r3, #0]
 8000960:	4b14      	ldr	r3, [pc, #80]	; (80009b4 <HAL_InitTick+0x60>)
 8000962:	781b      	ldrb	r3, [r3, #0]
 8000964:	0019      	movs	r1, r3
 8000966:	23fa      	movs	r3, #250	; 0xfa
 8000968:	0098      	lsls	r0, r3, #2
 800096a:	f7ff fbcd 	bl	8000108 <__udivsi3>
 800096e:	0003      	movs	r3, r0
 8000970:	0019      	movs	r1, r3
 8000972:	0020      	movs	r0, r4
 8000974:	f7ff fbc8 	bl	8000108 <__udivsi3>
 8000978:	0003      	movs	r3, r0
 800097a:	0018      	movs	r0, r3
 800097c:	f000 fe59 	bl	8001632 <HAL_SYSTICK_Config>
 8000980:	1e03      	subs	r3, r0, #0
 8000982:	d001      	beq.n	8000988 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000984:	2301      	movs	r3, #1
 8000986:	e00f      	b.n	80009a8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	2b03      	cmp	r3, #3
 800098c:	d80b      	bhi.n	80009a6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800098e:	6879      	ldr	r1, [r7, #4]
 8000990:	2301      	movs	r3, #1
 8000992:	425b      	negs	r3, r3
 8000994:	2200      	movs	r2, #0
 8000996:	0018      	movs	r0, r3
 8000998:	f000 fe26 	bl	80015e8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800099c:	4b06      	ldr	r3, [pc, #24]	; (80009b8 <HAL_InitTick+0x64>)
 800099e:	687a      	ldr	r2, [r7, #4]
 80009a0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009a2:	2300      	movs	r3, #0
 80009a4:	e000      	b.n	80009a8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80009a6:	2301      	movs	r3, #1
}
 80009a8:	0018      	movs	r0, r3
 80009aa:	46bd      	mov	sp, r7
 80009ac:	b003      	add	sp, #12
 80009ae:	bd90      	pop	{r4, r7, pc}
 80009b0:	20000000 	.word	0x20000000
 80009b4:	20000008 	.word	0x20000008
 80009b8:	20000004 	.word	0x20000004

080009bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009c0:	4b05      	ldr	r3, [pc, #20]	; (80009d8 <HAL_IncTick+0x1c>)
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	001a      	movs	r2, r3
 80009c6:	4b05      	ldr	r3, [pc, #20]	; (80009dc <HAL_IncTick+0x20>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	18d2      	adds	r2, r2, r3
 80009cc:	4b03      	ldr	r3, [pc, #12]	; (80009dc <HAL_IncTick+0x20>)
 80009ce:	601a      	str	r2, [r3, #0]
}
 80009d0:	46c0      	nop			; (mov r8, r8)
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	46c0      	nop			; (mov r8, r8)
 80009d8:	20000008 	.word	0x20000008
 80009dc:	200000cc 	.word	0x200000cc

080009e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
  return uwTick;
 80009e4:	4b02      	ldr	r3, [pc, #8]	; (80009f0 <HAL_GetTick+0x10>)
 80009e6:	681b      	ldr	r3, [r3, #0]
}
 80009e8:	0018      	movs	r0, r3
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	46c0      	nop			; (mov r8, r8)
 80009f0:	200000cc 	.word	0x200000cc

080009f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b084      	sub	sp, #16
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009fc:	f7ff fff0 	bl	80009e0 <HAL_GetTick>
 8000a00:	0003      	movs	r3, r0
 8000a02:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	3301      	adds	r3, #1
 8000a0c:	d005      	beq.n	8000a1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a0e:	4b0a      	ldr	r3, [pc, #40]	; (8000a38 <HAL_Delay+0x44>)
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	001a      	movs	r2, r3
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	189b      	adds	r3, r3, r2
 8000a18:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000a1a:	46c0      	nop			; (mov r8, r8)
 8000a1c:	f7ff ffe0 	bl	80009e0 <HAL_GetTick>
 8000a20:	0002      	movs	r2, r0
 8000a22:	68bb      	ldr	r3, [r7, #8]
 8000a24:	1ad3      	subs	r3, r2, r3
 8000a26:	68fa      	ldr	r2, [r7, #12]
 8000a28:	429a      	cmp	r2, r3
 8000a2a:	d8f7      	bhi.n	8000a1c <HAL_Delay+0x28>
  {
  }
}
 8000a2c:	46c0      	nop			; (mov r8, r8)
 8000a2e:	46c0      	nop			; (mov r8, r8)
 8000a30:	46bd      	mov	sp, r7
 8000a32:	b004      	add	sp, #16
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	46c0      	nop			; (mov r8, r8)
 8000a38:	20000008 	.word	0x20000008

08000a3c <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d101      	bne.n	8000a4e <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	e159      	b.n	8000d02 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d10a      	bne.n	8000a6c <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	2200      	movs	r2, #0
 8000a5a:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	2250      	movs	r2, #80	; 0x50
 8000a60:	2100      	movs	r1, #0
 8000a62:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	0018      	movs	r0, r3
 8000a68:	f7ff fe80 	bl	800076c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000a70:	2210      	movs	r2, #16
 8000a72:	4013      	ands	r3, r2
 8000a74:	2b10      	cmp	r3, #16
 8000a76:	d005      	beq.n	8000a84 <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	689b      	ldr	r3, [r3, #8]
 8000a7e:	2204      	movs	r2, #4
 8000a80:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000a82:	d00b      	beq.n	8000a9c <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000a88:	2210      	movs	r2, #16
 8000a8a:	431a      	orrs	r2, r3
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	2250      	movs	r2, #80	; 0x50
 8000a94:	2100      	movs	r1, #0
 8000a96:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8000a98:	2301      	movs	r3, #1
 8000a9a:	e132      	b.n	8000d02 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000aa0:	4a9a      	ldr	r2, [pc, #616]	; (8000d0c <HAL_ADC_Init+0x2d0>)
 8000aa2:	4013      	ands	r3, r2
 8000aa4:	2202      	movs	r2, #2
 8000aa6:	431a      	orrs	r2, r3
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	689b      	ldr	r3, [r3, #8]
 8000ab2:	2203      	movs	r2, #3
 8000ab4:	4013      	ands	r3, r2
 8000ab6:	2b01      	cmp	r3, #1
 8000ab8:	d108      	bne.n	8000acc <HAL_ADC_Init+0x90>
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	4013      	ands	r3, r2
 8000ac4:	2b01      	cmp	r3, #1
 8000ac6:	d101      	bne.n	8000acc <HAL_ADC_Init+0x90>
 8000ac8:	2301      	movs	r3, #1
 8000aca:	e000      	b.n	8000ace <HAL_ADC_Init+0x92>
 8000acc:	2300      	movs	r3, #0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d149      	bne.n	8000b66 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	685a      	ldr	r2, [r3, #4]
 8000ad6:	23c0      	movs	r3, #192	; 0xc0
 8000ad8:	061b      	lsls	r3, r3, #24
 8000ada:	429a      	cmp	r2, r3
 8000adc:	d00b      	beq.n	8000af6 <HAL_ADC_Init+0xba>
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	685a      	ldr	r2, [r3, #4]
 8000ae2:	2380      	movs	r3, #128	; 0x80
 8000ae4:	05db      	lsls	r3, r3, #23
 8000ae6:	429a      	cmp	r2, r3
 8000ae8:	d005      	beq.n	8000af6 <HAL_ADC_Init+0xba>
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	685a      	ldr	r2, [r3, #4]
 8000aee:	2380      	movs	r3, #128	; 0x80
 8000af0:	061b      	lsls	r3, r3, #24
 8000af2:	429a      	cmp	r2, r3
 8000af4:	d111      	bne.n	8000b1a <HAL_ADC_Init+0xde>
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	691a      	ldr	r2, [r3, #16]
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	0092      	lsls	r2, r2, #2
 8000b02:	0892      	lsrs	r2, r2, #2
 8000b04:	611a      	str	r2, [r3, #16]
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	6919      	ldr	r1, [r3, #16]
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	685a      	ldr	r2, [r3, #4]
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	430a      	orrs	r2, r1
 8000b16:	611a      	str	r2, [r3, #16]
 8000b18:	e014      	b.n	8000b44 <HAL_ADC_Init+0x108>
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	691a      	ldr	r2, [r3, #16]
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	0092      	lsls	r2, r2, #2
 8000b26:	0892      	lsrs	r2, r2, #2
 8000b28:	611a      	str	r2, [r3, #16]
 8000b2a:	4b79      	ldr	r3, [pc, #484]	; (8000d10 <HAL_ADC_Init+0x2d4>)
 8000b2c:	681a      	ldr	r2, [r3, #0]
 8000b2e:	4b78      	ldr	r3, [pc, #480]	; (8000d10 <HAL_ADC_Init+0x2d4>)
 8000b30:	4978      	ldr	r1, [pc, #480]	; (8000d14 <HAL_ADC_Init+0x2d8>)
 8000b32:	400a      	ands	r2, r1
 8000b34:	601a      	str	r2, [r3, #0]
 8000b36:	4b76      	ldr	r3, [pc, #472]	; (8000d10 <HAL_ADC_Init+0x2d4>)
 8000b38:	6819      	ldr	r1, [r3, #0]
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	685a      	ldr	r2, [r3, #4]
 8000b3e:	4b74      	ldr	r3, [pc, #464]	; (8000d10 <HAL_ADC_Init+0x2d4>)
 8000b40:	430a      	orrs	r2, r1
 8000b42:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	68da      	ldr	r2, [r3, #12]
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	2118      	movs	r1, #24
 8000b50:	438a      	bics	r2, r1
 8000b52:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	68d9      	ldr	r1, [r3, #12]
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	689a      	ldr	r2, [r3, #8]
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	430a      	orrs	r2, r1
 8000b64:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8000b66:	4b6a      	ldr	r3, [pc, #424]	; (8000d10 <HAL_ADC_Init+0x2d4>)
 8000b68:	681a      	ldr	r2, [r3, #0]
 8000b6a:	4b69      	ldr	r3, [pc, #420]	; (8000d10 <HAL_ADC_Init+0x2d4>)
 8000b6c:	496a      	ldr	r1, [pc, #424]	; (8000d18 <HAL_ADC_Init+0x2dc>)
 8000b6e:	400a      	ands	r2, r1
 8000b70:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8000b72:	4b67      	ldr	r3, [pc, #412]	; (8000d10 <HAL_ADC_Init+0x2d4>)
 8000b74:	6819      	ldr	r1, [r3, #0]
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b7a:	065a      	lsls	r2, r3, #25
 8000b7c:	4b64      	ldr	r3, [pc, #400]	; (8000d10 <HAL_ADC_Init+0x2d4>)
 8000b7e:	430a      	orrs	r2, r1
 8000b80:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	689a      	ldr	r2, [r3, #8]
 8000b88:	2380      	movs	r3, #128	; 0x80
 8000b8a:	055b      	lsls	r3, r3, #21
 8000b8c:	4013      	ands	r3, r2
 8000b8e:	d108      	bne.n	8000ba2 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	689a      	ldr	r2, [r3, #8]
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	2180      	movs	r1, #128	; 0x80
 8000b9c:	0549      	lsls	r1, r1, #21
 8000b9e:	430a      	orrs	r2, r1
 8000ba0:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	68da      	ldr	r2, [r3, #12]
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	495b      	ldr	r1, [pc, #364]	; (8000d1c <HAL_ADC_Init+0x2e0>)
 8000bae:	400a      	ands	r2, r1
 8000bb0:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	68d9      	ldr	r1, [r3, #12]
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	691b      	ldr	r3, [r3, #16]
 8000bc0:	2b02      	cmp	r3, #2
 8000bc2:	d101      	bne.n	8000bc8 <HAL_ADC_Init+0x18c>
 8000bc4:	2304      	movs	r3, #4
 8000bc6:	e000      	b.n	8000bca <HAL_ADC_Init+0x18e>
 8000bc8:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000bca:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	2020      	movs	r0, #32
 8000bd0:	5c1b      	ldrb	r3, [r3, r0]
 8000bd2:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8000bd4:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	202c      	movs	r0, #44	; 0x2c
 8000bda:	5c1b      	ldrb	r3, [r3, r0]
 8000bdc:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000bde:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8000be4:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	699b      	ldr	r3, [r3, #24]
 8000bea:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8000bec:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	69db      	ldr	r3, [r3, #28]
 8000bf2:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8000bf4:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	430a      	orrs	r2, r1
 8000bfc:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000c02:	23c2      	movs	r3, #194	; 0xc2
 8000c04:	33ff      	adds	r3, #255	; 0xff
 8000c06:	429a      	cmp	r2, r3
 8000c08:	d00b      	beq.n	8000c22 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	68d9      	ldr	r1, [r3, #12]
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8000c18:	431a      	orrs	r2, r3
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	430a      	orrs	r2, r1
 8000c20:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	2221      	movs	r2, #33	; 0x21
 8000c26:	5c9b      	ldrb	r3, [r3, r2]
 8000c28:	2b01      	cmp	r3, #1
 8000c2a:	d11a      	bne.n	8000c62 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2220      	movs	r2, #32
 8000c30:	5c9b      	ldrb	r3, [r3, r2]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d109      	bne.n	8000c4a <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	68da      	ldr	r2, [r3, #12]
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	2180      	movs	r1, #128	; 0x80
 8000c42:	0249      	lsls	r1, r1, #9
 8000c44:	430a      	orrs	r2, r1
 8000c46:	60da      	str	r2, [r3, #12]
 8000c48:	e00b      	b.n	8000c62 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000c4e:	2220      	movs	r2, #32
 8000c50:	431a      	orrs	r2, r3
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	431a      	orrs	r2, r3
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c66:	2b01      	cmp	r3, #1
 8000c68:	d11f      	bne.n	8000caa <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	691a      	ldr	r2, [r3, #16]
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	492a      	ldr	r1, [pc, #168]	; (8000d20 <HAL_ADC_Init+0x2e4>)
 8000c76:	400a      	ands	r2, r1
 8000c78:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	6919      	ldr	r1, [r3, #16]
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8000c88:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 8000c8e:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	430a      	orrs	r2, r1
 8000c96:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	691a      	ldr	r2, [r3, #16]
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	2101      	movs	r1, #1
 8000ca4:	430a      	orrs	r2, r1
 8000ca6:	611a      	str	r2, [r3, #16]
 8000ca8:	e00e      	b.n	8000cc8 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	691b      	ldr	r3, [r3, #16]
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	4013      	ands	r3, r2
 8000cb4:	2b01      	cmp	r3, #1
 8000cb6:	d107      	bne.n	8000cc8 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	691a      	ldr	r2, [r3, #16]
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	2101      	movs	r1, #1
 8000cc4:	438a      	bics	r2, r1
 8000cc6:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	695a      	ldr	r2, [r3, #20]
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	2107      	movs	r1, #7
 8000cd4:	438a      	bics	r2, r1
 8000cd6:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	6959      	ldr	r1, [r3, #20]
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	430a      	orrs	r2, r1
 8000ce8:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	2200      	movs	r2, #0
 8000cee:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000cf4:	2203      	movs	r2, #3
 8000cf6:	4393      	bics	r3, r2
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	431a      	orrs	r2, r3
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8000d00:	2300      	movs	r3, #0
}
 8000d02:	0018      	movs	r0, r3
 8000d04:	46bd      	mov	sp, r7
 8000d06:	b002      	add	sp, #8
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	46c0      	nop			; (mov r8, r8)
 8000d0c:	fffffefd 	.word	0xfffffefd
 8000d10:	40012708 	.word	0x40012708
 8000d14:	ffc3ffff 	.word	0xffc3ffff
 8000d18:	fdffffff 	.word	0xfdffffff
 8000d1c:	fffe0219 	.word	0xfffe0219
 8000d20:	fffffc03 	.word	0xfffffc03

08000d24 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000d24:	b590      	push	{r4, r7, lr}
 8000d26:	b085      	sub	sp, #20
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d2c:	230f      	movs	r3, #15
 8000d2e:	18fb      	adds	r3, r7, r3
 8000d30:	2200      	movs	r2, #0
 8000d32:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	689b      	ldr	r3, [r3, #8]
 8000d3a:	2204      	movs	r2, #4
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	d138      	bne.n	8000db2 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	2250      	movs	r2, #80	; 0x50
 8000d44:	5c9b      	ldrb	r3, [r3, r2]
 8000d46:	2b01      	cmp	r3, #1
 8000d48:	d101      	bne.n	8000d4e <HAL_ADC_Start+0x2a>
 8000d4a:	2302      	movs	r3, #2
 8000d4c:	e038      	b.n	8000dc0 <HAL_ADC_Start+0x9c>
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2250      	movs	r2, #80	; 0x50
 8000d52:	2101      	movs	r1, #1
 8000d54:	5499      	strb	r1, [r3, r2]
    
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	69db      	ldr	r3, [r3, #28]
 8000d5a:	2b01      	cmp	r3, #1
 8000d5c:	d007      	beq.n	8000d6e <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8000d5e:	230f      	movs	r3, #15
 8000d60:	18fc      	adds	r4, r7, r3
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	0018      	movs	r0, r3
 8000d66:	f000 fa6d 	bl	8001244 <ADC_Enable>
 8000d6a:	0003      	movs	r3, r0
 8000d6c:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000d6e:	230f      	movs	r3, #15
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d120      	bne.n	8000dba <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000d7c:	4a12      	ldr	r2, [pc, #72]	; (8000dc8 <HAL_ADC_Start+0xa4>)
 8000d7e:	4013      	ands	r3, r2
 8000d80:	2280      	movs	r2, #128	; 0x80
 8000d82:	0052      	lsls	r2, r2, #1
 8000d84:	431a      	orrs	r2, r3
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	2250      	movs	r2, #80	; 0x50
 8000d94:	2100      	movs	r1, #0
 8000d96:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	221c      	movs	r2, #28
 8000d9e:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	689a      	ldr	r2, [r3, #8]
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	2104      	movs	r1, #4
 8000dac:	430a      	orrs	r2, r1
 8000dae:	609a      	str	r2, [r3, #8]
 8000db0:	e003      	b.n	8000dba <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000db2:	230f      	movs	r3, #15
 8000db4:	18fb      	adds	r3, r7, r3
 8000db6:	2202      	movs	r2, #2
 8000db8:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000dba:	230f      	movs	r3, #15
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	781b      	ldrb	r3, [r3, #0]
}
 8000dc0:	0018      	movs	r0, r3
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	b005      	add	sp, #20
 8000dc6:	bd90      	pop	{r4, r7, pc}
 8000dc8:	fffff0fe 	.word	0xfffff0fe

08000dcc <HAL_ADC_Stop>:
  *         case of auto_injection mode), disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8000dcc:	b5b0      	push	{r4, r5, r7, lr}
 8000dce:	b084      	sub	sp, #16
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000dd4:	230f      	movs	r3, #15
 8000dd6:	18fb      	adds	r3, r7, r3
 8000dd8:	2200      	movs	r2, #0
 8000dda:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	2250      	movs	r2, #80	; 0x50
 8000de0:	5c9b      	ldrb	r3, [r3, r2]
 8000de2:	2b01      	cmp	r3, #1
 8000de4:	d101      	bne.n	8000dea <HAL_ADC_Stop+0x1e>
 8000de6:	2302      	movs	r3, #2
 8000de8:	e029      	b.n	8000e3e <HAL_ADC_Stop+0x72>
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	2250      	movs	r2, #80	; 0x50
 8000dee:	2101      	movs	r1, #1
 8000df0:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8000df2:	250f      	movs	r5, #15
 8000df4:	197c      	adds	r4, r7, r5
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	0018      	movs	r0, r3
 8000dfa:	f000 fae3 	bl	80013c4 <ADC_ConversionStop>
 8000dfe:	0003      	movs	r3, r0
 8000e00:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8000e02:	197b      	adds	r3, r7, r5
 8000e04:	781b      	ldrb	r3, [r3, #0]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d112      	bne.n	8000e30 <HAL_ADC_Stop+0x64>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8000e0a:	197c      	adds	r4, r7, r5
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	0018      	movs	r0, r3
 8000e10:	f000 fa78 	bl	8001304 <ADC_Disable>
 8000e14:	0003      	movs	r3, r0
 8000e16:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8000e18:	197b      	adds	r3, r7, r5
 8000e1a:	781b      	ldrb	r3, [r3, #0]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d107      	bne.n	8000e30 <HAL_ADC_Stop+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000e24:	4a08      	ldr	r2, [pc, #32]	; (8000e48 <HAL_ADC_Stop+0x7c>)
 8000e26:	4013      	ands	r3, r2
 8000e28:	2201      	movs	r2, #1
 8000e2a:	431a      	orrs	r2, r3
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	2250      	movs	r2, #80	; 0x50
 8000e34:	2100      	movs	r1, #0
 8000e36:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8000e38:	230f      	movs	r3, #15
 8000e3a:	18fb      	adds	r3, r7, r3
 8000e3c:	781b      	ldrb	r3, [r3, #0]
}
 8000e3e:	0018      	movs	r0, r3
 8000e40:	46bd      	mov	sp, r7
 8000e42:	b004      	add	sp, #16
 8000e44:	bdb0      	pop	{r4, r5, r7, pc}
 8000e46:	46c0      	nop			; (mov r8, r8)
 8000e48:	fffffefe 	.word	0xfffffefe

08000e4c <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b084      	sub	sp, #16
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
 8000e54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8000e56:	2300      	movs	r3, #0
 8000e58:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	695b      	ldr	r3, [r3, #20]
 8000e62:	2b08      	cmp	r3, #8
 8000e64:	d102      	bne.n	8000e6c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8000e66:	2308      	movs	r3, #8
 8000e68:	60fb      	str	r3, [r7, #12]
 8000e6a:	e014      	b.n	8000e96 <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	68db      	ldr	r3, [r3, #12]
 8000e72:	2201      	movs	r2, #1
 8000e74:	4013      	ands	r3, r2
 8000e76:	2b01      	cmp	r3, #1
 8000e78:	d10b      	bne.n	8000e92 <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000e7e:	2220      	movs	r2, #32
 8000e80:	431a      	orrs	r2, r3
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	2250      	movs	r2, #80	; 0x50
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	e06c      	b.n	8000f6c <HAL_ADC_PollForConversion+0x120>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8000e92:	230c      	movs	r3, #12
 8000e94:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8000e96:	f7ff fda3 	bl	80009e0 <HAL_GetTick>
 8000e9a:	0003      	movs	r3, r0
 8000e9c:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000e9e:	e019      	b.n	8000ed4 <HAL_ADC_PollForConversion+0x88>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	3301      	adds	r3, #1
 8000ea4:	d016      	beq.n	8000ed4 <HAL_ADC_PollForConversion+0x88>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d007      	beq.n	8000ebc <HAL_ADC_PollForConversion+0x70>
 8000eac:	f7ff fd98 	bl	80009e0 <HAL_GetTick>
 8000eb0:	0002      	movs	r2, r0
 8000eb2:	68bb      	ldr	r3, [r7, #8]
 8000eb4:	1ad3      	subs	r3, r2, r3
 8000eb6:	683a      	ldr	r2, [r7, #0]
 8000eb8:	429a      	cmp	r2, r3
 8000eba:	d20b      	bcs.n	8000ed4 <HAL_ADC_PollForConversion+0x88>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000ec0:	2204      	movs	r2, #4
 8000ec2:	431a      	orrs	r2, r3
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	2250      	movs	r2, #80	; 0x50
 8000ecc:	2100      	movs	r1, #0
 8000ece:	5499      	strb	r1, [r3, r2]
        
        return HAL_TIMEOUT;
 8000ed0:	2303      	movs	r3, #3
 8000ed2:	e04b      	b.n	8000f6c <HAL_ADC_PollForConversion+0x120>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	68fa      	ldr	r2, [r7, #12]
 8000edc:	4013      	ands	r3, r2
 8000ede:	d0df      	beq.n	8000ea0 <HAL_ADC_PollForConversion+0x54>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000ee4:	2280      	movs	r2, #128	; 0x80
 8000ee6:	0092      	lsls	r2, r2, #2
 8000ee8:	431a      	orrs	r2, r3
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	68da      	ldr	r2, [r3, #12]
 8000ef4:	23c0      	movs	r3, #192	; 0xc0
 8000ef6:	011b      	lsls	r3, r3, #4
 8000ef8:	4013      	ands	r3, r2
 8000efa:	d12e      	bne.n	8000f5a <HAL_ADC_PollForConversion+0x10e>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	2220      	movs	r2, #32
 8000f00:	5c9b      	ldrb	r3, [r3, r2]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d129      	bne.n	8000f5a <HAL_ADC_PollForConversion+0x10e>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	2208      	movs	r2, #8
 8000f0e:	4013      	ands	r3, r2
 8000f10:	2b08      	cmp	r3, #8
 8000f12:	d122      	bne.n	8000f5a <HAL_ADC_PollForConversion+0x10e>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	689b      	ldr	r3, [r3, #8]
 8000f1a:	2204      	movs	r2, #4
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	d110      	bne.n	8000f42 <HAL_ADC_PollForConversion+0xf6>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	685a      	ldr	r2, [r3, #4]
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	210c      	movs	r1, #12
 8000f2c:	438a      	bics	r2, r1
 8000f2e:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000f34:	4a0f      	ldr	r2, [pc, #60]	; (8000f74 <HAL_ADC_PollForConversion+0x128>)
 8000f36:	4013      	ands	r3, r2
 8000f38:	2201      	movs	r2, #1
 8000f3a:	431a      	orrs	r2, r3
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	655a      	str	r2, [r3, #84]	; 0x54
 8000f40:	e00b      	b.n	8000f5a <HAL_ADC_PollForConversion+0x10e>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000f46:	2220      	movs	r2, #32
 8000f48:	431a      	orrs	r2, r3
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f52:	2201      	movs	r2, #1
 8000f54:	431a      	orrs	r2, r3
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	659a      	str	r2, [r3, #88]	; 0x58
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	699b      	ldr	r3, [r3, #24]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d103      	bne.n	8000f6a <HAL_ADC_PollForConversion+0x11e>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	220c      	movs	r2, #12
 8000f68:	601a      	str	r2, [r3, #0]
  }
  
  /* Return function status */
  return HAL_OK;
 8000f6a:	2300      	movs	r3, #0
}
 8000f6c:	0018      	movs	r0, r3
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	b004      	add	sp, #16
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	fffffefe 	.word	0xfffffefe

08000f78 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8000f86:	0018      	movs	r0, r3
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	b002      	add	sp, #8
 8000f8c:	bd80      	pop	{r7, pc}
	...

08000f90 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	2204      	movs	r2, #4
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	2b04      	cmp	r3, #4
 8000fa4:	d106      	bne.n	8000fb4 <HAL_ADC_IRQHandler+0x24>
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	2204      	movs	r2, #4
 8000fae:	4013      	ands	r3, r2
 8000fb0:	2b04      	cmp	r3, #4
 8000fb2:	d00d      	beq.n	8000fd0 <HAL_ADC_IRQHandler+0x40>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	2208      	movs	r2, #8
 8000fbc:	4013      	ands	r3, r2
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8000fbe:	2b08      	cmp	r3, #8
 8000fc0:	d154      	bne.n	800106c <HAL_ADC_IRQHandler+0xdc>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	2208      	movs	r2, #8
 8000fca:	4013      	ands	r3, r2
 8000fcc:	2b08      	cmp	r3, #8
 8000fce:	d14d      	bne.n	800106c <HAL_ADC_IRQHandler+0xdc>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000fd4:	2210      	movs	r2, #16
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	d106      	bne.n	8000fe8 <HAL_ADC_IRQHandler+0x58>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000fde:	2280      	movs	r2, #128	; 0x80
 8000fe0:	0092      	lsls	r2, r2, #2
 8000fe2:	431a      	orrs	r2, r3
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	655a      	str	r2, [r3, #84]	; 0x54
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	68da      	ldr	r2, [r3, #12]
 8000fee:	23c0      	movs	r3, #192	; 0xc0
 8000ff0:	011b      	lsls	r3, r3, #4
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	d12e      	bne.n	8001054 <HAL_ADC_IRQHandler+0xc4>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	2220      	movs	r2, #32
 8000ffa:	5c9b      	ldrb	r3, [r3, r2]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d129      	bne.n	8001054 <HAL_ADC_IRQHandler+0xc4>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	2208      	movs	r2, #8
 8001008:	4013      	ands	r3, r2
 800100a:	2b08      	cmp	r3, #8
 800100c:	d122      	bne.n	8001054 <HAL_ADC_IRQHandler+0xc4>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	689b      	ldr	r3, [r3, #8]
 8001014:	2204      	movs	r2, #4
 8001016:	4013      	ands	r3, r2
 8001018:	d110      	bne.n	800103c <HAL_ADC_IRQHandler+0xac>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	685a      	ldr	r2, [r3, #4]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	210c      	movs	r1, #12
 8001026:	438a      	bics	r2, r1
 8001028:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800102e:	4a35      	ldr	r2, [pc, #212]	; (8001104 <HAL_ADC_IRQHandler+0x174>)
 8001030:	4013      	ands	r3, r2
 8001032:	2201      	movs	r2, #1
 8001034:	431a      	orrs	r2, r3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	655a      	str	r2, [r3, #84]	; 0x54
 800103a:	e00b      	b.n	8001054 <HAL_ADC_IRQHandler+0xc4>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001040:	2220      	movs	r2, #32
 8001042:	431a      	orrs	r2, r3
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	655a      	str	r2, [r3, #84]	; 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800104c:	2201      	movs	r2, #1
 800104e:	431a      	orrs	r2, r3
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	659a      	str	r2, [r3, #88]	; 0x58
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	0018      	movs	r0, r3
 8001058:	f000 f856 	bl	8001108 <HAL_ADC_ConvCpltCallback>
    /* Note: Management of low power auto-wait enabled: flags must be cleared */
    /*       by user when fetching ADC conversion data.                       */
    /*       This case is managed in IRQ handler, but this low-power mode     */
    /*       should not be used with programming model IT or DMA.             */
    /*       Refer to comment of parameter "LowPowerAutoWait".                */
    if (hadc->Init.LowPowerAutoWait != ENABLE)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	699b      	ldr	r3, [r3, #24]
 8001060:	2b01      	cmp	r3, #1
 8001062:	d003      	beq.n	800106c <HAL_ADC_IRQHandler+0xdc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	220c      	movs	r2, #12
 800106a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	2280      	movs	r2, #128	; 0x80
 8001074:	4013      	ands	r3, r2
 8001076:	2b80      	cmp	r3, #128	; 0x80
 8001078:	d115      	bne.n	80010a6 <HAL_ADC_IRQHandler+0x116>
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	2280      	movs	r2, #128	; 0x80
 8001082:	4013      	ands	r3, r2
 8001084:	2b80      	cmp	r3, #128	; 0x80
 8001086:	d10e      	bne.n	80010a6 <HAL_ADC_IRQHandler+0x116>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800108c:	2280      	movs	r2, #128	; 0x80
 800108e:	0252      	lsls	r2, r2, #9
 8001090:	431a      	orrs	r2, r3
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	655a      	str	r2, [r3, #84]	; 0x54
    
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	0018      	movs	r0, r3
 800109a:	f000 f83d 	bl	8001118 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear ADC Analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	2280      	movs	r2, #128	; 0x80
 80010a4:	601a      	str	r2, [r3, #0]
   
  }
  
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	2210      	movs	r2, #16
 80010ae:	4013      	ands	r3, r2
 80010b0:	2b10      	cmp	r3, #16
 80010b2:	d123      	bne.n	80010fc <HAL_ADC_IRQHandler+0x16c>
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	2210      	movs	r2, #16
 80010bc:	4013      	ands	r3, r2
 80010be:	2b10      	cmp	r3, #16
 80010c0:	d11c      	bne.n	80010fc <HAL_ADC_IRQHandler+0x16c>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d006      	beq.n	80010d8 <HAL_ADC_IRQHandler+0x148>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	68db      	ldr	r3, [r3, #12]
 80010d0:	2201      	movs	r2, #1
 80010d2:	4013      	ands	r3, r2
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 80010d4:	2b01      	cmp	r3, #1
 80010d6:	d10d      	bne.n	80010f4 <HAL_ADC_IRQHandler+0x164>
    {
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010dc:	2202      	movs	r2, #2
 80010de:	431a      	orrs	r2, r3
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	2210      	movs	r2, #16
 80010ea:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	0018      	movs	r0, r3
 80010f0:	f000 f81a 	bl	8001128 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	2210      	movs	r2, #16
 80010fa:	601a      	str	r2, [r3, #0]
  }
  
}
 80010fc:	46c0      	nop			; (mov r8, r8)
 80010fe:	46bd      	mov	sp, r7
 8001100:	b002      	add	sp, #8
 8001102:	bd80      	pop	{r7, pc}
 8001104:	fffffefe 	.word	0xfffffefe

08001108 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001110:	46c0      	nop			; (mov r8, r8)
 8001112:	46bd      	mov	sp, r7
 8001114:	b002      	add	sp, #8
 8001116:	bd80      	pop	{r7, pc}

08001118 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001120:	46c0      	nop			; (mov r8, r8)
 8001122:	46bd      	mov	sp, r7
 8001124:	b002      	add	sp, #8
 8001126:	bd80      	pop	{r7, pc}

08001128 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001130:	46c0      	nop			; (mov r8, r8)
 8001132:	46bd      	mov	sp, r7
 8001134:	b002      	add	sp, #8
 8001136:	bd80      	pop	{r7, pc}

08001138 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	2250      	movs	r2, #80	; 0x50
 8001146:	5c9b      	ldrb	r3, [r3, r2]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d101      	bne.n	8001150 <HAL_ADC_ConfigChannel+0x18>
 800114c:	2302      	movs	r3, #2
 800114e:	e06c      	b.n	800122a <HAL_ADC_ConfigChannel+0xf2>
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	2250      	movs	r2, #80	; 0x50
 8001154:	2101      	movs	r1, #1
 8001156:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	689b      	ldr	r3, [r3, #8]
 800115e:	2204      	movs	r2, #4
 8001160:	4013      	ands	r3, r2
 8001162:	d00b      	beq.n	800117c <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001168:	2220      	movs	r2, #32
 800116a:	431a      	orrs	r2, r3
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2250      	movs	r2, #80	; 0x50
 8001174:	2100      	movs	r1, #0
 8001176:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001178:	2301      	movs	r3, #1
 800117a:	e056      	b.n	800122a <HAL_ADC_ConfigChannel+0xf2>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	4a2c      	ldr	r2, [pc, #176]	; (8001234 <HAL_ADC_ConfigChannel+0xfc>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d028      	beq.n	80011d8 <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	035b      	lsls	r3, r3, #13
 8001192:	0b5a      	lsrs	r2, r3, #13
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	430a      	orrs	r2, r1
 800119a:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	681a      	ldr	r2, [r3, #0]
 80011a0:	2380      	movs	r3, #128	; 0x80
 80011a2:	02db      	lsls	r3, r3, #11
 80011a4:	4013      	ands	r3, r2
 80011a6:	d009      	beq.n	80011bc <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 80011a8:	4b23      	ldr	r3, [pc, #140]	; (8001238 <HAL_ADC_ConfigChannel+0x100>)
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	4b22      	ldr	r3, [pc, #136]	; (8001238 <HAL_ADC_ConfigChannel+0x100>)
 80011ae:	2180      	movs	r1, #128	; 0x80
 80011b0:	0409      	lsls	r1, r1, #16
 80011b2:	430a      	orrs	r2, r1
 80011b4:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80011b6:	200a      	movs	r0, #10
 80011b8:	f000 f94a 	bl	8001450 <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	2380      	movs	r3, #128	; 0x80
 80011c2:	029b      	lsls	r3, r3, #10
 80011c4:	4013      	ands	r3, r2
 80011c6:	d02b      	beq.n	8001220 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 80011c8:	4b1b      	ldr	r3, [pc, #108]	; (8001238 <HAL_ADC_ConfigChannel+0x100>)
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	4b1a      	ldr	r3, [pc, #104]	; (8001238 <HAL_ADC_ConfigChannel+0x100>)
 80011ce:	2180      	movs	r1, #128	; 0x80
 80011d0:	03c9      	lsls	r1, r1, #15
 80011d2:	430a      	orrs	r2, r1
 80011d4:	601a      	str	r2, [r3, #0]
 80011d6:	e023      	b.n	8001220 <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	035b      	lsls	r3, r3, #13
 80011e4:	0b5b      	lsrs	r3, r3, #13
 80011e6:	43d9      	mvns	r1, r3
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	400a      	ands	r2, r1
 80011ee:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	2380      	movs	r3, #128	; 0x80
 80011f6:	02db      	lsls	r3, r3, #11
 80011f8:	4013      	ands	r3, r2
 80011fa:	d005      	beq.n	8001208 <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 80011fc:	4b0e      	ldr	r3, [pc, #56]	; (8001238 <HAL_ADC_ConfigChannel+0x100>)
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	4b0d      	ldr	r3, [pc, #52]	; (8001238 <HAL_ADC_ConfigChannel+0x100>)
 8001202:	490e      	ldr	r1, [pc, #56]	; (800123c <HAL_ADC_ConfigChannel+0x104>)
 8001204:	400a      	ands	r2, r1
 8001206:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	2380      	movs	r3, #128	; 0x80
 800120e:	029b      	lsls	r3, r3, #10
 8001210:	4013      	ands	r3, r2
 8001212:	d005      	beq.n	8001220 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8001214:	4b08      	ldr	r3, [pc, #32]	; (8001238 <HAL_ADC_ConfigChannel+0x100>)
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	4b07      	ldr	r3, [pc, #28]	; (8001238 <HAL_ADC_ConfigChannel+0x100>)
 800121a:	4909      	ldr	r1, [pc, #36]	; (8001240 <HAL_ADC_ConfigChannel+0x108>)
 800121c:	400a      	ands	r2, r1
 800121e:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2250      	movs	r2, #80	; 0x50
 8001224:	2100      	movs	r1, #0
 8001226:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 8001228:	2300      	movs	r3, #0
}
 800122a:	0018      	movs	r0, r3
 800122c:	46bd      	mov	sp, r7
 800122e:	b002      	add	sp, #8
 8001230:	bd80      	pop	{r7, pc}
 8001232:	46c0      	nop			; (mov r8, r8)
 8001234:	00001001 	.word	0x00001001
 8001238:	40012708 	.word	0x40012708
 800123c:	ff7fffff 	.word	0xff7fffff
 8001240:	ffbfffff 	.word	0xffbfffff

08001244 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800124c:	2300      	movs	r3, #0
 800124e:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	689b      	ldr	r3, [r3, #8]
 8001256:	2203      	movs	r2, #3
 8001258:	4013      	ands	r3, r2
 800125a:	2b01      	cmp	r3, #1
 800125c:	d108      	bne.n	8001270 <ADC_Enable+0x2c>
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	2201      	movs	r2, #1
 8001266:	4013      	ands	r3, r2
 8001268:	2b01      	cmp	r3, #1
 800126a:	d101      	bne.n	8001270 <ADC_Enable+0x2c>
 800126c:	2301      	movs	r3, #1
 800126e:	e000      	b.n	8001272 <ADC_Enable+0x2e>
 8001270:	2300      	movs	r3, #0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d13f      	bne.n	80012f6 <ADC_Enable+0xb2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	689b      	ldr	r3, [r3, #8]
 800127c:	4a20      	ldr	r2, [pc, #128]	; (8001300 <ADC_Enable+0xbc>)
 800127e:	4013      	ands	r3, r2
 8001280:	d00d      	beq.n	800129e <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001286:	2210      	movs	r2, #16
 8001288:	431a      	orrs	r2, r3
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001292:	2201      	movs	r2, #1
 8001294:	431a      	orrs	r2, r3
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	659a      	str	r2, [r3, #88]	; 0x58
      
      return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e02c      	b.n	80012f8 <ADC_Enable+0xb4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	689a      	ldr	r2, [r3, #8]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	2101      	movs	r1, #1
 80012aa:	430a      	orrs	r2, r1
 80012ac:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 80012ae:	2001      	movs	r0, #1
 80012b0:	f000 f8ce 	bl	8001450 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 80012b4:	f7ff fb94 	bl	80009e0 <HAL_GetTick>
 80012b8:	0003      	movs	r3, r0
 80012ba:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80012bc:	e014      	b.n	80012e8 <ADC_Enable+0xa4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80012be:	f7ff fb8f 	bl	80009e0 <HAL_GetTick>
 80012c2:	0002      	movs	r2, r0
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	1ad3      	subs	r3, r2, r3
 80012c8:	2b0a      	cmp	r3, #10
 80012ca:	d90d      	bls.n	80012e8 <ADC_Enable+0xa4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012d0:	2210      	movs	r2, #16
 80012d2:	431a      	orrs	r2, r3
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012dc:	2201      	movs	r2, #1
 80012de:	431a      	orrs	r2, r3
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 80012e4:	2301      	movs	r3, #1
 80012e6:	e007      	b.n	80012f8 <ADC_Enable+0xb4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	2201      	movs	r2, #1
 80012f0:	4013      	ands	r3, r2
 80012f2:	2b01      	cmp	r3, #1
 80012f4:	d1e3      	bne.n	80012be <ADC_Enable+0x7a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80012f6:	2300      	movs	r3, #0
}
 80012f8:	0018      	movs	r0, r3
 80012fa:	46bd      	mov	sp, r7
 80012fc:	b004      	add	sp, #16
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	80000017 	.word	0x80000017

08001304 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800130c:	2300      	movs	r3, #0
 800130e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	689b      	ldr	r3, [r3, #8]
 8001316:	2203      	movs	r2, #3
 8001318:	4013      	ands	r3, r2
 800131a:	2b01      	cmp	r3, #1
 800131c:	d108      	bne.n	8001330 <ADC_Disable+0x2c>
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	2201      	movs	r2, #1
 8001326:	4013      	ands	r3, r2
 8001328:	2b01      	cmp	r3, #1
 800132a:	d101      	bne.n	8001330 <ADC_Disable+0x2c>
 800132c:	2301      	movs	r3, #1
 800132e:	e000      	b.n	8001332 <ADC_Disable+0x2e>
 8001330:	2300      	movs	r3, #0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d041      	beq.n	80013ba <ADC_Disable+0xb6>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	689b      	ldr	r3, [r3, #8]
 800133c:	2205      	movs	r2, #5
 800133e:	4013      	ands	r3, r2
 8001340:	2b01      	cmp	r3, #1
 8001342:	d110      	bne.n	8001366 <ADC_Disable+0x62>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	689a      	ldr	r2, [r3, #8]
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	2102      	movs	r1, #2
 8001350:	430a      	orrs	r2, r1
 8001352:	609a      	str	r2, [r3, #8]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	2203      	movs	r2, #3
 800135a:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800135c:	f7ff fb40 	bl	80009e0 <HAL_GetTick>
 8001360:	0003      	movs	r3, r0
 8001362:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001364:	e022      	b.n	80013ac <ADC_Disable+0xa8>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800136a:	2210      	movs	r2, #16
 800136c:	431a      	orrs	r2, r3
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001376:	2201      	movs	r2, #1
 8001378:	431a      	orrs	r2, r3
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 800137e:	2301      	movs	r3, #1
 8001380:	e01c      	b.n	80013bc <ADC_Disable+0xb8>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001382:	f7ff fb2d 	bl	80009e0 <HAL_GetTick>
 8001386:	0002      	movs	r2, r0
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	1ad3      	subs	r3, r2, r3
 800138c:	2b0a      	cmp	r3, #10
 800138e:	d90d      	bls.n	80013ac <ADC_Disable+0xa8>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001394:	2210      	movs	r2, #16
 8001396:	431a      	orrs	r2, r3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013a0:	2201      	movs	r2, #1
 80013a2:	431a      	orrs	r2, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 80013a8:	2301      	movs	r3, #1
 80013aa:	e007      	b.n	80013bc <ADC_Disable+0xb8>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	2201      	movs	r2, #1
 80013b4:	4013      	ands	r3, r2
 80013b6:	2b01      	cmp	r3, #1
 80013b8:	d0e3      	beq.n	8001382 <ADC_Disable+0x7e>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80013ba:	2300      	movs	r3, #0
}
 80013bc:	0018      	movs	r0, r3
 80013be:	46bd      	mov	sp, r7
 80013c0:	b004      	add	sp, #16
 80013c2:	bd80      	pop	{r7, pc}

080013c4 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b084      	sub	sp, #16
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80013cc:	2300      	movs	r3, #0
 80013ce:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	689b      	ldr	r3, [r3, #8]
 80013d6:	2204      	movs	r2, #4
 80013d8:	4013      	ands	r3, r2
 80013da:	d034      	beq.n	8001446 <ADC_ConversionStop+0x82>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	2204      	movs	r2, #4
 80013e4:	4013      	ands	r3, r2
 80013e6:	2b04      	cmp	r3, #4
 80013e8:	d10d      	bne.n	8001406 <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	689b      	ldr	r3, [r3, #8]
 80013f0:	2202      	movs	r2, #2
 80013f2:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80013f4:	d107      	bne.n	8001406 <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	689a      	ldr	r2, [r3, #8]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2110      	movs	r1, #16
 8001402:	430a      	orrs	r2, r1
 8001404:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001406:	f7ff faeb 	bl	80009e0 <HAL_GetTick>
 800140a:	0003      	movs	r3, r0
 800140c:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 800140e:	e014      	b.n	800143a <ADC_ConversionStop+0x76>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001410:	f7ff fae6 	bl	80009e0 <HAL_GetTick>
 8001414:	0002      	movs	r2, r0
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	1ad3      	subs	r3, r2, r3
 800141a:	2b0a      	cmp	r3, #10
 800141c:	d90d      	bls.n	800143a <ADC_ConversionStop+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001422:	2210      	movs	r2, #16
 8001424:	431a      	orrs	r2, r3
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	655a      	str	r2, [r3, #84]	; 0x54
      
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800142e:	2201      	movs	r2, #1
 8001430:	431a      	orrs	r2, r3
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 8001436:	2301      	movs	r3, #1
 8001438:	e006      	b.n	8001448 <ADC_ConversionStop+0x84>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	2204      	movs	r2, #4
 8001442:	4013      	ands	r3, r2
 8001444:	d1e4      	bne.n	8001410 <ADC_ConversionStop+0x4c>
    }
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001446:	2300      	movs	r3, #0
}
 8001448:	0018      	movs	r0, r3
 800144a:	46bd      	mov	sp, r7
 800144c:	b004      	add	sp, #16
 800144e:	bd80      	pop	{r7, pc}

08001450 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8001458:	4b0b      	ldr	r3, [pc, #44]	; (8001488 <ADC_DelayMicroSecond+0x38>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	490b      	ldr	r1, [pc, #44]	; (800148c <ADC_DelayMicroSecond+0x3c>)
 800145e:	0018      	movs	r0, r3
 8001460:	f7fe fe52 	bl	8000108 <__udivsi3>
 8001464:	0003      	movs	r3, r0
 8001466:	001a      	movs	r2, r3
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	4353      	muls	r3, r2
 800146c:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 800146e:	e002      	b.n	8001476 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	3b01      	subs	r3, #1
 8001474:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d1f9      	bne.n	8001470 <ADC_DelayMicroSecond+0x20>
  } 
}
 800147c:	46c0      	nop			; (mov r8, r8)
 800147e:	46c0      	nop			; (mov r8, r8)
 8001480:	46bd      	mov	sp, r7
 8001482:	b004      	add	sp, #16
 8001484:	bd80      	pop	{r7, pc}
 8001486:	46c0      	nop			; (mov r8, r8)
 8001488:	20000000 	.word	0x20000000
 800148c:	000f4240 	.word	0x000f4240

08001490 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	0002      	movs	r2, r0
 8001498:	1dfb      	adds	r3, r7, #7
 800149a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800149c:	1dfb      	adds	r3, r7, #7
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	2b7f      	cmp	r3, #127	; 0x7f
 80014a2:	d809      	bhi.n	80014b8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014a4:	1dfb      	adds	r3, r7, #7
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	001a      	movs	r2, r3
 80014aa:	231f      	movs	r3, #31
 80014ac:	401a      	ands	r2, r3
 80014ae:	4b04      	ldr	r3, [pc, #16]	; (80014c0 <__NVIC_EnableIRQ+0x30>)
 80014b0:	2101      	movs	r1, #1
 80014b2:	4091      	lsls	r1, r2
 80014b4:	000a      	movs	r2, r1
 80014b6:	601a      	str	r2, [r3, #0]
  }
}
 80014b8:	46c0      	nop			; (mov r8, r8)
 80014ba:	46bd      	mov	sp, r7
 80014bc:	b002      	add	sp, #8
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	e000e100 	.word	0xe000e100

080014c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014c4:	b590      	push	{r4, r7, lr}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	0002      	movs	r2, r0
 80014cc:	6039      	str	r1, [r7, #0]
 80014ce:	1dfb      	adds	r3, r7, #7
 80014d0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80014d2:	1dfb      	adds	r3, r7, #7
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	2b7f      	cmp	r3, #127	; 0x7f
 80014d8:	d828      	bhi.n	800152c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014da:	4a2f      	ldr	r2, [pc, #188]	; (8001598 <__NVIC_SetPriority+0xd4>)
 80014dc:	1dfb      	adds	r3, r7, #7
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	b25b      	sxtb	r3, r3
 80014e2:	089b      	lsrs	r3, r3, #2
 80014e4:	33c0      	adds	r3, #192	; 0xc0
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	589b      	ldr	r3, [r3, r2]
 80014ea:	1dfa      	adds	r2, r7, #7
 80014ec:	7812      	ldrb	r2, [r2, #0]
 80014ee:	0011      	movs	r1, r2
 80014f0:	2203      	movs	r2, #3
 80014f2:	400a      	ands	r2, r1
 80014f4:	00d2      	lsls	r2, r2, #3
 80014f6:	21ff      	movs	r1, #255	; 0xff
 80014f8:	4091      	lsls	r1, r2
 80014fa:	000a      	movs	r2, r1
 80014fc:	43d2      	mvns	r2, r2
 80014fe:	401a      	ands	r2, r3
 8001500:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	019b      	lsls	r3, r3, #6
 8001506:	22ff      	movs	r2, #255	; 0xff
 8001508:	401a      	ands	r2, r3
 800150a:	1dfb      	adds	r3, r7, #7
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	0018      	movs	r0, r3
 8001510:	2303      	movs	r3, #3
 8001512:	4003      	ands	r3, r0
 8001514:	00db      	lsls	r3, r3, #3
 8001516:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001518:	481f      	ldr	r0, [pc, #124]	; (8001598 <__NVIC_SetPriority+0xd4>)
 800151a:	1dfb      	adds	r3, r7, #7
 800151c:	781b      	ldrb	r3, [r3, #0]
 800151e:	b25b      	sxtb	r3, r3
 8001520:	089b      	lsrs	r3, r3, #2
 8001522:	430a      	orrs	r2, r1
 8001524:	33c0      	adds	r3, #192	; 0xc0
 8001526:	009b      	lsls	r3, r3, #2
 8001528:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800152a:	e031      	b.n	8001590 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800152c:	4a1b      	ldr	r2, [pc, #108]	; (800159c <__NVIC_SetPriority+0xd8>)
 800152e:	1dfb      	adds	r3, r7, #7
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	0019      	movs	r1, r3
 8001534:	230f      	movs	r3, #15
 8001536:	400b      	ands	r3, r1
 8001538:	3b08      	subs	r3, #8
 800153a:	089b      	lsrs	r3, r3, #2
 800153c:	3306      	adds	r3, #6
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	18d3      	adds	r3, r2, r3
 8001542:	3304      	adds	r3, #4
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	1dfa      	adds	r2, r7, #7
 8001548:	7812      	ldrb	r2, [r2, #0]
 800154a:	0011      	movs	r1, r2
 800154c:	2203      	movs	r2, #3
 800154e:	400a      	ands	r2, r1
 8001550:	00d2      	lsls	r2, r2, #3
 8001552:	21ff      	movs	r1, #255	; 0xff
 8001554:	4091      	lsls	r1, r2
 8001556:	000a      	movs	r2, r1
 8001558:	43d2      	mvns	r2, r2
 800155a:	401a      	ands	r2, r3
 800155c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	019b      	lsls	r3, r3, #6
 8001562:	22ff      	movs	r2, #255	; 0xff
 8001564:	401a      	ands	r2, r3
 8001566:	1dfb      	adds	r3, r7, #7
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	0018      	movs	r0, r3
 800156c:	2303      	movs	r3, #3
 800156e:	4003      	ands	r3, r0
 8001570:	00db      	lsls	r3, r3, #3
 8001572:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001574:	4809      	ldr	r0, [pc, #36]	; (800159c <__NVIC_SetPriority+0xd8>)
 8001576:	1dfb      	adds	r3, r7, #7
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	001c      	movs	r4, r3
 800157c:	230f      	movs	r3, #15
 800157e:	4023      	ands	r3, r4
 8001580:	3b08      	subs	r3, #8
 8001582:	089b      	lsrs	r3, r3, #2
 8001584:	430a      	orrs	r2, r1
 8001586:	3306      	adds	r3, #6
 8001588:	009b      	lsls	r3, r3, #2
 800158a:	18c3      	adds	r3, r0, r3
 800158c:	3304      	adds	r3, #4
 800158e:	601a      	str	r2, [r3, #0]
}
 8001590:	46c0      	nop			; (mov r8, r8)
 8001592:	46bd      	mov	sp, r7
 8001594:	b003      	add	sp, #12
 8001596:	bd90      	pop	{r4, r7, pc}
 8001598:	e000e100 	.word	0xe000e100
 800159c:	e000ed00 	.word	0xe000ed00

080015a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	1e5a      	subs	r2, r3, #1
 80015ac:	2380      	movs	r3, #128	; 0x80
 80015ae:	045b      	lsls	r3, r3, #17
 80015b0:	429a      	cmp	r2, r3
 80015b2:	d301      	bcc.n	80015b8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015b4:	2301      	movs	r3, #1
 80015b6:	e010      	b.n	80015da <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015b8:	4b0a      	ldr	r3, [pc, #40]	; (80015e4 <SysTick_Config+0x44>)
 80015ba:	687a      	ldr	r2, [r7, #4]
 80015bc:	3a01      	subs	r2, #1
 80015be:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015c0:	2301      	movs	r3, #1
 80015c2:	425b      	negs	r3, r3
 80015c4:	2103      	movs	r1, #3
 80015c6:	0018      	movs	r0, r3
 80015c8:	f7ff ff7c 	bl	80014c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015cc:	4b05      	ldr	r3, [pc, #20]	; (80015e4 <SysTick_Config+0x44>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015d2:	4b04      	ldr	r3, [pc, #16]	; (80015e4 <SysTick_Config+0x44>)
 80015d4:	2207      	movs	r2, #7
 80015d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015d8:	2300      	movs	r3, #0
}
 80015da:	0018      	movs	r0, r3
 80015dc:	46bd      	mov	sp, r7
 80015de:	b002      	add	sp, #8
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	46c0      	nop			; (mov r8, r8)
 80015e4:	e000e010 	.word	0xe000e010

080015e8 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	60b9      	str	r1, [r7, #8]
 80015f0:	607a      	str	r2, [r7, #4]
 80015f2:	210f      	movs	r1, #15
 80015f4:	187b      	adds	r3, r7, r1
 80015f6:	1c02      	adds	r2, r0, #0
 80015f8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80015fa:	68ba      	ldr	r2, [r7, #8]
 80015fc:	187b      	adds	r3, r7, r1
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	b25b      	sxtb	r3, r3
 8001602:	0011      	movs	r1, r2
 8001604:	0018      	movs	r0, r3
 8001606:	f7ff ff5d 	bl	80014c4 <__NVIC_SetPriority>
}
 800160a:	46c0      	nop			; (mov r8, r8)
 800160c:	46bd      	mov	sp, r7
 800160e:	b004      	add	sp, #16
 8001610:	bd80      	pop	{r7, pc}

08001612 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001612:	b580      	push	{r7, lr}
 8001614:	b082      	sub	sp, #8
 8001616:	af00      	add	r7, sp, #0
 8001618:	0002      	movs	r2, r0
 800161a:	1dfb      	adds	r3, r7, #7
 800161c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800161e:	1dfb      	adds	r3, r7, #7
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	b25b      	sxtb	r3, r3
 8001624:	0018      	movs	r0, r3
 8001626:	f7ff ff33 	bl	8001490 <__NVIC_EnableIRQ>
}
 800162a:	46c0      	nop			; (mov r8, r8)
 800162c:	46bd      	mov	sp, r7
 800162e:	b002      	add	sp, #8
 8001630:	bd80      	pop	{r7, pc}

08001632 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001632:	b580      	push	{r7, lr}
 8001634:	b082      	sub	sp, #8
 8001636:	af00      	add	r7, sp, #0
 8001638:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	0018      	movs	r0, r3
 800163e:	f7ff ffaf 	bl	80015a0 <SysTick_Config>
 8001642:	0003      	movs	r3, r0
}
 8001644:	0018      	movs	r0, r3
 8001646:	46bd      	mov	sp, r7
 8001648:	b002      	add	sp, #8
 800164a:	bd80      	pop	{r7, pc}

0800164c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d101      	bne.n	800165e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800165a:	2301      	movs	r3, #1
 800165c:	e061      	b.n	8001722 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a32      	ldr	r2, [pc, #200]	; (800172c <HAL_DMA_Init+0xe0>)
 8001664:	4694      	mov	ip, r2
 8001666:	4463      	add	r3, ip
 8001668:	2114      	movs	r1, #20
 800166a:	0018      	movs	r0, r3
 800166c:	f7fe fd4c 	bl	8000108 <__udivsi3>
 8001670:	0003      	movs	r3, r0
 8001672:	009a      	lsls	r2, r3, #2
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	4a2d      	ldr	r2, [pc, #180]	; (8001730 <HAL_DMA_Init+0xe4>)
 800167c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2225      	movs	r2, #37	; 0x25
 8001682:	2102      	movs	r1, #2
 8001684:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	4a28      	ldr	r2, [pc, #160]	; (8001734 <HAL_DMA_Init+0xe8>)
 8001692:	4013      	ands	r3, r2
 8001694:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800169e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	691b      	ldr	r3, [r3, #16]
 80016a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	699b      	ldr	r3, [r3, #24]
 80016b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6a1b      	ldr	r3, [r3, #32]
 80016bc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80016be:	68fa      	ldr	r2, [r7, #12]
 80016c0:	4313      	orrs	r3, r2
 80016c2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	68fa      	ldr	r2, [r7, #12]
 80016ca:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	689a      	ldr	r2, [r3, #8]
 80016d0:	2380      	movs	r3, #128	; 0x80
 80016d2:	01db      	lsls	r3, r3, #7
 80016d4:	429a      	cmp	r2, r3
 80016d6:	d018      	beq.n	800170a <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80016d8:	4b17      	ldr	r3, [pc, #92]	; (8001738 <HAL_DMA_Init+0xec>)
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016e0:	211c      	movs	r1, #28
 80016e2:	400b      	ands	r3, r1
 80016e4:	210f      	movs	r1, #15
 80016e6:	4099      	lsls	r1, r3
 80016e8:	000b      	movs	r3, r1
 80016ea:	43d9      	mvns	r1, r3
 80016ec:	4b12      	ldr	r3, [pc, #72]	; (8001738 <HAL_DMA_Init+0xec>)
 80016ee:	400a      	ands	r2, r1
 80016f0:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80016f2:	4b11      	ldr	r3, [pc, #68]	; (8001738 <HAL_DMA_Init+0xec>)
 80016f4:	6819      	ldr	r1, [r3, #0]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	685a      	ldr	r2, [r3, #4]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016fe:	201c      	movs	r0, #28
 8001700:	4003      	ands	r3, r0
 8001702:	409a      	lsls	r2, r3
 8001704:	4b0c      	ldr	r3, [pc, #48]	; (8001738 <HAL_DMA_Init+0xec>)
 8001706:	430a      	orrs	r2, r1
 8001708:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2200      	movs	r2, #0
 800170e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2225      	movs	r2, #37	; 0x25
 8001714:	2101      	movs	r1, #1
 8001716:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2224      	movs	r2, #36	; 0x24
 800171c:	2100      	movs	r1, #0
 800171e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001720:	2300      	movs	r3, #0
}
 8001722:	0018      	movs	r0, r3
 8001724:	46bd      	mov	sp, r7
 8001726:	b004      	add	sp, #16
 8001728:	bd80      	pop	{r7, pc}
 800172a:	46c0      	nop			; (mov r8, r8)
 800172c:	bffdfff8 	.word	0xbffdfff8
 8001730:	40020000 	.word	0x40020000
 8001734:	ffff800f 	.word	0xffff800f
 8001738:	400200a8 	.word	0x400200a8

0800173c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001758:	221c      	movs	r2, #28
 800175a:	4013      	ands	r3, r2
 800175c:	2204      	movs	r2, #4
 800175e:	409a      	lsls	r2, r3
 8001760:	0013      	movs	r3, r2
 8001762:	68fa      	ldr	r2, [r7, #12]
 8001764:	4013      	ands	r3, r2
 8001766:	d026      	beq.n	80017b6 <HAL_DMA_IRQHandler+0x7a>
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	2204      	movs	r2, #4
 800176c:	4013      	ands	r3, r2
 800176e:	d022      	beq.n	80017b6 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	2220      	movs	r2, #32
 8001778:	4013      	ands	r3, r2
 800177a:	d107      	bne.n	800178c <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	2104      	movs	r1, #4
 8001788:	438a      	bics	r2, r1
 800178a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001790:	221c      	movs	r2, #28
 8001792:	401a      	ands	r2, r3
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001798:	2104      	movs	r1, #4
 800179a:	4091      	lsls	r1, r2
 800179c:	000a      	movs	r2, r1
 800179e:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d100      	bne.n	80017aa <HAL_DMA_IRQHandler+0x6e>
 80017a8:	e071      	b.n	800188e <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ae:	687a      	ldr	r2, [r7, #4]
 80017b0:	0010      	movs	r0, r2
 80017b2:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 80017b4:	e06b      	b.n	800188e <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ba:	221c      	movs	r2, #28
 80017bc:	4013      	ands	r3, r2
 80017be:	2202      	movs	r2, #2
 80017c0:	409a      	lsls	r2, r3
 80017c2:	0013      	movs	r3, r2
 80017c4:	68fa      	ldr	r2, [r7, #12]
 80017c6:	4013      	ands	r3, r2
 80017c8:	d02d      	beq.n	8001826 <HAL_DMA_IRQHandler+0xea>
 80017ca:	68bb      	ldr	r3, [r7, #8]
 80017cc:	2202      	movs	r2, #2
 80017ce:	4013      	ands	r3, r2
 80017d0:	d029      	beq.n	8001826 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	2220      	movs	r2, #32
 80017da:	4013      	ands	r3, r2
 80017dc:	d10b      	bne.n	80017f6 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	210a      	movs	r1, #10
 80017ea:	438a      	bics	r2, r1
 80017ec:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2225      	movs	r2, #37	; 0x25
 80017f2:	2101      	movs	r1, #1
 80017f4:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017fa:	221c      	movs	r2, #28
 80017fc:	401a      	ands	r2, r3
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001802:	2102      	movs	r1, #2
 8001804:	4091      	lsls	r1, r2
 8001806:	000a      	movs	r2, r1
 8001808:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2224      	movs	r2, #36	; 0x24
 800180e:	2100      	movs	r1, #0
 8001810:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001816:	2b00      	cmp	r3, #0
 8001818:	d039      	beq.n	800188e <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800181e:	687a      	ldr	r2, [r7, #4]
 8001820:	0010      	movs	r0, r2
 8001822:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001824:	e033      	b.n	800188e <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800182a:	221c      	movs	r2, #28
 800182c:	4013      	ands	r3, r2
 800182e:	2208      	movs	r2, #8
 8001830:	409a      	lsls	r2, r3
 8001832:	0013      	movs	r3, r2
 8001834:	68fa      	ldr	r2, [r7, #12]
 8001836:	4013      	ands	r3, r2
 8001838:	d02a      	beq.n	8001890 <HAL_DMA_IRQHandler+0x154>
 800183a:	68bb      	ldr	r3, [r7, #8]
 800183c:	2208      	movs	r2, #8
 800183e:	4013      	ands	r3, r2
 8001840:	d026      	beq.n	8001890 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	210e      	movs	r1, #14
 800184e:	438a      	bics	r2, r1
 8001850:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001856:	221c      	movs	r2, #28
 8001858:	401a      	ands	r2, r3
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800185e:	2101      	movs	r1, #1
 8001860:	4091      	lsls	r1, r2
 8001862:	000a      	movs	r2, r1
 8001864:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2201      	movs	r2, #1
 800186a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2225      	movs	r2, #37	; 0x25
 8001870:	2101      	movs	r1, #1
 8001872:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2224      	movs	r2, #36	; 0x24
 8001878:	2100      	movs	r1, #0
 800187a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001880:	2b00      	cmp	r3, #0
 8001882:	d005      	beq.n	8001890 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001888:	687a      	ldr	r2, [r7, #4]
 800188a:	0010      	movs	r0, r2
 800188c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800188e:	46c0      	nop			; (mov r8, r8)
 8001890:	46c0      	nop			; (mov r8, r8)
}
 8001892:	46bd      	mov	sp, r7
 8001894:	b004      	add	sp, #16
 8001896:	bd80      	pop	{r7, pc}

08001898 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b086      	sub	sp, #24
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
 80018a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80018a2:	2300      	movs	r3, #0
 80018a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80018a6:	2300      	movs	r3, #0
 80018a8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80018aa:	2300      	movs	r3, #0
 80018ac:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80018ae:	e14f      	b.n	8001b50 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	2101      	movs	r1, #1
 80018b6:	697a      	ldr	r2, [r7, #20]
 80018b8:	4091      	lsls	r1, r2
 80018ba:	000a      	movs	r2, r1
 80018bc:	4013      	ands	r3, r2
 80018be:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d100      	bne.n	80018c8 <HAL_GPIO_Init+0x30>
 80018c6:	e140      	b.n	8001b4a <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	2b01      	cmp	r3, #1
 80018ce:	d00b      	beq.n	80018e8 <HAL_GPIO_Init+0x50>
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	2b02      	cmp	r3, #2
 80018d6:	d007      	beq.n	80018e8 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80018dc:	2b11      	cmp	r3, #17
 80018de:	d003      	beq.n	80018e8 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	2b12      	cmp	r3, #18
 80018e6:	d130      	bne.n	800194a <HAL_GPIO_Init+0xb2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	005b      	lsls	r3, r3, #1
 80018f2:	2203      	movs	r2, #3
 80018f4:	409a      	lsls	r2, r3
 80018f6:	0013      	movs	r3, r2
 80018f8:	43da      	mvns	r2, r3
 80018fa:	693b      	ldr	r3, [r7, #16]
 80018fc:	4013      	ands	r3, r2
 80018fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	68da      	ldr	r2, [r3, #12]
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	005b      	lsls	r3, r3, #1
 8001908:	409a      	lsls	r2, r3
 800190a:	0013      	movs	r3, r2
 800190c:	693a      	ldr	r2, [r7, #16]
 800190e:	4313      	orrs	r3, r2
 8001910:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	693a      	ldr	r2, [r7, #16]
 8001916:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800191e:	2201      	movs	r2, #1
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	409a      	lsls	r2, r3
 8001924:	0013      	movs	r3, r2
 8001926:	43da      	mvns	r2, r3
 8001928:	693b      	ldr	r3, [r7, #16]
 800192a:	4013      	ands	r3, r2
 800192c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	091b      	lsrs	r3, r3, #4
 8001934:	2201      	movs	r2, #1
 8001936:	401a      	ands	r2, r3
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	409a      	lsls	r2, r3
 800193c:	0013      	movs	r3, r2
 800193e:	693a      	ldr	r2, [r7, #16]
 8001940:	4313      	orrs	r3, r2
 8001942:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	693a      	ldr	r2, [r7, #16]
 8001948:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	68db      	ldr	r3, [r3, #12]
 800194e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	005b      	lsls	r3, r3, #1
 8001954:	2203      	movs	r2, #3
 8001956:	409a      	lsls	r2, r3
 8001958:	0013      	movs	r3, r2
 800195a:	43da      	mvns	r2, r3
 800195c:	693b      	ldr	r3, [r7, #16]
 800195e:	4013      	ands	r3, r2
 8001960:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	689a      	ldr	r2, [r3, #8]
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	005b      	lsls	r3, r3, #1
 800196a:	409a      	lsls	r2, r3
 800196c:	0013      	movs	r3, r2
 800196e:	693a      	ldr	r2, [r7, #16]
 8001970:	4313      	orrs	r3, r2
 8001972:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	693a      	ldr	r2, [r7, #16]
 8001978:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	2b02      	cmp	r3, #2
 8001980:	d003      	beq.n	800198a <HAL_GPIO_Init+0xf2>
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	2b12      	cmp	r3, #18
 8001988:	d123      	bne.n	80019d2 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	08da      	lsrs	r2, r3, #3
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	3208      	adds	r2, #8
 8001992:	0092      	lsls	r2, r2, #2
 8001994:	58d3      	ldr	r3, [r2, r3]
 8001996:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	2207      	movs	r2, #7
 800199c:	4013      	ands	r3, r2
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	220f      	movs	r2, #15
 80019a2:	409a      	lsls	r2, r3
 80019a4:	0013      	movs	r3, r2
 80019a6:	43da      	mvns	r2, r3
 80019a8:	693b      	ldr	r3, [r7, #16]
 80019aa:	4013      	ands	r3, r2
 80019ac:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	691a      	ldr	r2, [r3, #16]
 80019b2:	697b      	ldr	r3, [r7, #20]
 80019b4:	2107      	movs	r1, #7
 80019b6:	400b      	ands	r3, r1
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	409a      	lsls	r2, r3
 80019bc:	0013      	movs	r3, r2
 80019be:	693a      	ldr	r2, [r7, #16]
 80019c0:	4313      	orrs	r3, r2
 80019c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	08da      	lsrs	r2, r3, #3
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	3208      	adds	r2, #8
 80019cc:	0092      	lsls	r2, r2, #2
 80019ce:	6939      	ldr	r1, [r7, #16]
 80019d0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	005b      	lsls	r3, r3, #1
 80019dc:	2203      	movs	r2, #3
 80019de:	409a      	lsls	r2, r3
 80019e0:	0013      	movs	r3, r2
 80019e2:	43da      	mvns	r2, r3
 80019e4:	693b      	ldr	r3, [r7, #16]
 80019e6:	4013      	ands	r3, r2
 80019e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	2203      	movs	r2, #3
 80019f0:	401a      	ands	r2, r3
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	005b      	lsls	r3, r3, #1
 80019f6:	409a      	lsls	r2, r3
 80019f8:	0013      	movs	r3, r2
 80019fa:	693a      	ldr	r2, [r7, #16]
 80019fc:	4313      	orrs	r3, r2
 80019fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	693a      	ldr	r2, [r7, #16]
 8001a04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	685a      	ldr	r2, [r3, #4]
 8001a0a:	2380      	movs	r3, #128	; 0x80
 8001a0c:	055b      	lsls	r3, r3, #21
 8001a0e:	4013      	ands	r3, r2
 8001a10:	d100      	bne.n	8001a14 <HAL_GPIO_Init+0x17c>
 8001a12:	e09a      	b.n	8001b4a <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a14:	4b54      	ldr	r3, [pc, #336]	; (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001a16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a18:	4b53      	ldr	r3, [pc, #332]	; (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001a1a:	2101      	movs	r1, #1
 8001a1c:	430a      	orrs	r2, r1
 8001a1e:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a20:	4a52      	ldr	r2, [pc, #328]	; (8001b6c <HAL_GPIO_Init+0x2d4>)
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	089b      	lsrs	r3, r3, #2
 8001a26:	3302      	adds	r3, #2
 8001a28:	009b      	lsls	r3, r3, #2
 8001a2a:	589b      	ldr	r3, [r3, r2]
 8001a2c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	2203      	movs	r2, #3
 8001a32:	4013      	ands	r3, r2
 8001a34:	009b      	lsls	r3, r3, #2
 8001a36:	220f      	movs	r2, #15
 8001a38:	409a      	lsls	r2, r3
 8001a3a:	0013      	movs	r3, r2
 8001a3c:	43da      	mvns	r2, r3
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	4013      	ands	r3, r2
 8001a42:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001a44:	687a      	ldr	r2, [r7, #4]
 8001a46:	23a0      	movs	r3, #160	; 0xa0
 8001a48:	05db      	lsls	r3, r3, #23
 8001a4a:	429a      	cmp	r2, r3
 8001a4c:	d019      	beq.n	8001a82 <HAL_GPIO_Init+0x1ea>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4a47      	ldr	r2, [pc, #284]	; (8001b70 <HAL_GPIO_Init+0x2d8>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d013      	beq.n	8001a7e <HAL_GPIO_Init+0x1e6>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4a46      	ldr	r2, [pc, #280]	; (8001b74 <HAL_GPIO_Init+0x2dc>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d00d      	beq.n	8001a7a <HAL_GPIO_Init+0x1e2>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4a45      	ldr	r2, [pc, #276]	; (8001b78 <HAL_GPIO_Init+0x2e0>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d007      	beq.n	8001a76 <HAL_GPIO_Init+0x1de>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	4a44      	ldr	r2, [pc, #272]	; (8001b7c <HAL_GPIO_Init+0x2e4>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d101      	bne.n	8001a72 <HAL_GPIO_Init+0x1da>
 8001a6e:	2305      	movs	r3, #5
 8001a70:	e008      	b.n	8001a84 <HAL_GPIO_Init+0x1ec>
 8001a72:	2306      	movs	r3, #6
 8001a74:	e006      	b.n	8001a84 <HAL_GPIO_Init+0x1ec>
 8001a76:	2303      	movs	r3, #3
 8001a78:	e004      	b.n	8001a84 <HAL_GPIO_Init+0x1ec>
 8001a7a:	2302      	movs	r3, #2
 8001a7c:	e002      	b.n	8001a84 <HAL_GPIO_Init+0x1ec>
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e000      	b.n	8001a84 <HAL_GPIO_Init+0x1ec>
 8001a82:	2300      	movs	r3, #0
 8001a84:	697a      	ldr	r2, [r7, #20]
 8001a86:	2103      	movs	r1, #3
 8001a88:	400a      	ands	r2, r1
 8001a8a:	0092      	lsls	r2, r2, #2
 8001a8c:	4093      	lsls	r3, r2
 8001a8e:	693a      	ldr	r2, [r7, #16]
 8001a90:	4313      	orrs	r3, r2
 8001a92:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a94:	4935      	ldr	r1, [pc, #212]	; (8001b6c <HAL_GPIO_Init+0x2d4>)
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	089b      	lsrs	r3, r3, #2
 8001a9a:	3302      	adds	r3, #2
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	693a      	ldr	r2, [r7, #16]
 8001aa0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001aa2:	4b37      	ldr	r3, [pc, #220]	; (8001b80 <HAL_GPIO_Init+0x2e8>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	43da      	mvns	r2, r3
 8001aac:	693b      	ldr	r3, [r7, #16]
 8001aae:	4013      	ands	r3, r2
 8001ab0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	685a      	ldr	r2, [r3, #4]
 8001ab6:	2380      	movs	r3, #128	; 0x80
 8001ab8:	025b      	lsls	r3, r3, #9
 8001aba:	4013      	ands	r3, r2
 8001abc:	d003      	beq.n	8001ac6 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8001abe:	693a      	ldr	r2, [r7, #16]
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001ac6:	4b2e      	ldr	r3, [pc, #184]	; (8001b80 <HAL_GPIO_Init+0x2e8>)
 8001ac8:	693a      	ldr	r2, [r7, #16]
 8001aca:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001acc:	4b2c      	ldr	r3, [pc, #176]	; (8001b80 <HAL_GPIO_Init+0x2e8>)
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	43da      	mvns	r2, r3
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	4013      	ands	r3, r2
 8001ada:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	685a      	ldr	r2, [r3, #4]
 8001ae0:	2380      	movs	r3, #128	; 0x80
 8001ae2:	029b      	lsls	r3, r3, #10
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	d003      	beq.n	8001af0 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8001ae8:	693a      	ldr	r2, [r7, #16]
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	4313      	orrs	r3, r2
 8001aee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001af0:	4b23      	ldr	r3, [pc, #140]	; (8001b80 <HAL_GPIO_Init+0x2e8>)
 8001af2:	693a      	ldr	r2, [r7, #16]
 8001af4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001af6:	4b22      	ldr	r3, [pc, #136]	; (8001b80 <HAL_GPIO_Init+0x2e8>)
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	43da      	mvns	r2, r3
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	4013      	ands	r3, r2
 8001b04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	685a      	ldr	r2, [r3, #4]
 8001b0a:	2380      	movs	r3, #128	; 0x80
 8001b0c:	035b      	lsls	r3, r3, #13
 8001b0e:	4013      	ands	r3, r2
 8001b10:	d003      	beq.n	8001b1a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001b12:	693a      	ldr	r2, [r7, #16]
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	4313      	orrs	r3, r2
 8001b18:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001b1a:	4b19      	ldr	r3, [pc, #100]	; (8001b80 <HAL_GPIO_Init+0x2e8>)
 8001b1c:	693a      	ldr	r2, [r7, #16]
 8001b1e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001b20:	4b17      	ldr	r3, [pc, #92]	; (8001b80 <HAL_GPIO_Init+0x2e8>)
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	43da      	mvns	r2, r3
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685a      	ldr	r2, [r3, #4]
 8001b34:	2380      	movs	r3, #128	; 0x80
 8001b36:	039b      	lsls	r3, r3, #14
 8001b38:	4013      	ands	r3, r2
 8001b3a:	d003      	beq.n	8001b44 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001b3c:	693a      	ldr	r2, [r7, #16]
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	4313      	orrs	r3, r2
 8001b42:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001b44:	4b0e      	ldr	r3, [pc, #56]	; (8001b80 <HAL_GPIO_Init+0x2e8>)
 8001b46:	693a      	ldr	r2, [r7, #16]
 8001b48:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8001b4a:	697b      	ldr	r3, [r7, #20]
 8001b4c:	3301      	adds	r3, #1
 8001b4e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	40da      	lsrs	r2, r3
 8001b58:	1e13      	subs	r3, r2, #0
 8001b5a:	d000      	beq.n	8001b5e <HAL_GPIO_Init+0x2c6>
 8001b5c:	e6a8      	b.n	80018b0 <HAL_GPIO_Init+0x18>
  }
}
 8001b5e:	46c0      	nop			; (mov r8, r8)
 8001b60:	46c0      	nop			; (mov r8, r8)
 8001b62:	46bd      	mov	sp, r7
 8001b64:	b006      	add	sp, #24
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	40021000 	.word	0x40021000
 8001b6c:	40010000 	.word	0x40010000
 8001b70:	50000400 	.word	0x50000400
 8001b74:	50000800 	.word	0x50000800
 8001b78:	50000c00 	.word	0x50000c00
 8001b7c:	50001c00 	.word	0x50001c00
 8001b80:	40010400 	.word	0x40010400

08001b84 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
 8001b8c:	0008      	movs	r0, r1
 8001b8e:	0011      	movs	r1, r2
 8001b90:	1cbb      	adds	r3, r7, #2
 8001b92:	1c02      	adds	r2, r0, #0
 8001b94:	801a      	strh	r2, [r3, #0]
 8001b96:	1c7b      	adds	r3, r7, #1
 8001b98:	1c0a      	adds	r2, r1, #0
 8001b9a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b9c:	1c7b      	adds	r3, r7, #1
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d004      	beq.n	8001bae <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ba4:	1cbb      	adds	r3, r7, #2
 8001ba6:	881a      	ldrh	r2, [r3, #0]
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001bac:	e003      	b.n	8001bb6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001bae:	1cbb      	adds	r3, r7, #2
 8001bb0:	881a      	ldrh	r2, [r3, #0]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001bb6:	46c0      	nop			; (mov r8, r8)
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	b002      	add	sp, #8
 8001bbc:	bd80      	pop	{r7, pc}
	...

08001bc0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bc0:	b5b0      	push	{r4, r5, r7, lr}
 8001bc2:	b08a      	sub	sp, #40	; 0x28
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d102      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	f000 fbaf 	bl	8002332 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bd4:	4bcf      	ldr	r3, [pc, #828]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001bd6:	68db      	ldr	r3, [r3, #12]
 8001bd8:	220c      	movs	r2, #12
 8001bda:	4013      	ands	r3, r2
 8001bdc:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001bde:	4bcd      	ldr	r3, [pc, #820]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001be0:	68da      	ldr	r2, [r3, #12]
 8001be2:	2380      	movs	r3, #128	; 0x80
 8001be4:	025b      	lsls	r3, r3, #9
 8001be6:	4013      	ands	r3, r2
 8001be8:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	2201      	movs	r2, #1
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	d100      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x36>
 8001bf4:	e07e      	b.n	8001cf4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001bf6:	6a3b      	ldr	r3, [r7, #32]
 8001bf8:	2b08      	cmp	r3, #8
 8001bfa:	d007      	beq.n	8001c0c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001bfc:	6a3b      	ldr	r3, [r7, #32]
 8001bfe:	2b0c      	cmp	r3, #12
 8001c00:	d112      	bne.n	8001c28 <HAL_RCC_OscConfig+0x68>
 8001c02:	69fa      	ldr	r2, [r7, #28]
 8001c04:	2380      	movs	r3, #128	; 0x80
 8001c06:	025b      	lsls	r3, r3, #9
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d10d      	bne.n	8001c28 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c0c:	4bc1      	ldr	r3, [pc, #772]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	2380      	movs	r3, #128	; 0x80
 8001c12:	029b      	lsls	r3, r3, #10
 8001c14:	4013      	ands	r3, r2
 8001c16:	d100      	bne.n	8001c1a <HAL_RCC_OscConfig+0x5a>
 8001c18:	e06b      	b.n	8001cf2 <HAL_RCC_OscConfig+0x132>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d167      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	f000 fb85 	bl	8002332 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	685a      	ldr	r2, [r3, #4]
 8001c2c:	2380      	movs	r3, #128	; 0x80
 8001c2e:	025b      	lsls	r3, r3, #9
 8001c30:	429a      	cmp	r2, r3
 8001c32:	d107      	bne.n	8001c44 <HAL_RCC_OscConfig+0x84>
 8001c34:	4bb7      	ldr	r3, [pc, #732]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	4bb6      	ldr	r3, [pc, #728]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001c3a:	2180      	movs	r1, #128	; 0x80
 8001c3c:	0249      	lsls	r1, r1, #9
 8001c3e:	430a      	orrs	r2, r1
 8001c40:	601a      	str	r2, [r3, #0]
 8001c42:	e027      	b.n	8001c94 <HAL_RCC_OscConfig+0xd4>
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	685a      	ldr	r2, [r3, #4]
 8001c48:	23a0      	movs	r3, #160	; 0xa0
 8001c4a:	02db      	lsls	r3, r3, #11
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d10e      	bne.n	8001c6e <HAL_RCC_OscConfig+0xae>
 8001c50:	4bb0      	ldr	r3, [pc, #704]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001c52:	681a      	ldr	r2, [r3, #0]
 8001c54:	4baf      	ldr	r3, [pc, #700]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001c56:	2180      	movs	r1, #128	; 0x80
 8001c58:	02c9      	lsls	r1, r1, #11
 8001c5a:	430a      	orrs	r2, r1
 8001c5c:	601a      	str	r2, [r3, #0]
 8001c5e:	4bad      	ldr	r3, [pc, #692]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001c60:	681a      	ldr	r2, [r3, #0]
 8001c62:	4bac      	ldr	r3, [pc, #688]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001c64:	2180      	movs	r1, #128	; 0x80
 8001c66:	0249      	lsls	r1, r1, #9
 8001c68:	430a      	orrs	r2, r1
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	e012      	b.n	8001c94 <HAL_RCC_OscConfig+0xd4>
 8001c6e:	4ba9      	ldr	r3, [pc, #676]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	4ba8      	ldr	r3, [pc, #672]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001c74:	49a8      	ldr	r1, [pc, #672]	; (8001f18 <HAL_RCC_OscConfig+0x358>)
 8001c76:	400a      	ands	r2, r1
 8001c78:	601a      	str	r2, [r3, #0]
 8001c7a:	4ba6      	ldr	r3, [pc, #664]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	2380      	movs	r3, #128	; 0x80
 8001c80:	025b      	lsls	r3, r3, #9
 8001c82:	4013      	ands	r3, r2
 8001c84:	60fb      	str	r3, [r7, #12]
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	4ba2      	ldr	r3, [pc, #648]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	4ba1      	ldr	r3, [pc, #644]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001c8e:	49a3      	ldr	r1, [pc, #652]	; (8001f1c <HAL_RCC_OscConfig+0x35c>)
 8001c90:	400a      	ands	r2, r1
 8001c92:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d015      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c9c:	f7fe fea0 	bl	80009e0 <HAL_GetTick>
 8001ca0:	0003      	movs	r3, r0
 8001ca2:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001ca4:	e009      	b.n	8001cba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ca6:	f7fe fe9b 	bl	80009e0 <HAL_GetTick>
 8001caa:	0002      	movs	r2, r0
 8001cac:	69bb      	ldr	r3, [r7, #24]
 8001cae:	1ad3      	subs	r3, r2, r3
 8001cb0:	2b64      	cmp	r3, #100	; 0x64
 8001cb2:	d902      	bls.n	8001cba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001cb4:	2303      	movs	r3, #3
 8001cb6:	f000 fb3c 	bl	8002332 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001cba:	4b96      	ldr	r3, [pc, #600]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	2380      	movs	r3, #128	; 0x80
 8001cc0:	029b      	lsls	r3, r3, #10
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	d0ef      	beq.n	8001ca6 <HAL_RCC_OscConfig+0xe6>
 8001cc6:	e015      	b.n	8001cf4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc8:	f7fe fe8a 	bl	80009e0 <HAL_GetTick>
 8001ccc:	0003      	movs	r3, r0
 8001cce:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001cd0:	e008      	b.n	8001ce4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cd2:	f7fe fe85 	bl	80009e0 <HAL_GetTick>
 8001cd6:	0002      	movs	r2, r0
 8001cd8:	69bb      	ldr	r3, [r7, #24]
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	2b64      	cmp	r3, #100	; 0x64
 8001cde:	d901      	bls.n	8001ce4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	e326      	b.n	8002332 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001ce4:	4b8b      	ldr	r3, [pc, #556]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	2380      	movs	r3, #128	; 0x80
 8001cea:	029b      	lsls	r3, r3, #10
 8001cec:	4013      	ands	r3, r2
 8001cee:	d1f0      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x112>
 8001cf0:	e000      	b.n	8001cf4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cf2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	2202      	movs	r2, #2
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	d100      	bne.n	8001d00 <HAL_RCC_OscConfig+0x140>
 8001cfe:	e08b      	b.n	8001e18 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d06:	6a3b      	ldr	r3, [r7, #32]
 8001d08:	2b04      	cmp	r3, #4
 8001d0a:	d005      	beq.n	8001d18 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001d0c:	6a3b      	ldr	r3, [r7, #32]
 8001d0e:	2b0c      	cmp	r3, #12
 8001d10:	d13e      	bne.n	8001d90 <HAL_RCC_OscConfig+0x1d0>
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d13b      	bne.n	8001d90 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001d18:	4b7e      	ldr	r3, [pc, #504]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	2204      	movs	r2, #4
 8001d1e:	4013      	ands	r3, r2
 8001d20:	d004      	beq.n	8001d2c <HAL_RCC_OscConfig+0x16c>
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d101      	bne.n	8001d2c <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	e302      	b.n	8002332 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d2c:	4b79      	ldr	r3, [pc, #484]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	4a7b      	ldr	r2, [pc, #492]	; (8001f20 <HAL_RCC_OscConfig+0x360>)
 8001d32:	4013      	ands	r3, r2
 8001d34:	0019      	movs	r1, r3
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	691b      	ldr	r3, [r3, #16]
 8001d3a:	021a      	lsls	r2, r3, #8
 8001d3c:	4b75      	ldr	r3, [pc, #468]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001d3e:	430a      	orrs	r2, r1
 8001d40:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001d42:	4b74      	ldr	r3, [pc, #464]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	2209      	movs	r2, #9
 8001d48:	4393      	bics	r3, r2
 8001d4a:	0019      	movs	r1, r3
 8001d4c:	4b71      	ldr	r3, [pc, #452]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001d4e:	697a      	ldr	r2, [r7, #20]
 8001d50:	430a      	orrs	r2, r1
 8001d52:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001d54:	f000 fc40 	bl	80025d8 <HAL_RCC_GetSysClockFreq>
 8001d58:	0001      	movs	r1, r0
 8001d5a:	4b6e      	ldr	r3, [pc, #440]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001d5c:	68db      	ldr	r3, [r3, #12]
 8001d5e:	091b      	lsrs	r3, r3, #4
 8001d60:	220f      	movs	r2, #15
 8001d62:	4013      	ands	r3, r2
 8001d64:	4a6f      	ldr	r2, [pc, #444]	; (8001f24 <HAL_RCC_OscConfig+0x364>)
 8001d66:	5cd3      	ldrb	r3, [r2, r3]
 8001d68:	000a      	movs	r2, r1
 8001d6a:	40da      	lsrs	r2, r3
 8001d6c:	4b6e      	ldr	r3, [pc, #440]	; (8001f28 <HAL_RCC_OscConfig+0x368>)
 8001d6e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001d70:	4b6e      	ldr	r3, [pc, #440]	; (8001f2c <HAL_RCC_OscConfig+0x36c>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	2513      	movs	r5, #19
 8001d76:	197c      	adds	r4, r7, r5
 8001d78:	0018      	movs	r0, r3
 8001d7a:	f7fe fdeb 	bl	8000954 <HAL_InitTick>
 8001d7e:	0003      	movs	r3, r0
 8001d80:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001d82:	197b      	adds	r3, r7, r5
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d046      	beq.n	8001e18 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 8001d8a:	197b      	adds	r3, r7, r5
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	e2d0      	b.n	8002332 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d027      	beq.n	8001de6 <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001d96:	4b5f      	ldr	r3, [pc, #380]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	2209      	movs	r2, #9
 8001d9c:	4393      	bics	r3, r2
 8001d9e:	0019      	movs	r1, r3
 8001da0:	4b5c      	ldr	r3, [pc, #368]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001da2:	697a      	ldr	r2, [r7, #20]
 8001da4:	430a      	orrs	r2, r1
 8001da6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001da8:	f7fe fe1a 	bl	80009e0 <HAL_GetTick>
 8001dac:	0003      	movs	r3, r0
 8001dae:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001db0:	e008      	b.n	8001dc4 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001db2:	f7fe fe15 	bl	80009e0 <HAL_GetTick>
 8001db6:	0002      	movs	r2, r0
 8001db8:	69bb      	ldr	r3, [r7, #24]
 8001dba:	1ad3      	subs	r3, r2, r3
 8001dbc:	2b02      	cmp	r3, #2
 8001dbe:	d901      	bls.n	8001dc4 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	e2b6      	b.n	8002332 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001dc4:	4b53      	ldr	r3, [pc, #332]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	2204      	movs	r2, #4
 8001dca:	4013      	ands	r3, r2
 8001dcc:	d0f1      	beq.n	8001db2 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dce:	4b51      	ldr	r3, [pc, #324]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	4a53      	ldr	r2, [pc, #332]	; (8001f20 <HAL_RCC_OscConfig+0x360>)
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	0019      	movs	r1, r3
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	691b      	ldr	r3, [r3, #16]
 8001ddc:	021a      	lsls	r2, r3, #8
 8001dde:	4b4d      	ldr	r3, [pc, #308]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001de0:	430a      	orrs	r2, r1
 8001de2:	605a      	str	r2, [r3, #4]
 8001de4:	e018      	b.n	8001e18 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001de6:	4b4b      	ldr	r3, [pc, #300]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	4b4a      	ldr	r3, [pc, #296]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001dec:	2101      	movs	r1, #1
 8001dee:	438a      	bics	r2, r1
 8001df0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001df2:	f7fe fdf5 	bl	80009e0 <HAL_GetTick>
 8001df6:	0003      	movs	r3, r0
 8001df8:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001dfa:	e008      	b.n	8001e0e <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dfc:	f7fe fdf0 	bl	80009e0 <HAL_GetTick>
 8001e00:	0002      	movs	r2, r0
 8001e02:	69bb      	ldr	r3, [r7, #24]
 8001e04:	1ad3      	subs	r3, r2, r3
 8001e06:	2b02      	cmp	r3, #2
 8001e08:	d901      	bls.n	8001e0e <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8001e0a:	2303      	movs	r3, #3
 8001e0c:	e291      	b.n	8002332 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001e0e:	4b41      	ldr	r3, [pc, #260]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	2204      	movs	r2, #4
 8001e14:	4013      	ands	r3, r2
 8001e16:	d1f1      	bne.n	8001dfc <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2210      	movs	r2, #16
 8001e1e:	4013      	ands	r3, r2
 8001e20:	d100      	bne.n	8001e24 <HAL_RCC_OscConfig+0x264>
 8001e22:	e0a1      	b.n	8001f68 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e24:	6a3b      	ldr	r3, [r7, #32]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d140      	bne.n	8001eac <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001e2a:	4b3a      	ldr	r3, [pc, #232]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	2380      	movs	r3, #128	; 0x80
 8001e30:	009b      	lsls	r3, r3, #2
 8001e32:	4013      	ands	r3, r2
 8001e34:	d005      	beq.n	8001e42 <HAL_RCC_OscConfig+0x282>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	69db      	ldr	r3, [r3, #28]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d101      	bne.n	8001e42 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e277      	b.n	8002332 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e42:	4b34      	ldr	r3, [pc, #208]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	4a3a      	ldr	r2, [pc, #232]	; (8001f30 <HAL_RCC_OscConfig+0x370>)
 8001e48:	4013      	ands	r3, r2
 8001e4a:	0019      	movs	r1, r3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e50:	4b30      	ldr	r3, [pc, #192]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001e52:	430a      	orrs	r2, r1
 8001e54:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e56:	4b2f      	ldr	r3, [pc, #188]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	021b      	lsls	r3, r3, #8
 8001e5c:	0a19      	lsrs	r1, r3, #8
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6a1b      	ldr	r3, [r3, #32]
 8001e62:	061a      	lsls	r2, r3, #24
 8001e64:	4b2b      	ldr	r3, [pc, #172]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001e66:	430a      	orrs	r2, r1
 8001e68:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e6e:	0b5b      	lsrs	r3, r3, #13
 8001e70:	3301      	adds	r3, #1
 8001e72:	2280      	movs	r2, #128	; 0x80
 8001e74:	0212      	lsls	r2, r2, #8
 8001e76:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001e78:	4b26      	ldr	r3, [pc, #152]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001e7a:	68db      	ldr	r3, [r3, #12]
 8001e7c:	091b      	lsrs	r3, r3, #4
 8001e7e:	210f      	movs	r1, #15
 8001e80:	400b      	ands	r3, r1
 8001e82:	4928      	ldr	r1, [pc, #160]	; (8001f24 <HAL_RCC_OscConfig+0x364>)
 8001e84:	5ccb      	ldrb	r3, [r1, r3]
 8001e86:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001e88:	4b27      	ldr	r3, [pc, #156]	; (8001f28 <HAL_RCC_OscConfig+0x368>)
 8001e8a:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001e8c:	4b27      	ldr	r3, [pc, #156]	; (8001f2c <HAL_RCC_OscConfig+0x36c>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	2513      	movs	r5, #19
 8001e92:	197c      	adds	r4, r7, r5
 8001e94:	0018      	movs	r0, r3
 8001e96:	f7fe fd5d 	bl	8000954 <HAL_InitTick>
 8001e9a:	0003      	movs	r3, r0
 8001e9c:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001e9e:	197b      	adds	r3, r7, r5
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d060      	beq.n	8001f68 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 8001ea6:	197b      	adds	r3, r7, r5
 8001ea8:	781b      	ldrb	r3, [r3, #0]
 8001eaa:	e242      	b.n	8002332 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	69db      	ldr	r3, [r3, #28]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d03f      	beq.n	8001f34 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001eb4:	4b17      	ldr	r3, [pc, #92]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	4b16      	ldr	r3, [pc, #88]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001eba:	2180      	movs	r1, #128	; 0x80
 8001ebc:	0049      	lsls	r1, r1, #1
 8001ebe:	430a      	orrs	r2, r1
 8001ec0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ec2:	f7fe fd8d 	bl	80009e0 <HAL_GetTick>
 8001ec6:	0003      	movs	r3, r0
 8001ec8:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001eca:	e008      	b.n	8001ede <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ecc:	f7fe fd88 	bl	80009e0 <HAL_GetTick>
 8001ed0:	0002      	movs	r2, r0
 8001ed2:	69bb      	ldr	r3, [r7, #24]
 8001ed4:	1ad3      	subs	r3, r2, r3
 8001ed6:	2b02      	cmp	r3, #2
 8001ed8:	d901      	bls.n	8001ede <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8001eda:	2303      	movs	r3, #3
 8001edc:	e229      	b.n	8002332 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001ede:	4b0d      	ldr	r3, [pc, #52]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	2380      	movs	r3, #128	; 0x80
 8001ee4:	009b      	lsls	r3, r3, #2
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	d0f0      	beq.n	8001ecc <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001eea:	4b0a      	ldr	r3, [pc, #40]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	4a10      	ldr	r2, [pc, #64]	; (8001f30 <HAL_RCC_OscConfig+0x370>)
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	0019      	movs	r1, r3
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001ef8:	4b06      	ldr	r3, [pc, #24]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001efa:	430a      	orrs	r2, r1
 8001efc:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001efe:	4b05      	ldr	r3, [pc, #20]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	021b      	lsls	r3, r3, #8
 8001f04:	0a19      	lsrs	r1, r3, #8
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6a1b      	ldr	r3, [r3, #32]
 8001f0a:	061a      	lsls	r2, r3, #24
 8001f0c:	4b01      	ldr	r3, [pc, #4]	; (8001f14 <HAL_RCC_OscConfig+0x354>)
 8001f0e:	430a      	orrs	r2, r1
 8001f10:	605a      	str	r2, [r3, #4]
 8001f12:	e029      	b.n	8001f68 <HAL_RCC_OscConfig+0x3a8>
 8001f14:	40021000 	.word	0x40021000
 8001f18:	fffeffff 	.word	0xfffeffff
 8001f1c:	fffbffff 	.word	0xfffbffff
 8001f20:	ffffe0ff 	.word	0xffffe0ff
 8001f24:	08002794 	.word	0x08002794
 8001f28:	20000000 	.word	0x20000000
 8001f2c:	20000004 	.word	0x20000004
 8001f30:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001f34:	4bbd      	ldr	r3, [pc, #756]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	4bbc      	ldr	r3, [pc, #752]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 8001f3a:	49bd      	ldr	r1, [pc, #756]	; (8002230 <HAL_RCC_OscConfig+0x670>)
 8001f3c:	400a      	ands	r2, r1
 8001f3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f40:	f7fe fd4e 	bl	80009e0 <HAL_GetTick>
 8001f44:	0003      	movs	r3, r0
 8001f46:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001f48:	e008      	b.n	8001f5c <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f4a:	f7fe fd49 	bl	80009e0 <HAL_GetTick>
 8001f4e:	0002      	movs	r2, r0
 8001f50:	69bb      	ldr	r3, [r7, #24]
 8001f52:	1ad3      	subs	r3, r2, r3
 8001f54:	2b02      	cmp	r3, #2
 8001f56:	d901      	bls.n	8001f5c <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8001f58:	2303      	movs	r3, #3
 8001f5a:	e1ea      	b.n	8002332 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001f5c:	4bb3      	ldr	r3, [pc, #716]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	2380      	movs	r3, #128	; 0x80
 8001f62:	009b      	lsls	r3, r3, #2
 8001f64:	4013      	ands	r3, r2
 8001f66:	d1f0      	bne.n	8001f4a <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2208      	movs	r2, #8
 8001f6e:	4013      	ands	r3, r2
 8001f70:	d036      	beq.n	8001fe0 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	695b      	ldr	r3, [r3, #20]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d019      	beq.n	8001fae <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f7a:	4bac      	ldr	r3, [pc, #688]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 8001f7c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f7e:	4bab      	ldr	r3, [pc, #684]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 8001f80:	2101      	movs	r1, #1
 8001f82:	430a      	orrs	r2, r1
 8001f84:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f86:	f7fe fd2b 	bl	80009e0 <HAL_GetTick>
 8001f8a:	0003      	movs	r3, r0
 8001f8c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001f8e:	e008      	b.n	8001fa2 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f90:	f7fe fd26 	bl	80009e0 <HAL_GetTick>
 8001f94:	0002      	movs	r2, r0
 8001f96:	69bb      	ldr	r3, [r7, #24]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	2b02      	cmp	r3, #2
 8001f9c:	d901      	bls.n	8001fa2 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e1c7      	b.n	8002332 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001fa2:	4ba2      	ldr	r3, [pc, #648]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 8001fa4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001fa6:	2202      	movs	r2, #2
 8001fa8:	4013      	ands	r3, r2
 8001faa:	d0f1      	beq.n	8001f90 <HAL_RCC_OscConfig+0x3d0>
 8001fac:	e018      	b.n	8001fe0 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fae:	4b9f      	ldr	r3, [pc, #636]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 8001fb0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001fb2:	4b9e      	ldr	r3, [pc, #632]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 8001fb4:	2101      	movs	r1, #1
 8001fb6:	438a      	bics	r2, r1
 8001fb8:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fba:	f7fe fd11 	bl	80009e0 <HAL_GetTick>
 8001fbe:	0003      	movs	r3, r0
 8001fc0:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001fc2:	e008      	b.n	8001fd6 <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fc4:	f7fe fd0c 	bl	80009e0 <HAL_GetTick>
 8001fc8:	0002      	movs	r2, r0
 8001fca:	69bb      	ldr	r3, [r7, #24]
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	2b02      	cmp	r3, #2
 8001fd0:	d901      	bls.n	8001fd6 <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e1ad      	b.n	8002332 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001fd6:	4b95      	ldr	r3, [pc, #596]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 8001fd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001fda:	2202      	movs	r2, #2
 8001fdc:	4013      	ands	r3, r2
 8001fde:	d1f1      	bne.n	8001fc4 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	2204      	movs	r2, #4
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	d100      	bne.n	8001fec <HAL_RCC_OscConfig+0x42c>
 8001fea:	e0ae      	b.n	800214a <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fec:	2027      	movs	r0, #39	; 0x27
 8001fee:	183b      	adds	r3, r7, r0
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ff4:	4b8d      	ldr	r3, [pc, #564]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 8001ff6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001ff8:	2380      	movs	r3, #128	; 0x80
 8001ffa:	055b      	lsls	r3, r3, #21
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	d109      	bne.n	8002014 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002000:	4b8a      	ldr	r3, [pc, #552]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 8002002:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002004:	4b89      	ldr	r3, [pc, #548]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 8002006:	2180      	movs	r1, #128	; 0x80
 8002008:	0549      	lsls	r1, r1, #21
 800200a:	430a      	orrs	r2, r1
 800200c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800200e:	183b      	adds	r3, r7, r0
 8002010:	2201      	movs	r2, #1
 8002012:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002014:	4b87      	ldr	r3, [pc, #540]	; (8002234 <HAL_RCC_OscConfig+0x674>)
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	2380      	movs	r3, #128	; 0x80
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	4013      	ands	r3, r2
 800201e:	d11a      	bne.n	8002056 <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002020:	4b84      	ldr	r3, [pc, #528]	; (8002234 <HAL_RCC_OscConfig+0x674>)
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	4b83      	ldr	r3, [pc, #524]	; (8002234 <HAL_RCC_OscConfig+0x674>)
 8002026:	2180      	movs	r1, #128	; 0x80
 8002028:	0049      	lsls	r1, r1, #1
 800202a:	430a      	orrs	r2, r1
 800202c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800202e:	f7fe fcd7 	bl	80009e0 <HAL_GetTick>
 8002032:	0003      	movs	r3, r0
 8002034:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002036:	e008      	b.n	800204a <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002038:	f7fe fcd2 	bl	80009e0 <HAL_GetTick>
 800203c:	0002      	movs	r2, r0
 800203e:	69bb      	ldr	r3, [r7, #24]
 8002040:	1ad3      	subs	r3, r2, r3
 8002042:	2b64      	cmp	r3, #100	; 0x64
 8002044:	d901      	bls.n	800204a <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8002046:	2303      	movs	r3, #3
 8002048:	e173      	b.n	8002332 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800204a:	4b7a      	ldr	r3, [pc, #488]	; (8002234 <HAL_RCC_OscConfig+0x674>)
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	2380      	movs	r3, #128	; 0x80
 8002050:	005b      	lsls	r3, r3, #1
 8002052:	4013      	ands	r3, r2
 8002054:	d0f0      	beq.n	8002038 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	689a      	ldr	r2, [r3, #8]
 800205a:	2380      	movs	r3, #128	; 0x80
 800205c:	005b      	lsls	r3, r3, #1
 800205e:	429a      	cmp	r2, r3
 8002060:	d107      	bne.n	8002072 <HAL_RCC_OscConfig+0x4b2>
 8002062:	4b72      	ldr	r3, [pc, #456]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 8002064:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002066:	4b71      	ldr	r3, [pc, #452]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 8002068:	2180      	movs	r1, #128	; 0x80
 800206a:	0049      	lsls	r1, r1, #1
 800206c:	430a      	orrs	r2, r1
 800206e:	651a      	str	r2, [r3, #80]	; 0x50
 8002070:	e031      	b.n	80020d6 <HAL_RCC_OscConfig+0x516>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	689b      	ldr	r3, [r3, #8]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d10c      	bne.n	8002094 <HAL_RCC_OscConfig+0x4d4>
 800207a:	4b6c      	ldr	r3, [pc, #432]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 800207c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800207e:	4b6b      	ldr	r3, [pc, #428]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 8002080:	496b      	ldr	r1, [pc, #428]	; (8002230 <HAL_RCC_OscConfig+0x670>)
 8002082:	400a      	ands	r2, r1
 8002084:	651a      	str	r2, [r3, #80]	; 0x50
 8002086:	4b69      	ldr	r3, [pc, #420]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 8002088:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800208a:	4b68      	ldr	r3, [pc, #416]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 800208c:	496a      	ldr	r1, [pc, #424]	; (8002238 <HAL_RCC_OscConfig+0x678>)
 800208e:	400a      	ands	r2, r1
 8002090:	651a      	str	r2, [r3, #80]	; 0x50
 8002092:	e020      	b.n	80020d6 <HAL_RCC_OscConfig+0x516>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	689a      	ldr	r2, [r3, #8]
 8002098:	23a0      	movs	r3, #160	; 0xa0
 800209a:	00db      	lsls	r3, r3, #3
 800209c:	429a      	cmp	r2, r3
 800209e:	d10e      	bne.n	80020be <HAL_RCC_OscConfig+0x4fe>
 80020a0:	4b62      	ldr	r3, [pc, #392]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 80020a2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020a4:	4b61      	ldr	r3, [pc, #388]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 80020a6:	2180      	movs	r1, #128	; 0x80
 80020a8:	00c9      	lsls	r1, r1, #3
 80020aa:	430a      	orrs	r2, r1
 80020ac:	651a      	str	r2, [r3, #80]	; 0x50
 80020ae:	4b5f      	ldr	r3, [pc, #380]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 80020b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020b2:	4b5e      	ldr	r3, [pc, #376]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 80020b4:	2180      	movs	r1, #128	; 0x80
 80020b6:	0049      	lsls	r1, r1, #1
 80020b8:	430a      	orrs	r2, r1
 80020ba:	651a      	str	r2, [r3, #80]	; 0x50
 80020bc:	e00b      	b.n	80020d6 <HAL_RCC_OscConfig+0x516>
 80020be:	4b5b      	ldr	r3, [pc, #364]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 80020c0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020c2:	4b5a      	ldr	r3, [pc, #360]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 80020c4:	495a      	ldr	r1, [pc, #360]	; (8002230 <HAL_RCC_OscConfig+0x670>)
 80020c6:	400a      	ands	r2, r1
 80020c8:	651a      	str	r2, [r3, #80]	; 0x50
 80020ca:	4b58      	ldr	r3, [pc, #352]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 80020cc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020ce:	4b57      	ldr	r3, [pc, #348]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 80020d0:	4959      	ldr	r1, [pc, #356]	; (8002238 <HAL_RCC_OscConfig+0x678>)
 80020d2:	400a      	ands	r2, r1
 80020d4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d015      	beq.n	800210a <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020de:	f7fe fc7f 	bl	80009e0 <HAL_GetTick>
 80020e2:	0003      	movs	r3, r0
 80020e4:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80020e6:	e009      	b.n	80020fc <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020e8:	f7fe fc7a 	bl	80009e0 <HAL_GetTick>
 80020ec:	0002      	movs	r2, r0
 80020ee:	69bb      	ldr	r3, [r7, #24]
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	4a52      	ldr	r2, [pc, #328]	; (800223c <HAL_RCC_OscConfig+0x67c>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d901      	bls.n	80020fc <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 80020f8:	2303      	movs	r3, #3
 80020fa:	e11a      	b.n	8002332 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80020fc:	4b4b      	ldr	r3, [pc, #300]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 80020fe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002100:	2380      	movs	r3, #128	; 0x80
 8002102:	009b      	lsls	r3, r3, #2
 8002104:	4013      	ands	r3, r2
 8002106:	d0ef      	beq.n	80020e8 <HAL_RCC_OscConfig+0x528>
 8002108:	e014      	b.n	8002134 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800210a:	f7fe fc69 	bl	80009e0 <HAL_GetTick>
 800210e:	0003      	movs	r3, r0
 8002110:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002112:	e009      	b.n	8002128 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002114:	f7fe fc64 	bl	80009e0 <HAL_GetTick>
 8002118:	0002      	movs	r2, r0
 800211a:	69bb      	ldr	r3, [r7, #24]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	4a47      	ldr	r2, [pc, #284]	; (800223c <HAL_RCC_OscConfig+0x67c>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d901      	bls.n	8002128 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8002124:	2303      	movs	r3, #3
 8002126:	e104      	b.n	8002332 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002128:	4b40      	ldr	r3, [pc, #256]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 800212a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800212c:	2380      	movs	r3, #128	; 0x80
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	4013      	ands	r3, r2
 8002132:	d1ef      	bne.n	8002114 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002134:	2327      	movs	r3, #39	; 0x27
 8002136:	18fb      	adds	r3, r7, r3
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	2b01      	cmp	r3, #1
 800213c:	d105      	bne.n	800214a <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800213e:	4b3b      	ldr	r3, [pc, #236]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 8002140:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002142:	4b3a      	ldr	r3, [pc, #232]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 8002144:	493e      	ldr	r1, [pc, #248]	; (8002240 <HAL_RCC_OscConfig+0x680>)
 8002146:	400a      	ands	r2, r1
 8002148:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	2220      	movs	r2, #32
 8002150:	4013      	ands	r3, r2
 8002152:	d049      	beq.n	80021e8 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	699b      	ldr	r3, [r3, #24]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d026      	beq.n	80021aa <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800215c:	4b33      	ldr	r3, [pc, #204]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 800215e:	689a      	ldr	r2, [r3, #8]
 8002160:	4b32      	ldr	r3, [pc, #200]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 8002162:	2101      	movs	r1, #1
 8002164:	430a      	orrs	r2, r1
 8002166:	609a      	str	r2, [r3, #8]
 8002168:	4b30      	ldr	r3, [pc, #192]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 800216a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800216c:	4b2f      	ldr	r3, [pc, #188]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 800216e:	2101      	movs	r1, #1
 8002170:	430a      	orrs	r2, r1
 8002172:	635a      	str	r2, [r3, #52]	; 0x34
 8002174:	4b33      	ldr	r3, [pc, #204]	; (8002244 <HAL_RCC_OscConfig+0x684>)
 8002176:	6a1a      	ldr	r2, [r3, #32]
 8002178:	4b32      	ldr	r3, [pc, #200]	; (8002244 <HAL_RCC_OscConfig+0x684>)
 800217a:	2180      	movs	r1, #128	; 0x80
 800217c:	0189      	lsls	r1, r1, #6
 800217e:	430a      	orrs	r2, r1
 8002180:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002182:	f7fe fc2d 	bl	80009e0 <HAL_GetTick>
 8002186:	0003      	movs	r3, r0
 8002188:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800218a:	e008      	b.n	800219e <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800218c:	f7fe fc28 	bl	80009e0 <HAL_GetTick>
 8002190:	0002      	movs	r2, r0
 8002192:	69bb      	ldr	r3, [r7, #24]
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	2b02      	cmp	r3, #2
 8002198:	d901      	bls.n	800219e <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 800219a:	2303      	movs	r3, #3
 800219c:	e0c9      	b.n	8002332 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800219e:	4b23      	ldr	r3, [pc, #140]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	2202      	movs	r2, #2
 80021a4:	4013      	ands	r3, r2
 80021a6:	d0f1      	beq.n	800218c <HAL_RCC_OscConfig+0x5cc>
 80021a8:	e01e      	b.n	80021e8 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80021aa:	4b20      	ldr	r3, [pc, #128]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 80021ac:	689a      	ldr	r2, [r3, #8]
 80021ae:	4b1f      	ldr	r3, [pc, #124]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 80021b0:	2101      	movs	r1, #1
 80021b2:	438a      	bics	r2, r1
 80021b4:	609a      	str	r2, [r3, #8]
 80021b6:	4b23      	ldr	r3, [pc, #140]	; (8002244 <HAL_RCC_OscConfig+0x684>)
 80021b8:	6a1a      	ldr	r2, [r3, #32]
 80021ba:	4b22      	ldr	r3, [pc, #136]	; (8002244 <HAL_RCC_OscConfig+0x684>)
 80021bc:	4922      	ldr	r1, [pc, #136]	; (8002248 <HAL_RCC_OscConfig+0x688>)
 80021be:	400a      	ands	r2, r1
 80021c0:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021c2:	f7fe fc0d 	bl	80009e0 <HAL_GetTick>
 80021c6:	0003      	movs	r3, r0
 80021c8:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80021ca:	e008      	b.n	80021de <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80021cc:	f7fe fc08 	bl	80009e0 <HAL_GetTick>
 80021d0:	0002      	movs	r2, r0
 80021d2:	69bb      	ldr	r3, [r7, #24]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d901      	bls.n	80021de <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	e0a9      	b.n	8002332 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80021de:	4b13      	ldr	r3, [pc, #76]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	2202      	movs	r2, #2
 80021e4:	4013      	ands	r3, r2
 80021e6:	d1f1      	bne.n	80021cc <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d100      	bne.n	80021f2 <HAL_RCC_OscConfig+0x632>
 80021f0:	e09e      	b.n	8002330 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021f2:	6a3b      	ldr	r3, [r7, #32]
 80021f4:	2b0c      	cmp	r3, #12
 80021f6:	d100      	bne.n	80021fa <HAL_RCC_OscConfig+0x63a>
 80021f8:	e077      	b.n	80022ea <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021fe:	2b02      	cmp	r3, #2
 8002200:	d158      	bne.n	80022b4 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002202:	4b0a      	ldr	r3, [pc, #40]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	4b09      	ldr	r3, [pc, #36]	; (800222c <HAL_RCC_OscConfig+0x66c>)
 8002208:	4910      	ldr	r1, [pc, #64]	; (800224c <HAL_RCC_OscConfig+0x68c>)
 800220a:	400a      	ands	r2, r1
 800220c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800220e:	f7fe fbe7 	bl	80009e0 <HAL_GetTick>
 8002212:	0003      	movs	r3, r0
 8002214:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002216:	e01b      	b.n	8002250 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002218:	f7fe fbe2 	bl	80009e0 <HAL_GetTick>
 800221c:	0002      	movs	r2, r0
 800221e:	69bb      	ldr	r3, [r7, #24]
 8002220:	1ad3      	subs	r3, r2, r3
 8002222:	2b02      	cmp	r3, #2
 8002224:	d914      	bls.n	8002250 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8002226:	2303      	movs	r3, #3
 8002228:	e083      	b.n	8002332 <HAL_RCC_OscConfig+0x772>
 800222a:	46c0      	nop			; (mov r8, r8)
 800222c:	40021000 	.word	0x40021000
 8002230:	fffffeff 	.word	0xfffffeff
 8002234:	40007000 	.word	0x40007000
 8002238:	fffffbff 	.word	0xfffffbff
 800223c:	00001388 	.word	0x00001388
 8002240:	efffffff 	.word	0xefffffff
 8002244:	40010000 	.word	0x40010000
 8002248:	ffffdfff 	.word	0xffffdfff
 800224c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002250:	4b3a      	ldr	r3, [pc, #232]	; (800233c <HAL_RCC_OscConfig+0x77c>)
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	2380      	movs	r3, #128	; 0x80
 8002256:	049b      	lsls	r3, r3, #18
 8002258:	4013      	ands	r3, r2
 800225a:	d1dd      	bne.n	8002218 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800225c:	4b37      	ldr	r3, [pc, #220]	; (800233c <HAL_RCC_OscConfig+0x77c>)
 800225e:	68db      	ldr	r3, [r3, #12]
 8002260:	4a37      	ldr	r2, [pc, #220]	; (8002340 <HAL_RCC_OscConfig+0x780>)
 8002262:	4013      	ands	r3, r2
 8002264:	0019      	movs	r1, r3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226e:	431a      	orrs	r2, r3
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002274:	431a      	orrs	r2, r3
 8002276:	4b31      	ldr	r3, [pc, #196]	; (800233c <HAL_RCC_OscConfig+0x77c>)
 8002278:	430a      	orrs	r2, r1
 800227a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800227c:	4b2f      	ldr	r3, [pc, #188]	; (800233c <HAL_RCC_OscConfig+0x77c>)
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	4b2e      	ldr	r3, [pc, #184]	; (800233c <HAL_RCC_OscConfig+0x77c>)
 8002282:	2180      	movs	r1, #128	; 0x80
 8002284:	0449      	lsls	r1, r1, #17
 8002286:	430a      	orrs	r2, r1
 8002288:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800228a:	f7fe fba9 	bl	80009e0 <HAL_GetTick>
 800228e:	0003      	movs	r3, r0
 8002290:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002292:	e008      	b.n	80022a6 <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002294:	f7fe fba4 	bl	80009e0 <HAL_GetTick>
 8002298:	0002      	movs	r2, r0
 800229a:	69bb      	ldr	r3, [r7, #24]
 800229c:	1ad3      	subs	r3, r2, r3
 800229e:	2b02      	cmp	r3, #2
 80022a0:	d901      	bls.n	80022a6 <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 80022a2:	2303      	movs	r3, #3
 80022a4:	e045      	b.n	8002332 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80022a6:	4b25      	ldr	r3, [pc, #148]	; (800233c <HAL_RCC_OscConfig+0x77c>)
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	2380      	movs	r3, #128	; 0x80
 80022ac:	049b      	lsls	r3, r3, #18
 80022ae:	4013      	ands	r3, r2
 80022b0:	d0f0      	beq.n	8002294 <HAL_RCC_OscConfig+0x6d4>
 80022b2:	e03d      	b.n	8002330 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022b4:	4b21      	ldr	r3, [pc, #132]	; (800233c <HAL_RCC_OscConfig+0x77c>)
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	4b20      	ldr	r3, [pc, #128]	; (800233c <HAL_RCC_OscConfig+0x77c>)
 80022ba:	4922      	ldr	r1, [pc, #136]	; (8002344 <HAL_RCC_OscConfig+0x784>)
 80022bc:	400a      	ands	r2, r1
 80022be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022c0:	f7fe fb8e 	bl	80009e0 <HAL_GetTick>
 80022c4:	0003      	movs	r3, r0
 80022c6:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80022c8:	e008      	b.n	80022dc <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022ca:	f7fe fb89 	bl	80009e0 <HAL_GetTick>
 80022ce:	0002      	movs	r2, r0
 80022d0:	69bb      	ldr	r3, [r7, #24]
 80022d2:	1ad3      	subs	r3, r2, r3
 80022d4:	2b02      	cmp	r3, #2
 80022d6:	d901      	bls.n	80022dc <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 80022d8:	2303      	movs	r3, #3
 80022da:	e02a      	b.n	8002332 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80022dc:	4b17      	ldr	r3, [pc, #92]	; (800233c <HAL_RCC_OscConfig+0x77c>)
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	2380      	movs	r3, #128	; 0x80
 80022e2:	049b      	lsls	r3, r3, #18
 80022e4:	4013      	ands	r3, r2
 80022e6:	d1f0      	bne.n	80022ca <HAL_RCC_OscConfig+0x70a>
 80022e8:	e022      	b.n	8002330 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	d101      	bne.n	80022f6 <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e01d      	b.n	8002332 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80022f6:	4b11      	ldr	r3, [pc, #68]	; (800233c <HAL_RCC_OscConfig+0x77c>)
 80022f8:	68db      	ldr	r3, [r3, #12]
 80022fa:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022fc:	69fa      	ldr	r2, [r7, #28]
 80022fe:	2380      	movs	r3, #128	; 0x80
 8002300:	025b      	lsls	r3, r3, #9
 8002302:	401a      	ands	r2, r3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002308:	429a      	cmp	r2, r3
 800230a:	d10f      	bne.n	800232c <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800230c:	69fa      	ldr	r2, [r7, #28]
 800230e:	23f0      	movs	r3, #240	; 0xf0
 8002310:	039b      	lsls	r3, r3, #14
 8002312:	401a      	ands	r2, r3
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002318:	429a      	cmp	r2, r3
 800231a:	d107      	bne.n	800232c <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800231c:	69fa      	ldr	r2, [r7, #28]
 800231e:	23c0      	movs	r3, #192	; 0xc0
 8002320:	041b      	lsls	r3, r3, #16
 8002322:	401a      	ands	r2, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002328:	429a      	cmp	r2, r3
 800232a:	d001      	beq.n	8002330 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	e000      	b.n	8002332 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8002330:	2300      	movs	r3, #0
}
 8002332:	0018      	movs	r0, r3
 8002334:	46bd      	mov	sp, r7
 8002336:	b00a      	add	sp, #40	; 0x28
 8002338:	bdb0      	pop	{r4, r5, r7, pc}
 800233a:	46c0      	nop			; (mov r8, r8)
 800233c:	40021000 	.word	0x40021000
 8002340:	ff02ffff 	.word	0xff02ffff
 8002344:	feffffff 	.word	0xfeffffff

08002348 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002348:	b5b0      	push	{r4, r5, r7, lr}
 800234a:	b084      	sub	sp, #16
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d101      	bne.n	800235c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	e128      	b.n	80025ae <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800235c:	4b96      	ldr	r3, [pc, #600]	; (80025b8 <HAL_RCC_ClockConfig+0x270>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	2201      	movs	r2, #1
 8002362:	4013      	ands	r3, r2
 8002364:	683a      	ldr	r2, [r7, #0]
 8002366:	429a      	cmp	r2, r3
 8002368:	d91e      	bls.n	80023a8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800236a:	4b93      	ldr	r3, [pc, #588]	; (80025b8 <HAL_RCC_ClockConfig+0x270>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	2201      	movs	r2, #1
 8002370:	4393      	bics	r3, r2
 8002372:	0019      	movs	r1, r3
 8002374:	4b90      	ldr	r3, [pc, #576]	; (80025b8 <HAL_RCC_ClockConfig+0x270>)
 8002376:	683a      	ldr	r2, [r7, #0]
 8002378:	430a      	orrs	r2, r1
 800237a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800237c:	f7fe fb30 	bl	80009e0 <HAL_GetTick>
 8002380:	0003      	movs	r3, r0
 8002382:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002384:	e009      	b.n	800239a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002386:	f7fe fb2b 	bl	80009e0 <HAL_GetTick>
 800238a:	0002      	movs	r2, r0
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	1ad3      	subs	r3, r2, r3
 8002390:	4a8a      	ldr	r2, [pc, #552]	; (80025bc <HAL_RCC_ClockConfig+0x274>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d901      	bls.n	800239a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002396:	2303      	movs	r3, #3
 8002398:	e109      	b.n	80025ae <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800239a:	4b87      	ldr	r3, [pc, #540]	; (80025b8 <HAL_RCC_ClockConfig+0x270>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	2201      	movs	r2, #1
 80023a0:	4013      	ands	r3, r2
 80023a2:	683a      	ldr	r2, [r7, #0]
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d1ee      	bne.n	8002386 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	2202      	movs	r2, #2
 80023ae:	4013      	ands	r3, r2
 80023b0:	d009      	beq.n	80023c6 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023b2:	4b83      	ldr	r3, [pc, #524]	; (80025c0 <HAL_RCC_ClockConfig+0x278>)
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	22f0      	movs	r2, #240	; 0xf0
 80023b8:	4393      	bics	r3, r2
 80023ba:	0019      	movs	r1, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	689a      	ldr	r2, [r3, #8]
 80023c0:	4b7f      	ldr	r3, [pc, #508]	; (80025c0 <HAL_RCC_ClockConfig+0x278>)
 80023c2:	430a      	orrs	r2, r1
 80023c4:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	2201      	movs	r2, #1
 80023cc:	4013      	ands	r3, r2
 80023ce:	d100      	bne.n	80023d2 <HAL_RCC_ClockConfig+0x8a>
 80023d0:	e089      	b.n	80024e6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d107      	bne.n	80023ea <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80023da:	4b79      	ldr	r3, [pc, #484]	; (80025c0 <HAL_RCC_ClockConfig+0x278>)
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	2380      	movs	r3, #128	; 0x80
 80023e0:	029b      	lsls	r3, r3, #10
 80023e2:	4013      	ands	r3, r2
 80023e4:	d120      	bne.n	8002428 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e0e1      	b.n	80025ae <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	2b03      	cmp	r3, #3
 80023f0:	d107      	bne.n	8002402 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80023f2:	4b73      	ldr	r3, [pc, #460]	; (80025c0 <HAL_RCC_ClockConfig+0x278>)
 80023f4:	681a      	ldr	r2, [r3, #0]
 80023f6:	2380      	movs	r3, #128	; 0x80
 80023f8:	049b      	lsls	r3, r3, #18
 80023fa:	4013      	ands	r3, r2
 80023fc:	d114      	bne.n	8002428 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80023fe:	2301      	movs	r3, #1
 8002400:	e0d5      	b.n	80025ae <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	2b01      	cmp	r3, #1
 8002408:	d106      	bne.n	8002418 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800240a:	4b6d      	ldr	r3, [pc, #436]	; (80025c0 <HAL_RCC_ClockConfig+0x278>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	2204      	movs	r2, #4
 8002410:	4013      	ands	r3, r2
 8002412:	d109      	bne.n	8002428 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	e0ca      	b.n	80025ae <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002418:	4b69      	ldr	r3, [pc, #420]	; (80025c0 <HAL_RCC_ClockConfig+0x278>)
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	2380      	movs	r3, #128	; 0x80
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	4013      	ands	r3, r2
 8002422:	d101      	bne.n	8002428 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	e0c2      	b.n	80025ae <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002428:	4b65      	ldr	r3, [pc, #404]	; (80025c0 <HAL_RCC_ClockConfig+0x278>)
 800242a:	68db      	ldr	r3, [r3, #12]
 800242c:	2203      	movs	r2, #3
 800242e:	4393      	bics	r3, r2
 8002430:	0019      	movs	r1, r3
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	685a      	ldr	r2, [r3, #4]
 8002436:	4b62      	ldr	r3, [pc, #392]	; (80025c0 <HAL_RCC_ClockConfig+0x278>)
 8002438:	430a      	orrs	r2, r1
 800243a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800243c:	f7fe fad0 	bl	80009e0 <HAL_GetTick>
 8002440:	0003      	movs	r3, r0
 8002442:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	2b02      	cmp	r3, #2
 800244a:	d111      	bne.n	8002470 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800244c:	e009      	b.n	8002462 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800244e:	f7fe fac7 	bl	80009e0 <HAL_GetTick>
 8002452:	0002      	movs	r2, r0
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	4a58      	ldr	r2, [pc, #352]	; (80025bc <HAL_RCC_ClockConfig+0x274>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d901      	bls.n	8002462 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800245e:	2303      	movs	r3, #3
 8002460:	e0a5      	b.n	80025ae <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002462:	4b57      	ldr	r3, [pc, #348]	; (80025c0 <HAL_RCC_ClockConfig+0x278>)
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	220c      	movs	r2, #12
 8002468:	4013      	ands	r3, r2
 800246a:	2b08      	cmp	r3, #8
 800246c:	d1ef      	bne.n	800244e <HAL_RCC_ClockConfig+0x106>
 800246e:	e03a      	b.n	80024e6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	2b03      	cmp	r3, #3
 8002476:	d111      	bne.n	800249c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002478:	e009      	b.n	800248e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800247a:	f7fe fab1 	bl	80009e0 <HAL_GetTick>
 800247e:	0002      	movs	r2, r0
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	1ad3      	subs	r3, r2, r3
 8002484:	4a4d      	ldr	r2, [pc, #308]	; (80025bc <HAL_RCC_ClockConfig+0x274>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d901      	bls.n	800248e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800248a:	2303      	movs	r3, #3
 800248c:	e08f      	b.n	80025ae <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800248e:	4b4c      	ldr	r3, [pc, #304]	; (80025c0 <HAL_RCC_ClockConfig+0x278>)
 8002490:	68db      	ldr	r3, [r3, #12]
 8002492:	220c      	movs	r2, #12
 8002494:	4013      	ands	r3, r2
 8002496:	2b0c      	cmp	r3, #12
 8002498:	d1ef      	bne.n	800247a <HAL_RCC_ClockConfig+0x132>
 800249a:	e024      	b.n	80024e6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d11b      	bne.n	80024dc <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80024a4:	e009      	b.n	80024ba <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024a6:	f7fe fa9b 	bl	80009e0 <HAL_GetTick>
 80024aa:	0002      	movs	r2, r0
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	1ad3      	subs	r3, r2, r3
 80024b0:	4a42      	ldr	r2, [pc, #264]	; (80025bc <HAL_RCC_ClockConfig+0x274>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d901      	bls.n	80024ba <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e079      	b.n	80025ae <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80024ba:	4b41      	ldr	r3, [pc, #260]	; (80025c0 <HAL_RCC_ClockConfig+0x278>)
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	220c      	movs	r2, #12
 80024c0:	4013      	ands	r3, r2
 80024c2:	2b04      	cmp	r3, #4
 80024c4:	d1ef      	bne.n	80024a6 <HAL_RCC_ClockConfig+0x15e>
 80024c6:	e00e      	b.n	80024e6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024c8:	f7fe fa8a 	bl	80009e0 <HAL_GetTick>
 80024cc:	0002      	movs	r2, r0
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	4a3a      	ldr	r2, [pc, #232]	; (80025bc <HAL_RCC_ClockConfig+0x274>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d901      	bls.n	80024dc <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80024d8:	2303      	movs	r3, #3
 80024da:	e068      	b.n	80025ae <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80024dc:	4b38      	ldr	r3, [pc, #224]	; (80025c0 <HAL_RCC_ClockConfig+0x278>)
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	220c      	movs	r2, #12
 80024e2:	4013      	ands	r3, r2
 80024e4:	d1f0      	bne.n	80024c8 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80024e6:	4b34      	ldr	r3, [pc, #208]	; (80025b8 <HAL_RCC_ClockConfig+0x270>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	2201      	movs	r2, #1
 80024ec:	4013      	ands	r3, r2
 80024ee:	683a      	ldr	r2, [r7, #0]
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d21e      	bcs.n	8002532 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024f4:	4b30      	ldr	r3, [pc, #192]	; (80025b8 <HAL_RCC_ClockConfig+0x270>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	2201      	movs	r2, #1
 80024fa:	4393      	bics	r3, r2
 80024fc:	0019      	movs	r1, r3
 80024fe:	4b2e      	ldr	r3, [pc, #184]	; (80025b8 <HAL_RCC_ClockConfig+0x270>)
 8002500:	683a      	ldr	r2, [r7, #0]
 8002502:	430a      	orrs	r2, r1
 8002504:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002506:	f7fe fa6b 	bl	80009e0 <HAL_GetTick>
 800250a:	0003      	movs	r3, r0
 800250c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800250e:	e009      	b.n	8002524 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002510:	f7fe fa66 	bl	80009e0 <HAL_GetTick>
 8002514:	0002      	movs	r2, r0
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	4a28      	ldr	r2, [pc, #160]	; (80025bc <HAL_RCC_ClockConfig+0x274>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d901      	bls.n	8002524 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002520:	2303      	movs	r3, #3
 8002522:	e044      	b.n	80025ae <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002524:	4b24      	ldr	r3, [pc, #144]	; (80025b8 <HAL_RCC_ClockConfig+0x270>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2201      	movs	r2, #1
 800252a:	4013      	ands	r3, r2
 800252c:	683a      	ldr	r2, [r7, #0]
 800252e:	429a      	cmp	r2, r3
 8002530:	d1ee      	bne.n	8002510 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	2204      	movs	r2, #4
 8002538:	4013      	ands	r3, r2
 800253a:	d009      	beq.n	8002550 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800253c:	4b20      	ldr	r3, [pc, #128]	; (80025c0 <HAL_RCC_ClockConfig+0x278>)
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	4a20      	ldr	r2, [pc, #128]	; (80025c4 <HAL_RCC_ClockConfig+0x27c>)
 8002542:	4013      	ands	r3, r2
 8002544:	0019      	movs	r1, r3
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	68da      	ldr	r2, [r3, #12]
 800254a:	4b1d      	ldr	r3, [pc, #116]	; (80025c0 <HAL_RCC_ClockConfig+0x278>)
 800254c:	430a      	orrs	r2, r1
 800254e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2208      	movs	r2, #8
 8002556:	4013      	ands	r3, r2
 8002558:	d00a      	beq.n	8002570 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800255a:	4b19      	ldr	r3, [pc, #100]	; (80025c0 <HAL_RCC_ClockConfig+0x278>)
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	4a1a      	ldr	r2, [pc, #104]	; (80025c8 <HAL_RCC_ClockConfig+0x280>)
 8002560:	4013      	ands	r3, r2
 8002562:	0019      	movs	r1, r3
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	691b      	ldr	r3, [r3, #16]
 8002568:	00da      	lsls	r2, r3, #3
 800256a:	4b15      	ldr	r3, [pc, #84]	; (80025c0 <HAL_RCC_ClockConfig+0x278>)
 800256c:	430a      	orrs	r2, r1
 800256e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002570:	f000 f832 	bl	80025d8 <HAL_RCC_GetSysClockFreq>
 8002574:	0001      	movs	r1, r0
 8002576:	4b12      	ldr	r3, [pc, #72]	; (80025c0 <HAL_RCC_ClockConfig+0x278>)
 8002578:	68db      	ldr	r3, [r3, #12]
 800257a:	091b      	lsrs	r3, r3, #4
 800257c:	220f      	movs	r2, #15
 800257e:	4013      	ands	r3, r2
 8002580:	4a12      	ldr	r2, [pc, #72]	; (80025cc <HAL_RCC_ClockConfig+0x284>)
 8002582:	5cd3      	ldrb	r3, [r2, r3]
 8002584:	000a      	movs	r2, r1
 8002586:	40da      	lsrs	r2, r3
 8002588:	4b11      	ldr	r3, [pc, #68]	; (80025d0 <HAL_RCC_ClockConfig+0x288>)
 800258a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800258c:	4b11      	ldr	r3, [pc, #68]	; (80025d4 <HAL_RCC_ClockConfig+0x28c>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	250b      	movs	r5, #11
 8002592:	197c      	adds	r4, r7, r5
 8002594:	0018      	movs	r0, r3
 8002596:	f7fe f9dd 	bl	8000954 <HAL_InitTick>
 800259a:	0003      	movs	r3, r0
 800259c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800259e:	197b      	adds	r3, r7, r5
 80025a0:	781b      	ldrb	r3, [r3, #0]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d002      	beq.n	80025ac <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80025a6:	197b      	adds	r3, r7, r5
 80025a8:	781b      	ldrb	r3, [r3, #0]
 80025aa:	e000      	b.n	80025ae <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80025ac:	2300      	movs	r3, #0
}
 80025ae:	0018      	movs	r0, r3
 80025b0:	46bd      	mov	sp, r7
 80025b2:	b004      	add	sp, #16
 80025b4:	bdb0      	pop	{r4, r5, r7, pc}
 80025b6:	46c0      	nop			; (mov r8, r8)
 80025b8:	40022000 	.word	0x40022000
 80025bc:	00001388 	.word	0x00001388
 80025c0:	40021000 	.word	0x40021000
 80025c4:	fffff8ff 	.word	0xfffff8ff
 80025c8:	ffffc7ff 	.word	0xffffc7ff
 80025cc:	08002794 	.word	0x08002794
 80025d0:	20000000 	.word	0x20000000
 80025d4:	20000004 	.word	0x20000004

080025d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025d8:	b5b0      	push	{r4, r5, r7, lr}
 80025da:	b08e      	sub	sp, #56	; 0x38
 80025dc:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80025de:	4b4c      	ldr	r3, [pc, #304]	; (8002710 <HAL_RCC_GetSysClockFreq+0x138>)
 80025e0:	68db      	ldr	r3, [r3, #12]
 80025e2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80025e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80025e6:	230c      	movs	r3, #12
 80025e8:	4013      	ands	r3, r2
 80025ea:	2b0c      	cmp	r3, #12
 80025ec:	d014      	beq.n	8002618 <HAL_RCC_GetSysClockFreq+0x40>
 80025ee:	d900      	bls.n	80025f2 <HAL_RCC_GetSysClockFreq+0x1a>
 80025f0:	e07b      	b.n	80026ea <HAL_RCC_GetSysClockFreq+0x112>
 80025f2:	2b04      	cmp	r3, #4
 80025f4:	d002      	beq.n	80025fc <HAL_RCC_GetSysClockFreq+0x24>
 80025f6:	2b08      	cmp	r3, #8
 80025f8:	d00b      	beq.n	8002612 <HAL_RCC_GetSysClockFreq+0x3a>
 80025fa:	e076      	b.n	80026ea <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80025fc:	4b44      	ldr	r3, [pc, #272]	; (8002710 <HAL_RCC_GetSysClockFreq+0x138>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2210      	movs	r2, #16
 8002602:	4013      	ands	r3, r2
 8002604:	d002      	beq.n	800260c <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002606:	4b43      	ldr	r3, [pc, #268]	; (8002714 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002608:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800260a:	e07c      	b.n	8002706 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 800260c:	4b42      	ldr	r3, [pc, #264]	; (8002718 <HAL_RCC_GetSysClockFreq+0x140>)
 800260e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002610:	e079      	b.n	8002706 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002612:	4b42      	ldr	r3, [pc, #264]	; (800271c <HAL_RCC_GetSysClockFreq+0x144>)
 8002614:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002616:	e076      	b.n	8002706 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002618:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800261a:	0c9a      	lsrs	r2, r3, #18
 800261c:	230f      	movs	r3, #15
 800261e:	401a      	ands	r2, r3
 8002620:	4b3f      	ldr	r3, [pc, #252]	; (8002720 <HAL_RCC_GetSysClockFreq+0x148>)
 8002622:	5c9b      	ldrb	r3, [r3, r2]
 8002624:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002626:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002628:	0d9a      	lsrs	r2, r3, #22
 800262a:	2303      	movs	r3, #3
 800262c:	4013      	ands	r3, r2
 800262e:	3301      	adds	r3, #1
 8002630:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002632:	4b37      	ldr	r3, [pc, #220]	; (8002710 <HAL_RCC_GetSysClockFreq+0x138>)
 8002634:	68da      	ldr	r2, [r3, #12]
 8002636:	2380      	movs	r3, #128	; 0x80
 8002638:	025b      	lsls	r3, r3, #9
 800263a:	4013      	ands	r3, r2
 800263c:	d01a      	beq.n	8002674 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800263e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002640:	61bb      	str	r3, [r7, #24]
 8002642:	2300      	movs	r3, #0
 8002644:	61fb      	str	r3, [r7, #28]
 8002646:	4a35      	ldr	r2, [pc, #212]	; (800271c <HAL_RCC_GetSysClockFreq+0x144>)
 8002648:	2300      	movs	r3, #0
 800264a:	69b8      	ldr	r0, [r7, #24]
 800264c:	69f9      	ldr	r1, [r7, #28]
 800264e:	f7fd fe07 	bl	8000260 <__aeabi_lmul>
 8002652:	0002      	movs	r2, r0
 8002654:	000b      	movs	r3, r1
 8002656:	0010      	movs	r0, r2
 8002658:	0019      	movs	r1, r3
 800265a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800265c:	613b      	str	r3, [r7, #16]
 800265e:	2300      	movs	r3, #0
 8002660:	617b      	str	r3, [r7, #20]
 8002662:	693a      	ldr	r2, [r7, #16]
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	f7fd fddb 	bl	8000220 <__aeabi_uldivmod>
 800266a:	0002      	movs	r2, r0
 800266c:	000b      	movs	r3, r1
 800266e:	0013      	movs	r3, r2
 8002670:	637b      	str	r3, [r7, #52]	; 0x34
 8002672:	e037      	b.n	80026e4 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002674:	4b26      	ldr	r3, [pc, #152]	; (8002710 <HAL_RCC_GetSysClockFreq+0x138>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	2210      	movs	r2, #16
 800267a:	4013      	ands	r3, r2
 800267c:	d01a      	beq.n	80026b4 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800267e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002680:	60bb      	str	r3, [r7, #8]
 8002682:	2300      	movs	r3, #0
 8002684:	60fb      	str	r3, [r7, #12]
 8002686:	4a23      	ldr	r2, [pc, #140]	; (8002714 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002688:	2300      	movs	r3, #0
 800268a:	68b8      	ldr	r0, [r7, #8]
 800268c:	68f9      	ldr	r1, [r7, #12]
 800268e:	f7fd fde7 	bl	8000260 <__aeabi_lmul>
 8002692:	0002      	movs	r2, r0
 8002694:	000b      	movs	r3, r1
 8002696:	0010      	movs	r0, r2
 8002698:	0019      	movs	r1, r3
 800269a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800269c:	603b      	str	r3, [r7, #0]
 800269e:	2300      	movs	r3, #0
 80026a0:	607b      	str	r3, [r7, #4]
 80026a2:	683a      	ldr	r2, [r7, #0]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	f7fd fdbb 	bl	8000220 <__aeabi_uldivmod>
 80026aa:	0002      	movs	r2, r0
 80026ac:	000b      	movs	r3, r1
 80026ae:	0013      	movs	r3, r2
 80026b0:	637b      	str	r3, [r7, #52]	; 0x34
 80026b2:	e017      	b.n	80026e4 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80026b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026b6:	0018      	movs	r0, r3
 80026b8:	2300      	movs	r3, #0
 80026ba:	0019      	movs	r1, r3
 80026bc:	4a16      	ldr	r2, [pc, #88]	; (8002718 <HAL_RCC_GetSysClockFreq+0x140>)
 80026be:	2300      	movs	r3, #0
 80026c0:	f7fd fdce 	bl	8000260 <__aeabi_lmul>
 80026c4:	0002      	movs	r2, r0
 80026c6:	000b      	movs	r3, r1
 80026c8:	0010      	movs	r0, r2
 80026ca:	0019      	movs	r1, r3
 80026cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ce:	001c      	movs	r4, r3
 80026d0:	2300      	movs	r3, #0
 80026d2:	001d      	movs	r5, r3
 80026d4:	0022      	movs	r2, r4
 80026d6:	002b      	movs	r3, r5
 80026d8:	f7fd fda2 	bl	8000220 <__aeabi_uldivmod>
 80026dc:	0002      	movs	r2, r0
 80026de:	000b      	movs	r3, r1
 80026e0:	0013      	movs	r3, r2
 80026e2:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 80026e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026e6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80026e8:	e00d      	b.n	8002706 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80026ea:	4b09      	ldr	r3, [pc, #36]	; (8002710 <HAL_RCC_GetSysClockFreq+0x138>)
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	0b5b      	lsrs	r3, r3, #13
 80026f0:	2207      	movs	r2, #7
 80026f2:	4013      	ands	r3, r2
 80026f4:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80026f6:	6a3b      	ldr	r3, [r7, #32]
 80026f8:	3301      	adds	r3, #1
 80026fa:	2280      	movs	r2, #128	; 0x80
 80026fc:	0212      	lsls	r2, r2, #8
 80026fe:	409a      	lsls	r2, r3
 8002700:	0013      	movs	r3, r2
 8002702:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002704:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002708:	0018      	movs	r0, r3
 800270a:	46bd      	mov	sp, r7
 800270c:	b00e      	add	sp, #56	; 0x38
 800270e:	bdb0      	pop	{r4, r5, r7, pc}
 8002710:	40021000 	.word	0x40021000
 8002714:	003d0900 	.word	0x003d0900
 8002718:	00f42400 	.word	0x00f42400
 800271c:	007a1200 	.word	0x007a1200
 8002720:	080027a4 	.word	0x080027a4

08002724 <__libc_init_array>:
 8002724:	b570      	push	{r4, r5, r6, lr}
 8002726:	2600      	movs	r6, #0
 8002728:	4d0c      	ldr	r5, [pc, #48]	; (800275c <__libc_init_array+0x38>)
 800272a:	4c0d      	ldr	r4, [pc, #52]	; (8002760 <__libc_init_array+0x3c>)
 800272c:	1b64      	subs	r4, r4, r5
 800272e:	10a4      	asrs	r4, r4, #2
 8002730:	42a6      	cmp	r6, r4
 8002732:	d109      	bne.n	8002748 <__libc_init_array+0x24>
 8002734:	2600      	movs	r6, #0
 8002736:	f000 f821 	bl	800277c <_init>
 800273a:	4d0a      	ldr	r5, [pc, #40]	; (8002764 <__libc_init_array+0x40>)
 800273c:	4c0a      	ldr	r4, [pc, #40]	; (8002768 <__libc_init_array+0x44>)
 800273e:	1b64      	subs	r4, r4, r5
 8002740:	10a4      	asrs	r4, r4, #2
 8002742:	42a6      	cmp	r6, r4
 8002744:	d105      	bne.n	8002752 <__libc_init_array+0x2e>
 8002746:	bd70      	pop	{r4, r5, r6, pc}
 8002748:	00b3      	lsls	r3, r6, #2
 800274a:	58eb      	ldr	r3, [r5, r3]
 800274c:	4798      	blx	r3
 800274e:	3601      	adds	r6, #1
 8002750:	e7ee      	b.n	8002730 <__libc_init_array+0xc>
 8002752:	00b3      	lsls	r3, r6, #2
 8002754:	58eb      	ldr	r3, [r5, r3]
 8002756:	4798      	blx	r3
 8002758:	3601      	adds	r6, #1
 800275a:	e7f2      	b.n	8002742 <__libc_init_array+0x1e>
 800275c:	080027b8 	.word	0x080027b8
 8002760:	080027b8 	.word	0x080027b8
 8002764:	080027b8 	.word	0x080027b8
 8002768:	080027bc 	.word	0x080027bc

0800276c <memset>:
 800276c:	0003      	movs	r3, r0
 800276e:	1882      	adds	r2, r0, r2
 8002770:	4293      	cmp	r3, r2
 8002772:	d100      	bne.n	8002776 <memset+0xa>
 8002774:	4770      	bx	lr
 8002776:	7019      	strb	r1, [r3, #0]
 8002778:	3301      	adds	r3, #1
 800277a:	e7f9      	b.n	8002770 <memset+0x4>

0800277c <_init>:
 800277c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800277e:	46c0      	nop			; (mov r8, r8)
 8002780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002782:	bc08      	pop	{r3}
 8002784:	469e      	mov	lr, r3
 8002786:	4770      	bx	lr

08002788 <_fini>:
 8002788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800278a:	46c0      	nop			; (mov r8, r8)
 800278c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800278e:	bc08      	pop	{r3}
 8002790:	469e      	mov	lr, r3
 8002792:	4770      	bx	lr
