Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/PC/Desktop/Predmeti/II godina/AR2/reg_shifter/Shift_Register_TB_isim_beh.exe -prj C:/Users/PC/Desktop/Predmeti/II godina/AR2/reg_shifter/Shift_Register_TB_beh.prj work.Shift_Register_TB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/PC/Desktop/Predmeti/II godina/AR2/reg_shifter/Shift_Register.vhd" into library work
Parsing VHDL file "C:/Users/PC/Desktop/Predmeti/II godina/AR2/reg_shifter/Shift_Regtb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity Shift_Register [shift_register_default]
Compiling architecture tb_arch of entity shift_register_tb
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable C:/Users/PC/Desktop/Predmeti/II godina/AR2/reg_shifter/Shift_Register_TB_isim_beh.exe
Fuse Memory Usage: 36788 KB
Fuse CPU Usage: 530 ms
