Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Jan 14 10:35:02 2025
| Host         : olhsw-01.cern.ch running 64-bit AlmaLinux release 9.3 (Shamrock Pampas Cat)
| Command      : report_utilization -file vivado_synth.rpt
| Design       : myproject
| Device       : xcvu13p-flga2577-2-e
| Speed File   : -2
| Design State : Optimized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+---------+-------+------------+-----------+--------+
|          Site Type         |   Used  | Fixed | Prohibited | Available |  Util% |
+----------------------------+---------+-------+------------+-----------+--------+
| CLB LUTs*                  | 6405638 |     0 |          0 |   1728000 | 370.70 |
|   LUT as Logic             | 6405468 |     0 |          0 |   1728000 | 370.69 |
|   LUT as Memory            |     170 |     0 |          0 |    791040 |   0.02 |
|     LUT as Distributed RAM |     168 |     0 |            |           |        |
|     LUT as Shift Register  |       2 |     0 |            |           |        |
| CLB Registers              |  649342 |     0 |          0 |   3456000 |  18.79 |
|   Register as Flip Flop    |  649342 |     0 |          0 |   3456000 |  18.79 |
|   Register as Latch        |       0 |     0 |          0 |   3456000 |   0.00 |
| CARRY8                     |  173816 |     0 |          0 |    216000 |  80.47 |
| F7 Muxes                   | 1691640 |     0 |          0 |    864000 | 195.79 |
| F8 Muxes                   |  719280 |     0 |          0 |    432000 | 166.50 |
| F9 Muxes                   |       0 |     0 |          0 |    216000 |   0.00 |
+----------------------------+---------+-------+------------+-----------+--------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 0      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 0      |          Yes |           - |          Set |
| 0      |          Yes |           - |        Reset |
| 12113  |          Yes |         Set |            - |
| 637229 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 1360 |     0 |          0 |      2688 | 50.60 |
|   RAMB36/FIFO*    | 1360 |     0 |          0 |      2688 | 50.60 |
|     RAMB36E2 only | 1360 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |      5376 |  0.00 |
| URAM              |    0 |     0 |          0 |      1280 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+-------+-------+------------+-----------+--------+
|    Site Type   |  Used | Fixed | Prohibited | Available |  Util% |
+----------------+-------+-------+------------+-----------+--------+
| DSPs           | 12288 |     0 |          0 |     12288 | 100.00 |
|   DSP48E2 only | 12288 |       |            |           |        |
+----------------+-------+-------+------------+-----------+--------+


4. I/O
------

+------------+------+-------+------------+-----------+--------+
|  Site Type | Used | Fixed | Prohibited | Available |  Util% |
+------------+------+-------+------------+-----------+--------+
| Bonded IOB | 2728 |     0 |          0 |       448 | 608.93 |
+------------+------+-------+------------+-----------+--------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |          0 |      1344 |  0.07 |
|   BUFGCE             |    1 |     0 |          0 |       384 |  0.26 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        64 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       768 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |       128 |  0.00 |
| PLL                  |    0 |     0 |          0 |        32 |  0.00 |
| MMCM                 |    0 |     0 |          0 |        16 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| CMACE4          |    0 |     0 |          0 |        12 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |       128 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |        32 |  0.00 |
| ILKNE4          |    0 |     0 |          0 |         8 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        64 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        64 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         4 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         4 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |        16 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         4 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         4 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         4 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         8 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         4 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         4 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+---------+---------------------+
| Ref Name |   Used  | Functional Category |
+----------+---------+---------------------+
| LUT6     | 4677518 |                 CLB |
| MUXF7    | 1691640 |                 CLB |
| LUT2     | 1355076 |                 CLB |
| MUXF8    |  719280 |                 CLB |
| FDRE     |  637229 |            Register |
| LUT3     |  350838 |                 CLB |
| LUT4     |  316472 |                 CLB |
| LUT5     |  263595 |                 CLB |
| CARRY8   |  173816 |                 CLB |
| LUT1     |   34290 |                 CLB |
| DSP48E2  |   12288 |          Arithmetic |
| FDSE     |   12113 |            Register |
| OBUF     |    2723 |                 I/O |
| RAMB36E2 |    1360 |            BLOCKRAM |
| RAMD32   |     288 |                 CLB |
| RAMS32   |      48 |                 CLB |
| INBUF    |       5 |                 I/O |
| IBUFCTRL |       5 |              Others |
| SRL16E   |       2 |                 CLB |
| BUFGCE   |       1 |               Clock |
+----------+---------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR3 <-> SLR2                    |    0 |       |     23040 |  0.00 |
|   SLR2 -> SLR3                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR3 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR2 <-> SLR1                    |    0 |       |     23040 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     23040 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+------+
| FROM \ TO | SLR3 | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+------+
| SLR3      |    0 |    0 |    0 |    0 |
| SLR2      |    0 |    0 |    0 |    0 |
| SLR1      |    0 |    0 |    0 |    0 |
| SLR0      |    0 |    0 |    0 |    0 |
+-----------+------+------+------+------+


13. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR3      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |         0 |         |          0 |          |          0 |          |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


