vendor_name = ModelSim
source_file = 1, D:/FPGAProject/any_wave/ip_config/sin.qip
source_file = 1, D:/FPGAProject/any_wave/ip_config/sin.v
source_file = 1, D:/FPGAProject/any_wave/ip_config/square.qip
source_file = 1, D:/FPGAProject/any_wave/ip_config/square.v
source_file = 1, D:/FPGAProject/any_wave/ip_config/triangular.qip
source_file = 1, D:/FPGAProject/any_wave/ip_config/triangular.v
source_file = 1, D:/FPGAProject/any_wave/ip_config/sawtooth.qip
source_file = 1, D:/FPGAProject/any_wave/ip_config/sawtooth.v
source_file = 1, D:/FPGAProject/any_wave/srv/any_wave.v
source_file = 1, D:/FPGAProject/any_wave/srv/count.v
source_file = 1, D:/FPGAProject/any_wave/srv/ax_debounce.v
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/FPGAProject/any_wave/db/altsyncram_dha1.tdf
source_file = 1, D:/FPGAProject/any_wave/mif/sin_wave.mif
source_file = 1, D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf
source_file = 1, D:/FPGAProject/any_wave/mif/square_wave.mif
source_file = 1, D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf
source_file = 1, D:/FPGAProject/any_wave/mif/sawtooth_wave.mif
source_file = 1, D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf
source_file = 1, D:/FPGAProject/any_wave/mif/triangular_wave.mif
design_name = any_wave
instance = comp, \dout[0]~output , dout[0]~output, any_wave, 1
instance = comp, \dout[1]~output , dout[1]~output, any_wave, 1
instance = comp, \dout[2]~output , dout[2]~output, any_wave, 1
instance = comp, \dout[3]~output , dout[3]~output, any_wave, 1
instance = comp, \dout[4]~output , dout[4]~output, any_wave, 1
instance = comp, \dout[5]~output , dout[5]~output, any_wave, 1
instance = comp, \dout[6]~output , dout[6]~output, any_wave, 1
instance = comp, \dout[7]~output , dout[7]~output, any_wave, 1
instance = comp, \clk~input , clk~input, any_wave, 1
instance = comp, \key1~input , key1~input, any_wave, 1
instance = comp, \key2~input , key2~input, any_wave, 1
instance = comp, \key3~input , key3~input, any_wave, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
