--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml seven_bt_adder.twx seven_bt_adder.ncd -o seven_bt_adder.twr
seven_bt_adder.pcf -ucf seven_bt_adder.ucf

Design file:              seven_bt_adder.ncd
Physical constraint file: seven_bt_adder.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock pb1
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
x<0>        |    2.924(R)|    2.142(R)|pb1_BUFGP         |   0.000|
x<1>        |    2.905(R)|    1.409(R)|pb1_BUFGP         |   0.000|
x<2>        |    2.913(R)|    2.575(R)|pb1_BUFGP         |   0.000|
x<3>        |    2.907(R)|    1.952(R)|pb1_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock pb2
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
x<0>        |    3.672(R)|    1.452(R)|pb2_BUFGP         |   0.000|
x<1>        |    3.653(R)|    0.552(R)|pb2_BUFGP         |   0.000|
x<2>        |    3.661(R)|    1.231(R)|pb2_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock pb3
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
x<0>        |    1.499(R)|    2.055(R)|pb3_BUFGP         |   0.000|
x<1>        |    2.182(R)|    0.954(R)|pb3_BUFGP         |   0.000|
x<2>        |    1.460(R)|    2.488(R)|pb3_BUFGP         |   0.000|
x<3>        |    2.976(R)|    1.865(R)|pb3_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock pb4
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
x<0>        |    1.111(R)|    2.577(R)|pb4_BUFGP         |   0.000|
x<1>        |    0.783(R)|    2.387(R)|pb4_BUFGP         |   0.000|
x<2>        |    0.851(R)|    2.890(R)|pb4_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock pb1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
a<0>        |   12.713(R)|pb1_BUFGP         |   0.000|
a<1>        |   14.287(R)|pb1_BUFGP         |   0.000|
a<2>        |   13.052(R)|pb1_BUFGP         |   0.000|
a<3>        |   13.775(R)|pb1_BUFGP         |   0.000|
carry       |   18.133(R)|pb1_BUFGP         |   0.000|
z<0>        |   11.869(R)|pb1_BUFGP         |   0.000|
z<1>        |   11.893(R)|pb1_BUFGP         |   0.000|
z<2>        |   13.171(R)|pb1_BUFGP         |   0.000|
z<3>        |   15.045(R)|pb1_BUFGP         |   0.000|
z<4>        |   16.365(R)|pb1_BUFGP         |   0.000|
z<5>        |   17.103(R)|pb1_BUFGP         |   0.000|
z<6>        |   18.648(R)|pb1_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock pb2 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
a<4>        |   11.876(R)|pb2_BUFGP         |   0.000|
a<5>        |   11.898(R)|pb2_BUFGP         |   0.000|
a<6>        |   11.917(R)|pb2_BUFGP         |   0.000|
carry       |   13.801(R)|pb2_BUFGP         |   0.000|
z<4>        |   11.997(R)|pb2_BUFGP         |   0.000|
z<5>        |   12.747(R)|pb2_BUFGP         |   0.000|
z<6>        |   14.316(R)|pb2_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock pb3 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
b<0>        |    8.683(R)|pb3_BUFGP         |   0.000|
b<1>        |    8.681(R)|pb3_BUFGP         |   0.000|
b<2>        |    8.711(R)|pb3_BUFGP         |   0.000|
b<3>        |   13.263(R)|pb3_BUFGP         |   0.000|
carry       |   18.510(R)|pb3_BUFGP         |   0.000|
z<0>        |   12.010(R)|pb3_BUFGP         |   0.000|
z<1>        |   12.116(R)|pb3_BUFGP         |   0.000|
z<2>        |   13.548(R)|pb3_BUFGP         |   0.000|
z<3>        |   15.422(R)|pb3_BUFGP         |   0.000|
z<4>        |   16.742(R)|pb3_BUFGP         |   0.000|
z<5>        |   17.480(R)|pb3_BUFGP         |   0.000|
z<6>        |   19.025(R)|pb3_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock pb4 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
b<4>        |    9.475(R)|pb4_BUFGP         |   0.000|
b<5>        |    9.455(R)|pb4_BUFGP         |   0.000|
b<6>        |    9.476(R)|pb4_BUFGP         |   0.000|
carry       |   15.173(R)|pb4_BUFGP         |   0.000|
z<4>        |   13.199(R)|pb4_BUFGP         |   0.000|
z<5>        |   14.116(R)|pb4_BUFGP         |   0.000|
z<6>        |   15.688(R)|pb4_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Mon Jan 29 14:30:07 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 352 MB



