# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:33:31 on Oct 07,2025
# vlog -reportprogress 300 MEALY_101.v 
# -- Compiling module MEALY_101
# ** Error: MEALY_101.v(48): (vlog-2730) Undefined variable: 's3'.
# ** Error: (vlog-13069) MEALY_101.v(57): near "end": syntax error, unexpected end.
# ** Error (suppressible): MEALY_101.v(61): (vlog-2388) 'clk' already declared in this scope (MEALY_101).
# ** Error (suppressible): MEALY_101.v(61): (vlog-2388) 'rst' already declared in this scope (MEALY_101).
# ** Error: MEALY_101.v(61): Declarations not allowed in unnamed block.
# ** Error (suppressible): MEALY_101.v(62): (vlog-2388) 'x' already declared in this scope (MEALY_101).
# ** Error: MEALY_101.v(62): Declarations not allowed in unnamed block.
# ** Error: MEALY_101.v(63): Illegal declaration after the statement near line '60'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: MEALY_101.v(66): Checker 'MEALY_101' not found.  Instantiation 'M1' must be of a visible checker.
# ** Error: (vlog-13069) MEALY_101.v(68): near "initial": syntax error, unexpected initial.
# ** Error: MEALY_101.v(66): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: (vlog-13069) MEALY_101.v(74): near "=": syntax error, unexpected '='.
# ** Error: MEALY_101.v(74): (vlog-13205) Syntax error found in the scope following 'rst'. Is there a missing '::'?
# End time: 19:33:32 on Oct 07,2025, Elapsed time: 0:00:01
# Errors: 13, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog MEALY_101.v"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:34:57 on Oct 07,2025
# vlog -reportprogress 300 MEALY_101.v 
# -- Compiling module MEALY_101
# ** Error: MEALY_101.v(48): (vlog-2730) Undefined variable: 's3'.
# ** Error: (vlog-13069) MEALY_101.v(57): near "end": syntax error, unexpected end.
# ** Error (suppressible): MEALY_101.v(61): (vlog-2388) 'clk' already declared in this scope (MEALY_101).
# ** Error (suppressible): MEALY_101.v(61): (vlog-2388) 'rst' already declared in this scope (MEALY_101).
# ** Error: MEALY_101.v(61): Declarations not allowed in unnamed block.
# ** Error (suppressible): MEALY_101.v(62): (vlog-2388) 'x' already declared in this scope (MEALY_101).
# ** Error: MEALY_101.v(62): Declarations not allowed in unnamed block.
# ** Error: MEALY_101.v(63): Illegal declaration after the statement near line '60'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: MEALY_101.v(66): Checker 'MEALY_101' not found.  Instantiation 'M1' must be of a visible checker.
# ** Error: (vlog-13069) MEALY_101.v(68): near "initial": syntax error, unexpected initial.
# ** Error: MEALY_101.v(66): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: (vlog-13069) MEALY_101.v(74): near "=": syntax error, unexpected '='.
# ** Error: MEALY_101.v(74): (vlog-13205) Syntax error found in the scope following 'rst'. Is there a missing '::'?
# End time: 19:34:57 on Oct 07,2025, Elapsed time: 0:00:00
# Errors: 13, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog MEALY_101.v"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:37:40 on Oct 07,2025
# vlog -reportprogress 300 MEALY_101.v 
# -- Compiling module MEALY_101
# ** Error: (vlog-13069) MEALY_101.v(57): near "end": syntax error, unexpected end.
# ** Error (suppressible): MEALY_101.v(61): (vlog-2388) 'clk' already declared in this scope (MEALY_101).
# ** Error (suppressible): MEALY_101.v(61): (vlog-2388) 'rst' already declared in this scope (MEALY_101).
# ** Error: MEALY_101.v(61): Declarations not allowed in unnamed block.
# ** Error (suppressible): MEALY_101.v(62): (vlog-2388) 'x' already declared in this scope (MEALY_101).
# ** Error: MEALY_101.v(62): Declarations not allowed in unnamed block.
# ** Error: MEALY_101.v(63): Illegal declaration after the statement near line '60'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: MEALY_101.v(66): Checker 'MEALY_101' not found.  Instantiation 'M1' must be of a visible checker.
# ** Error: (vlog-13069) MEALY_101.v(68): near "initial": syntax error, unexpected initial.
# ** Error: MEALY_101.v(66): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: (vlog-13069) MEALY_101.v(74): near "=": syntax error, unexpected '='.
# ** Error: MEALY_101.v(74): (vlog-13205) Syntax error found in the scope following 'rst'. Is there a missing '::'?
# End time: 19:37:40 on Oct 07,2025, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog MEALY_101.v"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:39:25 on Oct 07,2025
# vlog -reportprogress 300 MEALY_101.v 
# -- Compiling module MEALY_101
# ** Error: (vlog-13069) MEALY_101.v(58): near "endmodule": syntax error, unexpected endmodule.
# ** Error (suppressible): MEALY_101.v(61): (vlog-2388) 'clk' already declared in this scope (MEALY_101).
# ** Error (suppressible): MEALY_101.v(61): (vlog-2388) 'rst' already declared in this scope (MEALY_101).
# ** Error: MEALY_101.v(61): Declarations not allowed in unnamed block.
# ** Error (suppressible): MEALY_101.v(62): (vlog-2388) 'x' already declared in this scope (MEALY_101).
# ** Error: MEALY_101.v(62): Declarations not allowed in unnamed block.
# ** Error: MEALY_101.v(63): Illegal declaration after the statement near line '60'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: MEALY_101.v(66): Checker 'MEALY_101' not found.  Instantiation 'M1' must be of a visible checker.
# ** Error: (vlog-13069) MEALY_101.v(68): near "initial": syntax error, unexpected initial.
# ** Error: MEALY_101.v(66): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: (vlog-13069) MEALY_101.v(74): near "=": syntax error, unexpected '='.
# ** Error: MEALY_101.v(74): (vlog-13205) Syntax error found in the scope following 'rst'. Is there a missing '::'?
# End time: 19:39:25 on Oct 07,2025, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog MEALY_101.v"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:39:38 on Oct 07,2025
# vlog -reportprogress 300 MEALY_101.v 
# -- Compiling module MEALY_101
# ** Error: (vlog-13069) MEALY_101.v(57): near "end": syntax error, unexpected end.
# ** Error (suppressible): MEALY_101.v(61): (vlog-2388) 'clk' already declared in this scope (MEALY_101).
# ** Error (suppressible): MEALY_101.v(61): (vlog-2388) 'rst' already declared in this scope (MEALY_101).
# ** Error: MEALY_101.v(61): Declarations not allowed in unnamed block.
# ** Error (suppressible): MEALY_101.v(62): (vlog-2388) 'x' already declared in this scope (MEALY_101).
# ** Error: MEALY_101.v(62): Declarations not allowed in unnamed block.
# ** Error: MEALY_101.v(63): Illegal declaration after the statement near line '60'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: MEALY_101.v(66): Checker 'MEALY_101' not found.  Instantiation 'M1' must be of a visible checker.
# ** Error: (vlog-13069) MEALY_101.v(68): near "initial": syntax error, unexpected initial.
# ** Error: MEALY_101.v(66): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: (vlog-13069) MEALY_101.v(74): near "=": syntax error, unexpected '='.
# ** Error: MEALY_101.v(74): (vlog-13205) Syntax error found in the scope following 'rst'. Is there a missing '::'?
# End time: 19:39:38 on Oct 07,2025, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog MEALY_101.v"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:41:41 on Oct 07,2025
# vlog -reportprogress 300 MEALY_101.v 
# -- Compiling module MEALY_101
# ** Error: (vlog-13069) MEALY_101.v(57): near "end": syntax error, unexpected end.
# ** Error (suppressible): MEALY_101.v(61): (vlog-2388) 'clk' already declared in this scope (MEALY_101).
# ** Error (suppressible): MEALY_101.v(61): (vlog-2388) 'rst' already declared in this scope (MEALY_101).
# ** Error: MEALY_101.v(61): Declarations not allowed in unnamed block.
# ** Error (suppressible): MEALY_101.v(62): (vlog-2388) 'x' already declared in this scope (MEALY_101).
# ** Error: MEALY_101.v(62): Declarations not allowed in unnamed block.
# ** Error: MEALY_101.v(63): Illegal declaration after the statement near line '60'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: MEALY_101.v(66): Checker 'MEALY_101' not found.  Instantiation 'M1' must be of a visible checker.
# ** Error: (vlog-13069) MEALY_101.v(68): near "initial": syntax error, unexpected initial.
# ** Error: MEALY_101.v(66): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: (vlog-13069) MEALY_101.v(74): near "=": syntax error, unexpected '='.
# ** Error: MEALY_101.v(74): (vlog-13205) Syntax error found in the scope following 'rst'. Is there a missing '::'?
# End time: 19:41:41 on Oct 07,2025, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog MEALY_101.v"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:46:10 on Oct 07,2025
# vlog -reportprogress 300 MEALY_101.v 
# -- Compiling module MEALY_101
# ** Error: (vlog-13069) MEALY_101.v(57): near "end": syntax error, unexpected end.
# ** Error (suppressible): MEALY_101.v(61): (vlog-2388) 'clk' already declared in this scope (MEALY_101).
# ** Error (suppressible): MEALY_101.v(61): (vlog-2388) 'rst' already declared in this scope (MEALY_101).
# ** Error: MEALY_101.v(61): Declarations not allowed in unnamed block.
# ** Error (suppressible): MEALY_101.v(62): (vlog-2388) 'x' already declared in this scope (MEALY_101).
# ** Error: MEALY_101.v(62): Declarations not allowed in unnamed block.
# ** Error: MEALY_101.v(63): Illegal declaration after the statement near line '60'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: MEALY_101.v(66): Checker 'MEALY_101' not found.  Instantiation 'M1' must be of a visible checker.
# ** Error: (vlog-13069) MEALY_101.v(68): near "initial": syntax error, unexpected initial.
# ** Error: MEALY_101.v(66): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: (vlog-13069) MEALY_101.v(81): near "clk": syntax error, unexpected IDENTIFIER, expecting ')' or ','.
# End time: 19:46:10 on Oct 07,2025, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog MEALY_101.v"

do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:49:48 on Oct 07,2025
# vlog -reportprogress 300 MEALY_101.v "+acc" 
# -- Compiling module MEALY_101
# -- Compiling module MEALY_101_tb
# ** Error: (vlog-13069) MEALY_101.v(82): near "clk": syntax error, unexpected IDENTIFIER, expecting ')' or ','.
# End time: 19:49:48 on Oct 07,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog MEALY_101.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:50:26 on Oct 07,2025
# vlog -reportprogress 300 MEALY_101.v "+acc" 
# -- Compiling module MEALY_101
# -- Compiling module MEALY_101_tb
# 
# Top level modules:
# 	MEALY_101_tb
# End time: 19:50:26 on Oct 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim MEALY_101_tb 
# Start time: 19:50:26 on Oct 07,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-2293) The parameter 's0' in the instance ('/MEALY_101_tb/M1') of ('MEALY_101') is declared without a value,
# and the instantiation does not provide a value for this parameter.
# ** Error: (vopt-2293) The parameter 's1' in the instance ('/MEALY_101_tb/M1') of ('MEALY_101') is declared without a value,
# and the instantiation does not provide a value for this parameter.
# ** Error: (vopt-2293) The parameter 's2' in the instance ('/MEALY_101_tb/M1') of ('MEALY_101') is declared without a value,
# and the instantiation does not provide a value for this parameter.
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:52:23 on Oct 07,2025
# vlog -reportprogress 300 MEALY_101.v "+acc" 
# -- Compiling module MEALY_101
# -- Compiling module MEALY_101_tb
# 
# Top level modules:
# 	MEALY_101_tb
# End time: 19:52:23 on Oct 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim MEALY_101_tb 
# Start time: 19:50:26 on Oct 07,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "MEALY_101(fast)".
# Loading work.MEALY_101_tb(fast)
# Loading work.MEALY_101(fast)
# clk=0,rst=0,x=1,y=0,time=                   0,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  10,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  20,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  30,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  40,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  50,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  60,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  70,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  80,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  90,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 100,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 110,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 120,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 130,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 140,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 150,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 160,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 170,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 180,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 190,clk,rst,x
# ** Note: $stop    : MEALY_101.v(80)
#    Time: 200 ns  Iteration: 0  Instance: /MEALY_101_tb
# Break in Module MEALY_101_tb at MEALY_101.v line 80
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:55:55 on Oct 07,2025
# vlog -reportprogress 300 MEALY_101.v "+acc" 
# -- Compiling module MEALY_101
# -- Compiling module MEALY_101_tb
# 
# Top level modules:
# 	MEALY_101_tb
# End time: 19:55:55 on Oct 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:55:56 on Oct 07,2025, Elapsed time: 0:05:30
# Errors: 3, Warnings: 0
# vsim MEALY_101_tb 
# Start time: 19:55:56 on Oct 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.MEALY_101_tb(fast)
# Loading work.MEALY_101(fast)
# clk=0,rst=0,x=0,y=0,time=                   0,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  10,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  20,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  30,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  40,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  50,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  60,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  70,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  80,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  90,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 100,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 110,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 120,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 130,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 140,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 150,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 160,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 170,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 180,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 190,clk,rst,x
# ** Note: $stop    : MEALY_101.v(85)
#    Time: 200 ns  Iteration: 0  Instance: /MEALY_101_tb
# Break in Module MEALY_101_tb at MEALY_101.v line 85
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:56:54 on Oct 07,2025
# vlog -reportprogress 300 MEALY_101.v "+acc" 
# -- Compiling module MEALY_101
# -- Compiling module MEALY_101_tb
# 
# Top level modules:
# 	MEALY_101_tb
# End time: 19:56:54 on Oct 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:56:56 on Oct 07,2025, Elapsed time: 0:01:00
# Errors: 0, Warnings: 0
# vsim MEALY_101_tb 
# Start time: 19:56:56 on Oct 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.MEALY_101_tb(fast)
# Loading work.MEALY_101(fast)
# clk=0,rst=0,x=0,y=0,time=                   0,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  10,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  20,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  30,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  40,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  50,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  60,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  70,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  80,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  90,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 100,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 110,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 120,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 130,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 140,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 150,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 160,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 170,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 180,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 190,clk,rst,x
# ** Note: $stop    : MEALY_101.v(85)
#    Time: 200 ns  Iteration: 0  Instance: /MEALY_101_tb
# Break in Module MEALY_101_tb at MEALY_101.v line 85
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:01:09 on Oct 07,2025
# vlog -reportprogress 300 MEALY_101.v "+acc" 
# -- Compiling module MEALY_101
# -- Compiling module MEALY_101_tb
# 
# Top level modules:
# 	MEALY_101_tb
# End time: 20:01:09 on Oct 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:01:10 on Oct 07,2025, Elapsed time: 0:04:14
# Errors: 0, Warnings: 0
# vsim MEALY_101_tb 
# Start time: 20:01:11 on Oct 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.MEALY_101_tb(fast)
# Loading work.MEALY_101(fast)
# clk=0,rst=0,x=0,y=0,time=                   0,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  10,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  20,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  30,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  40,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  50,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  60,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  70,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  80,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  90,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 100,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 110,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 120,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 130,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 140,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 150,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 160,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 170,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 180,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 190,clk,rst,x
# ** Note: $stop    : MEALY_101.v(85)
#    Time: 200 ns  Iteration: 0  Instance: /MEALY_101_tb
# Break in Module MEALY_101_tb at MEALY_101.v line 85
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:02:07 on Oct 07,2025
# vlog -reportprogress 300 MEALY_101.v "+acc" 
# -- Compiling module MEALY_101
# -- Compiling module MEALY_101_tb
# 
# Top level modules:
# 	MEALY_101_tb
# End time: 20:02:07 on Oct 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:02:09 on Oct 07,2025, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
# vsim MEALY_101_tb 
# Start time: 20:02:09 on Oct 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.MEALY_101_tb(fast)
# Loading work.MEALY_101(fast)
# clk=0,rst=0,x=0,y=0,time=                   0,clk,rst,x
# clk=1,rst=1,x=0,y=0,time=                  10,clk,rst,x
# clk=0,rst=1,x=0,y=0,time=                  20,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  30,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  40,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  50,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  60,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  70,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  80,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  90,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 100,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 110,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 120,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 130,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 140,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 150,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 160,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 170,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 180,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 190,clk,rst,x
# ** Note: $stop    : MEALY_101.v(85)
#    Time: 200 ns  Iteration: 0  Instance: /MEALY_101_tb
# Break in Module MEALY_101_tb at MEALY_101.v line 85
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:02:47 on Oct 07,2025
# vlog -reportprogress 300 MEALY_101.v "+acc" 
# -- Compiling module MEALY_101
# -- Compiling module MEALY_101_tb
# 
# Top level modules:
# 	MEALY_101_tb
# End time: 20:02:47 on Oct 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:02:49 on Oct 07,2025, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
# vsim MEALY_101_tb 
# Start time: 20:02:49 on Oct 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.MEALY_101_tb(fast)
# Loading work.MEALY_101(fast)
# clk=0,rst=0,x=0,y=0,time=                   0,clk,rst,x
# clk=1,rst=1,x=0,y=0,time=                  10,clk,rst,x
# clk=0,rst=1,x=0,y=0,time=                  20,clk,rst,x
# clk=1,rst=1,x=0,y=0,time=                  30,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  40,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  50,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  60,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  70,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  80,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  90,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 100,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 110,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 120,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 130,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 140,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 150,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 160,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 170,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 180,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 190,clk,rst,x
# ** Note: $stop    : MEALY_101.v(85)
#    Time: 200 ns  Iteration: 0  Instance: /MEALY_101_tb
# Break in Module MEALY_101_tb at MEALY_101.v line 85
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:04:39 on Oct 07,2025
# vlog -reportprogress 300 MEALY_101.v "+acc" 
# -- Compiling module MEALY_101
# -- Compiling module MEALY_101_tb
# 
# Top level modules:
# 	MEALY_101_tb
# End time: 20:04:39 on Oct 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:04:41 on Oct 07,2025, Elapsed time: 0:01:52
# Errors: 0, Warnings: 0
# vsim MEALY_101_tb 
# Start time: 20:04:41 on Oct 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.MEALY_101_tb(fast)
# Loading work.MEALY_101(fast)
# clk=0,rst=0,x=0,y=0,time=                   0,clk,rst,x
# clk=1,rst=1,x=0,y=0,time=                  10,clk,rst,x
# clk=0,rst=1,x=0,y=0,time=                  20,clk,rst,x
# clk=1,rst=1,x=0,y=0,time=                  30,clk,rst,x
# clk=0,rst=1,x=0,y=0,time=                  40,clk,rst,x
# clk=1,rst=1,x=0,y=0,time=                  50,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  60,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  70,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  80,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  90,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 100,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 110,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 120,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 130,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 140,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 150,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 160,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 170,clk,rst,x
# clk=0,rst=1,x=0,y=0,time=                 180,clk,rst,x
# clk=1,rst=1,x=0,y=0,time=                 190,clk,rst,x
# ** Note: $stop    : MEALY_101.v(85)
#    Time: 200 ns  Iteration: 0  Instance: /MEALY_101_tb
# Break in Module MEALY_101_tb at MEALY_101.v line 85
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:05:40 on Oct 07,2025
# vlog -reportprogress 300 MEALY_101.v "+acc" 
# -- Compiling module MEALY_101
# -- Compiling module MEALY_101_tb
# 
# Top level modules:
# 	MEALY_101_tb
# End time: 20:05:41 on Oct 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:05:42 on Oct 07,2025, Elapsed time: 0:01:01
# Errors: 0, Warnings: 0
# vsim MEALY_101_tb 
# Start time: 20:05:42 on Oct 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.MEALY_101_tb(fast)
# Loading work.MEALY_101(fast)
# clk=0,rst=0,x=0,y=0,time=                   0,clk,rst,x
# clk=1,rst=1,x=0,y=0,time=                  10,clk,rst,x
# clk=0,rst=1,x=0,y=0,time=                  20,clk,rst,x
# clk=1,rst=1,x=0,y=0,time=                  30,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  40,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  50,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  60,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  70,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  80,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  90,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 100,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 110,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 120,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 130,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 140,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 150,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 160,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 170,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 180,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 190,clk,rst,x
# ** Note: $stop    : MEALY_101.v(87)
#    Time: 200 ns  Iteration: 0  Instance: /MEALY_101_tb
# Break in Module MEALY_101_tb at MEALY_101.v line 87
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:06:28 on Oct 07,2025
# vlog -reportprogress 300 MEALY_101.v "+acc" 
# -- Compiling module MEALY_101
# -- Compiling module MEALY_101_tb
# 
# Top level modules:
# 	MEALY_101_tb
# End time: 20:06:28 on Oct 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:06:30 on Oct 07,2025, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
# vsim MEALY_101_tb 
# Start time: 20:06:30 on Oct 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.MEALY_101_tb(fast)
# Loading work.MEALY_101(fast)
# clk=0,rst=0,x=0,y=0,time=                   0,clk,rst,x
# clk=1,rst=1,x=0,y=0,time=                  10,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  20,clk,rst,x
# clk=1,rst=1,x=0,y=0,time=                  30,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  40,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  50,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  60,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  70,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  80,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  90,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 100,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 110,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 120,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 130,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 140,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 150,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 160,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 170,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 180,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 190,clk,rst,x
# ** Note: $stop    : MEALY_101.v(87)
#    Time: 200 ns  Iteration: 0  Instance: /MEALY_101_tb
# Break in Module MEALY_101_tb at MEALY_101.v line 87
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:08:18 on Oct 07,2025
# vlog -reportprogress 300 MEALY_101.v "+acc" 
# -- Compiling module MEALY_101
# -- Compiling module MEALY_101_tb
# 
# Top level modules:
# 	MEALY_101_tb
# End time: 20:08:18 on Oct 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:08:19 on Oct 07,2025, Elapsed time: 0:01:49
# Errors: 0, Warnings: 0
# vsim MEALY_101_tb 
# Start time: 20:08:19 on Oct 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.MEALY_101_tb(fast)
# Loading work.MEALY_101(fast)
# clk=0,rst=0,x=0,y=0,time=                   0,clk,rst,x
# clk=1,rst=0,x=0,y=0,time=                   5,clk,rst,x
# clk=0,rst=0,x=0,y=0,time=                  10,clk,rst,x
# clk=1,rst=0,x=0,y=0,time=                  15,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  20,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  25,clk,rst,x
# clk=0,rst=1,x=0,y=0,time=                  30,clk,rst,x
# clk=1,rst=1,x=0,y=0,time=                  35,clk,rst,x
# clk=0,rst=1,x=1,y=1,time=                  40,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  45,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  50,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  55,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  60,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  65,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  70,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  75,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  80,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  85,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  90,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  95,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 100,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 105,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 110,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 115,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 120,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 125,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 130,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 135,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 140,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 145,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 150,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 155,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 160,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 165,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 170,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 175,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 180,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 185,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 190,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 195,clk,rst,x
# ** Note: $stop    : MEALY_101.v(87)
#    Time: 200 ns  Iteration: 0  Instance: /MEALY_101_tb
# Break in Module MEALY_101_tb at MEALY_101.v line 87
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:09:18 on Oct 07,2025
# vlog -reportprogress 300 MEALY_101.v "+acc" 
# -- Compiling module MEALY_101
# -- Compiling module MEALY_101_tb
# 
# Top level modules:
# 	MEALY_101_tb
# End time: 20:09:18 on Oct 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:09:20 on Oct 07,2025, Elapsed time: 0:01:01
# Errors: 0, Warnings: 0
# vsim MEALY_101_tb 
# Start time: 20:09:20 on Oct 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.MEALY_101_tb(fast)
# Loading work.MEALY_101(fast)
# clk=0,rst=0,x=0,y=0,time=                   0,clk,rst,x
# clk=1,rst=0,x=0,y=0,time=                   5,clk,rst,x
# clk=0,rst=0,x=0,y=0,time=                  10,clk,rst,x
# clk=1,rst=0,x=0,y=0,time=                  15,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  20,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  25,clk,rst,x
# clk=0,rst=1,x=0,y=0,time=                  30,clk,rst,x
# clk=1,rst=1,x=0,y=0,time=                  35,clk,rst,x
# clk=0,rst=1,x=1,y=1,time=                  40,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  45,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  50,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  55,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  60,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  65,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  70,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  75,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  80,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  85,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  90,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  95,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 100,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 105,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 110,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 115,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 120,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 125,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 130,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 135,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 140,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 145,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 150,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 155,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 160,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 165,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 170,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 175,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 180,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 185,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                 190,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                 195,clk,rst,x
# ** Note: $stop    : MEALY_101.v(86)
#    Time: 200 ns  Iteration: 0  Instance: /MEALY_101_tb
# Break in Module MEALY_101_tb at MEALY_101.v line 86
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:10:06 on Oct 07,2025
# vlog -reportprogress 300 MEALY_101.v "+acc" 
# -- Compiling module MEALY_101
# -- Compiling module MEALY_101_tb
# 
# Top level modules:
# 	MEALY_101_tb
# End time: 20:10:07 on Oct 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:10:08 on Oct 07,2025, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
# vsim MEALY_101_tb 
# Start time: 20:10:08 on Oct 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.MEALY_101_tb(fast)
# Loading work.MEALY_101(fast)
# clk=0,rst=0,x=0,y=0,time=                   0,clk,rst,x
# clk=1,rst=0,x=0,y=0,time=                   5,clk,rst,x
# clk=0,rst=0,x=0,y=0,time=                  10,clk,rst,x
# clk=1,rst=0,x=0,y=0,time=                  15,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  20,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  25,clk,rst,x
# clk=0,rst=1,x=0,y=0,time=                  30,clk,rst,x
# clk=1,rst=1,x=0,y=0,time=                  35,clk,rst,x
# clk=0,rst=1,x=1,y=1,time=                  40,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  45,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  50,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  55,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  60,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  65,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  70,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  75,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  80,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  85,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  90,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  95,clk,rst,x
# ** Note: $stop    : MEALY_101.v(86)
#    Time: 100 ns  Iteration: 0  Instance: /MEALY_101_tb
# Break in Module MEALY_101_tb at MEALY_101.v line 86
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:14:12 on Oct 07,2025
# vlog -reportprogress 300 MEALY_101.v "+acc" 
# -- Compiling module MEALY_101
# -- Compiling module MEALY_101_tb
# 
# Top level modules:
# 	MEALY_101_tb
# End time: 20:14:12 on Oct 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:14:13 on Oct 07,2025, Elapsed time: 0:04:05
# Errors: 0, Warnings: 0
# vsim MEALY_101_tb 
# Start time: 20:14:14 on Oct 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.MEALY_101_tb(fast)
# Loading work.MEALY_101(fast)
# clk=0,rst=0,x=0,y=0,time=                   0,clk,rst,x
# clk=1,rst=0,x=0,y=0,time=                   5,clk,rst,x
# clk=0,rst=0,x=0,y=0,time=                  10,clk,rst,x
# clk=1,rst=0,x=0,y=0,time=                  15,clk,rst,x
# clk=0,rst=1,x=0,y=0,time=                  20,clk,rst,x
# clk=1,rst=1,x=0,y=0,time=                  25,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  30,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  35,clk,rst,x
# clk=0,rst=1,x=0,y=0,time=                  40,clk,rst,x
# clk=1,rst=1,x=0,y=0,time=                  45,clk,rst,x
# clk=0,rst=1,x=1,y=1,time=                  50,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  55,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  60,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  65,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  70,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  75,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  80,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  85,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  90,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  95,clk,rst,x
# ** Note: $stop    : MEALY_101.v(86)
#    Time: 100 ns  Iteration: 0  Instance: /MEALY_101_tb
# Break in Module MEALY_101_tb at MEALY_101.v line 86
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:16:04 on Oct 07,2025
# vlog -reportprogress 300 MEALY_101.v "+acc" 
# -- Compiling module MEALY_101
# -- Compiling module MEALY_101_tb
# 
# Top level modules:
# 	MEALY_101_tb
# End time: 20:16:04 on Oct 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:16:05 on Oct 07,2025, Elapsed time: 0:01:51
# Errors: 0, Warnings: 0
# vsim MEALY_101_tb 
# Start time: 20:16:05 on Oct 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "MEALY_101(fast)".
# Loading work.MEALY_101_tb(fast)
# Loading work.MEALY_101(fast)
# clk=0,rst=0,x=0,y=0,time=                   0,clk,rst,x
# clk=1,rst=0,x=0,y=0,time=                   5,clk,rst,x
# clk=0,rst=0,x=0,y=0,time=                  10,clk,rst,x
# clk=1,rst=0,x=0,y=0,time=                  15,clk,rst,x
# clk=0,rst=1,x=0,y=0,time=                  20,clk,rst,x
# clk=1,rst=1,x=0,y=0,time=                  25,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  30,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  35,clk,rst,x
# clk=0,rst=1,x=0,y=0,time=                  40,clk,rst,x
# clk=1,rst=1,x=0,y=0,time=                  45,clk,rst,x
# clk=0,rst=1,x=1,y=1,time=                  50,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  55,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  60,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  65,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  70,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  75,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  80,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  85,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  90,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  95,clk,rst,x
# ** Note: $stop    : MEALY_101.v(86)
#    Time: 100 ns  Iteration: 0  Instance: /MEALY_101_tb
# Break in Module MEALY_101_tb at MEALY_101.v line 86
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:23:16 on Oct 07,2025
# vlog -reportprogress 300 MEALY_101.v "+acc" 
# -- Compiling module MEALY_101
# -- Compiling module MEALY_101_tb
# 
# Top level modules:
# 	MEALY_101_tb
# End time: 20:23:16 on Oct 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:23:17 on Oct 07,2025, Elapsed time: 0:07:12
# Errors: 0, Warnings: 0
# vsim MEALY_101_tb 
# Start time: 20:23:17 on Oct 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "MEALY_101(fast)".
# Loading work.MEALY_101_tb(fast)
# Loading work.MEALY_101(fast)
# clk=0,rst=0,x=0,y=0,time=                   0,clk,rst,x
# clk=1,rst=0,x=0,y=0,time=                   5,clk,rst,x
# clk=0,rst=0,x=0,y=0,time=                  10,clk,rst,x
# clk=1,rst=0,x=0,y=0,time=                  15,clk,rst,x
# clk=0,rst=1,x=0,y=0,time=                  20,clk,rst,x
# clk=1,rst=1,x=0,y=0,time=                  25,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  30,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  35,clk,rst,x
# clk=0,rst=1,x=0,y=0,time=                  40,clk,rst,x
# clk=1,rst=1,x=0,y=0,time=                  45,clk,rst,x
# clk=0,rst=1,x=1,y=1,time=                  50,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  55,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  60,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  65,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  70,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  75,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  80,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  85,clk,rst,x
# clk=0,rst=1,x=1,y=0,time=                  90,clk,rst,x
# clk=1,rst=1,x=1,y=0,time=                  95,clk,rst,x
# ** Note: $stop    : MEALY_101.v(87)
#    Time: 100 ns  Iteration: 0  Instance: /MEALY_101_tb
# Break in Module MEALY_101_tb at MEALY_101.v line 87
