# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../adder_vhdl.srcs/sources_1/new/full_adder.vhd" \
"../../../../adder_vhdl.srcs/sources_1/new/half_adder.vhd" \
"../../../../adder_vhdl.srcs/sources_1/new/lab2.vhd" \
"../../../../adder_vhdl.srcs/sim_1/new/lab2_test.vhd" \

# Do not sort compile order
nosort
