LSE_CPS_ID_1 "d:/rtl_fpga/sd3/verilog/aula53_arbitradores/arbiter.v:4[19:20]"
LSE_CPS_ID_2 "d:/rtl_fpga/sd3/verilog/aula53_arbitradores/arbiter.v:11[2] 28[10]"
LSE_CPS_ID_3 "d:/rtl_fpga/sd3/verilog/aula53_arbitradores/arbiter.v:11[2] 28[10]"
LSE_CPS_ID_4 "d:/rtl_fpga/sd3/verilog/aula53_arbitradores/arbiter.v:3[15:20]"
LSE_CPS_ID_5 "d:/rtl_fpga/sd3/verilog/aula53_arbitradores/arbiter.v:3[7:13]"
LSE_CPS_ID_6 "d:/rtl_fpga/sd3/verilog/aula53_arbitradores/arbiter.v:2[13:14]"
LSE_CPS_ID_7 "d:/rtl_fpga/sd3/verilog/aula53_arbitradores/arbiter.v:11[2] 28[10]"
LSE_CPS_ID_8 "d:/rtl_fpga/sd3/verilog/aula53_arbitradores/arbiter.v:11[2] 28[10]"
LSE_CPS_ID_9 "d:/rtl_fpga/sd3/verilog/aula53_arbitradores/arbiter.v:11[2] 28[10]"
LSE_CPS_ID_10 "d:/rtl_fpga/sd3/verilog/aula53_arbitradores/arbiter.v:11[2] 28[10]"
LSE_CPS_ID_11 "d:/rtl_fpga/sd3/verilog/aula53_arbitradores/arbiter.v:2[13:14]"
LSE_CPS_ID_12 "d:/rtl_fpga/sd3/verilog/aula53_arbitradores/arbiter.v:2[13:14]"
LSE_CPS_ID_13 "d:/rtl_fpga/sd3/verilog/aula53_arbitradores/arbiter.v:11[2] 28[10]"
LSE_CPS_ID_14 "d:/rtl_fpga/sd3/verilog/aula53_arbitradores/arbiter.v:4[19:20]"
LSE_CPS_ID_15 "d:/rtl_fpga/sd3/verilog/aula53_arbitradores/arbiter.v:11[2] 28[10]"
LSE_CPS_ID_16 "d:/rtl_fpga/sd3/verilog/aula53_arbitradores/arbiter.v:4[19:20]"
LSE_CPS_ID_17 "d:/rtl_fpga/sd3/verilog/aula53_arbitradores/arbiter.v:3[7:13]"
LSE_CPS_ID_18 "d:/rtl_fpga/sd3/verilog/aula53_arbitradores/arbiter.v:11[2] 28[10]"
LSE_CPS_ID_19 "d:/rtl_fpga/sd3/verilog/aula53_arbitradores/arbiter.v:11[2] 28[10]"
