`timescale 1ns/1ns
module tb_lab_PD4_top ();
    bit clk,
    bit reset,
    bit [7:0] data_d,
    bit [7:0] dd_slave,
    bit [7:0] d_slave,
    bit [7:0] def_slave
assign data_d = 8'd6;
always #10 clk = ~ clk;
initial begin
    #20;
    reset = 1'b1;
    reset (4*9) @(negedge clk);
    $stop;
end
    lab_PD4 Lab4_sys_inst (.*);
endmodule
