--------------- Build Started: 11/19/2019 14:51:01 Project: Ultrasoundv2, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\lucasiversen\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\lucasiversen\Desktop\Ultrasoundv2\Ultrasoundv2.cydsn\Ultrasoundv2.cyprj -d CY8C5888LTI-LP097 -s C:\Users\lucasiversen\Desktop\Ultrasoundv2\Ultrasoundv2.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: Pin_rpi_start_stop(0), Pin_score(0)
Analog Placement...
Log: apr.M0058: The analog placement iterative improvement is 49% done. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
Warning: sta.M0021: Ultrasoundv2_timing.html: Warning-1350: Asynchronous path(s) exist from "CLK_500kHz(routed)" to "CLK_24MHz". See the timing report for details. (File=C:\Users\lucasiversen\Desktop\Ultrasoundv2\Ultrasoundv2.cydsn\Ultrasoundv2_timing.html)
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 11/19/2019 14:51:19 ---------------
