// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _image_filter_Loop_1_proc_HH_
#define _image_filter_Loop_1_proc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "image_filter_mul_8ns_6ns_13_3.h"
#include "image_filter_mul_10ns_12ns_22_2.h"
#include "image_filter_Loop_1_proc_line_buffer_0_0_val.h"

namespace ap_rtl {

struct image_filter_Loop_1_proc : public sc_module {
    // Port declarations 27
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > rows;
    sc_in< sc_lv<32> > cols;
    sc_in< sc_lv<8> > img_0_data_stream_0_V_dout;
    sc_in< sc_logic > img_0_data_stream_0_V_empty_n;
    sc_out< sc_logic > img_0_data_stream_0_V_read;
    sc_in< sc_lv<8> > img_0_data_stream_1_V_dout;
    sc_in< sc_logic > img_0_data_stream_1_V_empty_n;
    sc_out< sc_logic > img_0_data_stream_1_V_read;
    sc_in< sc_lv<8> > img_0_data_stream_2_V_dout;
    sc_in< sc_logic > img_0_data_stream_2_V_empty_n;
    sc_out< sc_logic > img_0_data_stream_2_V_read;
    sc_out< sc_lv<8> > img_1_data_stream_0_V_din;
    sc_in< sc_logic > img_1_data_stream_0_V_full_n;
    sc_out< sc_logic > img_1_data_stream_0_V_write;
    sc_out< sc_lv<8> > img_1_data_stream_1_V_din;
    sc_in< sc_logic > img_1_data_stream_1_V_full_n;
    sc_out< sc_logic > img_1_data_stream_1_V_write;
    sc_out< sc_lv<8> > img_1_data_stream_2_V_din;
    sc_in< sc_logic > img_1_data_stream_2_V_full_n;
    sc_out< sc_logic > img_1_data_stream_2_V_write;


    // Module declarations
    image_filter_Loop_1_proc(sc_module_name name);
    SC_HAS_PROCESS(image_filter_Loop_1_proc);

    ~image_filter_Loop_1_proc();

    sc_trace_file* mVcdFile;

    image_filter_Loop_1_proc_line_buffer_0_0_val* line_buffer_0_0_val_U;
    image_filter_Loop_1_proc_line_buffer_0_0_val* line_buffer_0_1_val_U;
    image_filter_Loop_1_proc_line_buffer_0_0_val* line_buffer_0_2_val_U;
    image_filter_Loop_1_proc_line_buffer_0_0_val* line_buffer_1_0_val_U;
    image_filter_Loop_1_proc_line_buffer_0_0_val* line_buffer_1_1_val_U;
    image_filter_Loop_1_proc_line_buffer_0_0_val* line_buffer_1_2_val_U;
    image_filter_mul_8ns_6ns_13_3<1,3,8,6,13>* image_filter_mul_8ns_6ns_13_3_U15;
    image_filter_mul_8ns_6ns_13_3<1,3,8,6,13>* image_filter_mul_8ns_6ns_13_3_U16;
    image_filter_mul_8ns_6ns_13_3<1,3,8,6,13>* image_filter_mul_8ns_6ns_13_3_U17;
    image_filter_mul_10ns_12ns_22_2<1,2,10,12,22>* image_filter_mul_10ns_12ns_22_2_U18;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_23;
    sc_signal< sc_lv<11> > col_reg_357;
    sc_signal< sc_lv<12> > tmp_15_cast_fu_390_p1;
    sc_signal< bool > ap_sig_bdd_65;
    sc_signal< sc_lv<12> > tmp_16_cast_fu_404_p1;
    sc_signal< sc_lv<11> > tmp_9_fu_408_p2;
    sc_signal< sc_lv<11> > tmp_10_fu_414_p2;
    sc_signal< sc_lv<12> > tmp_21_fu_420_p1;
    sc_signal< sc_lv<12> > tmp_24_fu_424_p1;
    sc_signal< sc_lv<1> > exitcond1_fu_432_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_bdd_85;
    sc_signal< sc_lv<11> > row_1_fu_437_p2;
    sc_signal< sc_lv<11> > row_1_reg_1360;
    sc_signal< sc_lv<1> > tmp_11_fu_443_p2;
    sc_signal< sc_lv<1> > tmp_11_reg_1365;
    sc_signal< sc_lv<1> > tmp_12_fu_454_p2;
    sc_signal< sc_lv<1> > tmp_12_reg_1370;
    sc_signal< sc_lv<1> > tmp_13_fu_460_p2;
    sc_signal< sc_lv<1> > tmp_13_reg_1375;
    sc_signal< sc_lv<1> > tmp_s_fu_466_p2;
    sc_signal< sc_lv<1> > tmp_s_reg_1380;
    sc_signal< sc_lv<1> > exitcond_fu_471_p2;
    sc_signal< sc_lv<1> > exitcond_reg_1385;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_2;
    sc_signal< bool > ap_sig_bdd_107;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_lv<1> > or_cond_reg_1394;
    sc_signal< bool > ap_sig_bdd_124;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it7;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it8;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it9;
    sc_signal< sc_lv<1> > or_cond2_reg_1444;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond2_reg_1444_pp0_it9;
    sc_signal< bool > ap_sig_bdd_156;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it10;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1385_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1385_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1385_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1385_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1385_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1385_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1385_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1385_pp0_it8;
    sc_signal< sc_lv<11> > col_1_fu_476_p2;
    sc_signal< sc_lv<1> > or_cond_fu_491_p2;
    sc_signal< sc_lv<11> > line_buffer_1_0_val_addr_reg_1398;
    sc_signal< sc_lv<11> > ap_reg_ppstg_line_buffer_1_0_val_addr_reg_1398_pp0_it1;
    sc_signal< sc_lv<11> > line_buffer_1_1_val_addr_reg_1404;
    sc_signal< sc_lv<11> > ap_reg_ppstg_line_buffer_1_1_val_addr_reg_1404_pp0_it1;
    sc_signal< sc_lv<11> > line_buffer_1_2_val_addr_reg_1410;
    sc_signal< sc_lv<11> > line_buffer_0_0_val_addr_reg_1416;
    sc_signal< sc_lv<11> > ap_reg_ppstg_line_buffer_0_0_val_addr_reg_1416_pp0_it1;
    sc_signal< sc_lv<11> > line_buffer_0_1_val_addr_reg_1422;
    sc_signal< sc_lv<11> > ap_reg_ppstg_line_buffer_0_1_val_addr_reg_1422_pp0_it1;
    sc_signal< sc_lv<11> > line_buffer_0_2_val_addr_reg_1428;
    sc_signal< sc_lv<11> > ap_reg_ppstg_line_buffer_0_2_val_addr_reg_1428_pp0_it1;
    sc_signal< sc_lv<1> > tmp10_fu_523_p2;
    sc_signal< sc_lv<1> > tmp10_reg_1434;
    sc_signal< sc_lv<1> > tmp11_fu_528_p2;
    sc_signal< sc_lv<1> > tmp11_reg_1439;
    sc_signal< sc_lv<1> > or_cond2_fu_539_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond2_reg_1444_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond2_reg_1444_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond2_reg_1444_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond2_reg_1444_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond2_reg_1444_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond2_reg_1444_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond2_reg_1444_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond2_reg_1444_pp0_it8;
    sc_signal< sc_lv<8> > line_buffer_0_2_val_q0;
    sc_signal< sc_lv<8> > pix_val_2_reg_1453;
    sc_signal< sc_lv<8> > ap_reg_ppstg_pix_val_2_reg_1453_pp0_it2;
    sc_signal< sc_lv<8> > ap_reg_ppstg_pix_val_2_reg_1453_pp0_it3;
    sc_signal< sc_lv<1> > or_cond3_fu_569_p2;
    sc_signal< sc_lv<1> > or_cond3_reg_1459;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond3_reg_1459_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond3_reg_1459_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond3_reg_1459_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond3_reg_1459_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond3_reg_1459_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond3_reg_1459_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond3_reg_1459_pp0_it8;
    sc_signal< sc_lv<8> > G_5_reg_1463;
    sc_signal< sc_lv<8> > ap_reg_ppstg_G_5_reg_1463_pp0_it3;
    sc_signal< sc_lv<8> > R_5_reg_1469;
    sc_signal< sc_lv<8> > line_buffer_1_0_val_q0;
    sc_signal< sc_lv<8> > R_reg_1475;
    sc_signal< sc_lv<8> > line_buffer_1_1_val_q0;
    sc_signal< sc_lv<8> > G_reg_1480;
    sc_signal< sc_lv<10> > tmp1_fu_597_p2;
    sc_signal< sc_lv<10> > tmp1_reg_1486;
    sc_signal< sc_lv<8> > line_buffer_0_0_val_q0;
    sc_signal< sc_lv<8> > pix_val_0_reg_1491;
    sc_signal< sc_lv<8> > ap_reg_ppstg_pix_val_0_reg_1491_pp0_it3;
    sc_signal< sc_lv<8> > ap_reg_ppstg_pix_val_0_reg_1491_pp0_it4;
    sc_signal< sc_lv<8> > ap_reg_ppstg_pix_val_0_reg_1491_pp0_it5;
    sc_signal< sc_lv<8> > ap_reg_ppstg_pix_val_0_reg_1491_pp0_it6;
    sc_signal< sc_lv<8> > line_buffer_0_1_val_q0;
    sc_signal< sc_lv<8> > pix_val_1_reg_1498;
    sc_signal< sc_lv<8> > ap_reg_ppstg_pix_val_1_reg_1498_pp0_it3;
    sc_signal< sc_lv<8> > tmp_i_reg_1515;
    sc_signal< sc_lv<10> > tmp4_fu_703_p2;
    sc_signal< sc_lv<10> > tmp4_reg_1520;
    sc_signal< sc_lv<15> > tmp_6_i2_fu_741_p2;
    sc_signal< sc_lv<15> > tmp_6_i2_reg_1525;
    sc_signal< sc_lv<8> > y_window_2_2_1_reg_1530;
    sc_signal< sc_lv<8> > ap_reg_ppstg_y_window_2_2_1_reg_1530_pp0_it5;
    sc_signal< sc_lv<8> > y_window_2_1_2_fu_750_p2;
    sc_signal< sc_lv<8> > y_window_2_1_2_reg_1536;
    sc_signal< sc_lv<8> > ap_reg_ppstg_y_window_2_1_2_reg_1536_pp0_it5;
    sc_signal< sc_lv<8> > tmp_i1_reg_1541;
    sc_signal< sc_lv<8> > tmp_i2_reg_1546;
    sc_signal< sc_lv<9> > tmp_2_i3_fu_880_p2;
    sc_signal< sc_lv<9> > tmp_2_i3_reg_1551;
    sc_signal< sc_lv<9> > ap_reg_ppstg_tmp_2_i3_reg_1551_pp0_it5;
    sc_signal< sc_lv<9> > ap_reg_ppstg_tmp_2_i3_reg_1551_pp0_it6;
    sc_signal< sc_lv<8> > y_window_1_1_1_fu_891_p2;
    sc_signal< sc_lv<8> > y_window_1_1_1_reg_1556;
    sc_signal< sc_lv<9> > x_weight_2_0_2_i_fu_927_p2;
    sc_signal< sc_lv<9> > x_weight_2_0_2_i_reg_1562;
    sc_signal< sc_lv<10> > y_weight_2_1_2_i_fu_943_p2;
    sc_signal< sc_lv<10> > y_weight_2_1_2_i_reg_1567;
    sc_signal< sc_lv<11> > x_weight_2_2_2_i_fu_1045_p2;
    sc_signal< sc_lv<11> > x_weight_2_2_2_i_reg_1572;
    sc_signal< sc_lv<11> > y_weight_2_2_2_i_fu_1051_p2;
    sc_signal< sc_lv<11> > y_weight_2_2_2_i_reg_1577;
    sc_signal< sc_lv<8> > tmp_28_fu_1057_p1;
    sc_signal< sc_lv<8> > tmp_28_reg_1582;
    sc_signal< sc_lv<8> > tmp_29_fu_1061_p1;
    sc_signal< sc_lv<8> > tmp_29_reg_1588;
    sc_signal< sc_lv<8> > edge_weight_i_fu_1115_p2;
    sc_signal< sc_lv<8> > edge_weight_i_reg_1594;
    sc_signal< sc_lv<8> > ap_reg_ppstg_edge_weight_i_reg_1594_pp0_it8;
    sc_signal< sc_lv<1> > tmp_15_i_fu_1143_p2;
    sc_signal< sc_lv<1> > tmp_15_i_reg_1606;
    sc_signal< sc_lv<1> > tmp_17_i_fu_1148_p2;
    sc_signal< sc_lv<1> > tmp_17_i_reg_1612;
    sc_signal< sc_lv<9> > B_cast_i_reg_1617;
    sc_signal< sc_lv<8> > sepia_val_0_reg_1623;
    sc_signal< sc_lv<8> > ap_reg_ppstg_sepia_val_0_reg_1623_pp0_it9;
    sc_signal< sc_lv<8> > edge_val_1_fu_1195_p3;
    sc_signal< sc_lv<8> > sepia_val_2_fu_1225_p3;
    sc_signal< sc_lv<8> > sepia_val_2_reg_1633;
    sc_signal< sc_lv<8> > sepia_val_1_fu_1245_p3;
    sc_signal< sc_lv<8> > sepia_val_1_reg_1638;
    sc_signal< sc_lv<11> > line_buffer_0_0_val_address0;
    sc_signal< sc_logic > line_buffer_0_0_val_ce0;
    sc_signal< sc_lv<11> > line_buffer_0_0_val_address1;
    sc_signal< sc_logic > line_buffer_0_0_val_ce1;
    sc_signal< sc_logic > line_buffer_0_0_val_we1;
    sc_signal< sc_lv<8> > line_buffer_0_0_val_d1;
    sc_signal< sc_lv<11> > line_buffer_0_1_val_address0;
    sc_signal< sc_logic > line_buffer_0_1_val_ce0;
    sc_signal< sc_lv<11> > line_buffer_0_1_val_address1;
    sc_signal< sc_logic > line_buffer_0_1_val_ce1;
    sc_signal< sc_logic > line_buffer_0_1_val_we1;
    sc_signal< sc_lv<8> > line_buffer_0_1_val_d1;
    sc_signal< sc_lv<11> > line_buffer_0_2_val_address0;
    sc_signal< sc_logic > line_buffer_0_2_val_ce0;
    sc_signal< sc_lv<11> > line_buffer_0_2_val_address1;
    sc_signal< sc_logic > line_buffer_0_2_val_ce1;
    sc_signal< sc_logic > line_buffer_0_2_val_we1;
    sc_signal< sc_lv<8> > line_buffer_0_2_val_d1;
    sc_signal< sc_lv<11> > line_buffer_1_0_val_address0;
    sc_signal< sc_logic > line_buffer_1_0_val_ce0;
    sc_signal< sc_lv<11> > line_buffer_1_0_val_address1;
    sc_signal< sc_logic > line_buffer_1_0_val_ce1;
    sc_signal< sc_logic > line_buffer_1_0_val_we1;
    sc_signal< sc_lv<8> > line_buffer_1_0_val_d1;
    sc_signal< sc_lv<11> > line_buffer_1_1_val_address0;
    sc_signal< sc_logic > line_buffer_1_1_val_ce0;
    sc_signal< sc_lv<11> > line_buffer_1_1_val_address1;
    sc_signal< sc_logic > line_buffer_1_1_val_ce1;
    sc_signal< sc_logic > line_buffer_1_1_val_we1;
    sc_signal< sc_lv<8> > line_buffer_1_1_val_d1;
    sc_signal< sc_lv<11> > line_buffer_1_2_val_address0;
    sc_signal< sc_logic > line_buffer_1_2_val_ce0;
    sc_signal< sc_lv<8> > line_buffer_1_2_val_q0;
    sc_signal< sc_lv<11> > line_buffer_1_2_val_address1;
    sc_signal< sc_logic > line_buffer_1_2_val_ce1;
    sc_signal< sc_logic > line_buffer_1_2_val_we1;
    sc_signal< sc_lv<8> > line_buffer_1_2_val_d1;
    sc_signal< sc_lv<11> > row_reg_346;
    sc_signal< sc_logic > ap_sig_cseq_ST_st14_fsm_3;
    sc_signal< bool > ap_sig_bdd_429;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_edge_val1_reg_368pp0_it9;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_edge_val1_reg_368pp0_it10;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_edge_val1_reg_368pp0_it1;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_edge_val1_reg_368pp0_it2;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_edge_val1_reg_368pp0_it3;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_edge_val1_reg_368pp0_it4;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_edge_val1_reg_368pp0_it5;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_edge_val1_reg_368pp0_it6;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_edge_val1_reg_368pp0_it7;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_edge_val1_reg_368pp0_it8;
    sc_signal< sc_lv<64> > tmp_16_fu_496_p1;
    sc_signal< sc_lv<8> > B_2_fu_152;
    sc_signal< sc_lv<8> > G_2_fu_156;
    sc_signal< sc_lv<8> > y_window_0_1_fu_160;
    sc_signal< sc_lv<8> > y_window_0_1_1_fu_896_p2;
    sc_signal< sc_lv<8> > y_window_0_2_fu_164;
    sc_signal< sc_lv<8> > R_2_fu_168;
    sc_signal< sc_lv<8> > y_window_1_1_fu_172;
    sc_signal< sc_lv<8> > y_window_1_2_fu_176;
    sc_signal< sc_lv<8> > y_window_2_2_fu_180;
    sc_signal< sc_lv<8> > y_window_2_1_fu_184;
    sc_signal< sc_lv<11> > tmp_fu_380_p1;
    sc_signal< sc_lv<11> > tmp_7_fu_384_p2;
    sc_signal< sc_lv<11> > tmp_2_fu_394_p1;
    sc_signal< sc_lv<11> > tmp_8_fu_398_p2;
    sc_signal< sc_lv<12> > row_cast_fu_428_p1;
    sc_signal< sc_lv<12> > output_row_fu_448_p2;
    sc_signal< sc_lv<12> > col_cast_fu_482_p1;
    sc_signal< sc_lv<1> > tmp_14_fu_486_p2;
    sc_signal< sc_lv<12> > output_col_fu_506_p2;
    sc_signal< sc_lv<1> > tmp_17_fu_512_p2;
    sc_signal< sc_lv<1> > tmp_18_fu_518_p2;
    sc_signal< sc_lv<1> > tmp_19_fu_533_p2;
    sc_signal< sc_lv<8> > grp_fu_563_p0;
    sc_signal< sc_lv<6> > grp_fu_563_p1;
    sc_signal< sc_lv<9> > p_shl2_i_fu_585_p3;
    sc_signal< sc_lv<10> > p_shl2_cast_i_cast_fu_593_p1;
    sc_signal< sc_lv<8> > grp_fu_606_p0;
    sc_signal< sc_lv<6> > grp_fu_606_p1;
    sc_signal< sc_lv<8> > grp_fu_616_p0;
    sc_signal< sc_lv<6> > grp_fu_616_p1;
    sc_signal< sc_lv<14> > p_shl1_i_fu_622_p3;
    sc_signal< sc_lv<15> > p_shl_i_fu_636_p3;
    sc_signal< sc_lv<15> > tmp55_cast_fu_647_p1;
    sc_signal< sc_lv<15> > p_shl1_cast_i_fu_629_p1;
    sc_signal< sc_lv<15> > tmp_6_i_fu_650_p2;
    sc_signal< sc_lv<16> > p_shl_cast_i_fu_643_p1;
    sc_signal< sc_lv<16> > tmp_6_cast_i_fu_656_p1;
    sc_signal< sc_lv<13> > grp_fu_563_p2;
    sc_signal< sc_lv<13> > tmp_2_cast3_i_cast_fu_633_p1;
    sc_signal< sc_lv<13> > tmp3_fu_666_p2;
    sc_signal< sc_lv<16> > tmp57_cast_fu_672_p1;
    sc_signal< sc_lv<16> > tmp2_fu_660_p2;
    sc_signal< sc_lv<16> > tmp_8_i_fu_676_p2;
    sc_signal< sc_lv<9> > p_shl2_i6_fu_692_p3;
    sc_signal< sc_lv<10> > p_shl2_cast_i7_cast_fu_699_p1;
    sc_signal< sc_lv<14> > p_shl1_i1_fu_709_p3;
    sc_signal< sc_lv<9> > p_shl2_i1_fu_720_p3;
    sc_signal< sc_lv<10> > p_shl2_cast_i29_cast_fu_727_p1;
    sc_signal< sc_lv<10> > tmp7_fu_731_p2;
    sc_signal< sc_lv<15> > tmp61_cast_fu_737_p1;
    sc_signal< sc_lv<15> > p_shl1_cast_i1_fu_716_p1;
    sc_signal< sc_lv<14> > p_shl1_i4_fu_755_p3;
    sc_signal< sc_lv<15> > p_shl_i1_fu_769_p3;
    sc_signal< sc_lv<15> > tmp58_cast_fu_780_p1;
    sc_signal< sc_lv<15> > p_shl1_cast_i5_fu_762_p1;
    sc_signal< sc_lv<15> > tmp_6_i1_fu_783_p2;
    sc_signal< sc_lv<16> > p_shl_cast_i1_fu_776_p1;
    sc_signal< sc_lv<16> > tmp_6_cast_i1_fu_789_p1;
    sc_signal< sc_lv<13> > grp_fu_606_p2;
    sc_signal< sc_lv<13> > tmp_2_cast3_i9_cast_fu_766_p1;
    sc_signal< sc_lv<13> > tmp6_fu_799_p2;
    sc_signal< sc_lv<16> > tmp60_cast_fu_805_p1;
    sc_signal< sc_lv<16> > tmp5_fu_793_p2;
    sc_signal< sc_lv<16> > tmp_8_i1_fu_809_p2;
    sc_signal< sc_lv<15> > p_shl_i2_fu_828_p3;
    sc_signal< sc_lv<16> > p_shl_cast_i2_fu_835_p1;
    sc_signal< sc_lv<16> > tmp_6_cast_i2_fu_839_p1;
    sc_signal< sc_lv<13> > grp_fu_616_p2;
    sc_signal< sc_lv<13> > tmp_2_cast3_i31_cast_fu_825_p1;
    sc_signal< sc_lv<13> > tmp9_fu_848_p2;
    sc_signal< sc_lv<16> > tmp63_cast_fu_854_p1;
    sc_signal< sc_lv<16> > tmp8_fu_842_p2;
    sc_signal< sc_lv<16> > tmp_8_i2_fu_858_p2;
    sc_signal< sc_lv<9> > tmp_cast_i_fu_877_p1;
    sc_signal< sc_lv<9> > tmp_cast_i2_fu_874_p1;
    sc_signal< sc_lv<9> > tmp_23_0_1_i_fu_911_p3;
    sc_signal< sc_lv<9> > tmp_19_0_2_cast8_i_cast_fu_923_p1;
    sc_signal< sc_lv<9> > tmp_19_0_cast9_i_cast_fu_907_p1;
    sc_signal< sc_lv<9> > tmp12_fu_933_p2;
    sc_signal< sc_lv<10> > tmp66_cast_fu_939_p1;
    sc_signal< sc_lv<10> > tmp_23_0_1_cast_i_fu_919_p1;
    sc_signal< sc_lv<9> > p_shl8_i_fu_971_p3;
    sc_signal< sc_lv<11> > x_weight_2_0_2_cast_i_fu_968_p1;
    sc_signal< sc_lv<11> > p_shl8_cast_i_fu_978_p1;
    sc_signal< sc_lv<9> > tmp_21_1_2_i_fu_988_p3;
    sc_signal< sc_lv<11> > x_weight_2_1_1_i_fu_982_p2;
    sc_signal< sc_lv<11> > tmp_21_1_2_cast_i_fu_996_p1;
    sc_signal< sc_lv<11> > x_weight_2_1_2_i_fu_1000_p2;
    sc_signal< sc_lv<11> > tmp_19_2_cast_i_fu_1009_p1;
    sc_signal< sc_lv<11> > y_weight_2_1_2_cast_i_fu_1006_p1;
    sc_signal< sc_lv<9> > p_shl_i3_fu_1024_p3;
    sc_signal< sc_lv<11> > y_weight_2_2_i_fu_1018_p2;
    sc_signal< sc_lv<11> > p_shl_cast_i3_fu_1031_p1;
    sc_signal< sc_lv<11> > x_weight_2_2_i_fu_1012_p2;
    sc_signal< sc_lv<11> > tmp_19_2_2_cast_i_fu_1041_p1;
    sc_signal< sc_lv<11> > y_weight_2_2_1_i_fu_1035_p2;
    sc_signal< sc_lv<1> > tmp_i_29_fu_1081_p2;
    sc_signal< sc_lv<8> > tmp_22_fu_1086_p2;
    sc_signal< sc_lv<1> > tmp_11_i_fu_1098_p2;
    sc_signal< sc_lv<8> > tmp_25_fu_1103_p2;
    sc_signal< sc_lv<8> > tmp_26_fu_1108_p3;
    sc_signal< sc_lv<8> > tmp_23_fu_1091_p3;
    sc_signal< sc_lv<10> > tmp_2_cast_i3_fu_1124_p1;
    sc_signal< sc_lv<10> > tmp_1_cast_i_fu_1121_p1;
    sc_signal< sc_lv<10> > tmp_3_i_fu_1127_p2;
    sc_signal< sc_lv<10> > grp_fu_1137_p0;
    sc_signal< sc_lv<12> > grp_fu_1137_p1;
    sc_signal< sc_lv<22> > grp_fu_1137_p2;
    sc_signal< sc_lv<1> > not_tmp_15_i_fu_1178_p2;
    sc_signal< sc_lv<1> > tmp_27_fu_1191_p2;
    sc_signal< sc_lv<8> > p_i_cast_fu_1183_p3;
    sc_signal< sc_lv<8> > edge_val_fu_1173_p2;
    sc_signal< sc_lv<9> > R_3_fu_1203_p2;
    sc_signal< sc_lv<1> > tmp_30_fu_1213_p3;
    sc_signal< sc_lv<8> > tmp_31_fu_1221_p1;
    sc_signal< sc_lv<9> > G_3_fu_1208_p2;
    sc_signal< sc_lv<1> > tmp_32_fu_1233_p3;
    sc_signal< sc_lv<8> > tmp_33_fu_1241_p1;
    sc_signal< sc_logic > grp_fu_563_ce;
    sc_signal< sc_logic > grp_fu_606_ce;
    sc_signal< sc_logic > grp_fu_616_ce;
    sc_signal< sc_logic > grp_fu_1137_ce;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_lv<22> > grp_fu_1137_p00;
    sc_signal< sc_lv<13> > grp_fu_563_p00;
    sc_signal< sc_lv<13> > grp_fu_606_p00;
    sc_signal< sc_lv<13> > grp_fu_616_p00;
    sc_signal< bool > ap_sig_bdd_349;
    sc_signal< bool > ap_sig_bdd_436;
    sc_signal< bool > ap_sig_bdd_459;
    sc_signal< bool > ap_sig_bdd_444;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_st1_fsm_0;
    static const sc_lv<4> ap_ST_st2_fsm_1;
    static const sc_lv<4> ap_ST_pp0_stg0_fsm_2;
    static const sc_lv<4> ap_ST_st14_fsm_3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<12> ap_const_lv12_FFF;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<13> ap_const_lv13_19;
    static const sc_lv<10> ap_const_lv10_80;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<8> ap_const_lv8_10;
    static const sc_lv<22> ap_const_lv22_556;
    static const sc_lv<8> ap_const_lv8_37;
    static const sc_lv<8> ap_const_lv8_CD;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<9> ap_const_lv9_3C;
    static const sc_lv<9> ap_const_lv9_22;
    static const bool ap_true;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_G_3_fu_1208_p2();
    void thread_R_3_fu_1203_p2();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_reg_phiprechg_edge_val1_reg_368pp0_it1();
    void thread_ap_sig_bdd_107();
    void thread_ap_sig_bdd_124();
    void thread_ap_sig_bdd_156();
    void thread_ap_sig_bdd_23();
    void thread_ap_sig_bdd_349();
    void thread_ap_sig_bdd_429();
    void thread_ap_sig_bdd_436();
    void thread_ap_sig_bdd_444();
    void thread_ap_sig_bdd_459();
    void thread_ap_sig_bdd_65();
    void thread_ap_sig_bdd_85();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_2();
    void thread_ap_sig_cseq_ST_st14_fsm_3();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_col_1_fu_476_p2();
    void thread_col_cast_fu_482_p1();
    void thread_edge_val_1_fu_1195_p3();
    void thread_edge_val_fu_1173_p2();
    void thread_edge_weight_i_fu_1115_p2();
    void thread_exitcond1_fu_432_p2();
    void thread_exitcond_fu_471_p2();
    void thread_grp_fu_1137_ce();
    void thread_grp_fu_1137_p0();
    void thread_grp_fu_1137_p00();
    void thread_grp_fu_1137_p1();
    void thread_grp_fu_563_ce();
    void thread_grp_fu_563_p0();
    void thread_grp_fu_563_p00();
    void thread_grp_fu_563_p1();
    void thread_grp_fu_606_ce();
    void thread_grp_fu_606_p0();
    void thread_grp_fu_606_p00();
    void thread_grp_fu_606_p1();
    void thread_grp_fu_616_ce();
    void thread_grp_fu_616_p0();
    void thread_grp_fu_616_p00();
    void thread_grp_fu_616_p1();
    void thread_img_0_data_stream_0_V_read();
    void thread_img_0_data_stream_1_V_read();
    void thread_img_0_data_stream_2_V_read();
    void thread_img_1_data_stream_0_V_din();
    void thread_img_1_data_stream_0_V_write();
    void thread_img_1_data_stream_1_V_din();
    void thread_img_1_data_stream_1_V_write();
    void thread_img_1_data_stream_2_V_din();
    void thread_img_1_data_stream_2_V_write();
    void thread_line_buffer_0_0_val_address0();
    void thread_line_buffer_0_0_val_address1();
    void thread_line_buffer_0_0_val_ce0();
    void thread_line_buffer_0_0_val_ce1();
    void thread_line_buffer_0_0_val_d1();
    void thread_line_buffer_0_0_val_we1();
    void thread_line_buffer_0_1_val_address0();
    void thread_line_buffer_0_1_val_address1();
    void thread_line_buffer_0_1_val_ce0();
    void thread_line_buffer_0_1_val_ce1();
    void thread_line_buffer_0_1_val_d1();
    void thread_line_buffer_0_1_val_we1();
    void thread_line_buffer_0_2_val_address0();
    void thread_line_buffer_0_2_val_address1();
    void thread_line_buffer_0_2_val_ce0();
    void thread_line_buffer_0_2_val_ce1();
    void thread_line_buffer_0_2_val_d1();
    void thread_line_buffer_0_2_val_we1();
    void thread_line_buffer_1_0_val_address0();
    void thread_line_buffer_1_0_val_address1();
    void thread_line_buffer_1_0_val_ce0();
    void thread_line_buffer_1_0_val_ce1();
    void thread_line_buffer_1_0_val_d1();
    void thread_line_buffer_1_0_val_we1();
    void thread_line_buffer_1_1_val_address0();
    void thread_line_buffer_1_1_val_address1();
    void thread_line_buffer_1_1_val_ce0();
    void thread_line_buffer_1_1_val_ce1();
    void thread_line_buffer_1_1_val_d1();
    void thread_line_buffer_1_1_val_we1();
    void thread_line_buffer_1_2_val_address0();
    void thread_line_buffer_1_2_val_address1();
    void thread_line_buffer_1_2_val_ce0();
    void thread_line_buffer_1_2_val_ce1();
    void thread_line_buffer_1_2_val_d1();
    void thread_line_buffer_1_2_val_we1();
    void thread_not_tmp_15_i_fu_1178_p2();
    void thread_or_cond2_fu_539_p2();
    void thread_or_cond3_fu_569_p2();
    void thread_or_cond_fu_491_p2();
    void thread_output_col_fu_506_p2();
    void thread_output_row_fu_448_p2();
    void thread_p_i_cast_fu_1183_p3();
    void thread_p_shl1_cast_i1_fu_716_p1();
    void thread_p_shl1_cast_i5_fu_762_p1();
    void thread_p_shl1_cast_i_fu_629_p1();
    void thread_p_shl1_i1_fu_709_p3();
    void thread_p_shl1_i4_fu_755_p3();
    void thread_p_shl1_i_fu_622_p3();
    void thread_p_shl2_cast_i29_cast_fu_727_p1();
    void thread_p_shl2_cast_i7_cast_fu_699_p1();
    void thread_p_shl2_cast_i_cast_fu_593_p1();
    void thread_p_shl2_i1_fu_720_p3();
    void thread_p_shl2_i6_fu_692_p3();
    void thread_p_shl2_i_fu_585_p3();
    void thread_p_shl8_cast_i_fu_978_p1();
    void thread_p_shl8_i_fu_971_p3();
    void thread_p_shl_cast_i1_fu_776_p1();
    void thread_p_shl_cast_i2_fu_835_p1();
    void thread_p_shl_cast_i3_fu_1031_p1();
    void thread_p_shl_cast_i_fu_643_p1();
    void thread_p_shl_i1_fu_769_p3();
    void thread_p_shl_i2_fu_828_p3();
    void thread_p_shl_i3_fu_1024_p3();
    void thread_p_shl_i_fu_636_p3();
    void thread_row_1_fu_437_p2();
    void thread_row_cast_fu_428_p1();
    void thread_sepia_val_1_fu_1245_p3();
    void thread_sepia_val_2_fu_1225_p3();
    void thread_tmp10_fu_523_p2();
    void thread_tmp11_fu_528_p2();
    void thread_tmp12_fu_933_p2();
    void thread_tmp1_fu_597_p2();
    void thread_tmp2_fu_660_p2();
    void thread_tmp3_fu_666_p2();
    void thread_tmp4_fu_703_p2();
    void thread_tmp55_cast_fu_647_p1();
    void thread_tmp57_cast_fu_672_p1();
    void thread_tmp58_cast_fu_780_p1();
    void thread_tmp5_fu_793_p2();
    void thread_tmp60_cast_fu_805_p1();
    void thread_tmp61_cast_fu_737_p1();
    void thread_tmp63_cast_fu_854_p1();
    void thread_tmp66_cast_fu_939_p1();
    void thread_tmp6_fu_799_p2();
    void thread_tmp7_fu_731_p2();
    void thread_tmp8_fu_842_p2();
    void thread_tmp9_fu_848_p2();
    void thread_tmp_10_fu_414_p2();
    void thread_tmp_11_fu_443_p2();
    void thread_tmp_11_i_fu_1098_p2();
    void thread_tmp_12_fu_454_p2();
    void thread_tmp_13_fu_460_p2();
    void thread_tmp_14_fu_486_p2();
    void thread_tmp_15_cast_fu_390_p1();
    void thread_tmp_15_i_fu_1143_p2();
    void thread_tmp_16_cast_fu_404_p1();
    void thread_tmp_16_fu_496_p1();
    void thread_tmp_17_fu_512_p2();
    void thread_tmp_17_i_fu_1148_p2();
    void thread_tmp_18_fu_518_p2();
    void thread_tmp_19_0_2_cast8_i_cast_fu_923_p1();
    void thread_tmp_19_0_cast9_i_cast_fu_907_p1();
    void thread_tmp_19_2_2_cast_i_fu_1041_p1();
    void thread_tmp_19_2_cast_i_fu_1009_p1();
    void thread_tmp_19_fu_533_p2();
    void thread_tmp_1_cast_i_fu_1121_p1();
    void thread_tmp_21_1_2_cast_i_fu_996_p1();
    void thread_tmp_21_1_2_i_fu_988_p3();
    void thread_tmp_21_fu_420_p1();
    void thread_tmp_22_fu_1086_p2();
    void thread_tmp_23_0_1_cast_i_fu_919_p1();
    void thread_tmp_23_0_1_i_fu_911_p3();
    void thread_tmp_23_fu_1091_p3();
    void thread_tmp_24_fu_424_p1();
    void thread_tmp_25_fu_1103_p2();
    void thread_tmp_26_fu_1108_p3();
    void thread_tmp_27_fu_1191_p2();
    void thread_tmp_28_fu_1057_p1();
    void thread_tmp_29_fu_1061_p1();
    void thread_tmp_2_cast3_i31_cast_fu_825_p1();
    void thread_tmp_2_cast3_i9_cast_fu_766_p1();
    void thread_tmp_2_cast3_i_cast_fu_633_p1();
    void thread_tmp_2_cast_i3_fu_1124_p1();
    void thread_tmp_2_fu_394_p1();
    void thread_tmp_2_i3_fu_880_p2();
    void thread_tmp_30_fu_1213_p3();
    void thread_tmp_31_fu_1221_p1();
    void thread_tmp_32_fu_1233_p3();
    void thread_tmp_33_fu_1241_p1();
    void thread_tmp_3_i_fu_1127_p2();
    void thread_tmp_6_cast_i1_fu_789_p1();
    void thread_tmp_6_cast_i2_fu_839_p1();
    void thread_tmp_6_cast_i_fu_656_p1();
    void thread_tmp_6_i1_fu_783_p2();
    void thread_tmp_6_i2_fu_741_p2();
    void thread_tmp_6_i_fu_650_p2();
    void thread_tmp_7_fu_384_p2();
    void thread_tmp_8_fu_398_p2();
    void thread_tmp_8_i1_fu_809_p2();
    void thread_tmp_8_i2_fu_858_p2();
    void thread_tmp_8_i_fu_676_p2();
    void thread_tmp_9_fu_408_p2();
    void thread_tmp_cast_i2_fu_874_p1();
    void thread_tmp_cast_i_fu_877_p1();
    void thread_tmp_fu_380_p1();
    void thread_tmp_i_29_fu_1081_p2();
    void thread_tmp_s_fu_466_p2();
    void thread_x_weight_2_0_2_cast_i_fu_968_p1();
    void thread_x_weight_2_0_2_i_fu_927_p2();
    void thread_x_weight_2_1_1_i_fu_982_p2();
    void thread_x_weight_2_1_2_i_fu_1000_p2();
    void thread_x_weight_2_2_2_i_fu_1045_p2();
    void thread_x_weight_2_2_i_fu_1012_p2();
    void thread_y_weight_2_1_2_cast_i_fu_1006_p1();
    void thread_y_weight_2_1_2_i_fu_943_p2();
    void thread_y_weight_2_2_1_i_fu_1035_p2();
    void thread_y_weight_2_2_2_i_fu_1051_p2();
    void thread_y_weight_2_2_i_fu_1018_p2();
    void thread_y_window_0_1_1_fu_896_p2();
    void thread_y_window_1_1_1_fu_891_p2();
    void thread_y_window_2_1_2_fu_750_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
