Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Fri May 23 14:32:26 2014

All signals are completely routed.

WARNING:ParHelpers:361 - There are 7 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   SWITCHES<1>_IBUF
   SWITCHES<2>_IBUF
   SWITCHES<3>_IBUF
   SWITCHES<4>_IBUF
   SWITCHES<5>_IBUF
   SWITCHES<6>_IBUF
   SWITCHES<7>_IBUF


