"AGP_BASE 0x%08x\n"	,	L_120
RADEON_GRPH_BUFFER_SIZE	,	V_762
r100_pm_prepare	,	F_21
RADEON_MAX_FETCH	,	V_297
r100	,	V_196
R_000030_BUS_CNTL	,	V_570
RADEON_CRT2_DISP1_SEL	,	V_594
set_page	,	V_126
tcas_ff	,	V_692
R300_MC_INIT_MISC_LAT_TIMER	,	V_739
crtc_vblank_int	,	V_149
"CP_RB_WPTR 0x%08x\n"	,	L_96
csq_stat	,	V_652
"CP_CSQ2_STAT 0x%08x\n"	,	L_103
RADEON_Z_ENABLE	,	V_438
dfixed_div	,	F_198
"radeon: cp finalized\n"	,	L_31
r100_hpd_set_polarity	,	F_27
KERN_WARNING	,	V_277
esize	,	V_348
RADEON_CP_CSQ2_STAT	,	V_661
r100_reloc_pitch_offset	,	F_102
scratch	,	V_774
RADEON_SRC_PITCH_OFFSET	,	V_338
radeon_fence	,	V_183
cube_info	,	V_415
r100_errata	,	F_129
size	,	V_275
crtc_base	,	V_16
"HPD2\n"	,	L_9
r100_cp_init	,	F_85
VOLTAGE_DELAY_SEL	,	F_18
irq_mask	,	V_159
RADEON_MAX_MIP_LEVEL_MASK	,	V_462
IRQ_NONE	,	V_168
R_0003C2_GENMO_WT	,	V_782
SCLK_MORE_CNTL	,	V_79
CHIP_R350	,	V_254
ATOM_PM_MISCINFO_DYN_CLK_3D_IDLE	,	V_82
obj_to_crtc	,	F_112
tras_ff	,	V_690
RADEON_PM_STATE_SINGLE_DISPLAY_ONLY	,	V_37
RADEON_TXO_MICRO_TILE_X2	,	V_407
color_channel_mask	,	V_555
ASIC_IS_AVIVO	,	F_256
RADEON_WB_SCRATCH_OFFSET	,	V_309
RADEON_MM_DATA	,	V_823
RREG32	,	F_2
r100_debugfs_mc_info_list	,	V_670
"No reloc for packet3 %d\n"	,	L_35
"[drm] Invalid primitive walk %d for VAP_VF_CNTL\n"	,	L_83
CHIP_RV280	,	V_250
"Packet3 opcode %x not supported\n"	,	L_45
drm_crtc	,	V_97
RADEON_CRTC_STATUS	,	V_9
"coordinate type            %d\n"	,	L_56
c	,	V_341
num_texture	,	V_443
d	,	V_547
"Loading R200 Microcode\n"	,	L_15
radeon_voltage	,	V_63
rn50_reg_safe_bm	,	V_637
PM_PROFILE_HIGH_SH_IDX	,	V_56
real_vram_size	,	V_318
RADEON_SE_VTX_FMT_FPCOLOR	,	V_374
h	,	V_537
i	,	V_4
irq	,	V_143
IO_CG_VOLTAGE_DROP	,	V_87
j	,	V_353
m	,	V_354
n	,	V_351
PACKET3_3D_CLEAR_ZMASK	,	V_516
ioread32	,	F_272
p	,	V_322
"GPU reset succeed\n"	,	L_88
r	,	V_120
t	,	V_532
u	,	V_546
CHIP_ERRATA_PLL_DUMMYREADS	,	V_562
"Cannot src blit from microtiled surface\n"	,	L_33
v	,	V_636
w	,	V_536
r100_cp_load_microcode	,	F_82
ATOM_PM_MISCINFO_DYNAMIC_HDP_BLOCK_EN	,	V_89
RADEON_TILING_MACRO	,	V_335
PACKET3_3D_DRAW_INDX_2	,	V_512
r100_ring_test	,	F_203
r100_copy_blit	,	F_65
rdp	,	V_648
r100_pm_finish	,	F_24
disp_latency	,	V_717
AVIVO_D2MODE_VLINE_START_END	,	V_367
r100_startup	,	F_232
"Loading RS600 Microcode\n"	,	L_19
opcode	,	V_345
lookup_disable	,	V_549
reg	,	V_73
"pitch                      %d\n"	,	L_47
RADEON_TXFORMAT_HEIGHT_SHIFT	,	V_473
RADEON_SINGLE_CRTC	,	V_613
r100_resume	,	F_236
crit_point_ff	,	V_702
dfixed_const_half	,	F_201
ret	,	V_548
stride_pixels	,	V_212
RADEON_ISYNC_CPSCRATCH_IDLEGUI	,	V_236
radeon_irq_kms_pflip_irq_get	,	F_5
"radeon: cp isn't working (%d).\n"	,	L_28
CHIP_R580	,	V_270
check	,	V_352
sclk_delay_ff	,	V_696
G_000E40_GUI_ACTIVE	,	F_134
RADEON_FP2_DETECT_SENSE	,	V_111
"radeon: moving bo (%d) asking for %u dw.\n"	,	L_10
"radeon_cp: Failed to register firmware\n"	,	L_13
spin_unlock_irqrestore	,	F_269
R_000260_CUR_OFFSET	,	V_788
RADEON_HPD_2	,	V_109
RADEON_CP_RB_WPTR	,	V_292
radeon_boot_test_post_card	,	F_258
RADEON_HPD_1	,	V_106
CHIP_R100	,	V_242
active_crtc_count	,	V_33
private	,	V_642
RADEON_TV_DAC_GDACPD	,	V_598
roundup_pow_of_two	,	F_127
is_atom_bios	,	V_816
"writing surface %d %d %x %x\n"	,	L_126
RADEON_CLOCK_CNTL_DATA	,	V_632
"%u free dwords in ring\n"	,	L_98
R_000360_CUR2_OFFSET	,	V_792
scratch_reg	,	V_200
RADEON_DP_SRC_SOURCE_MEMORY	,	V_224
stop_req	,	V_726
R_00070C_CP_RB_RPTR_ADDR	,	V_306
radeon_ttm_set_active_vram_size	,	F_95
"[0x%03X] 0x%04X=0x%08X\n"	,	L_95
gtt_end	,	V_134
RADEON_INDIRECT1_START	,	V_314
RADEON_DEPTHPITCH_MASK	,	V_433
"radeon: ring at 0x%016lX\n"	,	L_27
r100_debugfs_cp_list	,	V_669
RADEON_HDP_APER_CNTL	,	V_618
RADEON_MEM_NUM_CHANNELS_MASK	,	V_614
dev_private	,	V_644
"failed to reset GPU\n"	,	L_87
"radeon_cp"	,	L_12
pci_save_state	,	F_144
DRM_DEBUG	,	F_10
family	,	V_174
S_000148_MC_FB_TOP	,	F_225
"Invalid color buffer format (%d) !\n"	,	L_40
S_00014C_MC_AGP_TOP	,	F_222
S_00000D_FORCE_VIP	,	F_229
FIRMWARE_R200	,	V_252
"Max indices %u\n"	,	L_80
radeon_agpmode	,	V_755
RADEON_GMC_SRC_CLIPPING	,	V_218
RADEON_BUS_CNTL	,	V_568
radeon_gtt_location	,	F_167
"CP_STAT 0x%08x\n"	,	L_94
"Indirect2 wptr %u\n"	,	L_109
RADEON_RB3D_DEPTHPITCH	,	V_432
r100_pll_rreg	,	F_171
RADEON_SURFACE0_UPPER_BOUND	,	V_687
PM_PROFILE_MID_MH_IDX	,	V_58
RADEON_AIC_CNTL	,	V_128
tmp	,	V_20
RADEON_SCRATCH_UMSK	,	V_815
RADEON_TXFORMAT_DXT1	,	V_496
r100_mc_program	,	F_220
CRTC_GEN_CNTL	,	V_785
RADEON_TV_DAC_CNTL	,	V_589
ddev	,	V_96
mc_latency_sclk	,	V_712
r100_reg_safe_bm	,	V_638
r100_enable_bm	,	F_138
gtt	,	V_141
r100_cs_track	,	V_342
byte	,	V_616
R_000770_SCRATCH_UMSK	,	V_310
RADEON_NB_TOM	,	V_622
R100_TRACK_COMP_NONE	,	V_482
"ring test succeeded in %d usecs\n"	,	L_133
IRQ_HANDLED	,	V_180
always_indirect	,	V_817
mc_init_misc_lat_timer	,	V_738
connector	,	V_116
r100_pll_errata_after_data	,	F_170
surf_index	,	V_672
radeon_ib_get	,	F_206
DYNPM_ACTION_NONE	,	V_43
RADEON_SURF_AP1_SWP_16BPP	,	V_681
mem_bw	,	V_698
R_0000F0_RBBM_SOFT_RESET	,	V_574
DRM_INFO	,	F_41
"[drm] Buffer too small for color buffer %d "	,	L_67
requested_power_state_index	,	V_30
R_000740_CP_CSQ_CNTL	,	V_780
CHIP_RS600	,	V_265
radeon_cs_packet_next_reloc	,	F_103
RADEON_CLOCK_CNTL_INDEX	,	V_634
r100_cs_track_clear	,	F_122
save	,	V_572
RADEON_ISYNC_WAIT_IDLEGUI	,	V_235
pre_write_timer	,	V_286
RADEON_RBBM_FIFOCNT_MASK	,	V_564
valid	,	V_70
tom	,	V_621
drm_handle_vblank	,	F_55
R_000420_OV0_SCALE_CNTL	,	V_795
radeon_cs_packet_parse	,	F_109
radeon_scratch_init	,	F_254
RADEON_DST_TILE_MACRO	,	V_336
"Limiting VRAM to one aperture\n"	,	L_91
RS400_MSI_REARM	,	V_177
r100_vga_set_state	,	F_164
err	,	V_240
separate_cube	,	V_550
radeon_fence_emit	,	F_69
"[drm] AA resolve buffer %d (%u %u %u %u)\n"	,	L_75
r100_asic_reset	,	F_141
PM_PROFILE_HIGH_MH_IDX	,	V_59
RADEON_I2C_CNTL_1	,	V_579
disable	,	V_119
PACKET3_3D_LOAD_VBPNTR	,	V_505
"CONFIG_MEMSIZE 0x%08x\n"	,	L_116
r100_mc_stop	,	F_142
r100_cp_disable	,	F_99
"CP_CSQ_STAT 0x%08x\n"	,	L_102
"failed initializing CP fences (%d).\n"	,	L_143
num_levels	,	V_461
ndw	,	V_213
"vline wait had illegal wait until\n"	,	L_37
RADEON_CRTC2_GEN_CNTL	,	V_11
minor	,	V_643
radeon_set_pcie_lanes	,	F_20
RADEON_TXFORMAT_I8	,	V_478
RADEON_SURFACE0_INFO	,	V_685
msi_enabled	,	V_173
gpu_offset	,	V_331
RADEON_TXFORMAT_LDUDV655	,	V_490
"depth                      %d\n"	,	L_54
block_height	,	V_539
sclk_cntl2	,	V_66
mode	,	V_733
RS400_DISP2_REQ_CNTL1	,	V_770
r100_get_vblank_counter	,	F_59
RS400_DISP2_REQ_CNTL2	,	V_771
RADEON_CS_KEEP_TILING_FLAGS	,	V_333
radeon_fence_driver_start_ring	,	F_234
tiling_flags	,	V_334
vram_is_ddr	,	V_607
r100_packet3_load_vbpntr	,	F_106
cpp	,	V_436
WREG32_P	,	F_159
disp_drain_rate	,	V_719
FIRMWARE_RS600	,	V_266
RADEON_TXFORMAT_DXT45	,	V_499
RADEON_CRTC2_STATUS	,	V_13
sclk_ff	,	V_693
"cannot find crtc %d\n"	,	L_38
RADEON_OV0_SCALE_CNTL	,	V_576
RADEON_RE_WIDTH_HEIGHT	,	V_426
RADEON_TXFORMAT_SHADOW16	,	V_489
"bound\n"	,	L_77
r100_pci_gart_tlb_flush	,	F_34
ATOM_PM_MISCINFO_ASIC_REDUCED_SPEED_SCLK_EN	,	V_80
list_for_each_entry	,	F_22
CRTC_EXT_CNTL	,	V_783
accel_working	,	V_813
"AIC_TLB_ADDR 0x%08x\n"	,	L_125
r100_clock_startup	,	F_226
C_0003F8_CRTC2_CUR_EN	,	V_798
radeon_irq_kms_disable_hpd	,	F_33
CHIP_RS400	,	V_175
"radeon: failed to get scratch reg (%d).\n"	,	L_135
msi_rearm	,	V_166
C_0003C2_VGA_RAM_EN	,	V_793
"[drm] No buffer for AA resolve buffer %d !\n"	,	L_73
emit_wait	,	V_205
idx_value	,	V_344
"height                     %d\n"	,	L_51
RADEON_TILING_SWAP_16BIT	,	V_679
r100_pci_gart_set_page	,	V_127
visible_vram_size	,	V_320
R_00033C_CRTC2_DISPLAY_BASE_ADDR	,	V_802
pkt	,	V_324
radeon_crtc_handle_flip	,	F_57
"Only 16 vertex buffers are allowed %d\n"	,	L_34
free_scratch	,	V_778
C_000420_OV0_OVERLAY_EN	,	V_796
RADEON_GMC_CLR_CMP_CNTL_DIS	,	V_225
radeon_hpd_id	,	V_103
RADEON_FP_GEN_CNTL	,	V_107
config_aper_size	,	V_619
radeon_ib	,	V_775
RADEON_TXFORMAT_DXT23	,	V_498
RADEON_RBBM_CMDFIFO_ADDR	,	V_646
RADEON_ISYNC_ANY2D_IDLE3D	,	V_233
critical_point	,	V_724
r100_get_vtx_size	,	F_114
RADEON_AGP_BASE	,	V_666
r100_cs_track_texture_print	,	F_123
RADEON_TXFORMAT_VYUY422	,	V_487
RADEON_FP_DETECT_INT_POL	,	V_112
RADEON_TXFORMAT_SHADOW32	,	V_494
IS_ERR	,	F_77
"radeon: cp failed to lock ring (%d).\n"	,	L_132
drm_info_node	,	V_640
"Generation 1 PCI interface in multifunction mode\n"	,	L_90
block_bytes	,	V_540
ring	,	V_186
"Ring fifo:\n"	,	L_110
R_00023C_DISPLAY_BASE_ADDR	,	V_800
DIV_ROUND_UP	,	F_66
RADEON_CP_CSQ_DATA	,	V_663
radeon_agp_init	,	F_260
disp_latency_overhead	,	V_718
R300_SURF_TILE_MACRO	,	V_677
CONFIG_DEBUG_FS	,	V_667
"IMMD draw %u dwors but needs %lu dwords\n"	,	L_81
r100_cs_track_check_pkt3_indx_buffer	,	F_116
RADEON_ROP3_S	,	V_223
PACKET0	,	F_62
RADEON_BUF_SWAP_32BIT	,	V_298
PACKET2	,	F_113
r200_packet0_check	,	V_525
PACKET3	,	F_68
state	,	V_625
defined	,	F_185
RADEON_TXFORMAT_HEIGHT_MASK	,	V_474
RADEON_PP_CUBIC_OFFSET_T2_4	,	V_425
radeon_ring_lockup_update	,	F_135
RADEON_PP_CUBIC_OFFSET_T2_3	,	V_424
r100_rbbm_fifo_wait_for_entry	,	F_130
RADEON_PP_CUBIC_OFFSET_T2_2	,	V_423
RADEON_TV_DAC_BGADJ_MASK	,	V_600
RADEON_PP_CUBIC_OFFSET_T2_1	,	V_422
radeon_asic_reset	,	F_237
drm_mode_object_find	,	F_111
"bpp                        %d\n"	,	L_55
RADEON_GPU_PAGE_SIZE	,	V_210
RADEON_PP_CUBIC_OFFSET_T2_0	,	V_421
"Disabling GPU acceleration\n"	,	L_148
RADEON_WB_CP_RPTR_OFFSET	,	V_290
R300_MC_DISP1R_INIT_LAT_SHIFT	,	V_741
"If you have flickering problem, try to lower resolution, refresh rate, or color depth\n"	,	L_128
radeon_update_bandwidth_info	,	F_168
r100_restore_sanity	,	F_252
align_mask	,	V_294
RADEON_SE_VTX_FMT_Z	,	V_393
"(need %u have %lu) !\n"	,	L_43
radeon_hpd_set_polarity	,	F_30
radeon_combios_init	,	F_257
GFP_KERNEL	,	V_520
rio_mem_size	,	V_824
radeon_wb_disable	,	F_241
RADEON_RB_NO_UPDATE	,	V_300
R_00014C_MC_AGP_LOCATION	,	V_803
radeon_legacy_set_clock_gating	,	F_227
RADEON_PCIGART_TRANSLATE_EN	,	V_137
chunk_ib_idx	,	V_529
RADEON_TXFORMAT_ARGB4444	,	V_486
r100_set_safe_registers	,	F_174
r100_pci_gart_fini	,	F_45
RADEON_SE_VTX_FMT_FPALPHA	,	V_375
dst_offset	,	V_207
BUG	,	F_64
r100_cs_track_texture_check	,	F_126
r100_semaphore_ring_emit	,	F_63
r100_track_compress_size	,	F_124
r100_pre_page_flip	,	F_4
radeon_surface_init	,	F_239
reloc	,	V_328
radeon_combios_asic_init	,	F_238
RADEON_RB2D_DC_FLUSH_ALL	,	V_228
RADEON_CONFIG_MEMSIZE	,	V_623
cur_pages	,	V_208
FORCE_HDP	,	V_90
CHIP_RS690	,	V_262
be32_to_cpup	,	F_84
RADEON_SUBPIC_CNTL	,	V_577
aaresolve	,	V_558
radeon_dynclks	,	V_809
REG_SET	,	F_89
RADEON_TEX_VSIZE_MASK	,	V_453
seq_file	,	V_639
"No reloc for ib[%d]=0x%04X\n"	,	L_32
dpms_off_ps_idx	,	V_50
active_high	,	V_74
width_11	,	V_533
DRM_UDELAY	,	F_131
fw_data	,	V_276
RADEON_PM_MODE_NO_DISPLAY	,	V_39
r100_set_common_regs	,	F_156
"(PW %u) Vertex array %u "	,	L_78
RADEON_TV_DAC_NBLANK	,	V_602
CHIP_RS200	,	V_246
RADEON_CRTC_VBLANK_STAT	,	V_161
RV100_HALF_MODE	,	V_611
mem_tras	,	V_705
p3reloc	,	V_359
R300_MC_READ_CNTL_CD_mcind	,	V_749
"MC_AGP_LOCATION 0x%08x\n"	,	L_119
radeon_bo_init	,	F_264
RADEON_CP_PACKET2	,	V_293
textures	,	V_408
FIRMWARE_R520	,	V_273
disp_drain_rate2	,	V_720
mdelay	,	F_51
r100_gui_idle	,	F_25
WREG32_PLL	,	F_19
RADEON_TV_DAC_PEDESTAL	,	V_595
RADEON_GMC_DST_PITCH_OFFSET_CNTL	,	V_217
RADEON_SW_INT_TEST	,	V_160
RADEON_WAIT_3D_IDLECLEAN	,	V_193
radeon_ring	,	V_185
PACKET3_3D_CLEAR_HIZ	,	V_515
indirect1_start	,	V_289
radeon_packet0_check_t	,	T_6
RADEON_TV_DAC_NHOLD	,	V_603
RADEON_CRTC_OFFSET__OFFSET_LOCK	,	V_21
RADEON_PP_CUBIC_OFFSET_T0_4	,	V_414
RADEON_PP_CUBIC_OFFSET_T0_3	,	V_413
r100_debugfs_cp_ring_info	,	F_180
ring_free_dw	,	V_651
"radeon: failed to schedule ib (%d).\n"	,	L_137
time_disp1_drop_priority	,	V_722
RADEON_PP_CUBIC_OFFSET_T0_2	,	V_412
"Indirect2 fifo:\n"	,	L_114
RADEON_MC_FB_LOCATION	,	V_664
RADEON_PP_CUBIC_OFFSET_T0_1	,	V_411
WARN	,	F_36
RADEON_PP_CUBIC_OFFSET_T0_0	,	V_410
RADEON_RB3D_DSTCACHE_CTLSTAT	,	V_187
tile_flags	,	V_326
mem_trcd	,	V_703
mclk_ff	,	V_694
"use_pitch                  %d\n"	,	L_48
RADEON_PP_TXFILTER_2	,	V_460
RADEON_PP_TXFILTER_1	,	V_459
RADEON_PP_TXFILTER_0	,	V_458
RADEON_SURFACE0_LOWER_BOUND	,	V_686
RADEON_CRTC2_GUI_TRIG_VLINE	,	V_369
r100_pci_gart_disable	,	F_42
CHIP_RV530	,	V_269
full	,	V_736
radeon_get_ib_value	,	F_105
RADEON_DISP_HW_DEBUG	,	V_587
WREG32	,	F_9
FIRMWARE_R300	,	V_257
CHIP_RV515	,	V_267
gpu_addr	,	V_301
CHIP_ERRATA_PLL_DELAY	,	V_563
RADEON_INDIRECT2_START	,	V_313
clock_info	,	V_38
CHIP_ERRATA_R300_CG	,	V_633
"(need %lu have %lu) !\n"	,	L_68
pix_clk2	,	V_700
RADEON_PP_CUBIC_FACES_0	,	V_501
"rfifo[%04d]=0x%08X\n"	,	L_111
kzalloc	,	F_121
RADEON_PP_CUBIC_FACES_1	,	V_502
dynpm_can_upclock	,	V_26
radeon_irq_kms_enable_hpd	,	F_31
RADEON_PP_CUBIC_FACES_2	,	V_503
RADEON_IS_IGP	,	V_92
RADEON_CAP1_TRIG_CNTL	,	V_582
R300_MEM_RBS_POSITION_C_MASK	,	V_751
radeon_bo	,	V_504
RADEON_CFG_VGA_IO_DIS	,	V_628
RADEON_CRTC_VBLANK_MASK	,	V_151
"Expecting combios for RS400/RS480 GPU\n"	,	L_147
REDUCED_SPEED_SCLK_SEL	,	F_17
ptr	,	V_122
"R100 PCI GART already initialized\n"	,	L_5
__BIG_ENDIAN	,	F_90
RADEON_TXFORMAT_LDUDUV8888	,	V_495
r100_mc_save	,	V_571
RADEON_MEM_CNTL	,	V_610
S_000148_MC_FB_START	,	F_224
me_fw	,	V_274
r100_bandwidth_update	,	F_190
PACKET3_3D_DRAW_VBUF	,	V_513
"radeon: ring test failed (scratch(0x%04X)=0x%08X)\n"	,	L_134
dynpm_can_downclock	,	V_27
r100_debugfs_rbbm_list	,	V_668
CHIP_RS480	,	V_176
"Can't enable IRQ/MSI because no handler is installed\n"	,	L_7
uint64_t	,	T_4
RADEON_GEN_INT_STATUS	,	V_158
r100_pm_init_profile	,	F_14
pci_restore_state	,	F_150
r_rptr	,	V_654
pcie_lanes	,	V_47
drm_device	,	V_95
platform_device_register_simple	,	F_76
"radeon: cp failed to get scratch reg (%d).\n"	,	L_131
S_0000F0_SOFT_RESET_PP	,	F_147
RADEON_CRTC2_CRNT_FRAME	,	V_182
RADEON_SURF_AP0_SWP_16BPP	,	V_680
CHIP_RV100	,	V_243
DRM_DEBUG_DRIVER	,	F_13
wptr	,	V_305
r100_ring_start	,	F_73
"[drm] Buffer too small for AA resolve buffer %d "	,	L_74
tex_dirty	,	V_409
crtc	,	V_3
CHIP_RV570	,	V_272
RADEON_SE_VF_CNTL	,	V_444
num_arrays	,	V_346
__func__	,	V_573
R_000040_GEN_INT_CNTL	,	V_145
ASIC_IS_R300	,	F_195
RADEON_GRPH_START_REQ_SHIFT	,	V_761
CHIP_R420	,	V_258
"Requested: e: %d m: %d p: %d\n"	,	L_3
grph2_cntl	,	V_768
CHIP_R423	,	V_259
RADEON_GRPH_STOP_REQ_MASK	,	V_758
wdp	,	V_649
S_0000F0_SOFT_RESET_RE	,	F_146
"ib2fifo[%04d]=0x%08X\n"	,	L_115
R_000054_CRTC_EXT_CNTL	,	V_784
requested_clock_mode_index	,	V_44
S_0000F0_SOFT_RESET_RB	,	F_148
default_power_state_index	,	V_42
RADEON_CSQ_PRIBM_INDBM	,	V_317
PACKET3_INDX_BUFFER	,	V_506
flags	,	V_36
R_0007C0_CP_STAT	,	V_812
"CP_RB_RPTR 0x%08x\n"	,	L_97
RADEON_GRPH_CRITICAL_AT_SOF	,	V_764
"GRPH_BUFFER_CNTL from to %x\n"	,	L_129
RADEON_TXFORMAT_ARGB8888	,	V_492
enabled	,	V_98
r100_packet0_check	,	F_115
ptr_mask	,	V_650
r100_pci_gart_enable	,	F_39
r100_debugfs_mc_info	,	F_183
num_crtc	,	V_5
r100_irq_ack	,	F_52
PM_PROFILE_LOW_MH_IDX	,	V_57
mc_latency_mclk	,	V_713
obj_size	,	V_671
CHIP_RV560	,	V_271
r100_cs_track_cube	,	F_125
vap_alt_nverts	,	V_560
S_0000F0_SOFT_RESET_SE	,	F_145
r100_pll_wreg	,	F_173
"[drm] No buffer for z buffer !\n"	,	L_70
"PCI GART of %uM enabled (table at 0x%016llX).\n"	,	L_6
rb_bufsz	,	V_283
r100_pm_get_dynpm_state	,	F_11
RADEON_CP_RB_RPTR_WR	,	V_304
R_000050_CRTC_GEN_CNTL	,	V_786
RADEON_DIS_OUT_OF_PCI_GART_ACCESS	,	V_129
R300_MEM_NUM_CHANNELS_MASK	,	V_745
sclk_more_cntl	,	V_67
width	,	V_450
compress_format	,	V_481
"Cube texture offset greater than object size %lu %lu\n"	,	L_60
PACKET3_3D_DRAW_IMMD	,	V_509
RADEON_CP_CSQ_STAT	,	V_660
"\n"	,	L_11
r100_cs_parse	,	F_120
hdp_cntl	,	V_197
RADEON_GEN_INT_CNTL	,	V_155
table_size	,	V_123
"height_11                  %d\n"	,	L_52
RADEON_ENG_DISPLAY_SELECT_CRTC1	,	V_370
RADEON_SURF_TILE_COLOR_BOTH	,	V_673
R300_MC_DISP0R_INIT_LAT_SHIFT	,	V_743
next_rptr	,	V_776
"Loading R400 Microcode\n"	,	L_17
RADEON_DVI_I2C_CNTL_1	,	V_580
DYNPM_ACTION_DOWNCLOCK	,	V_31
G_000E40_CP_CMDSTRM_BUSY	,	F_72
CHIP_RV380	,	V_256
r100_pll_errata_after_index	,	F_169
agpmode_ff	,	V_754
"width                      %d\n"	,	L_49
RADEON_RB_BUFSZ	,	V_295
radeon_power_state	,	V_61
RADEON_FP_DETECT_MASK	,	V_153
r100_mm_rreg	,	F_265
cur_latency_sclk	,	V_716
RADEON_GRPH_CRITICAL_CNTL	,	V_763
rmmio_size	,	V_818
"[drm] Buffer too small for PACKET3 INDX_BUFFER "	,	L_42
radeon_ring_write	,	F_61
G_000E40_TAM_BUSY	,	F_153
r100_pci_gart_init	,	F_35
r100_vram_init_sizes	,	F_161
radeon_get_clock_info	,	F_259
RADEON_TXFORMAT_Y8	,	V_480
RADEON_TEX_VSIZE_SHIFT	,	V_454
shutdown	,	V_169
"radeon: failed to get ib (%d).\n"	,	L_136
"Loading R500 Microcode\n"	,	L_20
drm_connector	,	V_115
r100_mc_wait_for_idle	,	F_132
r100_cp_fini	,	F_98
radeon_fence_wait	,	F_208
radeon_bo_fini	,	F_249
ATOM_PM_MISCINFO_DYNAMIC_CLOCK_DIVIDER_BY_2	,	V_84
S_00000D_FORCE_DISP1	,	F_230
S_00000D_FORCE_DISP2	,	F_231
r100_gui_wait_for_idle	,	F_83
ATOM_PM_MISCINFO_DYNAMIC_CLOCK_DIVIDER_BY_4	,	V_85
S_000360_CUR2_LOCK	,	F_214
radeon_gart_init	,	F_37
RADEON_CP_ME_RAM_ADDR	,	V_279
addr	,	V_140
zb_cb_clear	,	V_554
radeon_agp_fini	,	F_246
"compress format            %d\n"	,	L_59
RADEON_CP_ME_RAM_DATAL	,	V_281
temp	,	V_442
S_000260_CUR_LOCK	,	F_211
RADEON_CP_ME_RAM_DATAH	,	V_280
R200_SURF_TILE_COLOR_MICRO	,	V_676
RADEON_GRPH_BUFFER_CNTL	,	V_757
"height round to power of 2 %d\n"	,	L_58
WREG8	,	F_172
r100_page_flip	,	F_8
CHIP_RV350	,	V_255
radeon_scratch_free	,	F_100
RADEON_SW_INT_ENABLE	,	V_148
cb_dirty	,	V_402
RADEON_PM_MODE_SEL	,	V_606
height_11	,	V_534
RADEON_MC_AGP_LOCATION	,	V_665
gpio	,	V_69
RADEON_COLOR_MICROTILE_ENABLE	,	V_430
RADEON_SE_VTX_FMT	,	V_446
max_stop_req	,	V_727
RADEON_CP_CSQ_MODE	,	V_312
dfixed_init_half	,	F_192
dpms_on_ps_idx	,	V_51
vram_end	,	V_808
"radeon_cp: Bogus length %zu in firmware \"%s\"\n"	,	L_22
upper_32_bits	,	F_223
RADEON_DAC_CNTL2	,	V_591
dev	,	V_114
num_gpu_pages	,	V_124
aa	,	V_559
ARRAY_SIZE	,	F_176
r100_get_accessible_vram	,	F_158
"Invalid texture coordinate type %u for unit "	,	L_62
peak_disp_bw	,	V_697
RADEON_TILING_SWAP_32BIT	,	V_682
"IB initialization failed (%d).\n"	,	L_145
RADEON_CP_STAT	,	V_645
RADEON_TXFORMAT_WIDTH_MASK	,	V_472
pix_clk	,	V_699
fence_drv	,	V_199
ib1_wptr	,	V_657
r100_ring_ib_execute	,	F_204
rptr_save_reg	,	V_319
RADEON_PP_TXFORMAT_0	,	V_466
delay	,	V_76
"RBBM_CMDFIFO_STAT 0x%08x\n"	,	L_93
mmio_idx_lock	,	V_821
RADEON_PP_TXFORMAT_2	,	V_468
RADEON_SE_VTX_FMT_W0	,	V_373
RADEON_PP_TXFORMAT_1	,	V_467
RADEON_SE_VTX_FMT_W1	,	V_391
crtc_offset	,	V_23
C_000260_CUR_LOCK	,	V_797
radeon_cs_reloc	,	V_327
reg_safe_bm	,	V_523
stride_bytes	,	V_209
RADEON_CAP0_TRIG_CNTL	,	V_581
"ib1fifo[%04d]=0x%08X\n"	,	L_113
rmmio	,	V_820
r100_irq_process	,	F_53
hdisplay	,	V_756
"failed initializing CP (%d).\n"	,	L_144
bios	,	V_814
RS400_DISP1_REQ_CNTL1	,	V_773
RADEON_TV_DAC_RDACPD	,	V_597
dfixed_const_8	,	F_194
"[drm] Buffer too small for z buffer "	,	L_71
r100_gpu_is_lockup	,	F_133
current_power_state_index	,	V_32
mc_vram_size	,	V_624
hpd	,	V_104
RADEON_SURF_AP1_SWP_32BPP	,	V_684
seq	,	V_201
RADEON_RB3D_COLOROFFSET	,	V_400
cb	,	V_401
"Ring rptr %u\n"	,	L_104
subsystem_device	,	V_585
RADEON_CRTC_OFFSET	,	V_22
vap_vf_cntl	,	V_445
RADEON_TXFORMAT_RGBA8888	,	V_493
radeon_irq_kms_pflip_irq_put	,	F_7
RADEON_HOST_PATH_CNTL	,	V_194
RADEON_WAIT_DMA_GUI_IDLE	,	V_230
pci_resource_len	,	F_163
"PRIM_WALK must be 3 for IMMD draw\n"	,	L_44
read_return_rate	,	V_721
txdepth	,	V_535
radeon_fence_process	,	F_54
r100_debugfs_cp_init	,	F_86
RADEON_SE_VTX_FMT_ST0	,	V_380
radeon_scratch_get	,	F_97
RADEON_SE_VTX_FMT_ST2	,	V_383
pll_errata	,	V_561
DYNPM_ACTION_DEFAULT	,	V_41
config	,	V_195
platform_device	,	V_237
RADEON_SE_VTX_FMT_ST1	,	V_381
DRM_DEBUG_KMS	,	F_75
RADEON_SE_VTX_FMT_ST3	,	V_385
VOLTAGE_DROP_SYNC	,	V_88
RADEON_IS_PCI	,	V_811
r100_debugfs_cp_csq_fifo	,	F_182
R300_MC_IND_INDEX	,	V_747
one_reg_wr	,	V_355
"unknown crtc reloc\n"	,	L_39
requested_index	,	V_60
RADEON_PP_CNTL	,	V_441
radeon_gart_table_ram_alloc	,	F_38
"Forbidden register 0x%04X in cs at %d\n"	,	L_41
"Failed to create r100_mc debugfs file.\n"	,	L_141
"Setting: p: %d\n"	,	L_4
RADEON_DST_TILE_MICRO	,	V_339
"width_11                   %d\n"	,	L_50
memtcas_ff	,	V_706
"VAP_VF_CNTL.NUM_VERTICES %u, VTX_SIZE %u\n"	,	L_82
set_pcie_lanes	,	V_94
radeon_gart_fini	,	F_46
iowrite32	,	F_273
count	,	V_356
gart	,	V_121
G_000E40_RE_BUSY	,	F_152
radeon_connector	,	V_118
platform_device_unregister	,	F_80
"BUS_CNTL 0x%08x\n"	,	L_118
S_00070C_RB_RPTR_ADDR	,	F_91
RADEON_GMC_BRUSH_NONE	,	V_220
DRM_ERROR	,	F_12
REDUCED_SPEED_SCLK_MODE	,	V_83
PACKET3_3D_DRAW_INDX	,	V_514
"%u\n"	,	L_63
disp_hw_debug	,	V_586
fb	,	V_734
crtcs	,	V_19
RADEON_AIC_PT_BASE	,	V_135
"Texture of unit %u needs %lu bytes but is "	,	L_64
RADEON_CRTC2_VBLANK_MASK	,	V_152
RADEON_GRPH_CRITICAL_POINT_SHIFT	,	V_767
r100_packet3_check	,	F_118
mem_trp	,	V_704
RADEON_TXFORMAT_FORMAT_MASK	,	V_477
r100_mc_resume	,	F_155
RADEON_FP_DETECT_STAT	,	V_163
RADEON_CP_RB_BASE	,	V_302
memtcas_rs480_ff	,	V_707
RADEON_IS_AGP	,	V_631
RADEON_TXFORMAT_CUBIC_MAP_ENABLE	,	V_475
r100_cp_init_microcode	,	F_74
wblocks	,	V_541
mode2	,	V_730
"%u dwords in ring\n"	,	L_99
mode1	,	V_729
r100_ib_test	,	F_205
misc	,	V_71
asic	,	V_93
RADEON_CRTC_CRNT_FRAME	,	V_181
radeon_gem_fini	,	F_245
"No texture bound to unit %u\n"	,	L_61
R100_TRACK_COMP_DXT35	,	V_500
RADEON_DST_PITCH_OFFSET	,	V_395
RADEON_SE_VTX_FMT_Q0	,	V_387
RADEON_SE_VTX_FMT_Q1	,	V_382
RADEON_SE_VTX_FMT_Q2	,	V_384
RADEON_SE_VTX_FMT_Q3	,	V_386
RADEON_GMC_DST_CLIPPING	,	V_219
RADEON_RB3D_COLOR_FORMAT_SHIFT	,	V_435
dpms_off_cm_idx	,	V_52
"Loading R300 Microcode\n"	,	L_16
obj	,	V_358
CHIP_R200	,	V_248
tex_coord_type	,	V_476
"CP_CSQ_MODE 0x%08x\n"	,	L_101
ENOMEM	,	V_521
fw_name	,	V_239
radeon_ring_supports_scratch_reg	,	F_96
hblocks	,	V_542
G_000E40_PB_BUSY	,	F_154
rptr	,	V_311
R_000774_SCRATCH_ADDR	,	V_308
RADEON_IS_PCIE	,	V_91
radeon_ring_test_lockup	,	F_137
ASIC_IS_RN50	,	F_175
bits_per_pixel	,	V_735
RADEON_FP2_DETECT_STAT	,	V_164
r100_vram_get_type	,	F_157
RADEON_MEM_CFG_TYPE_DDR	,	V_609
RADEON_GRPH_STOP_CNTL	,	V_765
ib	,	V_340
R_000170_AGP_BASE	,	V_804
pitch	,	V_211
RADEON_CRTC2_DISP_REQ_EN_B	,	V_99
RADEON_RING_TYPE_GFX_INDEX	,	V_147
radeon_gart_table_ram_free	,	F_47
waitreloc	,	V_360
RADEON_MM_INDEX	,	V_822
RADEON_SW_INT_FIRE	,	V_202
k1	,	V_714
vram_width	,	V_612
"Generation 2 PCI interface, using max accessible memory\n"	,	L_89
radeon_ib_pool_fini	,	F_244
"[drm] zbuffer (%u %u %u %u)\n"	,	L_72
r100_cs_parse_packet0	,	F_107
RADEON_RB3D_ZPASS_ADDR	,	V_440
radeon_cs_dump_packet	,	F_104
CHIP_RS740	,	V_263
lobj	,	V_330
irqs	,	V_157
arrays	,	V_347
radeon_ring_test	,	F_94
r_wptr	,	V_655
status	,	V_165
RREG8	,	F_210
z_enabled	,	V_437
R_000148_MC_FB_LOCATION	,	V_807
indirect2_start	,	V_288
dfixed_init	,	F_191
FIRMWARE_R100	,	V_247
S_0003F8_CRTC2_DISP_REQ_EN_B	,	F_216
ring_size	,	V_282
chunks	,	V_528
RADEON_VIPH_CONTROL	,	V_578
"[drm] color buffer %d (%u %u %u %u)\n"	,	L_69
RADEON_BUS_MASTER_DIS	,	V_569
RADEON_FP2_GEN_CNTL	,	V_110
PM_PROFILE_LOW_SH_IDX	,	V_54
DYNPM_ACTION_MINIMUM	,	V_29
max_fetch	,	V_285
"Failed to wait GUI idle while "	,	L_23
radeon_ring_force_activity	,	F_136
SCLK_CNTL	,	V_77
RADEON_RB3D_ZCACHE_CTLSTAT	,	V_189
sclk_cntl	,	V_65
RADEON_PP_TXOFFSET_0	,	V_403
"num levels                 %d\n"	,	L_53
r100_io_wreg	,	F_274
r100_set_surface_reg	,	F_188
radeon_fence_driver_init	,	F_262
"Indirect1 wptr %u\n"	,	L_107
DRM_MODE_OBJECT_CRTC	,	V_364
"radeon: ib test failed (scratch(0x%04X)=0x%08X)\n"	,	L_140
RADEON_PP_TXOFFSET_2	,	V_405
"GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n"	,	L_146
RADEON_PP_TXOFFSET_1	,	V_404
R300_SURF_TILE_MICRO	,	V_678
rbbm_status	,	V_567
RADEON_DSTCACHE_CTLSTAT	,	V_227
length_dw	,	V_530
r100_vga_render_disable	,	F_217
RADEON_TILING_MICRO	,	V_337
RADEON_COLOR_FORMAT_ARGB8888	,	V_221
"Ring wptr %u\n"	,	L_105
tlb_flush	,	V_125
"Indirect1 rptr %u\n"	,	L_106
RADEON_GMC_SRC_DATATYPE_COLOR	,	V_222
S_0000F0_SOFT_RESET_CP	,	F_149
auth	,	V_350
"Wait for MC idle timeout.\n"	,	L_142
wake_up	,	F_56
RADEON_RB_RPTR_WR_ENA	,	V_303
gtt_base_align	,	V_630
RADEON_TXFORMAT_ARGB1555	,	V_484
r100_debugfs	,	F_218
"Loading R100 Microcode\n"	,	L_14
roundup_h	,	V_465
pdev	,	V_238
RADEON_SE_VTX_FMT_Z1	,	V_390
r100_suspend	,	F_240
u32	,	T_1
RADEON_COLOR_TILE_ENABLE	,	V_429
mc	,	V_131
radeon_bo_size	,	F_117
"%lu\n"	,	L_65
RADEON_CFG_VGA_RAM_EN	,	V_627
R_00015C_AGP_BASE_2	,	V_806
agp_base	,	V_805
RADEON_TV_DAC_DACADJ_MASK	,	V_601
radeon_crtc	,	V_17
radeon_semaphore	,	V_203
r100_bm_disable	,	F_139
r200_set_safe_registers	,	F_177
memtcas2_ff	,	V_708
roundup_w	,	V_464
RADEON_RBBM_CMDFIFO_DATA	,	V_647
mclk	,	V_46
PACKET3_3D_DRAW_IMMD_2	,	V_510
filp	,	V_518
RADEON_DAC2_DAC_CLK_SEL	,	V_592
RADEON_SE_VTX_FMT_FPSPEC	,	V_377
RADEON_WAIT_HOST_IDLECLEAN	,	V_229
"width round to power of 2  %d\n"	,	L_57
RADEON_RBBM_STATUS	,	V_101
aa_dirty	,	V_557
RADEON_CRTC2_VBLANK_STAT	,	V_162
RADEON_CONFIG_CNTL	,	V_626
"radeon: fence wait failed (%d).\n"	,	L_138
spin_lock_irqsave	,	F_267
CHIP_RS300	,	V_251
header	,	V_361
"Wait for CP idle timeout, shutting down CP.\n"	,	L_30
gtt_start	,	V_132
RADEON_TV_DAC_STD_PS2	,	V_604
ib2_rptr	,	V_658
"Indirect1 fifo:\n"	,	L_112
RADEON_FP_DETECT_SENSE	,	V_108
dac2_cntl	,	V_590
num_loops	,	V_214
to_radeon_connector	,	F_29
drm_mode_object	,	V_357
r100_clear_surface_reg	,	F_189
rio_mem	,	V_825
prim_walk	,	V_551
dfixed_mul	,	F_197
request_firmware	,	F_79
"(%s:%d) RBBM_STATUS=0x%08X\n"	,	L_86
"HPD1\n"	,	L_8
RADEON_MAX_MIP_LEVEL_SHIFT	,	V_463
radeon_fence_driver_fini	,	F_248
r100_pm_misc	,	F_15
trcd_ff	,	V_688
num_cb	,	V_553
RADEON_CRTC_DISP_REQ_EN_B	,	V_100
R300_MC_IND_ADDR_MASK	,	V_748
subsystem_vendor	,	V_584
writel	,	F_268
dev_warn	,	F_219
u64	,	T_2
RADEON_MC_STATUS	,	V_565
RADEON_MEM_TIMING_CNTL	,	V_744
radeon_ib_pool_init	,	F_235
pm	,	V_25
r100_irq_disable	,	F_50
fence	,	V_184
RADEON_CRTC2_VBLANK_CUR	,	V_14
R300_MC_IND_DATA	,	V_750
trp_ff	,	V_689
r100_init	,	F_253
ps	,	V_62
aper_size	,	V_615
RADEON_CRTC_VBLANK_CUR	,	V_10
RADEON_CRTC_GUI_TRIG_VLINE	,	V_368
CRTC2_GEN_CNTL	,	V_789
memtrbs_r4xx	,	V_710
SCLK_CNTL2	,	V_78
"need %lu dwords have %lu dwords\n"	,	L_79
"Update pending now high. Unlocking vupdate_lock.\n"	,	L_1
min_wblocks	,	V_543
RADEON_RBBM_ACTIVE	,	V_102
radeon_ring_fini	,	F_101
"Unknown packet type %d !\n"	,	L_46
vram_start	,	V_801
num_power_states	,	V_34
RADEON_PP_TEX_PITCH_0	,	V_455
RADEON_PP_TEX_PITCH_1	,	V_456
RADEON_PP_TEX_PITCH_2	,	V_457
R300_MC_DISP1R_INIT_LAT_MASK	,	V_740
hyperz_filp	,	V_517
height	,	V_452
r100_hpd_sense	,	F_26
PACKET3_BITBLT_MULTI	,	V_215
RADEON_TXFORMAT_AI88	,	V_483
"GRPH2_BUFFER_CNTL from to %x\n"	,	L_130
"RBBM_STATUS 0x%08x\n"	,	L_92
pre_write_limit	,	V_287
vblank_sync	,	V_170
node	,	V_641
tv_dac_cntl	,	V_588
use_pitch	,	V_470
memtrbs	,	V_709
RADEON_RB3D_CNTL	,	V_434
R300_MEM_USE_CD_CH_ONLY	,	V_746
semaphore	,	V_204
max_indx	,	V_507
CHIP_RS100	,	V_245
pci_read_config_byte	,	F_160
device	,	V_583
RADEON_GRPH_STOP_REQ_SHIFT	,	V_759
force_dac2	,	V_575
r100_cs_packet_parse_vline	,	F_108
PACKET3_NOP	,	V_519
__be32	,	T_5
"[drm] No buffer for color buffer %d !\n"	,	L_66
"HOST_PATH_CNTL 0x%08x\n"	,	L_121
ATOM_PM_MISCINFO_ASIC_DYNAMIC_VOLTAGE_EN	,	V_86
seq_printf	,	F_179
RADEON_CP_RB_RPTR	,	V_291
RADEON_HDP_READ_BUFFER_INVALIDATE	,	V_198
rdev	,	V_2
RADEON_SURF_TILE_COLOR_MACRO	,	V_674
"vline wait had illegal wait until segment\n"	,	L_36
RADEON_TXFORMAT_WIDTH_SHIFT	,	V_471
RADEON_PP_CUBIC_OFFSET_T1_4	,	V_420
RADEON_PP_CUBIC_OFFSET_T1_3	,	V_419
"Requested mode for not defined action\n"	,	L_2
atomic_read	,	F_49
RADEON_PP_CUBIC_OFFSET_T1_2	,	V_418
u8	,	T_7
radeon_atombios_fini	,	F_250
sz	,	V_544
ib1_rptr	,	V_656
r100_hpd_fini	,	F_32
uint32_t	,	T_3
R300_MC_READ_CNTL_AB	,	V_752
radeon_cs_packet	,	V_323
RADEON_PP_CUBIC_OFFSET_T1_1	,	V_417
power_state	,	V_35
RADEON_PP_CUBIC_OFFSET_T1_0	,	V_416
RADEON_CP_IB_BASE	,	V_777
connected	,	V_105
face	,	V_394
cur_latency_mclk	,	V_715
radeon_ib_schedule	,	F_207
DYNPM_ACTION_UPCLOCK	,	V_40
RADEON_FP2_DETECT_MASK	,	V_154
R100_TRACK_COMP_DXT1	,	V_497
r100_mc_init	,	F_165
disp_priority	,	V_737
r100_mm_wreg	,	F_270
pixel_bytes2	,	V_732
r100_cs_track_texture	,	V_531
RADEON_RB3D_DC_FLUSH_ALL	,	V_188
RADEON_RB3D_DEPTHOFFSET	,	V_396
radeon_ring_lock	,	F_67
RADEON_CP_CSQ_CNTL	,	V_316
csq2_stat	,	V_653
radeon_device	,	V_1
pflip	,	V_150
RADEON_TXFORMAT_RGB332	,	V_479
__iomem	,	V_819
radeon_ib_free	,	F_209
S_0003F8_CRTC2_DISPLAY_DIS	,	F_215
ATOM_PM_MISCINFO_VOLTAGE_DROP_SUPPORT	,	V_72
hotplug_work	,	V_172
vtx_fmt	,	V_371
RADEON_TEX_USIZE_MASK	,	V_451
FIRMWARE_RS690	,	V_264
cs_flags	,	V_332
RADEON_COLORPITCH_MASK	,	V_431
RADEON_GRPH2_BUFFER_CNTL	,	V_769
r100_cp_wait_for_idle	,	F_71
PM_PROFILE_MID_SH_IDX	,	V_55
pci_set_master	,	F_92
AVIVO_D1MODE_VLINE_START_END	,	V_365
drm_display_mode	,	V_728
r100_post_page_flip	,	F_6
rb_blksz	,	V_284
radeon_ring_init	,	F_88
RS400_DMIF_MEM_CNTL1	,	V_772
r100_fence_ring_emit	,	F_60
r100_fini	,	F_242
mode_info	,	V_18
RADEON_ISYNC_ANY3D_IDLE2D	,	V_234
S_00000D_FORCE_CP	,	F_228
RADEON_TXFORMAT_DUDV88	,	V_491
"AIC_LO_ADDR 0x%08x\n"	,	L_123
RADEON_SE_VTX_FMT_PKSPEC	,	V_379
r100_hpd_init	,	F_28
zb_dirty	,	V_399
CHIP_RV410	,	V_260
RADEON_SURF_AP0_SWP_32BPP	,	V_683
idx	,	V_325
R100_CP_PACKET0_GET_REG	,	F_110
radeon_wb_fini	,	F_243
installed	,	V_144
RADEON_GRPH_CRITICAL_POINT_MASK	,	V_766
FIRMWARE_R420	,	V_261
queue_hotplug	,	V_167
"ib test succeeded in %u usecs\n"	,	L_139
printk	,	F_78
immd_dwords	,	V_508
block_width	,	V_538
radeon_irq_kms_init	,	F_263
wb	,	V_307
"(PW %u) Vertex array %u no buffer "	,	L_76
dev_err	,	F_128
RADEON_CP_CSQ_ADDR	,	V_662
cpu_to_le32	,	F_43
G_000E40_SE_BUSY	,	F_151
"AIC_CTRL 0x%08x\n"	,	L_122
mask	,	V_75
dfixed_const_666	,	F_199
RADEON_TXFORMAT_RGB565	,	V_485
S_000050_CRTC_DISP_REQ_EN_B	,	F_213
RADEON_MSI_REARM_EN	,	V_178
release_firmware	,	F_81
radeon_cs_parser	,	V_321
RV370_MSI_REARM_EN	,	V_179
R200_SURF_TILE_COLOR_MACRO	,	V_675
r100_debugfs_rbbm_info	,	F_178
voltage	,	V_64
C_000360_CUR2_LOCK	,	V_799
RADEON_AIC_HI_ADDR	,	V_133
R_000044_GEN_INT_STATUS	,	V_156
RADEON_RB_BLKSZ	,	V_296
R_000E40_RBBM_STATUS	,	V_231
"radeon_cp: Failed to load firmware \"%s\"\n"	,	L_21
S_00014C_MC_AGP_START	,	F_221
"programming pipes. Bad things might happen.\n"	,	L_24
RADEON_TV_DAC_STD_MASK	,	V_596
base	,	V_629
"MC_FB_LOCATION 0x%08x\n"	,	L_117
REDUCED_SPEED_SCLK_EN	,	V_81
RADEON_CP_RB_WPTR_DELAY	,	V_315
"radeon: wait for empty RBBM fifo failed !"	,	L_84
r100_debugfs_rbbm_init	,	F_184
RADEON_CRTC2_EN	,	V_12
dev_info	,	F_143
"Loading RS690/RS740 Microcode\n"	,	L_18
dfixed_trunc	,	F_202
RADEON_SE_VTX_FMT_N0	,	V_388
RADEON_SE_VTX_FMT_N1	,	V_392
r100_io_rreg	,	F_271
RADEON_RB3D_ZC_FLUSH_ALL	,	V_190
radeon_wb_init	,	F_233
RADEON_CONFIG_APER_SIZE	,	V_617
R_0003F8_CRTC2_GEN_CNTL	,	V_790
enable	,	V_117
blend_read_enable	,	V_556
ib2_wptr	,	V_659
ring_int	,	V_146
radeon_vram_location	,	F_166
zb	,	V_397
RADEON_TV_DAC_BDACPD	,	V_599
R300_CP_PACKET0_REG_MASK	,	V_366
RADEON_DAC2_DAC2_CLK_SEL	,	V_593
aper_base	,	V_620
"failed to get scratch reg for rptr save (%d).\n"	,	L_29
radeon_ring_unlock_commit	,	F_70
RADEON_GRPH_START_REQ_MASK	,	V_760
CHIP_R300	,	V_253
CUR2_OFFSET	,	V_791
radeon_irq_kms_fini	,	F_247
RADEON_TXFORMAT_YVYU422	,	V_488
usec_timeout	,	V_8
cube_robj	,	V_545
RADEON_PLL_PWRMGT_CNTL	,	V_605
kfree	,	F_251
RADEON_MC_IDLE	,	V_566
C_000050_CRTC_CUR_EN	,	V_794
radeon_update_display_priority	,	F_193
gtt_size	,	V_138
CHIP_RV200	,	V_244
"Failed to register debugfs file for CP !\n"	,	L_25
r100_wait_for_vblank	,	F_1
RADEON_RB3D_COLORPITCH	,	V_428
RADEON_RB3D_ZSTENCILCNTL	,	V_439
dpms_on_cm_idx	,	V_53
r100_irq_set	,	F_48
"Indirect2 rptr %u\n"	,	L_108
EINVAL	,	V_142
robj	,	V_349
dynpm_planned_action	,	V_28
udelay	,	F_3
src_offset	,	V_206
sclk_eff_ff	,	V_695
CHIP_R520	,	V_268
h_idx	,	V_362
R300_MEM_RBS_POSITION_A_MASK	,	V_753
data	,	V_278
pixel_bytes1	,	V_731
RADEON_TXFORMAT_NON_POWER2	,	V_469
radeon_ring_free_size	,	F_181
table_addr	,	V_136
min_mem_eff	,	V_711
RADEON_PP_TEX_SIZE_0	,	V_447
RADEON_PP_TEX_SIZE_2	,	V_449
r100_cs_track_check	,	F_119
"You may not have enough display bandwidth for current mode\n"	,	L_127
RADEON_TXO_MACRO_TILE	,	V_406
RADEON_PP_TEX_SIZE_1	,	V_448
lower_32_bits	,	F_44
RADEON_WAIT_UNTIL	,	V_191
VOLTAGE_GPIO	,	V_68
critical_point2	,	V_725
RADEON_SE_VTX_FMT_PKCOLOR	,	V_376
GENMO_WT	,	V_781
RADEON_AIC_LO_ADDR	,	V_130
RADEON_FP2_DETECT_INT_POL	,	V_113
RADEON_ISYNC_CNTL	,	V_232
to_radeon_crtc	,	F_23
RREG32_PLL	,	F_16
RADEON_CP_RB_CNTL	,	V_299
PM_PROFILE_DEFAULT_IDX	,	V_49
offset	,	V_398
maxy	,	V_427
profiles	,	V_48
RADEON_WAIT_CRTC_VLINE	,	V_363
R300_MC_DISP0R_INIT_LAT_MASK	,	V_742
CHIP_RV250	,	V_249
pci_resource_start	,	F_162
reg_safe_bm_size	,	V_524
dfixed_const	,	F_196
radeon_gart_restore	,	F_40
RADEON_MEM_SDRAM_MODE_REG	,	V_608
schedule_work	,	F_58
ASIC_IS_RV100	,	F_200
RADEON_PACKET_TYPE3	,	V_527
RADEON_WAIT_2D_IDLECLEAN	,	V_192
RADEON_PACKET_TYPE2	,	V_526
pci_clear_master	,	F_140
trbs_ff	,	V_691
"r[%04d]=0x%08x\n"	,	L_100
"Failed to load firmware!\n"	,	L_26
RADEON_SE_VTX_FMT_FPFOG	,	V_378
free_ib	,	V_779
radeon_get_bios	,	F_255
PACKET3_3D_DRAW_VBUF_2	,	V_511
ready	,	V_139
radeon_agp_disable	,	F_261
nverts	,	V_552
drm_order	,	F_87
RADEON_GMC_WR_MSK_DIS	,	V_226
track	,	V_343
value	,	V_329
RADEON_SE_VTX_FMT_XY1	,	V_389
RADEON_PACKET_TYPE0	,	V_522
CUR_OFFSET	,	V_787
RADEON_CRTC_EN	,	V_7
radeon_debugfs_add_files	,	F_186
RADEON_PLL_WR_EN	,	V_635
r100_debugfs_mc_info_init	,	F_187
readl	,	F_266
"AIC_HI_ADDR 0x%08x\n"	,	L_124
cur_size	,	V_723
temp_ff	,	V_701
RADEON_GMC_SRC_PITCH_OFFSET_CNTL	,	V_216
RADEON_CRTC_OFFSET__GUI_TRIG_OFFSET	,	V_24
vblank_queue	,	V_171
radeon_ring_start	,	F_93
R_00000D_SCLK_CNTL	,	V_810
vtx_size	,	V_372
KERN_ERR	,	V_241
" Bad things might happen.\n"	,	L_85
S_000054_CRTC_DISPLAY_DIS	,	F_212
sclk	,	V_45
fixed20_12	,	T_8
RADEON_CRTC_GEN_CNTL	,	V_6
crtc_id	,	V_15
