\hypertarget{stm32f1xx__it_8c}{}\section{Core/\+Src/stm32f1xx\+\_\+it.c File Reference}
\label{stm32f1xx__it_8c}\index{Core/\+Src/stm32f1xx\+\_\+it.\+c@{Core/\+Src/stm32f1xx\+\_\+it.\+c}}


Interrupt Service Routines.  


{\ttfamily \#include \char`\"{}main.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+it.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Free\+R\+T\+O\+S.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}task.\+h\char`\"{}}\newline
Include dependency graph for stm32f1xx\+\_\+it.\+c\+:
% FIG 0
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{stm32f1xx__it_8c_a6ad7a5e3ee69cb6db6a6b9111ba898bc}{N\+M\+I\+\_\+\+Handler} (void)
\begin{DoxyCompactList}\small\item\em This function handles Non maskable interrupt. \end{DoxyCompactList}\item 
void \hyperlink{stm32f1xx__it_8c_a2bffc10d5bd4106753b7c30e86903bea}{Hard\+Fault\+\_\+\+Handler} (void)
\begin{DoxyCompactList}\small\item\em This function handles Hard fault interrupt. \end{DoxyCompactList}\item 
void \hyperlink{stm32f1xx__it_8c_a3150f74512510287a942624aa9b44cc5}{Mem\+Manage\+\_\+\+Handler} (void)
\begin{DoxyCompactList}\small\item\em This function handles Memory management fault. \end{DoxyCompactList}\item 
void \hyperlink{stm32f1xx__it_8c_a850cefb17a977292ae5eb4cafa9976c3}{Bus\+Fault\+\_\+\+Handler} (void)
\begin{DoxyCompactList}\small\item\em This function handles Prefetch fault, memory access fault. \end{DoxyCompactList}\item 
void \hyperlink{stm32f1xx__it_8c_a1d98923de2ed6b7309b66f9ba2971647}{Usage\+Fault\+\_\+\+Handler} (void)
\begin{DoxyCompactList}\small\item\em This function handles Undefined instruction or illegal state. \end{DoxyCompactList}\item 
void \hyperlink{stm32f1xx__it_8c_adbdfb05858cc36fc520974df37ec3cb0}{Debug\+Mon\+\_\+\+Handler} (void)
\begin{DoxyCompactList}\small\item\em This function handles Debug monitor. \end{DoxyCompactList}\item 
void \hyperlink{stm32f1xx__it_8c_a7b6fac3d670a4860ebec8a961d5c4a73}{D\+M\+A1\+\_\+\+Channel1\+\_\+\+I\+R\+Q\+Handler} (void)
\begin{DoxyCompactList}\small\item\em This function handles D\+M\+A1 channel1 global interrupt. \end{DoxyCompactList}\item 
void \hyperlink{stm32f1xx__it_8c_a51741dbf9b0de1b8b56b5a6f1ef2e694}{T\+I\+M1\+\_\+\+U\+P\+\_\+\+I\+R\+Q\+Handler} (void)
\begin{DoxyCompactList}\small\item\em This function handles T\+I\+M1 update interrupt. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
D\+M\+A\+\_\+\+Handle\+Type\+Def \hyperlink{stm32f1xx__it_8c_a1c126854bb1813d31ab4776b21dcc51f}{hdma\+\_\+adc1}
\item 
T\+I\+M\+\_\+\+Handle\+Type\+Def \hyperlink{stm32f1xx__it_8c_a25fc663547539bc49fecc0011bd76ab5}{htim1}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Interrupt Service Routines. 

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} Copyright (c) 2020 S\+T\+Microelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under Ultimate Liberty license S\+L\+A0044, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: www.\+st.\+com/\+S\+L\+A0044 

\subsection{Function Documentation}
\mbox{\Hypertarget{stm32f1xx__it_8c_a850cefb17a977292ae5eb4cafa9976c3}\label{stm32f1xx__it_8c_a850cefb17a977292ae5eb4cafa9976c3}} 
\index{stm32f1xx\+\_\+it.\+c@{stm32f1xx\+\_\+it.\+c}!Bus\+Fault\+\_\+\+Handler@{Bus\+Fault\+\_\+\+Handler}}
\index{Bus\+Fault\+\_\+\+Handler@{Bus\+Fault\+\_\+\+Handler}!stm32f1xx\+\_\+it.\+c@{stm32f1xx\+\_\+it.\+c}}
\subsubsection{\texorpdfstring{Bus\+Fault\+\_\+\+Handler()}{BusFault\_Handler()}}
{\footnotesize\ttfamily void Bus\+Fault\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles Prefetch fault, memory access fault. 


\begin{DoxyCode}
118 \{
119   \textcolor{comment}{/* USER CODE BEGIN BusFault\_IRQn 0 */}
120 
121   \textcolor{comment}{/* USER CODE END BusFault\_IRQn 0 */}
122   \textcolor{keywordflow}{while} (1)
123   \{
124     \textcolor{comment}{/* USER CODE BEGIN W1\_BusFault\_IRQn 0 */}
125     \textcolor{comment}{/* USER CODE END W1\_BusFault\_IRQn 0 */}
126   \}
127 \}
\end{DoxyCode}
\mbox{\Hypertarget{stm32f1xx__it_8c_adbdfb05858cc36fc520974df37ec3cb0}\label{stm32f1xx__it_8c_adbdfb05858cc36fc520974df37ec3cb0}} 
\index{stm32f1xx\+\_\+it.\+c@{stm32f1xx\+\_\+it.\+c}!Debug\+Mon\+\_\+\+Handler@{Debug\+Mon\+\_\+\+Handler}}
\index{Debug\+Mon\+\_\+\+Handler@{Debug\+Mon\+\_\+\+Handler}!stm32f1xx\+\_\+it.\+c@{stm32f1xx\+\_\+it.\+c}}
\subsubsection{\texorpdfstring{Debug\+Mon\+\_\+\+Handler()}{DebugMon\_Handler()}}
{\footnotesize\ttfamily void Debug\+Mon\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles Debug monitor. 


\begin{DoxyCode}
148 \{
149   \textcolor{comment}{/* USER CODE BEGIN DebugMonitor\_IRQn 0 */}
150 
151   \textcolor{comment}{/* USER CODE END DebugMonitor\_IRQn 0 */}
152   \textcolor{comment}{/* USER CODE BEGIN DebugMonitor\_IRQn 1 */}
153 
154   \textcolor{comment}{/* USER CODE END DebugMonitor\_IRQn 1 */}
155 \}
\end{DoxyCode}
\mbox{\Hypertarget{stm32f1xx__it_8c_a7b6fac3d670a4860ebec8a961d5c4a73}\label{stm32f1xx__it_8c_a7b6fac3d670a4860ebec8a961d5c4a73}} 
\index{stm32f1xx\+\_\+it.\+c@{stm32f1xx\+\_\+it.\+c}!D\+M\+A1\+\_\+\+Channel1\+\_\+\+I\+R\+Q\+Handler@{D\+M\+A1\+\_\+\+Channel1\+\_\+\+I\+R\+Q\+Handler}}
\index{D\+M\+A1\+\_\+\+Channel1\+\_\+\+I\+R\+Q\+Handler@{D\+M\+A1\+\_\+\+Channel1\+\_\+\+I\+R\+Q\+Handler}!stm32f1xx\+\_\+it.\+c@{stm32f1xx\+\_\+it.\+c}}
\subsubsection{\texorpdfstring{D\+M\+A1\+\_\+\+Channel1\+\_\+\+I\+R\+Q\+Handler()}{DMA1\_Channel1\_IRQHandler()}}
{\footnotesize\ttfamily void D\+M\+A1\+\_\+\+Channel1\+\_\+\+I\+R\+Q\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles D\+M\+A1 channel1 global interrupt. 


\begin{DoxyCode}
168 \{
169   \textcolor{comment}{/* USER CODE BEGIN DMA1\_Channel1\_IRQn 0 */}
170 
171   \textcolor{comment}{/* USER CODE END DMA1\_Channel1\_IRQn 0 */}
172   HAL\_DMA\_IRQHandler(&\hyperlink{stm32f1xx__it_8c_a1c126854bb1813d31ab4776b21dcc51f}{hdma\_adc1});
173   \textcolor{comment}{/* USER CODE BEGIN DMA1\_Channel1\_IRQn 1 */}
174 
175   \textcolor{comment}{/* USER CODE END DMA1\_Channel1\_IRQn 1 */}
176 \}
\end{DoxyCode}
\mbox{\Hypertarget{stm32f1xx__it_8c_a2bffc10d5bd4106753b7c30e86903bea}\label{stm32f1xx__it_8c_a2bffc10d5bd4106753b7c30e86903bea}} 
\index{stm32f1xx\+\_\+it.\+c@{stm32f1xx\+\_\+it.\+c}!Hard\+Fault\+\_\+\+Handler@{Hard\+Fault\+\_\+\+Handler}}
\index{Hard\+Fault\+\_\+\+Handler@{Hard\+Fault\+\_\+\+Handler}!stm32f1xx\+\_\+it.\+c@{stm32f1xx\+\_\+it.\+c}}
\subsubsection{\texorpdfstring{Hard\+Fault\+\_\+\+Handler()}{HardFault\_Handler()}}
{\footnotesize\ttfamily void Hard\+Fault\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles Hard fault interrupt. 


\begin{DoxyCode}
88 \{
89   \textcolor{comment}{/* USER CODE BEGIN HardFault\_IRQn 0 */}
90 
91   \textcolor{comment}{/* USER CODE END HardFault\_IRQn 0 */}
92   \textcolor{keywordflow}{while} (1)
93   \{
94     \textcolor{comment}{/* USER CODE BEGIN W1\_HardFault\_IRQn 0 */}
95     \textcolor{comment}{/* USER CODE END W1\_HardFault\_IRQn 0 */}
96   \}
97 \}
\end{DoxyCode}
\mbox{\Hypertarget{stm32f1xx__it_8c_a3150f74512510287a942624aa9b44cc5}\label{stm32f1xx__it_8c_a3150f74512510287a942624aa9b44cc5}} 
\index{stm32f1xx\+\_\+it.\+c@{stm32f1xx\+\_\+it.\+c}!Mem\+Manage\+\_\+\+Handler@{Mem\+Manage\+\_\+\+Handler}}
\index{Mem\+Manage\+\_\+\+Handler@{Mem\+Manage\+\_\+\+Handler}!stm32f1xx\+\_\+it.\+c@{stm32f1xx\+\_\+it.\+c}}
\subsubsection{\texorpdfstring{Mem\+Manage\+\_\+\+Handler()}{MemManage\_Handler()}}
{\footnotesize\ttfamily void Mem\+Manage\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles Memory management fault. 


\begin{DoxyCode}
103 \{
104   \textcolor{comment}{/* USER CODE BEGIN MemoryManagement\_IRQn 0 */}
105 
106   \textcolor{comment}{/* USER CODE END MemoryManagement\_IRQn 0 */}
107   \textcolor{keywordflow}{while} (1)
108   \{
109     \textcolor{comment}{/* USER CODE BEGIN W1\_MemoryManagement\_IRQn 0 */}
110     \textcolor{comment}{/* USER CODE END W1\_MemoryManagement\_IRQn 0 */}
111   \}
112 \}
\end{DoxyCode}
\mbox{\Hypertarget{stm32f1xx__it_8c_a6ad7a5e3ee69cb6db6a6b9111ba898bc}\label{stm32f1xx__it_8c_a6ad7a5e3ee69cb6db6a6b9111ba898bc}} 
\index{stm32f1xx\+\_\+it.\+c@{stm32f1xx\+\_\+it.\+c}!N\+M\+I\+\_\+\+Handler@{N\+M\+I\+\_\+\+Handler}}
\index{N\+M\+I\+\_\+\+Handler@{N\+M\+I\+\_\+\+Handler}!stm32f1xx\+\_\+it.\+c@{stm32f1xx\+\_\+it.\+c}}
\subsubsection{\texorpdfstring{N\+M\+I\+\_\+\+Handler()}{NMI\_Handler()}}
{\footnotesize\ttfamily void N\+M\+I\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles Non maskable interrupt. 


\begin{DoxyCode}
75 \{
76   \textcolor{comment}{/* USER CODE BEGIN NonMaskableInt\_IRQn 0 */}
77 
78   \textcolor{comment}{/* USER CODE END NonMaskableInt\_IRQn 0 */}
79   \textcolor{comment}{/* USER CODE BEGIN NonMaskableInt\_IRQn 1 */}
80 
81   \textcolor{comment}{/* USER CODE END NonMaskableInt\_IRQn 1 */}
82 \}
\end{DoxyCode}
\mbox{\Hypertarget{stm32f1xx__it_8c_a51741dbf9b0de1b8b56b5a6f1ef2e694}\label{stm32f1xx__it_8c_a51741dbf9b0de1b8b56b5a6f1ef2e694}} 
\index{stm32f1xx\+\_\+it.\+c@{stm32f1xx\+\_\+it.\+c}!T\+I\+M1\+\_\+\+U\+P\+\_\+\+I\+R\+Q\+Handler@{T\+I\+M1\+\_\+\+U\+P\+\_\+\+I\+R\+Q\+Handler}}
\index{T\+I\+M1\+\_\+\+U\+P\+\_\+\+I\+R\+Q\+Handler@{T\+I\+M1\+\_\+\+U\+P\+\_\+\+I\+R\+Q\+Handler}!stm32f1xx\+\_\+it.\+c@{stm32f1xx\+\_\+it.\+c}}
\subsubsection{\texorpdfstring{T\+I\+M1\+\_\+\+U\+P\+\_\+\+I\+R\+Q\+Handler()}{TIM1\_UP\_IRQHandler()}}
{\footnotesize\ttfamily void T\+I\+M1\+\_\+\+U\+P\+\_\+\+I\+R\+Q\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles T\+I\+M1 update interrupt. 


\begin{DoxyCode}
182 \{
183   \textcolor{comment}{/* USER CODE BEGIN TIM1\_UP\_IRQn 0 */}
184 
185   \textcolor{comment}{/* USER CODE END TIM1\_UP\_IRQn 0 */}
186   HAL\_TIM\_IRQHandler(&\hyperlink{stm32f1xx__it_8c_a25fc663547539bc49fecc0011bd76ab5}{htim1});
187   \textcolor{comment}{/* USER CODE BEGIN TIM1\_UP\_IRQn 1 */}
188 
189   \textcolor{comment}{/* USER CODE END TIM1\_UP\_IRQn 1 */}
190 \}
\end{DoxyCode}
\mbox{\Hypertarget{stm32f1xx__it_8c_a1d98923de2ed6b7309b66f9ba2971647}\label{stm32f1xx__it_8c_a1d98923de2ed6b7309b66f9ba2971647}} 
\index{stm32f1xx\+\_\+it.\+c@{stm32f1xx\+\_\+it.\+c}!Usage\+Fault\+\_\+\+Handler@{Usage\+Fault\+\_\+\+Handler}}
\index{Usage\+Fault\+\_\+\+Handler@{Usage\+Fault\+\_\+\+Handler}!stm32f1xx\+\_\+it.\+c@{stm32f1xx\+\_\+it.\+c}}
\subsubsection{\texorpdfstring{Usage\+Fault\+\_\+\+Handler()}{UsageFault\_Handler()}}
{\footnotesize\ttfamily void Usage\+Fault\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles Undefined instruction or illegal state. 


\begin{DoxyCode}
133 \{
134   \textcolor{comment}{/* USER CODE BEGIN UsageFault\_IRQn 0 */}
135 
136   \textcolor{comment}{/* USER CODE END UsageFault\_IRQn 0 */}
137   \textcolor{keywordflow}{while} (1)
138   \{
139     \textcolor{comment}{/* USER CODE BEGIN W1\_UsageFault\_IRQn 0 */}
140     \textcolor{comment}{/* USER CODE END W1\_UsageFault\_IRQn 0 */}
141   \}
142 \}
\end{DoxyCode}


\subsection{Variable Documentation}
\mbox{\Hypertarget{stm32f1xx__it_8c_a1c126854bb1813d31ab4776b21dcc51f}\label{stm32f1xx__it_8c_a1c126854bb1813d31ab4776b21dcc51f}} 
\index{stm32f1xx\+\_\+it.\+c@{stm32f1xx\+\_\+it.\+c}!hdma\+\_\+adc1@{hdma\+\_\+adc1}}
\index{hdma\+\_\+adc1@{hdma\+\_\+adc1}!stm32f1xx\+\_\+it.\+c@{stm32f1xx\+\_\+it.\+c}}
\subsubsection{\texorpdfstring{hdma\+\_\+adc1}{hdma\_adc1}}
{\footnotesize\ttfamily D\+M\+A\+\_\+\+Handle\+Type\+Def hdma\+\_\+adc1}

File Name \+: \hyperlink{stm32f1xx__hal__msp_8c}{stm32f1xx\+\_\+hal\+\_\+msp.\+c} Description \+: This file provides code for the M\+SP Initialization and de-\/\+Initialization codes.

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} Copyright (c) 2020 S\+T\+Microelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under Ultimate Liberty license S\+L\+A0044, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: www.\+st.\+com/\+S\+L\+A0044 \mbox{\Hypertarget{stm32f1xx__it_8c_a25fc663547539bc49fecc0011bd76ab5}\label{stm32f1xx__it_8c_a25fc663547539bc49fecc0011bd76ab5}} 
\index{stm32f1xx\+\_\+it.\+c@{stm32f1xx\+\_\+it.\+c}!htim1@{htim1}}
\index{htim1@{htim1}!stm32f1xx\+\_\+it.\+c@{stm32f1xx\+\_\+it.\+c}}
\subsubsection{\texorpdfstring{htim1}{htim1}}
{\footnotesize\ttfamily T\+I\+M\+\_\+\+Handle\+Type\+Def htim1}

