// File: alu_tb.v
// Testbench for 4-bit ALU

`timescale 1ns/1ps
module alu4_tb;

    reg  [3:0] A, B;
    reg  [2:0] opcode;
    wire [3:0] Result;
    wire carry, zero;

    // Instantiate your ALU
    alu4 uut (
        .A(A), .B(B),
        .opcode(opcode),
        .Result(Result),
        .carry(carry),
        .zero(zero)
    );

    initial begin
        // Monitor values on console
        $monitor("time=%0t | A=%b | B=%b | opcode=%b | Result=%b | carry=%b | zero=%b",
                 $time, A, B, opcode, Result, carry, zero);

        // Test 1: Addition
        A = 4'b0101; B = 4'b0011; opcode = 3'b000; #10;

        // Test 2: Subtraction
        A = 4'b1000; B = 4'b0011; opcode = 3'b001; #10;

        // Test 3: AND
        A = 4'b1100; B = 4'b1010; opcode = 3'b010; #10;

        // Test 4: OR
        A = 4'b1100; B = 4'b1010; opcode = 3'b011; #10;

        // Test 5: XOR
        A = 4'b1100; B = 4'b1010; opcode = 3'b100; #10;

        // Test 6: NOT
        A = 4'b1100; opcode = 3'b101; #10;

        // Test 7: Increment
        A = 4'b1111; opcode = 3'b110; #10;

        // Test 8: Decrement
        A = 4'b0000; opcode = 3'b111; #10;

        $finish;
    end

endmodule

