// Seed: 1892042917
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    output logic id_0,
    output wor id_1,
    output supply1 id_2,
    input wor id_3,
    output supply1 id_4,
    input tri0 id_5,
    input wor id_6,
    output wand id_7
    , id_26,
    input wor id_8,
    output uwire id_9,
    input supply1 id_10,
    input tri1 id_11,
    input wor id_12,
    input tri0 id_13,
    output uwire id_14,
    output tri id_15,
    output logic id_16,
    input tri0 id_17,
    output wire id_18,
    output wire id_19,
    input wire id_20
    , id_27,
    input wire id_21,
    input tri0 id_22,
    output supply0 id_23,
    input tri1 id_24
);
  initial begin : LABEL_0
    id_0  <= 1;
    id_16 <= 1;
    id_7 = 1;
  end
  wand id_28 = 1;
  module_0 modCall_1 (
      id_28,
      id_26,
      id_26,
      id_26,
      id_26,
      id_28,
      id_28,
      id_26,
      id_28
  );
endmodule
