reset_WM1 trigger_set_WC1 rst1;
reset_WM2 trigger_set_WC2 rst2;
reset_WM3 trigger_set_WC3 rst3;
;
;
;
;
;
mute_1_TC2 1;
mute_2_TC2 1;
mute_3_TC2 1;
mute_4_TC2 0;
mute_5_TC2 0;
mute_6_TC2 0;
mute_7_TC2 0;
mute_8_TC2 0;
invert_chance_1_TC2 96;
invert_chance_2_TC2 95;
invert_chance_3_TC2 94;
invert_chance_4_TC2 93;
invert_chance_5_TC2 92;
invert_chance_6_TC2 90;
invert_chance_7_TC2 89;
invert_chance_8_TC2 88;
chance_1_TC2 47;
chance_2_TC2 62;
chance_3_TC2 67;
