--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml LED.twx LED.ncd -o LED.twr LED.pcf

Design file:              LED.ncd
Physical constraint file: LED.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.010ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: pll0/dcm_sp_inst/CLK2X
  Logical resource: pll0/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: pll0/clk2x
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKIN)
  Physical resource: pll0/dcm_sp_inst/CLKIN
  Logical resource: pll0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: pll0/dcm_sp_inst/CLKIN
  Logical resource: pll0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PER_CLK32 = PERIOD TIMEGRP "clk32_grp" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 659 paths analyzed, 215 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.708ns.
--------------------------------------------------------------------------------

Paths for end point mem_interface0/addr_bus_latched_10 (SLICE_X17Y25.CE), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/bit_count_0_1 (FF)
  Destination:          mem_interface0/addr_bus_latched_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.664ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/bit_count_0_1 to mem_interface0/addr_bus_latched_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.AMUX    Tshcko                0.518   mem_interface0/bit_count_1_1
                                                       mem_interface0/bit_count_0_1
    SLICE_X19Y24.C6      net (fanout=1)        1.017   mem_interface0/bit_count_0_1
    SLICE_X19Y24.C       Tilo                  0.259   mem_interface0/addr_bus_latched<15>
                                                       mem_interface0/auto_inc_GND_16_o_AND_4_o1
    SLICE_X18Y22.B4      net (fanout=16)       0.583   mem_interface0/auto_inc_GND_16_o_AND_4_o
    SLICE_X18Y22.B       Tilo                  0.235   mem_interface0/auto_inc
                                                       mem_interface0/_n0123_inv1
    SLICE_X17Y25.CE      net (fanout=4)        0.644   mem_interface0/_n0123_inv
    SLICE_X17Y25.CLK     Tceck                 0.408   mem_interface0/addr_bus_latched<11>
                                                       mem_interface0/addr_bus_latched_10
    -------------------------------------------------  ---------------------------
    Total                                      3.664ns (1.420ns logic, 2.244ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/bit_count_2 (FF)
  Destination:          mem_interface0/addr_bus_latched_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.493ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/bit_count_2 to mem_interface0/addr_bus_latched_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.AMUX    Tshcko                0.576   mem_interface0/data_in_sr<11>
                                                       mem_interface0/bit_count_2
    SLICE_X19Y24.C2      net (fanout=18)       0.788   mem_interface0/bit_count<2>
    SLICE_X19Y24.C       Tilo                  0.259   mem_interface0/addr_bus_latched<15>
                                                       mem_interface0/auto_inc_GND_16_o_AND_4_o1
    SLICE_X18Y22.B4      net (fanout=16)       0.583   mem_interface0/auto_inc_GND_16_o_AND_4_o
    SLICE_X18Y22.B       Tilo                  0.235   mem_interface0/auto_inc
                                                       mem_interface0/_n0123_inv1
    SLICE_X17Y25.CE      net (fanout=4)        0.644   mem_interface0/_n0123_inv
    SLICE_X17Y25.CLK     Tceck                 0.408   mem_interface0/addr_bus_latched<11>
                                                       mem_interface0/addr_bus_latched_10
    -------------------------------------------------  ---------------------------
    Total                                      3.493ns (1.478ns logic, 2.015ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/bit_count_2 (FF)
  Destination:          mem_interface0/addr_bus_latched_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.431ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/bit_count_2 to mem_interface0/addr_bus_latched_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.AMUX    Tshcko                0.576   mem_interface0/data_in_sr<11>
                                                       mem_interface0/bit_count_2
    SLICE_X18Y22.A2      net (fanout=18)       1.176   mem_interface0/bit_count<2>
    SLICE_X18Y22.A       Tilo                  0.235   mem_interface0/auto_inc
                                                       mem_interface0/data_confn_GND_16_o_AND_1_o1
    SLICE_X18Y22.B6      net (fanout=3)        0.157   mem_interface0/data_confn_GND_16_o_AND_1_o
    SLICE_X18Y22.B       Tilo                  0.235   mem_interface0/auto_inc
                                                       mem_interface0/_n0123_inv1
    SLICE_X17Y25.CE      net (fanout=4)        0.644   mem_interface0/_n0123_inv
    SLICE_X17Y25.CLK     Tceck                 0.408   mem_interface0/addr_bus_latched<11>
                                                       mem_interface0/addr_bus_latched_10
    -------------------------------------------------  ---------------------------
    Total                                      3.431ns (1.454ns logic, 1.977ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_interface0/addr_bus_latched_9 (SLICE_X17Y25.CE), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/bit_count_0_1 (FF)
  Destination:          mem_interface0/addr_bus_latched_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.646ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/bit_count_0_1 to mem_interface0/addr_bus_latched_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.AMUX    Tshcko                0.518   mem_interface0/bit_count_1_1
                                                       mem_interface0/bit_count_0_1
    SLICE_X19Y24.C6      net (fanout=1)        1.017   mem_interface0/bit_count_0_1
    SLICE_X19Y24.C       Tilo                  0.259   mem_interface0/addr_bus_latched<15>
                                                       mem_interface0/auto_inc_GND_16_o_AND_4_o1
    SLICE_X18Y22.B4      net (fanout=16)       0.583   mem_interface0/auto_inc_GND_16_o_AND_4_o
    SLICE_X18Y22.B       Tilo                  0.235   mem_interface0/auto_inc
                                                       mem_interface0/_n0123_inv1
    SLICE_X17Y25.CE      net (fanout=4)        0.644   mem_interface0/_n0123_inv
    SLICE_X17Y25.CLK     Tceck                 0.390   mem_interface0/addr_bus_latched<11>
                                                       mem_interface0/addr_bus_latched_9
    -------------------------------------------------  ---------------------------
    Total                                      3.646ns (1.402ns logic, 2.244ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/bit_count_2 (FF)
  Destination:          mem_interface0/addr_bus_latched_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.475ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/bit_count_2 to mem_interface0/addr_bus_latched_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.AMUX    Tshcko                0.576   mem_interface0/data_in_sr<11>
                                                       mem_interface0/bit_count_2
    SLICE_X19Y24.C2      net (fanout=18)       0.788   mem_interface0/bit_count<2>
    SLICE_X19Y24.C       Tilo                  0.259   mem_interface0/addr_bus_latched<15>
                                                       mem_interface0/auto_inc_GND_16_o_AND_4_o1
    SLICE_X18Y22.B4      net (fanout=16)       0.583   mem_interface0/auto_inc_GND_16_o_AND_4_o
    SLICE_X18Y22.B       Tilo                  0.235   mem_interface0/auto_inc
                                                       mem_interface0/_n0123_inv1
    SLICE_X17Y25.CE      net (fanout=4)        0.644   mem_interface0/_n0123_inv
    SLICE_X17Y25.CLK     Tceck                 0.390   mem_interface0/addr_bus_latched<11>
                                                       mem_interface0/addr_bus_latched_9
    -------------------------------------------------  ---------------------------
    Total                                      3.475ns (1.460ns logic, 2.015ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/bit_count_2 (FF)
  Destination:          mem_interface0/addr_bus_latched_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.413ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/bit_count_2 to mem_interface0/addr_bus_latched_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.AMUX    Tshcko                0.576   mem_interface0/data_in_sr<11>
                                                       mem_interface0/bit_count_2
    SLICE_X18Y22.A2      net (fanout=18)       1.176   mem_interface0/bit_count<2>
    SLICE_X18Y22.A       Tilo                  0.235   mem_interface0/auto_inc
                                                       mem_interface0/data_confn_GND_16_o_AND_1_o1
    SLICE_X18Y22.B6      net (fanout=3)        0.157   mem_interface0/data_confn_GND_16_o_AND_1_o
    SLICE_X18Y22.B       Tilo                  0.235   mem_interface0/auto_inc
                                                       mem_interface0/_n0123_inv1
    SLICE_X17Y25.CE      net (fanout=4)        0.644   mem_interface0/_n0123_inv
    SLICE_X17Y25.CLK     Tceck                 0.390   mem_interface0/addr_bus_latched<11>
                                                       mem_interface0/addr_bus_latched_9
    -------------------------------------------------  ---------------------------
    Total                                      3.413ns (1.436ns logic, 1.977ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_interface0/addr_bus_latched_11 (SLICE_X17Y25.CE), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/bit_count_0_1 (FF)
  Destination:          mem_interface0/addr_bus_latched_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.638ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/bit_count_0_1 to mem_interface0/addr_bus_latched_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.AMUX    Tshcko                0.518   mem_interface0/bit_count_1_1
                                                       mem_interface0/bit_count_0_1
    SLICE_X19Y24.C6      net (fanout=1)        1.017   mem_interface0/bit_count_0_1
    SLICE_X19Y24.C       Tilo                  0.259   mem_interface0/addr_bus_latched<15>
                                                       mem_interface0/auto_inc_GND_16_o_AND_4_o1
    SLICE_X18Y22.B4      net (fanout=16)       0.583   mem_interface0/auto_inc_GND_16_o_AND_4_o
    SLICE_X18Y22.B       Tilo                  0.235   mem_interface0/auto_inc
                                                       mem_interface0/_n0123_inv1
    SLICE_X17Y25.CE      net (fanout=4)        0.644   mem_interface0/_n0123_inv
    SLICE_X17Y25.CLK     Tceck                 0.382   mem_interface0/addr_bus_latched<11>
                                                       mem_interface0/addr_bus_latched_11
    -------------------------------------------------  ---------------------------
    Total                                      3.638ns (1.394ns logic, 2.244ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/bit_count_2 (FF)
  Destination:          mem_interface0/addr_bus_latched_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.467ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/bit_count_2 to mem_interface0/addr_bus_latched_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.AMUX    Tshcko                0.576   mem_interface0/data_in_sr<11>
                                                       mem_interface0/bit_count_2
    SLICE_X19Y24.C2      net (fanout=18)       0.788   mem_interface0/bit_count<2>
    SLICE_X19Y24.C       Tilo                  0.259   mem_interface0/addr_bus_latched<15>
                                                       mem_interface0/auto_inc_GND_16_o_AND_4_o1
    SLICE_X18Y22.B4      net (fanout=16)       0.583   mem_interface0/auto_inc_GND_16_o_AND_4_o
    SLICE_X18Y22.B       Tilo                  0.235   mem_interface0/auto_inc
                                                       mem_interface0/_n0123_inv1
    SLICE_X17Y25.CE      net (fanout=4)        0.644   mem_interface0/_n0123_inv
    SLICE_X17Y25.CLK     Tceck                 0.382   mem_interface0/addr_bus_latched<11>
                                                       mem_interface0/addr_bus_latched_11
    -------------------------------------------------  ---------------------------
    Total                                      3.467ns (1.452ns logic, 2.015ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/bit_count_2 (FF)
  Destination:          mem_interface0/addr_bus_latched_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.405ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/bit_count_2 to mem_interface0/addr_bus_latched_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.AMUX    Tshcko                0.576   mem_interface0/data_in_sr<11>
                                                       mem_interface0/bit_count_2
    SLICE_X18Y22.A2      net (fanout=18)       1.176   mem_interface0/bit_count<2>
    SLICE_X18Y22.A       Tilo                  0.235   mem_interface0/auto_inc
                                                       mem_interface0/data_confn_GND_16_o_AND_1_o1
    SLICE_X18Y22.B6      net (fanout=3)        0.157   mem_interface0/data_confn_GND_16_o_AND_1_o
    SLICE_X18Y22.B       Tilo                  0.235   mem_interface0/auto_inc
                                                       mem_interface0/_n0123_inv1
    SLICE_X17Y25.CE      net (fanout=4)        0.644   mem_interface0/_n0123_inv
    SLICE_X17Y25.CLK     Tceck                 0.382   mem_interface0/addr_bus_latched<11>
                                                       mem_interface0/addr_bus_latched_11
    -------------------------------------------------  ---------------------------
    Total                                      3.405ns (1.428ns logic, 1.977ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PER_CLK32 = PERIOD TIMEGRP "clk32_grp" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_in_sr_7 (SLICE_X18Y24.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_interface0/data_in_sr_6 (FF)
  Destination:          mem_interface0/data_in_sr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 10.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem_interface0/data_in_sr_6 to mem_interface0/data_in_sr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.CQ      Tcko                  0.200   mem_interface0/data_in_sr<7>
                                                       mem_interface0/data_in_sr_6
    SLICE_X18Y24.DX      net (fanout=2)        0.144   mem_interface0/data_in_sr<6>
    SLICE_X18Y24.CLK     Tckdi       (-Th)    -0.048   mem_interface0/data_in_sr<7>
                                                       mem_interface0/data_in_sr_7
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.248ns logic, 0.144ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_out_sr_4 (SLICE_X16Y25.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_interface0/addr_bus_latched_11 (FF)
  Destination:          mem_interface0/data_out_sr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 10.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem_interface0/addr_bus_latched_11 to mem_interface0/data_out_sr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.DQ      Tcko                  0.198   mem_interface0/addr_bus_latched<11>
                                                       mem_interface0/addr_bus_latched_11
    SLICE_X16Y25.C6      net (fanout=3)        0.031   mem_interface0/addr_bus_latched<11>
    SLICE_X16Y25.CLK     Tah         (-Th)    -0.197   mem_interface0/data_out_sr<5>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT101
                                                       mem_interface0/data_out_sr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.395ns logic, 0.031ns route)
                                                       (92.7% logic, 7.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_interface0/bit_count_2 (SLICE_X16Y24.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_interface0/bit_count_1 (FF)
  Destination:          mem_interface0/bit_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 10.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem_interface0/bit_count_1 to mem_interface0/bit_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.198   mem_interface0/bit_count_1_1
                                                       mem_interface0/bit_count_1
    SLICE_X16Y24.A5      net (fanout=18)       0.117   mem_interface0/bit_count<1>
    SLICE_X16Y24.CLK     Tah         (-Th)    -0.131   mem_interface0/data_in_sr<11>
                                                       mem_interface0/Result<2>1
                                                       mem_interface0/bit_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.329ns logic, 0.117ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK32 = PERIOD TIMEGRP "clk32_grp" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: SYS_SPI_SCK_BUFGP/BUFG/I0
  Logical resource: SYS_SPI_SCK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: SYS_SPI_SCK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mem_interface0/data_byte/CLK
  Logical resource: mem_interface0/data_byte/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: SYS_SPI_SCK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: mem_interface0/data_byte/SR
  Logical resource: mem_interface0/data_byte/SR
  Location pin: SLICE_X16Y22.SR
  Clock network: RP_SPI_CE0N_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll0_clk2x = PERIOD TIMEGRP "pll0_clk2x" TS_PER_CLK50 / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll0_clk2x = PERIOD TIMEGRP "pll0_clk2x" TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll0/clkout1_buf/I0
  Logical resource: pll0/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: pll0/clk2x
--------------------------------------------------------------------------------
Slack: 4.525ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: leds0/wbs_readdata<1>/CLK
  Logical resource: leds0/wbs_readdata_0/CK
  Location pin: SLICE_X18Y36.CLK
  Clock network: clk_100Mhz
--------------------------------------------------------------------------------
Slack: 4.525ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: leds0/wbs_readdata<1>/CLK
  Logical resource: leds0/wbs_readdata_1/CK
  Location pin: SLICE_X18Y36.CLK
  Clock network: clk_100Mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_PER_CLK50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PER_CLK50                   |     10.000ns|      5.340ns|      5.332ns|            0|            0|            0|            0|
| TS_pll0_clk2x                 |      5.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock SYS_SPI_SCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYS_SPI_SCK    |    3.708|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 659 paths, 0 nets, and 276 connections

Design statistics:
   Minimum period:   5.340ns{1}   (Maximum frequency: 187.266MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb  9 11:35:15 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 394 MB



