INFO: [VRFC 10-2263] Analyzing Verilog file "C:/IITGN 2nd year/ES 204 Digital Systems/Image_Precessing_Final/Image_Precessing_Final.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/IITGN 2nd year/ES 204 Digital Systems/Image_Precessing_Final/Image_Precessing_Final.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/IITGN 2nd year/ES 204 Digital Systems/Image_Precessing_Final/Image_Precessing_Final.srcs/sources_1/new/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/IITGN 2nd year/ES 204 Digital Systems/Image_Precessing_Final/Image_Precessing_Final.srcs/sources_1/new/bram_window.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_window
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/IITGN 2nd year/ES 204 Digital Systems/Image_Precessing_Final/Image_Precessing_Final.srcs/sources_1/new/cdf_normalise.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdf_normalise
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/IITGN 2nd year/ES 204 Digital Systems/Image_Precessing_Final/Image_Precessing_Final.srcs/sources_1/new/control_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/IITGN 2nd year/ES 204 Digital Systems/Image_Precessing_Final/Image_Precessing_Final.srcs/sources_1/new/histogram_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module histogram_calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/IITGN 2nd year/ES 204 Digital Systems/Image_Precessing_Final/Image_Precessing_Final.srcs/sources_1/new/img_padding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_padding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/IITGN 2nd year/ES 204 Digital Systems/Image_Precessing_Final/Image_Precessing_Final.srcs/sources_1/new/img_transfer_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_transfer_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/IITGN 2nd year/ES 204 Digital Systems/Image_Precessing_Final/Image_Precessing_Final.srcs/sources_1/new/img_window.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_window
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/IITGN 2nd year/ES 204 Digital Systems/Image_Precessing_Final/Image_Precessing_Final.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol ren_c, assumed default net type wire [C:/IITGN 2nd year/ES 204 Digital Systems/Image_Precessing_Final/Image_Precessing_Final.srcs/sources_1/new/top_module.v:188]
INFO: [VRFC 10-2458] undeclared symbol ren_tx, assumed default net type wire [C:/IITGN 2nd year/ES 204 Digital Systems/Image_Precessing_Final/Image_Precessing_Final.srcs/sources_1/new/top_module.v:201]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/IITGN 2nd year/ES 204 Digital Systems/Image_Precessing_Final/Image_Precessing_Final.srcs/sim_1/new/tb_top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_module
