Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat May 30 16:35:00 2020
| Host         : LAPTOP-DMSEF8GG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 385 register/latch pins with no clock driven by root clock pin: display/pix_clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: kb/CLK50MHZ_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: kb/d_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: kb/space_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: kb/uut/db_clk/O_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[10].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[11].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[12].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[13].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[14].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[15].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[16].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[17].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[18].ff/st_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sd/cd/genblk1[19].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[1].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[2].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[3].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[4].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[5].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[6].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[7].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[8].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[9].ff/st_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1752 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.000        0.000                      0                   72        0.237        0.000                      0                   72        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.000        0.000                      0                   72        0.237        0.000                      0                   72        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 1.550ns (31.028%)  route 3.445ns (68.972%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.555     5.076    display/CLK
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.419     5.495 r  display/V_SCAN_reg[6]/Q
                         net (fo=46, routed)          1.294     6.789    display/o_y[6]
    SLICE_X35Y17         LUT5 (Prop_lut5_I0_O)        0.327     7.116 r  display/VSYNC_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.480     7.596    display/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I5_O)        0.326     7.922 f  display/V_SCAN[9]_i_4/O
                         net (fo=2, routed)           0.888     8.810    display/V_SCAN[9]_i_4_n_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I2_O)        0.152     8.962 r  display/V_SCAN[9]_i_6/O
                         net (fo=10, routed)          0.783     9.746    display/V_SCAN[9]_i_6_n_0
    SLICE_X29Y18         LUT4 (Prop_lut4_I0_O)        0.326    10.072 r  display/V_SCAN[2]_i_1/O
                         net (fo=1, routed)           0.000    10.072    display/p_1_in[2]
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.437    14.778    display/CLK
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[2]/C
                         clock pessimism              0.298    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)        0.031    15.072    display/V_SCAN_reg[2]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.576ns (31.386%)  route 3.445ns (68.614%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.555     5.076    display/CLK
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.419     5.495 r  display/V_SCAN_reg[6]/Q
                         net (fo=46, routed)          1.294     6.789    display/o_y[6]
    SLICE_X35Y17         LUT5 (Prop_lut5_I0_O)        0.327     7.116 r  display/VSYNC_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.480     7.596    display/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I5_O)        0.326     7.922 f  display/V_SCAN[9]_i_4/O
                         net (fo=2, routed)           0.888     8.810    display/V_SCAN[9]_i_4_n_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I2_O)        0.152     8.962 r  display/V_SCAN[9]_i_6/O
                         net (fo=10, routed)          0.783     9.746    display/V_SCAN[9]_i_6_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I0_O)        0.352    10.098 r  display/V_SCAN[3]_i_1/O
                         net (fo=1, routed)           0.000    10.098    display/p_1_in[3]
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.437    14.778    display/CLK
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[3]/C
                         clock pessimism              0.298    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)        0.075    15.116    display/V_SCAN_reg[3]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -10.098    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.123ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.550ns (31.810%)  route 3.323ns (68.190%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.555     5.076    display/CLK
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.419     5.495 r  display/V_SCAN_reg[6]/Q
                         net (fo=46, routed)          1.294     6.789    display/o_y[6]
    SLICE_X35Y17         LUT5 (Prop_lut5_I0_O)        0.327     7.116 r  display/VSYNC_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.480     7.596    display/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I5_O)        0.326     7.922 f  display/V_SCAN[9]_i_4/O
                         net (fo=2, routed)           0.888     8.810    display/V_SCAN[9]_i_4_n_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I2_O)        0.152     8.962 r  display/V_SCAN[9]_i_6/O
                         net (fo=10, routed)          0.661     9.623    display/V_SCAN[9]_i_6_n_0
    SLICE_X29Y18         LUT4 (Prop_lut4_I2_O)        0.326     9.949 r  display/V_SCAN[7]_i_1/O
                         net (fo=1, routed)           0.000     9.949    display/p_1_in[7]
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.437    14.778    display/CLK
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[7]/C
                         clock pessimism              0.298    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)        0.031    15.072    display/V_SCAN_reg[7]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  5.123    

Slack (MET) :             5.123ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.550ns (31.823%)  route 3.321ns (68.177%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.555     5.076    display/CLK
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.419     5.495 r  display/V_SCAN_reg[6]/Q
                         net (fo=46, routed)          1.294     6.789    display/o_y[6]
    SLICE_X35Y17         LUT5 (Prop_lut5_I0_O)        0.327     7.116 r  display/VSYNC_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.480     7.596    display/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I5_O)        0.326     7.922 f  display/V_SCAN[9]_i_4/O
                         net (fo=2, routed)           0.888     8.810    display/V_SCAN[9]_i_4_n_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I2_O)        0.152     8.962 r  display/V_SCAN[9]_i_6/O
                         net (fo=10, routed)          0.659     9.621    display/V_SCAN[9]_i_6_n_0
    SLICE_X29Y18         LUT2 (Prop_lut2_I0_O)        0.326     9.947 r  display/V_SCAN[0]_i_1/O
                         net (fo=1, routed)           0.000     9.947    display/p_1_in[0]
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.437    14.778    display/CLK
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[0]/C
                         clock pessimism              0.298    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)        0.029    15.070    display/V_SCAN_reg[0]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                  5.123    

Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.546ns (31.754%)  route 3.323ns (68.246%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.555     5.076    display/CLK
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.419     5.495 r  display/V_SCAN_reg[6]/Q
                         net (fo=46, routed)          1.294     6.789    display/o_y[6]
    SLICE_X35Y17         LUT5 (Prop_lut5_I0_O)        0.327     7.116 r  display/VSYNC_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.480     7.596    display/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I5_O)        0.326     7.922 f  display/V_SCAN[9]_i_4/O
                         net (fo=2, routed)           0.888     8.810    display/V_SCAN[9]_i_4_n_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I2_O)        0.152     8.962 r  display/V_SCAN[9]_i_6/O
                         net (fo=10, routed)          0.661     9.623    display/V_SCAN[9]_i_6_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I3_O)        0.322     9.945 r  display/V_SCAN[8]_i_1/O
                         net (fo=1, routed)           0.000     9.945    display/p_1_in[8]
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.437    14.778    display/CLK
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[8]/C
                         clock pessimism              0.298    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)        0.075    15.116    display/V_SCAN_reg[8]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  5.171    

Slack (MET) :             5.175ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.544ns (31.739%)  route 3.321ns (68.261%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.555     5.076    display/CLK
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.419     5.495 r  display/V_SCAN_reg[6]/Q
                         net (fo=46, routed)          1.294     6.789    display/o_y[6]
    SLICE_X35Y17         LUT5 (Prop_lut5_I0_O)        0.327     7.116 r  display/VSYNC_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.480     7.596    display/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I5_O)        0.326     7.922 f  display/V_SCAN[9]_i_4/O
                         net (fo=2, routed)           0.888     8.810    display/V_SCAN[9]_i_4_n_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I2_O)        0.152     8.962 r  display/V_SCAN[9]_i_6/O
                         net (fo=10, routed)          0.659     9.621    display/V_SCAN[9]_i_6_n_0
    SLICE_X29Y18         LUT3 (Prop_lut3_I1_O)        0.320     9.941 r  display/V_SCAN[6]_i_1/O
                         net (fo=1, routed)           0.000     9.941    display/p_1_in[6]
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.437    14.778    display/CLK
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[6]/C
                         clock pessimism              0.298    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)        0.075    15.116    display/V_SCAN_reg[6]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                  5.175    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.222ns (28.190%)  route 3.113ns (71.810%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.555     5.076    display/CLK
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.419     5.495 f  display/V_SCAN_reg[6]/Q
                         net (fo=46, routed)          1.294     6.789    display/o_y[6]
    SLICE_X35Y17         LUT5 (Prop_lut5_I0_O)        0.327     7.116 f  display/VSYNC_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.480     7.596    display/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I5_O)        0.326     7.922 r  display/V_SCAN[9]_i_4/O
                         net (fo=2, routed)           0.681     8.603    display/V_SCAN[9]_i_4_n_0
    SLICE_X30Y19         LUT4 (Prop_lut4_I3_O)        0.150     8.753 r  display/V_SCAN[9]_i_1/O
                         net (fo=10, routed)          0.658     9.411    display/V_SCAN[9]_i_1_n_0
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.437    14.778    display/CLK
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[0]/C
                         clock pessimism              0.298    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X29Y18         FDRE (Setup_fdre_C_CE)      -0.429    14.612    display/V_SCAN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.222ns (28.190%)  route 3.113ns (71.810%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.555     5.076    display/CLK
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.419     5.495 f  display/V_SCAN_reg[6]/Q
                         net (fo=46, routed)          1.294     6.789    display/o_y[6]
    SLICE_X35Y17         LUT5 (Prop_lut5_I0_O)        0.327     7.116 f  display/VSYNC_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.480     7.596    display/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I5_O)        0.326     7.922 r  display/V_SCAN[9]_i_4/O
                         net (fo=2, routed)           0.681     8.603    display/V_SCAN[9]_i_4_n_0
    SLICE_X30Y19         LUT4 (Prop_lut4_I3_O)        0.150     8.753 r  display/V_SCAN[9]_i_1/O
                         net (fo=10, routed)          0.658     9.411    display/V_SCAN[9]_i_1_n_0
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.437    14.778    display/CLK
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[1]/C
                         clock pessimism              0.298    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X29Y18         FDRE (Setup_fdre_C_CE)      -0.429    14.612    display/V_SCAN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.222ns (28.190%)  route 3.113ns (71.810%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.555     5.076    display/CLK
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.419     5.495 f  display/V_SCAN_reg[6]/Q
                         net (fo=46, routed)          1.294     6.789    display/o_y[6]
    SLICE_X35Y17         LUT5 (Prop_lut5_I0_O)        0.327     7.116 f  display/VSYNC_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.480     7.596    display/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I5_O)        0.326     7.922 r  display/V_SCAN[9]_i_4/O
                         net (fo=2, routed)           0.681     8.603    display/V_SCAN[9]_i_4_n_0
    SLICE_X30Y19         LUT4 (Prop_lut4_I3_O)        0.150     8.753 r  display/V_SCAN[9]_i_1/O
                         net (fo=10, routed)          0.658     9.411    display/V_SCAN[9]_i_1_n_0
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.437    14.778    display/CLK
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[2]/C
                         clock pessimism              0.298    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X29Y18         FDRE (Setup_fdre_C_CE)      -0.429    14.612    display/V_SCAN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.222ns (28.190%)  route 3.113ns (71.810%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.555     5.076    display/CLK
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.419     5.495 f  display/V_SCAN_reg[6]/Q
                         net (fo=46, routed)          1.294     6.789    display/o_y[6]
    SLICE_X35Y17         LUT5 (Prop_lut5_I0_O)        0.327     7.116 f  display/VSYNC_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.480     7.596    display/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I5_O)        0.326     7.922 r  display/V_SCAN[9]_i_4/O
                         net (fo=2, routed)           0.681     8.603    display/V_SCAN[9]_i_4_n_0
    SLICE_X30Y19         LUT4 (Prop_lut4_I3_O)        0.150     8.753 r  display/V_SCAN[9]_i_1/O
                         net (fo=10, routed)          0.658     9.411    display/V_SCAN[9]_i_1_n_0
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.437    14.778    display/CLK
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[3]/C
                         clock pessimism              0.298    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X29Y18         FDRE (Setup_fdre_C_CE)      -0.429    14.612    display/V_SCAN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  5.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 display/H_SCAN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/H_SCAN_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.156%)  route 0.157ns (45.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.555     1.438    display/CLK
    SLICE_X31Y19         FDRE                                         r  display/H_SCAN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  display/H_SCAN_reg[6]/Q
                         net (fo=55, routed)          0.157     1.737    display/o_x[6]
    SLICE_X32Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.782 r  display/H_SCAN[9]_i_2/O
                         net (fo=1, routed)           0.000     1.782    display/p_0_in__0[9]
    SLICE_X32Y19         FDRE                                         r  display/H_SCAN_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.822     1.949    display/CLK
    SLICE_X32Y19         FDRE                                         r  display/H_SCAN_reg[9]/C
                         clock pessimism             -0.497     1.452    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.092     1.544    display/H_SCAN_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 display/counter1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.313ns (82.368%)  route 0.067ns (17.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.560     1.443    display/CLK
    SLICE_X34Y39         FDRE                                         r  display/counter1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  display/counter1_reg[14]/Q
                         net (fo=2, routed)           0.067     1.674    display/counter1[14]
    SLICE_X34Y39         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.823 r  display/counter1_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.823    display/counter1_reg[15]_i_1_n_5
    SLICE_X34Y39         FDRE                                         r  display/counter1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.829     1.956    display/CLK
    SLICE_X34Y39         FDRE                                         r  display/counter1_reg[15]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X34Y39         FDRE (Hold_fdre_C_D)         0.134     1.577    display/counter1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display/H_SCAN_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/H_SCAN_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.563%)  route 0.161ns (43.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    display/CLK
    SLICE_X30Y20         FDRE                                         r  display/H_SCAN_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  display/H_SCAN_reg[4]/Q
                         net (fo=63, routed)          0.161     1.762    display/o_x[4]
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.807 r  display/H_SCAN[5]_i_1/O
                         net (fo=1, routed)           0.000     1.807    display/p_0_in__0[5]
    SLICE_X32Y19         FDRE                                         r  display/H_SCAN_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.822     1.949    display/CLK
    SLICE_X32Y19         FDRE                                         r  display/H_SCAN_reg[5]/C
                         clock pessimism             -0.497     1.452    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.091     1.543    display/H_SCAN_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 display/V_SCAN_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.511%)  route 0.205ns (52.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.556     1.439    display/CLK
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  display/V_SCAN_reg[2]/Q
                         net (fo=47, routed)          0.205     1.786    display/o_y[2]
    SLICE_X31Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.831 r  display/V_SCAN[5]_i_1/O
                         net (fo=1, routed)           0.000     1.831    display/p_1_in[5]
    SLICE_X31Y18         FDRE                                         r  display/V_SCAN_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.823     1.950    display/CLK
    SLICE_X31Y18         FDRE                                         r  display/V_SCAN_reg[5]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X31Y18         FDRE (Hold_fdre_C_D)         0.091     1.563    display/V_SCAN_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 display/V_SCAN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.190ns (49.404%)  route 0.195ns (50.596%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.556     1.439    display/CLK
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  display/V_SCAN_reg[1]/Q
                         net (fo=44, routed)          0.195     1.775    display/o_y[1]
    SLICE_X29Y18         LUT5 (Prop_lut5_I2_O)        0.049     1.824 r  display/V_SCAN[3]_i_1/O
                         net (fo=1, routed)           0.000     1.824    display/p_1_in[3]
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.824     1.951    display/CLK
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[3]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X29Y18         FDRE (Hold_fdre_C_D)         0.107     1.546    display/V_SCAN_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 kb/CLK50MHZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/CLK50MHZ_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.563     1.446    kb/CLK
    SLICE_X36Y46         FDRE                                         r  kb/CLK50MHZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  kb/CLK50MHZ_reg/Q
                         net (fo=2, routed)           0.185     1.772    kb/CLK50MHZ_reg_0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.817 r  kb/CLK50MHZ_i_1/O
                         net (fo=1, routed)           0.000     1.817    kb/p_0_in
    SLICE_X36Y46         FDRE                                         r  kb/CLK50MHZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.832     1.959    kb/CLK
    SLICE_X36Y46         FDRE                                         r  kb/CLK50MHZ_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    kb/CLK50MHZ_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 display/H_SCAN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/H_SCAN_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.301%)  route 0.191ns (50.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.555     1.438    display/CLK
    SLICE_X31Y19         FDRE                                         r  display/H_SCAN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  display/H_SCAN_reg[6]/Q
                         net (fo=55, routed)          0.191     1.770    display/o_x[6]
    SLICE_X31Y19         LUT3 (Prop_lut3_I2_O)        0.045     1.815 r  display/H_SCAN[6]_i_1/O
                         net (fo=1, routed)           0.000     1.815    display/p_0_in__0[6]
    SLICE_X31Y19         FDRE                                         r  display/H_SCAN_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.822     1.949    display/CLK
    SLICE_X31Y19         FDRE                                         r  display/H_SCAN_reg[6]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X31Y19         FDRE (Hold_fdre_C_D)         0.091     1.529    display/H_SCAN_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 display/H_SCAN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/H_SCAN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.207ns (49.401%)  route 0.212ns (50.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    display/CLK
    SLICE_X30Y20         FDRE                                         r  display/H_SCAN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  display/H_SCAN_reg[0]/Q
                         net (fo=48, routed)          0.212     1.813    display/o_x[0]
    SLICE_X30Y20         LUT3 (Prop_lut3_I1_O)        0.043     1.856 r  display/H_SCAN[1]_i_1/O
                         net (fo=1, routed)           0.000     1.856    display/p_0_in__0[1]
    SLICE_X30Y20         FDRE                                         r  display/H_SCAN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.821     1.948    display/CLK
    SLICE_X30Y20         FDRE                                         r  display/H_SCAN_reg[1]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X30Y20         FDRE (Hold_fdre_C_D)         0.131     1.568    display/H_SCAN_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 display/H_SCAN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/H_SCAN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.207ns (49.401%)  route 0.212ns (50.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    display/CLK
    SLICE_X30Y20         FDRE                                         r  display/H_SCAN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  display/H_SCAN_reg[0]/Q
                         net (fo=48, routed)          0.212     1.813    display/o_x[0]
    SLICE_X30Y20         LUT5 (Prop_lut5_I1_O)        0.043     1.856 r  display/H_SCAN[3]_i_1/O
                         net (fo=1, routed)           0.000     1.856    display/p_0_in__0[3]
    SLICE_X30Y20         FDRE                                         r  display/H_SCAN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.821     1.948    display/CLK
    SLICE_X30Y20         FDRE                                         r  display/H_SCAN_reg[3]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X30Y20         FDRE (Hold_fdre_C_D)         0.131     1.568    display/H_SCAN_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 display/V_SCAN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.872%)  route 0.195ns (51.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.556     1.439    display/CLK
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  display/V_SCAN_reg[1]/Q
                         net (fo=44, routed)          0.195     1.775    display/o_y[1]
    SLICE_X29Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.820 r  display/V_SCAN[2]_i_1/O
                         net (fo=1, routed)           0.000     1.820    display/p_1_in[2]
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.824     1.951    display/CLK
    SLICE_X29Y18         FDRE                                         r  display/V_SCAN_reg[2]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X29Y18         FDRE (Hold_fdre_C_D)         0.092     1.531    display/V_SCAN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y20   display/H_SCAN_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y20   display/H_SCAN_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y20   display/H_SCAN_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y20   display/H_SCAN_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y20   display/H_SCAN_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y19   display/H_SCAN_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y19   display/H_SCAN_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y19   display/H_SCAN_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y19   display/H_SCAN_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   kb/CLK50MHZ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y36   sd/cd/genblk1[1].ff/st_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   kb/CLK50MHZ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y23   kb/keycodev_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y23   kb/keycodev_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y23   kb/keycodev_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y23   kb/keycodev_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y23   kb/keycodev_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y23   kb/keycodev_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y36   sd/cd/genblk1[1].ff/st_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y18   display/V_SCAN_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y18   display/V_SCAN_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y18   display/V_SCAN_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y18   display/V_SCAN_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y18   display/V_SCAN_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y18   display/V_SCAN_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y18   display/V_SCAN_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y39   display/counter1_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y39   display/counter1_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y39   display/counter1_reg[15]/C



