Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Jul  8 15:03:25 2024
| Host         : prakt14 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file hardware_timing_summary_routed.rpt -pb hardware_timing_summary_routed.pb -rpx hardware_timing_summary_routed.rpx -warn_on_violation
| Design       : hardware
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/lcd_contr_module/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/lcd_contr_module/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/lcd_contr_module/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.913        0.000                      0                  167        0.098        0.000                      0                  167        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)             Period(ns)      Frequency(MHz)
-----                        ------------             ----------      --------------
GCLK                         {0.000 5.000}            10.000          100.000         
  clock_gen/i_clk_10K_reg/Q  {0.000 49999.999}        99999.997       0.010           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                               7.913        0.000                      0                   26        0.208        0.000                      0                   26        4.500        0.000                       0                    15  
  clock_gen/i_clk_10K_reg/Q    49996.695        0.000                      0                  141        0.098        0.000                      0                  141    49999.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clock_gen/i_clk_10K_reg/Q  GCLK                             8.269        0.000                      0                    1        0.393        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :            0  Failing Endpoints,  Worst Slack        7.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.913ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.535ns (31.258%)  route 1.177ns (68.742%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 13.957 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.271     4.325    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  clock_gen/counter_10K_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.341     4.666 f  clock_gen/counter_10K_reg[10]/Q
                         net (fo=2, routed)           0.620     5.285    clock_gen/counter_10K[10]
    SLICE_X48Y47         LUT6 (Prop_lut6_I4_O)        0.097     5.382 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.108     5.491    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.097     5.588 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.449     6.036    clock_gen/i_clk_10K
    SLICE_X49Y47         FDRE                                         r  clock_gen/counter_10K_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.130    13.957    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y47         FDRE                                         r  clock_gen/counter_10K_reg[5]/C
                         clock pessimism              0.341    14.299    
                         clock uncertainty           -0.035    14.263    
    SLICE_X49Y47         FDRE (Setup_fdre_C_R)       -0.314    13.949    clock_gen/counter_10K_reg[5]
  -------------------------------------------------------------------
                         required time                         13.949    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  7.913    

Slack (MET) :             7.913ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.535ns (31.258%)  route 1.177ns (68.742%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 13.957 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.271     4.325    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  clock_gen/counter_10K_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.341     4.666 f  clock_gen/counter_10K_reg[10]/Q
                         net (fo=2, routed)           0.620     5.285    clock_gen/counter_10K[10]
    SLICE_X48Y47         LUT6 (Prop_lut6_I4_O)        0.097     5.382 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.108     5.491    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.097     5.588 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.449     6.036    clock_gen/i_clk_10K
    SLICE_X49Y47         FDRE                                         r  clock_gen/counter_10K_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.130    13.957    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y47         FDRE                                         r  clock_gen/counter_10K_reg[6]/C
                         clock pessimism              0.341    14.299    
                         clock uncertainty           -0.035    14.263    
    SLICE_X49Y47         FDRE (Setup_fdre_C_R)       -0.314    13.949    clock_gen/counter_10K_reg[6]
  -------------------------------------------------------------------
                         required time                         13.949    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  7.913    

Slack (MET) :             7.913ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.535ns (31.258%)  route 1.177ns (68.742%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 13.957 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.271     4.325    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  clock_gen/counter_10K_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.341     4.666 f  clock_gen/counter_10K_reg[10]/Q
                         net (fo=2, routed)           0.620     5.285    clock_gen/counter_10K[10]
    SLICE_X48Y47         LUT6 (Prop_lut6_I4_O)        0.097     5.382 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.108     5.491    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.097     5.588 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.449     6.036    clock_gen/i_clk_10K
    SLICE_X49Y47         FDRE                                         r  clock_gen/counter_10K_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.130    13.957    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y47         FDRE                                         r  clock_gen/counter_10K_reg[7]/C
                         clock pessimism              0.341    14.299    
                         clock uncertainty           -0.035    14.263    
    SLICE_X49Y47         FDRE (Setup_fdre_C_R)       -0.314    13.949    clock_gen/counter_10K_reg[7]
  -------------------------------------------------------------------
                         required time                         13.949    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  7.913    

Slack (MET) :             7.913ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.535ns (31.258%)  route 1.177ns (68.742%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 13.957 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.271     4.325    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  clock_gen/counter_10K_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.341     4.666 f  clock_gen/counter_10K_reg[10]/Q
                         net (fo=2, routed)           0.620     5.285    clock_gen/counter_10K[10]
    SLICE_X48Y47         LUT6 (Prop_lut6_I4_O)        0.097     5.382 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.108     5.491    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.097     5.588 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.449     6.036    clock_gen/i_clk_10K
    SLICE_X49Y47         FDRE                                         r  clock_gen/counter_10K_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.130    13.957    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y47         FDRE                                         r  clock_gen/counter_10K_reg[8]/C
                         clock pessimism              0.341    14.299    
                         clock uncertainty           -0.035    14.263    
    SLICE_X49Y47         FDRE (Setup_fdre_C_R)       -0.314    13.949    clock_gen/counter_10K_reg[8]
  -------------------------------------------------------------------
                         required time                         13.949    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  7.913    

Slack (MET) :             8.011ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.535ns (33.151%)  route 1.079ns (66.849%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 13.957 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.271     4.325    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  clock_gen/counter_10K_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.341     4.666 f  clock_gen/counter_10K_reg[10]/Q
                         net (fo=2, routed)           0.620     5.285    clock_gen/counter_10K[10]
    SLICE_X48Y47         LUT6 (Prop_lut6_I4_O)        0.097     5.382 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.108     5.491    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.097     5.588 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.351     5.938    clock_gen/i_clk_10K
    SLICE_X49Y46         FDRE                                         r  clock_gen/counter_10K_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.130    13.957    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  clock_gen/counter_10K_reg[1]/C
                         clock pessimism              0.341    14.299    
                         clock uncertainty           -0.035    14.263    
    SLICE_X49Y46         FDRE (Setup_fdre_C_R)       -0.314    13.949    clock_gen/counter_10K_reg[1]
  -------------------------------------------------------------------
                         required time                         13.949    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                  8.011    

Slack (MET) :             8.011ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.535ns (33.151%)  route 1.079ns (66.849%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 13.957 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.271     4.325    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  clock_gen/counter_10K_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.341     4.666 f  clock_gen/counter_10K_reg[10]/Q
                         net (fo=2, routed)           0.620     5.285    clock_gen/counter_10K[10]
    SLICE_X48Y47         LUT6 (Prop_lut6_I4_O)        0.097     5.382 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.108     5.491    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.097     5.588 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.351     5.938    clock_gen/i_clk_10K
    SLICE_X49Y46         FDRE                                         r  clock_gen/counter_10K_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.130    13.957    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  clock_gen/counter_10K_reg[2]/C
                         clock pessimism              0.341    14.299    
                         clock uncertainty           -0.035    14.263    
    SLICE_X49Y46         FDRE (Setup_fdre_C_R)       -0.314    13.949    clock_gen/counter_10K_reg[2]
  -------------------------------------------------------------------
                         required time                         13.949    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                  8.011    

Slack (MET) :             8.011ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.535ns (33.151%)  route 1.079ns (66.849%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 13.957 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.271     4.325    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  clock_gen/counter_10K_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.341     4.666 f  clock_gen/counter_10K_reg[10]/Q
                         net (fo=2, routed)           0.620     5.285    clock_gen/counter_10K[10]
    SLICE_X48Y47         LUT6 (Prop_lut6_I4_O)        0.097     5.382 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.108     5.491    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.097     5.588 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.351     5.938    clock_gen/i_clk_10K
    SLICE_X49Y46         FDRE                                         r  clock_gen/counter_10K_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.130    13.957    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  clock_gen/counter_10K_reg[3]/C
                         clock pessimism              0.341    14.299    
                         clock uncertainty           -0.035    14.263    
    SLICE_X49Y46         FDRE (Setup_fdre_C_R)       -0.314    13.949    clock_gen/counter_10K_reg[3]
  -------------------------------------------------------------------
                         required time                         13.949    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                  8.011    

Slack (MET) :             8.011ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.535ns (33.151%)  route 1.079ns (66.849%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 13.957 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.271     4.325    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  clock_gen/counter_10K_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.341     4.666 f  clock_gen/counter_10K_reg[10]/Q
                         net (fo=2, routed)           0.620     5.285    clock_gen/counter_10K[10]
    SLICE_X48Y47         LUT6 (Prop_lut6_I4_O)        0.097     5.382 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.108     5.491    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.097     5.588 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.351     5.938    clock_gen/i_clk_10K
    SLICE_X49Y46         FDRE                                         r  clock_gen/counter_10K_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.130    13.957    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  clock_gen/counter_10K_reg[4]/C
                         clock pessimism              0.341    14.299    
                         clock uncertainty           -0.035    14.263    
    SLICE_X49Y46         FDRE (Setup_fdre_C_R)       -0.314    13.949    clock_gen/counter_10K_reg[4]
  -------------------------------------------------------------------
                         required time                         13.949    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                  8.011    

Slack (MET) :             8.141ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.535ns (36.049%)  route 0.949ns (63.951%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 13.957 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.271     4.325    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  clock_gen/counter_10K_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.341     4.666 r  clock_gen/counter_10K_reg[2]/Q
                         net (fo=2, routed)           0.604     5.270    clock_gen/counter_10K[2]
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.097     5.367 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.108     5.475    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.097     5.572 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.236     5.809    clock_gen/i_clk_10K
    SLICE_X49Y48         FDRE                                         r  clock_gen/counter_10K_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.130    13.957    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  clock_gen/counter_10K_reg[10]/C
                         clock pessimism              0.341    14.299    
                         clock uncertainty           -0.035    14.263    
    SLICE_X49Y48         FDRE (Setup_fdre_C_R)       -0.314    13.949    clock_gen/counter_10K_reg[10]
  -------------------------------------------------------------------
                         required time                         13.949    
                         arrival time                          -5.809    
  -------------------------------------------------------------------
                         slack                                  8.141    

Slack (MET) :             8.141ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.535ns (36.049%)  route 0.949ns (63.951%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 13.957 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.271     4.325    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  clock_gen/counter_10K_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.341     4.666 r  clock_gen/counter_10K_reg[2]/Q
                         net (fo=2, routed)           0.604     5.270    clock_gen/counter_10K[2]
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.097     5.367 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.108     5.475    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.097     5.572 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.236     5.809    clock_gen/i_clk_10K
    SLICE_X49Y48         FDRE                                         r  clock_gen/counter_10K_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.130    13.957    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  clock_gen/counter_10K_reg[11]/C
                         clock pessimism              0.341    14.299    
                         clock uncertainty           -0.035    14.263    
    SLICE_X49Y48         FDRE (Setup_fdre_C_R)       -0.314    13.949    clock_gen/counter_10K_reg[11]
  -------------------------------------------------------------------
                         required time                         13.949    
                         arrival time                          -5.809    
  -------------------------------------------------------------------
                         slack                                  8.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/i_clk_10K_reg/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.866%)  route 0.130ns (41.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.559     1.506    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  clock_gen/counter_10K_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  clock_gen/counter_10K_reg[4]/Q
                         net (fo=3, routed)           0.130     1.777    clock_gen/counter_10K[4]
    SLICE_X48Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.822 r  clock_gen/i_clk_10K_i_1/O
                         net (fo=1, routed)           0.000     1.822    clock_gen/i_clk_10K_i_1_n_0
    SLICE_X48Y47         FDRE                                         r  clock_gen/i_clk_10K_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.828     2.022    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE                                         r  clock_gen/i_clk_10K_reg/C
                         clock pessimism             -0.499     1.523    
    SLICE_X48Y47         FDRE (Hold_fdre_C_D)         0.091     1.614    clock_gen/i_clk_10K_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.319%)  route 0.115ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.560     1.507    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y47         FDRE                                         r  clock_gen/counter_10K_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  clock_gen/counter_10K_reg[8]/Q
                         net (fo=2, routed)           0.115     1.763    clock_gen/counter_10K[8]
    SLICE_X49Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  clock_gen/counter_10K0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.871    clock_gen/counter_10K0_carry__0_n_4
    SLICE_X49Y47         FDRE                                         r  clock_gen/counter_10K_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.828     2.022    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y47         FDRE                                         r  clock_gen/counter_10K_reg[8]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.105     1.612    clock_gen/counter_10K_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.095%)  route 0.117ns (31.905%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.560     1.507    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  clock_gen/counter_10K_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  clock_gen/counter_10K_reg[12]/Q
                         net (fo=2, routed)           0.117     1.765    clock_gen/counter_10K[12]
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  clock_gen/counter_10K0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.873    clock_gen/counter_10K0_carry__1_n_4
    SLICE_X49Y48         FDRE                                         r  clock_gen/counter_10K_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.828     2.022    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  clock_gen/counter_10K_reg[12]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.105     1.612    clock_gen/counter_10K_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.574%)  route 0.115ns (31.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.560     1.507    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y47         FDRE                                         r  clock_gen/counter_10K_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  clock_gen/counter_10K_reg[7]/Q
                         net (fo=2, routed)           0.115     1.763    clock_gen/counter_10K[7]
    SLICE_X49Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.874 r  clock_gen/counter_10K0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.874    clock_gen/counter_10K0_carry__0_n_5
    SLICE_X49Y47         FDRE                                         r  clock_gen/counter_10K_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.828     2.022    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y47         FDRE                                         r  clock_gen/counter_10K_reg[7]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.105     1.612    clock_gen/counter_10K_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.256ns (69.478%)  route 0.112ns (30.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.560     1.507    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y47         FDRE                                         r  clock_gen/counter_10K_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  clock_gen/counter_10K_reg[5]/Q
                         net (fo=2, routed)           0.112     1.760    clock_gen/counter_10K[5]
    SLICE_X49Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.875 r  clock_gen/counter_10K0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.875    clock_gen/counter_10K0_carry__0_n_7
    SLICE_X49Y47         FDRE                                         r  clock_gen/counter_10K_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.828     2.022    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y47         FDRE                                         r  clock_gen/counter_10K_reg[5]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.105     1.612    clock_gen/counter_10K_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.351%)  route 0.117ns (31.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.559     1.506    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  clock_gen/counter_10K_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  clock_gen/counter_10K_reg[3]/Q
                         net (fo=2, routed)           0.117     1.764    clock_gen/counter_10K[3]
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.875 r  clock_gen/counter_10K0_carry/O[2]
                         net (fo=1, routed)           0.000     1.875    clock_gen/counter_10K0_carry_n_5
    SLICE_X49Y46         FDRE                                         r  clock_gen/counter_10K_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.827     2.021    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  clock_gen/counter_10K_reg[3]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.105     1.611    clock_gen/counter_10K_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.351%)  route 0.117ns (31.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.560     1.507    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  clock_gen/counter_10K_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  clock_gen/counter_10K_reg[11]/Q
                         net (fo=2, routed)           0.117     1.765    clock_gen/counter_10K[11]
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.876 r  clock_gen/counter_10K0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.876    clock_gen/counter_10K0_carry__1_n_5
    SLICE_X49Y48         FDRE                                         r  clock_gen/counter_10K_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.828     2.022    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  clock_gen/counter_10K_reg[11]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.105     1.612    clock_gen/counter_10K_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.249ns (66.070%)  route 0.128ns (33.930%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.559     1.506    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  clock_gen/counter_10K_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  clock_gen/counter_10K_reg[4]/Q
                         net (fo=3, routed)           0.128     1.775    clock_gen/counter_10K[4]
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  clock_gen/counter_10K0_carry/O[3]
                         net (fo=1, routed)           0.000     1.883    clock_gen/counter_10K0_carry_n_4
    SLICE_X49Y46         FDRE                                         r  clock_gen/counter_10K_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.827     2.021    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  clock_gen/counter_10K_reg[4]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.105     1.611    clock_gen/counter_10K_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.214%)  route 0.125ns (32.786%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.560     1.507    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  clock_gen/counter_10K_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  clock_gen/counter_10K_reg[9]/Q
                         net (fo=3, routed)           0.125     1.773    clock_gen/counter_10K[9]
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.888 r  clock_gen/counter_10K0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.888    clock_gen/counter_10K0_carry__1_n_7
    SLICE_X49Y48         FDRE                                         r  clock_gen/counter_10K_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.828     2.022    clock_gen/GCLK_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  clock_gen/counter_10K_reg[9]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.105     1.612    clock_gen/counter_10K_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.664%)  route 0.181ns (49.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.559     1.506    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  clock_gen/counter_10K_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  clock_gen/counter_10K_reg[0]/Q
                         net (fo=4, routed)           0.181     1.828    clock_gen/counter_10K[0]
    SLICE_X48Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.873 r  clock_gen/counter_10K[0]_i_1/O
                         net (fo=1, routed)           0.000     1.873    clock_gen/counter_10K_0[0]
    SLICE_X48Y46         FDRE                                         r  clock_gen/counter_10K_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.827     2.021    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  clock_gen/counter_10K_reg[0]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)         0.091     1.597    clock_gen/counter_10K_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  GCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y46   clock_gen/counter_10K_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y48   clock_gen/counter_10K_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y48   clock_gen/counter_10K_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y48   clock_gen/counter_10K_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y46   clock_gen/counter_10K_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y46   clock_gen/counter_10K_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y46   clock_gen/counter_10K_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y46   clock_gen/counter_10K_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y47   clock_gen/counter_10K_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46   clock_gen/counter_10K_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y48   clock_gen/counter_10K_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y48   clock_gen/counter_10K_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y48   clock_gen/counter_10K_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y46   clock_gen/counter_10K_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y46   clock_gen/counter_10K_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y46   clock_gen/counter_10K_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y46   clock_gen/counter_10K_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y47   clock_gen/counter_10K_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y47   clock_gen/counter_10K_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y48   clock_gen/counter_10K_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y48   clock_gen/counter_10K_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y48   clock_gen/counter_10K_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y47   clock_gen/counter_10K_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y47   clock_gen/counter_10K_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y47   clock_gen/counter_10K_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y47   clock_gen/counter_10K_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y48   clock_gen/counter_10K_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y47   clock_gen/i_clk_10K_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46   clock_gen/counter_10K_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clock_gen/i_clk_10K_reg/Q
  To Clock:  clock_gen/i_clk_10K_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack    49996.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    49999.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49996.695ns  (required time - arrival time)
  Source:                 top/clock_module/lcd_contr_module/read_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/lcd_contr_module/enable_enable_reg/D
                            (falling edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50000.000ns  (clock_gen/i_clk_10K_reg/Q fall@50000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.819ns (24.707%)  route 2.496ns (75.293%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 50006.270 - 50000.000 ) 
    Source Clock Delay      (SCD):    6.980ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.271     4.325    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.341     4.666 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.964     5.629    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     5.708 r  clk_BUFG_inst/O
                         net (fo=65, routed)          1.272     6.980    top/clock_module/lcd_contr_module/CLK
    SLICE_X43Y45         FDRE                                         r  top/clock_module/lcd_contr_module/read_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.313     7.293 f  top/clock_module/lcd_contr_module/read_addr_reg[1]/Q
                         net (fo=28, routed)          1.234     8.527    top/clock_module/lcd_contr_module/read_addr_reg_n_0_[1]
    SLICE_X42Y47         LUT6 (Prop_lut6_I4_O)        0.215     8.742 r  top/clock_module/lcd_contr_module/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           0.339     9.081    top/clock_module/lcd_contr_module/FSM_sequential_state[2]_i_11_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.097     9.178 r  top/clock_module/lcd_contr_module/enable_enable_i_6/O
                         net (fo=1, routed)           0.606     9.784    top/clock_module/lcd_contr_module/enable_enable_i_6_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I4_O)        0.097     9.881 r  top/clock_module/lcd_contr_module/enable_enable_i_2/O
                         net (fo=1, routed)           0.317    10.198    top/clock_module/lcd_contr_module/enable_enable_i_2_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.097    10.295 r  top/clock_module/lcd_contr_module/enable_enable_i_1/O
                         net (fo=1, routed)           0.000    10.295    top/clock_module/lcd_contr_module/enable_enable_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  top/clock_module/lcd_contr_module/enable_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q fall edge)
                                                  50000.000 50000.000 r  
    Y9                                                0.000 50000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 50000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 50001.270 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 50002.754    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 50002.824 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.130 50003.953    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.274 50004.227 f  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.835 50005.062    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072 50005.133 f  clk_BUFG_inst/O
                         net (fo=65, routed)          1.131 50006.266    top/clock_module/lcd_contr_module/CLK
    SLICE_X42Y46         FDRE                                         r  top/clock_module/lcd_contr_module/enable_enable_reg/C  (IS_INVERTED)
                         clock pessimism              0.686 50006.953    
                         clock uncertainty           -0.035 50006.918    
    SLICE_X42Y46         FDRE (Setup_fdre_C_D)        0.072 50006.988    top/clock_module/lcd_contr_module/enable_enable_reg
  -------------------------------------------------------------------
                         required time                      50006.992    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                              49996.695    

Slack (MET) :             99996.188ns  (required time - arrival time)
  Source:                 top/clock_module/lcd_contr_module/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/lcd_contr_module/read_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.632ns (17.380%)  route 3.004ns (82.620%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 100006.266 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.980ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.271     4.325    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.341     4.666 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.964     5.629    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     5.708 r  clk_BUFG_inst/O
                         net (fo=65, routed)          1.272     6.980    top/clock_module/lcd_contr_module/CLK
    SLICE_X41Y47         FDRE                                         r  top/clock_module/lcd_contr_module/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.341     7.321 r  top/clock_module/lcd_contr_module/read_addr_reg[4]/Q
                         net (fo=27, routed)          1.113     8.434    top/clock_module/lcd_contr_module/read_addr_reg_n_0_[4]
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.097     8.531 f  top/clock_module/lcd_contr_module/read_addr[9]_i_7/O
                         net (fo=1, routed)           0.489     9.020    top/clock_module/lcd_contr_module/read_addr[9]_i_7_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.097     9.117 f  top/clock_module/lcd_contr_module/read_addr[9]_i_3/O
                         net (fo=2, routed)           0.708     9.825    top/clock_module/lcd_contr_module/read_addr[9]_i_3_n_0
    SLICE_X40Y47         LUT4 (Prop_lut4_I0_O)        0.097     9.922 r  top/clock_module/lcd_contr_module/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.694    10.616    top/clock_module/lcd_contr_module/read_addr_0
    SLICE_X42Y44         FDRE                                         r  top/clock_module/lcd_contr_module/read_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.130 100003.961    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.274 100004.234 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.835 100005.070    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072 100005.141 r  clk_BUFG_inst/O
                         net (fo=65, routed)          1.131 100006.273    top/clock_module/lcd_contr_module/CLK
    SLICE_X42Y44         FDRE                                         r  top/clock_module/lcd_contr_module/read_addr_reg[5]/C
                         clock pessimism              0.685 100006.961    
                         clock uncertainty           -0.035 100006.922    
    SLICE_X42Y44         FDRE (Setup_fdre_C_CE)      -0.119 100006.805    top/clock_module/lcd_contr_module/read_addr_reg[5]
  -------------------------------------------------------------------
                         required time                      100006.797    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                              99996.188    

Slack (MET) :             99996.273ns  (required time - arrival time)
  Source:                 top/clock_module/lcd_contr_module/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/lcd_contr_module/read_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.632ns (17.994%)  route 2.880ns (82.006%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 100006.266 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.980ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.271     4.325    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.341     4.666 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.964     5.629    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     5.708 r  clk_BUFG_inst/O
                         net (fo=65, routed)          1.272     6.980    top/clock_module/lcd_contr_module/CLK
    SLICE_X41Y47         FDRE                                         r  top/clock_module/lcd_contr_module/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.341     7.321 r  top/clock_module/lcd_contr_module/read_addr_reg[4]/Q
                         net (fo=27, routed)          1.113     8.434    top/clock_module/lcd_contr_module/read_addr_reg_n_0_[4]
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.097     8.531 f  top/clock_module/lcd_contr_module/read_addr[9]_i_7/O
                         net (fo=1, routed)           0.489     9.020    top/clock_module/lcd_contr_module/read_addr[9]_i_7_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.097     9.117 f  top/clock_module/lcd_contr_module/read_addr[9]_i_3/O
                         net (fo=2, routed)           0.708     9.825    top/clock_module/lcd_contr_module/read_addr[9]_i_3_n_0
    SLICE_X40Y47         LUT4 (Prop_lut4_I0_O)        0.097     9.922 r  top/clock_module/lcd_contr_module/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.570    10.492    top/clock_module/lcd_contr_module/read_addr_0
    SLICE_X43Y44         FDRE                                         r  top/clock_module/lcd_contr_module/read_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.130 100003.961    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.274 100004.234 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.835 100005.070    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072 100005.141 r  clk_BUFG_inst/O
                         net (fo=65, routed)          1.131 100006.273    top/clock_module/lcd_contr_module/CLK
    SLICE_X43Y44         FDRE                                         r  top/clock_module/lcd_contr_module/read_addr_reg[6]/C
                         clock pessimism              0.685 100006.961    
                         clock uncertainty           -0.035 100006.922    
    SLICE_X43Y44         FDRE (Setup_fdre_C_CE)      -0.150 100006.773    top/clock_module/lcd_contr_module/read_addr_reg[6]
  -------------------------------------------------------------------
                         required time                      100006.766    
                         arrival time                         -10.492    
  -------------------------------------------------------------------
                         slack                              99996.273    

Slack (MET) :             99996.430ns  (required time - arrival time)
  Source:                 top/clock_module/lcd_contr_module/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/lcd_contr_module/timer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.632ns (18.854%)  route 2.720ns (81.146%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 100006.266 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.980ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.271     4.325    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.341     4.666 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.964     5.629    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     5.708 r  clk_BUFG_inst/O
                         net (fo=65, routed)          1.272     6.980    top/clock_module/lcd_contr_module/CLK
    SLICE_X41Y47         FDRE                                         r  top/clock_module/lcd_contr_module/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.341     7.321 f  top/clock_module/lcd_contr_module/read_addr_reg[4]/Q
                         net (fo=27, routed)          1.113     8.434    top/clock_module/lcd_contr_module/read_addr_reg_n_0_[4]
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.097     8.531 r  top/clock_module/lcd_contr_module/read_addr[9]_i_7/O
                         net (fo=1, routed)           0.489     9.020    top/clock_module/lcd_contr_module/read_addr[9]_i_7_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.097     9.117 r  top/clock_module/lcd_contr_module/read_addr[9]_i_3/O
                         net (fo=2, routed)           0.498     9.615    top/clock_module/lcd_contr_module/read_addr[9]_i_3_n_0
    SLICE_X40Y46         LUT3 (Prop_lut3_I0_O)        0.097     9.712 r  top/clock_module/lcd_contr_module/timer[7]_i_1/O
                         net (fo=8, routed)           0.620    10.332    top/clock_module/lcd_contr_module/timer[7]_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  top/clock_module/lcd_contr_module/timer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.130 100003.961    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.274 100004.234 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.835 100005.070    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072 100005.141 r  clk_BUFG_inst/O
                         net (fo=65, routed)          1.131 100006.273    top/clock_module/lcd_contr_module/CLK
    SLICE_X40Y45         FDRE                                         r  top/clock_module/lcd_contr_module/timer_reg[0]/C
                         clock pessimism              0.685 100006.961    
                         clock uncertainty           -0.035 100006.922    
    SLICE_X40Y45         FDRE (Setup_fdre_C_CE)      -0.150 100006.773    top/clock_module/lcd_contr_module/timer_reg[0]
  -------------------------------------------------------------------
                         required time                      100006.766    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                              99996.430    

Slack (MET) :             99996.430ns  (required time - arrival time)
  Source:                 top/clock_module/lcd_contr_module/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/lcd_contr_module/timer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.632ns (18.854%)  route 2.720ns (81.146%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 100006.266 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.980ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.271     4.325    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.341     4.666 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.964     5.629    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     5.708 r  clk_BUFG_inst/O
                         net (fo=65, routed)          1.272     6.980    top/clock_module/lcd_contr_module/CLK
    SLICE_X41Y47         FDRE                                         r  top/clock_module/lcd_contr_module/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.341     7.321 f  top/clock_module/lcd_contr_module/read_addr_reg[4]/Q
                         net (fo=27, routed)          1.113     8.434    top/clock_module/lcd_contr_module/read_addr_reg_n_0_[4]
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.097     8.531 r  top/clock_module/lcd_contr_module/read_addr[9]_i_7/O
                         net (fo=1, routed)           0.489     9.020    top/clock_module/lcd_contr_module/read_addr[9]_i_7_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.097     9.117 r  top/clock_module/lcd_contr_module/read_addr[9]_i_3/O
                         net (fo=2, routed)           0.498     9.615    top/clock_module/lcd_contr_module/read_addr[9]_i_3_n_0
    SLICE_X40Y46         LUT3 (Prop_lut3_I0_O)        0.097     9.712 r  top/clock_module/lcd_contr_module/timer[7]_i_1/O
                         net (fo=8, routed)           0.620    10.332    top/clock_module/lcd_contr_module/timer[7]_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  top/clock_module/lcd_contr_module/timer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.130 100003.961    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.274 100004.234 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.835 100005.070    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072 100005.141 r  clk_BUFG_inst/O
                         net (fo=65, routed)          1.131 100006.273    top/clock_module/lcd_contr_module/CLK
    SLICE_X40Y45         FDRE                                         r  top/clock_module/lcd_contr_module/timer_reg[1]/C
                         clock pessimism              0.685 100006.961    
                         clock uncertainty           -0.035 100006.922    
    SLICE_X40Y45         FDRE (Setup_fdre_C_CE)      -0.150 100006.773    top/clock_module/lcd_contr_module/timer_reg[1]
  -------------------------------------------------------------------
                         required time                      100006.766    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                              99996.430    

Slack (MET) :             99996.430ns  (required time - arrival time)
  Source:                 top/clock_module/lcd_contr_module/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/lcd_contr_module/timer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.632ns (18.854%)  route 2.720ns (81.146%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 100006.266 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.980ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.271     4.325    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.341     4.666 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.964     5.629    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     5.708 r  clk_BUFG_inst/O
                         net (fo=65, routed)          1.272     6.980    top/clock_module/lcd_contr_module/CLK
    SLICE_X41Y47         FDRE                                         r  top/clock_module/lcd_contr_module/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.341     7.321 f  top/clock_module/lcd_contr_module/read_addr_reg[4]/Q
                         net (fo=27, routed)          1.113     8.434    top/clock_module/lcd_contr_module/read_addr_reg_n_0_[4]
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.097     8.531 r  top/clock_module/lcd_contr_module/read_addr[9]_i_7/O
                         net (fo=1, routed)           0.489     9.020    top/clock_module/lcd_contr_module/read_addr[9]_i_7_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.097     9.117 r  top/clock_module/lcd_contr_module/read_addr[9]_i_3/O
                         net (fo=2, routed)           0.498     9.615    top/clock_module/lcd_contr_module/read_addr[9]_i_3_n_0
    SLICE_X40Y46         LUT3 (Prop_lut3_I0_O)        0.097     9.712 r  top/clock_module/lcd_contr_module/timer[7]_i_1/O
                         net (fo=8, routed)           0.620    10.332    top/clock_module/lcd_contr_module/timer[7]_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  top/clock_module/lcd_contr_module/timer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.130 100003.961    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.274 100004.234 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.835 100005.070    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072 100005.141 r  clk_BUFG_inst/O
                         net (fo=65, routed)          1.131 100006.273    top/clock_module/lcd_contr_module/CLK
    SLICE_X40Y45         FDRE                                         r  top/clock_module/lcd_contr_module/timer_reg[2]/C
                         clock pessimism              0.685 100006.961    
                         clock uncertainty           -0.035 100006.922    
    SLICE_X40Y45         FDRE (Setup_fdre_C_CE)      -0.150 100006.773    top/clock_module/lcd_contr_module/timer_reg[2]
  -------------------------------------------------------------------
                         required time                      100006.766    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                              99996.430    

Slack (MET) :             99996.469ns  (required time - arrival time)
  Source:                 dcf_gen/current_sample_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            dcf_gen/dcf_reg/D
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 1.001ns (28.601%)  route 2.499ns (71.399%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.253ns = ( 100006.250 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.964ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.271     4.325    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.341     4.666 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.964     5.629    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     5.708 r  clk_BUFG_inst/O
                         net (fo=65, routed)          1.256     6.964    dcf_gen/CLK
    SLICE_X38Y50         FDSE                                         r  dcf_gen/current_sample_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDSE (Prop_fdse_C_Q)         0.361     7.325 f  dcf_gen/current_sample_reg[3]/Q
                         net (fo=18, routed)          1.142     8.467    dcf_gen/current_sample_reg_n_0_[3]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.199     8.666 f  dcf_gen/parity_i_25/O
                         net (fo=1, routed)           0.214     8.880    dcf_gen/parity_i_25_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I3_O)        0.247     9.127 f  dcf_gen/parity_i_16/O
                         net (fo=1, routed)           0.524     9.652    dcf_gen/parity_i_16_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.097     9.749 r  dcf_gen/parity_i_5/O
                         net (fo=2, routed)           0.618    10.367    dcf_gen/parity_i_5_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.097    10.464 r  dcf_gen/dcf_i_1/O
                         net (fo=1, routed)           0.000    10.464    dcf_gen/dcf_i_1_n_0
    SLICE_X39Y50         FDRE                                         r  dcf_gen/dcf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.130 100003.961    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.274 100004.234 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.835 100005.070    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072 100005.141 r  clk_BUFG_inst/O
                         net (fo=65, routed)          1.115 100006.258    dcf_gen/CLK
    SLICE_X39Y50         FDRE                                         r  dcf_gen/dcf_reg/C
                         clock pessimism              0.689 100006.945    
                         clock uncertainty           -0.035 100006.906    
    SLICE_X39Y50         FDRE (Setup_fdre_C_D)        0.030 100006.938    dcf_gen/dcf_reg
  -------------------------------------------------------------------
                         required time                      100006.930    
                         arrival time                         -10.464    
  -------------------------------------------------------------------
                         slack                              99996.469    

Slack (MET) :             99996.469ns  (required time - arrival time)
  Source:                 dcf_gen/current_sample_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            dcf_gen/parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 1.001ns (28.601%)  route 2.499ns (71.399%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.253ns = ( 100006.250 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.964ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.271     4.325    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.341     4.666 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.964     5.629    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     5.708 r  clk_BUFG_inst/O
                         net (fo=65, routed)          1.256     6.964    dcf_gen/CLK
    SLICE_X38Y50         FDSE                                         r  dcf_gen/current_sample_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDSE (Prop_fdse_C_Q)         0.361     7.325 f  dcf_gen/current_sample_reg[3]/Q
                         net (fo=18, routed)          1.142     8.467    dcf_gen/current_sample_reg_n_0_[3]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.199     8.666 f  dcf_gen/parity_i_25/O
                         net (fo=1, routed)           0.214     8.880    dcf_gen/parity_i_25_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I3_O)        0.247     9.127 f  dcf_gen/parity_i_16/O
                         net (fo=1, routed)           0.524     9.652    dcf_gen/parity_i_16_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.097     9.749 r  dcf_gen/parity_i_5/O
                         net (fo=2, routed)           0.618    10.367    dcf_gen/parity_i_5_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I4_O)        0.097    10.464 r  dcf_gen/parity_i_1/O
                         net (fo=1, routed)           0.000    10.464    dcf_gen/parity_i_1_n_0
    SLICE_X39Y50         FDRE                                         r  dcf_gen/parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.130 100003.961    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.274 100004.234 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.835 100005.070    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072 100005.141 r  clk_BUFG_inst/O
                         net (fo=65, routed)          1.115 100006.258    dcf_gen/CLK
    SLICE_X39Y50         FDRE                                         r  dcf_gen/parity_reg/C
                         clock pessimism              0.689 100006.945    
                         clock uncertainty           -0.035 100006.906    
    SLICE_X39Y50         FDRE (Setup_fdre_C_D)        0.032 100006.938    dcf_gen/parity_reg
  -------------------------------------------------------------------
                         required time                      100006.930    
                         arrival time                         -10.464    
  -------------------------------------------------------------------
                         slack                              99996.469    

Slack (MET) :             99996.484ns  (required time - arrival time)
  Source:                 top/clock_module/lcd_contr_module/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/lcd_contr_module/read_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.632ns (19.160%)  route 2.667ns (80.840%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 100006.266 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.980ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.271     4.325    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.341     4.666 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.964     5.629    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     5.708 r  clk_BUFG_inst/O
                         net (fo=65, routed)          1.272     6.980    top/clock_module/lcd_contr_module/CLK
    SLICE_X41Y47         FDRE                                         r  top/clock_module/lcd_contr_module/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.341     7.321 r  top/clock_module/lcd_contr_module/read_addr_reg[4]/Q
                         net (fo=27, routed)          1.113     8.434    top/clock_module/lcd_contr_module/read_addr_reg_n_0_[4]
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.097     8.531 f  top/clock_module/lcd_contr_module/read_addr[9]_i_7/O
                         net (fo=1, routed)           0.489     9.020    top/clock_module/lcd_contr_module/read_addr[9]_i_7_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.097     9.117 f  top/clock_module/lcd_contr_module/read_addr[9]_i_3/O
                         net (fo=2, routed)           0.708     9.825    top/clock_module/lcd_contr_module/read_addr[9]_i_3_n_0
    SLICE_X40Y47         LUT4 (Prop_lut4_I0_O)        0.097     9.922 r  top/clock_module/lcd_contr_module/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.357    10.279    top/clock_module/lcd_contr_module/read_addr_0
    SLICE_X43Y45         FDRE                                         r  top/clock_module/lcd_contr_module/read_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.130 100003.961    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.274 100004.234 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.835 100005.070    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072 100005.141 r  clk_BUFG_inst/O
                         net (fo=65, routed)          1.131 100006.273    top/clock_module/lcd_contr_module/CLK
    SLICE_X43Y45         FDRE                                         r  top/clock_module/lcd_contr_module/read_addr_reg[0]/C
                         clock pessimism              0.685 100006.961    
                         clock uncertainty           -0.035 100006.922    
    SLICE_X43Y45         FDRE (Setup_fdre_C_CE)      -0.150 100006.773    top/clock_module/lcd_contr_module/read_addr_reg[0]
  -------------------------------------------------------------------
                         required time                      100006.766    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                              99996.484    

Slack (MET) :             99996.484ns  (required time - arrival time)
  Source:                 top/clock_module/lcd_contr_module/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/lcd_contr_module/read_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.632ns (19.160%)  route 2.667ns (80.840%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 100006.266 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.980ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.271     4.325    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.341     4.666 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.964     5.629    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     5.708 r  clk_BUFG_inst/O
                         net (fo=65, routed)          1.272     6.980    top/clock_module/lcd_contr_module/CLK
    SLICE_X41Y47         FDRE                                         r  top/clock_module/lcd_contr_module/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.341     7.321 r  top/clock_module/lcd_contr_module/read_addr_reg[4]/Q
                         net (fo=27, routed)          1.113     8.434    top/clock_module/lcd_contr_module/read_addr_reg_n_0_[4]
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.097     8.531 f  top/clock_module/lcd_contr_module/read_addr[9]_i_7/O
                         net (fo=1, routed)           0.489     9.020    top/clock_module/lcd_contr_module/read_addr[9]_i_7_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.097     9.117 f  top/clock_module/lcd_contr_module/read_addr[9]_i_3/O
                         net (fo=2, routed)           0.708     9.825    top/clock_module/lcd_contr_module/read_addr[9]_i_3_n_0
    SLICE_X40Y47         LUT4 (Prop_lut4_I0_O)        0.097     9.922 r  top/clock_module/lcd_contr_module/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.357    10.279    top/clock_module/lcd_contr_module/read_addr_0
    SLICE_X43Y45         FDRE                                         r  top/clock_module/lcd_contr_module/read_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.130 100003.961    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.274 100004.234 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.835 100005.070    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072 100005.141 r  clk_BUFG_inst/O
                         net (fo=65, routed)          1.131 100006.273    top/clock_module/lcd_contr_module/CLK
    SLICE_X43Y45         FDRE                                         r  top/clock_module/lcd_contr_module/read_addr_reg[1]/C
                         clock pessimism              0.685 100006.961    
                         clock uncertainty           -0.035 100006.922    
    SLICE_X43Y45         FDRE (Setup_fdre_C_CE)      -0.150 100006.773    top/clock_module/lcd_contr_module/read_addr_reg[1]
  -------------------------------------------------------------------
                         required time                      100006.766    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                              99996.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            dcf_gen/current_pos_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.362%)  route 0.208ns (59.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.560     1.507    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.466     2.113    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.139 r  clk_BUFG_inst/O
                         net (fo=65, routed)          0.559     2.698    clk_BUFG
    SLICE_X41Y50         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     2.839 r  reset_reg/Q
                         net (fo=28, routed)          0.208     3.047    dcf_gen/reset
    SLICE_X41Y49         FDSE                                         r  dcf_gen/current_pos_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.828     2.022    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.175     2.197 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.532     2.729    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.758 r  clk_BUFG_inst/O
                         net (fo=65, routed)          0.828     3.586    dcf_gen/CLK
    SLICE_X41Y49         FDSE                                         r  dcf_gen/current_pos_reg[0]/C
                         clock pessimism             -0.618     2.967    
    SLICE_X41Y49         FDSE (Hold_fdse_C_S)        -0.018     2.949    dcf_gen/current_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.949    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            dcf_gen/current_pos_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.362%)  route 0.208ns (59.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.560     1.507    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.466     2.113    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.139 r  clk_BUFG_inst/O
                         net (fo=65, routed)          0.559     2.698    clk_BUFG
    SLICE_X41Y50         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     2.839 r  reset_reg/Q
                         net (fo=28, routed)          0.208     3.047    dcf_gen/reset
    SLICE_X41Y49         FDSE                                         r  dcf_gen/current_pos_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.828     2.022    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.175     2.197 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.532     2.729    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.758 r  clk_BUFG_inst/O
                         net (fo=65, routed)          0.828     3.586    dcf_gen/CLK
    SLICE_X41Y49         FDSE                                         r  dcf_gen/current_pos_reg[1]/C
                         clock pessimism             -0.618     2.967    
    SLICE_X41Y49         FDSE (Hold_fdse_C_S)        -0.018     2.949    dcf_gen/current_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.949    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dcf_gen/current_sample_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            dcf_gen/current_sample_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.395%)  route 0.251ns (54.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.560     1.507    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.466     2.113    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.139 r  clk_BUFG_inst/O
                         net (fo=65, routed)          0.559     2.698    dcf_gen/CLK
    SLICE_X38Y50         FDSE                                         r  dcf_gen/current_sample_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDSE (Prop_fdse_C_Q)         0.164     2.862 f  dcf_gen/current_sample_reg[1]/Q
                         net (fo=14, routed)          0.251     3.114    dcf_gen/current_sample_reg_n_0_[1]
    SLICE_X39Y48         LUT4 (Prop_lut4_I3_O)        0.045     3.159 r  dcf_gen/current_sample[0]_i_1/O
                         net (fo=1, routed)           0.000     3.159    dcf_gen/current_sample[0]_i_1_n_0
    SLICE_X39Y48         FDRE                                         r  dcf_gen/current_sample_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.828     2.022    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.175     2.197 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.532     2.729    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.758 r  clk_BUFG_inst/O
                         net (fo=65, routed)          0.828     3.586    dcf_gen/CLK
    SLICE_X39Y48         FDRE                                         r  dcf_gen/current_sample_reg[0]/C
                         clock pessimism             -0.618     2.967    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.091     3.058    dcf_gen/current_sample_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.058    
                         arrival time                           3.159    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            dcf_gen/current_pos_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.989%)  route 0.212ns (60.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.560     1.507    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.466     2.113    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.139 r  clk_BUFG_inst/O
                         net (fo=65, routed)          0.559     2.698    clk_BUFG
    SLICE_X41Y50         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     2.839 r  reset_reg/Q
                         net (fo=28, routed)          0.212     3.051    dcf_gen/reset
    SLICE_X40Y49         FDRE                                         r  dcf_gen/current_pos_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.828     2.022    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.175     2.197 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.532     2.729    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.758 r  clk_BUFG_inst/O
                         net (fo=65, routed)          0.828     3.586    dcf_gen/CLK
    SLICE_X40Y49         FDRE                                         r  dcf_gen/current_pos_reg[2]/C
                         clock pessimism             -0.618     2.967    
    SLICE_X40Y49         FDRE (Hold_fdre_C_R)        -0.018     2.949    dcf_gen/current_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.949    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            dcf_gen/current_pos_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.989%)  route 0.212ns (60.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.560     1.507    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.466     2.113    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.139 r  clk_BUFG_inst/O
                         net (fo=65, routed)          0.559     2.698    clk_BUFG
    SLICE_X41Y50         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     2.839 r  reset_reg/Q
                         net (fo=28, routed)          0.212     3.051    dcf_gen/reset
    SLICE_X40Y49         FDSE                                         r  dcf_gen/current_pos_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.828     2.022    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.175     2.197 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.532     2.729    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.758 r  clk_BUFG_inst/O
                         net (fo=65, routed)          0.828     3.586    dcf_gen/CLK
    SLICE_X40Y49         FDSE                                         r  dcf_gen/current_pos_reg[5]/C
                         clock pessimism             -0.618     2.967    
    SLICE_X40Y49         FDSE (Hold_fdse_C_S)        -0.018     2.949    dcf_gen/current_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.949    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 clock_gen/en_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            dcf_gen/current_pos_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.729%)  route 0.205ns (59.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.560     1.507    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.466     2.113    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.139 r  clk_BUFG_inst/O
                         net (fo=65, routed)          0.559     2.698    clock_gen/clk_BUFG
    SLICE_X41Y50         FDRE                                         r  clock_gen/en_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     2.839 r  clock_gen/en_1_reg/Q
                         net (fo=12, routed)          0.205     3.044    dcf_gen/SR[0]
    SLICE_X41Y49         FDSE                                         r  dcf_gen/current_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.828     2.022    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.175     2.197 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.532     2.729    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.758 r  clk_BUFG_inst/O
                         net (fo=65, routed)          0.828     3.586    dcf_gen/CLK
    SLICE_X41Y49         FDSE                                         r  dcf_gen/current_pos_reg[0]/C
                         clock pessimism             -0.618     2.967    
    SLICE_X41Y49         FDSE (Hold_fdse_C_CE)       -0.039     2.928    dcf_gen/current_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 clock_gen/en_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            dcf_gen/current_pos_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.729%)  route 0.205ns (59.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.560     1.507    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.466     2.113    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.139 r  clk_BUFG_inst/O
                         net (fo=65, routed)          0.559     2.698    clock_gen/clk_BUFG
    SLICE_X41Y50         FDRE                                         r  clock_gen/en_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     2.839 r  clock_gen/en_1_reg/Q
                         net (fo=12, routed)          0.205     3.044    dcf_gen/SR[0]
    SLICE_X41Y49         FDSE                                         r  dcf_gen/current_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.828     2.022    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.175     2.197 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.532     2.729    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.758 r  clk_BUFG_inst/O
                         net (fo=65, routed)          0.828     3.586    dcf_gen/CLK
    SLICE_X41Y49         FDSE                                         r  dcf_gen/current_pos_reg[1]/C
                         clock pessimism             -0.618     2.967    
    SLICE_X41Y49         FDSE (Hold_fdse_C_CE)       -0.039     2.928    dcf_gen/current_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 clock_gen/en_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            dcf_gen/current_pos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.729%)  route 0.205ns (59.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.560     1.507    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.466     2.113    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.139 r  clk_BUFG_inst/O
                         net (fo=65, routed)          0.559     2.698    clock_gen/clk_BUFG
    SLICE_X41Y50         FDRE                                         r  clock_gen/en_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     2.839 r  clock_gen/en_1_reg/Q
                         net (fo=12, routed)          0.205     3.044    dcf_gen/SR[0]
    SLICE_X40Y49         FDRE                                         r  dcf_gen/current_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.828     2.022    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.175     2.197 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.532     2.729    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.758 r  clk_BUFG_inst/O
                         net (fo=65, routed)          0.828     3.586    dcf_gen/CLK
    SLICE_X40Y49         FDRE                                         r  dcf_gen/current_pos_reg[2]/C
                         clock pessimism             -0.618     2.967    
    SLICE_X40Y49         FDRE (Hold_fdre_C_CE)       -0.039     2.928    dcf_gen/current_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 clock_gen/en_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            dcf_gen/current_pos_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.729%)  route 0.205ns (59.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.560     1.507    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.466     2.113    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.139 r  clk_BUFG_inst/O
                         net (fo=65, routed)          0.559     2.698    clock_gen/clk_BUFG
    SLICE_X41Y50         FDRE                                         r  clock_gen/en_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     2.839 r  clock_gen/en_1_reg/Q
                         net (fo=12, routed)          0.205     3.044    dcf_gen/SR[0]
    SLICE_X40Y49         FDSE                                         r  dcf_gen/current_pos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.828     2.022    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.175     2.197 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.532     2.729    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.758 r  clk_BUFG_inst/O
                         net (fo=65, routed)          0.828     3.586    dcf_gen/CLK
    SLICE_X40Y49         FDSE                                         r  dcf_gen/current_pos_reg[5]/C
                         clock pessimism             -0.618     2.967    
    SLICE_X40Y49         FDSE (Hold_fdse_C_CE)       -0.039     2.928    dcf_gen/current_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 dcf_gen/current_sample_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            dcf_gen/current_sample_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.208ns (37.997%)  route 0.339ns (62.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.560     1.507    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.466     2.113    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.139 r  clk_BUFG_inst/O
                         net (fo=65, routed)          0.559     2.698    dcf_gen/CLK
    SLICE_X38Y50         FDSE                                         r  dcf_gen/current_sample_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDSE (Prop_fdse_C_Q)         0.164     2.862 r  dcf_gen/current_sample_reg[1]/Q
                         net (fo=14, routed)          0.339     3.202    dcf_gen/current_sample_reg_n_0_[1]
    SLICE_X38Y48         LUT4 (Prop_lut4_I3_O)        0.044     3.246 r  dcf_gen/current_sample[2]_i_1/O
                         net (fo=1, routed)           0.000     3.246    dcf_gen/current_sample[2]_i_1_n_0
    SLICE_X38Y48         FDSE                                         r  dcf_gen/current_sample_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.828     2.022    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.175     2.197 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.532     2.729    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.758 r  clk_BUFG_inst/O
                         net (fo=65, routed)          0.828     3.586    dcf_gen/CLK
    SLICE_X38Y48         FDSE                                         r  dcf_gen/current_sample_reg[2]/C
                         clock pessimism             -0.618     2.967    
    SLICE_X38Y48         FDSE (Hold_fdse_C_D)         0.133     3.100    dcf_gen/current_sample_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.100    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_gen/i_clk_10K_reg/Q
Waveform(ns):       { 0.000 50000.000 }
Period(ns):         100000.000
Sources:            { clock_gen/i_clk_10K_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         100000.000  99998.406  BUFGCTRL_X0Y0  clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100000.000  99999.000  SLICE_X43Y50   clock_gen/counter_100_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100000.000  99999.000  SLICE_X43Y50   clock_gen/counter_100_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100000.000  99999.000  SLICE_X43Y50   clock_gen/counter_100_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100000.000  99999.000  SLICE_X43Y50   clock_gen/counter_100_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100000.000  99999.000  SLICE_X42Y51   clock_gen/counter_10_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100000.000  99999.000  SLICE_X42Y51   clock_gen/counter_10_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100000.000  99999.000  SLICE_X42Y51   clock_gen/counter_10_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100000.000  99999.000  SLICE_X42Y51   clock_gen/counter_10_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100000.000  99999.000  SLICE_X44Y50   clock_gen/counter_1K_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         49999.996   49999.500  SLICE_X44Y50   clock_gen/counter_1K_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         49999.996   49999.500  SLICE_X44Y50   clock_gen/counter_1K_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         49999.996   49999.500  SLICE_X44Y50   clock_gen/counter_1K_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         49999.996   49999.500  SLICE_X44Y50   clock_gen/counter_1K_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         49999.996   49999.500  SLICE_X41Y49   dcf_gen/current_pos_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         49999.996   49999.500  SLICE_X41Y49   dcf_gen/current_pos_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         49999.996   49999.500  SLICE_X40Y49   dcf_gen/current_pos_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         49999.996   49999.500  SLICE_X38Y49   dcf_gen/current_pos_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         49999.996   49999.500  SLICE_X38Y49   dcf_gen/current_pos_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         49999.996   49999.500  SLICE_X40Y49   dcf_gen/current_pos_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50000.000   49999.500  SLICE_X43Y50   clock_gen/counter_100_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50000.000   49999.500  SLICE_X43Y50   clock_gen/counter_100_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50000.000   49999.500  SLICE_X43Y50   clock_gen/counter_100_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50000.000   49999.500  SLICE_X43Y50   clock_gen/counter_100_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50000.000   49999.500  SLICE_X43Y50   clock_gen/counter_100_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50000.000   49999.500  SLICE_X43Y50   clock_gen/counter_100_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50000.000   49999.500  SLICE_X43Y50   clock_gen/counter_100_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50000.000   49999.500  SLICE_X43Y50   clock_gen/counter_100_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50000.000   49999.500  SLICE_X42Y51   clock_gen/counter_10_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50000.000   49999.500  SLICE_X42Y51   clock_gen/counter_10_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clock_gen/i_clk_10K_reg/Q
  To Clock:  GCLK

Setup :            0  Failing Endpoints,  Worst Slack        8.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.269ns  (required time - arrival time)
  Source:                 clock_gen/i_clk_10K_reg/Q
                            (clock source 'clock_gen/i_clk_10K_reg/Q'  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            clock_gen/i_clk_10K_reg/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (GCLK rise@50010.000ns - clock_gen/i_clk_10K_reg/Q fall@50000.000ns)
  Data Path Delay:        1.244ns  (logic 0.097ns (7.796%)  route 1.146ns (92.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 50013.957 - 50010.000 ) 
    Source Clock Delay      (SCD):    4.664ns = ( 50004.664 - 50000.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q fall edge)
                                                  50000.000 50000.000 f  
    Y9                                                0.000 50000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 50000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339 50001.340 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636 50002.977    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079 50003.055 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.271 50004.324    clock_gen/GCLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.341 50004.664 f  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           1.146 50005.809    clock_gen/clk
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.097 50005.906 r  clock_gen/i_clk_10K_i_1/O
                         net (fo=1, routed)           0.000 50005.906    clock_gen/i_clk_10K_i_1_n_0
    SLICE_X48Y47         FDRE                                         r  clock_gen/i_clk_10K_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)   50010.000 50010.000 r  
    Y9                                                0.000 50010.000 r  GCLK (IN)
                         net (fo=0)                   0.000 50010.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 50011.270 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 50012.754    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 50012.824 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.130 50013.953    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE                                         r  clock_gen/i_clk_10K_reg/C
                         clock pessimism              0.226 50014.180    
                         clock uncertainty           -0.035 50014.145    
    SLICE_X48Y47         FDRE (Setup_fdre_C_D)        0.030 50014.176    clock_gen/i_clk_10K_reg
  -------------------------------------------------------------------
                         required time                      50014.176    
                         arrival time                       -50005.906    
  -------------------------------------------------------------------
                         slack                                  8.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 clock_gen/i_clk_10K_reg/Q
                            (clock source 'clock_gen/i_clk_10K_reg/Q'  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            clock_gen/i_clk_10K_reg/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@50000.000ns - clock_gen/i_clk_10K_reg/Q fall@50000.000ns)
  Data Path Delay:        0.611ns  (logic 0.045ns (7.363%)  route 0.567ns (92.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 50002.023 - 50000.000 ) 
    Source Clock Delay      (SCD):    1.648ns = ( 50001.648 - 50000.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q fall edge)
                                                  50000.000 50000.000 f  
    Y9                                                0.000 50000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 50000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258 50000.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663 50000.922    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 50000.949 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.560 50001.508    clock_gen/GCLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141 50001.648 f  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.567 50002.215    clock_gen/clk
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.045 50002.262 r  clock_gen/i_clk_10K_i_1/O
                         net (fo=1, routed)           0.000 50002.262    clock_gen/i_clk_10K_i_1_n_0
    SLICE_X48Y47         FDRE                                         r  clock_gen/i_clk_10K_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)   50000.000 50000.000 r  
    Y9                                                0.000 50000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 50000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446 50000.445 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719 50001.164    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029 50001.191 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.828 50002.020    clock_gen/GCLK_IBUF_BUFG
    SLICE_X48Y47         FDRE                                         r  clock_gen/i_clk_10K_reg/C
                         clock pessimism             -0.247 50001.773    
    SLICE_X48Y47         FDRE (Hold_fdre_C_D)         0.091 50001.863    clock_gen/i_clk_10K_reg
  -------------------------------------------------------------------
                         required time                      -50001.863    
                         arrival time                       50002.258    
  -------------------------------------------------------------------
                         slack                                  0.393    





