// Seed: 3712178084
module module_0 ();
  id_1 :
  assert property (@(posedge 1) -1 == 1)
  else begin : LABEL_0
    id_1 <= 1;
  end
  assign module_2.id_1 = 0;
  wire id_2;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input wor id_2,
    output supply0 id_3,
    output supply1 id_4,
    input wand id_5,
    input supply1 id_6
);
  supply0 id_8 = -1'b0 < id_2, id_9, id_10;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd30,
    parameter id_3 = 32'd62
) (
    _id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  inout logic [7:0] id_2;
  inout wire _id_1;
  assign id_2[{id_1{(id_3)}}] = -1;
  module_0 modCall_1 ();
endmodule
