# Autogenerated CACTI config file
-size (bytes) 110269005
-block size (bytes) 512
-associativity 1
-UCA bank count 4
-read-write port 1
-exclusive read port 0
-exclusive write port 0
-single ended read ports 5
-technology (u) 0.032
-page size (bits) 16384
-burst length 8
-internal prefetch width 8
-Data array cell type - "itrs-hp"
-Data array peripheral type - "itrs-lstp"
-Tag array cell type - "itrs-lstp"
-Tag array peripheral type - "itrs-hp"
-output/input bus width 2048
-operating temperature (K) 300
-cache type "cache"
-tag size (b) "default"
-access mode - "sequential"
-design objective 4:40:32:0:95
-deviate 60:100000:13943:184079:1000000
-NUCAdesign objective 88:100:0:57:100
-NUCAdeviate 649:5661:9082:10000:6236
-Optimize "NONE"
-Cache model - "UCA"
-NUCA bank count 1
-Wire signalling - "fullswing"
-Wire inside mat - "global"
-Wire outside mat - "semi-global"
-Interconnect projection - "conservative"
-Core count 8
-Cache level - "L2"
