// Seed: 1143996917
`timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1
);
  wire id_2;
  assign id_2 = id_2[1];
endmodule
