-- VHDL for IBM SMS ALD page 17.13.01.1
-- Title: EDIT  CONTROLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/8/2020 4:03:15 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_17_13_01_1_EDIT_CONTROLS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_SET_WORD_MARK_OP_CODE:	 in STD_LOGIC;
		PS_A_OR_B_CYCLE:	 in STD_LOGIC;
		PS_1ST_SCAN:	 in STD_LOGIC;
		PS_CONTROL_ZERO:	 in STD_LOGIC;
		PS_NOT_0_SUPPRESS:	 in STD_LOGIC;
		PS_UNITS_LATCH:	 in STD_LOGIC;
		PS_Z_OP_DOT_B_CYCLE:	 in STD_LOGIC;
		PS_E_OP_DOT_B_CYCLE_1:	 in STD_LOGIC;
		PS_ASTERISK_OR_DOLLAR_SIGN:	 in STD_LOGIC;
		PS_BLANK_OR_ZERO:	 in STD_LOGIC;
		PS_BODY_LATCH:	 in STD_LOGIC;
		PS_SET_WM:	 out STD_LOGIC;
		PS_USE_NO_ZONES_STAR_EDIT:	 out STD_LOGIC;
		PS_EDIT_USE_A_CH_NU:	 out STD_LOGIC;
		PS_USE_A_CH_ZONES_STAR_EDIT:	 out STD_LOGIC);
end ALD_17_13_01_1_EDIT_CONTROLS;

architecture behavioral of ALD_17_13_01_1_EDIT_CONTROLS is 

	signal OUT_5A_C: STD_LOGIC;
	signal OUT_3A_C: STD_LOGIC;
	signal OUT_3B_R: STD_LOGIC;
	signal OUT_2B_C: STD_LOGIC;
	signal OUT_3C_P: STD_LOGIC;
	signal OUT_3D_C: STD_LOGIC;
	signal OUT_1D_C: STD_LOGIC;
	signal OUT_3E_C: STD_LOGIC;
	signal OUT_2E_G: STD_LOGIC;
	signal OUT_3F_D: STD_LOGIC;
	signal OUT_2F_G: STD_LOGIC;
	signal OUT_1F_K: STD_LOGIC;
	signal OUT_3H_C: STD_LOGIC;
	signal OUT_4I_D: STD_LOGIC;
	signal OUT_1I_C: STD_LOGIC;
	signal OUT_DOT_3B: STD_LOGIC;
	signal OUT_DOT_2F: STD_LOGIC;

begin

	OUT_5A_C <= NOT(PS_SET_WORD_MARK_OP_CODE AND PS_A_OR_B_CYCLE );
	OUT_3A_C <= NOT(PS_Z_OP_DOT_B_CYCLE AND PS_UNITS_LATCH );
	OUT_3B_R <= NOT(PS_E_OP_DOT_B_CYCLE_1 AND PS_1ST_SCAN );
	OUT_2B_C <= NOT(OUT_5A_C AND OUT_3A_C AND OUT_DOT_3B );
	OUT_3C_P <= NOT(PS_CONTROL_ZERO AND PS_NOT_0_SUPPRESS );
	OUT_3D_C <= NOT(PS_Z_OP_DOT_B_CYCLE AND PS_UNITS_LATCH );
	OUT_1D_C <= NOT(OUT_3D_C AND OUT_3E_C );
	OUT_3E_C <= NOT(PS_E_OP_DOT_B_CYCLE_1 AND PS_UNITS_LATCH AND PS_BLANK_OR_ZERO );
	OUT_2E_G <= NOT(OUT_3D_C AND OUT_3E_C AND OUT_3H_C );
	OUT_3F_D <= NOT(PS_E_OP_DOT_B_CYCLE_1 AND PS_BODY_LATCH AND PS_ASTERISK_OR_DOLLAR_SIGN );
	OUT_2F_G <= NOT(OUT_3F_D AND OUT_4I_D );
	OUT_1F_K <= OUT_DOT_2F;
	OUT_3H_C <= NOT(PS_Z_OP_DOT_B_CYCLE AND PS_BODY_LATCH );
	OUT_4I_D <= NOT(PS_E_OP_DOT_B_CYCLE_1 AND PS_BODY_LATCH AND PS_BLANK_OR_ZERO );
	OUT_1I_C <= NOT(OUT_3F_D AND OUT_3H_C AND OUT_4I_D );
	OUT_DOT_3B <= OUT_3B_R OR OUT_3C_P;
	OUT_DOT_2F <= OUT_2E_G OR OUT_2F_G;

	PS_SET_WM <= OUT_2B_C;
	PS_USE_NO_ZONES_STAR_EDIT <= OUT_1D_C;
	PS_EDIT_USE_A_CH_NU <= OUT_1F_K;
	PS_USE_A_CH_ZONES_STAR_EDIT <= OUT_1I_C;


end;
