
# System Integration

Purpose:

To improve/enhance system level design knowledge and skills

Scope:

Design, functional verification, FPGA validation, of the extended calculator (“FullCalc”) via 
system integration as discussed in class, using the designs accomplished in your Lab 5 
(Pipelinable integer multiplier), lab 7 (small calculator), and lab 8 (integer divider) as subsystems.
