<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf

</twCmdLine><twDesign>main.ncd</twDesign><twDesignPath>main.ncd</twDesignPath><twPCF>main.pcf</twPCF><twPcfPath>main.pcf</twPcfPath><twDevInfo arch="artix7" pkg="csg324"><twDevName>xc7a100t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.09 2013-06-08</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="gen/clkgen2/dcm/CLKIN1" logResource="gen/clkgen2/dcm/CLKIN1" locationPin="MMCME2_ADV_X1Y2.CLKIN1" clockNet="gen/clk_t"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="gen/clkgen2/dcm/CLKIN1" logResource="gen/clkgen2/dcm/CLKIN1" locationPin="MMCME2_ADV_X1Y2.CLKIN1" clockNet="gen/clk_t"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="gen/clkgen1/dcm/CLKIN1" logResource="gen/clkgen1/dcm/CLKIN1" locationPin="MMCME2_ADV_X1Y1.CLKIN1" clockNet="gen/clk_t"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;gen/clkgen1/CLK_OBUF&quot; derived from  NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;  divided by 1.60 to 6.250 nS   </twConstName><twItemCnt>132375</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8193</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.199</twMinPer></twConstHead><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point afifo_test/AFIFO2/mem_FF_568 (SLICE_X71Y70.A2), 16 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.051</twSlack><twSrc BELType="FF">afifo_test/AFIFO2/Rp_wclk_0</twSrc><twDest BELType="FF">afifo_test/AFIFO2/mem_FF_568</twDest><twTotPathDel>5.866</twTotPathDel><twClkSkew dest = "1.137" src = "1.396">0.259</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO2/Rp_wclk_0</twSrc><twDest BELType='FF'>afifo_test/AFIFO2/mem_FF_568</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X71Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK1</twSrcClk><twPathDel><twSite>SLICE_X71Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>afifo_test/AFIFO2/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO2/Rp_wclk_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y47.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>afifo_test/AFIFO2/Rp_wclk&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO2/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO2/full5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO2/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO2/enq_full_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y35.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>afifo_test/AFIFO2/enq_full_AND_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_578</twComp><twBEL>afifo_test/AFIFO2/mem_ClockEnableEqn_51211</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>161</twFanCnt><twDelInfo twEdge="twRising">2.982</twDelInfo><twComp>afifo_test/AFIFO2/mem_ClockEnableEqn_5121</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y70.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_571</twComp><twBEL>afifo_test/AFIFO2/mem_FF_568_dpot</twBEL><twBEL>afifo_test/AFIFO2/mem_FF_568</twBEL></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>5.097</twRouteDel><twTotDel>5.866</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">CLK1</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.111</twSlack><twSrc BELType="FF">afifo_test/AFIFO2/Wp_0</twSrc><twDest BELType="FF">afifo_test/AFIFO2/mem_FF_568</twDest><twTotPathDel>5.806</twTotPathDel><twClkSkew dest = "1.137" src = "1.396">0.259</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO2/Wp_0</twSrc><twDest BELType='FF'>afifo_test/AFIFO2/mem_FF_568</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X69Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK1</twSrcClk><twPathDel><twSite>SLICE_X69Y46.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>afifo_test/AFIFO2/Next_Wp&lt;4&gt;</twComp><twBEL>afifo_test/AFIFO2/Wp_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y47.B6</twSite><twDelType>net</twDelType><twFanCnt>900</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>afifo_test/AFIFO2/Wp&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO2/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO2/full5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO2/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO2/enq_full_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y35.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>afifo_test/AFIFO2/enq_full_AND_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_578</twComp><twBEL>afifo_test/AFIFO2/mem_ClockEnableEqn_51211</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>161</twFanCnt><twDelInfo twEdge="twRising">2.982</twDelInfo><twComp>afifo_test/AFIFO2/mem_ClockEnableEqn_5121</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y70.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_571</twComp><twBEL>afifo_test/AFIFO2/mem_FF_568_dpot</twBEL><twBEL>afifo_test/AFIFO2/mem_FF_568</twBEL></twPathDel><twLogDel>0.875</twLogDel><twRouteDel>4.931</twRouteDel><twTotDel>5.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">CLK1</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.156</twSlack><twSrc BELType="FF">afifo_test/AFIFO2/Wp_2</twSrc><twDest BELType="FF">afifo_test/AFIFO2/mem_FF_568</twDest><twTotPathDel>5.761</twTotPathDel><twClkSkew dest = "1.137" src = "1.396">0.259</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO2/Wp_2</twSrc><twDest BELType='FF'>afifo_test/AFIFO2/mem_FF_568</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X69Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK1</twSrcClk><twPathDel><twSite>SLICE_X69Y47.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>afifo_test/AFIFO2/Wp&lt;4&gt;</twComp><twBEL>afifo_test/AFIFO2/Wp_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y47.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>afifo_test/AFIFO2/Wp&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO2/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO2/full5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO2/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO2/enq_full_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y35.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>afifo_test/AFIFO2/enq_full_AND_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_578</twComp><twBEL>afifo_test/AFIFO2/mem_ClockEnableEqn_51211</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>161</twFanCnt><twDelInfo twEdge="twRising">2.982</twDelInfo><twComp>afifo_test/AFIFO2/mem_ClockEnableEqn_5121</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y70.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_571</twComp><twBEL>afifo_test/AFIFO2/mem_FF_568_dpot</twBEL><twBEL>afifo_test/AFIFO2/mem_FF_568</twBEL></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>4.992</twRouteDel><twTotDel>5.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">CLK1</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point afifo_test/AFIFO2/mem_FF_316 (SLICE_X66Y71.A1), 16 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.070</twSlack><twSrc BELType="FF">afifo_test/AFIFO2/Rp_wclk_0</twSrc><twDest BELType="FF">afifo_test/AFIFO2/mem_FF_316</twDest><twTotPathDel>5.842</twTotPathDel><twClkSkew dest = "1.132" src = "1.396">0.264</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO2/Rp_wclk_0</twSrc><twDest BELType='FF'>afifo_test/AFIFO2/mem_FF_316</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X71Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK1</twSrcClk><twPathDel><twSite>SLICE_X71Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>afifo_test/AFIFO2/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO2/Rp_wclk_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y47.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>afifo_test/AFIFO2/Rp_wclk&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO2/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO2/full5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO2/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO2/enq_full_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>afifo_test/AFIFO2/enq_full_AND_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_322</twComp><twBEL>afifo_test/AFIFO2/mem_ClockEnableEqn_25611</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>161</twFanCnt><twDelInfo twEdge="twRising">2.831</twDelInfo><twComp>afifo_test/AFIFO2/mem_ClockEnableEqn_2561</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_319</twComp><twBEL>afifo_test/AFIFO2/mem_FF_316_dpot</twBEL><twBEL>afifo_test/AFIFO2/mem_FF_316</twBEL></twPathDel><twLogDel>0.727</twLogDel><twRouteDel>5.115</twRouteDel><twTotDel>5.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">CLK1</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.130</twSlack><twSrc BELType="FF">afifo_test/AFIFO2/Wp_0</twSrc><twDest BELType="FF">afifo_test/AFIFO2/mem_FF_316</twDest><twTotPathDel>5.782</twTotPathDel><twClkSkew dest = "1.132" src = "1.396">0.264</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO2/Wp_0</twSrc><twDest BELType='FF'>afifo_test/AFIFO2/mem_FF_316</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X69Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK1</twSrcClk><twPathDel><twSite>SLICE_X69Y46.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>afifo_test/AFIFO2/Next_Wp&lt;4&gt;</twComp><twBEL>afifo_test/AFIFO2/Wp_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y47.B6</twSite><twDelType>net</twDelType><twFanCnt>900</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>afifo_test/AFIFO2/Wp&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO2/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO2/full5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO2/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO2/enq_full_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>afifo_test/AFIFO2/enq_full_AND_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_322</twComp><twBEL>afifo_test/AFIFO2/mem_ClockEnableEqn_25611</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>161</twFanCnt><twDelInfo twEdge="twRising">2.831</twDelInfo><twComp>afifo_test/AFIFO2/mem_ClockEnableEqn_2561</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_319</twComp><twBEL>afifo_test/AFIFO2/mem_FF_316_dpot</twBEL><twBEL>afifo_test/AFIFO2/mem_FF_316</twBEL></twPathDel><twLogDel>0.833</twLogDel><twRouteDel>4.949</twRouteDel><twTotDel>5.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">CLK1</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.175</twSlack><twSrc BELType="FF">afifo_test/AFIFO2/Wp_2</twSrc><twDest BELType="FF">afifo_test/AFIFO2/mem_FF_316</twDest><twTotPathDel>5.737</twTotPathDel><twClkSkew dest = "1.132" src = "1.396">0.264</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO2/Wp_2</twSrc><twDest BELType='FF'>afifo_test/AFIFO2/mem_FF_316</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X69Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK1</twSrcClk><twPathDel><twSite>SLICE_X69Y47.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>afifo_test/AFIFO2/Wp&lt;4&gt;</twComp><twBEL>afifo_test/AFIFO2/Wp_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y47.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>afifo_test/AFIFO2/Wp&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO2/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO2/full5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO2/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO2/enq_full_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>afifo_test/AFIFO2/enq_full_AND_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_322</twComp><twBEL>afifo_test/AFIFO2/mem_ClockEnableEqn_25611</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>161</twFanCnt><twDelInfo twEdge="twRising">2.831</twDelInfo><twComp>afifo_test/AFIFO2/mem_ClockEnableEqn_2561</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_319</twComp><twBEL>afifo_test/AFIFO2/mem_FF_316_dpot</twBEL><twBEL>afifo_test/AFIFO2/mem_FF_316</twBEL></twPathDel><twLogDel>0.727</twLogDel><twRouteDel>5.010</twRouteDel><twTotDel>5.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">CLK1</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point afifo_test/AFIFO2/mem_FF_317 (SLICE_X66Y71.B1), 16 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.083</twSlack><twSrc BELType="FF">afifo_test/AFIFO2/Rp_wclk_0</twSrc><twDest BELType="FF">afifo_test/AFIFO2/mem_FF_317</twDest><twTotPathDel>5.829</twTotPathDel><twClkSkew dest = "1.132" src = "1.396">0.264</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO2/Rp_wclk_0</twSrc><twDest BELType='FF'>afifo_test/AFIFO2/mem_FF_317</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X71Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK1</twSrcClk><twPathDel><twSite>SLICE_X71Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>afifo_test/AFIFO2/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO2/Rp_wclk_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y47.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>afifo_test/AFIFO2/Rp_wclk&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO2/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO2/full5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO2/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO2/enq_full_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>afifo_test/AFIFO2/enq_full_AND_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_322</twComp><twBEL>afifo_test/AFIFO2/mem_ClockEnableEqn_25611</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y71.B1</twSite><twDelType>net</twDelType><twFanCnt>161</twFanCnt><twDelInfo twEdge="twRising">2.822</twDelInfo><twComp>afifo_test/AFIFO2/mem_ClockEnableEqn_2561</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_319</twComp><twBEL>afifo_test/AFIFO2/mem_FF_317_dpot</twBEL><twBEL>afifo_test/AFIFO2/mem_FF_317</twBEL></twPathDel><twLogDel>0.723</twLogDel><twRouteDel>5.106</twRouteDel><twTotDel>5.829</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">CLK1</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.143</twSlack><twSrc BELType="FF">afifo_test/AFIFO2/Wp_0</twSrc><twDest BELType="FF">afifo_test/AFIFO2/mem_FF_317</twDest><twTotPathDel>5.769</twTotPathDel><twClkSkew dest = "1.132" src = "1.396">0.264</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO2/Wp_0</twSrc><twDest BELType='FF'>afifo_test/AFIFO2/mem_FF_317</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X69Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK1</twSrcClk><twPathDel><twSite>SLICE_X69Y46.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>afifo_test/AFIFO2/Next_Wp&lt;4&gt;</twComp><twBEL>afifo_test/AFIFO2/Wp_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y47.B6</twSite><twDelType>net</twDelType><twFanCnt>900</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>afifo_test/AFIFO2/Wp&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO2/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO2/full5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO2/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO2/enq_full_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>afifo_test/AFIFO2/enq_full_AND_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_322</twComp><twBEL>afifo_test/AFIFO2/mem_ClockEnableEqn_25611</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y71.B1</twSite><twDelType>net</twDelType><twFanCnt>161</twFanCnt><twDelInfo twEdge="twRising">2.822</twDelInfo><twComp>afifo_test/AFIFO2/mem_ClockEnableEqn_2561</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_319</twComp><twBEL>afifo_test/AFIFO2/mem_FF_317_dpot</twBEL><twBEL>afifo_test/AFIFO2/mem_FF_317</twBEL></twPathDel><twLogDel>0.829</twLogDel><twRouteDel>4.940</twRouteDel><twTotDel>5.769</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">CLK1</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.188</twSlack><twSrc BELType="FF">afifo_test/AFIFO2/Wp_2</twSrc><twDest BELType="FF">afifo_test/AFIFO2/mem_FF_317</twDest><twTotPathDel>5.724</twTotPathDel><twClkSkew dest = "1.132" src = "1.396">0.264</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO2/Wp_2</twSrc><twDest BELType='FF'>afifo_test/AFIFO2/mem_FF_317</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X69Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK1</twSrcClk><twPathDel><twSite>SLICE_X69Y47.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>afifo_test/AFIFO2/Wp&lt;4&gt;</twComp><twBEL>afifo_test/AFIFO2/Wp_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y47.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>afifo_test/AFIFO2/Wp&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO2/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO2/full5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO2/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO2/enq_full_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>afifo_test/AFIFO2/enq_full_AND_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_322</twComp><twBEL>afifo_test/AFIFO2/mem_ClockEnableEqn_25611</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y71.B1</twSite><twDelType>net</twDelType><twFanCnt>161</twFanCnt><twDelInfo twEdge="twRising">2.822</twDelInfo><twComp>afifo_test/AFIFO2/mem_ClockEnableEqn_2561</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_319</twComp><twBEL>afifo_test/AFIFO2/mem_FF_317_dpot</twBEL><twBEL>afifo_test/AFIFO2/mem_FF_317</twBEL></twPathDel><twLogDel>0.723</twLogDel><twRouteDel>5.001</twRouteDel><twTotDel>5.724</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">CLK1</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;gen/clkgen1/CLK_OBUF&quot; derived from
 NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;
 divided by 1.60 to 6.250 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Tx_data_3 (SLICE_X53Y50.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.010</twSlack><twSrc BELType="FF">afifo_test/read_side2/sum_3</twSrc><twDest BELType="FF">Tx_data_3</twDest><twTotPathDel>0.759</twTotPathDel><twClkSkew dest = "-1.880" src = "-2.324">-0.444</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.278" fPhaseErr="0.161" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/read_side2/sum_3</twSrc><twDest BELType='FF'>Tx_data_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK2</twSrcClk><twPathDel><twSite>SLICE_X60Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.347</twDelInfo><twComp>afifo_test/read_side2/sum&lt;3&gt;</twComp><twBEL>afifo_test/read_side2/sum_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y50.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.550</twDelInfo><twComp>afifo_test/read_side2/sum&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y50.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.138</twDelInfo><twComp>Tx_data&lt;3&gt;</twComp><twBEL>Mmux__n0103262</twBEL><twBEL>Tx_data_3</twBEL></twPathDel><twLogDel>0.209</twLogDel><twRouteDel>0.550</twRouteDel><twTotDel>0.759</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLK1</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point Tx_data_9 (SLICE_X57Y52.C5), 6 paths
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.010</twSlack><twSrc BELType="FF">afifo_test/read_side2/sum_41</twSrc><twDest BELType="FF">Tx_data_9</twDest><twTotPathDel>0.897</twTotPathDel><twClkSkew dest = "-1.879" src = "-2.461">-0.582</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.278" fPhaseErr="0.161" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/read_side2/sum_41</twSrc><twDest BELType='FF'>Tx_data_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X60Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK2</twSrcClk><twPathDel><twSite>SLICE_X60Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>afifo_test/read_side2/sum&lt;43&gt;</twComp><twBEL>afifo_test/read_side2/sum_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>afifo_test/read_side2/sum&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.084</twDelInfo><twComp>Tx_data&lt;9&gt;</twComp><twBEL>Mmux__n0103321</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y52.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>Mmux__n010332</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y52.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.138</twDelInfo><twComp>Tx_data&lt;9&gt;</twComp><twBEL>Mmux__n0103322</twBEL><twBEL>Tx_data_9</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.604</twRouteDel><twTotDel>0.897</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLK1</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.393</twSlack><twSrc BELType="FF">afifo_test/read_side1/counter_9</twSrc><twDest BELType="FF">Tx_data_9</twDest><twTotPathDel>0.430</twTotPathDel><twClkSkew dest = "0.309" src = "0.272">-0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>afifo_test/read_side1/counter_9</twSrc><twDest BELType='FF'>Tx_data_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">CLK1</twSrcClk><twPathDel><twSite>SLICE_X52Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>afifo_test/read_side1/counter&lt;11&gt;</twComp><twBEL>afifo_test/read_side1/counter_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y52.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>afifo_test/read_side1/counter&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>Tx_data&lt;9&gt;</twComp><twBEL>Mmux__n0103321</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y52.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>Mmux__n010332</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y52.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.047</twDelInfo><twComp>Tx_data&lt;9&gt;</twComp><twBEL>Mmux__n0103322</twBEL><twBEL>Tx_data_9</twBEL></twPathDel><twLogDel>0.139</twLogDel><twRouteDel>0.291</twRouteDel><twTotDel>0.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">CLK1</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.468</twSlack><twSrc BELType="FF">afifo_test/read_side1/sum_41</twSrc><twDest BELType="FF">Tx_data_9</twDest><twTotPathDel>0.731</twTotPathDel><twClkSkew dest = "0.779" src = "0.516">-0.263</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>afifo_test/read_side1/sum_41</twSrc><twDest BELType='FF'>Tx_data_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X44Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">CLK1</twSrcClk><twPathDel><twSite>SLICE_X44Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>afifo_test/read_side1/sum&lt;43&gt;</twComp><twBEL>afifo_test/read_side1/sum_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>afifo_test/read_side1/sum&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>Tx_data&lt;9&gt;</twComp><twBEL>Mmux__n0103321</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y52.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>Mmux__n010332</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y52.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.047</twDelInfo><twComp>Tx_data&lt;9&gt;</twComp><twBEL>Mmux__n0103322</twBEL><twBEL>Tx_data_9</twBEL></twPathDel><twLogDel>0.139</twLogDel><twRouteDel>0.592</twRouteDel><twTotDel>0.731</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">CLK1</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Tx_data_15 (SLICE_X53Y53.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.012</twSlack><twSrc BELType="FF">afifo_test/read_side2/sum_15</twSrc><twDest BELType="FF">Tx_data_15</twDest><twTotPathDel>0.761</twTotPathDel><twClkSkew dest = "-1.880" src = "-2.324">-0.444</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.278" fPhaseErr="0.161" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/read_side2/sum_15</twSrc><twDest BELType='FF'>Tx_data_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK2</twSrcClk><twPathDel><twSite>SLICE_X60Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.347</twDelInfo><twComp>afifo_test/read_side2/sum&lt;15&gt;</twComp><twBEL>afifo_test/read_side2/sum_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y53.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.552</twDelInfo><twComp>afifo_test/read_side2/sum&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y53.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.138</twDelInfo><twComp>Tx_data&lt;15&gt;</twComp><twBEL>Mmux__n010372</twBEL><twBEL>Tx_data_15</twBEL></twPathDel><twLogDel>0.209</twLogDel><twRouteDel>0.552</twRouteDel><twTotDel>0.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLK1</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="39"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;gen/clkgen1/CLK_OBUF&quot; derived from
 NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;
 divided by 1.60 to 6.250 nS  
</twPinLimitBanner><twPinLimit anchorID="40" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="4.658" period="6.250" constraintValue="6.250" deviceLimit="1.592" freqLimit="628.141" physResource="gen/clkgen1/obuf/I0" logResource="gen/clkgen1/obuf/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="gen/clkgen1/CLK_OBUF"/><twPinLimit anchorID="41" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="5.001" period="6.250" constraintValue="6.250" deviceLimit="1.249" freqLimit="800.641" physResource="gen/clkgen1/dcm/CLKOUT0" logResource="gen/clkgen1/dcm/CLKOUT0" locationPin="MMCME2_ADV_X1Y1.CLKOUT0" clockNet="gen/clkgen1/CLK_OBUF"/><twPinLimit anchorID="42" type="MINLOWPULSE" name="Tcl" slack="5.250" period="6.250" constraintValue="3.125" deviceLimit="0.500" physResource="afifo_test/write_side2/write_data&lt;3&gt;/CLK" logResource="afifo_test/write_side2/write_data_0/CK" locationPin="SLICE_X70Y45.CLK" clockNet="CLK1"/></twPinLimitRpt></twConst><twConst anchorID="43" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;gen/clkgen2/CLK_OBUF&quot; derived from  NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 1.25 to 12.500 nS   </twConstName><twItemCnt>129344</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6064</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.992</twMinPer></twConstHead><twPathRptBanner iPaths="1800" iCriticalPaths="0" sType="EndPoint">Paths for end point afifo_test/read_side2/sum_63 (SLICE_X60Y60.CIN), 1800 paths
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.754</twSlack><twSrc BELType="FF">afifo_test/AFIFO2/mem_FF_768</twSrc><twDest BELType="FF">afifo_test/read_side2/sum_63</twDest><twTotPathDel>4.462</twTotPathDel><twClkSkew dest = "-2.463" src = "-1.734">0.729</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.278" fPhaseErr="0.161" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO2/mem_FF_768</twSrc><twDest BELType='FF'>afifo_test/read_side2/sum_63</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X69Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">CLK1</twSrcClk><twPathDel><twSite>SLICE_X69Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_771</twComp><twBEL>afifo_test/AFIFO2/mem_FF_768</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y36.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_768</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>afifo_test/AFIFO2/inst_LPM_MUX_3_f7</twComp><twBEL>afifo_test/AFIFO2/inst_LPM_MUX_4</twBEL><twBEL>afifo_test/AFIFO2/inst_LPM_MUX_3_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>afifo_test/AFIFO2/inst_LPM_MUX_3_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y45.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>afifo_test/read_side2/sum&lt;3&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_lut&lt;0&gt;</twBEL><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;7&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;11&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;15&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;19&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;23&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;27&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;31&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;35&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;35&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;39&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;39&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;43&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;43&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;47&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;47&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;51&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;51&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;55&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;55&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;59&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;59&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y60.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.160</twDelInfo><twComp>afifo_test/read_side2/sum&lt;63&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_xor&lt;63&gt;</twBEL><twBEL>afifo_test/read_side2/sum_63</twBEL></twPathDel><twLogDel>2.923</twLogDel><twRouteDel>1.539</twRouteDel><twTotDel>4.462</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CLK2</twDestClk><twPctLog>65.5</twPctLog><twPctRoute>34.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.837</twSlack><twSrc BELType="FF">afifo_test/AFIFO2/mem_FF_833</twSrc><twDest BELType="FF">afifo_test/read_side2/sum_63</twDest><twTotPathDel>4.377</twTotPathDel><twClkSkew dest = "-2.463" src = "-1.732">0.731</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.278" fPhaseErr="0.161" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO2/mem_FF_833</twSrc><twDest BELType='FF'>afifo_test/read_side2/sum_63</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X66Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">CLK1</twSrcClk><twPathDel><twSite>SLICE_X66Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_834</twComp><twBEL>afifo_test/AFIFO2/mem_FF_833</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y35.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_833</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y35.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>afifo_test/AFIFO2/inst_LPM_MUX1_3_f7</twComp><twBEL>afifo_test/AFIFO2/inst_LPM_MUX1_4</twBEL><twBEL>afifo_test/AFIFO2/inst_LPM_MUX1_3_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y45.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>afifo_test/AFIFO2/inst_LPM_MUX1_3_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y45.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>afifo_test/read_side2/sum&lt;3&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_lut&lt;1&gt;</twBEL><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;7&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;11&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;15&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;19&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;23&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;27&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;31&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;35&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;35&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;39&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;39&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;43&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;43&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;47&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;47&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;51&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;51&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;55&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;55&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;59&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;59&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y60.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.160</twDelInfo><twComp>afifo_test/read_side2/sum&lt;63&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_xor&lt;63&gt;</twBEL><twBEL>afifo_test/read_side2/sum_63</twBEL></twPathDel><twLogDel>2.998</twLogDel><twRouteDel>1.379</twRouteDel><twTotDel>4.377</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CLK2</twDestClk><twPctLog>68.5</twPctLog><twPctRoute>31.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.839</twSlack><twSrc BELType="FF">afifo_test/AFIFO2/mem_FF_896</twSrc><twDest BELType="FF">afifo_test/read_side2/sum_63</twDest><twTotPathDel>4.376</twTotPathDel><twClkSkew dest = "-2.463" src = "-1.733">0.730</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.278" fPhaseErr="0.161" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO2/mem_FF_896</twSrc><twDest BELType='FF'>afifo_test/read_side2/sum_63</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X65Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">CLK1</twSrcClk><twPathDel><twSite>SLICE_X65Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_899</twComp><twBEL>afifo_test/AFIFO2/mem_FF_896</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y36.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_896</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>afifo_test/AFIFO2/inst_LPM_MUX_3_f7</twComp><twBEL>afifo_test/AFIFO2/inst_LPM_MUX_4</twBEL><twBEL>afifo_test/AFIFO2/inst_LPM_MUX_3_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>afifo_test/AFIFO2/inst_LPM_MUX_3_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y45.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>afifo_test/read_side2/sum&lt;3&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_lut&lt;0&gt;</twBEL><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;7&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;11&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;15&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;19&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;23&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;27&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;31&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;35&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;35&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;39&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;39&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;43&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;43&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;47&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;47&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;51&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;51&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;55&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;55&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;59&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;59&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y60.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.160</twDelInfo><twComp>afifo_test/read_side2/sum&lt;63&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_xor&lt;63&gt;</twBEL><twBEL>afifo_test/read_side2/sum_63</twBEL></twPathDel><twLogDel>2.923</twLogDel><twRouteDel>1.453</twRouteDel><twTotDel>4.376</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CLK2</twDestClk><twPctLog>66.8</twPctLog><twPctRoute>33.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1800" iCriticalPaths="0" sType="EndPoint">Paths for end point afifo_test/read_side2/sum_61 (SLICE_X60Y60.CIN), 1800 paths
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.758</twSlack><twSrc BELType="FF">afifo_test/AFIFO2/mem_FF_768</twSrc><twDest BELType="FF">afifo_test/read_side2/sum_61</twDest><twTotPathDel>4.458</twTotPathDel><twClkSkew dest = "-2.463" src = "-1.734">0.729</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.278" fPhaseErr="0.161" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO2/mem_FF_768</twSrc><twDest BELType='FF'>afifo_test/read_side2/sum_61</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X69Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">CLK1</twSrcClk><twPathDel><twSite>SLICE_X69Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_771</twComp><twBEL>afifo_test/AFIFO2/mem_FF_768</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y36.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_768</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>afifo_test/AFIFO2/inst_LPM_MUX_3_f7</twComp><twBEL>afifo_test/AFIFO2/inst_LPM_MUX_4</twBEL><twBEL>afifo_test/AFIFO2/inst_LPM_MUX_3_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>afifo_test/AFIFO2/inst_LPM_MUX_3_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y45.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>afifo_test/read_side2/sum&lt;3&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_lut&lt;0&gt;</twBEL><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;7&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;11&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;15&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;19&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;23&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;27&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;31&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;35&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;35&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;39&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;39&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;43&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;43&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;47&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;47&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;51&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;51&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;55&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;55&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;59&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;59&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y60.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>afifo_test/read_side2/sum&lt;63&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_xor&lt;63&gt;</twBEL><twBEL>afifo_test/read_side2/sum_61</twBEL></twPathDel><twLogDel>2.919</twLogDel><twRouteDel>1.539</twRouteDel><twTotDel>4.458</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CLK2</twDestClk><twPctLog>65.5</twPctLog><twPctRoute>34.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.841</twSlack><twSrc BELType="FF">afifo_test/AFIFO2/mem_FF_833</twSrc><twDest BELType="FF">afifo_test/read_side2/sum_61</twDest><twTotPathDel>4.373</twTotPathDel><twClkSkew dest = "-2.463" src = "-1.732">0.731</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.278" fPhaseErr="0.161" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO2/mem_FF_833</twSrc><twDest BELType='FF'>afifo_test/read_side2/sum_61</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X66Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">CLK1</twSrcClk><twPathDel><twSite>SLICE_X66Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_834</twComp><twBEL>afifo_test/AFIFO2/mem_FF_833</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y35.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_833</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y35.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>afifo_test/AFIFO2/inst_LPM_MUX1_3_f7</twComp><twBEL>afifo_test/AFIFO2/inst_LPM_MUX1_4</twBEL><twBEL>afifo_test/AFIFO2/inst_LPM_MUX1_3_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y45.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>afifo_test/AFIFO2/inst_LPM_MUX1_3_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y45.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>afifo_test/read_side2/sum&lt;3&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_lut&lt;1&gt;</twBEL><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;7&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;11&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;15&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;19&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;23&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;27&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;31&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;35&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;35&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;39&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;39&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;43&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;43&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;47&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;47&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;51&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;51&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;55&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;55&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;59&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;59&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y60.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>afifo_test/read_side2/sum&lt;63&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_xor&lt;63&gt;</twBEL><twBEL>afifo_test/read_side2/sum_61</twBEL></twPathDel><twLogDel>2.994</twLogDel><twRouteDel>1.379</twRouteDel><twTotDel>4.373</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CLK2</twDestClk><twPctLog>68.5</twPctLog><twPctRoute>31.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.843</twSlack><twSrc BELType="FF">afifo_test/AFIFO2/mem_FF_896</twSrc><twDest BELType="FF">afifo_test/read_side2/sum_61</twDest><twTotPathDel>4.372</twTotPathDel><twClkSkew dest = "-2.463" src = "-1.733">0.730</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.278" fPhaseErr="0.161" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO2/mem_FF_896</twSrc><twDest BELType='FF'>afifo_test/read_side2/sum_61</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X65Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">CLK1</twSrcClk><twPathDel><twSite>SLICE_X65Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_899</twComp><twBEL>afifo_test/AFIFO2/mem_FF_896</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y36.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_896</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>afifo_test/AFIFO2/inst_LPM_MUX_3_f7</twComp><twBEL>afifo_test/AFIFO2/inst_LPM_MUX_4</twBEL><twBEL>afifo_test/AFIFO2/inst_LPM_MUX_3_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>afifo_test/AFIFO2/inst_LPM_MUX_3_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y45.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>afifo_test/read_side2/sum&lt;3&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_lut&lt;0&gt;</twBEL><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;7&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;11&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;15&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;19&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;23&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;27&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;31&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;35&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;35&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;39&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;39&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;43&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;43&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;47&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;47&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;51&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;51&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;55&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;55&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;59&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;59&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y60.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>afifo_test/read_side2/sum&lt;63&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_xor&lt;63&gt;</twBEL><twBEL>afifo_test/read_side2/sum_61</twBEL></twPathDel><twLogDel>2.919</twLogDel><twRouteDel>1.453</twRouteDel><twTotDel>4.372</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CLK2</twDestClk><twPctLog>66.8</twPctLog><twPctRoute>33.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1800" iCriticalPaths="0" sType="EndPoint">Paths for end point afifo_test/read_side2/sum_62 (SLICE_X60Y60.CIN), 1800 paths
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.816</twSlack><twSrc BELType="FF">afifo_test/AFIFO2/mem_FF_768</twSrc><twDest BELType="FF">afifo_test/read_side2/sum_62</twDest><twTotPathDel>4.400</twTotPathDel><twClkSkew dest = "-2.463" src = "-1.734">0.729</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.278" fPhaseErr="0.161" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO2/mem_FF_768</twSrc><twDest BELType='FF'>afifo_test/read_side2/sum_62</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X69Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">CLK1</twSrcClk><twPathDel><twSite>SLICE_X69Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_771</twComp><twBEL>afifo_test/AFIFO2/mem_FF_768</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y36.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_768</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>afifo_test/AFIFO2/inst_LPM_MUX_3_f7</twComp><twBEL>afifo_test/AFIFO2/inst_LPM_MUX_4</twBEL><twBEL>afifo_test/AFIFO2/inst_LPM_MUX_3_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>afifo_test/AFIFO2/inst_LPM_MUX_3_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y45.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>afifo_test/read_side2/sum&lt;3&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_lut&lt;0&gt;</twBEL><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;7&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;11&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;15&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;19&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;23&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;27&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;31&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;35&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;35&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;39&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;39&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;43&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;43&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;47&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;47&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;51&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;51&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;55&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;55&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;59&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;59&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y60.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side2/sum&lt;63&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_xor&lt;63&gt;</twBEL><twBEL>afifo_test/read_side2/sum_62</twBEL></twPathDel><twLogDel>2.861</twLogDel><twRouteDel>1.539</twRouteDel><twTotDel>4.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CLK2</twDestClk><twPctLog>65.0</twPctLog><twPctRoute>35.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.899</twSlack><twSrc BELType="FF">afifo_test/AFIFO2/mem_FF_833</twSrc><twDest BELType="FF">afifo_test/read_side2/sum_62</twDest><twTotPathDel>4.315</twTotPathDel><twClkSkew dest = "-2.463" src = "-1.732">0.731</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.278" fPhaseErr="0.161" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO2/mem_FF_833</twSrc><twDest BELType='FF'>afifo_test/read_side2/sum_62</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X66Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">CLK1</twSrcClk><twPathDel><twSite>SLICE_X66Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_834</twComp><twBEL>afifo_test/AFIFO2/mem_FF_833</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y35.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_833</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y35.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>afifo_test/AFIFO2/inst_LPM_MUX1_3_f7</twComp><twBEL>afifo_test/AFIFO2/inst_LPM_MUX1_4</twBEL><twBEL>afifo_test/AFIFO2/inst_LPM_MUX1_3_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y45.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>afifo_test/AFIFO2/inst_LPM_MUX1_3_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y45.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>afifo_test/read_side2/sum&lt;3&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_lut&lt;1&gt;</twBEL><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;7&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;11&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;15&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;19&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;23&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;27&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;31&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;35&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;35&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;39&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;39&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;43&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;43&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;47&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;47&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;51&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;51&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;55&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;55&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;59&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;59&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y60.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side2/sum&lt;63&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_xor&lt;63&gt;</twBEL><twBEL>afifo_test/read_side2/sum_62</twBEL></twPathDel><twLogDel>2.936</twLogDel><twRouteDel>1.379</twRouteDel><twTotDel>4.315</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CLK2</twDestClk><twPctLog>68.0</twPctLog><twPctRoute>32.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.901</twSlack><twSrc BELType="FF">afifo_test/AFIFO2/mem_FF_896</twSrc><twDest BELType="FF">afifo_test/read_side2/sum_62</twDest><twTotPathDel>4.314</twTotPathDel><twClkSkew dest = "-2.463" src = "-1.733">0.730</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.278" fPhaseErr="0.161" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO2/mem_FF_896</twSrc><twDest BELType='FF'>afifo_test/read_side2/sum_62</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X65Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">CLK1</twSrcClk><twPathDel><twSite>SLICE_X65Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_899</twComp><twBEL>afifo_test/AFIFO2/mem_FF_896</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y36.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>afifo_test/AFIFO2/mem_ff_896</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>afifo_test/AFIFO2/inst_LPM_MUX_3_f7</twComp><twBEL>afifo_test/AFIFO2/inst_LPM_MUX_4</twBEL><twBEL>afifo_test/AFIFO2/inst_LPM_MUX_3_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>afifo_test/AFIFO2/inst_LPM_MUX_3_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y45.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>afifo_test/read_side2/sum&lt;3&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_lut&lt;0&gt;</twBEL><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;7&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;11&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;15&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;19&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;23&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;27&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;31&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;35&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;35&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;39&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;39&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;43&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;43&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;47&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;47&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;51&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;51&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;55&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;55&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>afifo_test/read_side2/sum&lt;59&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_cy&lt;59&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side2/Maccum_sum_cy&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y60.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side2/sum&lt;63&gt;</twComp><twBEL>afifo_test/read_side2/Maccum_sum_xor&lt;63&gt;</twBEL><twBEL>afifo_test/read_side2/sum_62</twBEL></twPathDel><twLogDel>2.861</twLogDel><twRouteDel>1.453</twRouteDel><twTotDel>4.314</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CLK2</twDestClk><twPctLog>66.3</twPctLog><twPctRoute>33.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;gen/clkgen2/CLK_OBUF&quot; derived from
 NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;
 multiplied by 1.25 to 12.500 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point afifo_test/AFIFO1/mem_FF_404 (SLICE_X31Y47.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.024</twSlack><twSrc BELType="FF">afifo_test/write_side1/write_data_20</twSrc><twDest BELType="FF">afifo_test/AFIFO1/mem_FF_404</twDest><twTotPathDel>0.360</twTotPathDel><twClkSkew dest = "0.856" src = "0.520">-0.336</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>afifo_test/write_side1/write_data_20</twSrc><twDest BELType='FF'>afifo_test/AFIFO1/mem_FF_404</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CLK2</twSrcClk><twPathDel><twSite>SLICE_X33Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>afifo_test/write_side1/write_data&lt;23&gt;</twComp><twBEL>afifo_test/write_side1/write_data_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y47.C5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twFalling">0.275</twDelInfo><twComp>afifo_test/write_side1/write_data&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y47.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.056</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_407</twComp><twBEL>afifo_test/AFIFO1/mem_DATAEQN_4041</twBEL><twBEL>afifo_test/AFIFO1/mem_FF_404</twBEL></twPathDel><twLogDel>0.085</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.360</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CLK2</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point afifo_test/AFIFO1/mem_FF_596 (SLICE_X38Y49.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.024</twSlack><twSrc BELType="FF">afifo_test/write_side1/write_data_20</twSrc><twDest BELType="FF">afifo_test/AFIFO1/mem_FF_596</twDest><twTotPathDel>0.358</twTotPathDel><twClkSkew dest = "0.854" src = "0.520">-0.334</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>afifo_test/write_side1/write_data_20</twSrc><twDest BELType='FF'>afifo_test/AFIFO1/mem_FF_596</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CLK2</twSrcClk><twPathDel><twSite>SLICE_X33Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>afifo_test/write_side1/write_data&lt;23&gt;</twComp><twBEL>afifo_test/write_side1/write_data_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y49.C5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twFalling">0.299</twDelInfo><twComp>afifo_test/write_side1/write_data&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_599</twComp><twBEL>afifo_test/AFIFO1/mem_DATAEQN_5961</twBEL><twBEL>afifo_test/AFIFO1/mem_FF_596</twBEL></twPathDel><twLogDel>0.059</twLogDel><twRouteDel>0.299</twRouteDel><twTotDel>0.358</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CLK2</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point afifo_test/AFIFO1/mem_FF_159 (SLICE_X30Y49.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.026</twSlack><twSrc BELType="FF">afifo_test/write_side1/write_data_31</twSrc><twDest BELType="FF">afifo_test/AFIFO1/mem_FF_159</twDest><twTotPathDel>0.362</twTotPathDel><twClkSkew dest = "0.856" src = "0.520">-0.336</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>afifo_test/write_side1/write_data_31</twSrc><twDest BELType='FF'>afifo_test/AFIFO1/mem_FF_159</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CLK2</twSrcClk><twPathDel><twSite>SLICE_X33Y52.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>afifo_test/write_side1/write_data&lt;31&gt;</twComp><twBEL>afifo_test/write_side1/write_data_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y49.D3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twFalling">0.297</twDelInfo><twComp>afifo_test/write_side1/write_data&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_159</twComp><twBEL>afifo_test/AFIFO1/mem_DATAEQN_1591</twBEL><twBEL>afifo_test/AFIFO1/mem_FF_159</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.297</twRouteDel><twTotDel>0.362</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CLK2</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="68"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;gen/clkgen2/CLK_OBUF&quot; derived from
 NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;
 multiplied by 1.25 to 12.500 nS  
</twPinLimitBanner><twPinLimit anchorID="69" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="10.908" period="12.500" constraintValue="12.500" deviceLimit="1.592" freqLimit="628.141" physResource="gen/clkgen2/obuf/I0" logResource="gen/clkgen2/obuf/I0" locationPin="BUFGCTRL_X0Y30.I0" clockNet="gen/clkgen2/CLK_OBUF"/><twPinLimit anchorID="70" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="11.251" period="12.500" constraintValue="12.500" deviceLimit="1.249" freqLimit="800.641" physResource="gen/clkgen2/dcm/CLKOUT0" logResource="gen/clkgen2/dcm/CLKOUT0" locationPin="MMCME2_ADV_X1Y2.CLKOUT0" clockNet="gen/clkgen2/CLK_OBUF"/><twPinLimit anchorID="71" type="MINLOWPULSE" name="Tcl" slack="11.500" period="12.500" constraintValue="6.250" deviceLimit="0.500" physResource="afifo_test/write_side1/write_data&lt;15&gt;/CLK" logResource="afifo_test/write_side1/write_data_12/CK" locationPin="SLICE_X33Y48.CLK" clockNet="CLK2"/></twPinLimitRpt></twConst><twConst anchorID="72" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;gen/clkgen1/CLK0&quot; derived from  NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 nS  HIGH 5 nS  </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.592</twMinPer></twConstHead><twPinLimitRpt anchorID="73"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;gen/clkgen1/CLK0&quot; derived from
 NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 
</twPinLimitBanner><twPinLimit anchorID="74" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="8.408" period="10.000" constraintValue="10.000" deviceLimit="1.592" freqLimit="628.141" physResource="gen/clkgen1/fbuf/I0" logResource="gen/clkgen1/fbuf/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="gen/clkgen1/CLK0"/><twPinLimit anchorID="75" type="MINPERIOD" name="Tmmcmper_CLKFBOUT(Foutmax)" slack="8.751" period="10.000" constraintValue="10.000" deviceLimit="1.249" freqLimit="800.641" physResource="gen/clkgen1/dcm/CLKFBOUT" logResource="gen/clkgen1/dcm/CLKFBOUT" locationPin="MMCME2_ADV_X1Y1.CLKFBOUT" clockNet="gen/clkgen1/CLK0"/><twPinLimit anchorID="76" type="MAXPERIOD" name="Tmmcmper_CLKFBOUT(Foutmin)" slack="203.360" period="10.000" constraintValue="10.000" deviceLimit="213.360" freqLimit="4.687" physResource="gen/clkgen1/dcm/CLKFBOUT" logResource="gen/clkgen1/dcm/CLKFBOUT" locationPin="MMCME2_ADV_X1Y1.CLKFBOUT" clockNet="gen/clkgen1/CLK0"/></twPinLimitRpt></twConst><twConst anchorID="77" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;gen/clkgen2/CLK0&quot; derived from  NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 nS  HIGH 5 nS  </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.592</twMinPer></twConstHead><twPinLimitRpt anchorID="78"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;gen/clkgen2/CLK0&quot; derived from
 NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 
</twPinLimitBanner><twPinLimit anchorID="79" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="8.408" period="10.000" constraintValue="10.000" deviceLimit="1.592" freqLimit="628.141" physResource="gen/clkgen2/fbuf/I0" logResource="gen/clkgen2/fbuf/I0" locationPin="BUFGCTRL_X0Y31.I0" clockNet="gen/clkgen2/CLK0"/><twPinLimit anchorID="80" type="MINPERIOD" name="Tmmcmper_CLKFBOUT(Foutmax)" slack="8.751" period="10.000" constraintValue="10.000" deviceLimit="1.249" freqLimit="800.641" physResource="gen/clkgen2/dcm/CLKFBOUT" logResource="gen/clkgen2/dcm/CLKFBOUT" locationPin="MMCME2_ADV_X1Y2.CLKFBOUT" clockNet="gen/clkgen2/CLK0"/><twPinLimit anchorID="81" type="MAXPERIOD" name="Tmmcmper_CLKFBOUT(Foutmin)" slack="203.360" period="10.000" constraintValue="10.000" deviceLimit="213.360" freqLimit="4.687" physResource="gen/clkgen2/dcm/CLKFBOUT" logResource="gen/clkgen2/dcm/CLKFBOUT" locationPin="MMCME2_ADV_X1Y2.CLKFBOUT" clockNet="gen/clkgen2/CLK0"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="82"><twConstRollup name="gen/clk_t" fullName="NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="9.918" errors="0" errorRollup="0" items="0" itemsRollup="261719"/><twConstRollup name="gen/clkgen1/CLK_OBUF" fullName="PERIOD analysis for net &quot;gen/clkgen1/CLK_OBUF&quot; derived from  NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;  divided by 1.60 to 6.250 nS   " type="child" depth="1" requirement="6.250" prefType="period" actual="6.199" actualRollup="N/A" errors="0" errorRollup="0" items="132375" itemsRollup="0"/><twConstRollup name="gen/clkgen2/CLK_OBUF" fullName="PERIOD analysis for net &quot;gen/clkgen2/CLK_OBUF&quot; derived from  NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 1.25 to 12.500 nS   " type="child" depth="1" requirement="12.500" prefType="period" actual="10.992" actualRollup="N/A" errors="0" errorRollup="0" items="129344" itemsRollup="0"/><twConstRollup name="gen/clkgen1/CLK0" fullName="PERIOD analysis for net &quot;gen/clkgen1/CLK0&quot; derived from  NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 nS  HIGH 5 nS  " type="child" depth="1" requirement="10.000" prefType="period" actual="1.592" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="gen/clkgen2/CLK0" fullName="PERIOD analysis for net &quot;gen/clkgen2/CLK0&quot; derived from  NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 nS  HIGH 5 nS  " type="child" depth="1" requirement="10.000" prefType="period" actual="1.592" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="83">0</twUnmetConstCnt><twDataSheet anchorID="84" twNameLen="15"><twClk2SUList anchorID="85" twDestWidth="6"><twDest>CLK_IN</twDest><twClk2SU><twSrc>CLK_IN</twSrc><twRiseRise>7.652</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="86"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>261719</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>13134</twConnCnt></twConstCov><twStats anchorID="87"><twMinPer>10.992</twMinPer><twFootnote number="1" /><twMaxFreq>90.975</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>WED 12 NOV 21:17:18 2014 </twTimestamp></twFoot><twClientInfo anchorID="88"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 639 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
