<?xml version="1.0" encoding="UTF-8" standalone="no" ?><TCML xmlns="tcml"><Scenario Id="Primary"/><Scenario Id="place_and_route"><clock Id="7"><name>SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</name><period>20</period><waveform>0 10</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT }]</orig_string><macro><type>PIN</type><pattern>SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</pattern></macro></source><comment/><origin><file>C:/Users/Mike Klopfer/Documents/GitHub/Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign/FCBBaseDesign/designer/SF2_MSS_sys/place_route.sdc</file><line>7</line></origin></clock><generated_clock Id="8"><name>SF2_MSS_sys_sb_0/CCC_0/GL0</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { SF2_MSS_sys_sb_0/CCC_0/CCC_INST/GL0 }]</orig_string><macro><type>PIN</type><pattern>SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { SF2_MSS_sys_sb_0/CCC_0/CCC_INST/RCOSC_25_50MHZ }]</orig_string><macro><type>PIN</type><pattern>SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ</pattern></macro></master><mult_factor>7</mult_factor><div_factor>5</div_factor><comment/><origin><file>C:/Users/Mike Klopfer/Documents/GitHub/Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign/FCBBaseDesign/designer/SF2_MSS_sys/place_route.sdc</file><line>8</line></origin></generated_clock><generated_clock Id="9"><name>SF2_MSS_sys_sb_0/CCC_0/GL1</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { SF2_MSS_sys_sb_0/CCC_0/CCC_INST/GL1 }]</orig_string><macro><type>PIN</type><pattern>SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { SF2_MSS_sys_sb_0/CCC_0/CCC_INST/RCOSC_25_50MHZ }]</orig_string><macro><type>PIN</type><pattern>SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ</pattern></macro></master><mult_factor>7</mult_factor><div_factor>350</div_factor><comment/><origin><file>C:/Users/Mike Klopfer/Documents/GitHub/Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign/FCBBaseDesign/designer/SF2_MSS_sys/place_route.sdc</file><line>9</line></origin></generated_clock></Scenario><Scenario Id="timing_analysis"><clock Id="4"><name>SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</name><period>20</period><waveform>0 10</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT }]</orig_string><macro><type>PIN</type><pattern>SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</pattern></macro></source><comment/><origin><file>D:/Microsemiprj/UC_Irvine/NewProject/PWM_8ch_16b_Creative/designer/SF2_MSS_sys/timing_analysis.sdc</file><line>7</line></origin></clock><generated_clock Id="5"><name>SF2_MSS_sys_sb_0/CCC_0/GL0</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { SF2_MSS_sys_sb_0/CCC_0/CCC_INST/GL0 }]</orig_string><macro><type>PIN</type><pattern>SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { SF2_MSS_sys_sb_0/CCC_0/CCC_INST/RCOSC_25_50MHZ }]</orig_string><macro><type>PIN</type><pattern>SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ</pattern></macro></master><mult_factor>7</mult_factor><div_factor>5</div_factor><comment/><origin><file>D:/Microsemiprj/UC_Irvine/NewProject/PWM_8ch_16b_Creative/designer/SF2_MSS_sys/timing_analysis.sdc</file><line>8</line></origin></generated_clock><generated_clock Id="6"><name>SF2_MSS_sys_sb_0/CCC_0/GL1</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { SF2_MSS_sys_sb_0/CCC_0/CCC_INST/GL1 }]</orig_string><macro><type>PIN</type><pattern>SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { SF2_MSS_sys_sb_0/CCC_0/CCC_INST/RCOSC_25_50MHZ }]</orig_string><macro><type>PIN</type><pattern>SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ</pattern></macro></master><mult_factor>7</mult_factor><div_factor>350</div_factor><comment/><origin><file>D:/Microsemiprj/UC_Irvine/NewProject/PWM_8ch_16b_Creative/designer/SF2_MSS_sys/timing_analysis.sdc</file><line>9</line></origin></generated_clock></Scenario></TCML>