--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/t/u/tugrul/Documents/6.111work/receiversideWorking/final_project.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -1.296(F)|    1.845(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button0     |    5.105(R)|   -3.618(R)|clock_27mhz_in    |   0.000|
button3     |    5.534(R)|   -4.083(R)|clock_27mhz_in    |   0.000|
button_down |    6.519(R)|   -4.937(R)|clock_27mhz_in    |   0.000|
button_enter|    6.256(R)|   -4.126(R)|clock_27mhz_in    |   0.000|
button_up   |    7.768(R)|   -5.754(R)|clock_27mhz_in    |   0.000|
switch<0>   |    9.218(R)|   -6.477(R)|clock_27mhz_in    |   0.000|
------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   14.189(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   13.584(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   18.282(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   18.297(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   15.566(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   17.396(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   15.278(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   15.839(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
Q                 |    9.827(R)|rc/ram_clock      |   0.000|
                  |    9.827(F)|rc/ram_clock      |   0.000|
analyzer1_data<0> |    8.669(R)|clock_27mhz_in    |   0.000|
analyzer3_clock   |   12.828(R)|clock_27mhz_in    |   0.000|
analyzer3_data<0> |    8.797(R)|clock_27mhz_in    |   0.000|
analyzer3_data<1> |    9.186(R)|clock_27mhz_in    |   0.000|
analyzer3_data<2> |    8.600(R)|clock_27mhz_in    |   0.000|
analyzer3_data<3> |    8.402(R)|clock_27mhz_in    |   0.000|
analyzer3_data<4> |   10.410(R)|clock_27mhz_in    |   0.000|
analyzer3_data<5> |    9.857(R)|clock_27mhz_in    |   0.000|
analyzer3_data<6> |    8.849(R)|clock_27mhz_in    |   0.000|
analyzer3_data<7> |    9.207(R)|clock_27mhz_in    |   0.000|
analyzer3_data<8> |   10.379(R)|clock_27mhz_in    |   0.000|
analyzer3_data<9> |    9.457(R)|clock_27mhz_in    |   0.000|
analyzer3_data<10>|    9.962(R)|clock_27mhz_in    |   0.000|
analyzer3_data<11>|   10.679(R)|clock_27mhz_in    |   0.000|
audio_reset_b     |    8.177(R)|clock_27mhz_in    |   0.000|
clock_feedback_out|    8.399(R)|rc/ram_clock      |   0.000|
                  |    8.399(F)|rc/ram_clock      |   0.000|
disp_clock        |    7.183(R)|clock_27mhz_in    |   0.000|
led<0>            |   10.755(R)|clock_27mhz_in    |   0.000|
led<1>            |   10.006(R)|clock_27mhz_in    |   0.000|
led<2>            |   11.079(R)|clock_27mhz_in    |   0.000|
led<3>            |   10.020(R)|clock_27mhz_in    |   0.000|
led<4>            |    9.215(R)|clock_27mhz_in    |   0.000|
led<5>            |    7.582(R)|clock_27mhz_in    |   0.000|
led<6>            |    8.404(R)|clock_27mhz_in    |   0.000|
led<7>            |    6.681(R)|clock_27mhz_in    |   0.000|
ram0_clk          |    8.296(R)|rc/ram_clock      |   0.000|
                  |    8.296(F)|rc/ram_clock      |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    6.997|         |   10.032|    3.701|
clock_27mhz    |    3.271|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.343|         |         |         |
clock_27mhz    |   16.262|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-----------------+---------+
Source Pad     |Destination Pad  |  Delay  |
---------------+-----------------+---------+
ac97_bit_clock |analyzer1_clock  |   17.015|
ac97_sdata_in  |analyzer1_data<2>|   14.667|
---------------+-----------------+---------+


Analysis completed Tue Dec 13 22:11:32 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 376 MB



