[2025-09-18 04:55:15] START suite=qualcomm_srv trace=srv386_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv386_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2644207 heartbeat IPC: 3.782 cumulative IPC: 3.782 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5035530 heartbeat IPC: 4.182 cumulative IPC: 3.972 (Simulation time: 00 hr 01 min 10 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5035530 cumulative IPC: 3.972 (Simulation time: 00 hr 01 min 10 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5035530 cumulative IPC: 3.972 (Simulation time: 00 hr 01 min 10 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 30000005 cycles: 12820608 heartbeat IPC: 1.285 cumulative IPC: 1.285 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 19993325 heartbeat IPC: 1.394 cumulative IPC: 1.337 (Simulation time: 00 hr 03 min 16 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 27111201 heartbeat IPC: 1.405 cumulative IPC: 1.359 (Simulation time: 00 hr 04 min 13 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 60000013 cycles: 34531383 heartbeat IPC: 1.348 cumulative IPC: 1.356 (Simulation time: 00 hr 05 min 16 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 41637508 heartbeat IPC: 1.407 cumulative IPC: 1.366 (Simulation time: 00 hr 06 min 14 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 48751813 heartbeat IPC: 1.406 cumulative IPC: 1.372 (Simulation time: 00 hr 07 min 18 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 56271994 heartbeat IPC: 1.33 cumulative IPC: 1.366 (Simulation time: 00 hr 08 min 25 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 63377779 heartbeat IPC: 1.407 cumulative IPC: 1.371 (Simulation time: 00 hr 09 min 27 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv386_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000019 cycles: 70718617 heartbeat IPC: 1.362 cumulative IPC: 1.37 (Simulation time: 00 hr 10 min 27 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 72894693 cumulative IPC: 1.372 (Simulation time: 00 hr 11 min 31 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 72894693 cumulative IPC: 1.372 (Simulation time: 00 hr 11 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv386_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.372 instructions: 100000000 cycles: 72894693
CPU 0 Branch Prediction Accuracy: 93.77% MPKI: 11.61 Average ROB Occupancy at Mispredict: 33.06
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00286
BRANCH_INDIRECT: 0.4247
BRANCH_CONDITIONAL: 10.97
BRANCH_DIRECT_CALL: 0.00402
BRANCH_INDIRECT_CALL: 0.209
BRANCH_RETURN: 0.00469


====Backend Stall Breakdown====
ROB_STALL: 769154
LQ_STALL: 0
SQ_STALL: 5171


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 204.10728
REPLAY_LOAD: 92.582275
NON_REPLAY_LOAD: 33.59654

== Total ==
ADDR_TRANS: 53272
REPLAY_LOAD: 43884
NON_REPLAY_LOAD: 671998

== Counts ==
ADDR_TRANS: 261
REPLAY_LOAD: 474
NON_REPLAY_LOAD: 20002

cpu0->cpu0_STLB TOTAL        ACCESS:    1797066 HIT:    1790625 MISS:       6441 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1797066 HIT:    1790625 MISS:       6441 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 189.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8021119 HIT:    7517027 MISS:     504092 MSHR_MERGE:       1302
cpu0->cpu0_L2C LOAD         ACCESS:    7337582 HIT:    6907326 MISS:     430256 MSHR_MERGE:         14
cpu0->cpu0_L2C RFO          ACCESS:     180523 HIT:     135260 MISS:      45263 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      25053 HIT:      15706 MISS:       9347 MSHR_MERGE:       1288
cpu0->cpu0_L2C WRITE        ACCESS:     465477 HIT:     457905 MISS:       7572 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      12484 HIT:        830 MISS:      11654 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      16990 ISSUED:      16990 USEFUL:       4576 USELESS:       1860
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.58 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15646671 HIT:    7139714 MISS:    8506957 MSHR_MERGE:    2198830
cpu0->cpu0_L1I LOAD         ACCESS:   15646671 HIT:    7139714 MISS:    8506957 MSHR_MERGE:    2198830
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.89 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27404617 HIT:   25517219 MISS:    1887398 MSHR_MERGE:     656864
cpu0->cpu0_L1D LOAD         ACCESS:   15011358 HIT:   13599896 MISS:    1411462 MSHR_MERGE:     382003
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:      29988 HIT:      21081 MISS:       8907 MSHR_MERGE:        844
cpu0->cpu0_L1D WRITE        ACCESS:   12350177 HIT:   11895679 MISS:     454498 MSHR_MERGE:     273970
cpu0->cpu0_L1D TRANSLATION  ACCESS:      13094 HIT:        563 MISS:      12531 MSHR_MERGE:         47
cpu0->cpu0_L1D PREFETCH REQUESTED:      30627 ISSUED:      29988 USEFUL:       2706 USELESS:       5312
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 24.25 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13026641 HIT:   11043100 MISS:    1983541 MSHR_MERGE:    1026681
cpu0->cpu0_ITLB LOAD         ACCESS:   13026641 HIT:   11043100 MISS:    1983541 MSHR_MERGE:    1026681
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.098 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25819290 HIT:   24633752 MISS:    1185538 MSHR_MERGE:     345331
cpu0->cpu0_DTLB LOAD         ACCESS:   25819290 HIT:   24633752 MISS:    1185538 MSHR_MERGE:     345331
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.341 cycles
cpu0->LLC TOTAL        ACCESS:     690654 HIT:     635497 MISS:      55157 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     430242 HIT:     392977 MISS:      37265 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      45263 HIT:      35327 MISS:       9936 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:       8059 HIT:       4919 MISS:       3140 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     195436 HIT:     195282 MISS:        154 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11654 HIT:       6992 MISS:       4662 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 88.67 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1456
  ROW_BUFFER_MISS:      53542
  AVG DBUS CONGESTED CYCLE: 6.414
Channel 0 WQ ROW_BUFFER_HIT:       2812
  ROW_BUFFER_MISS:      20463
  FULL:          0
Channel 0 REFRESHES ISSUED:       6075

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       640054       287539        82259         8505
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           31          548          269
  STLB miss resolved @ L2C                0           12          125          961          284
  STLB miss resolved @ LLC                0           72          361         5487          855
  STLB miss resolved @ MEM                0            4          232         3406         2299

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             149911        49184      1441040        45018         2214
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1            4          170           81
  STLB miss resolved @ L2C                0            0            2          158          146
  STLB miss resolved @ LLC                0           61           50          854          312
  STLB miss resolved @ MEM                0            2           35          753          667
[2025-09-18 05:06:47] END   suite=qualcomm_srv trace=srv386_ap (rc=0)
