{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511332665124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511332665130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 01:37:44 2017 " "Processing started: Wed Nov 22 01:37:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511332665130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511332665130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project2 -c Project2 " "Command: quartus_sta Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511332665130 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1511332665182 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV " "Ignored assignments for entity \"DE0_CV\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511332665717 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511332665717 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511332665717 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511332665717 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511332665717 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511332665717 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511332665717 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511332665717 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511332665717 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511332665717 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511332665717 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511332665717 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511332665717 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511332665717 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511332665717 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511332665717 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511332665717 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511332665717 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511332665717 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511332665717 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511332665717 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511332665717 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511332665717 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1511332665717 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1511332665790 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1511332665821 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1511332665821 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1511332666765 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511332666771 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511332666771 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511332666771 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511332666771 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511332666771 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511332666771 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511332666771 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511332666771 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 30 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 30 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511332666771 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511332666771 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511332666784 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511332666784 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511332666784 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1511332666784 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1511332666791 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1511332666791 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332666792 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332666792 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332666792 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332666792 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332666792 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332666792 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332666792 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332666792 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332666792 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1511332666794 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1511332666806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 139.878 " "Worst-case setup slack is 139.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  139.878         0.000 Clock10  " "  139.878         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  194.847         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  194.847         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511332667006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.296 " "Worst-case hold slack is 0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.296         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   56.065         0.000 Clock10  " "   56.065         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511332667048 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511332667054 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511332667060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.333 " "Worst-case minimum pulse width slack is 8.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.731         0.000 Clock10  " "   49.731         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  248.632         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  248.632         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511332667066 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 139.878 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 139.878" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 139.878  " "Path #1: Setup slack is 139.878 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : UiController:uiController\|SevenSeg:ss4\|dOut\[3\]~3_OTERM9 " "From Node    : UiController:uiController\|SevenSeg:ss4\|dOut\[3\]~3_OTERM9" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX3\[3\] " "To Node      : HEX3\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.870      2.870  F        clock network delay " "   252.870      2.870  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.870      0.000     uTco  UiController:uiController\|SevenSeg:ss4\|dOut\[3\]~3_OTERM9 " "   252.870      0.000     uTco  UiController:uiController\|SevenSeg:ss4\|dOut\[3\]~3_OTERM9" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss4|dOut[3]~3_OTERM9 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.870      0.000 FF  CELL  uiController\|ss4\|dOut\[3\]~3_NEW_REG8\|q " "   252.870      0.000 FF  CELL  uiController\|ss4\|dOut\[3\]~3_NEW_REG8\|q" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss4|dOut[3]~3_OTERM9 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   256.674      3.804 FF    IC  HEX3\[3\]~output\|i " "   256.674      3.804 FF    IC  HEX3\[3\]~output\|i" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[3]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 17 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   260.022      3.348 FF  CELL  HEX3\[3\]~output\|o " "   260.022      3.348 FF  CELL  HEX3\[3\]~output\|o" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[3]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 17 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   260.022      0.000 FF  CELL  HEX3\[3\] " "   260.022      0.000 FF  CELL  HEX3\[3\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 17 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000    300.000           latch edge time " "   300.000    300.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000  R        clock network delay " "   300.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   299.900     -0.100           clock uncertainty " "   299.900     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   399.900    100.000  F  oExt  HEX3\[3\] " "   399.900    100.000  F  oExt  HEX3\[3\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 17 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   260.022 " "Data Arrival Time  :   260.022" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   399.900 " "Data Required Time :   399.900" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   139.878  " "Slack              :   139.878 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667103 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 194.847 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 194.847" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667144 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667144 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 194.847  " "Path #1: Setup slack is 194.847 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : SW\[7\] " "From Node    : SW\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : UiController:uiController\|Debouncer:switchDebouncers\[7\]\|counter:count\|count\[4\] " "To Node      : UiController:uiController\|Debouncer:switchDebouncers\[7\]\|counter:count\|count\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000    400.000           launch edge time " "   400.000    400.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000      0.000  R        clock network delay " "   400.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000   -100.000  F  iExt  SW\[7\] " "   300.000   -100.000  F  iExt  SW\[7\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000 FF    IC  SW\[7\]~input\|i " "   300.000      0.000 FF    IC  SW\[7\]~input\|i" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.928      0.928 FF  CELL  SW\[7\]~input\|o " "   300.928      0.928 FF  CELL  SW\[7\]~input\|o" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   304.261      3.333 FF    IC  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~0\|datac " "   304.261      3.333 FF    IC  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~0\|datac" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[5]~0 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   304.767      0.506 FF  CELL  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~0\|combout " "   304.767      0.506 FF  CELL  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~0\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[5]~0 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   305.080      0.313 FF    IC  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~1\|dataf " "   305.080      0.313 FF    IC  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~1\|dataf" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[5]~1 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   305.172      0.092 FR  CELL  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~1\|combout " "   305.172      0.092 FR  CELL  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~1\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[5]~1 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   305.874      0.702 RR    IC  uiController\|switchDebouncers\[7\]\|count\|count\[4\]\|sclr " "   305.874      0.702 RR    IC  uiController\|switchDebouncers\[7\]\|count\|count\[4\]\|sclr" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[4] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   306.667      0.793 RF  CELL  UiController:uiController\|Debouncer:switchDebouncers\[7\]\|counter:count\|count\[4\] " "   306.667      0.793 RF  CELL  UiController:uiController\|Debouncer:switchDebouncers\[7\]\|counter:count\|count\[4\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[4] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.000    500.000           latch edge time " "   500.000    500.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.614      1.614  R        clock network delay " "   501.614      1.614  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.514     -0.100           clock uncertainty " "   501.514     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.514      0.000     uTsu  UiController:uiController\|Debouncer:switchDebouncers\[7\]\|counter:count\|count\[4\] " "   501.514      0.000     uTsu  UiController:uiController\|Debouncer:switchDebouncers\[7\]\|counter:count\|count\[4\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[4] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   306.667 " "Data Arrival Time  :   306.667" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   501.514 " "Data Required Time :   501.514" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   194.847  " "Slack              :   194.847 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667145 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.296 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.296" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.296  " "Path #1: Hold slack is 0.296 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : SW\[3\] " "From Node    : SW\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : UiController:uiController\|Debouncer:switchDebouncers\[3\]\|stableState " "To Node      : UiController:uiController\|Debouncer:switchDebouncers\[3\]\|stableState" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  iExt  SW\[3\] " "     0.000      0.000  R  iExt  SW\[3\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  SW\[3\]~input\|i " "     0.000      0.000 RR    IC  SW\[3\]~input\|i" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.555      0.555 RR  CELL  SW\[3\]~input\|o " "     0.555      0.555 RR  CELL  SW\[3\]~input\|o" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.832      2.277 RR    IC  uiController\|switchDebouncers\[3\]\|stableState~0\|dataa " "     2.832      2.277 RR    IC  uiController\|switchDebouncers\[3\]\|stableState~0\|dataa" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[3]|stableState~0 } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.290      0.458 RR  CELL  uiController\|switchDebouncers\[3\]\|stableState~0\|combout " "     3.290      0.458 RR  CELL  uiController\|switchDebouncers\[3\]\|stableState~0\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[3]|stableState~0 } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.290      0.000 RR    IC  uiController\|switchDebouncers\[3\]\|stableState\|d " "     3.290      0.000 RR    IC  uiController\|switchDebouncers\[3\]\|stableState\|d" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[3]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.358      0.068 RR  CELL  UiController:uiController\|Debouncer:switchDebouncers\[3\]\|stableState " "     3.358      0.068 RR  CELL  UiController:uiController\|Debouncer:switchDebouncers\[3\]\|stableState" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[3]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.962      2.962  R        clock network delay " "     2.962      2.962  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.062      0.100           clock uncertainty " "     3.062      0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.062      0.000      uTh  UiController:uiController\|Debouncer:switchDebouncers\[3\]\|stableState " "     3.062      0.000      uTh  UiController:uiController\|Debouncer:switchDebouncers\[3\]\|stableState" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[3]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.358 " "Data Arrival Time  :     3.358" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.062 " "Data Required Time :     3.062" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.296  " "Slack              :     0.296 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667188 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 56.065 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 56.065" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 56.065  " "Path #1: Hold slack is 56.065 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : UiController:uiController\|SevenSeg:ss3\|dOut\[1\]~1_OTERM19 " "From Node    : UiController:uiController\|SevenSeg:ss3\|dOut\[1\]~1_OTERM19" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX2\[1\] " "To Node      : HEX2\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   251.295      1.295  F        clock network delay " "   251.295      1.295  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   251.295      0.000     uTco  UiController:uiController\|SevenSeg:ss3\|dOut\[1\]~1_OTERM19 " "   251.295      0.000     uTco  UiController:uiController\|SevenSeg:ss3\|dOut\[1\]~1_OTERM19" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss3|dOut[1]~1_OTERM19 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   251.295      0.000 RR  CELL  uiController\|ss3\|dOut\[1\]~1_NEW_REG18\|q " "   251.295      0.000 RR  CELL  uiController\|ss3\|dOut\[1\]~1_NEW_REG18\|q" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss3|dOut[1]~1_OTERM19 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.848      1.553 RR    IC  HEX2\[1\]~output\|i " "   252.848      1.553 RR    IC  HEX2\[1\]~output\|i" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   256.165      3.317 RR  CELL  HEX2\[1\]~output\|o " "   256.165      3.317 RR  CELL  HEX2\[1\]~output\|o" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   256.165      0.000 RR  CELL  HEX2\[1\] " "   256.165      0.000 RR  CELL  HEX2\[1\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000    200.000           latch edge time " "   200.000    200.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000      0.000  R        clock network delay " "   200.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.100      0.100           clock uncertainty " "   200.100      0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.100      0.000  R  oExt  HEX2\[1\] " "   200.100      0.000  R  oExt  HEX2\[1\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   256.165 " "Data Arrival Time  :   256.165" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   200.100 " "Data Required Time :   200.100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    56.065  " "Slack              :    56.065 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667191 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667193 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667193 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667193 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667193 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 8.333  " "Path #1: slack is 8.333 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.746      0.746 RR  CELL  CLOCK_50~input\|o " "     0.746      0.746 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.559      0.813 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     1.559      0.813 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.892      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     1.892      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.892      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     1.892      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.465     -4.357 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -2.465     -4.357 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.465      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -2.465      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.727      1.738 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.727      1.738 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      8.333           launch edge time " "     8.333      8.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           source latency " "     8.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           CLOCK_50 " "     8.333      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000 RR    IC  CLOCK_50~input\|i " "     8.333      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.079      0.746 RR  CELL  CLOCK_50~input\|o " "     9.079      0.746 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.849      0.770 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     9.849      0.770 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.159      0.310 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "    10.159      0.310 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.159      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "    10.159      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.063     -5.096 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "     5.063     -5.096 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.063      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "     5.063      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.533      1.470 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "     6.533      1.470 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.606      1.073           clock pessimism " "     7.606      1.073           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     8.333 " "Actual Width     :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     8.333 " "Slack            :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667194 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.731 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.731" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.731  " "Path #1: slack is 49.731 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50~input\|o " "Node             : CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000 FF    IC  CLOCK_50~input\|i " "    50.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.015      1.015 FF  CELL  CLOCK_50~input\|o " "    51.015      1.015 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLOCK_50 " "   100.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000 RR    IC  CLOCK_50~input\|i " "   100.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.746      0.746 RR  CELL  CLOCK_50~input\|o " "   100.746      0.746 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    49.731 " "Actual Width     :    49.731" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.731 " "Slack            :    49.731" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667196 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.632 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.632" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 248.632  " "Path #1: slack is 248.632 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10 " "Node             : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.746      0.746 RR  CELL  CLOCK_50~input\|o " "     0.746      0.746 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.559      0.813 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     1.559      0.813 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.892      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     1.892      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.892      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     1.892      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.465     -4.357 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -2.465     -4.357 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.465      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -2.465      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.727      1.738 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.727      1.738 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.355      1.082 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "     0.355      1.082 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.665      0.310 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "     0.665      0.310 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.394      1.729 RR    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "     2.394      1.729 RR    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.899      0.505 RF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10 " "     2.899      0.505 RF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           source latency " "   250.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           CLOCK_50 " "   250.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000 RR    IC  CLOCK_50~input\|i " "   250.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.746      0.746 RR  CELL  CLOCK_50~input\|o " "   250.746      0.746 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.516      0.770 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "   251.516      0.770 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.826      0.310 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "   251.826      0.310 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.826      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "   251.826      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   246.730     -5.096 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   246.730     -5.096 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   246.730      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "   246.730      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.200      1.470 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   248.200      1.470 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.151      0.951 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "   249.151      0.951 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.442      0.291 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "   249.442      0.291 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.906      1.464 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "   250.906      1.464 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.283      0.377 FR  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10 " "   251.283      0.377 FR  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   252.621      1.338           clock pessimism " "   252.621      1.338           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.090 " "Required Width   :     1.090" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   249.722 " "Actual Width     :   249.722" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   248.632 " "Slack            :   248.632" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332667198 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1511332667200 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1511332667245 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1511332672285 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672435 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672435 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672435 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1511332672435 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672435 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672436 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672436 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672436 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672436 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672436 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672436 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672436 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672436 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 140.430 " "Worst-case setup slack is 140.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  140.430         0.000 Clock10  " "  140.430         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  191.341         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  191.341         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511332672555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.314 " "Worst-case hold slack is 0.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.314         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.733         0.000 Clock10  " "   55.733         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511332672596 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511332672603 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511332672609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.333 " "Worst-case minimum pulse width slack is 8.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.741         0.000 Clock10  " "   49.741         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  248.568         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  248.568         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511332672616 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 140.430 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 140.430" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672645 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672645 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 140.430  " "Path #1: Setup slack is 140.430 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : UiController:uiController\|SevenSeg:ss4\|dOut\[3\]~3_OTERM9 " "From Node    : UiController:uiController\|SevenSeg:ss4\|dOut\[3\]~3_OTERM9" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX3\[3\] " "To Node      : HEX3\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.733      2.733  F        clock network delay " "   252.733      2.733  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.733      0.000     uTco  UiController:uiController\|SevenSeg:ss4\|dOut\[3\]~3_OTERM9 " "   252.733      0.000     uTco  UiController:uiController\|SevenSeg:ss4\|dOut\[3\]~3_OTERM9" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss4|dOut[3]~3_OTERM9 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.733      0.000 FF  CELL  uiController\|ss4\|dOut\[3\]~3_NEW_REG8\|q " "   252.733      0.000 FF  CELL  uiController\|ss4\|dOut\[3\]~3_NEW_REG8\|q" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss4|dOut[3]~3_OTERM9 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   256.342      3.609 FF    IC  HEX3\[3\]~output\|i " "   256.342      3.609 FF    IC  HEX3\[3\]~output\|i" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[3]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 17 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   259.470      3.128 FF  CELL  HEX3\[3\]~output\|o " "   259.470      3.128 FF  CELL  HEX3\[3\]~output\|o" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[3]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 17 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   259.470      0.000 FF  CELL  HEX3\[3\] " "   259.470      0.000 FF  CELL  HEX3\[3\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 17 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000    300.000           latch edge time " "   300.000    300.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000  R        clock network delay " "   300.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   299.900     -0.100           clock uncertainty " "   299.900     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   399.900    100.000  F  oExt  HEX3\[3\] " "   399.900    100.000  F  oExt  HEX3\[3\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 17 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   259.470 " "Data Arrival Time  :   259.470" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   399.900 " "Data Required Time :   399.900" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   140.430  " "Slack              :   140.430 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672646 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 191.341 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 191.341" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672687 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672687 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 191.341  " "Path #1: Setup slack is 191.341 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : SW\[7\] " "From Node    : SW\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : UiController:uiController\|Debouncer:switchDebouncers\[7\]\|counter:count\|count\[4\] " "To Node      : UiController:uiController\|Debouncer:switchDebouncers\[7\]\|counter:count\|count\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000    400.000           launch edge time " "   400.000    400.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000      0.000  R        clock network delay " "   400.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000   -100.000  F  iExt  SW\[7\] " "   300.000   -100.000  F  iExt  SW\[7\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000 FF    IC  SW\[7\]~input\|i " "   300.000      0.000 FF    IC  SW\[7\]~input\|i" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   304.539      4.539 FF  CELL  SW\[7\]~input\|o " "   304.539      4.539 FF  CELL  SW\[7\]~input\|o" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   307.807      3.268 FF    IC  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~0\|datac " "   307.807      3.268 FF    IC  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~0\|datac" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[5]~0 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   308.387      0.580 FF  CELL  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~0\|combout " "   308.387      0.580 FF  CELL  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~0\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[5]~0 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   308.667      0.280 FF    IC  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~1\|dataf " "   308.667      0.280 FF    IC  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~1\|dataf" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[5]~1 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   308.768      0.101 FR  CELL  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~1\|combout " "   308.768      0.101 FR  CELL  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~1\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[5]~1 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   309.371      0.603 RR    IC  uiController\|switchDebouncers\[7\]\|count\|count\[4\]\|sclr " "   309.371      0.603 RR    IC  uiController\|switchDebouncers\[7\]\|count\|count\[4\]\|sclr" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[4] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   310.183      0.812 RF  CELL  UiController:uiController\|Debouncer:switchDebouncers\[7\]\|counter:count\|count\[4\] " "   310.183      0.812 RF  CELL  UiController:uiController\|Debouncer:switchDebouncers\[7\]\|counter:count\|count\[4\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[4] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.000    500.000           latch edge time " "   500.000    500.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.624      1.624  R        clock network delay " "   501.624      1.624  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.524     -0.100           clock uncertainty " "   501.524     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.524      0.000     uTsu  UiController:uiController\|Debouncer:switchDebouncers\[7\]\|counter:count\|count\[4\] " "   501.524      0.000     uTsu  UiController:uiController\|Debouncer:switchDebouncers\[7\]\|counter:count\|count\[4\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[4] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   310.183 " "Data Arrival Time  :   310.183" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   501.524 " "Data Required Time :   501.524" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   191.341  " "Slack              :   191.341 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672688 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.314 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.314" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.314  " "Path #1: Hold slack is 0.314 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : SW\[3\] " "From Node    : SW\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : UiController:uiController\|Debouncer:switchDebouncers\[3\]\|stableState " "To Node      : UiController:uiController\|Debouncer:switchDebouncers\[3\]\|stableState" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  iExt  SW\[3\] " "     0.000      0.000  R  iExt  SW\[3\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  SW\[3\]~input\|i " "     0.000      0.000 RR    IC  SW\[3\]~input\|i" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.540      0.540 RR  CELL  SW\[3\]~input\|o " "     0.540      0.540 RR  CELL  SW\[3\]~input\|o" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.738      2.198 RR    IC  uiController\|switchDebouncers\[3\]\|stableState~0\|dataa " "     2.738      2.198 RR    IC  uiController\|switchDebouncers\[3\]\|stableState~0\|dataa" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[3]|stableState~0 } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.249      0.511 RR  CELL  uiController\|switchDebouncers\[3\]\|stableState~0\|combout " "     3.249      0.511 RR  CELL  uiController\|switchDebouncers\[3\]\|stableState~0\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[3]|stableState~0 } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.249      0.000 RR    IC  uiController\|switchDebouncers\[3\]\|stableState\|d " "     3.249      0.000 RR    IC  uiController\|switchDebouncers\[3\]\|stableState\|d" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[3]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.320      0.071 RR  CELL  UiController:uiController\|Debouncer:switchDebouncers\[3\]\|stableState " "     3.320      0.071 RR  CELL  UiController:uiController\|Debouncer:switchDebouncers\[3\]\|stableState" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[3]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.906      2.906  R        clock network delay " "     2.906      2.906  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.006      0.100           clock uncertainty " "     3.006      0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.006      0.000      uTh  UiController:uiController\|Debouncer:switchDebouncers\[3\]\|stableState " "     3.006      0.000      uTh  UiController:uiController\|Debouncer:switchDebouncers\[3\]\|stableState" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[3]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.320 " "Data Arrival Time  :     3.320" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.006 " "Data Required Time :     3.006" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.314  " "Slack              :     0.314 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672729 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 55.733 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 55.733" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 55.733  " "Path #1: Hold slack is 55.733 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : UiController:uiController\|SevenSeg:ss3\|dOut\[1\]~1_OTERM19 " "From Node    : UiController:uiController\|SevenSeg:ss3\|dOut\[1\]~1_OTERM19" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX2\[1\] " "To Node      : HEX2\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   251.278      1.278  F        clock network delay " "   251.278      1.278  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   251.278      0.000     uTco  UiController:uiController\|SevenSeg:ss3\|dOut\[1\]~1_OTERM19 " "   251.278      0.000     uTco  UiController:uiController\|SevenSeg:ss3\|dOut\[1\]~1_OTERM19" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss3|dOut[1]~1_OTERM19 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   251.278      0.000 RR  CELL  uiController\|ss3\|dOut\[1\]~1_NEW_REG18\|q " "   251.278      0.000 RR  CELL  uiController\|ss3\|dOut\[1\]~1_NEW_REG18\|q" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss3|dOut[1]~1_OTERM19 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.717      1.439 RR    IC  HEX2\[1\]~output\|i " "   252.717      1.439 RR    IC  HEX2\[1\]~output\|i" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   255.833      3.116 RR  CELL  HEX2\[1\]~output\|o " "   255.833      3.116 RR  CELL  HEX2\[1\]~output\|o" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   255.833      0.000 RR  CELL  HEX2\[1\] " "   255.833      0.000 RR  CELL  HEX2\[1\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000    200.000           latch edge time " "   200.000    200.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000      0.000  R        clock network delay " "   200.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.100      0.100           clock uncertainty " "   200.100      0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.100      0.000  R  oExt  HEX2\[1\] " "   200.100      0.000  R  oExt  HEX2\[1\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   255.833 " "Data Arrival Time  :   255.833" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   200.100 " "Data Required Time :   200.100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    55.733  " "Slack              :    55.733 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672732 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672733 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672733 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 8.333  " "Path #1: slack is 8.333 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.765      0.765 RR  CELL  CLOCK_50~input\|o " "     0.765      0.765 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.562      0.797 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     1.562      0.797 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.895      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     1.895      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.895      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     1.895      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.508     -4.403 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -2.508     -4.403 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.508      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -2.508      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.806      1.702 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.806      1.702 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      8.333           launch edge time " "     8.333      8.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           source latency " "     8.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           CLOCK_50 " "     8.333      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000 RR    IC  CLOCK_50~input\|i " "     8.333      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.098      0.765 RR  CELL  CLOCK_50~input\|o " "     9.098      0.765 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.862      0.764 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     9.862      0.764 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.174      0.312 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "    10.174      0.312 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.174      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "    10.174      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.029     -5.145 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "     5.029     -5.145 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.029      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "     5.029      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.504      1.475 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "     6.504      1.475 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.527      1.023           clock pessimism " "     7.527      1.023           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     8.333 " "Actual Width     :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     8.333 " "Slack            :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672734 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.741 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.741" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672735 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672735 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.741  " "Path #1: slack is 49.741 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50~input\|o " "Node             : CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000 FF    IC  CLOCK_50~input\|i " "    50.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.024      1.024 FF  CELL  CLOCK_50~input\|o " "    51.024      1.024 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLOCK_50 " "   100.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000 RR    IC  CLOCK_50~input\|i " "   100.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.765      0.765 RR  CELL  CLOCK_50~input\|o " "   100.765      0.765 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    49.741 " "Actual Width     :    49.741" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.741 " "Slack            :    49.741" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672736 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.568 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.568" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672737 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672737 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672737 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672737 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 248.568  " "Path #1: slack is 248.568 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~portb_address_reg10 " "Node             : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.765      0.765 RR  CELL  CLOCK_50~input\|o " "     0.765      0.765 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.562      0.797 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     1.562      0.797 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.895      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     1.895      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.895      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     1.895      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.508     -4.403 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -2.508     -4.403 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.508      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -2.508      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.806      1.702 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.806      1.702 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.275      1.081 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "     0.275      1.081 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.603      0.328 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "     0.603      0.328 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.376      1.773 RR    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a16\|clk0 " "     2.376      1.773 RR    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a16\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.885      0.509 RF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~portb_address_reg10 " "     2.885      0.509 RF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           source latency " "   250.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           CLOCK_50 " "   250.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000 RR    IC  CLOCK_50~input\|i " "   250.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.765      0.765 RR  CELL  CLOCK_50~input\|o " "   250.765      0.765 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.529      0.764 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "   251.529      0.764 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.841      0.312 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "   251.841      0.312 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.841      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "   251.841      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   246.696     -5.145 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   246.696     -5.145 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   246.696      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "   246.696      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.171      1.475 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   248.171      1.475 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.135      0.964 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "   249.135      0.964 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.446      0.311 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "   249.446      0.311 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.888      1.442 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a16\|clk0 " "   250.888      1.442 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a16\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.275      0.387 FR  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~portb_address_reg10 " "   251.275      0.387 FR  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   252.543      1.268           clock pessimism " "   252.543      1.268           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.090 " "Required Width   :     1.090" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   249.658 " "Actual Width     :   249.658" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   248.568 " "Slack            :   248.568" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332672738 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1511332672740 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1511332672890 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1511332675534 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675675 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1511332675675 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675675 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675676 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675676 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675676 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675676 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675676 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675676 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675676 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675676 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 144.414 " "Worst-case setup slack is 144.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  144.414         0.000 Clock10  " "  144.414         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  194.781         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  194.781         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511332675718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.182         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   53.158         0.000 Clock10  " "   53.158         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511332675762 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511332675768 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511332675775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.333 " "Worst-case minimum pulse width slack is 8.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.336         0.000 Clock10  " "   49.336         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  248.886         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  248.886         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511332675781 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 144.414 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 144.414" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 144.414  " "Path #1: Setup slack is 144.414 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : UiController:uiController\|SevenSeg:ss4\|dOut\[3\]~3_OTERM9 " "From Node    : UiController:uiController\|SevenSeg:ss4\|dOut\[3\]~3_OTERM9" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX3\[3\] " "To Node      : HEX3\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.945      0.945  F        clock network delay " "   250.945      0.945  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.945      0.000     uTco  UiController:uiController\|SevenSeg:ss4\|dOut\[3\]~3_OTERM9 " "   250.945      0.000     uTco  UiController:uiController\|SevenSeg:ss4\|dOut\[3\]~3_OTERM9" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss4|dOut[3]~3_OTERM9 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.945      0.000 FF  CELL  uiController\|ss4\|dOut\[3\]~3_NEW_REG8\|q " "   250.945      0.000 FF  CELL  uiController\|ss4\|dOut\[3\]~3_NEW_REG8\|q" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss4|dOut[3]~3_OTERM9 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   253.348      2.403 FF    IC  HEX3\[3\]~output\|i " "   253.348      2.403 FF    IC  HEX3\[3\]~output\|i" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[3]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 17 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   255.486      2.138 FF  CELL  HEX3\[3\]~output\|o " "   255.486      2.138 FF  CELL  HEX3\[3\]~output\|o" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[3]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 17 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   255.486      0.000 FF  CELL  HEX3\[3\] " "   255.486      0.000 FF  CELL  HEX3\[3\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 17 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000    300.000           latch edge time " "   300.000    300.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000  R        clock network delay " "   300.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   299.900     -0.100           clock uncertainty " "   299.900     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   399.900    100.000  F  oExt  HEX3\[3\] " "   399.900    100.000  F  oExt  HEX3\[3\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 17 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   255.486 " "Data Arrival Time  :   255.486" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   399.900 " "Data Required Time :   399.900" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   144.414  " "Slack              :   144.414 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675811 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 194.781 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 194.781" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 194.781  " "Path #1: Setup slack is 194.781 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : SW\[7\] " "From Node    : SW\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : UiController:uiController\|Debouncer:switchDebouncers\[7\]\|counter:count\|count\[4\] " "To Node      : UiController:uiController\|Debouncer:switchDebouncers\[7\]\|counter:count\|count\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000    400.000           launch edge time " "   400.000    400.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000      0.000  R        clock network delay " "   400.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000   -100.000  F  iExt  SW\[7\] " "   300.000   -100.000  F  iExt  SW\[7\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000 FF    IC  SW\[7\]~input\|i " "   300.000      0.000 FF    IC  SW\[7\]~input\|i" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   302.651      2.651 FF  CELL  SW\[7\]~input\|o " "   302.651      2.651 FF  CELL  SW\[7\]~input\|o" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   304.472      1.821 FF    IC  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~0\|datac " "   304.472      1.821 FF    IC  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~0\|datac" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[5]~0 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   304.633      0.161 FR  CELL  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~0\|combout " "   304.633      0.161 FR  CELL  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~0\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[5]~0 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   304.787      0.154 RR    IC  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~1\|dataf " "   304.787      0.154 RR    IC  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~1\|dataf" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[5]~1 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   304.826      0.039 RF  CELL  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~1\|combout " "   304.826      0.039 RF  CELL  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~1\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[5]~1 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   305.212      0.386 FF    IC  uiController\|switchDebouncers\[7\]\|count\|count\[4\]\|sclr " "   305.212      0.386 FF    IC  uiController\|switchDebouncers\[7\]\|count\|count\[4\]\|sclr" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[4] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   305.589      0.377 FR  CELL  UiController:uiController\|Debouncer:switchDebouncers\[7\]\|counter:count\|count\[4\] " "   305.589      0.377 FR  CELL  UiController:uiController\|Debouncer:switchDebouncers\[7\]\|counter:count\|count\[4\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[4] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.000    500.000           latch edge time " "   500.000    500.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.470      0.470  R        clock network delay " "   500.470      0.470  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.370     -0.100           clock uncertainty " "   500.370     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.370      0.000     uTsu  UiController:uiController\|Debouncer:switchDebouncers\[7\]\|counter:count\|count\[4\] " "   500.370      0.000     uTsu  UiController:uiController\|Debouncer:switchDebouncers\[7\]\|counter:count\|count\[4\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[4] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   305.589 " "Data Arrival Time  :   305.589" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   500.370 " "Data Required Time :   500.370" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   194.781  " "Slack              :   194.781 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675852 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.182 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.182" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.182  " "Path #1: Hold slack is 0.182 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : UiController:uiController\|Debouncer:switchDebouncers\[7\]\|stableState " "From Node    : UiController:uiController\|Debouncer:switchDebouncers\[7\]\|stableState" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : UiController:uiController\|Debouncer:switchDebouncers\[7\]\|stableState " "To Node      : UiController:uiController\|Debouncer:switchDebouncers\[7\]\|stableState" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.472      0.472  R        clock network delay " "     0.472      0.472  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.472      0.000     uTco  UiController:uiController\|Debouncer:switchDebouncers\[7\]\|stableState " "     0.472      0.000     uTco  UiController:uiController\|Debouncer:switchDebouncers\[7\]\|stableState" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.472      0.000 FF  CELL  uiController\|switchDebouncers\[7\]\|stableState\|q " "     0.472      0.000 FF  CELL  uiController\|switchDebouncers\[7\]\|stableState\|q" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.472      0.000 FF    IC  uiController\|switchDebouncers\[7\]\|stableState~0\|datae " "     0.472      0.000 FF    IC  uiController\|switchDebouncers\[7\]\|stableState~0\|datae" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|stableState~0 } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.664      0.192 FF  CELL  uiController\|switchDebouncers\[7\]\|stableState~0\|combout " "     0.664      0.192 FF  CELL  uiController\|switchDebouncers\[7\]\|stableState~0\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|stableState~0 } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.664      0.000 FF    IC  uiController\|switchDebouncers\[7\]\|stableState\|d " "     0.664      0.000 FF    IC  uiController\|switchDebouncers\[7\]\|stableState\|d" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.689      0.025 FF  CELL  UiController:uiController\|Debouncer:switchDebouncers\[7\]\|stableState " "     0.689      0.025 FF  CELL  UiController:uiController\|Debouncer:switchDebouncers\[7\]\|stableState" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.055      1.055  R        clock network delay " "     1.055      1.055  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.507     -0.548           clock pessimism " "     0.507     -0.548           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.507      0.000           clock uncertainty " "     0.507      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.507      0.000      uTh  UiController:uiController\|Debouncer:switchDebouncers\[7\]\|stableState " "     0.507      0.000      uTh  UiController:uiController\|Debouncer:switchDebouncers\[7\]\|stableState" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.689 " "Data Arrival Time  :     0.689" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.507 " "Data Required Time :     0.507" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.182  " "Slack              :     0.182 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675894 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 53.158 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 53.158" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 53.158  " "Path #1: Hold slack is 53.158 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : UiController:uiController\|SevenSeg:ss3\|dOut\[1\]~1_OTERM19 " "From Node    : UiController:uiController\|SevenSeg:ss3\|dOut\[1\]~1_OTERM19" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX2\[1\] " "To Node      : HEX2\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.325      0.325  F        clock network delay " "   250.325      0.325  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.325      0.000     uTco  UiController:uiController\|SevenSeg:ss3\|dOut\[1\]~1_OTERM19 " "   250.325      0.000     uTco  UiController:uiController\|SevenSeg:ss3\|dOut\[1\]~1_OTERM19" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss3|dOut[1]~1_OTERM19 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.325      0.000 RR  CELL  uiController\|ss3\|dOut\[1\]~1_NEW_REG18\|q " "   250.325      0.000 RR  CELL  uiController\|ss3\|dOut\[1\]~1_NEW_REG18\|q" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss3|dOut[1]~1_OTERM19 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   251.105      0.780 RR    IC  HEX2\[1\]~output\|i " "   251.105      0.780 RR    IC  HEX2\[1\]~output\|i" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   253.258      2.153 RR  CELL  HEX2\[1\]~output\|o " "   253.258      2.153 RR  CELL  HEX2\[1\]~output\|o" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   253.258      0.000 RR  CELL  HEX2\[1\] " "   253.258      0.000 RR  CELL  HEX2\[1\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000    200.000           latch edge time " "   200.000    200.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000      0.000  R        clock network delay " "   200.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.100      0.100           clock uncertainty " "   200.100      0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.100      0.000  R  oExt  HEX2\[1\] " "   200.100      0.000  R  oExt  HEX2\[1\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   253.258 " "Data Arrival Time  :   253.258" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   200.100 " "Data Required Time :   200.100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    53.158  " "Slack              :    53.158 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675897 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675899 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675899 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675899 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675899 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 8.333  " "Path #1: slack is 8.333 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.239      0.239 RR  CELL  CLOCK_50~input\|o " "     0.239      0.239 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.584      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     0.584      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.742      0.158 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     0.742      0.158 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.742      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     0.742      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.829     -2.571 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -1.829     -2.571 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.829      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -1.829      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.866      0.963 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.866      0.963 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      8.333           launch edge time " "     8.333      8.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           source latency " "     8.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           CLOCK_50 " "     8.333      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000 RR    IC  CLOCK_50~input\|i " "     8.333      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.572      0.239 RR  CELL  CLOCK_50~input\|o " "     8.572      0.239 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.909      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     8.909      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.058      0.149 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     9.058      0.149 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.058      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     9.058      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.158     -2.900 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "     6.158     -2.900 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.158      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "     6.158      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.982      0.824 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "     6.982      0.824 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.467      0.485           clock pessimism " "     7.467      0.485           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     8.333 " "Actual Width     :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     8.333 " "Slack            :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675900 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.336 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.336" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675901 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675901 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675901 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675901 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.336  " "Path #1: slack is 49.336 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50~input\|o " "Node             : CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000 FF    IC  CLOCK_50~input\|i " "    50.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.903      0.903 FF  CELL  CLOCK_50~input\|o " "    50.903      0.903 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLOCK_50 " "   100.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000 RR    IC  CLOCK_50~input\|i " "   100.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.239      0.239 RR  CELL  CLOCK_50~input\|o " "   100.239      0.239 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    49.336 " "Actual Width     :    49.336" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.336 " "Slack            :    49.336" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675902 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.886 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.886" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675903 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675903 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 248.886  " "Path #1: slack is 248.886 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10 " "Node             : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.239      0.239 RR  CELL  CLOCK_50~input\|o " "     0.239      0.239 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.584      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     0.584      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.742      0.158 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     0.742      0.158 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.742      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     0.742      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.829     -2.571 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -1.829     -2.571 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.829      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -1.829      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.866      0.963 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.866      0.963 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.382      0.484 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "    -0.382      0.484 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.239      0.143 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "    -0.239      0.143 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.820      1.059 RR    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "     0.820      1.059 RR    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.081      0.261 RF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10 " "     1.081      0.261 RF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           source latency " "   250.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           CLOCK_50 " "   250.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000 RR    IC  CLOCK_50~input\|i " "   250.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.239      0.239 RR  CELL  CLOCK_50~input\|o " "   250.239      0.239 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.576      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "   250.576      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.725      0.149 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "   250.725      0.149 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.725      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "   250.725      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   247.825     -2.900 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   247.825     -2.900 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   247.825      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "   247.825      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.649      0.824 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   248.649      0.824 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.078      0.429 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "   249.078      0.429 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.216      0.138 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "   249.216      0.138 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.136      0.920 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "   250.136      0.920 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.333      0.197 FR  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10 " "   250.333      0.197 FR  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.919      0.586           clock pessimism " "   250.919      0.586           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   249.838 " "Actual Width     :   249.838" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   248.886 " "Slack            :   248.886" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332675904 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1511332675906 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676366 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676366 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676366 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1511332676366 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676366 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676367 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676367 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676367 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676367 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676367 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676367 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676367 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676367 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 145.012 " "Worst-case setup slack is 145.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  145.012         0.000 Clock10  " "  145.012         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  196.713         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  196.713         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511332676411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.174         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   52.819         0.000 Clock10  " "   52.819         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511332676475 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511332676482 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511332676489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.333 " "Worst-case minimum pulse width slack is 8.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.286         0.000 Clock10  " "   49.286         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  248.886         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  248.886         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511332676496 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 145.012 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 145.012" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 145.012  " "Path #1: Setup slack is 145.012 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : UiController:uiController\|SevenSeg:ss4\|dOut\[3\]~3_OTERM9 " "From Node    : UiController:uiController\|SevenSeg:ss4\|dOut\[3\]~3_OTERM9" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX3\[3\] " "To Node      : HEX3\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.858      0.858  F        clock network delay " "   250.858      0.858  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.858      0.000     uTco  UiController:uiController\|SevenSeg:ss4\|dOut\[3\]~3_OTERM9 " "   250.858      0.000     uTco  UiController:uiController\|SevenSeg:ss4\|dOut\[3\]~3_OTERM9" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss4|dOut[3]~3_OTERM9 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.858      0.000 FF  CELL  uiController\|ss4\|dOut\[3\]~3_NEW_REG8\|q " "   250.858      0.000 FF  CELL  uiController\|ss4\|dOut\[3\]~3_NEW_REG8\|q" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss4|dOut[3]~3_OTERM9 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.969      2.111 FF    IC  HEX3\[3\]~output\|i " "   252.969      2.111 FF    IC  HEX3\[3\]~output\|i" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[3]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 17 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   254.888      1.919 FF  CELL  HEX3\[3\]~output\|o " "   254.888      1.919 FF  CELL  HEX3\[3\]~output\|o" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[3]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 17 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   254.888      0.000 FF  CELL  HEX3\[3\] " "   254.888      0.000 FF  CELL  HEX3\[3\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 17 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000    300.000           latch edge time " "   300.000    300.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000  R        clock network delay " "   300.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   299.900     -0.100           clock uncertainty " "   299.900     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   399.900    100.000  F  oExt  HEX3\[3\] " "   399.900    100.000  F  oExt  HEX3\[3\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 17 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   254.888 " "Data Arrival Time  :   254.888" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   399.900 " "Data Required Time :   399.900" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   145.012  " "Slack              :   145.012 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676526 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 196.713 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 196.713" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 196.713  " "Path #1: Setup slack is 196.713 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : SW\[7\] " "From Node    : SW\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : UiController:uiController\|Debouncer:switchDebouncers\[7\]\|counter:count\|count\[4\] " "To Node      : UiController:uiController\|Debouncer:switchDebouncers\[7\]\|counter:count\|count\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000    400.000           launch edge time " "   400.000    400.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000      0.000  R        clock network delay " "   400.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000   -100.000  F  iExt  SW\[7\] " "   300.000   -100.000  F  iExt  SW\[7\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000 FF    IC  SW\[7\]~input\|i " "   300.000      0.000 FF    IC  SW\[7\]~input\|i" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.895      0.895 FF  CELL  SW\[7\]~input\|o " "   300.895      0.895 FF  CELL  SW\[7\]~input\|o" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   302.573      1.678 FF    IC  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~0\|datac " "   302.573      1.678 FF    IC  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~0\|datac" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[5]~0 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   302.732      0.159 FR  CELL  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~0\|combout " "   302.732      0.159 FR  CELL  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~0\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[5]~0 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   302.868      0.136 RR    IC  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~1\|dataf " "   302.868      0.136 RR    IC  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~1\|dataf" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[5]~1 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   302.910      0.042 RF  CELL  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~1\|combout " "   302.910      0.042 RF  CELL  uiController\|switchDebouncers\[7\]\|count\|count\[5\]~1\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[5]~1 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   303.250      0.340 FF    IC  uiController\|switchDebouncers\[7\]\|count\|count\[4\]\|sclr " "   303.250      0.340 FF    IC  uiController\|switchDebouncers\[7\]\|count\|count\[4\]\|sclr" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[4] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   303.601      0.351 FR  CELL  UiController:uiController\|Debouncer:switchDebouncers\[7\]\|counter:count\|count\[4\] " "   303.601      0.351 FR  CELL  UiController:uiController\|Debouncer:switchDebouncers\[7\]\|counter:count\|count\[4\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[4] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.000    500.000           latch edge time " "   500.000    500.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.414      0.414  R        clock network delay " "   500.414      0.414  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.314     -0.100           clock uncertainty " "   500.314     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.314      0.000     uTsu  UiController:uiController\|Debouncer:switchDebouncers\[7\]\|counter:count\|count\[4\] " "   500.314      0.000     uTsu  UiController:uiController\|Debouncer:switchDebouncers\[7\]\|counter:count\|count\[4\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[4] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   303.601 " "Data Arrival Time  :   303.601" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   500.314 " "Data Required Time :   500.314" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   196.713  " "Slack              :   196.713 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676567 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.174 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.174" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.174  " "Path #1: Hold slack is 0.174 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : UiController:uiController\|Debouncer:switchDebouncers\[8\]\|stableState " "From Node    : UiController:uiController\|Debouncer:switchDebouncers\[8\]\|stableState" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : UiController:uiController\|Debouncer:switchDebouncers\[8\]\|stableState " "To Node      : UiController:uiController\|Debouncer:switchDebouncers\[8\]\|stableState" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.416      0.416  R        clock network delay " "     0.416      0.416  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.416      0.000     uTco  UiController:uiController\|Debouncer:switchDebouncers\[8\]\|stableState " "     0.416      0.000     uTco  UiController:uiController\|Debouncer:switchDebouncers\[8\]\|stableState" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[8]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.416      0.000 FF  CELL  uiController\|switchDebouncers\[8\]\|stableState\|q " "     0.416      0.000 FF  CELL  uiController\|switchDebouncers\[8\]\|stableState\|q" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[8]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.416      0.000 FF    IC  uiController\|switchDebouncers\[8\]\|stableState~0\|datae " "     0.416      0.000 FF    IC  uiController\|switchDebouncers\[8\]\|stableState~0\|datae" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[8]|stableState~0 } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.597      0.181 FF  CELL  uiController\|switchDebouncers\[8\]\|stableState~0\|combout " "     0.597      0.181 FF  CELL  uiController\|switchDebouncers\[8\]\|stableState~0\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[8]|stableState~0 } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.597      0.000 FF    IC  uiController\|switchDebouncers\[8\]\|stableState\|d " "     0.597      0.000 FF    IC  uiController\|switchDebouncers\[8\]\|stableState\|d" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[8]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.621      0.024 FF  CELL  UiController:uiController\|Debouncer:switchDebouncers\[8\]\|stableState " "     0.621      0.024 FF  CELL  UiController:uiController\|Debouncer:switchDebouncers\[8\]\|stableState" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[8]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.972      0.972  R        clock network delay " "     0.972      0.972  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.447     -0.525           clock pessimism " "     0.447     -0.525           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.447      0.000           clock uncertainty " "     0.447      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.447      0.000      uTh  UiController:uiController\|Debouncer:switchDebouncers\[8\]\|stableState " "     0.447      0.000      uTh  UiController:uiController\|Debouncer:switchDebouncers\[8\]\|stableState" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|Debouncer:switchDebouncers[8]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.621 " "Data Arrival Time  :     0.621" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.447 " "Data Required Time :     0.447" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.174  " "Slack              :     0.174 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676607 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 52.819 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 52.819" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676610 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676610 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 52.819  " "Path #1: Hold slack is 52.819 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : UiController:uiController\|SevenSeg:ss3\|dOut\[1\]~1_OTERM19 " "From Node    : UiController:uiController\|SevenSeg:ss3\|dOut\[1\]~1_OTERM19" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX2\[1\] " "To Node      : HEX2\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.286      0.286  F        clock network delay " "   250.286      0.286  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.286      0.000     uTco  UiController:uiController\|SevenSeg:ss3\|dOut\[1\]~1_OTERM19 " "   250.286      0.000     uTco  UiController:uiController\|SevenSeg:ss3\|dOut\[1\]~1_OTERM19" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss3|dOut[1]~1_OTERM19 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.286      0.000 RR  CELL  uiController\|ss3\|dOut\[1\]~1_NEW_REG18\|q " "   250.286      0.000 RR  CELL  uiController\|ss3\|dOut\[1\]~1_NEW_REG18\|q" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss3|dOut[1]~1_OTERM19 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.968      0.682 RR    IC  HEX2\[1\]~output\|i " "   250.968      0.682 RR    IC  HEX2\[1\]~output\|i" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.919      1.951 RR  CELL  HEX2\[1\]~output\|o " "   252.919      1.951 RR  CELL  HEX2\[1\]~output\|o" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.919      0.000 RR  CELL  HEX2\[1\] " "   252.919      0.000 RR  CELL  HEX2\[1\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000    200.000           latch edge time " "   200.000    200.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000      0.000  R        clock network delay " "   200.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.100      0.100           clock uncertainty " "   200.100      0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.100      0.000  R  oExt  HEX2\[1\] " "   200.100      0.000  R  oExt  HEX2\[1\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   252.919 " "Data Arrival Time  :   252.919" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   200.100 " "Data Required Time :   200.100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    52.819  " "Slack              :    52.819 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676611 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 8.333  " "Path #1: slack is 8.333 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.213      0.213 RR  CELL  CLOCK_50~input\|o " "     0.213      0.213 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.558      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     0.558      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.711      0.153 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     0.711      0.153 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.711      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     0.711      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.825     -2.536 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -1.825     -2.536 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.825      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -1.825      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.904      0.921 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.904      0.921 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      8.333           launch edge time " "     8.333      8.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           source latency " "     8.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           CLOCK_50 " "     8.333      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000 RR    IC  CLOCK_50~input\|i " "     8.333      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.546      0.213 RR  CELL  CLOCK_50~input\|o " "     8.546      0.213 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.883      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     8.883      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.026      0.143 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     9.026      0.143 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.026      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     9.026      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.170     -2.856 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "     6.170     -2.856 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.170      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "     6.170      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.967      0.797 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "     6.967      0.797 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.429      0.462           clock pessimism " "     7.429      0.462           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     8.333 " "Actual Width     :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     8.333 " "Slack            :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676613 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.286 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.286" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.286  " "Path #1: slack is 49.286 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50~input\|o " "Node             : CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000 FF    IC  CLOCK_50~input\|i " "    50.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.927      0.927 FF  CELL  CLOCK_50~input\|o " "    50.927      0.927 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLOCK_50 " "   100.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000 RR    IC  CLOCK_50~input\|i " "   100.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.213      0.213 RR  CELL  CLOCK_50~input\|o " "   100.213      0.213 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    49.286 " "Actual Width     :    49.286" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.286 " "Slack            :    49.286" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676615 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.886 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.886" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 248.886  " "Path #1: slack is 248.886 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a10~portb_address_reg10 " "Node             : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a10~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.213      0.213 RR  CELL  CLOCK_50~input\|o " "     0.213      0.213 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.558      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     0.558      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.711      0.153 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     0.711      0.153 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.711      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     0.711      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.825     -2.536 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -1.825     -2.536 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.825      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -1.825      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.904      0.921 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.904      0.921 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.420      0.484 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "    -0.420      0.484 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.274      0.146 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "    -0.274      0.146 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.771      1.045 RR    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a10\|clk0 " "     0.771      1.045 RR    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a10\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.025      0.254 RF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a10~portb_address_reg10 " "     1.025      0.254 RF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a10~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           source latency " "   250.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           CLOCK_50 " "   250.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000 RR    IC  CLOCK_50~input\|i " "   250.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.213      0.213 RR  CELL  CLOCK_50~input\|o " "   250.213      0.213 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.550      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "   250.550      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.693      0.143 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "   250.693      0.143 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.693      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "   250.693      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   247.837     -2.856 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   247.837     -2.856 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   247.837      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "   247.837      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.634      0.797 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   248.634      0.797 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.063      0.429 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "   249.063      0.429 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.204      0.141 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "   249.204      0.141 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.107      0.903 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a10\|clk0 " "   250.107      0.903 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a10\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.299      0.192 FR  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a10~portb_address_reg10 " "   250.299      0.192 FR  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a10~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.863      0.564           clock pessimism " "   250.863      0.564           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   249.838 " "Actual Width     :   249.838" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   248.886 " "Slack            :   248.886" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511332676618 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1511332677877 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1511332677878 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.sta.smsg " "Generated suppressed messages file C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1511332677963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 60 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1106 " "Peak virtual memory: 1106 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511332678311 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 01:37:58 2017 " "Processing ended: Wed Nov 22 01:37:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511332678311 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511332678311 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511332678311 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511332678311 ""}
