{"vcs1":{"timestamp_begin":1747809040.195419962, "rt":8.34, "ut":8.49, "st":0.56}}
{"vcselab":{"timestamp_begin":1747809048.615675480, "rt":0.37, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1747809049.044018604, "rt":0.39, "ut":0.18, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747809039.542470261}
{"VCS_COMP_START_TIME": 1747809039.542470261}
{"VCS_COMP_END_TIME": 1747809049.572983613}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 489412}}
{"vcselab": {"peak_mem": 183884}}
