

================================================================
== Vitis HLS Report for 'needwun_Pipeline_pad_a'
================================================================
* Date:           Sat Oct  4 21:45:14 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.004 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- pad_a   |        ?|        ?|         1|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      84|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|      34|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      34|     111|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln85_1_fu_113_p2   |         +|   0|  0|  39|          32|           2|
    |add_ln85_fu_96_p2      |         +|   0|  0|  16|           9|           1|
    |icmp_ln85_1_fu_107_p2  |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln85_fu_81_p2     |      icmp|   0|  0|  18|          32|           9|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  84|          82|          22|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |a_str_idx_1_0_fu_36                  |   9|          2|   32|         64|
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_sig_allocacmp_a_str_idx_1_0_load  |   9|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  27|          6|   65|        130|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |a_str_idx_1_0_fu_36  |  32|   0|   32|          0|
    |ap_CS_fsm            |   1|   0|    1|          0|
    |ap_done_reg          |   1|   0|    1|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  34|   0|   34|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_pad_a|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_pad_a|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_pad_a|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_pad_a|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_pad_a|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_pad_a|  return value|
|trunc_ln3          |   in|   32|     ap_none|               trunc_ln3|        scalar|
|alignedA_address0  |  out|    8|   ap_memory|                alignedA|         array|
|alignedA_ce0       |  out|    1|   ap_memory|                alignedA|         array|
|alignedA_we0       |  out|    1|   ap_memory|                alignedA|         array|
|alignedA_d0        |  out|    8|   ap_memory|                alignedA|         array|
|alignedA_address1  |  out|    8|   ap_memory|                alignedA|         array|
|alignedA_ce1       |  out|    1|   ap_memory|                alignedA|         array|
|alignedA_we1       |  out|    1|   ap_memory|                alignedA|         array|
|alignedA_d1        |  out|    8|   ap_memory|                alignedA|         array|
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a_str_idx_1_0 = alloca i32 1"   --->   Operation 4 'alloca' 'a_str_idx_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alignedA, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %trunc_ln3"   --->   Operation 6 'read' 'trunc_ln3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.84ns)   --->   "%store_ln0 = store i32 %trunc_ln3_read, i32 %a_str_idx_1_0"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc139.0"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_str_idx_1_0_load = load i32 %a_str_idx_1_0" [nw.c:85]   --->   Operation 9 'load' 'a_str_idx_1_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.26ns)   --->   "%icmp_ln85 = icmp_eq  i32 %a_str_idx_1_0_load, i32 256" [nw.c:85]   --->   Operation 10 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %for.inc139.split.0, void %for.inc139.0.for.inc147.preheader_crit_edge.exitStub" [nw.c:85]   --->   Operation 11 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i32 %a_str_idx_1_0_load" [nw.c:85]   --->   Operation 12 'trunc' 'trunc_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i32 %a_str_idx_1_0_load" [nw.c:85]   --->   Operation 13 'zext' 'zext_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_13" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/nw/nw/dir_test.tcl:6]   --->   Operation 14 'specpipeline' 'specpipeline_ln6' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [nw.c:20]   --->   Operation 15 'specloopname' 'specloopname_ln20' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%alignedA_addr = getelementptr i8 %alignedA, i64 0, i64 %zext_ln85" [nw.c:86]   --->   Operation 16 'getelementptr' 'alignedA_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.26ns)   --->   "%store_ln86 = store i8 95, i8 %alignedA_addr" [nw.c:86]   --->   Operation 17 'store' 'store_ln86' <Predicate = (!icmp_ln85)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 18 [1/1] (1.35ns)   --->   "%add_ln85 = add i9 %trunc_ln85, i9 1" [nw.c:85]   --->   Operation 18 'add' 'add_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i9 %add_ln85" [nw.c:85]   --->   Operation 19 'zext' 'zext_ln85_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.90ns)   --->   "%icmp_ln85_1 = icmp_eq  i9 %add_ln85, i9 256" [nw.c:85]   --->   Operation 20 'icmp' 'icmp_ln85_1' <Predicate = (!icmp_ln85)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85_1, void %for.inc139.split.1, void %for.inc139.0.for.inc147.preheader_crit_edge.exitStub" [nw.c:85]   --->   Operation 21 'br' 'br_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%alignedA_addr_1 = getelementptr i8 %alignedA, i64 0, i64 %zext_ln85_1" [nw.c:86]   --->   Operation 22 'getelementptr' 'alignedA_addr_1' <Predicate = (!icmp_ln85 & !icmp_ln85_1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.26ns)   --->   "%store_ln86 = store i8 95, i8 %alignedA_addr_1" [nw.c:86]   --->   Operation 23 'store' 'store_ln86' <Predicate = (!icmp_ln85 & !icmp_ln85_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 24 [1/1] (1.51ns)   --->   "%add_ln85_1 = add i32 %a_str_idx_1_0_load, i32 2" [nw.c:85]   --->   Operation 24 'add' 'add_ln85_1' <Predicate = (!icmp_ln85 & !icmp_ln85_1)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.84ns)   --->   "%store_ln85 = store i32 %add_ln85_1, i32 %a_str_idx_1_0" [nw.c:85]   --->   Operation 25 'store' 'store_ln85' <Predicate = (!icmp_ln85 & !icmp_ln85_1)> <Delay = 0.84>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln85 = br void %for.inc139.0" [nw.c:85]   --->   Operation 26 'br' 'br_ln85' <Predicate = (!icmp_ln85 & !icmp_ln85_1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln85_1) | (icmp_ln85)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ alignedA]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_str_idx_1_0      (alloca       ) [ 01]
specinterface_ln0  (specinterface) [ 00]
trunc_ln3_read     (read         ) [ 00]
store_ln0          (store        ) [ 00]
br_ln0             (br           ) [ 00]
a_str_idx_1_0_load (load         ) [ 00]
icmp_ln85          (icmp         ) [ 01]
br_ln85            (br           ) [ 00]
trunc_ln85         (trunc        ) [ 00]
zext_ln85          (zext         ) [ 00]
specpipeline_ln6   (specpipeline ) [ 00]
specloopname_ln20  (specloopname ) [ 00]
alignedA_addr      (getelementptr) [ 00]
store_ln86         (store        ) [ 00]
add_ln85           (add          ) [ 00]
zext_ln85_1        (zext         ) [ 00]
icmp_ln85_1        (icmp         ) [ 01]
br_ln85            (br           ) [ 00]
alignedA_addr_1    (getelementptr) [ 00]
store_ln86         (store        ) [ 00]
add_ln85_1         (add          ) [ 00]
store_ln85         (store        ) [ 00]
br_ln85            (br           ) [ 00]
ret_ln0            (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="alignedA">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alignedA"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="a_str_idx_1_0_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_str_idx_1_0/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="trunc_ln3_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln3_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="alignedA_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="32" slack="0"/>
<pin id="50" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="alignedA_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="8" slack="0"/>
<pin id="55" dir="0" index="1" bw="8" slack="0"/>
<pin id="56" dir="0" index="2" bw="0" slack="0"/>
<pin id="58" dir="0" index="4" bw="8" slack="0"/>
<pin id="59" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="60" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="61" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/1 store_ln86/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="alignedA_addr_1_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="9" slack="0"/>
<pin id="68" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="alignedA_addr_1/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln0_store_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="a_str_idx_1_0_load_load_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_str_idx_1_0_load/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="icmp_ln85_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="trunc_ln85_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="zext_ln85_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add_ln85_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="9" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln85_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="9" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85_1/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln85_1_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="9" slack="0"/>
<pin id="109" dir="0" index="1" bw="9" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85_1/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="add_ln85_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="3" slack="0"/>
<pin id="116" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln85_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="124" class="1005" name="a_str_idx_1_0_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="a_str_idx_1_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="16" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="26" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="62"><net_src comp="28" pin="0"/><net_sink comp="53" pin=4"/></net>

<net id="63"><net_src comp="46" pin="3"/><net_sink comp="53" pin=2"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="26" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="28" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="72"><net_src comp="64" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="77"><net_src comp="40" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="85"><net_src comp="78" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="90"><net_src comp="78" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="78" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="100"><net_src comp="87" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="96" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="111"><net_src comp="96" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="78" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="113" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="36" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="130"><net_src comp="124" pin="1"/><net_sink comp="119" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: alignedA | {1 }
 - Input state : 
	Port: needwun_Pipeline_pad_a : trunc_ln3 | {1 }
	Port: needwun_Pipeline_pad_a : alignedA | {}
  - Chain level:
	State 1
		a_str_idx_1_0_load : 1
		icmp_ln85 : 2
		br_ln85 : 3
		trunc_ln85 : 2
		zext_ln85 : 2
		alignedA_addr : 3
		store_ln86 : 4
		add_ln85 : 3
		zext_ln85_1 : 4
		icmp_ln85_1 : 4
		br_ln85 : 5
		alignedA_addr_1 : 5
		store_ln86 : 6
		add_ln85_1 : 2
		store_ln85 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |       add_ln85_fu_96      |    0    |    16   |
|          |     add_ln85_1_fu_113     |    0    |    39   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln85_fu_81      |    0    |    18   |
|          |     icmp_ln85_1_fu_107    |    0    |    11   |
|----------|---------------------------|---------|---------|
|   read   | trunc_ln3_read_read_fu_40 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |      trunc_ln85_fu_87     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln85_fu_91      |    0    |    0    |
|          |     zext_ln85_1_fu_102    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    84   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|a_str_idx_1_0_reg_124|   32   |
+---------------------+--------+
|        Total        |   32   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   84   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   32   |    -   |
+-----------+--------+--------+
|   Total   |   32   |   84   |
+-----------+--------+--------+
