============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Jan 30 2021  05:10:51 pm
  Module:                 CPU
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (836 ps) Path Delay Check
     Startpoint: (F) initPC
       Endpoint: (R) regPC[2]

                   Capture    Launch  
      Path Delay:+    1000         -  
      Drv Adjust:+       0         0  
         Arrival:=    1000            
                                      
   Required Time:=    1000            
       Data Path:-     164            
           Slack:=     836            

Exceptions/Constraints:
  max_delay             1000            alu_conv.sdc_line_16 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  initPC            -       -      F     (arrival)      1  1.0     0     0       0    (-,-) 
  drc_buf_sp/Z      -       A->Z   F     CLKBUF_X1      4  6.6    18    39      39    (-,-) 
  drc_bufs101361/ZN -       A->ZN  R     INV_X2        35 44.5    53    67     106    (-,-) 
  g27241/ZN         -       A2->ZN R     AND2_X1        5  7.9    22    58     164    (-,-) 
  regPC[2]          <<<     -      R     (port)         -    -     -     0     164    (-,-) 
#-------------------------------------------------------------------------------------------

