V1 8
FL F:/PT8611/Xilinx/fpga_version/v5_debug/period_dual_count/period_dual_count.vhd 2005/07/19.09:28:39
EN work/PERIOD_DUAL_COUNT \
      FL F:/PT8611/Xilinx/fpga_version/v5_debug/period_dual_count/period_dual_count.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED \
      PH unisim/VCOMPONENTS
AR work/PERIOD_DUAL_COUNT/BEHAVIORAL \
      FL F:/PT8611/Xilinx/fpga_version/v5_debug/period_dual_count/period_dual_count.vhd \
      EN work/PERIOD_DUAL_COUNT
FL F:/PT8611/Xilinx/fpga_version/v5_debug/period_dual_count/FSD_Testbench.vhd 2005/07/18.17:03:38
EN work/FSD_TESTBENCH \
      FL F:/PT8611/Xilinx/fpga_version/v5_debug/period_dual_count/FSD_Testbench.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_SIGNED \
      PB std/TEXTIO     PH MODELSIM_LIB/UTIL
AR work/FSD_TESTBENCH/BEHAVIORAL \
      FL F:/PT8611/Xilinx/fpga_version/v5_debug/period_dual_count/FSD_Testbench.vhd \
      EN work/FSD_TESTBENCH CP PERIOD_DUAL_COUNT PH work/AFTER
