/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [25:0] _02_;
  reg [25:0] _03_;
  wire [12:0] _04_;
  wire [12:0] _05_;
  wire [12:0] _06_;
  wire [9:0] _07_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [45:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [12:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire [7:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [2:0] celloutsig_0_65z;
  wire celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire celloutsig_0_82z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_27z = celloutsig_0_7z | celloutsig_0_17z;
  assign celloutsig_0_30z = celloutsig_0_28z[1] | celloutsig_0_22z;
  assign celloutsig_0_7z = celloutsig_0_1z[1] | celloutsig_0_5z;
  assign celloutsig_0_81z = celloutsig_0_63z | celloutsig_0_58z;
  assign celloutsig_0_82z = celloutsig_0_45z | celloutsig_0_65z[1];
  assign celloutsig_1_0z = in_data[141] | in_data[189];
  assign celloutsig_1_10z = celloutsig_1_0z | celloutsig_1_5z[4];
  assign celloutsig_1_18z = celloutsig_1_10z | celloutsig_1_5z[13];
  assign celloutsig_0_13z = celloutsig_0_3z | celloutsig_0_5z;
  assign celloutsig_0_17z = celloutsig_0_1z[2] | celloutsig_0_13z;
  assign celloutsig_0_2z = celloutsig_0_1z[1] | celloutsig_0_0z[1];
  assign celloutsig_0_25z = celloutsig_0_18z | celloutsig_0_1z[0];
  assign celloutsig_0_26z = _01_ | celloutsig_0_7z;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _03_ <= 26'h0000000;
    else _03_ <= { celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_25z, _02_[17:9], celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_26z };
  reg [12:0] _22_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _22_ <= 13'h0000;
    else _22_ <= { _04_[12:1], celloutsig_0_27z };
  assign { _05_[12:5], _00_, _05_[3:0] } = _22_;
  reg [8:0] _23_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _23_ <= 9'h000;
    else _23_ <= { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z };
  assign _02_[17:9] = _23_;
  reg [12:0] _24_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _24_ <= 13'h0000;
    else _24_ <= { _02_[16:9], celloutsig_0_0z, celloutsig_0_8z };
  assign { _06_[12], _04_[12:1] } = _24_;
  reg [9:0] _25_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _25_ <= 10'h000;
    else _25_ <= { celloutsig_0_11z[3:2], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z };
  assign { _07_[9:8], _01_, _07_[6:0] } = _25_;
  assign celloutsig_0_39z = celloutsig_0_15z & ~(celloutsig_0_18z);
  assign celloutsig_0_23z = celloutsig_0_21z & ~(celloutsig_0_13z);
  assign celloutsig_0_41z = celloutsig_0_15z & ~(celloutsig_0_10z);
  assign celloutsig_0_43z = celloutsig_0_10z & ~(celloutsig_0_39z);
  assign celloutsig_0_5z = celloutsig_0_3z & ~(celloutsig_0_1z[1]);
  assign celloutsig_0_63z = celloutsig_0_48z[7] & ~(_04_[2]);
  assign celloutsig_0_8z = celloutsig_0_1z[2] & ~(celloutsig_0_7z);
  assign celloutsig_1_19z = celloutsig_1_9z[1] & ~(celloutsig_1_6z);
  assign celloutsig_0_10z = _02_[9] & ~(celloutsig_0_4z);
  assign celloutsig_0_15z = celloutsig_0_1z[0] & ~(celloutsig_0_10z);
  assign celloutsig_0_16z = celloutsig_0_0z[3] & ~(celloutsig_0_1z[2]);
  assign celloutsig_0_22z = _07_[6] & ~(celloutsig_0_15z);
  assign celloutsig_0_0z = in_data[3:0] << in_data[83:80];
  assign celloutsig_0_28z = { celloutsig_0_11z[3:1], celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_8z } << { _07_[4], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_5z };
  assign celloutsig_0_33z = celloutsig_0_0z[2:0] << { celloutsig_0_0z[1], celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_0_48z = { celloutsig_0_43z, celloutsig_0_31z, celloutsig_0_45z, celloutsig_0_0z, celloutsig_0_27z } << { _07_[8], _01_, _07_[6:1] };
  assign celloutsig_0_65z = celloutsig_0_19z[6:4] << { celloutsig_0_53z, celloutsig_0_30z, celloutsig_0_21z };
  assign celloutsig_1_2z = { in_data[179:169], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } << in_data[162:148];
  assign celloutsig_1_5z = in_data[154:138] << { in_data[142:130], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_5z[7:1], celloutsig_1_3z } << { celloutsig_1_2z[7:1], celloutsig_1_6z };
  assign celloutsig_0_1z = celloutsig_0_0z[3:1] << in_data[21:19];
  assign celloutsig_0_11z = { _04_[11:9], celloutsig_0_10z } << { celloutsig_0_1z[0], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_14z = { celloutsig_0_8z, celloutsig_0_3z, _06_[12], _04_[12:1], _07_[9:8], _01_, _07_[6:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_3z, _02_[17:9], celloutsig_0_5z, celloutsig_0_13z } << { _01_, _07_[6:1], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_5z, _06_[12], _04_[12:1], celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_0z[3:1], celloutsig_0_0z, celloutsig_0_2z } << _02_[17:10];
  assign celloutsig_0_3z = ~((celloutsig_0_2z & celloutsig_0_1z[0]) | (celloutsig_0_0z[0] & celloutsig_0_2z));
  assign celloutsig_0_31z = ~((celloutsig_0_8z & celloutsig_0_16z) | (_02_[16] & celloutsig_0_25z));
  assign celloutsig_0_32z = ~((celloutsig_0_27z & celloutsig_0_10z) | (celloutsig_0_5z & celloutsig_0_1z[2]));
  assign celloutsig_0_4z = ~((celloutsig_0_0z[3] & celloutsig_0_1z[1]) | (celloutsig_0_0z[1] & celloutsig_0_2z));
  assign celloutsig_0_42z = ~((celloutsig_0_25z & celloutsig_0_18z) | (_04_[6] & celloutsig_0_21z));
  assign celloutsig_0_45z = ~((celloutsig_0_33z[1] & celloutsig_0_28z[4]) | (celloutsig_0_41z & celloutsig_0_32z));
  assign celloutsig_0_52z = ~((celloutsig_0_33z[0] & celloutsig_0_15z) | (celloutsig_0_8z & celloutsig_0_23z));
  assign celloutsig_0_53z = ~((celloutsig_0_52z & _03_[19]) | (_05_[12] & celloutsig_0_30z));
  assign celloutsig_0_58z = ~((celloutsig_0_15z & celloutsig_0_27z) | (celloutsig_0_42z & _07_[6]));
  assign celloutsig_1_1z = ~((in_data[170] & celloutsig_1_0z) | (celloutsig_1_0z & in_data[174]));
  assign celloutsig_1_3z = ~((in_data[188] & celloutsig_1_1z) | (celloutsig_1_1z & in_data[140]));
  assign celloutsig_1_4z = ~((in_data[183] & celloutsig_1_2z[3]) | (celloutsig_1_0z & celloutsig_1_3z));
  assign celloutsig_1_6z = ~((celloutsig_1_4z & celloutsig_1_1z) | (celloutsig_1_5z[10] & celloutsig_1_2z[10]));
  assign celloutsig_0_18z = ~((celloutsig_0_1z[0] & celloutsig_0_11z[1]) | (celloutsig_0_1z[0] & _07_[8]));
  assign celloutsig_0_20z = ~((celloutsig_0_4z & celloutsig_0_17z) | (_07_[9] & celloutsig_0_14z[45]));
  assign celloutsig_0_21z = ~((celloutsig_0_8z & celloutsig_0_13z) | (celloutsig_0_15z & celloutsig_0_13z));
  assign { _02_[25:18], _02_[8:0] } = { celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_26z };
  assign _04_[0] = celloutsig_0_27z;
  assign _05_[4] = _00_;
  assign _06_[11:0] = _04_[12:1];
  assign _07_[7] = _01_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
