###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Aug 17 16:15:25 2024
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.007
- Setup                         0.333
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.474
- Arrival Time                  2.572
= Slack Time                    6.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.902 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |    7.690 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.668 |    8.571 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |    9.450 | 
     | U0_ALU/\ALU_OUT_reg[12]   | RN ^       | SDFFRQX2M | 1.147 | 0.024 |   2.572 |    9.474 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -6.902 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |   -6.895 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.289 | 0.007 |   0.007 |   -6.895 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.007
- Setup                         0.333
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.474
- Arrival Time                  2.572
= Slack Time                    6.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.902 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |    7.690 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.668 |    8.571 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |    9.450 | 
     | U0_ALU/\ALU_OUT_reg[13]   | RN ^       | SDFFRQX2M | 1.147 | 0.024 |   2.572 |    9.474 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -6.902 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |   -6.895 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.289 | 0.007 |   0.007 |   -6.895 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.007
- Setup                         0.333
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.474
- Arrival Time                  2.571
= Slack Time                    6.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.902 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |    7.690 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.668 |    8.571 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |    9.450 | 
     | U0_ALU/\ALU_OUT_reg[15]   | RN ^       | SDFFRQX2M | 1.147 | 0.024 |   2.571 |    9.474 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -6.902 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |   -6.895 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.289 | 0.007 |   0.007 |   -6.895 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.007
- Setup                         0.333
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.474
- Arrival Time                  2.571
= Slack Time                    6.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.902 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |    7.690 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.668 |    8.571 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |    9.450 | 
     | U0_ALU/\ALU_OUT_reg[14]   | RN ^       | SDFFRQX2M | 1.147 | 0.023 |   2.571 |    9.474 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -6.902 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |   -6.895 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.289 | 0.007 |   0.007 |   -6.895 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.471
- Arrival Time                  1.684
= Slack Time                    7.787
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.787 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |    8.575 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.669 |    9.456 | 
     | U0_ALU/\ALU_OUT_reg[7]    | RN ^       | SDFFRQX2M | 1.169 | 0.015 |   1.684 |    9.471 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -7.787 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -7.782 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.289 | 0.006 |   0.006 |   -7.782 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  1.683
= Slack Time                    7.788
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.788 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |    8.576 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.668 |    9.457 | 
     | U0_ALU/\ALU_OUT_reg[8]    | RN ^       | SDFFRQX2M | 1.169 | 0.015 |   1.683 |    9.472 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -7.788 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -7.782 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.289 | 0.006 |   0.006 |   -7.782 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  1.683
= Slack Time                    7.788
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.788 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |    8.576 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.668 |    9.457 | 
     | U0_ALU/\ALU_OUT_reg[9]    | RN ^       | SDFFRQX2M | 1.169 | 0.015 |   1.683 |    9.472 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -7.788 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -7.782 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.289 | 0.006 |   0.006 |   -7.782 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.007
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  1.684
= Slack Time                    7.788
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.788 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |    8.576 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.668 |    9.457 | 
     | U0_ALU/\ALU_OUT_reg[11]   | RN ^       | SDFFRQX2M | 1.169 | 0.015 |   1.684 |    9.472 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -7.788 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |   -7.782 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.289 | 0.007 |   0.007 |   -7.782 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.007
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  1.684
= Slack Time                    7.789
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.789 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |    8.576 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.669 |    9.457 | 
     | U0_ALU/\ALU_OUT_reg[10]   | RN ^       | SDFFRQX2M | 1.169 | 0.015 |   1.684 |    9.472 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -7.789 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |   -7.782 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.289 | 0.007 |   0.007 |   -7.782 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.471
- Arrival Time                  1.682
= Slack Time                    7.789
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.789 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |    8.577 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.668 |    9.458 | 
     | U0_ALU/\ALU_OUT_reg[4]    | RN ^       | SDFFRQX2M | 1.169 | 0.014 |   1.682 |    9.471 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -7.789 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -7.783 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.289 | 0.006 |   0.006 |   -7.783 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.471
- Arrival Time                  1.681
= Slack Time                    7.790
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.790 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |    8.578 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.669 |    9.458 | 
     | U0_ALU/\ALU_OUT_reg[5]    | RN ^       | SDFFRQX2M | 1.169 | 0.012 |   1.681 |    9.471 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -7.790 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |   -7.785 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.289 | 0.005 |   0.005 |   -7.785 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.344
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.460
- Arrival Time                  0.847
= Slack Time                    8.613
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    8.613 | 
     | U5_mux2X1/U1           | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |    9.401 | 
     | U0_ALU/\ALU_OUT_reg[1] | RN ^       | SDFFRQX1M | 1.249 | 0.059 |   0.847 |    9.460 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -8.613 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -8.609 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX1M | 0.289 | 0.004 |   0.004 |   -8.609 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.344
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.460
- Arrival Time                  0.847
= Slack Time                    8.613
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    8.613 | 
     | U5_mux2X1/U1           | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |    9.401 | 
     | U0_ALU/\ALU_OUT_reg[2] | RN ^       | SDFFRQX1M | 1.249 | 0.059 |   0.847 |    9.460 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -8.613 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -8.609 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX1M | 0.289 | 0.004 |   0.004 |   -8.609 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/OUT_VALID_reg/CK 
Endpoint:   U0_ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.001
- Setup                         0.339
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.462
- Arrival Time                  0.845
= Slack Time                    8.617
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |    8.617 | 
     | U5_mux2X1/U1         | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |    9.404 | 
     | U0_ALU/OUT_VALID_reg | RN ^       | SDFFRQX2M | 1.249 | 0.058 |   0.845 |    9.462 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -8.617 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |   -8.615 | 
     | U0_ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.289 | 0.001 |   0.001 |   -8.615 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.339
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.465
- Arrival Time                  0.847
= Slack Time                    8.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    8.618 | 
     | U5_mux2X1/U1           | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |    9.406 | 
     | U0_ALU/\ALU_OUT_reg[3] | RN ^       | SDFFRQX2M | 1.249 | 0.060 |   0.847 |    9.465 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -8.618 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |   -8.614 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.289 | 0.005 |   0.005 |   -8.614 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.339
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.467
- Arrival Time                  0.847
= Slack Time                    8.619
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    8.619 | 
     | U5_mux2X1/U1           | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |    9.407 | 
     | U0_ALU/\ALU_OUT_reg[6] | RN ^       | SDFFRQX2M | 1.249 | 0.060 |   0.847 |    9.467 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -8.619 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -8.614 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.289 | 0.006 |   0.006 |   -8.614 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.013
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.790
- Arrival Time                  0.846
= Slack Time                    8.944
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |            | 0.000 |       |   0.000 |    8.944 | 
     | U5_mux2X1/U1           | B ^ -> Y ^ | MX2X6M     | 1.249 | 0.788 |   0.788 |    9.732 | 
     | U0_ALU/\ALU_OUT_reg[0] | RN ^       | SDFFRHQX1M | 1.249 | 0.058 |   0.846 |    9.790 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.289 |       |   0.000 |   -8.944 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.003 |   -8.941 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.289 | 0.003 |   0.003 |   -8.941 | 
     +--------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /SI (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SI[3]                      (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.003
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.476
- Arrival Time                  0.002
= Slack Time                    9.474
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |   Arc   |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |         |            |       |       |  Time   |   Time   | 
     |------------------------+---------+------------+-------+-------+---------+----------| 
     |                        | SI[3] v |            | 0.000 |       |   0.000 |    9.474 | 
     | U0_ALU/\ALU_OUT_reg[0] | SI v    | SDFFRHQX1M | 0.000 | 0.002 |   0.002 |    9.476 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.289 |       |   0.000 |   -9.474 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.003 |   -9.471 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.289 | 0.003 |   0.003 |   -9.471 | 
     +--------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.296
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.146
- Arrival Time                  0.254
= Slack Time                    9.892
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |    9.892 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.289 | 0.253 |   0.253 |   10.145 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.289 | 0.001 |   0.254 |   10.146 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -9.892 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -9.858 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -9.828 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -9.548 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -9.425 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -9.288 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.206 | 0.039 |   0.642 |   -9.249 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.290
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.152
- Arrival Time                  0.254
= Slack Time                    9.898
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |    9.898 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.289 | 0.253 |   0.253 |   10.151 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.289 | 0.001 |   0.254 |   10.152 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -9.898 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -9.864 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -9.834 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -9.555 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -9.431 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -9.294 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.206 | 0.038 |   0.642 |   -9.256 | 
     +---------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_ClkDiv/div_clk_reg/CK 
Endpoint:   U0_ClkDiv/div_clk_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.369
- Setup                         0.332
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.837
- Arrival Time                  1.750
= Slack Time                   98.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   98.087 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X2M | 1.166 | 0.779 |   0.779 |   98.866 | 
     | FE_OFC4_SYNC_UART_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.213 | 0.902 |   1.681 |   99.768 | 
     | U0_ClkDiv/div_clk_reg      | RN ^       | SDFFRQX2M | 1.246 | 0.069 |   1.750 |   99.837 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.087 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.048 | 
     | scan_clk__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.021 | 0.035 |   0.074 |  -98.013 | 
     | U1_mux2X1/U1          | B ^ -> Y ^ | MX2X2M     | 0.325 | 0.294 |   0.367 |  -97.720 | 
     | U0_ClkDiv/div_clk_reg | CK ^       | SDFFRQX2M  | 0.325 | 0.002 |   0.369 |  -97.718 | 
     +--------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.405
- Setup                         0.351
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.854
- Arrival Time                  2.625
= Slack Time                   98.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.230 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.017 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.669 |   99.898 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.778 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] | RN ^       | SDFFRQX2M | 1.182 | 0.077 |   2.625 |  100.854 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.230 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.191 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.084 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.975 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.862 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.751 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.644 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.538 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.421 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.382 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.102 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.979 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.828 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] | CK ^       | SDFFRQX2M  | 0.207 | 0.003 |   1.405 |  -96.825 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.405
- Setup                         0.351
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.855
- Arrival Time                  2.624
= Slack Time                   98.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.230 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.018 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.668 |   99.899 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.778 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] | RN ^       | SDFFRQX2M | 1.182 | 0.076 |   2.624 |  100.855 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.230 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.191 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.085 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.976 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.863 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.752 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.645 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.539 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.422 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.382 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.103 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.979 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.829 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] | CK ^       | SDFFRQX2M  | 0.207 | 0.004 |   1.405 |  -96.825 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.406
- Setup                         0.351
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.855
- Arrival Time                  2.625
= Slack Time                   98.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.230 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.018 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.668 |   99.899 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.778 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] | RN ^       | SDFFRQX2M | 1.183 | 0.077 |   2.625 |  100.855 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.230 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.191 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.085 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.976 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.863 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.752 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.645 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.539 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.422 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.382 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.103 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.979 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.829 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] | CK ^       | SDFFRQX2M  | 0.207 | 0.004 |   1.406 |  -96.825 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.405
- Setup                         0.351
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.855
- Arrival Time                  2.624
= Slack Time                   98.231
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.231 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.018 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.669 |   99.899 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.779 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] | RN ^       | SDFFRQX2M | 1.182 | 0.076 |   2.624 |  100.855 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.231 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.192 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.085 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.976 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.863 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.753 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.646 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.539 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.422 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.383 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.103 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.980 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.829 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] | CK ^       | SDFFRQX2M  | 0.207 | 0.003 |   1.405 |  -96.826 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.405
- Setup                         0.351
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.855
- Arrival Time                  2.624
= Slack Time                   98.231
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.231 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.018 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.669 |   99.899 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.779 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] | RN ^       | SDFFRQX2M | 1.182 | 0.076 |   2.624 |  100.855 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.231 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.192 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.085 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.976 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.863 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.753 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.646 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.539 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.422 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.383 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.103 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.980 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.829 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] | CK ^       | SDFFRQX2M  | 0.207 | 0.003 |   1.405 |  -96.826 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.405
- Setup                         0.351
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.855
- Arrival Time                  2.624
= Slack Time                   98.231
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.231 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.019 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.669 |   99.899 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.779 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] | RN ^       | SDFFRQX2M | 1.182 | 0.076 |   2.624 |  100.855 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.231 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.192 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.085 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.976 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.863 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.753 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.646 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.540 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.422 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.383 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.103 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.980 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.829 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] | CK ^       | SDFFRQX2M  | 0.207 | 0.004 |   1.405 |  -96.826 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.405
- Setup                         0.351
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.855
- Arrival Time                  2.624
= Slack Time                   98.231
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.231 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.019 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.669 |   99.899 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.779 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] | RN ^       | SDFFRQX2M | 1.181 | 0.076 |   2.624 |  100.855 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.231 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.192 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.086 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.977 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.863 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.753 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.646 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.540 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.422 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.383 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.103 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.980 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.829 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] | CK ^       | SDFFRQX2M  | 0.207 | 0.003 |   1.405 |  -96.826 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.405
- Setup                         0.351
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.855
- Arrival Time                  2.624
= Slack Time                   98.231
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.231 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.019 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.668 |   99.899 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.779 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] | RN ^       | SDFFRQX2M | 1.182 | 0.076 |   2.624 |  100.855 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.231 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.192 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.086 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.977 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.863 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.753 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.646 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.540 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.422 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.383 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.103 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.980 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.829 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] | CK ^       | SDFFRQX2M  | 0.207 | 0.004 |   1.406 |  -96.826 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.407
- Setup                         0.351
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.856
- Arrival Time                  2.625
= Slack Time                   98.231
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.231 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.019 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.668 |   99.900 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.779 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] | RN ^       | SDFFRQX2M | 1.183 | 0.077 |   2.625 |  100.856 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.231 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.192 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.086 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.977 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.864 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.753 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.646 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.540 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.423 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.383 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.104 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.980 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.830 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] | CK ^       | SDFFRQX2M  | 0.207 | 0.005 |   1.407 |  -96.825 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.405
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.855
- Arrival Time                  2.623
= Slack Time                   98.232
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.232 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.020 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.669 |   99.901 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.780 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] | RN ^       | SDFFRQX2M | 1.181 | 0.075 |   2.623 |  100.855 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.232 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.193 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.087 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.978 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.864 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.754 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.647 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.541 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.424 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.384 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.104 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.981 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.830 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] | CK ^       | SDFFRQX2M  | 0.207 | 0.004 |   1.405 |  -96.827 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.406
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.855
- Arrival Time                  2.622
= Slack Time                   98.233
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.233 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.021 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.668 |   99.902 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.781 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] | RN ^       | SDFFRQX2M | 1.180 | 0.074 |   2.622 |  100.855 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.233 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.194 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.088 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.979 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.865 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.755 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.648 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.542 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.424 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.385 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.105 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.982 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.831 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] | CK ^       | SDFFRQX2M  | 0.207 | 0.004 |   1.406 |  -96.827 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.409
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.858
- Arrival Time                  2.625
= Slack Time                   98.233
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.233 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.021 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.669 |   99.902 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.781 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] | RN ^       | SDFFRQX2M | 1.183 | 0.077 |   2.625 |  100.858 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.233 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.194 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.088 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.979 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.866 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.755 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.648 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.542 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.425 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.385 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.106 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.982 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.832 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] | CK ^       | SDFFRQX2M  | 0.208 | 0.007 |   1.409 |  -96.825 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.406
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.855
- Arrival Time                  2.622
= Slack Time                   98.234
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.234 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.021 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.668 |   99.902 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.782 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] | RN ^       | SDFFRQX2M | 1.180 | 0.074 |   2.622 |  100.855 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.234 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.195 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.088 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.979 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.866 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.756 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.649 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.542 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.425 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.386 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.106 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.983 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.832 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] | CK ^       | SDFFRQX2M  | 0.207 | 0.004 |   1.406 |  -96.828 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.406
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.855
- Arrival Time                  2.622
= Slack Time                   98.234
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.234 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.021 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.668 |   99.902 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.782 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] | RN ^       | SDFFRQX2M | 1.180 | 0.074 |   2.622 |  100.855 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.234 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.195 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.088 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.979 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.866 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.756 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.649 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.542 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.425 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.386 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.106 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.983 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.832 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] | CK ^       | SDFFRQX2M  | 0.207 | 0.004 |   1.406 |  -96.828 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.406
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.855
- Arrival Time                  2.621
= Slack Time                   98.234
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.234 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.022 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.668 |   99.902 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.782 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] | RN ^       | SDFFRQX2M | 1.179 | 0.073 |   2.621 |  100.855 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.234 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.195 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.089 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.980 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.866 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.756 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.649 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.543 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.425 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.386 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.106 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.983 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.832 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] | CK ^       | SDFFRQX2M  | 0.207 | 0.004 |   1.406 |  -96.828 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.413
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  2.622
= Slack Time                   98.242
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.242 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.029 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.669 |   99.910 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.789 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] | RN ^       | SDFFRQX2M | 1.180 | 0.074 |   2.622 |  100.863 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.242 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.202 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.096 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.987 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.874 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.763 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.656 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.550 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.433 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.393 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.114 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.991 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.840 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] | CK ^       | SDFFRQX2M  | 0.208 | 0.012 |   1.413 |  -96.828 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.413
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  2.622
= Slack Time                   98.242
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.242 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.029 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.668 |   99.910 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.789 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] | RN ^       | SDFFRQX2M | 1.180 | 0.074 |   2.622 |  100.863 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.242 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.202 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.096 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.987 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.874 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.763 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.656 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.550 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.433 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.393 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.114 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.991 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.840 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] | CK ^       | SDFFRQX2M  | 0.208 | 0.012 |   1.413 |  -96.828 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.413
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  2.621
= Slack Time                   98.242
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.242 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.029 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.668 |   99.910 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.790 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] | RN ^       | SDFFRQX2M | 1.179 | 0.074 |   2.621 |  100.863 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.242 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.203 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.096 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.987 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.874 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.764 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.657 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.550 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.433 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.394 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.114 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.991 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.840 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] | CK ^       | SDFFRQX2M  | 0.208 | 0.012 |   1.413 |  -96.828 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.413
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  2.621
= Slack Time                   98.242
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.242 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.030 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.668 |   99.910 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.790 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] | RN ^       | SDFFRQX2M | 1.179 | 0.073 |   2.621 |  100.863 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.242 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.203 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.097 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.988 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.874 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.764 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.657 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.551 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.433 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.394 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.114 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.991 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.840 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] | CK ^       | SDFFRQX2M  | 0.208 | 0.012 |   1.413 |  -96.829 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.413
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  2.620
= Slack Time                   98.242
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.242 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.030 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.668 |   99.911 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.790 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] | RN ^       | SDFFRQX2M | 1.179 | 0.072 |   2.620 |  100.863 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.242 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.203 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.097 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.988 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.875 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.764 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.657 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.551 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.434 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.394 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.114 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.991 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.840 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] | CK ^       | SDFFRQX2M  | 0.208 | 0.011 |   1.413 |  -96.830 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.413
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  2.620
= Slack Time                   98.242
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.242 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.030 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.668 |   99.911 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.790 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] | RN ^       | SDFFRQX2M | 1.179 | 0.072 |   2.620 |  100.863 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.242 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.203 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.097 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.988 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.875 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.764 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.657 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.551 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.434 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.394 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.114 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.991 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.840 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] | CK ^       | SDFFRQX2M  | 0.208 | 0.011 |   1.413 |  -96.830 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.413
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  2.621
= Slack Time                   98.242
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.242 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.030 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.669 |   99.911 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.790 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] | RN ^       | SDFFRQX2M | 1.179 | 0.073 |   2.621 |  100.863 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.242 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.203 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.097 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.988 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.875 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.764 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.657 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.551 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.434 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.394 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.115 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.991 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.841 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] | CK ^       | SDFFRQX2M  | 0.208 | 0.012 |   1.413 |  -96.829 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.414
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                  2.621
= Slack Time                   98.243
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.243 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.030 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.668 |   99.911 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.791 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] | RN ^       | SDFFRQX2M | 1.179 | 0.073 |   2.621 |  100.864 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.243 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.204 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.097 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.988 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.875 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.765 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.657 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.551 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.434 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.395 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.115 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.992 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.841 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] | CK ^       | SDFFRQX2M  | 0.208 | 0.012 |   1.414 |  -96.829 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.414
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                  2.621
= Slack Time                   98.243
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.243 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.030 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.668 |   99.911 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.791 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] | RN ^       | SDFFRQX2M | 1.179 | 0.073 |   2.621 |  100.864 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.243 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.204 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.097 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.988 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.875 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.765 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.657 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.551 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.434 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.395 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.115 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.992 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.841 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] | CK ^       | SDFFRQX2M  | 0.208 | 0.012 |   1.414 |  -96.829 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.414
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                  2.621
= Slack Time                   98.243
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.243 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.030 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.668 |   99.911 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.791 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] | RN ^       | SDFFRQX2M | 1.179 | 0.073 |   2.621 |  100.864 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.243 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.204 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.097 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.988 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.875 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.765 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.657 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.551 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.434 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.395 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.115 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.992 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.841 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] | CK ^       | SDFFRQX2M  | 0.208 | 0.012 |   1.414 |  -96.829 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.414
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                  2.621
= Slack Time                   98.243
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.243 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.031 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.668 |   99.911 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.791 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] | RN ^       | SDFFRQX2M | 1.179 | 0.073 |   2.621 |  100.864 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.243 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.204 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.098 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.989 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.875 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.765 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.658 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.552 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.434 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.395 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.115 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.992 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.841 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] | CK ^       | SDFFRQX2M  | 0.208 | 0.012 |   1.414 |  -96.829 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.414
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                  2.621
= Slack Time                   98.243
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.243 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.031 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.668 |   99.912 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.791 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] | RN ^       | SDFFRQX2M | 1.179 | 0.073 |   2.621 |  100.864 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.243 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.204 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.098 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.989 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.876 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.765 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.658 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.552 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.435 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.395 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.116 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.992 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.842 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] | CK ^       | SDFFRQX2M  | 0.209 | 0.012 |   1.414 |  -96.829 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.414
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                  2.621
= Slack Time                   98.243
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.243 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.031 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.669 |   99.912 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.791 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] | RN ^       | SDFFRQX2M | 1.179 | 0.073 |   2.621 |  100.864 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.243 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.204 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.098 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.989 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.876 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.765 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.658 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.552 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.435 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.395 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.116 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.993 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.842 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] | CK ^       | SDFFRQX2M  | 0.209 | 0.013 |   1.414 |  -96.829 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.415
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.866
- Arrival Time                  2.621
= Slack Time                   98.245
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.245 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.249 | 0.788 |   0.788 |   99.033 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.881 |   1.668 |   99.914 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.144 | 0.879 |   2.548 |  100.793 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] | RN ^       | SDFFRQX2M | 1.179 | 0.073 |   2.621 |  100.866 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.245 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -98.206 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -98.100 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -97.991 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -97.877 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -97.767 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -97.660 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -97.554 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -97.436 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -97.397 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -97.117 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -96.994 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -96.843 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] | CK ^       | SDFFRQX2M  | 0.210 | 0.014 |   1.415 |  -96.830 | 
     +------------------------------------------------------------------------------------------------------------+ 

