INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 14:28:57 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.354ns  (required time - arrival time)
  Source:                 fork5/control/generateBlocks[1].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            buffer12/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        8.301ns  (logic 1.882ns (22.672%)  route 6.419ns (77.328%))
  Logic Levels:           23  (CARRY4=7 LUT3=2 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1851, unset)         0.508     0.508    fork5/control/generateBlocks[1].regblock/clk
                         FDSE                                         r  fork5/control/generateBlocks[1].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  fork5/control/generateBlocks[1].regblock/transmitValue_reg/Q
                         net (fo=4, unplaced)         0.525     1.259    control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_22
                         LUT6 (Prop_lut6_I0_O)        0.119     1.378 r  control_merge0/fork_valid/generateBlocks[1].regblock/n_ready_INST_0_i_2/O
                         net (fo=7, unplaced)         0.279     1.657    control_merge0/tehb/control/fork5_outs_1_valid
                         LUT3 (Prop_lut3_I1_O)        0.043     1.700 r  control_merge0/tehb/control/dataReg[31]_i_5/O
                         net (fo=73, unplaced)        0.336     2.036    control_merge0/fork_valid/generateBlocks[1].regblock/outs_reg[0]
                         LUT6 (Prop_lut6_I2_O)        0.043     2.079 r  control_merge0/fork_valid/generateBlocks[1].regblock/outs[3]_i_1/O
                         net (fo=3, unplaced)         0.262     2.341    cmpi0/D[3]
                         LUT6 (Prop_lut6_I5_O)        0.043     2.384 r  cmpi0/memEnd_valid_i_42/O
                         net (fo=1, unplaced)         0.459     2.843    cmpi0/memEnd_valid_i_42_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.088 r  cmpi0/memEnd_valid_reg_i_27/CO[3]
                         net (fo=1, unplaced)         0.007     3.095    cmpi0/memEnd_valid_reg_i_27_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.145 r  cmpi0/memEnd_valid_reg_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     3.145    cmpi0/memEnd_valid_reg_i_14_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.195 r  cmpi0/memEnd_valid_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.195    cmpi0/memEnd_valid_reg_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.245 r  cmpi0/memEnd_valid_reg_i_3/CO[3]
                         net (fo=97, unplaced)        0.687     3.932    init0/control/result[0]
                         LUT5 (Prop_lut5_I2_O)        0.043     3.975 r  init0/control/start_ready_INST_0_i_12/O
                         net (fo=99, unplaced)        0.343     4.318    init0/control/dataReg_reg[0]
                         LUT5 (Prop_lut5_I0_O)        0.043     4.361 r  init0/control/transmitValue_i_7__0/O
                         net (fo=24, unplaced)        0.308     4.669    cmpi1/p_2_in
                         LUT6 (Prop_lut6_I4_O)        0.043     4.712 r  cmpi1/Memory[0][0]_i_24/O
                         net (fo=1, unplaced)         0.244     4.956    cmpi1/Memory[0][0]_i_24_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     4.999 r  cmpi1/Memory[0][0]_i_16/O
                         net (fo=1, unplaced)         0.000     4.999    cmpi1/Memory[0][0]_i_16_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     5.245 r  cmpi1/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, unplaced)         0.007     5.252    cmpi1/Memory_reg[0][0]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.302 r  cmpi1/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.302    cmpi1/Memory_reg[0][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     5.424 r  cmpi1/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=14, unplaced)        0.295     5.719    buffer73/fifo/result[0]
                         LUT6 (Prop_lut6_I4_O)        0.122     5.841 f  buffer73/fifo/i__i_7/O
                         net (fo=4, unplaced)         0.268     6.109    buffer81/fifo/fullReg_reg_4
                         LUT5 (Prop_lut5_I4_O)        0.043     6.152 f  buffer81/fifo/transmitValue_i_3__51/O
                         net (fo=5, unplaced)         0.272     6.424    buffer81/fifo/transmitValue_i_3__51_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     6.467 f  buffer81/fifo/transmitValue_i_5__15/O
                         net (fo=6, unplaced)         0.276     6.743    init0/control/cmpi1_result_ready
                         LUT6 (Prop_lut6_I4_O)        0.043     6.786 f  init0/control/transmitValue_i_2__50/O
                         net (fo=5, unplaced)         0.272     7.058    fork6/control/generateBlocks[10].regblock/transmitValue_reg_1
                         LUT3 (Prop_lut3_I1_O)        0.043     7.101 r  fork6/control/generateBlocks[10].regblock/fullReg_i_13/O
                         net (fo=1, unplaced)         0.705     7.806    fork6/control/generateBlocks[12].regblock/fullReg_i_3__1_1
                         LUT6 (Prop_lut6_I3_O)        0.043     7.849 r  fork6/control/generateBlocks[12].regblock/fullReg_i_9/O
                         net (fo=1, unplaced)         0.244     8.093    fork6/control/generateBlocks[13].regblock/transmitValue_reg_5
                         LUT6 (Prop_lut6_I5_O)        0.043     8.136 f  fork6/control/generateBlocks[13].regblock/fullReg_i_3__1/O
                         net (fo=29, unplaced)        0.313     8.449    buffer12/control/cmpi0_result_ready
                         LUT6 (Prop_lut6_I1_O)        0.043     8.492 r  buffer12/control/dataReg[31]_i_1__0/O
                         net (fo=32, unplaced)        0.317     8.809    buffer12/control_n_14
                         FDRE                                         r  buffer12/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=1851, unset)         0.483     7.683    buffer12/clk
                         FDRE                                         r  buffer12/dataReg_reg[0]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     7.455    buffer12/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                 -1.354    




