Mohab Anis , Mohamed Mahmoud , Mohamed Elmasry , Shawki Areibi, Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514041]
Shekhar Borkar, Low power design challenges for the decade (invited talk), Proceedings of the 2001 Asia and South Pacific Design Automation Conference, p.293-296, January 2001, Yokohama, Japan[doi>10.1145/370155.370356]
BSIM3. 2007. BSIM3 homepage. http://www-device.eecs.berkeley.edu~bsim3/arch_ftp.html.
Sabih H. Gerez, Algorithms for VLSI Design Automation, John Wiley & Sons, Inc., New York, NY, 1999
Yen-Te Ho , Ting-Ting Hwang, Low power design using dual threshold voltage, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
James Kao , Siva Narendra , Anantha Chandrakasan, Subthreshold leakage modeling and reduction techniques, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.141-148, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774593]
James Kao , Siva Narendra , Anantha Chandrakasan, MTCMOS hierarchical sizing based on mutual exclusive discharge patterns, Proceedings of the 35th annual Design Automation Conference, p.495-500, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277180]
James Kao , Anantha Chandrakasan , Dimitri Antoniadis, Transistor sizing issues and tool for multi-threshold CMOS technology, Proceedings of the 34th annual Design Automation Conference, p.409-414, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266182]
H. Kriplani , F. N. Najm , I. N. Hajj, Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolution, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.8, p.998-1012, November 2006[doi>10.1109/43.402499]
Dongwoo Lee , Harmander Deogun , David Blaauw , Dennis Sylvester, Simultaneous State, Vt and Tox Assignment for Total Standby Power Minimization, Proceedings of the conference on Design, automation and test in Europe, p.10494, February 16-20, 2004
Dongwoo Lee , David Blaauw, Static leakage reduction through simultaneous threshold voltage and state assignment, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775881]
Changbo Long , Lei He, Distributed sleep transistor network for power reduction, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775879]
Muth, S., Douseki, T., Matsuya, T., Aoki, T., Shigematsu, S., and Yamada, J. 1995. 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS. IEEE J. Solid-State Circ. 30, 8 (Feb.), 847--853.
Rahul M. Rao , Frank Liu , Jeffrey L. Burns , Richard B. Brown, A Heuristic to Determine Low Leakage Sleep State Vectors for CMOS Combinational Circuits, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.689, November 09-13, 2003[doi>10.1109/ICCAD.2003.9]
Maogang Wang , Xiaojian Yang , Majid Sarrafzadeh, Dragon2000: standard-cell placement tool for large industry circuits, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Hyo-Sig Won , Kyo-Sun Kim , Kwang-Ok Jeong , Ki-Tae Park , Kyu-Myung Choi , Jeong-Taek Kong, An MTCMOS design methodology and its application to mobile computing, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871536]
