Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_qdma_stm_c2h_stub_sv
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=567,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.TxConverter
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.ReduceAddSync_1
Compiling module xil_defaultlib.TxChksumGenerator
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxBufferFifo
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.ReduceAddSync_3
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.REHandlerUnit
Compiling module xil_defaultlib.REHandler
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.RxChksumVerifier
Compiling module xil_defaultlib.ReduceXorSync
Compiling module xil_defaultlib.RxRSSHasher
Compiling module xil_defaultlib.RxStrMatcher
Compiling module xil_defaultlib.ReduceOrSync
Compiling module xil_defaultlib.RxStrSearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxBufferFifo
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_3.axis_data_fifo_v2_0_3_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=514,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=174,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=615,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.smartnic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot smartnic_sim_behav
