$date
	Mon Nov 25 14:39:44 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Lab_Test6 $end
$var wire 1 ! y $end
$var wire 2 " A [1:0] $end
$var reg 1 # CLK $end
$var reg 1 $ Reset $end
$var reg 1 % x $end
$scope module N $end
$var wire 1 # clk $end
$var wire 1 & da $end
$var wire 1 ' db $end
$var wire 1 $ reset $end
$var wire 1 % x $end
$var wire 1 ! y $end
$var wire 1 ( nB $end
$var wire 1 ) nA $end
$var wire 1 * B $end
$var wire 1 + A $end
$scope module DA $end
$var wire 1 # Clk $end
$var wire 1 & D $end
$var wire 1 , rst $end
$var reg 1 + Q $end
$var reg 1 ) nQ $end
$upscope $end
$scope module DB $end
$var wire 1 # Clk $end
$var wire 1 ' D $end
$var wire 1 - rst $end
$var reg 1 * Q $end
$var reg 1 ( nQ $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
0#
bx "
x!
$end
#5
1,
1-
1%
0$
1#
#10
1'
0&
0!
1)
0+
1(
b0 "
0*
0,
0-
1$
0#
#15
0'
1&
b1 "
1*
1,
1-
0$
1#
#20
0#
#25
1'
1!
1+
0(
b10 "
0*
1#
#30
0#
#35
0)
1(
b11 "
1*
1#
#40
0#
#45
0(
1#
#50
0#
#55
1#
#60
0#
#65
1#
#70
0#
#75
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
#105
1#
#110
0#
#115
1#
#120
0#
#125
1#
#130
0#
#135
1#
#140
0#
#145
1#
#150
0#
#155
1#
#160
0#
#165
1#
#170
0#
