$date
	Mon Sep 15 19:54:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fsm_implementation_tb $end
$var wire 1 ! Z $end
$var reg 1 " clk $end
$var reg 192 # name [191:0] $end
$var reg 1 $ reset $end
$var reg 1 % x $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1$
b10010110111010101101110011101110110000101110010001000000100000101110010011100000110100101110100001000000101001101101001011011100110011101101000001000000011001000110010001100010011100000110101 #
0"
0!
$end
#5
1"
#10
0"
#15
1"
#20
0$
0"
#25
1"
#30
1%
0"
#35
1"
#40
0"
#45
1"
#50
0%
0"
#55
1"
#60
1!
1%
0"
#65
0!
1"
#70
0%
0"
#75
1"
#80
0"
#85
1"
#90
1%
0"
#95
1"
#100
0"
#105
1"
#110
0%
0"
#115
1"
#120
1!
1%
0"
#125
0!
1"
#130
0%
0"
#135
1"
#140
1%
0"
#145
1"
#150
0"
#155
1"
#160
0%
0"
#165
1"
#170
1!
1%
0"
#175
0!
1"
#180
0"
#185
1"
#190
0%
0"
#195
1"
#200
1!
1%
0"
#205
0!
1"
#210
0%
0"
#215
1"
#220
1%
0"
#225
1"
#230
0"
#235
1"
#240
0"
#245
1"
#250
0%
0"
#255
1"
#260
1!
1%
0"
#265
0!
1"
#270
0%
0"
#275
1"
#280
0"
#285
1"
#290
0"
#295
1"
#300
1%
0"
#305
1"
#310
0%
0"
#315
1"
#320
1%
0"
#325
1"
#330
0%
0"
#335
1"
#340
0"
#345
1"
#350
0"
#355
1"
#360
0"
