// Seed: 3426505666
module module_0 (
    input  uwire id_0,
    input  tri0  id_1,
    output wor   id_2,
    input  wand  id_3,
    output tri1  id_4
);
  assign id_2 = id_3;
  wire id_6;
  assign id_6 = 1;
  wire id_7;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    input tri1 id_2,
    output supply0 id_3,
    output supply0 id_4,
    input supply1 id_5,
    output supply1 id_6,
    input wor id_7,
    input tri0 id_8
);
  id_10(
      .id_0(~id_2),
      .id_1(id_7),
      .id_2(id_7),
      .id_3(id_0),
      .id_4(id_2),
      .id_5(1),
      .id_6(1 == -id_3),
      .id_7(),
      .id_8(1 ? id_4 : id_8 - id_4),
      .id_9(1),
      .id_10(),
      .id_11({1 ? 1'b0 : 1{~1}}),
      .id_12(1),
      .id_13(1),
      .id_14(1 * 1'b0),
      .id_15(id_6),
      .id_16(id_2),
      .id_17(1),
      .id_18('b0),
      .id_19(1'b0 + 1),
      .id_20(id_2)
  ); module_0(
      id_1, id_5, id_4, id_8, id_4
  );
endmodule
